<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/dlnk/jesdabc0/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_RXANA_ADC_FFE_Q1/RXANA_ADC_FFE_regs</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/dlnk/jesdabc0/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_RXANA_ADC_FFE_Q1/RXANA_ADC_FFE_regs</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">AddressMap abc_soc_top/dlnk/jesdabc0/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_RXANA_ADC_FFE_Q1/RXANA_ADC_FFE_regs</h2>

    <!-- Registers for AddressMap abc_soc_top/dlnk/jesdabc0/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_RXANA_ADC_FFE_Q1/RXANA_ADC_FFE_regs -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B2ECA80B499B823C">rxadc_q0_ffe0_coeff</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_ffe0_coeff</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8C90C04924FF816B">rxadc_q0_ffe1_coeff</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_ffe1_coeff</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D9944CF2293ED6FC">rxadc_q0_ffe2_coeff</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_ffe2_coeff</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8DC672A7BA615C87">rxadc_q0_ffe3_coeff</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_ffe3_coeff</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9CB571F42DF8C6DC">rxadc_q0_ffe_dcd0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_ffe_dcd0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0D5A5B8EE32D04CC">rxadc_q0_ffe_dcd1</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_ffe_dcd1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5C6B4AC34E57EE61">rxadc_q0_ffe_cap</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_ffe_cap</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_54D58373723A71D1">rxadc_q0_dfx0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_dfx0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5B8088ACD32F5E15">rxadc_q0_dfx2</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_dfx2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DEBEF9308B652150">rxadc_q0_nextphase_ctrl0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_nextphase_ctrl0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0837D46626DA0763">rxadc_q0_bias_trim0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_bias_trim0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000002c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AAE68A4F7FB3C8AE">rxadc_q0_bias_trim1</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_bias_trim1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5E529408129FEE7B">rxadc_q0_bias_trim2</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_bias_trim2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000034</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5C16052781EFC7B0">rxadc_q0_bias_trim3</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_bias_trim3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000038</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_49CD9D66D807CB4F">rxadc_q0_bias_trim4</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_bias_trim4</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000003c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_24DDCC7277A5BE82">rxadc_q0_summer_ofc</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_summer_ofc</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000040</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_621CDB5B83CE4E9D">rxadc_q0_summer_cmfb</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_summer_cmfb</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000044</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9A2011284684F9DE">rxadc_q0_summer_res</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_summer_res</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000048</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_19C880441D975084">rxadc_q0_summer_vcasc</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_summer_vcasc</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000004c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1D0DDF335A6FD79D">rxadc_q0_summer_ctrl0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_summer_ctrl0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000050</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1B075EEFC2D75324">rxadc_q0_summer_ctrl1</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_summer_ctrl1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000054</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C09060A3740F3038">rxadc_q0_ffe_spare0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q0_ffe_spare0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000058</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8C2FE86BD4C5C8A6">rxadc_q1_ffe0_coeff</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_ffe0_coeff</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000005c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F88E332AF1CFB25F">rxadc_q1_ffe1_coeff</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_ffe1_coeff</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000060</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F1DDE0BAB18EB153">rxadc_q1_ffe2_coeff</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_ffe2_coeff</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000064</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_818C9CF8D00F9A18">rxadc_q1_ffe3_coeff</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_ffe3_coeff</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000068</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0AE10277A632FADE">rxadc_q1_ffe_dcd0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_ffe_dcd0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000006c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6C843499DD340593">rxadc_q1_ffe_dcd1</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_ffe_dcd1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000070</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_587D8A83E164E282">rxadc_q1_ffe_cap</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_ffe_cap</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000074</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A910F0C49C52F77C">rxadc_q1_dfx0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_dfx0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000078</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6E2B5C1040240E9D">rxadc_q1_dfx2</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_dfx2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000007c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_310D1457F61DBE99">rxadc_q1_nextphase_ctrl0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_nextphase_ctrl0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000080</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DFF29260BFC6AC3D">rxadc_q1_bias_trim0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_bias_trim0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000084</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_58933AB8AA060BC3">rxadc_q1_bias_trim1</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_bias_trim1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000088</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_81B9A48F7658422A">rxadc_q1_bias_trim2</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_bias_trim2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000008c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CD6D1EC02D04767E">rxadc_q1_bias_trim3</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_bias_trim3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8898541CD1395538">rxadc_q1_bias_trim4</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_bias_trim4</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000094</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5C728CEEA9B1E77D">rxadc_q1_summer_ofc</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_summer_ofc</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000098</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9C09B8176CBFC8F3">rxadc_q1_summer_cmfb</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_summer_cmfb</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000009c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9F3E043A70B1D9DA">rxadc_q1_summer_res</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_summer_res</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7B0E255FEBE4698E">rxadc_q1_summer_vcasc</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_summer_vcasc</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1AB7A7D907E0F0BE">rxadc_q1_summer_ctrl0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_summer_ctrl0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A6AF526A66C9B821">rxadc_q1_summer_ctrl1</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_summer_ctrl1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A5EA6D3C75CA06D8">rxadc_q1_ffe_spare0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q1_ffe_spare0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_859ABA43850CECFC">rxadc_q2_ffe0_coeff</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_ffe0_coeff</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_106B611FAC5E6865">rxadc_q2_ffe1_coeff</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_ffe1_coeff</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A5E8835588DD9D6F">rxadc_q2_ffe2_coeff</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_ffe2_coeff</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_69AA0E0D9B3654AF">rxadc_q2_ffe3_coeff</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_ffe3_coeff</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ED5AEF88CC7B3CF1">rxadc_q2_ffe_dcd0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_ffe_dcd0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BB2758701AA92203">rxadc_q2_ffe_dcd1</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_ffe_dcd1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F60BECBC4D218E51">rxadc_q2_ffe_cap</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_ffe_cap</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F0E6ACD23A43020F">rxadc_q2_dfx0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_dfx0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E496B0AFE20BAF1B">rxadc_q2_dfx2</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_dfx2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2E5339EEDDD970AB">rxadc_q2_nextphase_ctrl0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_nextphase_ctrl0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7DA23A6EF8D845B5">rxadc_q2_bias_trim0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_bias_trim0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2AF9D6DC3B5043CE">rxadc_q2_bias_trim1</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_bias_trim1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ABB7C003AD25E1B3">rxadc_q2_bias_trim2</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_bias_trim2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F797B10C9BA284EE">rxadc_q2_bias_trim3</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_bias_trim3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C513760C7A91891F">rxadc_q2_bias_trim4</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_bias_trim4</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A0C8467AFB8F5406">rxadc_q2_summer_ofc</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_summer_ofc</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_676053A6AB2242D1">rxadc_q2_summer_cmfb</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_summer_cmfb</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C2DD7DEA782723A4">rxadc_q2_summer_res</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_summer_res</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EAA16D0947C93221">rxadc_q2_summer_vcasc</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_summer_vcasc</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C92C5C6129524CDD">rxadc_q2_summer_ctrl0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_summer_ctrl0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000100</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A334B52153EEDFFA">rxadc_q2_summer_ctrl1</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_summer_ctrl1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000104</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2629EEACF8B553B0">rxadc_q2_ffe_spare0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q2_ffe_spare0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000108</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_88BCA9DCFE0E2E9A">rxadc_q3_ffe0_coeff</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_ffe0_coeff</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000010c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FE85ADB576EB2590">rxadc_q3_ffe1_coeff</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_ffe1_coeff</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000110</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6C60011936BBA5B2">rxadc_q3_ffe2_coeff</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_ffe2_coeff</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000114</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4C329F60B2C05A42">rxadc_q3_ffe3_coeff</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_ffe3_coeff</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000118</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D82629D1979FA972">rxadc_q3_ffe_dcd0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_ffe_dcd0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000011c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C986865EF9B09570">rxadc_q3_ffe_dcd1</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_ffe_dcd1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000120</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9C4E3A4FD58F08FF">rxadc_q3_ffe_cap</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_ffe_cap</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000124</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1F9FB558F9141CA9">rxadc_q3_dfx0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_dfx0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000128</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_63D3F41AF9A9E289">rxadc_q3_dfx2</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_dfx2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000012c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9596FF07414A4F58">rxadc_q3_nextphase_ctrl0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_nextphase_ctrl0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000130</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BEE1B64F7AF5A022">rxadc_q3_bias_trim0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_bias_trim0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000134</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5699C8ADC4A38BB4">rxadc_q3_bias_trim1</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_bias_trim1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000138</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FDFCBBB1F45364BC">rxadc_q3_bias_trim2</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_bias_trim2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000013c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_62229EDABB6B467A">rxadc_q3_bias_trim3</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_bias_trim3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000140</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7A86B10D81C4F511">rxadc_q3_bias_trim4</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_bias_trim4</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000144</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DDCD1CB5C284B9F6">rxadc_q3_summer_ofc</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_summer_ofc</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000148</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A3C3A85358D91C55">rxadc_q3_summer_cmfb</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_summer_cmfb</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000014c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D01C513467C6047B">rxadc_q3_summer_res</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_summer_res</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000150</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_62DBF515C044B723">rxadc_q3_summer_vcasc</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_summer_vcasc</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000154</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B23EAD7F020957D2">rxadc_q3_summer_ctrl0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_summer_ctrl0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000158</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E7ADF09C7AA5919F">rxadc_q3_summer_ctrl1</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_summer_ctrl1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000015c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_74CFCD2F96FAC541">rxadc_q3_ffe_spare0</a>  </b></td>
        <td class="unboxed sdescmap">rxadc_q3_ffe_spare0</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/dlnk/jesdabc0/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_RXANA_ADC_FFE_Q1/RXANA_ADC_FFE_regs</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_B2ECA80B499B823C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) rxadc_q0_ffe0_coeff</span><br/>
      <span class="sdescdet">rxadc_q0_ffe0_coeff</span><br/>
      <span class="ldescdet">rxadc_q0_ffe0_coeff
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f810</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">adcfe_q0_ffe0_tap_cp2_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q0_ffe0_tap_cp1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q0_ffe0_tap_cm1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q0_ffe0_tap_cm2_dir2gry6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe0_tap_cp2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q0_ffe0_tap_cp2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second postcursor tap gain for the FFE0  (slice 0 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 2 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe0_tap_cp1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q0_ffe0_tap_cp1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First postcursor tap gain for the FFE0 &lt;7&gt; (slice 0 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe0_tap_cm1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q0_ffe0_tap_cm1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First precursor tap gain for the FFE0 (slice 0 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negative tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe0_tap_cm2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q0_ffe0_tap_cm2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second precursor tap gain for the FFE0 (slice 0 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negitive tap 2 controls, msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8C90C04924FF816B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) rxadc_q0_ffe1_coeff</span><br/>
      <span class="sdescdet">rxadc_q0_ffe1_coeff</span><br/>
      <span class="ldescdet">rxadc_q0_ffe1_coeff
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f814</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">adcfe_q0_ffe1_tap_cp2_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q0_ffe1_tap_cp1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q0_ffe1_tap_cm1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q0_ffe1_tap_cm2_dir2gry6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe1_tap_cp2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q0_ffe1_tap_cp2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second postcursor tap gain for the FFE1  (slice 1 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 2 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe1_tap_cp1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q0_ffe1_tap_cp1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First postcursor tap gain for the FFE1 &lt;7&gt; (slice 1 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe1_tap_cm1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q0_ffe1_tap_cm1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First precursor tap gain for the FFE1 (slice1 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negative tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe1_tap_cm2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q0_ffe1_tap_cm2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second precursor tap gain for the FFE1 (slice 1 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negitive tap 2 controls, msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D9944CF2293ED6FC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) rxadc_q0_ffe2_coeff</span><br/>
      <span class="sdescdet">rxadc_q0_ffe2_coeff</span><br/>
      <span class="ldescdet">rxadc_q0_ffe2_coeff
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f818</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">adcfe_q0_ffe2_tap_cp2_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q0_ffe2_tap_cp1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q0_ffe2_tap_cm1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q0_ffe2_tap_cm2_dir2gry6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe2_tap_cp2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q0_ffe2_tap_cp2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second postcursor tap gain for the FFE2  (slice 2 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 2 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe2_tap_cp1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q0_ffe2_tap_cp1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First postcursor tap gain for the FFE2 &lt;7&gt; (slice 2 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe2_tap_cm1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q0_ffe2_tap_cm1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First precursor tap gain for the FFE2 (slice2 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negative tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe2_tap_cm2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q0_ffe2_tap_cm2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second precursor tap gain for the FFE2 (slice 2 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negitive tap 2 controls, msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8DC672A7BA615C87" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) rxadc_q0_ffe3_coeff</span><br/>
      <span class="sdescdet">rxadc_q0_ffe3_coeff</span><br/>
      <span class="ldescdet">rxadc_q0_ffe3_coeff
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f81c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">adcfe_q0_ffe3_tap_cp2_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q0_ffe3_tap_cp1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q0_ffe3_tap_cm1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q0_ffe3_tap_cm2_dir2gry6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe3_tap_cp2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q0_ffe3_tap_cp2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second postcursor tap gain for the FFE3  (slice3 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 2 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe3_tap_cp1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q0_ffe3_tap_cp1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First postcursor tap gain for the FFE3 &lt;7&gt; (slice 3 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe3_tap_cm1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q0_ffe3_tap_cm1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First precursor tap gain for the FFE3 (slice3 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negative tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe3_tap_cm2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q0_ffe3_tap_cm2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second precursor tap gain for the FFE3 (slice 3 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negitive tap 2 controls, msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9CB571F42DF8C6DC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) rxadc_q0_ffe_dcd0</span><br/>
      <span class="sdescdet">rxadc_q0_ffe_dcd0</span><br/>
      <span class="ldescdet">rxadc_q0_ffe_dcd0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f820</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x04040404</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0f0f0f0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0f0f0f0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">adcfe_q0_ffe3_th2_dcd_stg1</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">adcfe_q0_ffe2_th2_dcd_stg1</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">adcfe_q0_ffe1_th2_dcd_stg1</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">adcfe_q0_ffe0_th2_dcd_stg1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe3_th2_dcd_stg1</span><br/>
          <span class="sdescdet">adcfe_q0_ffe3_th2_dcd_stg1[3:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (first buffer) for the FFE3</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe2_th2_dcd_stg1</span><br/>
          <span class="sdescdet">adcfe_q0_ffe2_th2_dcd_stg1[3:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (first buffer) for the FFE2</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe1_th2_dcd_stg1</span><br/>
          <span class="sdescdet">adcfe_q0_ffe1_th2_dcd_stg1[3:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (first buffer) for the FFE1</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe0_th2_dcd_stg1</span><br/>
          <span class="sdescdet">adcfe_q0_ffe0_th2_dcd_stg1[3:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (first buffer) for the FFE0</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0D5A5B8EE32D04CC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) rxadc_q0_ffe_dcd1</span><br/>
      <span class="sdescdet">rxadc_q0_ffe_dcd1</span><br/>
      <span class="ldescdet">rxadc_q0_ffe_dcd1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f824</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x03030303</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf8f8f8f8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf8f8f8f8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="3">adcfe_q0_ffe3_th2_dcd_stg2</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="3">adcfe_q0_ffe2_th2_dcd_stg2</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="3">adcfe_q0_ffe1_th2_dcd_stg2</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="3">adcfe_q0_ffe0_th2_dcd_stg2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe3_th2_dcd_stg2</span><br/>
          <span class="sdescdet">adcfe_q0_ffe3_th2_dcd_stg2[2:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (second buffer) for the FFE3</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe2_th2_dcd_stg2</span><br/>
          <span class="sdescdet">adcfe_q0_ffe2_th2_dcd_stg2[2:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (second buffer) for the FFE2</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe1_th2_dcd_stg2</span><br/>
          <span class="sdescdet">adcfe_q0_ffe1_th2_dcd_stg2[2:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (second buffer) for the FFE1</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe0_th2_dcd_stg2</span><br/>
          <span class="sdescdet">adcfe_q0_ffe0_th2_dcd_stg2[2:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (second buffer) for the FFE0</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5C6B4AC34E57EE61" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000018</span> Register(32 bit) rxadc_q0_ffe_cap</span><br/>
      <span class="sdescdet">rxadc_q0_ffe_cap</span><br/>
      <span class="ldescdet">rxadc_q0_ffe_cap
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f828</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x09090909</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">adcfe_q0_cap3</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">adcfe_q0_cap2</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">adcfe_q0_cap1</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">adcfe_q0_cap0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_cap3</span><br/>
          <span class="sdescdet">adcfe_q0_cap3[5:0]</span><br/>
          <span class="ldescdet">Controls TH1 switch capacitance for Slice3 of each quartet</span></p>
          <p><b>Reset: </b>hex:0x09;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_cap2</span><br/>
          <span class="sdescdet">adcfe_q0_cap2[5:0]</span><br/>
          <span class="ldescdet">Controls TH1 switch capacitance for Slice2 of each quartet </span></p>
          <p><b>Reset: </b>hex:0x09;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_cap1</span><br/>
          <span class="sdescdet">adcfe_q0_cap1[5:0]</span><br/>
          <span class="ldescdet">Controls TH1 switch capacitance for Slice1 of each quartet</span></p>
          <p><b>Reset: </b>hex:0x09;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_cap0</span><br/>
          <span class="sdescdet">adcfe_q0_cap0[5:0]</span><br/>
          <span class="ldescdet">Controls TH1 switch capacitance for Slice0 of each quartet</span></p>
          <p><b>Reset: </b>hex:0x09;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_54D58373723A71D1" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000001c</span> Register(32 bit) rxadc_q0_dfx0</span><br/>
      <span class="sdescdet">rxadc_q0_dfx0</span><br/>
      <span class="ldescdet">rxadc_q0_dfx0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f82c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="4">adcfe_q0_th1_dcmon_en_b</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_th1_dcmon_en_b</span><br/>
          <span class="sdescdet">adcfe_q0_th1_dcmon_en_b[3:0]</span><br/>
          <span class="ldescdet">enable dcmon for vcc1 of a particular slice within each quartet. &lt;0&gt;: slice left&lt;0&gt;. &lt;1&gt;:: slice left&lt;1&gt;, &lt;2&gt;: slice right&lt;0&gt;, &lt;3&gt;: slice right &lt;1&gt;</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5B8088ACD32F5E15" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) rxadc_q0_dfx2</span><br/>
      <span class="sdescdet">rxadc_q0_dfx2</span><br/>
      <span class="ldescdet">rxadc_q0_dfx2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f830</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="4">adcfe_q0_pi_clkmntr_b_en</td>
        <td class="fldnorm" colspan="4">adcfe_q0_pi_clkmntr_a_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_pi_clkmntr_b_en</span><br/>
          <span class="sdescdet">adcfe_q0_pi_clkmntr_b_en[3:0]</span><br/>
          <span class="ldescdet">TH1 clockb monitoring for FFE0 to FFE3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_pi_clkmntr_a_en</span><br/>
          <span class="sdescdet">adcfe_q0_pi_clkmntr_a_en[3:0]</span><br/>
          <span class="ldescdet">TH1 clocka monitoring for FFE0 to FFE3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DEBEF9308B652150" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000024</span> Register(32 bit) rxadc_q0_nextphase_ctrl0</span><br/>
      <span class="sdescdet">rxadc_q0_nextphase_ctrl0</span><br/>
      <span class="ldescdet">rxadc_q0_nextphase_ctrl0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f834</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000008</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="1">adcfe_q0_ffe3_th1_nxtph_delay_en</td>
        <td class="fldnorm" colspan="1">adcfe_q0_ffe2_th1_nxtph_delay_en</td>
        <td class="fldnorm" colspan="1">adcfe_q0_ffe1_th1_nxtph_delay_en</td>
        <td class="fldnorm" colspan="1">adcfe_q0_ffe0_th1_nxtph_delay_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe3_th1_nxtph_delay_en</span><br/>
          <span class="sdescdet">adcfe_q0_ffe3_th1_nxtph_delay_en[0:0]</span><br/>
          <span class="ldescdet">TH1 dc ctrl - impact next ph in qrtt (n+4 in 16 ffe).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe2_th1_nxtph_delay_en</span><br/>
          <span class="sdescdet">adcfe_q0_ffe2_th1_nxtph_delay_en[0:0]</span><br/>
          <span class="ldescdet">TH1 dc ctrl - impact next ph in qrtt (n+4 in 16 ffe).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe1_th1_nxtph_delay_en</span><br/>
          <span class="sdescdet">adcfe_q0_ffe1_th1_nxtph_delay_en[0:0]</span><br/>
          <span class="ldescdet">TH1 dc ctrl - impact next ph in qrtt (n+4 in 16 ffe).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe0_th1_nxtph_delay_en</span><br/>
          <span class="sdescdet">adcfe_q0_ffe0_th1_nxtph_delay_en[0:0]</span><br/>
          <span class="ldescdet">TH1 dc ctrl - impact next ph in qrtt (n+4 in 16 ffe).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0837D46626DA0763" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000028</span> Register(32 bit) rxadc_q0_bias_trim0</span><br/>
      <span class="sdescdet">rxadc_q0_bias_trim0</span><br/>
      <span class="ldescdet">rxadc_q0_bias_trim0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f838</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00187110</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summer0_vcasc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summer0_ofc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q0_cmfb0_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q0_nsf0_bias_trim</td>
        <td class="fldnorm" colspan="5">adcfe_q0_c00_gm_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer0_vcasc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q0_summer0_vcasc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls reference voltage for the vds voltage of the cascode devices, 0=min, 1111=max, typical=100mV (minimum is controlled by the ictl_q*_vcascbias_en)</span></p>
          <p><b>Reset: </b>hex:0xc;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer0_ofc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q0_summer0_ofc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls offset bias current of the summer offset dac 0: Minimum, 1111: maximum current. (minimum current is controled by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_cmfb0_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q0_cmfb0_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Binary coded bias current trim of the CMFB circuit in the SUMMER0 of each quartet. 0000: Minimum current. 1111: maximum current. (minimum bias current is defined by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_nsf0_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q0_nsf0_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Trims gm of NSF0 in each quartet. 0000: Minimum NSF gm. 1111: Maximum NSF gm.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_c00_gm_gry</span><br/>
          <span class="sdescdet">adcfe_q0_c00_gm_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded gm control of the main tap in the slicer0 of each quartet. 00000: Minimum gm, 11111: maximum gm. </span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AAE68A4F7FB3C8AE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000002c</span> Register(32 bit) rxadc_q0_bias_trim1</span><br/>
      <span class="sdescdet">rxadc_q0_bias_trim1</span><br/>
      <span class="ldescdet">rxadc_q0_bias_trim1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f83c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00187110</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summer1_vcasc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summer1_ofc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q0_cmfb1_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q0_nsf1_bias_trim</td>
        <td class="fldnorm" colspan="5">adcfe_q0_c01_gm_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer1_vcasc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q0_summer1_vcasc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls reference voltage for the vds voltage of the cascode devices, 0=min, 1111=max, typical=100mV (minimum is controlled by the ictl_q*_vcascbias_en)</span></p>
          <p><b>Reset: </b>hex:0xc;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer1_ofc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q0_summer1_ofc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls offset bias current of the summer offset dac 0: Minimum, 1111: maximum current. (minimum current is controled by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_cmfb1_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q0_cmfb1_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Binary coded bias current trim of the CMFB circuit in the SUMMER1 of each quartet. 0000: Minimum current. 1111: maximum current.  (minimum bias current is defined by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_nsf1_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q0_nsf1_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Trims gm of NSF1 in each quartet. 0000: Minimum NSF gm. 1111: Maximum NSF gm.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_c01_gm_gry</span><br/>
          <span class="sdescdet">adcfe_q0_c01_gm_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded gm control of the main tap in the slicer1 of each quartet. 00000: Minimum gm, 11111: maximum gm. </span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5E529408129FEE7B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(32 bit) rxadc_q0_bias_trim2</span><br/>
      <span class="sdescdet">rxadc_q0_bias_trim2</span><br/>
      <span class="ldescdet">rxadc_q0_bias_trim2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f840</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00111110</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summer2_vcasc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summer2_ofc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q0_cmfb2_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q0_nsf2_bias_trim</td>
        <td class="fldnorm" colspan="5">adcfe_q0_c02_gm_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer2_vcasc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q0_summer2_vcasc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls reference voltage for the vds voltage of the cascode devices, 0=min, 1111=max, typical=100mV (minimum is controlled by the ictl_q*_vcascbias_en)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer2_ofc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q0_summer2_ofc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls offset bias current of the summer offset dac 0: Minimum, 1111: maximum current. (minimum current is controled by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_cmfb2_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q0_cmfb2_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Binary coded bias current trim of the CMFB circuit in the SUMMER2 of each quartet. 0000: Minimum current. 1111: maximum current.  (minimum bias current is defined by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_nsf2_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q0_nsf2_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Trims gm of NSF2 in each quartet. 0000: Minimum NSF gm. 1111: Maximum NSF gm.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_c02_gm_gry</span><br/>
          <span class="sdescdet">adcfe_q0_c02_gm_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded gm control of the main tap in the slicer2 of each quartet. 00000: Minimum gm, 11111: maximum gm. </span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5C16052781EFC7B0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000034</span> Register(32 bit) rxadc_q0_bias_trim3</span><br/>
      <span class="sdescdet">rxadc_q0_bias_trim3</span><br/>
      <span class="ldescdet">rxadc_q0_bias_trim3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f844</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00187110</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summer3_vcasc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summer3_ofc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q0_cmfb3_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q0_nsf3_bias_trim</td>
        <td class="fldnorm" colspan="5">adcfe_q0_c03_gm_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer3_vcasc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q0_summer3_vcasc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls reference voltage for the vds voltage of the cascode devices, 0=min, 1111=max, typical=100mV (minimum is controlled by the ictl_q*_vcascbias_en)</span></p>
          <p><b>Reset: </b>hex:0xc;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer3_ofc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q0_summer3_ofc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls offset bias current of the summer offset dac 0: Minimum, 1111: maximum current. (minimum current is controled by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_cmfb3_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q0_cmfb3_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Binary coded bias current trim of the CMFB circuit in the SUMMER3 of each quartet. 0000: Minimum current. 1111: maximum current.  (minimum bias current is defined by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_nsf3_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q0_nsf3_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Trims gm of NSF3 in each quartet. 0000: Minimum NSF gm. 1111: Maximum NSF gm.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_c03_gm_gry</span><br/>
          <span class="sdescdet">adcfe_q0_c03_gm_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded gm control of the main tap in the slicer3 of each quartet. 00000: Minimum gm, 11111: maximum gm. </span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_49CD9D66D807CB4F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000038</span> Register(32 bit) rxadc_q0_bias_trim4</span><br/>
      <span class="sdescdet">rxadc_q0_bias_trim4</span><br/>
      <span class="ldescdet">rxadc_q0_bias_trim4
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f848</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000658ff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="4">adcfe_q0_tapbiasmain_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summerbiasmain_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q0_nsfbiasmain_trim</td>
        <td class="fldnorm" colspan="1">adcfe_q0_summer_vcasc_bias_en</td>
        <td class="fldnorm" colspan="1">adcfe_q0_tapbiasmain_en</td>
        <td class="fldnorm" colspan="1">adcfe_q0_summerofcbias_en</td>
        <td class="fldnorm" colspan="1">adcfe_q0_summerbiasmain_en</td>
        <td class="fldnorm" colspan="1">adcfe_q0_nsfbiasmain_en</td>
        <td class="fldnorm" colspan="1">adcfe_q0_nsfbias_en</td>
        <td class="fldnorm" colspan="1">adcfe_q0_cmfbbias_en</td>
        <td class="fldnorm" colspan="1">adcfe_q0_c0bias_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_tapbiasmain_trim</span><br/>
          <span class="sdescdet">adcfe_q0_tapbiasmain_trim[3:0]</span><br/>
          <span class="ldescdet">Binary coded gm trim of side taps. Calibrate this register to assure target tap gain at maximum setting is achieved. 0000: highest gm target, 1111: Lowest gm target.</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summerbiasmain_trim</span><br/>
          <span class="sdescdet">adcfe_q0_summerbiasmain_trim[3:0]</span><br/>
          <span class="ldescdet">Binary triming size of the nmos master diode in adcfe quartet_bias of each quartet. 00000=Maximum bias current trim,  11111= Minimum bias current trim.</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_nsfbiasmain_trim</span><br/>
          <span class="sdescdet">adcfe_q0_nsfbiasmain_trim[3:0]</span><br/>
          <span class="ldescdet">Trims NSF master bias current in each quartet. 0000: Maximum current, 1111: minimum current</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer_vcasc_bias_en</span><br/>
          <span class="sdescdet">adcfe_q0_summer_vcasc_bias_en[0:0]</span><br/>
          <span class="ldescdet">Controls minimum bias for the casc reference generation. 0: Minimum current=0, 1: minimum current =32uA.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_tapbiasmain_en</span><br/>
          <span class="sdescdet">adcfe_q0_tapbiasmain_en[0:0]</span><br/>
          <span class="ldescdet">Enables diode connected main bias device of side tap currents in each quartet.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summerofcbias_en</span><br/>
          <span class="sdescdet">adcfe_q0_summerofcbias_en[0:0]</span><br/>
          <span class="ldescdet">Controls minimum current range for the summer offset DAC. 0: Minimu=0, 1: Minimum=32uA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summerbiasmain_en</span><br/>
          <span class="sdescdet">adcfe_q0_summerbiasmain_en[0:0]</span><br/>
          <span class="ldescdet">Enables nmos master diode in the quartet bias of each quartet. 1= Enable, 0= Disable</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_nsfbiasmain_en</span><br/>
          <span class="sdescdet">adcfe_q0_nsfbiasmain_en[0:0]</span><br/>
          <span class="ldescdet">Enables diode connected bias master of all NSF blocks in each quartet. 0: Disable, 1: Enable </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_nsfbias_en</span><br/>
          <span class="sdescdet">adcfe_q0_nsfbias_en[0:0]</span><br/>
          <span class="ldescdet">Controls variation range of the NBIAS bias current of NSFs in each quartet. 1: Full range, 0: Half range</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_cmfbbias_en</span><br/>
          <span class="sdescdet">adcfe_q0_cmfbbias_en[0:0]</span><br/>
          <span class="ldescdet">Enabling the main bias curren of the SUMMER CMFB circuit in each slice of a quartet</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_c0bias_en</span><br/>
          <span class="sdescdet">adcfe_q0_c0bias_en[0:0]</span><br/>
          <span class="ldescdet">Controls minim range of the main tap bias current. 0: Minimum=0, 1: Minimum =32uA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_24DDCC7277A5BE82" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000003c</span> Register(32 bit) rxadc_q0_summer_ofc</span><br/>
      <span class="sdescdet">rxadc_q0_summer_ofc</span><br/>
      <span class="ldescdet">rxadc_q0_summer_ofc
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f84c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x60606060</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80808080</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80808080</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">adcfe_q0_summer3_ofc_gry</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">adcfe_q0_summer2_ofc_gry</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">adcfe_q0_summer1_ofc_gry</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">adcfe_q0_summer0_ofc_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer3_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q0_summer3_ofc_gry[6:0]</span><br/>
          <span class="ldescdet">Controls differential offset calibration current of the Summer. MSB ==&gt; noconn, 0==&gt; maximum positive offset. 127 ==&gt; Maximum negative offset. GRAY CODE! Summer offset control. increasing the code will increase the offset. Bit 7 is not connected!</span></p>
          <p><b>Reset: </b>hex:0x60;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer2_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q0_summer2_ofc_gry[6:0]</span><br/>
          <span class="ldescdet">Controls differential offset calibration current of the Summer. MSB ==&gt; noconn, 0==&gt; maximum positive offset. 127 ==&gt; Maximum negative offset. GRAY CODE! Summer offset control. increasing the code will increase the offset. Bit 7 is not connected!</span></p>
          <p><b>Reset: </b>hex:0x60;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer1_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q0_summer1_ofc_gry[6:0]</span><br/>
          <span class="ldescdet">Controls differential offset calibration current of the Summer. MSB ==&gt; noconn, 0==&gt; maximum positive offset. 127 ==&gt; Maximum negative offset. GRAY CODE! Summer offset control. increasing the code will increase the offset. Bit 7 is not connected!</span></p>
          <p><b>Reset: </b>hex:0x60;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer0_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q0_summer0_ofc_gry[6:0]</span><br/>
          <span class="ldescdet">Controls differential offset calibration current of the Summer. MSB ==&gt; noconn, 0==&gt; maximum positive offset. 127 ==&gt; Maximum negative offset. GRAY CODE! Summer offset control. increasing the code will increase the offset. Bit 7 is not connected!</span></p>
          <p><b>Reset: </b>hex:0x60;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_621CDB5B83CE4E9D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000040</span> Register(32 bit) rxadc_q0_summer_cmfb</span><br/>
      <span class="sdescdet">rxadc_q0_summer_cmfb</span><br/>
      <span class="ldescdet">rxadc_q0_summer_cmfb
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f850</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x18181818</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe0e0e0e0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe0e0e0e0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">adcfe_q0_summer3_cmfb_opamp_en</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summer3_cmfb_ofc_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">adcfe_q0_summer2_cmfb_opamp_en</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summer2_cmfb_ofc_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">adcfe_q0_summer1_cmfb_opamp_en</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summer1_cmfb_ofc_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">adcfe_q0_summer0_cmfb_opamp_en</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summer0_cmfb_ofc_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer3_cmfb_opamp_en</span><br/>
          <span class="sdescdet">adcfe_q0_summer3_cmfb_opamp_en[0:0]</span><br/>
          <span class="ldescdet">Enables CMFB for all the summers in the quartet. GRAY CODE! MSB bit enables the cmfb, bits 3-0 are the offset control bits.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer3_cmfb_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q0_summer3_cmfb_ofc_gry[3:0]</span><br/>
          <span class="ldescdet">&lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. &lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. 5</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer2_cmfb_opamp_en</span><br/>
          <span class="sdescdet">adcfe_q0_summer2_cmfb_opamp_en[0:0]</span><br/>
          <span class="ldescdet">Enables CMFB for all the summers in the quartet. GRAY CODE! MSB bit enables the cmfb, bits 3-0 are the offset control bits.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer2_cmfb_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q0_summer2_cmfb_ofc_gry[3:0]</span><br/>
          <span class="ldescdet">&lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. &lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. 5</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer1_cmfb_opamp_en</span><br/>
          <span class="sdescdet">adcfe_q0_summer1_cmfb_opamp_en[0:0]</span><br/>
          <span class="ldescdet">Enables CMFB for all the summers in the quartet. GRAY CODE! MSB bit enables the cmfb, bits 3-0 are the offset control bits.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer1_cmfb_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q0_summer1_cmfb_ofc_gry[3:0]</span><br/>
          <span class="ldescdet">&lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. &lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. 5</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer0_cmfb_opamp_en</span><br/>
          <span class="sdescdet">adcfe_q0_summer0_cmfb_opamp_en[0:0]</span><br/>
          <span class="ldescdet">Enables CMFB for all the summers in the quartet. GRAY CODE! MSB bit enables the cmfb, bits 3-0 are the offset control bits.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer0_cmfb_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q0_summer0_cmfb_ofc_gry[3:0]</span><br/>
          <span class="ldescdet">&lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. &lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. GRAY CODE! MSB bit enables the cmfb, bits 3-0 are the offset control bits.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9A2011284684F9DE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000044</span> Register(32 bit) rxadc_q0_summer_res</span><br/>
      <span class="sdescdet">rxadc_q0_summer_res</span><br/>
      <span class="ldescdet">rxadc_q0_summer_res
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f854</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x88888888</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x07070707</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x07070707</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="5">adcfe_q0_summer3_res_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="5">adcfe_q0_summer2_res_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="5">adcfe_q0_summer1_res_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="5">adcfe_q0_summer0_res_gry</td>
        <td class="fldgap" colspan="3">-</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="3">-</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer3_res_gry</span><br/>
          <span class="sdescdet">adcfe_q0_summer3_res_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded maintap gain control. &lt;7:5&gt;: not connected. &lt;4:0&gt;==00000==&gt; Maximum possible gain. &lt;4:0&gt;==10000==&gt; minimum possible gain. GRAY CODE! controls the resistor that affects the BW of the summer. Bits 6-7 are hard wired to vssx. Bits 5-3 are the coarse tune and bits 2-0 are fine tune</span></p>
          <p><b>Reset: </b>hex:0x11;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer2_res_gry</span><br/>
          <span class="sdescdet">adcfe_q0_summer2_res_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded maintap gain control. &lt;7:5&gt;: not connected. &lt;4:0&gt;==00000==&gt; Maximum possible gain. &lt;4:0&gt;==10000==&gt; minimum possible gain. GRAY CODE! controls the resistor that affects the BW of the summer. Bits 6-7 are hard wired to vssx. Bits 5-3 are the coarse tune and bits 2-0 are fine tune</span></p>
          <p><b>Reset: </b>hex:0x11;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer1_res_gry</span><br/>
          <span class="sdescdet">adcfe_q0_summer1_res_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded maintap gain control. &lt;7:5&gt;: not connected. &lt;4:0&gt;==00000==&gt; Maximum possible gain. &lt;4:0&gt;==10000==&gt; minimum possible gain. GRAY CODE! controls the resistor that affects the BW of the summer. Bits 6-7 are hard wired to vssx. Bits 5-3 are the coarse tune and bits 2-0 are fine tune</span></p>
          <p><b>Reset: </b>hex:0x11;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer0_res_gry</span><br/>
          <span class="sdescdet">adcfe_q0_summer0_res_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded maintap gain control. &lt;7:5&gt;: not connected. &lt;4:0&gt;==00000==&gt; Maximum possible gain. &lt;4:0&gt;==10000==&gt; minimum possible gain. GRAY CODE! controls the resistor that affects the BW of the summer. Bits 6-7 are hard wired to vssx. Bits 5-3 are the coarse tune and bits 2-0 are fine tune</span></p>
          <p><b>Reset: </b>hex:0x11;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_19C880441D975084" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000048</span> Register(32 bit) rxadc_q0_summer_vcasc</span><br/>
      <span class="sdescdet">rxadc_q0_summer_vcasc</span><br/>
      <span class="ldescdet">rxadc_q0_summer_vcasc
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f858</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00018888</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">adcfe_q0_summer_vcasc_bleed_en</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summer3_vcasc_bleed_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summer2_vcasc_bleed_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summer1_vcasc_bleed_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summer0_vcasc_bleed_trim</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer_vcasc_bleed_en</span><br/>
          <span class="sdescdet">adcfe_q0_summer_vcasc_bleed_en[0:0]</span><br/>
          <span class="ldescdet">Controls minimum casc beed current bias. 0: Minimum current =0, 1: Minimum current =15uA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer3_vcasc_bleed_trim</span><br/>
          <span class="sdescdet">adcfe_q0_summer3_vcasc_bleed_trim[3:0]</span><br/>
          <span class="ldescdet">Controls casccode bleeding current. 0=min, 1111=max. Typical=25uA. (minimum current is a function of the iactl_adcfe_q*_vcasbias_bleed_en register)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer2_vcasc_bleed_trim</span><br/>
          <span class="sdescdet">adcfe_q0_summer2_vcasc_bleed_trim[3:0]</span><br/>
          <span class="ldescdet">Controls casccode bleeding current. 0=min, 1111=max. Typical=25uA. (minimum current is a function of the iactl_adcfe_q*_vcasbias_bleed_en register)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer1_vcasc_bleed_trim</span><br/>
          <span class="sdescdet">adcfe_q0_summer1_vcasc_bleed_trim[3:0]</span><br/>
          <span class="ldescdet">Controls casccode bleeding current. 0=min, 1111=max. Typical=25uA. (minimum current is a function of the iactl_adcfe_q*_vcasbias_bleed_en register)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer0_vcasc_bleed_trim</span><br/>
          <span class="sdescdet">adcfe_q0_summer0_vcasc_bleed_trim[3:0]</span><br/>
          <span class="ldescdet">Controls casccode bleeding current. 0=min, 1111=max. Typical=25uA. (minimum current is a function of the iactl_adcfe_q*_vcasbias_bleed_en register)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1D0DDF335A6FD79D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000004c</span> Register(32 bit) rxadc_q0_summer_ctrl0</span><br/>
      <span class="sdescdet">rxadc_q0_summer_ctrl0</span><br/>
      <span class="ldescdet">rxadc_q0_summer_ctrl0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f85c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000210</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="1">adcfe_q0_summer1_c0_en</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summer1_dfx</td>
        <td class="fldnorm" colspan="1">adcfe_q0_summer0_c0_en</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summer0_dfx</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer1_c0_en</span><br/>
          <span class="sdescdet">adcfe_q0_summer1_c0_en[0:0]</span><br/>
          <span class="ldescdet">0: Shorts output of the main tap to vcc2/2, 1: Normal</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer1_dfx</span><br/>
          <span class="sdescdet">adcfe_q0_summer1_dfx[3:0]</span><br/>
          <span class="ldescdet">Summer and NSF dfxcontrols</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer0_c0_en</span><br/>
          <span class="sdescdet">adcfe_q0_summer0_c0_en[0:0]</span><br/>
          <span class="ldescdet">0: Shorts output of the main tap to vcc2/2, 1: Normal</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer0_dfx</span><br/>
          <span class="sdescdet">adcfe_q0_summer0_dfx[3:0]</span><br/>
          <span class="ldescdet">Summer and NSF dfxcontrols</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1B075EEFC2D75324" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000050</span> Register(32 bit) rxadc_q0_summer_ctrl1</span><br/>
      <span class="sdescdet">rxadc_q0_summer_ctrl1</span><br/>
      <span class="ldescdet">rxadc_q0_summer_ctrl1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f860</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000210</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="3">adcfe_q0_summer3_res_spare</td>
        <td class="fldnorm" colspan="3">adcfe_q0_summer2_res_spare</td>
        <td class="fldnorm" colspan="3">adcfe_q0_summer1_res_spare</td>
        <td class="fldnorm" colspan="3">adcfe_q0_summer0_res_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q0_summer3_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q0_summer3_cmfb_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q0_summer2_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q0_summer2_cmfb_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q0_summer1_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q0_summer1_cmfb_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q0_summer0_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q0_summer0_cmfb_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q0_ffe_pd_b</td>
        <td class="fldnorm" colspan="1">adcfe_q0_pd_b</td>
        <td class="fldnorm" colspan="1">adcfe_q0_summer3_c0_en</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summer3_dfx</td>
        <td class="fldnorm" colspan="1">adcfe_q0_summer2_c0_en</td>
        <td class="fldnorm" colspan="4">adcfe_q0_summer2_dfx</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer3_res_spare</span><br/>
          <span class="sdescdet">adcfe_q0_summer3_res_spare[2:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer2_res_spare</span><br/>
          <span class="sdescdet">adcfe_q0_summer2_res_spare[2:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer1_res_spare</span><br/>
          <span class="sdescdet">adcfe_q0_summer1_res_spare[2:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer0_res_spare</span><br/>
          <span class="sdescdet">adcfe_q0_summer0_res_spare[2:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer3_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q0_summer3_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer3_cmfb_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q0_summer3_cmfb_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer2_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q0_summer2_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer2_cmfb_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q0_summer2_cmfb_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer1_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q0_summer1_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer1_cmfb_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q0_summer1_cmfb_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer0_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q0_summer0_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer0_cmfb_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q0_summer0_cmfb_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_ffe_pd_b</span><br/>
          <span class="sdescdet">adcfe_q0_ffe_pd_b[0:0]</span><br/>
          <span class="ldescdet">Powers down FFE only at each q0/q1/q2/q3 quartet</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_pd_b</span><br/>
          <span class="sdescdet">adcfe_q0_pd_b[0:0]</span><br/>
          <span class="ldescdet">Full power down of each of the q0/q1/q2/q3 quartets</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer3_c0_en</span><br/>
          <span class="sdescdet">adcfe_q0_summer3_c0_en[0:0]</span><br/>
          <span class="ldescdet">0: Shorts output of the main tap to vcc2/2, 1: Normal</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer3_dfx</span><br/>
          <span class="sdescdet">adcfe_q0_summer3_dfx[3:0]</span><br/>
          <span class="ldescdet">Summer and NSF dfxcontrols</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer2_c0_en</span><br/>
          <span class="sdescdet">adcfe_q0_summer2_c0_en[0:0]</span><br/>
          <span class="ldescdet">0: Shorts output of the main tap to vcc2/2, 1: Normal</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_summer2_dfx</span><br/>
          <span class="sdescdet">adcfe_q0_summer2_dfx[3:0]</span><br/>
          <span class="ldescdet">Summer and NSF dfxcontrols</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C09060A3740F3038" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000054</span> Register(32 bit) rxadc_q0_ffe_spare0</span><br/>
      <span class="sdescdet">rxadc_q0_ffe_spare0</span><br/>
      <span class="ldescdet">rxadc_q0_ffe_spare0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f864</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">adcfe_q0_spare</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q0_spare</span><br/>
          <span class="sdescdet">adcfe_q0_spare[23:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8C2FE86BD4C5C8A6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000058</span> Register(32 bit) rxadc_q1_ffe0_coeff</span><br/>
      <span class="sdescdet">rxadc_q1_ffe0_coeff</span><br/>
      <span class="ldescdet">rxadc_q1_ffe0_coeff
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f868</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">adcfe_q1_ffe0_tap_cp2_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q1_ffe0_tap_cp1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q1_ffe0_tap_cm1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q1_ffe0_tap_cm2_dir2gry6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe0_tap_cp2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q1_ffe0_tap_cp2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second postcursor tap gain for the FFE0  (slice 0 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 2 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe0_tap_cp1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q1_ffe0_tap_cp1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First postcursor tap gain for the FFE0 &lt;7&gt; (slice 0 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe0_tap_cm1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q1_ffe0_tap_cm1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First precursor tap gain for the FFE0 (slice 0 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negative tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe0_tap_cm2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q1_ffe0_tap_cm2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second precursor tap gain for the FFE0 (slice 0 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negitive tap 2 controls, msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F88E332AF1CFB25F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000005c</span> Register(32 bit) rxadc_q1_ffe1_coeff</span><br/>
      <span class="sdescdet">rxadc_q1_ffe1_coeff</span><br/>
      <span class="ldescdet">rxadc_q1_ffe1_coeff
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f86c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">adcfe_q1_ffe1_tap_cp2_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q1_ffe1_tap_cp1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q1_ffe1_tap_cm1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q1_ffe1_tap_cm2_dir2gry6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe1_tap_cp2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q1_ffe1_tap_cp2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second postcursor tap gain for the FFE1  (slice 1 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 2 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe1_tap_cp1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q1_ffe1_tap_cp1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First postcursor tap gain for the FFE1 &lt;7&gt; (slice 1 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe1_tap_cm1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q1_ffe1_tap_cm1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First precursor tap gain for the FFE1 (slice1 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negative tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe1_tap_cm2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q1_ffe1_tap_cm2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second precursor tap gain for the FFE1 (slice 1 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negitive tap 2 controls, msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F1DDE0BAB18EB153" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000060</span> Register(32 bit) rxadc_q1_ffe2_coeff</span><br/>
      <span class="sdescdet">rxadc_q1_ffe2_coeff</span><br/>
      <span class="ldescdet">rxadc_q1_ffe2_coeff
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f870</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">adcfe_q1_ffe2_tap_cp2_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q1_ffe2_tap_cp1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q1_ffe2_tap_cm1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q1_ffe2_tap_cm2_dir2gry6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe2_tap_cp2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q1_ffe2_tap_cp2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second postcursor tap gain for the FFE2  (slice 2 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 2 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe2_tap_cp1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q1_ffe2_tap_cp1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First postcursor tap gain for the FFE2 &lt;7&gt; (slice 2 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe2_tap_cm1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q1_ffe2_tap_cm1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First precursor tap gain for the FFE2 (slice2 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negative tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe2_tap_cm2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q1_ffe2_tap_cm2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second precursor tap gain for the FFE2 (slice 2 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negitive tap 2 controls, msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_818C9CF8D00F9A18" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000064</span> Register(32 bit) rxadc_q1_ffe3_coeff</span><br/>
      <span class="sdescdet">rxadc_q1_ffe3_coeff</span><br/>
      <span class="ldescdet">rxadc_q1_ffe3_coeff
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f874</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">adcfe_q1_ffe3_tap_cp2_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q1_ffe3_tap_cp1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q1_ffe3_tap_cm1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q1_ffe3_tap_cm2_dir2gry6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe3_tap_cp2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q1_ffe3_tap_cp2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second postcursor tap gain for the FFE3  (slice3 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 2 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe3_tap_cp1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q1_ffe3_tap_cp1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First postcursor tap gain for the FFE3 &lt;7&gt; (slice 3 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe3_tap_cm1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q1_ffe3_tap_cm1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First precursor tap gain for the FFE3 (slice3 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negative tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe3_tap_cm2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q1_ffe3_tap_cm2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second precursor tap gain for the FFE3 (slice 3 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negitive tap 2 controls, msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0AE10277A632FADE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000068</span> Register(32 bit) rxadc_q1_ffe_dcd0</span><br/>
      <span class="sdescdet">rxadc_q1_ffe_dcd0</span><br/>
      <span class="ldescdet">rxadc_q1_ffe_dcd0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f878</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x04040404</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0f0f0f0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0f0f0f0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">adcfe_q1_ffe3_th2_dcd_stg1</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">adcfe_q1_ffe2_th2_dcd_stg1</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">adcfe_q1_ffe1_th2_dcd_stg1</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">adcfe_q1_ffe0_th2_dcd_stg1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe3_th2_dcd_stg1</span><br/>
          <span class="sdescdet">adcfe_q1_ffe3_th2_dcd_stg1[3:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (first buffer) for the FFE3</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe2_th2_dcd_stg1</span><br/>
          <span class="sdescdet">adcfe_q1_ffe2_th2_dcd_stg1[3:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (first buffer) for the FFE2</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe1_th2_dcd_stg1</span><br/>
          <span class="sdescdet">adcfe_q1_ffe1_th2_dcd_stg1[3:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (first buffer) for the FFE1</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe0_th2_dcd_stg1</span><br/>
          <span class="sdescdet">adcfe_q1_ffe0_th2_dcd_stg1[3:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (first buffer) for the FFE0</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6C843499DD340593" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000006c</span> Register(32 bit) rxadc_q1_ffe_dcd1</span><br/>
      <span class="sdescdet">rxadc_q1_ffe_dcd1</span><br/>
      <span class="ldescdet">rxadc_q1_ffe_dcd1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f87c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x03030303</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf8f8f8f8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf8f8f8f8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="3">adcfe_q1_ffe3_th2_dcd_stg2</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="3">adcfe_q1_ffe2_th2_dcd_stg2</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="3">adcfe_q1_ffe1_th2_dcd_stg2</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="3">adcfe_q1_ffe0_th2_dcd_stg2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe3_th2_dcd_stg2</span><br/>
          <span class="sdescdet">adcfe_q1_ffe3_th2_dcd_stg2[2:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (second buffer) for the FFE3</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe2_th2_dcd_stg2</span><br/>
          <span class="sdescdet">adcfe_q1_ffe2_th2_dcd_stg2[2:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (second buffer) for the FFE2</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe1_th2_dcd_stg2</span><br/>
          <span class="sdescdet">adcfe_q1_ffe1_th2_dcd_stg2[2:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (second buffer) for the FFE1</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe0_th2_dcd_stg2</span><br/>
          <span class="sdescdet">adcfe_q1_ffe0_th2_dcd_stg2[2:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (second buffer) for the FFE0</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_587D8A83E164E282" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000070</span> Register(32 bit) rxadc_q1_ffe_cap</span><br/>
      <span class="sdescdet">rxadc_q1_ffe_cap</span><br/>
      <span class="ldescdet">rxadc_q1_ffe_cap
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f880</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x09090909</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">adcfe_q1_cap3</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">adcfe_q1_cap2</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">adcfe_q1_cap1</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">adcfe_q1_cap0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_cap3</span><br/>
          <span class="sdescdet">adcfe_q1_cap3[5:0]</span><br/>
          <span class="ldescdet">Controls TH1 switch capacitance for Slice3 of each quartet</span></p>
          <p><b>Reset: </b>hex:0x09;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_cap2</span><br/>
          <span class="sdescdet">adcfe_q1_cap2[5:0]</span><br/>
          <span class="ldescdet">Controls TH1 switch capacitance for Slice2 of each quartet </span></p>
          <p><b>Reset: </b>hex:0x09;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_cap1</span><br/>
          <span class="sdescdet">adcfe_q1_cap1[5:0]</span><br/>
          <span class="ldescdet">Controls TH1 switch capacitance for Slice1 of each quartet</span></p>
          <p><b>Reset: </b>hex:0x09;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_cap0</span><br/>
          <span class="sdescdet">adcfe_q1_cap0[5:0]</span><br/>
          <span class="ldescdet">Controls TH1 switch capacitance for Slice0 of each quartet</span></p>
          <p><b>Reset: </b>hex:0x09;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A910F0C49C52F77C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000074</span> Register(32 bit) rxadc_q1_dfx0</span><br/>
      <span class="sdescdet">rxadc_q1_dfx0</span><br/>
      <span class="ldescdet">rxadc_q1_dfx0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f884</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="4">adcfe_q1_th1_dcmon_en_b</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_th1_dcmon_en_b</span><br/>
          <span class="sdescdet">adcfe_q1_th1_dcmon_en_b[3:0]</span><br/>
          <span class="ldescdet">enable dcmon for vcc1 of a particular slice within each quartet. &lt;0&gt;: slice left&lt;0&gt;. &lt;1&gt;:: slice left&lt;1&gt;, &lt;2&gt;: slice right&lt;0&gt;, &lt;3&gt;: slice right &lt;1&gt;</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6E2B5C1040240E9D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000078</span> Register(32 bit) rxadc_q1_dfx2</span><br/>
      <span class="sdescdet">rxadc_q1_dfx2</span><br/>
      <span class="ldescdet">rxadc_q1_dfx2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f888</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="4">adcfe_q1_pi_clkmntr_b_en</td>
        <td class="fldnorm" colspan="4">adcfe_q1_pi_clkmntr_a_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_pi_clkmntr_b_en</span><br/>
          <span class="sdescdet">adcfe_q1_pi_clkmntr_b_en[3:0]</span><br/>
          <span class="ldescdet">TH1 clockb monitoring for FFE0 to FFE3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_pi_clkmntr_a_en</span><br/>
          <span class="sdescdet">adcfe_q1_pi_clkmntr_a_en[3:0]</span><br/>
          <span class="ldescdet">TH1 clocka monitoring for FFE0 to FFE3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_310D1457F61DBE99" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000007c</span> Register(32 bit) rxadc_q1_nextphase_ctrl0</span><br/>
      <span class="sdescdet">rxadc_q1_nextphase_ctrl0</span><br/>
      <span class="ldescdet">rxadc_q1_nextphase_ctrl0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f88c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000008</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="1">adcfe_q1_ffe3_th1_nxtph_delay_en</td>
        <td class="fldnorm" colspan="1">adcfe_q1_ffe2_th1_nxtph_delay_en</td>
        <td class="fldnorm" colspan="1">adcfe_q1_ffe1_th1_nxtph_delay_en</td>
        <td class="fldnorm" colspan="1">adcfe_q1_ffe0_th1_nxtph_delay_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe3_th1_nxtph_delay_en</span><br/>
          <span class="sdescdet">adcfe_q1_ffe3_th1_nxtph_delay_en[0:0]</span><br/>
          <span class="ldescdet">TH1 dc ctrl - impact next ph in qrtt (n+4 in 16 ffe).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe2_th1_nxtph_delay_en</span><br/>
          <span class="sdescdet">adcfe_q1_ffe2_th1_nxtph_delay_en[0:0]</span><br/>
          <span class="ldescdet">TH1 dc ctrl - impact next ph in qrtt (n+4 in 16 ffe).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe1_th1_nxtph_delay_en</span><br/>
          <span class="sdescdet">adcfe_q1_ffe1_th1_nxtph_delay_en[0:0]</span><br/>
          <span class="ldescdet">TH1 dc ctrl - impact next ph in qrtt (n+4 in 16 ffe).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe0_th1_nxtph_delay_en</span><br/>
          <span class="sdescdet">adcfe_q1_ffe0_th1_nxtph_delay_en[0:0]</span><br/>
          <span class="ldescdet">TH1 dc ctrl - impact next ph in qrtt (n+4 in 16 ffe).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DFF29260BFC6AC3D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000080</span> Register(32 bit) rxadc_q1_bias_trim0</span><br/>
      <span class="sdescdet">rxadc_q1_bias_trim0</span><br/>
      <span class="ldescdet">rxadc_q1_bias_trim0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f890</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00187110</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summer0_vcasc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summer0_ofc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q1_cmfb0_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q1_nsf0_bias_trim</td>
        <td class="fldnorm" colspan="5">adcfe_q1_c00_gm_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer0_vcasc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q1_summer0_vcasc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls reference voltage for the vds voltage of the cascode devices, 0=min, 1111=max, typical=100mV (minimum is controlled by the ictl_q*_vcascbias_en)</span></p>
          <p><b>Reset: </b>hex:0xc;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer0_ofc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q1_summer0_ofc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls offset bias current of the summer offset dac 0: Minimum, 1111: maximum current. (minimum current is controled by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_cmfb0_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q1_cmfb0_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Binary coded bias current trim of the CMFB circuit in the SUMMER0 of each quartet. 0000: Minimum current. 1111: maximum current. (minimum bias current is defined by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_nsf0_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q1_nsf0_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Trims gm of NSF0 in each quartet. 0000: Minimum NSF gm. 1111: Maximum NSF gm.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_c00_gm_gry</span><br/>
          <span class="sdescdet">adcfe_q1_c00_gm_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded gm control of the main tap in the slicer0 of each quartet. 00000: Minimum gm, 11111: maximum gm. </span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_58933AB8AA060BC3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000084</span> Register(32 bit) rxadc_q1_bias_trim1</span><br/>
      <span class="sdescdet">rxadc_q1_bias_trim1</span><br/>
      <span class="ldescdet">rxadc_q1_bias_trim1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f894</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00187110</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summer1_vcasc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summer1_ofc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q1_cmfb1_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q1_nsf1_bias_trim</td>
        <td class="fldnorm" colspan="5">adcfe_q1_c01_gm_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer1_vcasc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q1_summer1_vcasc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls reference voltage for the vds voltage of the cascode devices, 0=min, 1111=max, typical=100mV (minimum is controlled by the ictl_q*_vcascbias_en)</span></p>
          <p><b>Reset: </b>hex:0xc;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer1_ofc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q1_summer1_ofc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls offset bias current of the summer offset dac 0: Minimum, 1111: maximum current. (minimum current is controled by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_cmfb1_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q1_cmfb1_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Binary coded bias current trim of the CMFB circuit in the SUMMER1 of each quartet. 0000: Minimum current. 1111: maximum current.  (minimum bias current is defined by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_nsf1_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q1_nsf1_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Trims gm of NSF1 in each quartet. 0000: Minimum NSF gm. 1111: Maximum NSF gm.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_c01_gm_gry</span><br/>
          <span class="sdescdet">adcfe_q1_c01_gm_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded gm control of the main tap in the slicer1 of each quartet. 00000: Minimum gm, 11111: maximum gm. </span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_81B9A48F7658422A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000088</span> Register(32 bit) rxadc_q1_bias_trim2</span><br/>
      <span class="sdescdet">rxadc_q1_bias_trim2</span><br/>
      <span class="ldescdet">rxadc_q1_bias_trim2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f898</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00111110</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summer2_vcasc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summer2_ofc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q1_cmfb2_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q1_nsf2_bias_trim</td>
        <td class="fldnorm" colspan="5">adcfe_q1_c02_gm_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer2_vcasc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q1_summer2_vcasc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls reference voltage for the vds voltage of the cascode devices, 0=min, 1111=max, typical=100mV (minimum is controlled by the ictl_q*_vcascbias_en)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer2_ofc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q1_summer2_ofc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls offset bias current of the summer offset dac 0: Minimum, 1111: maximum current. (minimum current is controled by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_cmfb2_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q1_cmfb2_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Binary coded bias current trim of the CMFB circuit in the SUMMER2 of each quartet. 0000: Minimum current. 1111: maximum current.  (minimum bias current is defined by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_nsf2_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q1_nsf2_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Trims gm of NSF2 in each quartet. 0000: Minimum NSF gm. 1111: Maximum NSF gm.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_c02_gm_gry</span><br/>
          <span class="sdescdet">adcfe_q1_c02_gm_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded gm control of the main tap in the slicer2 of each quartet. 00000: Minimum gm, 11111: maximum gm. </span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CD6D1EC02D04767E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000008c</span> Register(32 bit) rxadc_q1_bias_trim3</span><br/>
      <span class="sdescdet">rxadc_q1_bias_trim3</span><br/>
      <span class="ldescdet">rxadc_q1_bias_trim3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f89c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00187110</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summer3_vcasc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summer3_ofc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q1_cmfb3_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q1_nsf3_bias_trim</td>
        <td class="fldnorm" colspan="5">adcfe_q1_c03_gm_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer3_vcasc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q1_summer3_vcasc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls reference voltage for the vds voltage of the cascode devices, 0=min, 1111=max, typical=100mV (minimum is controlled by the ictl_q*_vcascbias_en)</span></p>
          <p><b>Reset: </b>hex:0xc;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer3_ofc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q1_summer3_ofc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls offset bias current of the summer offset dac 0: Minimum, 1111: maximum current. (minimum current is controled by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_cmfb3_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q1_cmfb3_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Binary coded bias current trim of the CMFB circuit in the SUMMER3 of each quartet. 0000: Minimum current. 1111: maximum current.  (minimum bias current is defined by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_nsf3_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q1_nsf3_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Trims gm of NSF3 in each quartet. 0000: Minimum NSF gm. 1111: Maximum NSF gm.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_c03_gm_gry</span><br/>
          <span class="sdescdet">adcfe_q1_c03_gm_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded gm control of the main tap in the slicer3 of each quartet. 00000: Minimum gm, 11111: maximum gm. </span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8898541CD1395538" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000090</span> Register(32 bit) rxadc_q1_bias_trim4</span><br/>
      <span class="sdescdet">rxadc_q1_bias_trim4</span><br/>
      <span class="ldescdet">rxadc_q1_bias_trim4
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8a0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000658ff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="4">adcfe_q1_tapbiasmain_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summerbiasmain_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q1_nsfbiasmain_trim</td>
        <td class="fldnorm" colspan="1">adcfe_q1_summer_vcasc_bias_en</td>
        <td class="fldnorm" colspan="1">adcfe_q1_tapbiasmain_en</td>
        <td class="fldnorm" colspan="1">adcfe_q1_summerofcbias_en</td>
        <td class="fldnorm" colspan="1">adcfe_q1_summerbiasmain_en</td>
        <td class="fldnorm" colspan="1">adcfe_q1_nsfbiasmain_en</td>
        <td class="fldnorm" colspan="1">adcfe_q1_nsfbias_en</td>
        <td class="fldnorm" colspan="1">adcfe_q1_cmfbbias_en</td>
        <td class="fldnorm" colspan="1">adcfe_q1_c0bias_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_tapbiasmain_trim</span><br/>
          <span class="sdescdet">adcfe_q1_tapbiasmain_trim[3:0]</span><br/>
          <span class="ldescdet">Binary coded gm trim of side taps. Calibrate this register to assure target tap gain at maximum setting is achieved. 0000: highest gm target, 1111: Lowest gm target.</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summerbiasmain_trim</span><br/>
          <span class="sdescdet">adcfe_q1_summerbiasmain_trim[3:0]</span><br/>
          <span class="ldescdet">Binary triming size of the nmos master diode in adcfe quartet_bias of each quartet. 00000=Maximum bias current trim,  11111= Minimum bias current trim.</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_nsfbiasmain_trim</span><br/>
          <span class="sdescdet">adcfe_q1_nsfbiasmain_trim[3:0]</span><br/>
          <span class="ldescdet">Trims NSF master bias current in each quartet. 0000: Maximum current, 1111: minimum current</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer_vcasc_bias_en</span><br/>
          <span class="sdescdet">adcfe_q1_summer_vcasc_bias_en[0:0]</span><br/>
          <span class="ldescdet">Controls minimum bias for the casc reference generation. 0: Minimum current=0, 1: minimum current =32uA.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_tapbiasmain_en</span><br/>
          <span class="sdescdet">adcfe_q1_tapbiasmain_en[0:0]</span><br/>
          <span class="ldescdet">Enables diode connected main bias device of side tap currents in each quartet.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summerofcbias_en</span><br/>
          <span class="sdescdet">adcfe_q1_summerofcbias_en[0:0]</span><br/>
          <span class="ldescdet">Controls minimum current range for the summer offset DAC. 0: Minimu=0, 1: Minimum=32uA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summerbiasmain_en</span><br/>
          <span class="sdescdet">adcfe_q1_summerbiasmain_en[0:0]</span><br/>
          <span class="ldescdet">Enables nmos master diode in the quartet bias of each quartet. 1= Enable, 0= Disable</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_nsfbiasmain_en</span><br/>
          <span class="sdescdet">adcfe_q1_nsfbiasmain_en[0:0]</span><br/>
          <span class="ldescdet">Enables diode connected bias master of all NSF blocks in each quartet. 0: Disable, 1: Enable </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_nsfbias_en</span><br/>
          <span class="sdescdet">adcfe_q1_nsfbias_en[0:0]</span><br/>
          <span class="ldescdet">Controls variation range of the NBIAS bias current of NSFs in each quartet. 1: Full range, 0: Half range</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_cmfbbias_en</span><br/>
          <span class="sdescdet">adcfe_q1_cmfbbias_en[0:0]</span><br/>
          <span class="ldescdet">Enabling the main bias curren of the SUMMER CMFB circuit in each slice of a quartet</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_c0bias_en</span><br/>
          <span class="sdescdet">adcfe_q1_c0bias_en[0:0]</span><br/>
          <span class="ldescdet">Controls minim range of the main tap bias current. 0: Minimum=0, 1: Minimum =32uA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5C728CEEA9B1E77D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000094</span> Register(32 bit) rxadc_q1_summer_ofc</span><br/>
      <span class="sdescdet">rxadc_q1_summer_ofc</span><br/>
      <span class="ldescdet">rxadc_q1_summer_ofc
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8a4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x60606060</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80808080</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80808080</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">adcfe_q1_summer3_ofc_gry</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">adcfe_q1_summer2_ofc_gry</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">adcfe_q1_summer1_ofc_gry</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">adcfe_q1_summer0_ofc_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer3_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q1_summer3_ofc_gry[6:0]</span><br/>
          <span class="ldescdet">Controls differential offset calibration current of the Summer. MSB ==&gt; noconn, 0==&gt; maximum positive offset. 127 ==&gt; Maximum negative offset. GRAY CODE! Summer offset control. increasing the code will increase the offset. Bit 7 is not connected!</span></p>
          <p><b>Reset: </b>hex:0x60;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer2_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q1_summer2_ofc_gry[6:0]</span><br/>
          <span class="ldescdet">Controls differential offset calibration current of the Summer. MSB ==&gt; noconn, 0==&gt; maximum positive offset. 127 ==&gt; Maximum negative offset. GRAY CODE! Summer offset control. increasing the code will increase the offset. Bit 7 is not connected!</span></p>
          <p><b>Reset: </b>hex:0x60;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer1_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q1_summer1_ofc_gry[6:0]</span><br/>
          <span class="ldescdet">Controls differential offset calibration current of the Summer. MSB ==&gt; noconn, 0==&gt; maximum positive offset. 127 ==&gt; Maximum negative offset. GRAY CODE! Summer offset control. increasing the code will increase the offset. Bit 7 is not connected!</span></p>
          <p><b>Reset: </b>hex:0x60;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer0_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q1_summer0_ofc_gry[6:0]</span><br/>
          <span class="ldescdet">Controls differential offset calibration current of the Summer. MSB ==&gt; noconn, 0==&gt; maximum positive offset. 127 ==&gt; Maximum negative offset. GRAY CODE! Summer offset control. increasing the code will increase the offset. Bit 7 is not connected!</span></p>
          <p><b>Reset: </b>hex:0x60;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9C09B8176CBFC8F3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000098</span> Register(32 bit) rxadc_q1_summer_cmfb</span><br/>
      <span class="sdescdet">rxadc_q1_summer_cmfb</span><br/>
      <span class="ldescdet">rxadc_q1_summer_cmfb
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8a8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x18181818</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe0e0e0e0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe0e0e0e0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">adcfe_q1_summer3_cmfb_opamp_en</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summer3_cmfb_ofc_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">adcfe_q1_summer2_cmfb_opamp_en</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summer2_cmfb_ofc_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">adcfe_q1_summer1_cmfb_opamp_en</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summer1_cmfb_ofc_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">adcfe_q1_summer0_cmfb_opamp_en</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summer0_cmfb_ofc_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer3_cmfb_opamp_en</span><br/>
          <span class="sdescdet">adcfe_q1_summer3_cmfb_opamp_en[0:0]</span><br/>
          <span class="ldescdet">Enables CMFB for all the summers in the quartet. GRAY CODE! MSB bit enables the cmfb, bits 3-0 are the offset control bits.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer3_cmfb_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q1_summer3_cmfb_ofc_gry[3:0]</span><br/>
          <span class="ldescdet">&lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. &lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. 5</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer2_cmfb_opamp_en</span><br/>
          <span class="sdescdet">adcfe_q1_summer2_cmfb_opamp_en[0:0]</span><br/>
          <span class="ldescdet">Enables CMFB for all the summers in the quartet. GRAY CODE! MSB bit enables the cmfb, bits 3-0 are the offset control bits.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer2_cmfb_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q1_summer2_cmfb_ofc_gry[3:0]</span><br/>
          <span class="ldescdet">&lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. &lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. 5</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer1_cmfb_opamp_en</span><br/>
          <span class="sdescdet">adcfe_q1_summer1_cmfb_opamp_en[0:0]</span><br/>
          <span class="ldescdet">Enables CMFB for all the summers in the quartet. GRAY CODE! MSB bit enables the cmfb, bits 3-0 are the offset control bits.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer1_cmfb_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q1_summer1_cmfb_ofc_gry[3:0]</span><br/>
          <span class="ldescdet">&lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. &lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. 5</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer0_cmfb_opamp_en</span><br/>
          <span class="sdescdet">adcfe_q1_summer0_cmfb_opamp_en[0:0]</span><br/>
          <span class="ldescdet">Enables CMFB for all the summers in the quartet. GRAY CODE! MSB bit enables the cmfb, bits 3-0 are the offset control bits.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer0_cmfb_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q1_summer0_cmfb_ofc_gry[3:0]</span><br/>
          <span class="ldescdet">&lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. &lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. GRAY CODE! MSB bit enables the cmfb, bits 3-0 are the offset control bits.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9F3E043A70B1D9DA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000009c</span> Register(32 bit) rxadc_q1_summer_res</span><br/>
      <span class="sdescdet">rxadc_q1_summer_res</span><br/>
      <span class="ldescdet">rxadc_q1_summer_res
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8ac</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x88888888</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x07070707</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x07070707</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="5">adcfe_q1_summer3_res_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="5">adcfe_q1_summer2_res_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="5">adcfe_q1_summer1_res_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="5">adcfe_q1_summer0_res_gry</td>
        <td class="fldgap" colspan="3">-</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="3">-</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer3_res_gry</span><br/>
          <span class="sdescdet">adcfe_q1_summer3_res_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded maintap gain control. &lt;7:5&gt;: not connected. &lt;4:0&gt;==00000==&gt; Maximum possible gain. &lt;4:0&gt;==10000==&gt; minimum possible gain. GRAY CODE! controls the resistor that affects the BW of the summer. Bits 6-7 are hard wired to vssx. Bits 5-3 are the coarse tune and bits 2-0 are fine tune</span></p>
          <p><b>Reset: </b>hex:0x11;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer2_res_gry</span><br/>
          <span class="sdescdet">adcfe_q1_summer2_res_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded maintap gain control. &lt;7:5&gt;: not connected. &lt;4:0&gt;==00000==&gt; Maximum possible gain. &lt;4:0&gt;==10000==&gt; minimum possible gain. GRAY CODE! controls the resistor that affects the BW of the summer. Bits 6-7 are hard wired to vssx. Bits 5-3 are the coarse tune and bits 2-0 are fine tune</span></p>
          <p><b>Reset: </b>hex:0x11;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer1_res_gry</span><br/>
          <span class="sdescdet">adcfe_q1_summer1_res_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded maintap gain control. &lt;7:5&gt;: not connected. &lt;4:0&gt;==00000==&gt; Maximum possible gain. &lt;4:0&gt;==10000==&gt; minimum possible gain. GRAY CODE! controls the resistor that affects the BW of the summer. Bits 6-7 are hard wired to vssx. Bits 5-3 are the coarse tune and bits 2-0 are fine tune</span></p>
          <p><b>Reset: </b>hex:0x11;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer0_res_gry</span><br/>
          <span class="sdescdet">adcfe_q1_summer0_res_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded maintap gain control. &lt;7:5&gt;: not connected. &lt;4:0&gt;==00000==&gt; Maximum possible gain. &lt;4:0&gt;==10000==&gt; minimum possible gain. GRAY CODE! controls the resistor that affects the BW of the summer. Bits 6-7 are hard wired to vssx. Bits 5-3 are the coarse tune and bits 2-0 are fine tune</span></p>
          <p><b>Reset: </b>hex:0x11;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7B0E255FEBE4698E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a0</span> Register(32 bit) rxadc_q1_summer_vcasc</span><br/>
      <span class="sdescdet">rxadc_q1_summer_vcasc</span><br/>
      <span class="ldescdet">rxadc_q1_summer_vcasc
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8b0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00018888</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">adcfe_q1_summer_vcasc_bleed_en</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summer3_vcasc_bleed_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summer2_vcasc_bleed_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summer1_vcasc_bleed_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summer0_vcasc_bleed_trim</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer_vcasc_bleed_en</span><br/>
          <span class="sdescdet">adcfe_q1_summer_vcasc_bleed_en[0:0]</span><br/>
          <span class="ldescdet">Controls minimum casc beed current bias. 0: Minimum current =0, 1: Minimum current =15uA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer3_vcasc_bleed_trim</span><br/>
          <span class="sdescdet">adcfe_q1_summer3_vcasc_bleed_trim[3:0]</span><br/>
          <span class="ldescdet">Controls casccode bleeding current. 0=min, 1111=max. Typical=25uA. (minimum current is a function of the iactl_adcfe_q*_vcasbias_bleed_en register)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer2_vcasc_bleed_trim</span><br/>
          <span class="sdescdet">adcfe_q1_summer2_vcasc_bleed_trim[3:0]</span><br/>
          <span class="ldescdet">Controls casccode bleeding current. 0=min, 1111=max. Typical=25uA. (minimum current is a function of the iactl_adcfe_q*_vcasbias_bleed_en register)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer1_vcasc_bleed_trim</span><br/>
          <span class="sdescdet">adcfe_q1_summer1_vcasc_bleed_trim[3:0]</span><br/>
          <span class="ldescdet">Controls casccode bleeding current. 0=min, 1111=max. Typical=25uA. (minimum current is a function of the iactl_adcfe_q*_vcasbias_bleed_en register)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer0_vcasc_bleed_trim</span><br/>
          <span class="sdescdet">adcfe_q1_summer0_vcasc_bleed_trim[3:0]</span><br/>
          <span class="ldescdet">Controls casccode bleeding current. 0=min, 1111=max. Typical=25uA. (minimum current is a function of the iactl_adcfe_q*_vcasbias_bleed_en register)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1AB7A7D907E0F0BE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a4</span> Register(32 bit) rxadc_q1_summer_ctrl0</span><br/>
      <span class="sdescdet">rxadc_q1_summer_ctrl0</span><br/>
      <span class="ldescdet">rxadc_q1_summer_ctrl0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8b4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000210</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="1">adcfe_q1_summer1_c0_en</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summer1_dfx</td>
        <td class="fldnorm" colspan="1">adcfe_q1_summer0_c0_en</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summer0_dfx</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer1_c0_en</span><br/>
          <span class="sdescdet">adcfe_q1_summer1_c0_en[0:0]</span><br/>
          <span class="ldescdet">0: Shorts output of the main tap to vcc2/2, 1: Normal</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer1_dfx</span><br/>
          <span class="sdescdet">adcfe_q1_summer1_dfx[3:0]</span><br/>
          <span class="ldescdet">Summer and NSF dfxcontrols</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer0_c0_en</span><br/>
          <span class="sdescdet">adcfe_q1_summer0_c0_en[0:0]</span><br/>
          <span class="ldescdet">0: Shorts output of the main tap to vcc2/2, 1: Normal</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer0_dfx</span><br/>
          <span class="sdescdet">adcfe_q1_summer0_dfx[3:0]</span><br/>
          <span class="ldescdet">Summer and NSF dfxcontrols</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A6AF526A66C9B821" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a8</span> Register(32 bit) rxadc_q1_summer_ctrl1</span><br/>
      <span class="sdescdet">rxadc_q1_summer_ctrl1</span><br/>
      <span class="ldescdet">rxadc_q1_summer_ctrl1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8b8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000210</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="3">adcfe_q1_summer3_res_spare</td>
        <td class="fldnorm" colspan="3">adcfe_q1_summer2_res_spare</td>
        <td class="fldnorm" colspan="3">adcfe_q1_summer1_res_spare</td>
        <td class="fldnorm" colspan="3">adcfe_q1_summer0_res_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q1_summer3_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q1_summer3_cmfb_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q1_summer2_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q1_summer2_cmfb_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q1_summer1_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q1_summer1_cmfb_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q1_summer0_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q1_summer0_cmfb_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q1_ffe_pd_b</td>
        <td class="fldnorm" colspan="1">adcfe_q1_pd_b</td>
        <td class="fldnorm" colspan="1">adcfe_q1_summer3_c0_en</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summer3_dfx</td>
        <td class="fldnorm" colspan="1">adcfe_q1_summer2_c0_en</td>
        <td class="fldnorm" colspan="4">adcfe_q1_summer2_dfx</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer3_res_spare</span><br/>
          <span class="sdescdet">adcfe_q1_summer3_res_spare[2:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer2_res_spare</span><br/>
          <span class="sdescdet">adcfe_q1_summer2_res_spare[2:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer1_res_spare</span><br/>
          <span class="sdescdet">adcfe_q1_summer1_res_spare[2:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer0_res_spare</span><br/>
          <span class="sdescdet">adcfe_q1_summer0_res_spare[2:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer3_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q1_summer3_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer3_cmfb_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q1_summer3_cmfb_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer2_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q1_summer2_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer2_cmfb_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q1_summer2_cmfb_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer1_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q1_summer1_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer1_cmfb_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q1_summer1_cmfb_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer0_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q1_summer0_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer0_cmfb_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q1_summer0_cmfb_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_ffe_pd_b</span><br/>
          <span class="sdescdet">adcfe_q1_ffe_pd_b[0:0]</span><br/>
          <span class="ldescdet">Powers down FFE only at each q0/q1/q2/q3 quartet</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_pd_b</span><br/>
          <span class="sdescdet">adcfe_q1_pd_b[0:0]</span><br/>
          <span class="ldescdet">Full power down of each of the q0/q1/q2/q3 quartets</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer3_c0_en</span><br/>
          <span class="sdescdet">adcfe_q1_summer3_c0_en[0:0]</span><br/>
          <span class="ldescdet">0: Shorts output of the main tap to vcc2/2, 1: Normal</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer3_dfx</span><br/>
          <span class="sdescdet">adcfe_q1_summer3_dfx[3:0]</span><br/>
          <span class="ldescdet">Summer and NSF dfxcontrols</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer2_c0_en</span><br/>
          <span class="sdescdet">adcfe_q1_summer2_c0_en[0:0]</span><br/>
          <span class="ldescdet">0: Shorts output of the main tap to vcc2/2, 1: Normal</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_summer2_dfx</span><br/>
          <span class="sdescdet">adcfe_q1_summer2_dfx[3:0]</span><br/>
          <span class="ldescdet">Summer and NSF dfxcontrols</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A5EA6D3C75CA06D8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ac</span> Register(32 bit) rxadc_q1_ffe_spare0</span><br/>
      <span class="sdescdet">rxadc_q1_ffe_spare0</span><br/>
      <span class="ldescdet">rxadc_q1_ffe_spare0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8bc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00f00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">adcfe_q1_spare</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q1_spare</span><br/>
          <span class="sdescdet">adcfe_q1_spare[23:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xf00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_859ABA43850CECFC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b0</span> Register(32 bit) rxadc_q2_ffe0_coeff</span><br/>
      <span class="sdescdet">rxadc_q2_ffe0_coeff</span><br/>
      <span class="ldescdet">rxadc_q2_ffe0_coeff
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8c0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">adcfe_q2_ffe0_tap_cp2_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q2_ffe0_tap_cp1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q2_ffe0_tap_cm1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q2_ffe0_tap_cm2_dir2gry6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe0_tap_cp2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q2_ffe0_tap_cp2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second postcursor tap gain for the FFE0  (slice 0 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 2 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe0_tap_cp1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q2_ffe0_tap_cp1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First postcursor tap gain for the FFE0 &lt;7&gt; (slice 0 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe0_tap_cm1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q2_ffe0_tap_cm1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First precursor tap gain for the FFE0 (slice 0 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negative tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe0_tap_cm2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q2_ffe0_tap_cm2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second precursor tap gain for the FFE0 (slice 0 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negitive tap 2 controls, msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_106B611FAC5E6865" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b4</span> Register(32 bit) rxadc_q2_ffe1_coeff</span><br/>
      <span class="sdescdet">rxadc_q2_ffe1_coeff</span><br/>
      <span class="ldescdet">rxadc_q2_ffe1_coeff
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8c4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">adcfe_q2_ffe1_tap_cp2_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q2_ffe1_tap_cp1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q2_ffe1_tap_cm1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q2_ffe1_tap_cm2_dir2gry6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe1_tap_cp2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q2_ffe1_tap_cp2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second postcursor tap gain for the FFE1  (slice 1 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 2 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe1_tap_cp1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q2_ffe1_tap_cp1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First postcursor tap gain for the FFE1 &lt;7&gt; (slice 1 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe1_tap_cm1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q2_ffe1_tap_cm1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First precursor tap gain for the FFE1 (slice1 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negative tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe1_tap_cm2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q2_ffe1_tap_cm2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second precursor tap gain for the FFE1 (slice 1 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negitive tap 2 controls, msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A5E8835588DD9D6F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b8</span> Register(32 bit) rxadc_q2_ffe2_coeff</span><br/>
      <span class="sdescdet">rxadc_q2_ffe2_coeff</span><br/>
      <span class="ldescdet">rxadc_q2_ffe2_coeff
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8c8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">adcfe_q2_ffe2_tap_cp2_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q2_ffe2_tap_cp1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q2_ffe2_tap_cm1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q2_ffe2_tap_cm2_dir2gry6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe2_tap_cp2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q2_ffe2_tap_cp2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second postcursor tap gain for the FFE2  (slice 2 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 2 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe2_tap_cp1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q2_ffe2_tap_cp1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First postcursor tap gain for the FFE2 &lt;7&gt; (slice 2 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe2_tap_cm1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q2_ffe2_tap_cm1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First precursor tap gain for the FFE2 (slice2 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negative tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe2_tap_cm2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q2_ffe2_tap_cm2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second precursor tap gain for the FFE2 (slice 2 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negitive tap 2 controls, msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_69AA0E0D9B3654AF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000bc</span> Register(32 bit) rxadc_q2_ffe3_coeff</span><br/>
      <span class="sdescdet">rxadc_q2_ffe3_coeff</span><br/>
      <span class="ldescdet">rxadc_q2_ffe3_coeff
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8cc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">adcfe_q2_ffe3_tap_cp2_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q2_ffe3_tap_cp1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q2_ffe3_tap_cm1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q2_ffe3_tap_cm2_dir2gry6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe3_tap_cp2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q2_ffe3_tap_cp2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second postcursor tap gain for the FFE3  (slice3 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 2 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe3_tap_cp1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q2_ffe3_tap_cp1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First postcursor tap gain for the FFE3 &lt;7&gt; (slice 3 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe3_tap_cm1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q2_ffe3_tap_cm1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First precursor tap gain for the FFE3 (slice3 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negative tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe3_tap_cm2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q2_ffe3_tap_cm2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second precursor tap gain for the FFE3 (slice 3 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negitive tap 2 controls, msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ED5AEF88CC7B3CF1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c0</span> Register(32 bit) rxadc_q2_ffe_dcd0</span><br/>
      <span class="sdescdet">rxadc_q2_ffe_dcd0</span><br/>
      <span class="ldescdet">rxadc_q2_ffe_dcd0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8d0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x04040404</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0f0f0f0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0f0f0f0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">adcfe_q2_ffe3_th2_dcd_stg1</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">adcfe_q2_ffe2_th2_dcd_stg1</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">adcfe_q2_ffe1_th2_dcd_stg1</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">adcfe_q2_ffe0_th2_dcd_stg1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe3_th2_dcd_stg1</span><br/>
          <span class="sdescdet">adcfe_q2_ffe3_th2_dcd_stg1[3:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (first buffer) for the FFE3</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe2_th2_dcd_stg1</span><br/>
          <span class="sdescdet">adcfe_q2_ffe2_th2_dcd_stg1[3:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (first buffer) for the FFE2</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe1_th2_dcd_stg1</span><br/>
          <span class="sdescdet">adcfe_q2_ffe1_th2_dcd_stg1[3:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (first buffer) for the FFE1</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe0_th2_dcd_stg1</span><br/>
          <span class="sdescdet">adcfe_q2_ffe0_th2_dcd_stg1[3:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (first buffer) for the FFE0</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BB2758701AA92203" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c4</span> Register(32 bit) rxadc_q2_ffe_dcd1</span><br/>
      <span class="sdescdet">rxadc_q2_ffe_dcd1</span><br/>
      <span class="ldescdet">rxadc_q2_ffe_dcd1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8d4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x03030303</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf8f8f8f8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf8f8f8f8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="3">adcfe_q2_ffe3_th2_dcd_stg2</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="3">adcfe_q2_ffe2_th2_dcd_stg2</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="3">adcfe_q2_ffe1_th2_dcd_stg2</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="3">adcfe_q2_ffe0_th2_dcd_stg2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe3_th2_dcd_stg2</span><br/>
          <span class="sdescdet">adcfe_q2_ffe3_th2_dcd_stg2[2:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (second buffer) for the FFE3</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe2_th2_dcd_stg2</span><br/>
          <span class="sdescdet">adcfe_q2_ffe2_th2_dcd_stg2[2:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (second buffer) for the FFE2</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe1_th2_dcd_stg2</span><br/>
          <span class="sdescdet">adcfe_q2_ffe1_th2_dcd_stg2[2:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (second buffer) for the FFE1</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe0_th2_dcd_stg2</span><br/>
          <span class="sdescdet">adcfe_q2_ffe0_th2_dcd_stg2[2:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (second buffer) for the FFE0</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F60BECBC4D218E51" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c8</span> Register(32 bit) rxadc_q2_ffe_cap</span><br/>
      <span class="sdescdet">rxadc_q2_ffe_cap</span><br/>
      <span class="ldescdet">rxadc_q2_ffe_cap
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8d8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x09090909</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">adcfe_q2_cap3</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">adcfe_q2_cap2</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">adcfe_q2_cap1</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">adcfe_q2_cap0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_cap3</span><br/>
          <span class="sdescdet">adcfe_q2_cap3[5:0]</span><br/>
          <span class="ldescdet">Controls TH1 switch capacitance for Slice3 of each quartet</span></p>
          <p><b>Reset: </b>hex:0x09;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_cap2</span><br/>
          <span class="sdescdet">adcfe_q2_cap2[5:0]</span><br/>
          <span class="ldescdet">Controls TH1 switch capacitance for Slice2 of each quartet </span></p>
          <p><b>Reset: </b>hex:0x09;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_cap1</span><br/>
          <span class="sdescdet">adcfe_q2_cap1[5:0]</span><br/>
          <span class="ldescdet">Controls TH1 switch capacitance for Slice1 of each quartet</span></p>
          <p><b>Reset: </b>hex:0x09;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_cap0</span><br/>
          <span class="sdescdet">adcfe_q2_cap0[5:0]</span><br/>
          <span class="ldescdet">Controls TH1 switch capacitance for Slice0 of each quartet</span></p>
          <p><b>Reset: </b>hex:0x09;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F0E6ACD23A43020F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000cc</span> Register(32 bit) rxadc_q2_dfx0</span><br/>
      <span class="sdescdet">rxadc_q2_dfx0</span><br/>
      <span class="ldescdet">rxadc_q2_dfx0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8dc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="4">adcfe_q2_th1_dcmon_en_b</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_th1_dcmon_en_b</span><br/>
          <span class="sdescdet">adcfe_q2_th1_dcmon_en_b[3:0]</span><br/>
          <span class="ldescdet">enable dcmon for vcc1 of a particular slice within each quartet. &lt;0&gt;: slice left&lt;0&gt;. &lt;1&gt;:: slice left&lt;1&gt;, &lt;2&gt;: slice right&lt;0&gt;, &lt;3&gt;: slice right &lt;1&gt;</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E496B0AFE20BAF1B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d0</span> Register(32 bit) rxadc_q2_dfx2</span><br/>
      <span class="sdescdet">rxadc_q2_dfx2</span><br/>
      <span class="ldescdet">rxadc_q2_dfx2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8e0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="4">adcfe_q2_pi_clkmntr_b_en</td>
        <td class="fldnorm" colspan="4">adcfe_q2_pi_clkmntr_a_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_pi_clkmntr_b_en</span><br/>
          <span class="sdescdet">adcfe_q2_pi_clkmntr_b_en[3:0]</span><br/>
          <span class="ldescdet">TH1 clockb monitoring for FFE0 to FFE3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_pi_clkmntr_a_en</span><br/>
          <span class="sdescdet">adcfe_q2_pi_clkmntr_a_en[3:0]</span><br/>
          <span class="ldescdet">TH1 clocka monitoring for FFE0 to FFE3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2E5339EEDDD970AB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d4</span> Register(32 bit) rxadc_q2_nextphase_ctrl0</span><br/>
      <span class="sdescdet">rxadc_q2_nextphase_ctrl0</span><br/>
      <span class="ldescdet">rxadc_q2_nextphase_ctrl0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8e4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000008</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="1">adcfe_q2_ffe3_th1_nxtph_delay_en</td>
        <td class="fldnorm" colspan="1">adcfe_q2_ffe2_th1_nxtph_delay_en</td>
        <td class="fldnorm" colspan="1">adcfe_q2_ffe1_th1_nxtph_delay_en</td>
        <td class="fldnorm" colspan="1">adcfe_q2_ffe0_th1_nxtph_delay_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe3_th1_nxtph_delay_en</span><br/>
          <span class="sdescdet">adcfe_q2_ffe3_th1_nxtph_delay_en[0:0]</span><br/>
          <span class="ldescdet">TH1 dc ctrl - impact next ph in qrtt (n+4 in 16 ffe).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe2_th1_nxtph_delay_en</span><br/>
          <span class="sdescdet">adcfe_q2_ffe2_th1_nxtph_delay_en[0:0]</span><br/>
          <span class="ldescdet">TH1 dc ctrl - impact next ph in qrtt (n+4 in 16 ffe).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe1_th1_nxtph_delay_en</span><br/>
          <span class="sdescdet">adcfe_q2_ffe1_th1_nxtph_delay_en[0:0]</span><br/>
          <span class="ldescdet">TH1 dc ctrl - impact next ph in qrtt (n+4 in 16 ffe).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe0_th1_nxtph_delay_en</span><br/>
          <span class="sdescdet">adcfe_q2_ffe0_th1_nxtph_delay_en[0:0]</span><br/>
          <span class="ldescdet">TH1 dc ctrl - impact next ph in qrtt (n+4 in 16 ffe).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7DA23A6EF8D845B5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d8</span> Register(32 bit) rxadc_q2_bias_trim0</span><br/>
      <span class="sdescdet">rxadc_q2_bias_trim0</span><br/>
      <span class="ldescdet">rxadc_q2_bias_trim0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8e8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00187110</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summer0_vcasc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summer0_ofc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q2_cmfb0_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q2_nsf0_bias_trim</td>
        <td class="fldnorm" colspan="5">adcfe_q2_c00_gm_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer0_vcasc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q2_summer0_vcasc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls reference voltage for the vds voltage of the cascode devices, 0=min, 1111=max, typical=100mV (minimum is controlled by the ictl_q*_vcascbias_en)</span></p>
          <p><b>Reset: </b>hex:0xc;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer0_ofc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q2_summer0_ofc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls offset bias current of the summer offset dac 0: Minimum, 1111: maximum current. (minimum current is controled by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_cmfb0_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q2_cmfb0_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Binary coded bias current trim of the CMFB circuit in the SUMMER0 of each quartet. 0000: Minimum current. 1111: maximum current. (minimum bias current is defined by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_nsf0_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q2_nsf0_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Trims gm of NSF0 in each quartet. 0000: Minimum NSF gm. 1111: Maximum NSF gm.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_c00_gm_gry</span><br/>
          <span class="sdescdet">adcfe_q2_c00_gm_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded gm control of the main tap in the slicer0 of each quartet. 00000: Minimum gm, 11111: maximum gm. </span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2AF9D6DC3B5043CE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000dc</span> Register(32 bit) rxadc_q2_bias_trim1</span><br/>
      <span class="sdescdet">rxadc_q2_bias_trim1</span><br/>
      <span class="ldescdet">rxadc_q2_bias_trim1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8ec</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00187110</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summer1_vcasc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summer1_ofc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q2_cmfb1_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q2_nsf1_bias_trim</td>
        <td class="fldnorm" colspan="5">adcfe_q2_c01_gm_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer1_vcasc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q2_summer1_vcasc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls reference voltage for the vds voltage of the cascode devices, 0=min, 1111=max, typical=100mV (minimum is controlled by the ictl_q*_vcascbias_en)</span></p>
          <p><b>Reset: </b>hex:0xc;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer1_ofc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q2_summer1_ofc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls offset bias current of the summer offset dac 0: Minimum, 1111: maximum current. (minimum current is controled by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_cmfb1_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q2_cmfb1_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Binary coded bias current trim of the CMFB circuit in the SUMMER1 of each quartet. 0000: Minimum current. 1111: maximum current.  (minimum bias current is defined by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_nsf1_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q2_nsf1_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Trims gm of NSF1 in each quartet. 0000: Minimum NSF gm. 1111: Maximum NSF gm.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_c01_gm_gry</span><br/>
          <span class="sdescdet">adcfe_q2_c01_gm_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded gm control of the main tap in the slicer1 of each quartet. 00000: Minimum gm, 11111: maximum gm. </span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ABB7C003AD25E1B3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e0</span> Register(32 bit) rxadc_q2_bias_trim2</span><br/>
      <span class="sdescdet">rxadc_q2_bias_trim2</span><br/>
      <span class="ldescdet">rxadc_q2_bias_trim2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8f0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00111110</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summer2_vcasc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summer2_ofc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q2_cmfb2_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q2_nsf2_bias_trim</td>
        <td class="fldnorm" colspan="5">adcfe_q2_c02_gm_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer2_vcasc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q2_summer2_vcasc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls reference voltage for the vds voltage of the cascode devices, 0=min, 1111=max, typical=100mV (minimum is controlled by the ictl_q*_vcascbias_en)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer2_ofc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q2_summer2_ofc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls offset bias current of the summer offset dac 0: Minimum, 1111: maximum current. (minimum current is controled by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_cmfb2_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q2_cmfb2_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Binary coded bias current trim of the CMFB circuit in the SUMMER2 of each quartet. 0000: Minimum current. 1111: maximum current.  (minimum bias current is defined by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_nsf2_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q2_nsf2_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Trims gm of NSF2 in each quartet. 0000: Minimum NSF gm. 1111: Maximum NSF gm.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_c02_gm_gry</span><br/>
          <span class="sdescdet">adcfe_q2_c02_gm_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded gm control of the main tap in the slicer2 of each quartet. 00000: Minimum gm, 11111: maximum gm. </span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F797B10C9BA284EE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e4</span> Register(32 bit) rxadc_q2_bias_trim3</span><br/>
      <span class="sdescdet">rxadc_q2_bias_trim3</span><br/>
      <span class="ldescdet">rxadc_q2_bias_trim3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8f4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00187110</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summer3_vcasc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summer3_ofc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q2_cmfb3_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q2_nsf3_bias_trim</td>
        <td class="fldnorm" colspan="5">adcfe_q2_c03_gm_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer3_vcasc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q2_summer3_vcasc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls reference voltage for the vds voltage of the cascode devices, 0=min, 1111=max, typical=100mV (minimum is controlled by the ictl_q*_vcascbias_en)</span></p>
          <p><b>Reset: </b>hex:0xc;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer3_ofc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q2_summer3_ofc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls offset bias current of the summer offset dac 0: Minimum, 1111: maximum current. (minimum current is controled by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_cmfb3_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q2_cmfb3_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Binary coded bias current trim of the CMFB circuit in the SUMMER3 of each quartet. 0000: Minimum current. 1111: maximum current.  (minimum bias current is defined by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_nsf3_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q2_nsf3_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Trims gm of NSF3 in each quartet. 0000: Minimum NSF gm. 1111: Maximum NSF gm.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_c03_gm_gry</span><br/>
          <span class="sdescdet">adcfe_q2_c03_gm_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded gm control of the main tap in the slicer3 of each quartet. 00000: Minimum gm, 11111: maximum gm. </span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C513760C7A91891F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e8</span> Register(32 bit) rxadc_q2_bias_trim4</span><br/>
      <span class="sdescdet">rxadc_q2_bias_trim4</span><br/>
      <span class="ldescdet">rxadc_q2_bias_trim4
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8f8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000658ff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="4">adcfe_q2_tapbiasmain_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summerbiasmain_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q2_nsfbiasmain_trim</td>
        <td class="fldnorm" colspan="1">adcfe_q2_summer_vcasc_bias_en</td>
        <td class="fldnorm" colspan="1">adcfe_q2_tapbiasmain_en</td>
        <td class="fldnorm" colspan="1">adcfe_q2_summerofcbias_en</td>
        <td class="fldnorm" colspan="1">adcfe_q2_summerbiasmain_en</td>
        <td class="fldnorm" colspan="1">adcfe_q2_nsfbiasmain_en</td>
        <td class="fldnorm" colspan="1">adcfe_q2_nsfbias_en</td>
        <td class="fldnorm" colspan="1">adcfe_q2_cmfbbias_en</td>
        <td class="fldnorm" colspan="1">adcfe_q2_c0bias_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_tapbiasmain_trim</span><br/>
          <span class="sdescdet">adcfe_q2_tapbiasmain_trim[3:0]</span><br/>
          <span class="ldescdet">Binary coded gm trim of side taps. Calibrate this register to assure target tap gain at maximum setting is achieved. 0000: highest gm target, 1111: Lowest gm target.</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summerbiasmain_trim</span><br/>
          <span class="sdescdet">adcfe_q2_summerbiasmain_trim[3:0]</span><br/>
          <span class="ldescdet">Binary triming size of the nmos master diode in adcfe quartet_bias of each quartet. 00000=Maximum bias current trim,  11111= Minimum bias current trim.</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_nsfbiasmain_trim</span><br/>
          <span class="sdescdet">adcfe_q2_nsfbiasmain_trim[3:0]</span><br/>
          <span class="ldescdet">Trims NSF master bias current in each quartet. 0000: Maximum current, 1111: minimum current</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer_vcasc_bias_en</span><br/>
          <span class="sdescdet">adcfe_q2_summer_vcasc_bias_en[0:0]</span><br/>
          <span class="ldescdet">Controls minimum bias for the casc reference generation. 0: Minimum current=0, 1: minimum current =32uA.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_tapbiasmain_en</span><br/>
          <span class="sdescdet">adcfe_q2_tapbiasmain_en[0:0]</span><br/>
          <span class="ldescdet">Enables diode connected main bias device of side tap currents in each quartet.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summerofcbias_en</span><br/>
          <span class="sdescdet">adcfe_q2_summerofcbias_en[0:0]</span><br/>
          <span class="ldescdet">Controls minimum current range for the summer offset DAC. 0: Minimu=0, 1: Minimum=32uA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summerbiasmain_en</span><br/>
          <span class="sdescdet">adcfe_q2_summerbiasmain_en[0:0]</span><br/>
          <span class="ldescdet">Enables nmos master diode in the quartet bias of each quartet. 1= Enable, 0= Disable</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_nsfbiasmain_en</span><br/>
          <span class="sdescdet">adcfe_q2_nsfbiasmain_en[0:0]</span><br/>
          <span class="ldescdet">Enables diode connected bias master of all NSF blocks in each quartet. 0: Disable, 1: Enable </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_nsfbias_en</span><br/>
          <span class="sdescdet">adcfe_q2_nsfbias_en[0:0]</span><br/>
          <span class="ldescdet">Controls variation range of the NBIAS bias current of NSFs in each quartet. 1: Full range, 0: Half range</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_cmfbbias_en</span><br/>
          <span class="sdescdet">adcfe_q2_cmfbbias_en[0:0]</span><br/>
          <span class="ldescdet">Enabling the main bias curren of the SUMMER CMFB circuit in each slice of a quartet</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_c0bias_en</span><br/>
          <span class="sdescdet">adcfe_q2_c0bias_en[0:0]</span><br/>
          <span class="ldescdet">Controls minim range of the main tap bias current. 0: Minimum=0, 1: Minimum =32uA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A0C8467AFB8F5406" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ec</span> Register(32 bit) rxadc_q2_summer_ofc</span><br/>
      <span class="sdescdet">rxadc_q2_summer_ofc</span><br/>
      <span class="ldescdet">rxadc_q2_summer_ofc
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f8fc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x60606060</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80808080</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80808080</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">adcfe_q2_summer3_ofc_gry</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">adcfe_q2_summer2_ofc_gry</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">adcfe_q2_summer1_ofc_gry</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">adcfe_q2_summer0_ofc_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer3_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q2_summer3_ofc_gry[6:0]</span><br/>
          <span class="ldescdet">Controls differential offset calibration current of the Summer. MSB ==&gt; noconn, 0==&gt; maximum positive offset. 127 ==&gt; Maximum negative offset. GRAY CODE! Summer offset control. increasing the code will increase the offset. Bit 7 is not connected!</span></p>
          <p><b>Reset: </b>hex:0x60;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer2_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q2_summer2_ofc_gry[6:0]</span><br/>
          <span class="ldescdet">Controls differential offset calibration current of the Summer. MSB ==&gt; noconn, 0==&gt; maximum positive offset. 127 ==&gt; Maximum negative offset. GRAY CODE! Summer offset control. increasing the code will increase the offset. Bit 7 is not connected!</span></p>
          <p><b>Reset: </b>hex:0x60;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer1_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q2_summer1_ofc_gry[6:0]</span><br/>
          <span class="ldescdet">Controls differential offset calibration current of the Summer. MSB ==&gt; noconn, 0==&gt; maximum positive offset. 127 ==&gt; Maximum negative offset. GRAY CODE! Summer offset control. increasing the code will increase the offset. Bit 7 is not connected!</span></p>
          <p><b>Reset: </b>hex:0x60;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer0_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q2_summer0_ofc_gry[6:0]</span><br/>
          <span class="ldescdet">Controls differential offset calibration current of the Summer. MSB ==&gt; noconn, 0==&gt; maximum positive offset. 127 ==&gt; Maximum negative offset. GRAY CODE! Summer offset control. increasing the code will increase the offset. Bit 7 is not connected!</span></p>
          <p><b>Reset: </b>hex:0x60;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_676053A6AB2242D1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f0</span> Register(32 bit) rxadc_q2_summer_cmfb</span><br/>
      <span class="sdescdet">rxadc_q2_summer_cmfb</span><br/>
      <span class="ldescdet">rxadc_q2_summer_cmfb
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f900</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x18181818</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe0e0e0e0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe0e0e0e0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">adcfe_q2_summer3_cmfb_opamp_en</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summer3_cmfb_ofc_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">adcfe_q2_summer2_cmfb_opamp_en</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summer2_cmfb_ofc_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">adcfe_q2_summer1_cmfb_opamp_en</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summer1_cmfb_ofc_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">adcfe_q2_summer0_cmfb_opamp_en</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summer0_cmfb_ofc_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer3_cmfb_opamp_en</span><br/>
          <span class="sdescdet">adcfe_q2_summer3_cmfb_opamp_en[0:0]</span><br/>
          <span class="ldescdet">Enables CMFB for all the summers in the quartet. GRAY CODE! MSB bit enables the cmfb, bits 3-0 are the offset control bits.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer3_cmfb_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q2_summer3_cmfb_ofc_gry[3:0]</span><br/>
          <span class="ldescdet">&lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. &lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. 5</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer2_cmfb_opamp_en</span><br/>
          <span class="sdescdet">adcfe_q2_summer2_cmfb_opamp_en[0:0]</span><br/>
          <span class="ldescdet">Enables CMFB for all the summers in the quartet. GRAY CODE! MSB bit enables the cmfb, bits 3-0 are the offset control bits.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer2_cmfb_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q2_summer2_cmfb_ofc_gry[3:0]</span><br/>
          <span class="ldescdet">&lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. &lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. 5</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer1_cmfb_opamp_en</span><br/>
          <span class="sdescdet">adcfe_q2_summer1_cmfb_opamp_en[0:0]</span><br/>
          <span class="ldescdet">Enables CMFB for all the summers in the quartet. GRAY CODE! MSB bit enables the cmfb, bits 3-0 are the offset control bits.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer1_cmfb_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q2_summer1_cmfb_ofc_gry[3:0]</span><br/>
          <span class="ldescdet">&lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. &lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. 5</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer0_cmfb_opamp_en</span><br/>
          <span class="sdescdet">adcfe_q2_summer0_cmfb_opamp_en[0:0]</span><br/>
          <span class="ldescdet">Enables CMFB for all the summers in the quartet. GRAY CODE! MSB bit enables the cmfb, bits 3-0 are the offset control bits.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer0_cmfb_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q2_summer0_cmfb_ofc_gry[3:0]</span><br/>
          <span class="ldescdet">&lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. &lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. GRAY CODE! MSB bit enables the cmfb, bits 3-0 are the offset control bits.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C2DD7DEA782723A4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f4</span> Register(32 bit) rxadc_q2_summer_res</span><br/>
      <span class="sdescdet">rxadc_q2_summer_res</span><br/>
      <span class="ldescdet">rxadc_q2_summer_res
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f904</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x88888888</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x07070707</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x07070707</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="5">adcfe_q2_summer3_res_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="5">adcfe_q2_summer2_res_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="5">adcfe_q2_summer1_res_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="5">adcfe_q2_summer0_res_gry</td>
        <td class="fldgap" colspan="3">-</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="3">-</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer3_res_gry</span><br/>
          <span class="sdescdet">adcfe_q2_summer3_res_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded maintap gain control. &lt;7:5&gt;: not connected. &lt;4:0&gt;==00000==&gt; Maximum possible gain. &lt;4:0&gt;==10000==&gt; minimum possible gain. GRAY CODE! controls the resistor that affects the BW of the summer. Bits 6-7 are hard wired to vssx. Bits 5-3 are the coarse tune and bits 2-0 are fine tune</span></p>
          <p><b>Reset: </b>hex:0x11;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer2_res_gry</span><br/>
          <span class="sdescdet">adcfe_q2_summer2_res_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded maintap gain control. &lt;7:5&gt;: not connected. &lt;4:0&gt;==00000==&gt; Maximum possible gain. &lt;4:0&gt;==10000==&gt; minimum possible gain. GRAY CODE! controls the resistor that affects the BW of the summer. Bits 6-7 are hard wired to vssx. Bits 5-3 are the coarse tune and bits 2-0 are fine tune</span></p>
          <p><b>Reset: </b>hex:0x11;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer1_res_gry</span><br/>
          <span class="sdescdet">adcfe_q2_summer1_res_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded maintap gain control. &lt;7:5&gt;: not connected. &lt;4:0&gt;==00000==&gt; Maximum possible gain. &lt;4:0&gt;==10000==&gt; minimum possible gain. GRAY CODE! controls the resistor that affects the BW of the summer. Bits 6-7 are hard wired to vssx. Bits 5-3 are the coarse tune and bits 2-0 are fine tune</span></p>
          <p><b>Reset: </b>hex:0x11;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer0_res_gry</span><br/>
          <span class="sdescdet">adcfe_q2_summer0_res_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded maintap gain control. &lt;7:5&gt;: not connected. &lt;4:0&gt;==00000==&gt; Maximum possible gain. &lt;4:0&gt;==10000==&gt; minimum possible gain. GRAY CODE! controls the resistor that affects the BW of the summer. Bits 6-7 are hard wired to vssx. Bits 5-3 are the coarse tune and bits 2-0 are fine tune</span></p>
          <p><b>Reset: </b>hex:0x11;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EAA16D0947C93221" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f8</span> Register(32 bit) rxadc_q2_summer_vcasc</span><br/>
      <span class="sdescdet">rxadc_q2_summer_vcasc</span><br/>
      <span class="ldescdet">rxadc_q2_summer_vcasc
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f908</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00018888</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">adcfe_q2_summer_vcasc_bleed_en</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summer3_vcasc_bleed_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summer2_vcasc_bleed_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summer1_vcasc_bleed_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summer0_vcasc_bleed_trim</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer_vcasc_bleed_en</span><br/>
          <span class="sdescdet">adcfe_q2_summer_vcasc_bleed_en[0:0]</span><br/>
          <span class="ldescdet">Controls minimum casc beed current bias. 0: Minimum current =0, 1: Minimum current =15uA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer3_vcasc_bleed_trim</span><br/>
          <span class="sdescdet">adcfe_q2_summer3_vcasc_bleed_trim[3:0]</span><br/>
          <span class="ldescdet">Controls casccode bleeding current. 0=min, 1111=max. Typical=25uA. (minimum current is a function of the iactl_adcfe_q*_vcasbias_bleed_en register)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer2_vcasc_bleed_trim</span><br/>
          <span class="sdescdet">adcfe_q2_summer2_vcasc_bleed_trim[3:0]</span><br/>
          <span class="ldescdet">Controls casccode bleeding current. 0=min, 1111=max. Typical=25uA. (minimum current is a function of the iactl_adcfe_q*_vcasbias_bleed_en register)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer1_vcasc_bleed_trim</span><br/>
          <span class="sdescdet">adcfe_q2_summer1_vcasc_bleed_trim[3:0]</span><br/>
          <span class="ldescdet">Controls casccode bleeding current. 0=min, 1111=max. Typical=25uA. (minimum current is a function of the iactl_adcfe_q*_vcasbias_bleed_en register)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer0_vcasc_bleed_trim</span><br/>
          <span class="sdescdet">adcfe_q2_summer0_vcasc_bleed_trim[3:0]</span><br/>
          <span class="ldescdet">Controls casccode bleeding current. 0=min, 1111=max. Typical=25uA. (minimum current is a function of the iactl_adcfe_q*_vcasbias_bleed_en register)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C92C5C6129524CDD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000fc</span> Register(32 bit) rxadc_q2_summer_ctrl0</span><br/>
      <span class="sdescdet">rxadc_q2_summer_ctrl0</span><br/>
      <span class="ldescdet">rxadc_q2_summer_ctrl0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f90c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000210</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="1">adcfe_q2_summer1_c0_en</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summer1_dfx</td>
        <td class="fldnorm" colspan="1">adcfe_q2_summer0_c0_en</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summer0_dfx</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer1_c0_en</span><br/>
          <span class="sdescdet">adcfe_q2_summer1_c0_en[0:0]</span><br/>
          <span class="ldescdet">0: Shorts output of the main tap to vcc2/2, 1: Normal</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer1_dfx</span><br/>
          <span class="sdescdet">adcfe_q2_summer1_dfx[3:0]</span><br/>
          <span class="ldescdet">Summer and NSF dfxcontrols</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer0_c0_en</span><br/>
          <span class="sdescdet">adcfe_q2_summer0_c0_en[0:0]</span><br/>
          <span class="ldescdet">0: Shorts output of the main tap to vcc2/2, 1: Normal</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer0_dfx</span><br/>
          <span class="sdescdet">adcfe_q2_summer0_dfx[3:0]</span><br/>
          <span class="ldescdet">Summer and NSF dfxcontrols</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A334B52153EEDFFA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000100</span> Register(32 bit) rxadc_q2_summer_ctrl1</span><br/>
      <span class="sdescdet">rxadc_q2_summer_ctrl1</span><br/>
      <span class="ldescdet">rxadc_q2_summer_ctrl1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f910</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000210</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="3">adcfe_q2_summer3_res_spare</td>
        <td class="fldnorm" colspan="3">adcfe_q2_summer2_res_spare</td>
        <td class="fldnorm" colspan="3">adcfe_q2_summer1_res_spare</td>
        <td class="fldnorm" colspan="3">adcfe_q2_summer0_res_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q2_summer3_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q2_summer3_cmfb_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q2_summer2_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q2_summer2_cmfb_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q2_summer1_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q2_summer1_cmfb_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q2_summer0_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q2_summer0_cmfb_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q2_ffe_pd_b</td>
        <td class="fldnorm" colspan="1">adcfe_q2_pd_b</td>
        <td class="fldnorm" colspan="1">adcfe_q2_summer3_c0_en</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summer3_dfx</td>
        <td class="fldnorm" colspan="1">adcfe_q2_summer2_c0_en</td>
        <td class="fldnorm" colspan="4">adcfe_q2_summer2_dfx</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer3_res_spare</span><br/>
          <span class="sdescdet">adcfe_q2_summer3_res_spare[2:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer2_res_spare</span><br/>
          <span class="sdescdet">adcfe_q2_summer2_res_spare[2:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer1_res_spare</span><br/>
          <span class="sdescdet">adcfe_q2_summer1_res_spare[2:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer0_res_spare</span><br/>
          <span class="sdescdet">adcfe_q2_summer0_res_spare[2:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer3_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q2_summer3_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer3_cmfb_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q2_summer3_cmfb_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer2_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q2_summer2_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer2_cmfb_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q2_summer2_cmfb_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer1_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q2_summer1_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer1_cmfb_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q2_summer1_cmfb_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer0_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q2_summer0_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer0_cmfb_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q2_summer0_cmfb_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_ffe_pd_b</span><br/>
          <span class="sdescdet">adcfe_q2_ffe_pd_b[0:0]</span><br/>
          <span class="ldescdet">Powers down FFE only at each q0/q1/q2/q3 quartet</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_pd_b</span><br/>
          <span class="sdescdet">adcfe_q2_pd_b[0:0]</span><br/>
          <span class="ldescdet">Full power down of each of the q0/q1/q2/q3 quartets</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer3_c0_en</span><br/>
          <span class="sdescdet">adcfe_q2_summer3_c0_en[0:0]</span><br/>
          <span class="ldescdet">0: Shorts output of the main tap to vcc2/2, 1: Normal</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer3_dfx</span><br/>
          <span class="sdescdet">adcfe_q2_summer3_dfx[3:0]</span><br/>
          <span class="ldescdet">Summer and NSF dfxcontrols</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer2_c0_en</span><br/>
          <span class="sdescdet">adcfe_q2_summer2_c0_en[0:0]</span><br/>
          <span class="ldescdet">0: Shorts output of the main tap to vcc2/2, 1: Normal</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_summer2_dfx</span><br/>
          <span class="sdescdet">adcfe_q2_summer2_dfx[3:0]</span><br/>
          <span class="ldescdet">Summer and NSF dfxcontrols</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2629EEACF8B553B0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000104</span> Register(32 bit) rxadc_q2_ffe_spare0</span><br/>
      <span class="sdescdet">rxadc_q2_ffe_spare0</span><br/>
      <span class="ldescdet">rxadc_q2_ffe_spare0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f914</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000f0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">adcfe_q2_spare</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q2_spare</span><br/>
          <span class="sdescdet">adcfe_q2_spare[23:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0f0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_88BCA9DCFE0E2E9A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000108</span> Register(32 bit) rxadc_q3_ffe0_coeff</span><br/>
      <span class="sdescdet">rxadc_q3_ffe0_coeff</span><br/>
      <span class="ldescdet">rxadc_q3_ffe0_coeff
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f918</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">adcfe_q3_ffe0_tap_cp2_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q3_ffe0_tap_cp1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q3_ffe0_tap_cm1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q3_ffe0_tap_cm2_dir2gry6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe0_tap_cp2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q3_ffe0_tap_cp2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second postcursor tap gain for the FFE0  (slice 0 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 2 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe0_tap_cp1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q3_ffe0_tap_cp1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First postcursor tap gain for the FFE0 &lt;7&gt; (slice 0 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe0_tap_cm1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q3_ffe0_tap_cm1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First precursor tap gain for the FFE0 (slice 0 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negative tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe0_tap_cm2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q3_ffe0_tap_cm2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second precursor tap gain for the FFE0 (slice 0 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negitive tap 2 controls, msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FE85ADB576EB2590" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000010c</span> Register(32 bit) rxadc_q3_ffe1_coeff</span><br/>
      <span class="sdescdet">rxadc_q3_ffe1_coeff</span><br/>
      <span class="ldescdet">rxadc_q3_ffe1_coeff
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f91c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">adcfe_q3_ffe1_tap_cp2_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q3_ffe1_tap_cp1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q3_ffe1_tap_cm1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q3_ffe1_tap_cm2_dir2gry6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe1_tap_cp2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q3_ffe1_tap_cp2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second postcursor tap gain for the FFE1  (slice 1 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 2 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe1_tap_cp1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q3_ffe1_tap_cp1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First postcursor tap gain for the FFE1 &lt;7&gt; (slice 1 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE positive tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe1_tap_cm1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q3_ffe1_tap_cm1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">First precursor tap gain for the FFE1 (slice1 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negative tap 1 controls.msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe1_tap_cm2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q3_ffe1_tap_cm2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second precursor tap gain for the FFE1 (slice 1 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negitive tap 2 controls, msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6C60011936BBA5B2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000110</span> Register(32 bit) rxadc_q3_ffe2_coeff</span><br/>
      <span class="sdescdet">rxadc_q3_ffe2_coeff</span><br/>
      <span class="ldescdet">rxadc_q3_ffe2_coeff
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f920</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">adcfe_q3_ffe2_tap_cp2_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q3_ffe2_tap_cp1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q3_ffe2_tap_cm1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q3_ffe2_tap_cm2_dir2gry6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe2_tap_cp2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q3_ffe2_tap_cp2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (first buffer) for the FFE2</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe2_tap_cp1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q3_ffe2_tap_cp1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (first buffer) for the FFE1</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe2_tap_cm1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q3_ffe2_tap_cm1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (first buffer) for the FFE0</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe2_tap_cm2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q3_ffe2_tap_cm2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">Second precursor tap gain for the FFE2 (slice 2 of each quartet): &lt;7&gt; ==&gt; (0: Enable Tap,1: Disable Tap). &lt;6:0&gt;==&gt;(Gray coded signed magnitude tap gain). FFE negitive tap 2 controls, msb bit is direction bit, when 0 the tap is off. Bit 6 is not connected. 6 other bits are gain ocntrol bits</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4C329F60B2C05A42" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000114</span> Register(32 bit) rxadc_q3_ffe3_coeff</span><br/>
      <span class="sdescdet">rxadc_q3_ffe3_coeff</span><br/>
      <span class="ldescdet">rxadc_q3_ffe3_coeff
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f924</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">adcfe_q3_ffe3_tap_cp2_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q3_ffe3_tap_cp1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q3_ffe3_tap_cm1_dir2gry6</td>
        <td class="fldnorm" colspan="8">adcfe_q3_ffe3_tap_cm2_dir2gry6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
        <td class="accno" colspan="8">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe3_tap_cp2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q3_ffe3_tap_cp2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (second buffer) for the FFE2</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe3_tap_cp1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q3_ffe3_tap_cp1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (second buffer) for the FFE1</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe3_tap_cm1_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q3_ffe3_tap_cm1_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (second buffer) for the FFE0</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe3_tap_cm2_dir2gry6</span><br/>
          <span class="sdescdet">adcfe_q3_ffe3_tap_cm2_dir2gry6[7:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (first buffer) for the FFE3</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D82629D1979FA972" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000118</span> Register(32 bit) rxadc_q3_ffe_dcd0</span><br/>
      <span class="sdescdet">rxadc_q3_ffe_dcd0</span><br/>
      <span class="ldescdet">rxadc_q3_ffe_dcd0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f928</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x04040404</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0f0f0f0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0f0f0f0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">adcfe_q3_ffe3_th2_dcd_stg1</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">adcfe_q3_ffe2_th2_dcd_stg1</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">adcfe_q3_ffe1_th2_dcd_stg1</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">adcfe_q3_ffe0_th2_dcd_stg1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe3_th2_dcd_stg1</span><br/>
          <span class="sdescdet">adcfe_q3_ffe3_th2_dcd_stg1[3:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe2_th2_dcd_stg1</span><br/>
          <span class="sdescdet">adcfe_q3_ffe2_th2_dcd_stg1[3:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe1_th2_dcd_stg1</span><br/>
          <span class="sdescdet">adcfe_q3_ffe1_th2_dcd_stg1[3:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe0_th2_dcd_stg1</span><br/>
          <span class="sdescdet">adcfe_q3_ffe0_th2_dcd_stg1[3:0]</span><br/>
          <span class="ldescdet">DCD control of TH2 clock (second buffer) for the FFE3</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C986865EF9B09570" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000011c</span> Register(32 bit) rxadc_q3_ffe_dcd1</span><br/>
      <span class="sdescdet">rxadc_q3_ffe_dcd1</span><br/>
      <span class="ldescdet">rxadc_q3_ffe_dcd1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f92c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x03030303</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf8f8f8f8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf8f8f8f8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="3">adcfe_q3_ffe3_th2_dcd_stg2</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="3">adcfe_q3_ffe2_th2_dcd_stg2</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="3">adcfe_q3_ffe1_th2_dcd_stg2</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="3">adcfe_q3_ffe0_th2_dcd_stg2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe3_th2_dcd_stg2</span><br/>
          <span class="sdescdet">adcfe_q3_ffe3_th2_dcd_stg2[2:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe2_th2_dcd_stg2</span><br/>
          <span class="sdescdet">adcfe_q3_ffe2_th2_dcd_stg2[2:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe1_th2_dcd_stg2</span><br/>
          <span class="sdescdet">adcfe_q3_ffe1_th2_dcd_stg2[2:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe0_th2_dcd_stg2</span><br/>
          <span class="sdescdet">adcfe_q3_ffe0_th2_dcd_stg2[2:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9C4E3A4FD58F08FF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000120</span> Register(32 bit) rxadc_q3_ffe_cap</span><br/>
      <span class="sdescdet">rxadc_q3_ffe_cap</span><br/>
      <span class="ldescdet">rxadc_q3_ffe_cap
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f930</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x09090909</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0c0c0c0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">adcfe_q3_cap3</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">adcfe_q3_cap2</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">adcfe_q3_cap1</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">adcfe_q3_cap0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_cap3</span><br/>
          <span class="sdescdet">adcfe_q3_cap3[5:0]</span><br/>
          <span class="ldescdet">Controls TH1 switch capacitance for Slice3 of each quartet</span></p>
          <p><b>Reset: </b>hex:0x09;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_cap2</span><br/>
          <span class="sdescdet">adcfe_q3_cap2[5:0]</span><br/>
          <span class="ldescdet">Controls TH1 switch capacitance for Slice2 of each quartet </span></p>
          <p><b>Reset: </b>hex:0x09;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_cap1</span><br/>
          <span class="sdescdet">adcfe_q3_cap1[5:0]</span><br/>
          <span class="ldescdet">Controls TH1 switch capacitance for Slice1 of each quartet</span></p>
          <p><b>Reset: </b>hex:0x09;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_cap0</span><br/>
          <span class="sdescdet">adcfe_q3_cap0[5:0]</span><br/>
          <span class="ldescdet">Controls TH1 switch capacitance for Slice0 of each quartet</span></p>
          <p><b>Reset: </b>hex:0x09;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1F9FB558F9141CA9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000124</span> Register(32 bit) rxadc_q3_dfx0</span><br/>
      <span class="sdescdet">rxadc_q3_dfx0</span><br/>
      <span class="ldescdet">rxadc_q3_dfx0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f934</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="4">adcfe_q3_th1_dcmon_en_b</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_th1_dcmon_en_b</span><br/>
          <span class="sdescdet">adcfe_q3_th1_dcmon_en_b[3:0]</span><br/>
          <span class="ldescdet">enable dcmon for vcc1 of a particular slice within each quartet. &lt;0&gt;: slice left&lt;0&gt;. &lt;1&gt;:: slice left&lt;1&gt;, &lt;2&gt;: slice right&lt;0&gt;, &lt;3&gt;: slice right &lt;1&gt;</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_63D3F41AF9A9E289" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000128</span> Register(32 bit) rxadc_q3_dfx2</span><br/>
      <span class="sdescdet">rxadc_q3_dfx2</span><br/>
      <span class="ldescdet">rxadc_q3_dfx2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f938</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="4">adcfe_q3_pi_clkmntr_b_en</td>
        <td class="fldnorm" colspan="4">adcfe_q3_pi_clkmntr_a_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_pi_clkmntr_b_en</span><br/>
          <span class="sdescdet">adcfe_q3_pi_clkmntr_b_en[3:0]</span><br/>
          <span class="ldescdet">TH1 clockb monitoring for FFE0 to FFE3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_pi_clkmntr_a_en</span><br/>
          <span class="sdescdet">adcfe_q3_pi_clkmntr_a_en[3:0]</span><br/>
          <span class="ldescdet">TH1 clocka monitoring for FFE0 to FFE3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9596FF07414A4F58" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000012c</span> Register(32 bit) rxadc_q3_nextphase_ctrl0</span><br/>
      <span class="sdescdet">rxadc_q3_nextphase_ctrl0</span><br/>
      <span class="ldescdet">rxadc_q3_nextphase_ctrl0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f93c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000008</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="1">adcfe_q3_ffe3_th1_nxtph_delay_en</td>
        <td class="fldnorm" colspan="1">adcfe_q3_ffe2_th1_nxtph_delay_en</td>
        <td class="fldnorm" colspan="1">adcfe_q3_ffe1_th1_nxtph_delay_en</td>
        <td class="fldnorm" colspan="1">adcfe_q3_ffe0_th1_nxtph_delay_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe3_th1_nxtph_delay_en</span><br/>
          <span class="sdescdet">adcfe_q3_ffe3_th1_nxtph_delay_en[0:0]</span><br/>
          <span class="ldescdet">TH1 dc ctrl - impact next ph in qrtt (n+4 in 16 ffe).</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe2_th1_nxtph_delay_en</span><br/>
          <span class="sdescdet">adcfe_q3_ffe2_th1_nxtph_delay_en[0:0]</span><br/>
          <span class="ldescdet">TH1 dc ctrl - impact next ph in qrtt (n+4 in 16 ffe).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe1_th1_nxtph_delay_en</span><br/>
          <span class="sdescdet">adcfe_q3_ffe1_th1_nxtph_delay_en[0:0]</span><br/>
          <span class="ldescdet">TH1 dc ctrl - impact next ph in qrtt (n+4 in 16 ffe).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe0_th1_nxtph_delay_en</span><br/>
          <span class="sdescdet">adcfe_q3_ffe0_th1_nxtph_delay_en[0:0]</span><br/>
          <span class="ldescdet">TH1 dc ctrl - impact next ph in qrtt (n+4 in 16 ffe).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BEE1B64F7AF5A022" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000130</span> Register(32 bit) rxadc_q3_bias_trim0</span><br/>
      <span class="sdescdet">rxadc_q3_bias_trim0</span><br/>
      <span class="ldescdet">rxadc_q3_bias_trim0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f940</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00187110</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summer0_vcasc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summer0_ofc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q3_cmfb0_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q3_nsf0_bias_trim</td>
        <td class="fldnorm" colspan="5">adcfe_q3_c00_gm_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer0_vcasc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q3_summer0_vcasc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls reference voltage for the vds voltage of the cascode devices, 0=min, 1111=max, typical=100mV (minimum is controlled by the ictl_q*_vcascbias_en)</span></p>
          <p><b>Reset: </b>hex:0xc;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer0_ofc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q3_summer0_ofc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls offset bias current of the summer offset dac 0: Minimum, 1111: maximum current. (minimum current is controled by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_cmfb0_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q3_cmfb0_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Binary coded bias current trim of the CMFB circuit in the SUMMER0 of each quartet. 0000: Minimum current. 1111: maximum current. (minimum bias current is defined by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_nsf0_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q3_nsf0_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Trims gm of NSF0 in each quartet. 0000: Minimum NSF gm. 1111: Maximum NSF gm.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_c00_gm_gry</span><br/>
          <span class="sdescdet">adcfe_q3_c00_gm_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded gm control of the main tap in the slicer0 of each quartet. 00000: Minimum gm, 11111: maximum gm. </span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5699C8ADC4A38BB4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000134</span> Register(32 bit) rxadc_q3_bias_trim1</span><br/>
      <span class="sdescdet">rxadc_q3_bias_trim1</span><br/>
      <span class="ldescdet">rxadc_q3_bias_trim1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f944</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00187110</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summer1_vcasc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summer1_ofc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q3_cmfb1_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q3_nsf1_bias_trim</td>
        <td class="fldnorm" colspan="5">adcfe_q3_c01_gm_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer1_vcasc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q3_summer1_vcasc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls reference voltage for the vds voltage of the cascode devices, 0=min, 1111=max, typical=100mV (minimum is controlled by the ictl_q*_vcascbias_en)</span></p>
          <p><b>Reset: </b>hex:0xc;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer1_ofc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q3_summer1_ofc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls offset bias current of the summer offset dac 0: Minimum, 1111: maximum current. (minimum current is controled by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_cmfb1_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q3_cmfb1_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Binary coded bias current trim of the CMFB circuit in the SUMMER1 of each quartet. 0000: Minimum current. 1111: maximum current.  (minimum bias current is defined by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_nsf1_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q3_nsf1_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Trims gm of NSF1 in each quartet. 0000: Minimum NSF gm. 1111: Maximum NSF gm.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_c01_gm_gry</span><br/>
          <span class="sdescdet">adcfe_q3_c01_gm_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded gm control of the main tap in the slicer1 of each quartet. 00000: Minimum gm, 11111: maximum gm. </span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FDFCBBB1F45364BC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000138</span> Register(32 bit) rxadc_q3_bias_trim2</span><br/>
      <span class="sdescdet">rxadc_q3_bias_trim2</span><br/>
      <span class="ldescdet">rxadc_q3_bias_trim2
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f948</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00111110</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summer2_vcasc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summer2_ofc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q3_cmfb2_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q3_nsf2_bias_trim</td>
        <td class="fldnorm" colspan="5">adcfe_q3_c02_gm_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer2_vcasc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q3_summer2_vcasc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls reference voltage for the vds voltage of the cascode devices, 0=min, 1111=max, typical=100mV (minimum is controlled by the ictl_q*_vcascbias_en)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer2_ofc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q3_summer2_ofc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls offset bias current of the summer offset dac 0: Minimum, 1111: maximum current. (minimum current is controled by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_cmfb2_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q3_cmfb2_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Binary coded bias current trim of the CMFB circuit in the SUMMER2 of each quartet. 0000: Minimum current. 1111: maximum current.  (minimum bias current is defined by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_nsf2_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q3_nsf2_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Trims gm of NSF2 in each quartet. 0000: Minimum NSF gm. 1111: Maximum NSF gm.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_c02_gm_gry</span><br/>
          <span class="sdescdet">adcfe_q3_c02_gm_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded gm control of the main tap in the slicer2 of each quartet. 00000: Minimum gm, 11111: maximum gm. </span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_62229EDABB6B467A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000013c</span> Register(32 bit) rxadc_q3_bias_trim3</span><br/>
      <span class="sdescdet">rxadc_q3_bias_trim3</span><br/>
      <span class="ldescdet">rxadc_q3_bias_trim3
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f94c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00187110</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summer3_vcasc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summer3_ofc_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q3_cmfb3_bias_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q3_nsf3_bias_trim</td>
        <td class="fldnorm" colspan="5">adcfe_q3_c03_gm_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer3_vcasc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q3_summer3_vcasc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls reference voltage for the vds voltage of the cascode devices, 0=min, 1111=max, typical=100mV (minimum is controlled by the ictl_q*_vcascbias_en)</span></p>
          <p><b>Reset: </b>hex:0xc;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer3_ofc_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q3_summer3_ofc_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Controls offset bias current of the summer offset dac 0: Minimum, 1111: maximum current. (minimum current is controled by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_cmfb3_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q3_cmfb3_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Binary coded bias current trim of the CMFB circuit in the SUMMER3 of each quartet. 0000: Minimum current. 1111: maximum current.  (minimum bias current is defined by the iactl_adcfe_q*_summerofcbias_en_nt)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_nsf3_bias_trim</span><br/>
          <span class="sdescdet">adcfe_q3_nsf3_bias_trim[3:0]</span><br/>
          <span class="ldescdet">Trims gm of NSF3 in each quartet. 0000: Minimum NSF gm. 1111: Maximum NSF gm.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_c03_gm_gry</span><br/>
          <span class="sdescdet">adcfe_q3_c03_gm_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded gm control of the main tap in the slicer3 of each quartet. 00000: Minimum gm, 11111: maximum gm. </span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7A86B10D81C4F511" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000140</span> Register(32 bit) rxadc_q3_bias_trim4</span><br/>
      <span class="sdescdet">rxadc_q3_bias_trim4</span><br/>
      <span class="ldescdet">rxadc_q3_bias_trim4
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f950</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000658ff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="4">adcfe_q3_tapbiasmain_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summerbiasmain_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q3_nsfbiasmain_trim</td>
        <td class="fldnorm" colspan="1">adcfe_q3_summer_vcasc_bias_en</td>
        <td class="fldnorm" colspan="1">adcfe_q3_tapbiasmain_en</td>
        <td class="fldnorm" colspan="1">adcfe_q3_summerofcbias_en</td>
        <td class="fldnorm" colspan="1">adcfe_q3_summerbiasmain_en</td>
        <td class="fldnorm" colspan="1">adcfe_q3_nsfbiasmain_en</td>
        <td class="fldnorm" colspan="1">adcfe_q3_nsfbias_en</td>
        <td class="fldnorm" colspan="1">adcfe_q3_cmfbbias_en</td>
        <td class="fldnorm" colspan="1">adcfe_q3_c0bias_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_tapbiasmain_trim</span><br/>
          <span class="sdescdet">adcfe_q3_tapbiasmain_trim[3:0]</span><br/>
          <span class="ldescdet">Binary coded gm trim of side taps. Calibrate this register to assure target tap gain at maximum setting is achieved. 0000: highest gm target, 1111: Lowest gm target.</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summerbiasmain_trim</span><br/>
          <span class="sdescdet">adcfe_q3_summerbiasmain_trim[3:0]</span><br/>
          <span class="ldescdet">Binary triming size of the nmos master diode in adcfe quartet_bias of each quartet. 00000=Maximum bias current trim,  11111= Minimum bias current trim.</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_nsfbiasmain_trim</span><br/>
          <span class="sdescdet">adcfe_q3_nsfbiasmain_trim[3:0]</span><br/>
          <span class="ldescdet">Trims NSF master bias current in each quartet. 0000: Maximum current, 1111: minimum current</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer_vcasc_bias_en</span><br/>
          <span class="sdescdet">adcfe_q3_summer_vcasc_bias_en[0:0]</span><br/>
          <span class="ldescdet">Controls minimum bias for the casc reference generation. 0: Minimum current=0, 1: minimum current =32uA.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_tapbiasmain_en</span><br/>
          <span class="sdescdet">adcfe_q3_tapbiasmain_en[0:0]</span><br/>
          <span class="ldescdet">Enables diode connected main bias device of side tap currents in each quartet.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summerofcbias_en</span><br/>
          <span class="sdescdet">adcfe_q3_summerofcbias_en[0:0]</span><br/>
          <span class="ldescdet">Controls minimum current range for the summer offset DAC. 0: Minimu=0, 1: Minimum=32uA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summerbiasmain_en</span><br/>
          <span class="sdescdet">adcfe_q3_summerbiasmain_en[0:0]</span><br/>
          <span class="ldescdet">Enables nmos master diode in the quartet bias of each quartet. 1= Enable, 0= Disable</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_nsfbiasmain_en</span><br/>
          <span class="sdescdet">adcfe_q3_nsfbiasmain_en[0:0]</span><br/>
          <span class="ldescdet">Enables diode connected bias master of all NSF blocks in each quartet. 0: Disable, 1: Enable </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_nsfbias_en</span><br/>
          <span class="sdescdet">adcfe_q3_nsfbias_en[0:0]</span><br/>
          <span class="ldescdet">Controls variation range of the NBIAS bias current of NSFs in each quartet. 1: Full range, 0: Half range</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_cmfbbias_en</span><br/>
          <span class="sdescdet">adcfe_q3_cmfbbias_en[0:0]</span><br/>
          <span class="ldescdet">Enabling the main bias curren of the SUMMER CMFB circuit in each slice of a quartet</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_c0bias_en</span><br/>
          <span class="sdescdet">adcfe_q3_c0bias_en[0:0]</span><br/>
          <span class="ldescdet">Controls minim range of the main tap bias current. 0: Minimum=0, 1: Minimum =32uA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DDCD1CB5C284B9F6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000144</span> Register(32 bit) rxadc_q3_summer_ofc</span><br/>
      <span class="sdescdet">rxadc_q3_summer_ofc</span><br/>
      <span class="ldescdet">rxadc_q3_summer_ofc
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f954</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x60606060</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80808080</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80808080</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">adcfe_q3_summer3_ofc_gry</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">adcfe_q3_summer2_ofc_gry</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">adcfe_q3_summer1_ofc_gry</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="7">adcfe_q3_summer0_ofc_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="7">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer3_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q3_summer3_ofc_gry[6:0]</span><br/>
          <span class="ldescdet">Controls differential offset calibration current of the Summer. MSB ==&gt; noconn, 0==&gt; maximum positive offset. 127 ==&gt; Maximum negative offset. GRAY CODE! Summer offset control. increasing the code will increase the offset. Bit 7 is not connected!</span></p>
          <p><b>Reset: </b>hex:0x60;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer2_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q3_summer2_ofc_gry[6:0]</span><br/>
          <span class="ldescdet">Controls differential offset calibration current of the Summer. MSB ==&gt; noconn, 0==&gt; maximum positive offset. 127 ==&gt; Maximum negative offset. GRAY CODE! Summer offset control. increasing the code will increase the offset. Bit 7 is not connected!</span></p>
          <p><b>Reset: </b>hex:0x60;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer1_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q3_summer1_ofc_gry[6:0]</span><br/>
          <span class="ldescdet">Controls differential offset calibration current of the Summer. MSB ==&gt; noconn, 0==&gt; maximum positive offset. 127 ==&gt; Maximum negative offset. GRAY CODE! Summer offset control. increasing the code will increase the offset. Bit 7 is not connected!</span></p>
          <p><b>Reset: </b>hex:0x60;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer0_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q3_summer0_ofc_gry[6:0]</span><br/>
          <span class="ldescdet">Controls differential offset calibration current of the Summer. MSB ==&gt; noconn, 0==&gt; maximum positive offset. 127 ==&gt; Maximum negative offset. GRAY CODE! Summer offset control. increasing the code will increase the offset. Bit 7 is not connected!</span></p>
          <p><b>Reset: </b>hex:0x60;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A3C3A85358D91C55" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000148</span> Register(32 bit) rxadc_q3_summer_cmfb</span><br/>
      <span class="sdescdet">rxadc_q3_summer_cmfb</span><br/>
      <span class="ldescdet">rxadc_q3_summer_cmfb
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f958</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x18181818</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe0e0e0e0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe0e0e0e0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">adcfe_q3_summer3_cmfb_opamp_en</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summer3_cmfb_ofc_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">adcfe_q3_summer2_cmfb_opamp_en</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summer2_cmfb_ofc_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">adcfe_q3_summer1_cmfb_opamp_en</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summer1_cmfb_ofc_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">adcfe_q3_summer0_cmfb_opamp_en</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summer0_cmfb_ofc_gry</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer3_cmfb_opamp_en</span><br/>
          <span class="sdescdet">adcfe_q3_summer3_cmfb_opamp_en[0:0]</span><br/>
          <span class="ldescdet">Enables CMFB for all the summers in the quartet. GRAY CODE! MSB bit enables the cmfb, bits 3-0 are the offset control bits.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer3_cmfb_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q3_summer3_cmfb_ofc_gry[3:0]</span><br/>
          <span class="ldescdet">&lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. &lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. 5</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer2_cmfb_opamp_en</span><br/>
          <span class="sdescdet">adcfe_q3_summer2_cmfb_opamp_en[0:0]</span><br/>
          <span class="ldescdet">Enables CMFB for all the summers in the quartet. GRAY CODE! MSB bit enables the cmfb, bits 3-0 are the offset control bits.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer2_cmfb_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q3_summer2_cmfb_ofc_gry[3:0]</span><br/>
          <span class="ldescdet">&lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. &lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. 5</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer1_cmfb_opamp_en</span><br/>
          <span class="sdescdet">adcfe_q3_summer1_cmfb_opamp_en[0:0]</span><br/>
          <span class="ldescdet">Enables CMFB for all the summers in the quartet. GRAY CODE! MSB bit enables the cmfb, bits 3-0 are the offset control bits.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer1_cmfb_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q3_summer1_cmfb_ofc_gry[3:0]</span><br/>
          <span class="ldescdet">&lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. &lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. 5</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer0_cmfb_opamp_en</span><br/>
          <span class="sdescdet">adcfe_q3_summer0_cmfb_opamp_en[0:0]</span><br/>
          <span class="ldescdet">Enables CMFB for all the summers in the quartet. GRAY CODE! MSB bit enables the cmfb, bits 3-0 are the offset control bits.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer0_cmfb_ofc_gry</span><br/>
          <span class="sdescdet">adcfe_q3_summer0_cmfb_ofc_gry[3:0]</span><br/>
          <span class="ldescdet">&lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. &lt;3:0&gt;: Differential offset calibration of the CMFB opamp,  &lt;3:0&gt;=0 ==&gt; Increases CM voltage. &lt;3:0&gt;=15 ==&gt; Decreases CM voltage.                         &lt;4&gt;: not connected. GRAY CODE! MSB bit enables the cmfb, bits 3-0 are the offset control bits.</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D01C513467C6047B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000014c</span> Register(32 bit) rxadc_q3_summer_res</span><br/>
      <span class="sdescdet">rxadc_q3_summer_res</span><br/>
      <span class="ldescdet">rxadc_q3_summer_res
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f95c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x88888888</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x07070707</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x07070707</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="5">adcfe_q3_summer3_res_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="5">adcfe_q3_summer2_res_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="5">adcfe_q3_summer1_res_gry</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="5">adcfe_q3_summer0_res_gry</td>
        <td class="fldgap" colspan="3">-</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="3">-</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer3_res_gry</span><br/>
          <span class="sdescdet">adcfe_q3_summer3_res_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded maintap gain control. &lt;7:5&gt;: not connected. &lt;4:0&gt;==00000==&gt; Maximum possible gain. &lt;4:0&gt;==10000==&gt; minimum possible gain. GRAY CODE! controls the resistor that affects the BW of the summer. Bits 6-7 are hard wired to vssx. Bits 5-3 are the coarse tune and bits 2-0 are fine tune</span></p>
          <p><b>Reset: </b>hex:0x11;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer2_res_gry</span><br/>
          <span class="sdescdet">adcfe_q3_summer2_res_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded maintap gain control. &lt;7:5&gt;: not connected. &lt;4:0&gt;==00000==&gt; Maximum possible gain. &lt;4:0&gt;==10000==&gt; minimum possible gain. GRAY CODE! controls the resistor that affects the BW of the summer. Bits 6-7 are hard wired to vssx. Bits 5-3 are the coarse tune and bits 2-0 are fine tune</span></p>
          <p><b>Reset: </b>hex:0x11;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer1_res_gry</span><br/>
          <span class="sdescdet">adcfe_q3_summer1_res_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded maintap gain control. &lt;7:5&gt;: not connected. &lt;4:0&gt;==00000==&gt; Maximum possible gain. &lt;4:0&gt;==10000==&gt; minimum possible gain. GRAY CODE! controls the resistor that affects the BW of the summer. Bits 6-7 are hard wired to vssx. Bits 5-3 are the coarse tune and bits 2-0 are fine tune</span></p>
          <p><b>Reset: </b>hex:0x11;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer0_res_gry</span><br/>
          <span class="sdescdet">adcfe_q3_summer0_res_gry[4:0]</span><br/>
          <span class="ldescdet">Gray coded maintap gain control. &lt;7:5&gt;: not connected. &lt;4:0&gt;==00000==&gt; Maximum possible gain. &lt;4:0&gt;==10000==&gt; minimum possible gain. GRAY CODE! controls the resistor that affects the BW of the summer. Bits 6-7 are hard wired to vssx. Bits 5-3 are the coarse tune and bits 2-0 are fine tune</span></p>
          <p><b>Reset: </b>hex:0x11;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_62DBF515C044B723" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000150</span> Register(32 bit) rxadc_q3_summer_vcasc</span><br/>
      <span class="sdescdet">rxadc_q3_summer_vcasc</span><br/>
      <span class="ldescdet">rxadc_q3_summer_vcasc
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f960</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00018888</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">adcfe_q3_summer_vcasc_bleed_en</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summer3_vcasc_bleed_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summer2_vcasc_bleed_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summer1_vcasc_bleed_trim</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summer0_vcasc_bleed_trim</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer_vcasc_bleed_en</span><br/>
          <span class="sdescdet">adcfe_q3_summer_vcasc_bleed_en[0:0]</span><br/>
          <span class="ldescdet">Controls minimum casc beed current bias. 0: Minimum current =0, 1: Minimum current =15uA</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer3_vcasc_bleed_trim</span><br/>
          <span class="sdescdet">adcfe_q3_summer3_vcasc_bleed_trim[3:0]</span><br/>
          <span class="ldescdet">Controls casccode bleeding current. 0=min, 1111=max. Typical=25uA. (minimum current is a function of the iactl_adcfe_q*_vcasbias_bleed_en register)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer2_vcasc_bleed_trim</span><br/>
          <span class="sdescdet">adcfe_q3_summer2_vcasc_bleed_trim[3:0]</span><br/>
          <span class="ldescdet">Controls casccode bleeding current. 0=min, 1111=max. Typical=25uA. (minimum current is a function of the iactl_adcfe_q*_vcasbias_bleed_en register)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer1_vcasc_bleed_trim</span><br/>
          <span class="sdescdet">adcfe_q3_summer1_vcasc_bleed_trim[3:0]</span><br/>
          <span class="ldescdet">Controls casccode bleeding current. 0=min, 1111=max. Typical=25uA. (minimum current is a function of the iactl_adcfe_q*_vcasbias_bleed_en register)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer0_vcasc_bleed_trim</span><br/>
          <span class="sdescdet">adcfe_q3_summer0_vcasc_bleed_trim[3:0]</span><br/>
          <span class="ldescdet">Controls casccode bleeding current. 0=min, 1111=max. Typical=25uA. (minimum current is a function of the iactl_adcfe_q*_vcasbias_bleed_en register)</span></p>
          <p><b>Reset: </b>hex:0x8;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B23EAD7F020957D2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000154</span> Register(32 bit) rxadc_q3_summer_ctrl0</span><br/>
      <span class="sdescdet">rxadc_q3_summer_ctrl0</span><br/>
      <span class="ldescdet">rxadc_q3_summer_ctrl0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f964</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000210</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="1">adcfe_q3_summer1_c0_en</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summer1_dfx</td>
        <td class="fldnorm" colspan="1">adcfe_q3_summer0_c0_en</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summer0_dfx</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer1_c0_en</span><br/>
          <span class="sdescdet">adcfe_q3_summer1_c0_en[0:0]</span><br/>
          <span class="ldescdet">0: Shorts output of the main tap to vcc2/2, 1: Normal</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer1_dfx</span><br/>
          <span class="sdescdet">adcfe_q3_summer1_dfx[3:0]</span><br/>
          <span class="ldescdet">Summer and NSF dfxcontrols</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer0_c0_en</span><br/>
          <span class="sdescdet">adcfe_q3_summer0_c0_en[0:0]</span><br/>
          <span class="ldescdet">0: Shorts output of the main tap to vcc2/2, 1: Normal</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer0_dfx</span><br/>
          <span class="sdescdet">adcfe_q3_summer0_dfx[3:0]</span><br/>
          <span class="ldescdet">Summer and NSF dfxcontrols</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E7ADF09C7AA5919F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000158</span> Register(32 bit) rxadc_q3_summer_ctrl1</span><br/>
      <span class="sdescdet">rxadc_q3_summer_ctrl1</span><br/>
      <span class="ldescdet">rxadc_q3_summer_ctrl1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f968</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000210</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="3">adcfe_q3_summer3_res_spare</td>
        <td class="fldnorm" colspan="3">adcfe_q3_summer2_res_spare</td>
        <td class="fldnorm" colspan="3">adcfe_q3_summer1_res_spare</td>
        <td class="fldnorm" colspan="3">adcfe_q3_summer0_res_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q3_summer3_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q3_summer3_cmfb_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q3_summer2_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q3_summer2_cmfb_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q3_summer1_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q3_summer1_cmfb_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q3_summer0_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q3_summer0_cmfb_ofc_spare</td>
        <td class="fldnorm" colspan="1">adcfe_q3_ffe_pd_b</td>
        <td class="fldnorm" colspan="1">adcfe_q3_pd_b</td>
        <td class="fldnorm" colspan="1">adcfe_q3_summer3_c0_en</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summer3_dfx</td>
        <td class="fldnorm" colspan="1">adcfe_q3_summer2_c0_en</td>
        <td class="fldnorm" colspan="4">adcfe_q3_summer2_dfx</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer3_res_spare</span><br/>
          <span class="sdescdet">adcfe_q3_summer3_res_spare[2:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer2_res_spare</span><br/>
          <span class="sdescdet">adcfe_q3_summer2_res_spare[2:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer1_res_spare</span><br/>
          <span class="sdescdet">adcfe_q3_summer1_res_spare[2:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer0_res_spare</span><br/>
          <span class="sdescdet">adcfe_q3_summer0_res_spare[2:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer3_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q3_summer3_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer3_cmfb_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q3_summer3_cmfb_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer2_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q3_summer2_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer2_cmfb_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q3_summer2_cmfb_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer1_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q3_summer1_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer1_cmfb_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q3_summer1_cmfb_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer0_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q3_summer0_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer0_cmfb_ofc_spare</span><br/>
          <span class="sdescdet">adcfe_q3_summer0_cmfb_ofc_spare[0:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_ffe_pd_b</span><br/>
          <span class="sdescdet">adcfe_q3_ffe_pd_b[0:0]</span><br/>
          <span class="ldescdet">Powers down FFE only at each q0/q1/q2/q3 quartet</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_pd_b</span><br/>
          <span class="sdescdet">adcfe_q3_pd_b[0:0]</span><br/>
          <span class="ldescdet">Full power down of each of the q0/q1/q2/q3 quartets</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer3_c0_en</span><br/>
          <span class="sdescdet">adcfe_q3_summer3_c0_en[0:0]</span><br/>
          <span class="ldescdet">0: Shorts output of the main tap to vcc2/2, 1: Normal</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer3_dfx</span><br/>
          <span class="sdescdet">adcfe_q3_summer3_dfx[3:0]</span><br/>
          <span class="ldescdet">Summer and NSF dfxcontrols</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer2_c0_en</span><br/>
          <span class="sdescdet">adcfe_q3_summer2_c0_en[0:0]</span><br/>
          <span class="ldescdet">0: Shorts output of the main tap to vcc2/2, 1: Normal</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_summer2_dfx</span><br/>
          <span class="sdescdet">adcfe_q3_summer2_dfx[3:0]</span><br/>
          <span class="ldescdet">Summer and NSF dfxcontrols</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_74CFCD2F96FAC541" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000015c</span> Register(32 bit) rxadc_q3_ffe_spare0</span><br/>
      <span class="sdescdet">rxadc_q3_ffe_spare0</span><br/>
      <span class="ldescdet">rxadc_q3_ffe_spare0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602f96c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00f00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">adcfe_q3_spare</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">adcfe_q3_spare</span><br/>
          <span class="sdescdet">adcfe_q3_spare[23:0]</span><br/>
          <span class="ldescdet"></span></p>
          <p><b>Reset: </b>hex:0xf00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_RXANA_ADC_FFE_Q1_RXANA_ADC_FFE_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
