#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri May 16 10:41:25 2025
# Process ID: 1512
# Current directory: C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/design_1_auto_us_0_synth_1
# Command line: vivado.exe -log design_1_auto_us_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_us_0.tcl
# Log file: C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/design_1_auto_us_0_synth_1/design_1_auto_us_0.vds
# Journal file: C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/design_1_auto_us_0_synth_1\vivado.jou
# Running On        :5CD322B2FW
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :AMD Ryzen 5 PRO 7530U with Radeon Graphics     
# CPU Frequency     :1996 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16442 MB
# Swap memory       :1476 MB
# Total Virtual     :17919 MB
# Available Virtual :613 MB
#-----------------------------------------------------------
source design_1_auto_us_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 486.961 ; gain = 201.320
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_us_0
Command: synth_design -top design_1_auto_us_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2528
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1379.629 ; gain = 447.973
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_top' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_axi_upsizer' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7025]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_w_upsizer' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5552]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_w_upsizer' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5552]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_a_upsizer' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3594]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_command_fifo' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:648]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_command_fifo' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:648]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_command_fifo__parameterized0' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:648]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_command_fifo__parameterized0' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:648]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_a_upsizer' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3594]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized0' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized0' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized1' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized1' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized2' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized2' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized3' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized3' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7367]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7367]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_axi_upsizer' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7025]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_top' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (0#1) [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:53]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_31_axi_upsizer does not have driver. [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7164]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_31_axic_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_31_axic_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_31_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rready in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[1] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[1] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rready in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aresetn in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aclk in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_arready in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[127] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[126] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[125] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[124] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[123] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[122] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[121] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[120] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[119] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[118] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[117] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[116] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[115] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[114] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[113] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[112] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[111] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[110] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[109] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[108] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[107] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[106] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[105] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[104] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[103] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[102] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[101] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[100] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[99] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[98] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[97] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[96] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[95] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[94] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[93] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[92] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[91] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[90] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[89] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[88] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[87] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[86] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[85] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[84] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[83] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[82] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[81] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[80] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[79] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[78] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[77] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[76] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[75] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[74] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[73] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[72] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[71] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[70] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[69] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[68] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[67] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[66] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[65] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[64] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[63] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[62] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[61] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[60] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[59] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[58] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[57] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[56] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[55] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[54] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[53] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[52] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[51] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[50] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[49] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[48] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[47] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[46] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[45] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[44] in module axi_dwidth_converter_v2_1_31_axi_upsizer is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1644.477 ; gain = 712.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1644.477 ; gain = 712.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1644.477 ; gain = 712.820
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1644.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/design_1_auto_us_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/design_1_auto_us_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1742.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1742.270 ; gain = 0.035
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1742.270 ; gain = 810.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1742.270 ; gain = 810.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/design_1_auto_us_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1742.270 ; gain = 810.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1742.270 ; gain = 810.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               94 Bit    Registers := 1     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 1     
	                8 Bit    Registers := 33    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 3     
	   2 Input   37 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 35    
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 5     
	   8 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 89    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1742.270 ; gain = 810.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1742.270 ; gain = 810.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1742.270 ; gain = 810.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 1742.270 ; gain = 810.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1742.270 ; gain = 810.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1742.270 ; gain = 810.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1742.270 ; gain = 810.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1742.270 ; gain = 810.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1742.270 ; gain = 810.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1742.270 ; gain = 810.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__1     | USE_RTL_FIFO.data_srl_reg[31] | 35     | 35         | 0      | 35      | 0      | 0      | 0      | 
|dsrl__2     | USE_RTL_FIFO.data_srl_reg[31] | 35     | 35         | 0      | 35      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     1|
|2     |LUT1    |     4|
|3     |LUT2    |    24|
|4     |LUT3    |    33|
|5     |LUT4    |    53|
|6     |LUT5    |   184|
|7     |LUT6    |   103|
|8     |SRLC32E |    34|
|9     |FDRE    |   456|
|10    |FDSE    |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1742.270 ; gain = 810.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 231 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:56 . Memory (MB): peak = 1742.270 ; gain = 712.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 1742.270 ; gain = 810.613
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1742.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1742.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: be55ca68
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 1742.270 ; gain = 1240.449
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1742.270 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/design_1_auto_us_0_synth_1/design_1_auto_us_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_auto_us_0, cache-ID = f09572503b2f234b
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1742.270 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/DevWorks_HLS/Convolution_Project/Vivado/pooling/Pooling.runs/design_1_auto_us_0_synth_1/design_1_auto_us_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_auto_us_0_utilization_synth.rpt -pb design_1_auto_us_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 16 10:42:49 2025...
