############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite "nn_accel"
set_directive_interface -mode axis -register -register_mode both "nn_accel" INPUT_STREAM
set_directive_interface -mode axis -register -register_mode both "nn_accel" OUTPUT_STREAM
