$date
	Mon May 20 20:26:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_adder_tb $end
$var wire 1 ! full_s $end
$var wire 1 " full_c_out $end
$var reg 1 # full_a $end
$var reg 1 $ full_b $end
$var reg 1 % full_c_in $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C_in $end
$var wire 1 " C_out $end
$var wire 1 ! Sum $end
$var wire 1 & st1_in1 $end
$var wire 1 ' st1_in2 $end
$var wire 1 ( st2_in1 $end
$var wire 1 ) st2_in2 $end
$var wire 1 * st2_sum $end
$var wire 1 + st2_c_out $end
$var wire 1 , st1_sum $end
$var wire 1 - st1_c_out $end
$scope module half_adder_st1 $end
$var wire 1 - c $end
$var wire 1 & in1 $end
$var wire 1 ' in2 $end
$var wire 1 , sum $end
$upscope $end
$scope module half_adder_st2 $end
$var wire 1 + c $end
$var wire 1 ( in1 $end
$var wire 1 ) in2 $end
$var wire 1 * sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
1,
0+
1*
1)
0(
0'
1&
0%
0$
1#
0"
1!
$end
#2000
1"
0!
0*
1+
1(
1%
#4000
0+
0)
0,
1-
0(
0%
1'
1$
#6000
1!
1*
1(
1%
#10000
