Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/otto/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 0a211c0cf8664a4ab15cc39178788796 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_tb_behav xil_defaultlib.mux_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel_out' [/home/otto/Documentos/SEDR/Task_1/8_to_4_multiplexer/8_to_4_multiplexer.srcs/sim_1/new/mux_tb.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.mux_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_tb_behav
