// Seed: 2131783157
module module_0 #(
    parameter id_4 = 32'd40
) (
    ._id_4(id_1),
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire [-1  <=  id_4 : id_4] id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd10,
    parameter id_9 = 32'd20
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9
);
  output wire _id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire _id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [id_9 : id_4] id_10;
  ;
  logic id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_10
  );
  parameter id_12 = 1 | -1;
endmodule
