Timing Analyzer report for FPGACode
Wed Oct  8 22:30:08 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; FPGACode                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.26        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.8%      ;
;     Processor 3            ;   3.2%      ;
;     Processor 4            ;   2.2%      ;
;     Processors 5-16        ;   1.3%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; timings.sdc   ; OK     ; Wed Oct  8 22:30:07 2025 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; main_clk ; c_pll|altpll_component|auto_generated|pll1|inclk[0] ; { c_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; main_clk                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { MAIN_CLK }                                          ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 119.82 MHz ; 119.82 MHz      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.654 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.445 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.048 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.746 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.711 ; 0.000         ;
; main_clk                                          ; 9.858 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.654 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[15]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.873      ;
; 1.705 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[15]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 7.821      ;
; 1.751 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[14]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.776      ;
; 1.800 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[13]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.727      ;
; 1.815 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[14]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 7.711      ;
; 1.851 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[13]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 7.675      ;
; 1.897 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[12]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.630      ;
; 1.946 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[11]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.581      ;
; 1.961 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[12]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 7.565      ;
; 1.997 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[11]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 7.529      ;
; 2.043 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[10]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.484      ;
; 2.092 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[9]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.435      ;
; 2.107 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[10]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 7.419      ;
; 2.143 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[9]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 7.383      ;
; 2.189 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[8]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.338      ;
; 2.238 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[7]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.289      ;
; 2.253 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[8]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 7.273      ;
; 2.289 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[7]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 7.237      ;
; 2.335 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.482     ; 7.184      ;
; 2.335 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[6]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.192      ;
; 2.384 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[5]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.143      ;
; 2.386 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.483     ; 7.132      ;
; 2.399 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[6]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 7.127      ;
; 2.435 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[5]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 7.091      ;
; 2.481 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[4]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 7.046      ;
; 2.530 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[3]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 6.997      ;
; 2.545 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[4]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 6.981      ;
; 2.581 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[3]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 6.945      ;
; 2.627 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[2]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 6.900      ;
; 2.641 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[0]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.474     ; 6.886      ;
; 2.691 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[2]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 6.835      ;
; 2.692 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[0]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.475     ; 6.834      ;
; 2.960 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.482     ; 6.559      ;
; 3.011 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.483     ; 6.507      ;
; 3.119 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[2]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.802      ;
; 3.119 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.802      ;
; 3.119 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.802      ;
; 3.119 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[6]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.802      ;
; 3.142 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.794      ;
; 3.144 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.792      ;
; 3.156 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[1]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.006      ; 6.851      ;
; 3.199 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.737      ;
; 3.205 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[2]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.716      ;
; 3.205 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.716      ;
; 3.205 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.716      ;
; 3.205 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[6]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.716      ;
; 3.207 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[1]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.005      ; 6.799      ;
; 3.210 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[2]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.726      ;
; 3.214 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.709      ;
; 3.214 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.709      ;
; 3.214 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.709      ;
; 3.214 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.709      ;
; 3.214 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.709      ;
; 3.214 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.709      ;
; 3.214 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.709      ;
; 3.215 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.708      ;
; 3.215 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.708      ;
; 3.215 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.708      ;
; 3.215 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.708      ;
; 3.215 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.708      ;
; 3.215 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.708      ;
; 3.215 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.708      ;
; 3.269 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.482     ; 6.250      ;
; 3.284 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.482     ; 6.235      ;
; 3.293 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[6]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.643      ;
; 3.317 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.619      ;
; 3.321 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[0]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.598      ;
; 3.321 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[3]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.598      ;
; 3.331 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.605      ;
; 3.344 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.576      ;
; 3.344 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.576      ;
; 3.344 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.576      ;
; 3.344 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.576      ;
; 3.344 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.576      ;
; 3.344 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.576      ;
; 3.344 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.576      ;
; 3.344 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[6]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.576      ;
; 3.344 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.576      ;
; 3.344 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.576      ;
; 3.344 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.576      ;
; 3.358 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.562      ;
; 3.358 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.562      ;
; 3.358 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.562      ;
; 3.358 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.562      ;
; 3.358 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.562      ;
; 3.358 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.562      ;
; 3.358 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.562      ;
; 3.358 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[6]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.562      ;
; 3.358 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.562      ;
; 3.358 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.562      ;
; 3.358 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.562      ;
; 3.373 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.483     ; 6.145      ;
; 3.374 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.562      ;
; 3.381 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_datain_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.564      ;
; 3.381 ; eth_tx_tb_driver:c_debug_tx3|rom_addr[3]                                                                                              ; axi4s_interconnect:c_interconnect|active_port.PORT_B                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 6.537      ;
; 3.385 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[2]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.551      ;
; 3.388 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.483     ; 6.130      ;
; 3.394 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[0]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.525      ;
; 3.394 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[3]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.525      ;
; 3.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.519      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.445 ; ringbuffer:c_eth0_rb|rd_ptr[9]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.180      ;
; 0.452 ; reset_ctrl:c_reset_ctrl|r_resetn                                       ; reset_ctrl:c_reset_ctrl|r_resetn                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; reset_ctrl:c_reset_ctrl|btn                                            ; reset_ctrl:c_reset_ctrl|btn                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT             ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ringbuffer:c_eth0_rb|in_packet                                         ; ringbuffer:c_eth0_rb|in_packet                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; reset_ctrl:c_trigger_ctrl|r_resetn                                     ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth0_rb|dropping                                          ; ringbuffer:c_eth0_rb|dropping                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ringbuffer:c_eth0_rb|rd_ptr[1]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.188      ;
; 0.454 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ringbuffer:c_eth0_rb|rd_ptr[8]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.189      ;
; 0.454 ; axi4s_interconnect:c_interconnect|active_port.PORT_D                   ; axi4s_interconnect:c_interconnect|active_port.PORT_D                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; axi4s_interconnect:c_interconnect|active_port.PORT_B                   ; axi4s_interconnect:c_interconnect|active_port.PORT_B                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; axi4s_interconnect:c_interconnect|active_port.NO_PORT                  ; axi4s_interconnect:c_interconnect|active_port.NO_PORT                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; axi4s_interconnect:c_interconnect|last_port.PORT_B                     ; axi4s_interconnect:c_interconnect|last_port.PORT_B                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; axi4s_interconnect:c_interconnect|last_port.PORT_C                     ; axi4s_interconnect:c_interconnect|last_port.PORT_C                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.456 ; ringbuffer:c_eth0_rb|rd_ptr[0]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.191      ;
; 0.464 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                    ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.481 ; axi4s_interconnect:c_interconnect|PA_TX_tdata_reg[7]                   ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.248      ;
; 0.482 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.200      ;
; 0.485 ; axi4s_interconnect:c_interconnect|PA_TX_tdata_reg[3]                   ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 1.251      ;
; 0.491 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.222      ;
; 0.491 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.222      ;
; 0.493 ; axi4s_interconnect:c_interconnect|PA_TX_tdata_reg[3]                   ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.260      ;
; 0.494 ; axi4s_interconnect:c_interconnect|PA_TX_tdata_reg[1]                   ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.261      ;
; 0.496 ; ringbuffer:c_eth0_rb|rd_ptr[2]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.232      ;
; 0.501 ; reset_ctrl:c_trigger_ctrl|btn_sync1                                    ; reset_ctrl:c_trigger_ctrl|btn_sync2                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ringbuffer:c_eth0_rb|out_ready_phase                                   ; ringbuffer:c_eth0_rb|m_axis_tvalid_i                                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; reset_ctrl:c_reset_ctrl|btn_sync1                                      ; reset_ctrl:c_reset_ctrl|btn_sync2                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.507 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; reset_ctrl:c_reset_ctrl|btn                                            ; reset_ctrl:c_reset_ctrl|r_resetn                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.515 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.808      ;
; 0.517 ; reset_ctrl:c_reset_ctrl|btn_sync2                                      ; reset_ctrl:c_reset_ctrl|btn                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.811      ;
; 0.517 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.809      ;
; 0.525 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|last_btn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.525 ; reset_ctrl:c_reset_ctrl|btn                                            ; reset_ctrl:c_reset_ctrl|last_btn                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.533 ; ringbuffer:c_eth0_rb|wr_ptr[0]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 1.293      ;
; 0.535 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.535 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.547 ; ringbuffer:c_eth0_rb|rd_ptr[6]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.283      ;
; 0.551 ; ringbuffer:c_eth0_rb|wr_ptr[2]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 1.311      ;
; 0.613 ; ringbuffer:c_eth0_rb|wr_ptr[5]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 1.373      ;
; 0.632 ; eth_tx_tb_driver:c_debug_tx1|enable_prev                               ; eth_tx_tb_driver:c_debug_tx1|enable_rising                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.642 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.649 ; ringbuffer:c_eth0_rb|wr_ptr[3]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 1.409      ;
; 0.650 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[7]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.942      ;
; 0.657 ; ringbuffer:c_eth0_rb|wr_ptr[1]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 1.417      ;
; 0.668 ; ringbuffer:c_eth0_rb|occ_words[6]                                      ; ringbuffer:c_eth0_rb|sop_occ[6]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.960      ;
; 0.669 ; ringbuffer:c_eth0_rb|occ_words[2]                                      ; ringbuffer:c_eth0_rb|sop_occ[2]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.961      ;
; 0.670 ; ringbuffer:c_eth0_rb|occ_words[4]                                      ; ringbuffer:c_eth0_rb|sop_occ[4]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.962      ;
; 0.673 ; ringbuffer:c_eth0_rb|occ_words[8]                                      ; ringbuffer:c_eth0_rb|sop_occ[8]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.965      ;
; 0.675 ; ringbuffer:c_eth0_rb|wr_ptr[4]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 1.435      ;
; 0.675 ; ringbuffer:c_eth0_rb|wr_ptr[3]                                         ; ringbuffer:c_eth0_rb|sop_ptr[3]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.968      ;
; 0.686 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.978      ;
; 0.690 ; reset_ctrl:c_trigger_ctrl|last_btn                                     ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.983      ;
; 0.697 ; ringbuffer:c_eth0_rb|wr_ptr[9]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 1.457      ;
; 0.699 ; ringbuffer:c_eth0_rb|occ_words[10]                                     ; ringbuffer:c_eth0_rb|sop_occ[10]                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; ringbuffer:c_eth0_rb|occ_words[9]                                      ; ringbuffer:c_eth0_rb|sop_occ[9]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.700 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.431      ;
; 0.700 ; ringbuffer:c_eth0_rb|sop_ptr[5]                                        ; ringbuffer:c_eth0_rb|wr_ptr[5]                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; ringbuffer:c_eth0_rb|sop_ptr[3]                                        ; ringbuffer:c_eth0_rb|wr_ptr[3]                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.711 ; ringbuffer:c_eth0_rb|occ_words[5]                                      ; ringbuffer:c_eth0_rb|sop_occ[5]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.003      ;
; 0.714 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.006      ;
; 0.714 ; ringbuffer:c_eth0_rb|wr_ptr[10]                                        ; ringbuffer:c_eth0_rb|sop_ptr[10]                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.008      ;
; 0.714 ; eth_tx_tb_driver:c_debug_tx3|tx_active                                 ; axi4s_interconnect:c_interconnect|PA_TX_tvalid_reg                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.006      ;
; 0.719 ; ringbuffer:c_eth0_rb|wr_ptr[6]                                         ; ringbuffer:c_eth0_rb|sop_ptr[6]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.013      ;
; 0.720 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.438      ;
; 0.724 ; ringbuffer:c_eth0_rb|occ_words[1]                                      ; ringbuffer:c_eth0_rb|sop_occ[1]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.016      ;
; 0.724 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.740 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.471      ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.048 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.869      ;
; 6.048 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.869      ;
; 6.048 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.869      ;
; 6.048 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.869      ;
; 6.048 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.869      ;
; 6.048 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.869      ;
; 6.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.861      ;
; 6.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[2]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.861      ;
; 6.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.861      ;
; 6.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[8]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.861      ;
; 6.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.861      ;
; 6.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.861      ;
; 6.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.861      ;
; 6.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[4]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.861      ;
; 6.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.861      ;
; 6.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.861      ;
; 6.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.861      ;
; 6.169 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 3.739      ;
; 6.309 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 3.584      ;
; 6.309 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 3.584      ;
; 6.309 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 3.584      ;
; 6.309 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 3.584      ;
; 6.309 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 3.584      ;
; 6.309 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 3.584      ;
; 6.309 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 3.584      ;
; 6.309 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 3.584      ;
; 6.309 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 3.584      ;
; 6.309 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 3.584      ;
; 6.309 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 3.584      ;
; 6.309 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 3.584      ;
; 6.316 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.601      ;
; 6.316 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.601      ;
; 6.316 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.601      ;
; 6.316 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.601      ;
; 6.316 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.601      ;
; 6.316 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.601      ;
; 6.316 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.601      ;
; 6.485 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 3.407      ;
; 6.485 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 3.407      ;
; 6.485 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 3.407      ;
; 6.485 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 3.407      ;
; 6.485 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 3.407      ;
; 6.485 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 3.407      ;
; 6.485 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 3.407      ;
; 6.485 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[6]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 3.407      ;
; 6.485 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 3.407      ;
; 6.485 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 3.407      ;
; 6.485 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 3.407      ;
; 6.508 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.396      ;
; 6.508 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.396      ;
; 6.508 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.396      ;
; 6.508 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.396      ;
; 6.508 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.396      ;
; 6.508 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.396      ;
; 6.508 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.396      ;
; 6.529 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 3.361      ;
; 6.529 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 3.361      ;
; 6.529 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 3.361      ;
; 6.529 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 3.361      ;
; 6.529 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 3.361      ;
; 6.529 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 3.361      ;
; 6.529 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 3.361      ;
; 6.551 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 3.357      ;
; 6.551 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 3.357      ;
; 6.551 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 3.357      ;
; 6.551 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 3.357      ;
; 6.551 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 3.357      ;
; 6.599 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 3.282      ;
; 6.599 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 3.282      ;
; 6.599 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 3.282      ;
; 6.599 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 3.282      ;
; 6.599 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 3.282      ;
; 6.599 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 3.282      ;
; 6.599 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 3.282      ;
; 6.599 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 3.282      ;
; 6.599 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 3.282      ;
; 6.599 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 3.282      ;
; 6.599 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 3.282      ;
; 6.610 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[20]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.307      ;
; 6.610 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[19]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.307      ;
; 6.610 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[18]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.307      ;
; 6.610 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[17]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.307      ;
; 6.610 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.307      ;
; 6.610 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.307      ;
; 6.610 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.307      ;
; 6.610 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.307      ;
; 6.610 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.307      ;
; 6.610 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.307      ;
; 6.610 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.307      ;
; 6.614 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.266      ;
; 6.614 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.266      ;
; 6.614 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.266      ;
; 6.614 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.266      ;
; 6.614 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.266      ;
; 6.614 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.266      ;
; 6.614 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.266      ;
; 6.614 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.266      ;
; 6.614 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[6]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.266      ;
; 6.614 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.266      ;
; 6.614 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.266      ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.746 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.038      ;
; 1.746 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.038      ;
; 1.746 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.038      ;
; 1.746 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.038      ;
; 2.064 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.323      ;
; 2.064 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.323      ;
; 2.064 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.323      ;
; 2.064 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.323      ;
; 2.066 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[7]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.327      ;
; 2.066 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.327      ;
; 2.066 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.327      ;
; 2.066 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.327      ;
; 2.066 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.327      ;
; 2.066 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.327      ;
; 2.066 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.327      ;
; 2.066 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.327      ;
; 2.066 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_valid                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.327      ;
; 2.066 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.327      ;
; 2.683 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.948      ;
; 2.683 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.948      ;
; 2.683 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.948      ;
; 2.683 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.948      ;
; 2.683 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.948      ;
; 2.683 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.948      ;
; 2.683 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.948      ;
; 2.683 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.948      ;
; 2.683 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[6]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.948      ;
; 2.683 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.948      ;
; 2.683 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.948      ;
; 2.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.968      ;
; 2.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.968      ;
; 2.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.968      ;
; 2.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.968      ;
; 2.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.968      ;
; 2.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.968      ;
; 2.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.968      ;
; 2.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.968      ;
; 2.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.968      ;
; 2.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.968      ;
; 2.702 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.968      ;
; 2.726 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[20]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.030      ;
; 2.726 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[19]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.030      ;
; 2.726 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[18]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.030      ;
; 2.726 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[17]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.030      ;
; 2.726 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.030      ;
; 2.726 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.030      ;
; 2.726 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.030      ;
; 2.726 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.030      ;
; 2.726 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.030      ;
; 2.726 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.030      ;
; 2.726 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.030      ;
; 2.766 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.048      ;
; 2.766 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.048      ;
; 2.766 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.048      ;
; 2.766 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.048      ;
; 2.766 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.048      ;
; 2.809 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 3.072      ;
; 2.809 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 3.072      ;
; 2.809 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 3.072      ;
; 2.809 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 3.072      ;
; 2.809 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 3.072      ;
; 2.809 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 3.072      ;
; 2.809 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 3.072      ;
; 2.818 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.096      ;
; 2.818 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.096      ;
; 2.818 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.096      ;
; 2.818 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.096      ;
; 2.818 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.096      ;
; 2.818 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.096      ;
; 2.818 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.096      ;
; 2.824 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.089      ;
; 2.824 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.089      ;
; 2.824 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.089      ;
; 2.824 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.089      ;
; 2.824 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.089      ;
; 2.824 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.089      ;
; 2.824 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.089      ;
; 2.824 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[6]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.089      ;
; 2.824 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.089      ;
; 2.824 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.089      ;
; 2.824 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.089      ;
; 2.938 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.217      ;
; 2.938 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.217      ;
; 2.938 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.217      ;
; 2.938 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.217      ;
; 2.938 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.217      ;
; 2.938 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.217      ;
; 2.938 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.217      ;
; 2.938 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.217      ;
; 2.938 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.217      ;
; 2.938 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.217      ;
; 2.938 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.217      ;
; 2.938 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.217      ;
; 2.988 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.292      ;
; 2.988 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.292      ;
; 2.988 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.292      ;
; 2.988 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.292      ;
; 2.988 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.292      ;
; 2.988 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.292      ;
; 2.988 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.292      ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.675 ns




+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 131.01 MHz ; 131.01 MHz      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.367 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.256 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.564 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.678 ; 0.000         ;
; main_clk                                          ; 9.855 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.367 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[15]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 7.217      ;
; 2.418 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[15]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.419     ; 7.165      ;
; 2.493 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[13]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 7.091      ;
; 2.532 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[14]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 7.052      ;
; 2.544 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[13]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.419     ; 7.039      ;
; 2.583 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[14]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.419     ; 7.000      ;
; 2.619 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[11]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 6.965      ;
; 2.658 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[12]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 6.926      ;
; 2.670 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[11]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.419     ; 6.913      ;
; 2.709 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[12]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.419     ; 6.874      ;
; 2.745 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[9]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 6.839      ;
; 2.784 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[10]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 6.800      ;
; 2.796 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[9]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.419     ; 6.787      ;
; 2.835 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[10]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.419     ; 6.748      ;
; 2.871 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[7]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 6.713      ;
; 2.910 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[8]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 6.674      ;
; 2.922 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[7]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.419     ; 6.661      ;
; 2.927 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.425     ; 6.650      ;
; 2.961 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[8]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.419     ; 6.622      ;
; 2.978 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.426     ; 6.598      ;
; 2.997 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[5]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 6.587      ;
; 3.036 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[6]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 6.548      ;
; 3.048 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[5]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.419     ; 6.535      ;
; 3.087 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[6]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.419     ; 6.496      ;
; 3.123 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[3]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 6.461      ;
; 3.162 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[4]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 6.422      ;
; 3.174 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[3]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.419     ; 6.409      ;
; 3.183 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[0]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 6.401      ;
; 3.183 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[2]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.418     ; 6.401      ;
; 3.213 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[4]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.419     ; 6.370      ;
; 3.234 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[0]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.419     ; 6.349      ;
; 3.234 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[2]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.419     ; 6.349      ;
; 3.470 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.425     ; 6.107      ;
; 3.521 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.426     ; 6.055      ;
; 3.543 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 6.400      ;
; 3.576 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 6.367      ;
; 3.595 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[2]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.335      ;
; 3.595 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.335      ;
; 3.595 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.335      ;
; 3.595 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[6]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.335      ;
; 3.614 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.320      ;
; 3.614 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.320      ;
; 3.614 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.320      ;
; 3.614 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.320      ;
; 3.614 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.320      ;
; 3.614 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.320      ;
; 3.614 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.320      ;
; 3.617 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.317      ;
; 3.617 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.317      ;
; 3.617 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.317      ;
; 3.617 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.317      ;
; 3.617 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.317      ;
; 3.617 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.317      ;
; 3.617 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.317      ;
; 3.623 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 6.320      ;
; 3.633 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[2]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 6.310      ;
; 3.675 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[6]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 6.268      ;
; 3.677 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[2]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.253      ;
; 3.677 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.253      ;
; 3.677 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.253      ;
; 3.677 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[6]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.253      ;
; 3.681 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[1]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.036      ; 6.357      ;
; 3.732 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[1]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.035      ; 6.305      ;
; 3.757 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.174      ;
; 3.757 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.174      ;
; 3.757 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.174      ;
; 3.757 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.174      ;
; 3.757 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.174      ;
; 3.757 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.174      ;
; 3.757 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.174      ;
; 3.757 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[6]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.174      ;
; 3.757 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.174      ;
; 3.757 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.174      ;
; 3.757 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.174      ;
; 3.772 ; eth_tx_tb_driver:c_debug_tx3|rom_addr[3]                                                                                              ; axi4s_interconnect:c_interconnect|active_port.PORT_B                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.153      ;
; 3.782 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.425     ; 5.795      ;
; 3.787 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[0]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.141      ;
; 3.787 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[3]                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.141      ;
; 3.790 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.141      ;
; 3.790 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.141      ;
; 3.790 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.141      ;
; 3.790 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.141      ;
; 3.790 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.141      ;
; 3.790 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.141      ;
; 3.790 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.141      ;
; 3.790 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[6]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.141      ;
; 3.790 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.141      ;
; 3.790 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.141      ;
; 3.790 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.141      ;
; 3.792 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 6.151      ;
; 3.801 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.133      ;
; 3.801 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.133      ;
; 3.801 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.133      ;
; 3.801 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.133      ;
; 3.801 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.133      ;
; 3.801 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.133      ;
; 3.801 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.133      ;
; 3.803 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.425     ; 5.774      ;
; 3.803 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[10]                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.126      ;
; 3.810 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_datain_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.139      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.400 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT             ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; reset_ctrl:c_trigger_ctrl|r_resetn                                     ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; reset_ctrl:c_reset_ctrl|r_resetn                                       ; reset_ctrl:c_reset_ctrl|r_resetn                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; reset_ctrl:c_reset_ctrl|btn                                            ; reset_ctrl:c_reset_ctrl|btn                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth0_rb|dropping                                          ; ringbuffer:c_eth0_rb|dropping                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ringbuffer:c_eth0_rb|in_packet                                         ; ringbuffer:c_eth0_rb|in_packet                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; axi4s_interconnect:c_interconnect|active_port.PORT_D                   ; axi4s_interconnect:c_interconnect|active_port.PORT_D                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; axi4s_interconnect:c_interconnect|active_port.PORT_B                   ; axi4s_interconnect:c_interconnect|active_port.PORT_B                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; axi4s_interconnect:c_interconnect|active_port.NO_PORT                  ; axi4s_interconnect:c_interconnect|active_port.NO_PORT                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; axi4s_interconnect:c_interconnect|last_port.PORT_B                     ; axi4s_interconnect:c_interconnect|last_port.PORT_B                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; axi4s_interconnect:c_interconnect|last_port.PORT_C                     ; axi4s_interconnect:c_interconnect|last_port.PORT_C                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                    ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.417 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.424 ; ringbuffer:c_eth0_rb|rd_ptr[9]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.079      ;
; 0.431 ; ringbuffer:c_eth0_rb|rd_ptr[0]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.086      ;
; 0.432 ; ringbuffer:c_eth0_rb|rd_ptr[8]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.087      ;
; 0.433 ; ringbuffer:c_eth0_rb|rd_ptr[1]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.088      ;
; 0.451 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.093      ;
; 0.460 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.113      ;
; 0.460 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.113      ;
; 0.461 ; axi4s_interconnect:c_interconnect|PA_TX_tdata_reg[7]                   ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.145      ;
; 0.463 ; ringbuffer:c_eth0_rb|rd_ptr[2]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.119      ;
; 0.464 ; axi4s_interconnect:c_interconnect|PA_TX_tdata_reg[3]                   ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.147      ;
; 0.469 ; axi4s_interconnect:c_interconnect|PA_TX_tdata_reg[3]                   ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.153      ;
; 0.470 ; reset_ctrl:c_trigger_ctrl|btn_sync1                                    ; reset_ctrl:c_trigger_ctrl|btn_sync2                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ringbuffer:c_eth0_rb|out_ready_phase                                   ; ringbuffer:c_eth0_rb|m_axis_tvalid_i                                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.472 ; reset_ctrl:c_reset_ctrl|btn_sync1                                      ; reset_ctrl:c_reset_ctrl|btn_sync2                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; reset_ctrl:c_reset_ctrl|btn                                            ; reset_ctrl:c_reset_ctrl|r_resetn                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.473 ; axi4s_interconnect:c_interconnect|PA_TX_tdata_reg[1]                   ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.157      ;
; 0.478 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.483 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.483 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.485 ; reset_ctrl:c_reset_ctrl|btn_sync2                                      ; reset_ctrl:c_reset_ctrl|btn                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.753      ;
; 0.486 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.753      ;
; 0.494 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|last_btn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.762      ;
; 0.495 ; reset_ctrl:c_reset_ctrl|btn                                            ; reset_ctrl:c_reset_ctrl|last_btn                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.763      ;
; 0.496 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.763      ;
; 0.499 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.766      ;
; 0.500 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.767      ;
; 0.503 ; ringbuffer:c_eth0_rb|wr_ptr[0]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.181      ;
; 0.514 ; ringbuffer:c_eth0_rb|rd_ptr[6]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.170      ;
; 0.530 ; ringbuffer:c_eth0_rb|wr_ptr[2]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.208      ;
; 0.585 ; eth_tx_tb_driver:c_debug_tx1|enable_prev                               ; eth_tx_tb_driver:c_debug_tx1|enable_rising                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.852      ;
; 0.598 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.604 ; ringbuffer:c_eth0_rb|wr_ptr[5]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.282      ;
; 0.607 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[7]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.874      ;
; 0.618 ; reset_ctrl:c_trigger_ctrl|last_btn                                     ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.886      ;
; 0.620 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.887      ;
; 0.621 ; ringbuffer:c_eth0_rb|occ_words[6]                                      ; ringbuffer:c_eth0_rb|sop_occ[6]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.888      ;
; 0.621 ; ringbuffer:c_eth0_rb|occ_words[2]                                      ; ringbuffer:c_eth0_rb|sop_occ[2]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.888      ;
; 0.623 ; ringbuffer:c_eth0_rb|occ_words[4]                                      ; ringbuffer:c_eth0_rb|sop_occ[4]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.890      ;
; 0.624 ; ringbuffer:c_eth0_rb|wr_ptr[4]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.302      ;
; 0.627 ; ringbuffer:c_eth0_rb|occ_words[8]                                      ; ringbuffer:c_eth0_rb|sop_occ[8]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.893      ;
; 0.629 ; ringbuffer:c_eth0_rb|wr_ptr[3]                                         ; ringbuffer:c_eth0_rb|sop_ptr[3]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.896      ;
; 0.632 ; ringbuffer:c_eth0_rb|occ_words[5]                                      ; ringbuffer:c_eth0_rb|sop_occ[5]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.899      ;
; 0.633 ; ringbuffer:c_eth0_rb|wr_ptr[10]                                        ; ringbuffer:c_eth0_rb|sop_ptr[10]                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.902      ;
; 0.635 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.288      ;
; 0.636 ; ringbuffer:c_eth0_rb|wr_ptr[6]                                         ; ringbuffer:c_eth0_rb|sop_ptr[6]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.905      ;
; 0.643 ; ringbuffer:c_eth0_rb|occ_words[1]                                      ; ringbuffer:c_eth0_rb|sop_occ[1]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.909      ;
; 0.645 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.647 ; ringbuffer:c_eth0_rb|sop_ptr[5]                                        ; ringbuffer:c_eth0_rb|wr_ptr[5]                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; ringbuffer:c_eth0_rb|sop_ptr[3]                                        ; ringbuffer:c_eth0_rb|wr_ptr[3]                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.649 ; ringbuffer:c_eth0_rb|wr_ptr[3]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.327      ;
; 0.650 ; ringbuffer:c_eth0_rb|wr_ptr[1]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.328      ;
; 0.651 ; ringbuffer:c_eth0_rb|occ_words[10]                                     ; ringbuffer:c_eth0_rb|sop_occ[10]                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.917      ;
; 0.652 ; ringbuffer:c_eth0_rb|occ_words[9]                                      ; ringbuffer:c_eth0_rb|sop_occ[9]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.918      ;
; 0.661 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.928      ;
; 0.661 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.303      ;
; 0.669 ; ringbuffer:c_eth0_rb|wr_ptr[9]                                         ; ringbuffer:c_eth0_rb|sop_ptr[9]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.938      ;
; 0.670 ; eth_tx_tb_driver:c_debug_tx3|tx_active                                 ; axi4s_interconnect:c_interconnect|PA_TX_tvalid_reg                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.937      ;
; 0.672 ; ringbuffer:c_eth0_rb|wr_ptr[0]                                         ; ringbuffer:c_eth0_rb|sop_ptr[0]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.941      ;
; 0.676 ; ringbuffer:c_eth0_rb|wr_ptr[4]                                         ; ringbuffer:c_eth0_rb|sop_ptr[4]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.945      ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.256 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.676      ;
; 6.256 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.676      ;
; 6.256 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.676      ;
; 6.256 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.676      ;
; 6.256 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.676      ;
; 6.256 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.676      ;
; 6.265 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.668      ;
; 6.265 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[2]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.668      ;
; 6.265 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.668      ;
; 6.265 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[8]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.668      ;
; 6.265 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.668      ;
; 6.265 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.668      ;
; 6.265 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.668      ;
; 6.265 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[4]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.668      ;
; 6.265 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.668      ;
; 6.265 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.668      ;
; 6.265 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.668      ;
; 6.394 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.526      ;
; 6.518 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.389      ;
; 6.518 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.389      ;
; 6.518 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.389      ;
; 6.518 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.389      ;
; 6.518 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.389      ;
; 6.518 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.389      ;
; 6.518 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.389      ;
; 6.518 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.389      ;
; 6.518 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.389      ;
; 6.518 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.389      ;
; 6.518 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.389      ;
; 6.518 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.389      ;
; 6.523 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.410      ;
; 6.523 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.410      ;
; 6.523 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.410      ;
; 6.523 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.410      ;
; 6.523 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.410      ;
; 6.523 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.410      ;
; 6.523 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.410      ;
; 6.692 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.215      ;
; 6.692 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.215      ;
; 6.692 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.215      ;
; 6.692 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.215      ;
; 6.692 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.215      ;
; 6.692 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.215      ;
; 6.692 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.215      ;
; 6.692 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[6]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.215      ;
; 6.692 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.215      ;
; 6.692 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.215      ;
; 6.692 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.215      ;
; 6.716 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.203      ;
; 6.716 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.203      ;
; 6.716 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.203      ;
; 6.716 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.203      ;
; 6.716 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.203      ;
; 6.716 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.203      ;
; 6.716 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.203      ;
; 6.736 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.170      ;
; 6.736 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.170      ;
; 6.736 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.170      ;
; 6.736 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.170      ;
; 6.736 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.170      ;
; 6.736 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.170      ;
; 6.736 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.170      ;
; 6.751 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.168      ;
; 6.751 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.168      ;
; 6.751 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.168      ;
; 6.751 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.168      ;
; 6.751 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.168      ;
; 6.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[20]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.138      ;
; 6.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[19]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.138      ;
; 6.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[18]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.138      ;
; 6.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[17]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.138      ;
; 6.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.138      ;
; 6.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.138      ;
; 6.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.138      ;
; 6.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.138      ;
; 6.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.138      ;
; 6.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.138      ;
; 6.794 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.138      ;
; 6.810 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.086      ;
; 6.810 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.086      ;
; 6.810 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.086      ;
; 6.810 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.086      ;
; 6.810 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.086      ;
; 6.810 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.086      ;
; 6.810 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.086      ;
; 6.810 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.086      ;
; 6.810 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.086      ;
; 6.810 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.086      ;
; 6.810 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.086      ;
; 6.831 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.066      ;
; 6.831 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.066      ;
; 6.831 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.066      ;
; 6.831 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.066      ;
; 6.831 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.066      ;
; 6.831 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.066      ;
; 6.831 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.066      ;
; 6.831 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.066      ;
; 6.831 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[6]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.066      ;
; 6.831 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.066      ;
; 6.831 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 3.066      ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.564 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.833      ;
; 1.564 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.833      ;
; 1.564 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.833      ;
; 1.564 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.833      ;
; 1.853 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[7]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.094      ;
; 1.853 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.094      ;
; 1.853 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.094      ;
; 1.853 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.094      ;
; 1.853 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.094      ;
; 1.853 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.094      ;
; 1.853 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.094      ;
; 1.853 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.094      ;
; 1.853 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_valid                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.094      ;
; 1.853 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.090      ;
; 1.853 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.090      ;
; 1.853 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.094      ;
; 1.853 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.090      ;
; 1.853 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.090      ;
; 2.402 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.647      ;
; 2.402 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.647      ;
; 2.402 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.647      ;
; 2.402 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.647      ;
; 2.402 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.647      ;
; 2.402 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.647      ;
; 2.402 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.647      ;
; 2.402 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.647      ;
; 2.402 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[6]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.647      ;
; 2.402 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.647      ;
; 2.402 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.647      ;
; 2.416 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.660      ;
; 2.416 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.660      ;
; 2.416 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.660      ;
; 2.416 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.660      ;
; 2.416 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.660      ;
; 2.416 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.660      ;
; 2.416 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.660      ;
; 2.416 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.660      ;
; 2.416 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.660      ;
; 2.416 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.660      ;
; 2.416 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.660      ;
; 2.430 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[20]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.711      ;
; 2.430 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[19]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.711      ;
; 2.430 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[18]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.711      ;
; 2.430 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[17]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.711      ;
; 2.430 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.711      ;
; 2.430 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.711      ;
; 2.430 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.711      ;
; 2.430 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.711      ;
; 2.430 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.711      ;
; 2.430 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.711      ;
; 2.430 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.711      ;
; 2.481 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.739      ;
; 2.481 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.739      ;
; 2.481 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.739      ;
; 2.481 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.739      ;
; 2.481 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.739      ;
; 2.514 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.758      ;
; 2.514 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.758      ;
; 2.514 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.758      ;
; 2.514 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.758      ;
; 2.514 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.758      ;
; 2.514 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.758      ;
; 2.514 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.758      ;
; 2.519 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.776      ;
; 2.519 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.776      ;
; 2.519 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.776      ;
; 2.519 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.776      ;
; 2.519 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.776      ;
; 2.519 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.776      ;
; 2.519 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.776      ;
; 2.534 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.779      ;
; 2.534 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.779      ;
; 2.534 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.779      ;
; 2.534 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.779      ;
; 2.534 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.779      ;
; 2.534 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.779      ;
; 2.534 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.779      ;
; 2.534 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[6]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.779      ;
; 2.534 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.779      ;
; 2.534 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.779      ;
; 2.534 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.779      ;
; 2.633 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.888      ;
; 2.633 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.888      ;
; 2.633 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.888      ;
; 2.633 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.888      ;
; 2.633 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.888      ;
; 2.633 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.888      ;
; 2.633 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.888      ;
; 2.633 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.888      ;
; 2.633 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.888      ;
; 2.633 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.888      ;
; 2.633 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.888      ;
; 2.633 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.888      ;
; 2.669 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.951      ;
; 2.669 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.951      ;
; 2.669 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.951      ;
; 2.669 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.951      ;
; 2.669 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.951      ;
; 2.669 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.951      ;
; 2.669 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.951      ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.926 ns




+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.572 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.148 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.174 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.738 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.733 ; 0.000         ;
; main_clk                                          ; 9.423 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.572 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[15]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.195      ;
; 6.576 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[14]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.191      ;
; 6.578 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[15]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 3.188      ;
; 6.582 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[14]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 3.184      ;
; 6.640 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[13]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.127      ;
; 6.644 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[12]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.123      ;
; 6.646 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[13]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 3.120      ;
; 6.650 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[12]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 3.116      ;
; 6.708 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[11]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.059      ;
; 6.712 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[10]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 3.055      ;
; 6.714 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[11]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 3.052      ;
; 6.718 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[10]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 3.048      ;
; 6.776 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[9]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 2.991      ;
; 6.780 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[8]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 2.987      ;
; 6.782 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[9]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 2.984      ;
; 6.786 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[8]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 2.980      ;
; 6.844 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[7]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 2.923      ;
; 6.848 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[6]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 2.919      ;
; 6.850 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[7]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 2.916      ;
; 6.854 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[6]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 2.912      ;
; 6.910 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.228     ; 2.849      ;
; 6.912 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[5]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 2.855      ;
; 6.916 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.229     ; 2.842      ;
; 6.916 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[4]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 2.851      ;
; 6.918 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[5]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 2.848      ;
; 6.922 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[4]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 2.844      ;
; 6.980 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[3]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 2.787      ;
; 6.981 ; eth_tx_tb_driver:c_debug_tx2|rom_addr[5]                                                                                              ; axi4s_interconnect:c_interconnect|PA_TX_tdata_reg[2]                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.975      ;
; 6.984 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[2]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 2.783      ;
; 6.986 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[3]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 2.780      ;
; 6.990 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[2]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 2.776      ;
; 6.998 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.958      ;
; 7.016 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[2]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.935      ;
; 7.016 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[4]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.935      ;
; 7.016 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[5]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.935      ;
; 7.016 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[6]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.935      ;
; 7.019 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[10]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.931      ;
; 7.045 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[2]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.906      ;
; 7.045 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[4]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.906      ;
; 7.045 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[5]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.906      ;
; 7.045 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[6]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.906      ;
; 7.046 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[10]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.904      ;
; 7.071 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[0]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 2.696      ;
; 7.076 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.878      ;
; 7.076 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.878      ;
; 7.076 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.878      ;
; 7.076 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.878      ;
; 7.076 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.878      ;
; 7.076 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.878      ;
; 7.076 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.878      ;
; 7.077 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; ringbuffer:c_eth0_rb|pkt_count[0]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 2.689      ;
; 7.083 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.871      ;
; 7.083 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.871      ;
; 7.083 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.871      ;
; 7.083 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.871      ;
; 7.083 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.871      ;
; 7.083 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.871      ;
; 7.083 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]                                                                        ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.871      ;
; 7.086 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[0]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.863      ;
; 7.086 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[3]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.863      ;
; 7.087 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.869      ;
; 7.089 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.867      ;
; 7.091 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[2]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.865      ;
; 7.093 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.856      ;
; 7.093 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.856      ;
; 7.093 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.856      ;
; 7.093 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.856      ;
; 7.093 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.856      ;
; 7.093 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.856      ;
; 7.093 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.856      ;
; 7.093 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[6]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.856      ;
; 7.093 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.856      ;
; 7.093 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.856      ;
; 7.093 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.856      ;
; 7.100 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[8]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.850      ;
; 7.101 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[7]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.849      ;
; 7.107 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[9]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.843      ;
; 7.109 ; ringbuffer:c_eth0_rb|occ_words[4]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[1]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.841      ;
; 7.115 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.841      ;
; 7.115 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[0]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.834      ;
; 7.115 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[3]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.834      ;
; 7.118 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.228     ; 2.641      ;
; 7.124 ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.229     ; 2.634      ;
; 7.127 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[8]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.823      ;
; 7.128 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[7]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.822      ;
; 7.129 ; ringbuffer:c_eth0_rb|occ_words[7]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[10]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.822      ;
; 7.134 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[9]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.816      ;
; 7.136 ; ringbuffer:c_eth0_rb|occ_words[5]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[1]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.814      ;
; 7.142 ; ringbuffer:c_eth0_rb|occ_words[9]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[2]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.810      ;
; 7.142 ; ringbuffer:c_eth0_rb|occ_words[9]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[4]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.810      ;
; 7.142 ; ringbuffer:c_eth0_rb|occ_words[9]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[5]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.810      ;
; 7.142 ; ringbuffer:c_eth0_rb|occ_words[9]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[6]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.810      ;
; 7.146 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[5]                                                                     ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.810      ;
; 7.146 ; ringbuffer:c_eth0_rb|occ_words[7]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[2]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.806      ;
; 7.146 ; ringbuffer:c_eth0_rb|occ_words[7]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[4]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.806      ;
; 7.146 ; ringbuffer:c_eth0_rb|occ_words[7]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[5]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.806      ;
; 7.146 ; ringbuffer:c_eth0_rb|occ_words[7]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[6]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.806      ;
; 7.152 ; ringbuffer:c_eth0_rb|occ_words[9]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[10]                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.799      ;
; 7.155 ; ringbuffer:c_eth0_rb|occ_words[8]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[2]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.797      ;
; 7.155 ; ringbuffer:c_eth0_rb|occ_words[8]                                                                                                     ; ringbuffer:c_eth0_rb|occ_words[4]                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.797      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.148 ; ringbuffer:c_eth0_rb|rd_ptr[9]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.480      ;
; 0.156 ; ringbuffer:c_eth0_rb|rd_ptr[8]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.488      ;
; 0.161 ; ringbuffer:c_eth0_rb|rd_ptr[0]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.493      ;
; 0.161 ; ringbuffer:c_eth0_rb|rd_ptr[1]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.493      ;
; 0.162 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.483      ;
; 0.162 ; ringbuffer:c_eth0_rb|rd_ptr[2]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.495      ;
; 0.172 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.499      ;
; 0.174 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.501      ;
; 0.180 ; axi4s_interconnect:c_interconnect|PA_TX_tdata_reg[3]                   ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.524      ;
; 0.182 ; ringbuffer:c_eth0_rb|rd_ptr[6]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~portb_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.515      ;
; 0.183 ; axi4s_interconnect:c_interconnect|PA_TX_tdata_reg[7]                   ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.528      ;
; 0.185 ; axi4s_interconnect:c_interconnect|PA_TX_tdata_reg[3]                   ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.530      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT             ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ringbuffer:c_eth0_rb|in_packet                                         ; ringbuffer:c_eth0_rb|in_packet                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reset_ctrl:c_trigger_ctrl|r_resetn                                     ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reset_ctrl:c_reset_ctrl|r_resetn                                       ; reset_ctrl:c_reset_ctrl|r_resetn                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reset_ctrl:c_reset_ctrl|btn                                            ; reset_ctrl:c_reset_ctrl|btn                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ringbuffer:c_eth0_rb|dropping                                          ; ringbuffer:c_eth0_rb|dropping                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; axi4s_interconnect:c_interconnect|active_port.PORT_D                   ; axi4s_interconnect:c_interconnect|active_port.PORT_D                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; axi4s_interconnect:c_interconnect|active_port.PORT_B                   ; axi4s_interconnect:c_interconnect|active_port.PORT_B                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; axi4s_interconnect:c_interconnect|active_port.NO_PORT                  ; axi4s_interconnect:c_interconnect|active_port.NO_PORT                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; axi4s_interconnect:c_interconnect|last_port.PORT_B                     ; axi4s_interconnect:c_interconnect|last_port.PORT_B                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; axi4s_interconnect:c_interconnect|last_port.PORT_C                     ; axi4s_interconnect:c_interconnect|last_port.PORT_C                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; axi4s_interconnect:c_interconnect|PA_TX_tdata_reg[1]                   ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_datain_reg0            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.535      ;
; 0.193 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                    ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; reset_ctrl:c_trigger_ctrl|btn_sync1                                    ; reset_ctrl:c_trigger_ctrl|btn_sync2                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ringbuffer:c_eth0_rb|out_ready_phase                                   ; ringbuffer:c_eth0_rb|m_axis_tvalid_i                                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; reset_ctrl:c_reset_ctrl|btn_sync1                                      ; reset_ctrl:c_reset_ctrl|btn_sync2                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.201 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; reset_ctrl:c_reset_ctrl|btn_sync2                                      ; reset_ctrl:c_reset_ctrl|btn                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.207 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|last_btn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; reset_ctrl:c_reset_ctrl|btn                                            ; reset_ctrl:c_reset_ctrl|r_resetn                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; reset_ctrl:c_reset_ctrl|btn                                            ; reset_ctrl:c_reset_ctrl|last_btn                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; ringbuffer:c_eth0_rb|wr_ptr[0]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.551      ;
; 0.208 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; ringbuffer:c_eth0_rb|wr_ptr[2]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.553      ;
; 0.217 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.251 ; ringbuffer:c_eth0_rb|wr_ptr[5]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.594      ;
; 0.253 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.256 ; ringbuffer:c_eth0_rb|wr_ptr[4]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.599      ;
; 0.256 ; eth_tx_tb_driver:c_debug_tx1|enable_prev                               ; eth_tx_tb_driver:c_debug_tx1|enable_rising                                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.376      ;
; 0.257 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[7]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.262 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.589      ;
; 0.263 ; reset_ctrl:c_trigger_ctrl|last_btn                                     ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; ringbuffer:c_eth0_rb|occ_words[6]                                      ; ringbuffer:c_eth0_rb|sop_occ[6]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; ringbuffer:c_eth0_rb|occ_words[2]                                      ; ringbuffer:c_eth0_rb|sop_occ[2]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; ringbuffer:c_eth0_rb|occ_words[8]                                      ; ringbuffer:c_eth0_rb|sop_occ[8]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; ringbuffer:c_eth0_rb|occ_words[4]                                      ; ringbuffer:c_eth0_rb|sop_occ[4]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; ringbuffer:c_eth0_rb|wr_ptr[3]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.612      ;
; 0.269 ; ringbuffer:c_eth0_rb|sop_ptr[5]                                        ; ringbuffer:c_eth0_rb|wr_ptr[5]                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; ringbuffer:c_eth0_rb|sop_ptr[3]                                        ; ringbuffer:c_eth0_rb|wr_ptr[3]                                                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; ringbuffer:c_eth0_rb|wr_ptr[1]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.613      ;
; 0.270 ; ringbuffer:c_eth0_rb|wr_ptr[3]                                         ; ringbuffer:c_eth0_rb|sop_ptr[3]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; ringbuffer:c_eth0_rb|occ_words[5]                                      ; ringbuffer:c_eth0_rb|sop_occ[5]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.272 ; ringbuffer:c_eth0_rb|wr_ptr[10]                                        ; ringbuffer:c_eth0_rb|sop_ptr[10]                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.394      ;
; 0.275 ; ringbuffer:c_eth0_rb|wr_ptr[6]                                         ; ringbuffer:c_eth0_rb|sop_ptr[6]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.397      ;
; 0.276 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.276 ; ringbuffer:c_eth0_rb|occ_words[1]                                      ; ringbuffer:c_eth0_rb|sop_occ[1]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.279 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a4~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.600      ;
; 0.280 ; ringbuffer:c_eth0_rb|occ_words[10]                                     ; ringbuffer:c_eth0_rb|sop_occ[10]                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.608      ;
; 0.281 ; ringbuffer:c_eth0_rb|occ_words[9]                                      ; ringbuffer:c_eth0_rb|sop_occ[9]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.286 ; ringbuffer:c_eth0_rb|wr_ptr[9]                                         ; ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ram_block1a0~porta_address_reg0           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.629      ;
; 0.289 ; ringbuffer:c_eth0_rb|wr_ptr[9]                                         ; ringbuffer:c_eth0_rb|sop_ptr[9]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.411      ;
; 0.289 ; ringbuffer:c_eth0_rb|wr_ptr[0]                                         ; ringbuffer:c_eth0_rb|sop_ptr[0]                                                                                                                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.411      ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 8.174 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.780      ;
; 8.174 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.780      ;
; 8.174 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.780      ;
; 8.174 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.780      ;
; 8.174 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.780      ;
; 8.174 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.781      ;
; 8.174 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.780      ;
; 8.174 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[2]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.781      ;
; 8.174 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.781      ;
; 8.174 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[8]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.781      ;
; 8.174 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.781      ;
; 8.174 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.781      ;
; 8.174 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.781      ;
; 8.174 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[4]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.781      ;
; 8.174 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.781      ;
; 8.174 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.781      ;
; 8.174 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.781      ;
; 8.222 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.726      ;
; 8.275 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.679      ;
; 8.275 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.679      ;
; 8.275 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.679      ;
; 8.275 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.679      ;
; 8.275 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.679      ;
; 8.275 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.679      ;
; 8.275 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.679      ;
; 8.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.641      ;
; 8.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.641      ;
; 8.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.641      ;
; 8.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.641      ;
; 8.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.641      ;
; 8.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.641      ;
; 8.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.641      ;
; 8.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.641      ;
; 8.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.641      ;
; 8.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.641      ;
; 8.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.641      ;
; 8.299 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.641      ;
; 8.363 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.577      ;
; 8.363 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.577      ;
; 8.363 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.577      ;
; 8.363 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.577      ;
; 8.363 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.577      ;
; 8.363 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.577      ;
; 8.363 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.577      ;
; 8.363 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[6]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.577      ;
; 8.363 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.577      ;
; 8.363 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.577      ;
; 8.363 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.577      ;
; 8.372 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.575      ;
; 8.372 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.575      ;
; 8.372 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.575      ;
; 8.372 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.575      ;
; 8.372 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.575      ;
; 8.372 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.575      ;
; 8.372 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.575      ;
; 8.372 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 1.565      ;
; 8.372 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 1.565      ;
; 8.372 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 1.565      ;
; 8.372 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 1.565      ;
; 8.372 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 1.565      ;
; 8.372 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 1.565      ;
; 8.372 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 1.565      ;
; 8.393 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.554      ;
; 8.393 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.554      ;
; 8.393 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.554      ;
; 8.393 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.554      ;
; 8.393 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.554      ;
; 8.412 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[20]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.542      ;
; 8.412 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[19]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.542      ;
; 8.412 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[18]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.542      ;
; 8.412 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[17]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.542      ;
; 8.412 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.542      ;
; 8.412 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.542      ;
; 8.412 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.542      ;
; 8.412 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.542      ;
; 8.412 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.542      ;
; 8.412 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.542      ;
; 8.412 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.542      ;
; 8.436 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.499      ;
; 8.436 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.499      ;
; 8.436 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.499      ;
; 8.436 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.499      ;
; 8.436 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.499      ;
; 8.436 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.499      ;
; 8.436 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.499      ;
; 8.436 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.499      ;
; 8.436 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[6]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.499      ;
; 8.436 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.499      ;
; 8.436 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.499      ;
; 8.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.489      ;
; 8.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.489      ;
; 8.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.489      ;
; 8.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.489      ;
; 8.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.489      ;
; 8.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.489      ;
; 8.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.489      ;
; 8.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.489      ;
; 8.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.489      ;
; 8.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.489      ;
; 8.445 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.489      ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.738 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.858      ;
; 0.738 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.858      ;
; 0.738 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.858      ;
; 0.738 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.858      ;
; 0.892 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 0.996      ;
; 0.892 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 0.996      ;
; 0.892 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 0.996      ;
; 0.892 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 0.996      ;
; 0.893 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[7]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.000      ;
; 0.893 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.000      ;
; 0.893 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.000      ;
; 0.893 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.000      ;
; 0.893 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.000      ;
; 0.893 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.000      ;
; 0.893 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.000      ;
; 0.893 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.000      ;
; 0.893 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_valid                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.000      ;
; 0.893 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.000      ;
; 1.155 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.266      ;
; 1.155 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.266      ;
; 1.155 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.266      ;
; 1.155 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.266      ;
; 1.155 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.266      ;
; 1.155 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.266      ;
; 1.155 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.266      ;
; 1.155 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.266      ;
; 1.155 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.266      ;
; 1.155 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.266      ;
; 1.155 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.266      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.278      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.278      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.278      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.278      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.278      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.278      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.278      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.278      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[6]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.278      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.278      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.278      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[20]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.298      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[19]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.298      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[18]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.298      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[17]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.298      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.298      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.298      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.298      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.298      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.298      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.298      ;
; 1.166 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.298      ;
; 1.200 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.317      ;
; 1.200 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.317      ;
; 1.200 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.317      ;
; 1.200 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.317      ;
; 1.200 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.317      ;
; 1.206 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.322      ;
; 1.206 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.322      ;
; 1.206 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.322      ;
; 1.206 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.322      ;
; 1.206 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.322      ;
; 1.206 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.322      ;
; 1.206 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.322      ;
; 1.212 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.318      ;
; 1.212 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.318      ;
; 1.212 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.318      ;
; 1.212 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.318      ;
; 1.212 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.318      ;
; 1.212 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.318      ;
; 1.212 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.318      ;
; 1.224 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.333      ;
; 1.224 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.333      ;
; 1.224 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.333      ;
; 1.224 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.333      ;
; 1.224 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.333      ;
; 1.224 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.333      ;
; 1.224 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.333      ;
; 1.224 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[6]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.333      ;
; 1.224 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.333      ;
; 1.224 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.333      ;
; 1.224 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.333      ;
; 1.285 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.402      ;
; 1.285 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.402      ;
; 1.285 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.402      ;
; 1.285 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.402      ;
; 1.285 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.402      ;
; 1.285 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.402      ;
; 1.285 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.402      ;
; 1.285 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.402      ;
; 1.285 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.402      ;
; 1.285 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.402      ;
; 1.285 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.402      ;
; 1.285 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.402      ;
; 1.292 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.424      ;
; 1.292 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.424      ;
; 1.292 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.424      ;
; 1.292 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.424      ;
; 1.292 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.424      ;
; 1.292 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.424      ;
; 1.292 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.424      ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 18.564 ns




+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                              ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 1.654 ; 0.148 ; 6.048    ; 0.738   ; 4.678               ;
;  c_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.654 ; 0.148 ; 6.048    ; 0.738   ; 4.678               ;
;  main_clk                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
; Design-wide TNS                                    ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED1          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY1                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY2                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY3                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH0_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH1_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH2_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH3_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH4_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MAIN_CLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY4                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH0_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH0_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; ETH0_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH0_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH1_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH1_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH1_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH1_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH3_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; ETH3_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH3_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH3_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH4_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH4_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ETH4_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ETH4_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH0_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH0_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; ETH0_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH0_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH1_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH3_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; ETH3_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH3_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH3_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH4_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH4_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ETH4_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ETH4_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH0_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH0_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ETH0_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH0_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH1_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH1_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH1_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH1_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH3_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ETH3_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH3_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH3_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH4_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH4_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ETH4_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ETH4_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 13571    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 13571    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 118      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 118      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; MAIN_CLK                                          ; main_clk                                          ; Base      ; Constrained ;
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Wed Oct  8 22:30:06 2025
Info: Command: quartus_sta FPGACode -c FPGACode
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'timings.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {c_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {c_pll|altpll_component|auto_generated|pll1|clk[0]} {c_pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.654
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.654               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.445               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.048
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.048               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.746
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.746               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.711
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.711               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.858               0.000 main_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.675 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.367
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.367               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.256
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.256               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.564
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.564               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.678
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.678               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.855               0.000 main_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.926 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.572
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.572               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.148               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 8.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.174               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.738
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.738               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.733
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.733               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 main_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.564 ns
    Info (332114): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4947 megabytes
    Info: Processing ended: Wed Oct  8 22:30:08 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


