<!DOCTYPE html>
<html>

<head>
    <link rel="stylesheet" href=css/main.css />
    <link rel="stylesheet" href=css/code.css />
    <link rel="apple-touch-icon" sizes="57x57"         href=assets/icons/apple-icon-57x57.png>
    <link rel="apple-touch-icon" sizes="60x60"         href=assets/icons/apple-icon-60x60.png>
    <link rel="apple-touch-icon" sizes="72x72"         href=assets/icons/apple-icon-72x72.png>
    <link rel="apple-touch-icon" sizes="76x76"         href=assets/icons/apple-icon-76x76.png>
    <link rel="apple-touch-icon" sizes="114x114"       href=assets/icons/apple-icon-114x114.png>
    <link rel="apple-touch-icon" sizes="120x120"       href=assets/icons/apple-icon-120x120.png>
    <link rel="apple-touch-icon" sizes="144x144"       href=assets/icons/apple-icon-144x144.png>
    <link rel="apple-touch-icon" sizes="152x152"       href=assets/icons/apple-icon-152x152.png>
    <link rel="apple-touch-icon" sizes="180x180"       href=assets/icons/apple-icon-180x180.png>
    <link rel="icon" type="image/png" sizes="192x192"  href=assets/icons/android-icon-192x192.png>
    <link rel="icon" type="image/png" sizes="32x32"    href=assets/icons/favicon-32x32.png>
    <link rel="icon" type="image/png" sizes="96x96"    href=assets/icons/favicon-96x96.png>
    <link rel="icon" type="image/png" sizes="16x16"    href=assets/icons/favicon-16x16.png>
</head>


<body>

    <div id="content">

        <title>Conditional Signal Assignment</title>

<span>
    <h2 style="align-items: center;">
        <a href=index.html class="text-norm">
            <img src="assets/icon.svg" alt="logo" style="vertical-align:middle; margin: auto 2px 5px auto; width: 50px; height: 50px" />
            VHDLref
        </a>
    </h2>
</span>

<hr>

<h1>Conditional Signal Assignment</h1>

<br>
<div class="chart">
    <table class="chart">
        <tr>
            <td bgcolor="lightcyan">
                
                Concurrent Statement
                
                
            </td>

            
            
            <td style="border: 0px solid transparent; width: 24%">——used—in—></td>

            <td bgcolor="lightgreen">
                
                Architecture
                
                
            </td>
            
        </tr>

        
        
    </table>
</div>
<br>
<h3 class="text-hr"><span>Syntax</span></h3>

<!-- include the vhdl tag to highlight as vhdl -->
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">signal_name</span> <span class="o">&lt;=</span> <span class="n">expression_1</span> <span class="k">when</span> <span class="n">condition_1</span> <span class="k">else</span>
               <span class="n">expression_2</span> <span class="k">when</span> <span class="n">condition_2</span> <span class="k">else</span> <span class="n">expression_3</span><span class="p">;</span>
</code></pre></div></div>

<p>See LRM section 9.5.1</p>

<h3 class="text-hr"><span>Rules and Examples</span></h3>

<p>Each condition is a boolean expression:</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">architecture</span> <span class="n">COND</span> <span class="k">of</span> <span class="n">BRANCH</span> <span class="k">is</span>
<span class="k">begin</span>
    <span class="n">Z</span> <span class="o">&lt;=</span> <span class="n">A</span> <span class="k">when</span> <span class="n">X</span> <span class="o">&gt;</span> <span class="mi">5</span> <span class="k">else</span>
         <span class="n">B</span> <span class="k">when</span> <span class="n">X</span> <span class="o">&lt;</span> <span class="mi">5</span> <span class="k">else</span> <span class="n">C</span><span class="p">;</span>
<span class="k">end</span> <span class="n">COND</span><span class="p">;</span>
</code></pre></div></div>

<p>Conditions may overlap. The expression corresponding to the first “true” condition is assigned.</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">architecture</span> <span class="n">COND</span> <span class="k">of</span> <span class="n">BRANCH</span> <span class="k">is</span>
<span class="k">begin</span>
   <span class="n">Z</span> <span class="o">&lt;=</span> <span class="n">A</span> <span class="k">when</span> <span class="n">X</span> <span class="o">=</span>  <span class="mi">5</span> <span class="k">else</span>
        <span class="n">B</span> <span class="k">when</span> <span class="n">X</span> <span class="o">&lt;</span> <span class="mi">10</span> <span class="k">else</span> <span class="n">C</span><span class="p">;</span>
<span class="k">end</span> <span class="n">COND</span><span class="p">;</span>
</code></pre></div></div>

<p>There must be a final unconditional <strong>else</strong> expression:</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">architecture</span> <span class="n">COND</span> <span class="k">of</span> <span class="n">WRONG</span> <span class="k">is</span>
<span class="k">begin</span>
    <span class="n">Z</span> <span class="o">&lt;=</span> <span class="n">A</span> <span class="k">when</span> <span class="n">X</span> <span class="o">&gt;</span> <span class="mi">5</span><span class="p">;</span>  <span class="c1">--illegal</span>
<span class="k">end</span> <span class="n">COND</span><span class="p">;</span>
</code></pre></div></div>

<p>The expressions assigned may be delayed. Transport delay mode may also be specified.</p>

<p>Conditional signal assignments may be used to define <strong>tri-state buffers</strong>, using the <strong>std_logic</strong> and <strong>std_logic_vector</strong> type. Note the use of the aggregate form for a vector bus.</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">architecture</span> <span class="n">COND</span> <span class="k">of</span> <span class="n">TRI_STATE</span> <span class="k">is</span>
    <span class="k">signal</span> <span class="n">TRI_BIT</span><span class="p">:</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="k">signal</span> <span class="n">TRI_BUS</span><span class="p">:</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">0</span> <span class="k">to</span> <span class="mi">7</span><span class="p">);</span>
<span class="k">begin</span>
    <span class="n">TRI_BIT</span> <span class="o">&lt;=</span> <span class="n">BIT_1</span> <span class="k">when</span> <span class="n">EN_1</span> <span class="o">=</span> <span class="sc">'1'</span> <span class="k">else</span> <span class="sc">'Z'</span><span class="p">;</span>
    <span class="n">TRI_BUS</span> <span class="o">&lt;=</span> <span class="n">BUS_1</span> <span class="k">when</span> <span class="n">EN_2</span> <span class="o">=</span> <span class="sc">'1'</span> <span class="k">else</span> <span class="p">(</span><span class="k">others</span> <span class="o">=&gt;</span> <span class="sc">'Z'</span><span class="p">);</span>
<span class="k">end</span> <span class="n">COND</span><span class="p">;</span>
</code></pre></div></div>

<h3 class="text-hr"><span>Synthesis Issues</span></h3>

<p>Conditional signal assignments are generally synthesizable.</p>

<p>A conditional signal assignment will usually result in combinational logic being generated. Assignment to ‘Z’ will normally generate tri-state drivers. Assignment to ‘X’ may not be supported.</p>

<p>If a signal is conditionally assigned to itself, latches may be inferred.</p>

<h3 class="text-hr"><span>New in VHDL-93</span></h3>

<p>In VHDL-93, any signal assigment statement may have an optinal label.</p>

<p>VHDL-93 defines an <strong>unaffected</strong> keyword, which indicates a condition when a signal is not given a new assignment:</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">label</span><span class="p">:</span> <span class="k">signal</span> <span class="o">&lt;=</span> <span class="n">expression_1</span> <span class="k">when</span> <span class="n">condition_1</span> <span class="k">else</span>
                 <span class="n">expression_2</span> <span class="k">when</span> <span class="n">condition_2</span> <span class="k">else</span> <span class="k">unaffected</span><span class="p">;</span>
</code></pre></div></div>

<p>The keywords <strong>inertial</strong> and <strong>reject</strong> may also be used in a conditional signal assignment.</p>

<p>A conditional signal assignment can be specified to run as a <strong>postponed process</strong>.</p>



<br>
<hr>


        <div id="footer">
            <h6>v1.0 - &copy; 2020 Michael Riegert - <a href="https://github.com/nobodywasishere/vhdlref">View on Github</a>
<br>Distributed under the terms of the <a href="LICENSE.html">MIT License</a></h6>

        </div>
    </div>

</body>

</html>
