\hypertarget{stm32f7xx__hal__tim__ex_8c_source}{}\doxysection{stm32f7xx\+\_\+hal\+\_\+tim\+\_\+ex.\+c}
\label{stm32f7xx__hal__tim__ex_8c_source}\index{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Src/stm32f7xx\_hal\_tim\_ex.c@{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Src/stm32f7xx\_hal\_tim\_ex.c}}
\mbox{\hyperlink{stm32f7xx__hal__tim__ex_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00001}00001 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00081}00081 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00082}00082 \textcolor{preprocessor}{\#include "{}../../../Libraries/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal.h"{}}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00083}00083 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00093}00093 \textcolor{preprocessor}{\#ifdef HAL\_TIM\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00094}00094 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00095}00095 \textcolor{comment}{/* Private typedef -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00096}00096 \textcolor{comment}{/* Private define -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00097}00097 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00098}00098 \textcolor{comment}{/* Private variables -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00099}00099 \textcolor{comment}{/* Private function prototypes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00100}00100 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMADelayPulseNCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00101}00101 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMAErrorCCxN(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00102}00102 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_CCxNChannelCmd(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t ChannelNState);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00103}00103 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00104}00104 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00139}00139 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga9edc6a00a673eb7c07b0c3cf86a95169}{HAL\_TIMEx\_HallSensor\_Init}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def}{TIM\_HallSensor\_InitTypeDef}} *sConfig)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00140}00140 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00141}00141   \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\_OC\_InitTypeDef}} OC\_Config;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00142}00142 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00143}00143   \textcolor{comment}{/* Check the TIM handle allocation */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00144}00144   \textcolor{keywordflow}{if} (htim == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00145}00145   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00146}00146     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00147}00147   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00148}00148 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00149}00149   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00150}00150   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga1e3209292ddc1826d3c28e528d6f414d}{IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00151}00151   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga51e09bf84a3abf86e47fa45047fd6506}{IS\_TIM\_COUNTER\_MODE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a4b29303489c983d0e9326d7ae0196ceb}{CounterMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00152}00152   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gac7f7ba7f6f173631c81176d4602c2f11}{IS\_TIM\_CLOCKDIVISION\_DIV}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a8f20e02ae2774e1523942604315b8e13}{ClockDivision}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00153}00153   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gab99bb1fa5b82450c33c693d19c2893e7}{IS\_TIM\_AUTORELOAD\_PRELOAD}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{struct_t_i_m___base___init_type_def_a24796ba26d572a0993cb065a02865723}{AutoReloadPreload}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00154}00154   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga346707dd1b0915436ca3f58dcfbef3d5}{IS\_TIM\_IC\_POLARITY}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_ac1191c7421a3ca4c53ec7875870812e5}{IC1Polarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00155}00155   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga86558ff4924a0526ce7593db238a17ab}{IS\_TIM\_IC\_PRESCALER}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_aa913a8df0a4c97fefa87ff760fae10cb}{IC1Prescaler}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00156}00156   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga3844dc9afbc0894bf6ba16f1d3cb656c}{IS\_TIM\_IC\_FILTER}}(sConfig-\/>\mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_a5efa2ad5085fe72fb0b5dc2e2fc61def}{IC1Filter}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00157}00157 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00158}00158   \textcolor{keywordflow}{if} (htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} == \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00159}00159   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00160}00160     \textcolor{comment}{/* Allocate lock resource and initialize it */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00161}00161     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_ab367482e943333a1299294eadaad284ba9bd487430440139444e6e7ff226005c0}{HAL\_UNLOCKED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00162}00162 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00163}00163 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00164}00164     \textcolor{comment}{/* Reset interrupt callbacks to legacy week callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00165}00165     TIM\_ResetCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00166}00166 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00167}00167     \textcolor{keywordflow}{if} (htim-\/>HallSensor\_MspInitCallback == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00168}00168     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00169}00169       htim-\/>HallSensor\_MspInitCallback = \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga88d9e7c4bc86e1a1190fda06e04552ea}{HAL\_TIMEx\_HallSensor\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00170}00170     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00171}00171     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00172}00172     htim-\/>HallSensor\_MspInitCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00173}00173 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00174}00174     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00175}00175     \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga88d9e7c4bc86e1a1190fda06e04552ea}{HAL\_TIMEx\_HallSensor\_MspInit}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00176}00176 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00177}00177   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00178}00178 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00179}00179   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00180}00180   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00181}00181 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00182}00182   \textcolor{comment}{/* Configure the Time base in the Encoder Mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00183}00183   \mbox{\hyperlink{group___t_i_m___private___functions_ga057e4b4da135186e8fb88327c5fd0684}{TIM\_Base\_SetConfig}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00184}00184 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00185}00185   \textcolor{comment}{/* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00186}00186   \mbox{\hyperlink{group___t_i_m___private___functions_ga83c847710a92f0558c862dd0dc889ff3}{TIM\_TI1\_SetConfig}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, sConfig-\/>\mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_ac1191c7421a3ca4c53ec7875870812e5}{IC1Polarity}}, \mbox{\hyperlink{group___t_i_m___input___capture___selection_ga9e0191bbf1a82dd9150b9283c39276e7}{TIM\_ICSELECTION\_TRC}}, sConfig-\/>\mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_a5efa2ad5085fe72fb0b5dc2e2fc61def}{IC1Filter}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00187}00187 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00188}00188   \textcolor{comment}{/* Reset the IC1PSC Bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00189}00189   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} \&= \string~TIM\_CCMR1\_IC1PSC;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00190}00190   \textcolor{comment}{/* Set the IC1PSC value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00191}00191   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}} |= sConfig-\/>\mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_aa913a8df0a4c97fefa87ff760fae10cb}{IC1Prescaler}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00192}00192 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00193}00193   \textcolor{comment}{/* Enable the Hall sensor interface (XOR function of the three inputs) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00194}00194   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00195}00195 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00196}00196   \textcolor{comment}{/* Select the TIM\_TS\_TI1F\_ED signal as Input trigger for the TIM */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00197}00197   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \&= \string~TIM\_SMCR\_TS;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00198}00198   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} |= \mbox{\hyperlink{group___t_i_m___trigger___selection_ga8c89554efc693e679c94b5a749af123c}{TIM\_TS\_TI1F\_ED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00199}00199 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00200}00200   \textcolor{comment}{/* Use the TIM\_TS\_TI1F\_ED signal to reset the TIM counter each edge detection */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00201}00201   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \&= \string~TIM\_SMCR\_SMS;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00202}00202   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} |= \mbox{\hyperlink{group___t_i_m___slave___mode_ga9f28e350c0560dc550f5c0d2f8b39ba7}{TIM\_SLAVEMODE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00203}00203 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00204}00204   \textcolor{comment}{/* Program channel 2 in PWM 2 mode with the desired Commutation\_Delay*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00205}00205   OC\_Config.\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_aadc3d763f52920adcd0150ffbad1043a}{OCFastMode}} = \mbox{\hyperlink{group___t_i_m___output___fast___state_ga71429b63f2a6604171ccfd3a91ccf43a}{TIM\_OCFAST\_DISABLE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00206}00206   OC\_Config.\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}} = \mbox{\hyperlink{group___t_i_m___output___compare___idle___state_ga56505fe4142096454f1da97683ce8bc2}{TIM\_OCIDLESTATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00207}00207   OC\_Config.\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_add4ac9143086c89effbede5c54e958bf}{OCMode}} = \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga88ce4251743c2c07e19fdd5a0a310580}{TIM\_OCMODE\_PWM2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00208}00208   OC\_Config.\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a78d21970d78c1e3e328692743406ba25}{OCNIdleState}} = \mbox{\hyperlink{group___t_i_m___output___compare___n___idle___state_ga7586655652e3c3f1cb4af1ed59d25901}{TIM\_OCNIDLESTATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00209}00209   OC\_Config.\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}} = \mbox{\hyperlink{group___t_i_m___output___compare___n___polarity_gad5dbeb61519e4fd55db3a4d136e96316}{TIM\_OCNPOLARITY\_HIGH}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00210}00210   OC\_Config.\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}} = \mbox{\hyperlink{group___t_i_m___output___compare___polarity_ga5887380660b742f0045e9695914231b8}{TIM\_OCPOLARITY\_HIGH}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00211}00211   OC\_Config.\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}} = sConfig-\/>\mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def_a5d74bf14283eb95439d6d37952274f07}{Commutation\_Delay}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00212}00212 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00213}00213   \mbox{\hyperlink{group___t_i_m___private___functions_ga20370137a5c000fa4739d30669e67b8c}{TIM\_OC2\_SetConfig}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \&OC\_Config);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00214}00214 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00215}00215   \textcolor{comment}{/* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx\_CR2}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00216}00216 \textcolor{comment}{    register to 101 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00217}00217   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \&= \string~TIM\_CR2\_MMS;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00218}00218   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= \mbox{\hyperlink{group___t_i_m___master___mode___selection_gaaedc4b3f4c5c3c8b45a2cf1b73e33c0a}{TIM\_TRGO\_OC2REF}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00219}00219 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00220}00220   \textcolor{comment}{/* Initialize the DMA burst operation state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00221}00221   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} = \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca44e8b59c22cd2b17d449b120e03e4952}{HAL\_DMA\_BURST\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00222}00222 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00223}00223   \textcolor{comment}{/* Initialize the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00224}00224   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00225}00225   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00226}00226   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00227}00227   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00228}00228 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00229}00229   \textcolor{comment}{/* Initialize the TIM state*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00230}00230   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00231}00231 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00232}00232   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00233}00233 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00234}00234 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00240}00240 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga61f3c18eb8fe53b65b55ec855072631d}{HAL\_TIMEx\_HallSensor\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00241}00241 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00242}00242   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00243}00243   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gab6fdc27b3ccd972bf39b95e4d148a829}{IS\_TIM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00244}00244 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00245}00245   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00246}00246 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00247}00247   \textcolor{comment}{/* Disable the TIM Peripheral Clock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00248}00248   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00249}00249 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00250}00250 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00251}00251   \textcolor{keywordflow}{if} (htim-\/>HallSensor\_MspDeInitCallback == NULL)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00252}00252   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00253}00253     htim-\/>HallSensor\_MspDeInitCallback = \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_gac19734439bdfa549b7fb5d85f3c0720d}{HAL\_TIMEx\_HallSensor\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00254}00254   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00255}00255   \textcolor{comment}{/* DeInit the low level hardware */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00256}00256   htim-\/>HallSensor\_MspDeInitCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00257}00257 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00258}00258   \textcolor{comment}{/* DeInit the low level hardware: GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00259}00259   \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_gac19734439bdfa549b7fb5d85f3c0720d}{HAL\_TIMEx\_HallSensor\_MspDeInit}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00260}00260 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00261}00261 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00262}00262   \textcolor{comment}{/* Change the DMA burst operation state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00263}00263   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}} = \mbox{\hyperlink{group___t_i_m___exported___types_gga9b87df539778a60ea940a9d5ba793f7ca98c26cb59bb0c07b7f020d7ff8678bb8}{HAL\_DMA\_BURST\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00264}00264 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00265}00265   \textcolor{comment}{/* Change the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00266}00266   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00267}00267   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00268}00268   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00269}00269   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00270}00270 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00271}00271   \textcolor{comment}{/* Change TIM state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00272}00272   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00273}00273 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00274}00274   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00275}00275   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00276}00276 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00277}00277   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00278}00278 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00279}00279 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00285}00285 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga88d9e7c4bc86e1a1190fda06e04552ea}{HAL\_TIMEx\_HallSensor\_MspInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00286}00286 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00287}00287   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00288}00288   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00289}00289 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00290}00290   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00291}00291 \textcolor{comment}{            the HAL\_TIMEx\_HallSensor\_MspInit could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00292}00292 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00293}00293 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00294}00294 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00300}00300 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_gac19734439bdfa549b7fb5d85f3c0720d}{HAL\_TIMEx\_HallSensor\_MspDeInit}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00301}00301 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00302}00302   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00303}00303   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00304}00304 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00305}00305   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00306}00306 \textcolor{comment}{            the HAL\_TIMEx\_HallSensor\_MspDeInit could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00307}00307 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00308}00308 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00309}00309 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00315}00315 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga9f4bfa2a4b890a2219ca927bbbb455fc}{HAL\_TIMEx\_HallSensor\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00316}00316 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00317}00317   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00318}00318   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_1\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00319}00319   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_2\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00320}00320   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_1\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00321}00321   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_2\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00322}00322 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00323}00323   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00324}00324   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga1e3209292ddc1826d3c28e528d6f414d}{IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00325}00325 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00326}00326   \textcolor{comment}{/* Check the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00327}00327   \textcolor{keywordflow}{if} ((channel\_1\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00328}00328       || (channel\_2\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00329}00329       || (complementary\_channel\_1\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00330}00330       || (complementary\_channel\_2\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00331}00331   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00332}00332     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00333}00333   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00334}00334 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00335}00335   \textcolor{comment}{/* Set the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00336}00336   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00337}00337   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00338}00338   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00339}00339   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00340}00340 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00341}00341   \textcolor{comment}{/* Enable the Input Capture channel 1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00342}00342 \textcolor{comment}{  (in the Hall Sensor Interface the three possible channels that can be used are TIM\_CHANNEL\_1,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00343}00343 \textcolor{comment}{  TIM\_CHANNEL\_2 and TIM\_CHANNEL\_3) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00344}00344   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00345}00345 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00346}00346   \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00347}00347   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00348}00348   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00349}00349     tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00350}00350     \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00351}00351     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00352}00352       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00353}00353     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00354}00354   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00355}00355   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00356}00356   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00357}00357     \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00358}00358   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00359}00359 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00360}00360   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00361}00361   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00362}00362 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00363}00363 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00369}00369 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga714c2a7a51f4ab61b04df84ab182eb86}{HAL\_TIMEx\_HallSensor\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00370}00370 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00371}00371   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00372}00372   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga1e3209292ddc1826d3c28e528d6f414d}{IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00373}00373 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00374}00374   \textcolor{comment}{/* Disable the Input Capture channels 1, 2 and 3}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00375}00375 \textcolor{comment}{  (in the Hall Sensor Interface the three possible channels that can be used are TIM\_CHANNEL\_1,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00376}00376 \textcolor{comment}{  TIM\_CHANNEL\_2 and TIM\_CHANNEL\_3) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00377}00377   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00378}00378 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00379}00379   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00380}00380   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00381}00381 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00382}00382   \textcolor{comment}{/* Set the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00383}00383   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00384}00384   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00385}00385   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00386}00386   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00387}00387 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00388}00388   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00389}00389   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00390}00390 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00391}00391 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00397}00397 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_gaf3e7068c5bc6fc74e016cc8e990cbb02}{HAL\_TIMEx\_HallSensor\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00398}00398 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00399}00399   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00400}00400   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_1\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00401}00401   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_2\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00402}00402   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_1\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00403}00403   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_2\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00404}00404 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00405}00405   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00406}00406   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga1e3209292ddc1826d3c28e528d6f414d}{IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00407}00407 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00408}00408   \textcolor{comment}{/* Check the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00409}00409   \textcolor{keywordflow}{if} ((channel\_1\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00410}00410       || (channel\_2\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00411}00411       || (complementary\_channel\_1\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00412}00412       || (complementary\_channel\_2\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00413}00413   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00414}00414     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00415}00415   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00416}00416 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00417}00417   \textcolor{comment}{/* Set the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00418}00418   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00419}00419   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00420}00420   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00421}00421   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00422}00422 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00423}00423   \textcolor{comment}{/* Enable the capture compare Interrupts 1 event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00424}00424   \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00425}00425 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00426}00426   \textcolor{comment}{/* Enable the Input Capture channel 1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00427}00427 \textcolor{comment}{  (in the Hall Sensor Interface the three possible channels that can be used are TIM\_CHANNEL\_1,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00428}00428 \textcolor{comment}{  TIM\_CHANNEL\_2 and TIM\_CHANNEL\_3) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00429}00429   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00430}00430 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00431}00431   \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00432}00432   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00433}00433   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00434}00434     tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00435}00435     \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00436}00436     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00437}00437       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00438}00438     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00439}00439   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00440}00440   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00441}00441   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00442}00442     \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00443}00443   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00444}00444 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00445}00445   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00446}00446   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00447}00447 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00448}00448 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00454}00454 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_gac6ab7ab0cada425a8d4deb637bd2ad71}{HAL\_TIMEx\_HallSensor\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00455}00455 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00456}00456   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00457}00457   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga1e3209292ddc1826d3c28e528d6f414d}{IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00458}00458 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00459}00459   \textcolor{comment}{/* Disable the Input Capture channel 1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00460}00460 \textcolor{comment}{  (in the Hall Sensor Interface the three possible channels that can be used are TIM\_CHANNEL\_1,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00461}00461 \textcolor{comment}{  TIM\_CHANNEL\_2 and TIM\_CHANNEL\_3) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00462}00462   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00463}00463 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00464}00464   \textcolor{comment}{/* Disable the capture compare Interrupts event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00465}00465   \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00466}00466 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00467}00467   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00468}00468   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00469}00469 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00470}00470   \textcolor{comment}{/* Set the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00471}00471   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00472}00472   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00473}00473   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00474}00474   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00475}00475 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00476}00476   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00477}00477   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00478}00478 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00479}00479 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00487}00487 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_ga3d0d063498f6888d61411d56380f5211}{HAL\_TIMEx\_HallSensor\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t *pData, uint16\_t Length)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00488}00488 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00489}00489   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00490}00490   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_1\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00491}00491   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_1\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00492}00492 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00493}00493   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00494}00494   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga1e3209292ddc1826d3c28e528d6f414d}{IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00495}00495 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00496}00496   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00497}00497   \textcolor{keywordflow}{if} ((channel\_1\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00498}00498       || (complementary\_channel\_1\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00499}00499   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00500}00500     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00501}00501   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00502}00502   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} ((channel\_1\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00503}00503            \&\& (complementary\_channel\_1\_state == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00504}00504   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00505}00505     \textcolor{keywordflow}{if} ((pData == NULL) \&\& (Length > 0U))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00506}00506     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00507}00507       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00508}00508     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00509}00509     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00510}00510     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00511}00511       \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00512}00512       \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00513}00513     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00514}00514   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00515}00515   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00516}00516   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00517}00517     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00518}00518   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00519}00519 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00520}00520   \textcolor{comment}{/* Enable the Input Capture channel 1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00521}00521 \textcolor{comment}{  (in the Hall Sensor Interface the three possible channels that can be used are TIM\_CHANNEL\_1,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00522}00522 \textcolor{comment}{  TIM\_CHANNEL\_2 and TIM\_CHANNEL\_3) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00523}00523   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00524}00524 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00525}00525   \textcolor{comment}{/* Set the DMA Input Capture 1 Callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00526}00526   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga60b9c315720fddb3db32299f05f7d712}{TIM\_DMACaptureCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00527}00527   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga2c2f2f092eaa9414661422f06fdc56a0}{TIM\_DMACaptureHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00528}00528   \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00529}00529   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}} ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00530}00530 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00531}00531   \textcolor{comment}{/* Enable the DMA stream for Capture 1*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00532}00532   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}], (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}}, (uint32\_t)pData, Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00533}00533   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00534}00534     \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00535}00535     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00536}00536   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00537}00537   \textcolor{comment}{/* Enable the capture compare 1 Interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00538}00538   \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00539}00539 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00540}00540   \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00541}00541   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00542}00542   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00543}00543     tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00544}00544     \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00545}00545     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00546}00546       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00547}00547     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00548}00548   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00549}00549   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00550}00550   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00551}00551     \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00552}00552   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00553}00553 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00554}00554   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00555}00555   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00556}00556 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00557}00557 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00563}00563 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group1_gab361d1aa6e0eb244886b93908beded6f}{HAL\_TIMEx\_HallSensor\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00564}00564 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00565}00565   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00566}00566   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga1e3209292ddc1826d3c28e528d6f414d}{IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00567}00567 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00568}00568   \textcolor{comment}{/* Disable the Input Capture channel 1}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00569}00569 \textcolor{comment}{  (in the Hall Sensor Interface the three possible channels that can be used are TIM\_CHANNEL\_1,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00570}00570 \textcolor{comment}{  TIM\_CHANNEL\_2 and TIM\_CHANNEL\_3) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00571}00571   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00572}00572 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00573}00573 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00574}00574   \textcolor{comment}{/* Disable the capture compare Interrupts 1 event */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00575}00575   \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00576}00576 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00577}00577   (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00578}00578 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00579}00579   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00580}00580   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00581}00581 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00582}00582   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00583}00583   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00584}00584   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00585}00585 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00586}00586   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00587}00587   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00588}00588 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00589}00589 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00625}00625 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_ga56d25f544564ef28a66dca7ec150de00}{HAL\_TIMEx\_OCN\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00626}00626 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00627}00627   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00628}00628 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00629}00629   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00630}00630   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00631}00631 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00632}00632   \textcolor{comment}{/* Check the TIM complementary channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00633}00633   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, Channel) != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00634}00634   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00635}00635     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00636}00636   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00637}00637 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00638}00638   \textcolor{comment}{/* Set the TIM complementary channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00639}00639   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00640}00640 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00641}00641   \textcolor{comment}{/* Enable the Capture compare channel N */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00642}00642   TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga69ecb0bf5dcd5ecf30af36d6fc00ea0d}{TIM\_CCxN\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00643}00643 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00644}00644   \textcolor{comment}{/* Enable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00645}00645   \mbox{\hyperlink{group___t_i_m___exported___macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00646}00646 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00647}00647   \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00648}00648   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00649}00649   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00650}00650     tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00651}00651     \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00652}00652     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00653}00653       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00654}00654     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00655}00655   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00656}00656   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00657}00657   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00658}00658     \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00659}00659   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00660}00660 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00661}00661   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00662}00662   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00663}00663 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00664}00664 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00676}00676 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_ga576cb1c3e40fc49555f232773cb2cdbc}{HAL\_TIMEx\_OCN\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00677}00677 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00678}00678   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00679}00679   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00680}00680 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00681}00681   \textcolor{comment}{/* Disable the Capture compare channel N */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00682}00682   TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga241183326d83407f7cc7dbd292533240}{TIM\_CCxN\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00683}00683 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00684}00684   \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00685}00685   \mbox{\hyperlink{group___t_i_m___exported___macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00686}00686 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00687}00687   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00688}00688   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00689}00689 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00690}00690   \textcolor{comment}{/* Set the TIM complementary channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00691}00691   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00692}00692 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00693}00693   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00694}00694   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00695}00695 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00696}00696 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00708}00708 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_ga2f4d7c285095d5293b81d2e11cd991af}{HAL\_TIMEx\_OCN\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00709}00709 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00710}00710   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00711}00711   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00712}00712 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00713}00713   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00714}00714   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00715}00715 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00716}00716   \textcolor{comment}{/* Check the TIM complementary channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00717}00717   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, Channel) != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00718}00718   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00719}00719     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00720}00720   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00721}00721 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00722}00722   \textcolor{comment}{/* Set the TIM complementary channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00723}00723   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00724}00724 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00725}00725   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00726}00726   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00727}00727     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00728}00728     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00729}00729       \textcolor{comment}{/* Enable the TIM Output Compare interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00730}00730       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00731}00731       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00732}00732     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00733}00733 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00734}00734     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00735}00735     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00736}00736       \textcolor{comment}{/* Enable the TIM Output Compare interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00737}00737       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00738}00738       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00739}00739     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00740}00740 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00741}00741     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00742}00742     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00743}00743       \textcolor{comment}{/* Enable the TIM Output Compare interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00744}00744       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga6aef020aebafd9e585283fbbaf8b841f}{TIM\_IT\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00745}00745       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00746}00746     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00747}00747 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00748}00748 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00749}00749     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00750}00750       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00751}00751       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00752}00752   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00753}00753 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00754}00754   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00755}00755   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00756}00756     \textcolor{comment}{/* Enable the TIM Break interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00757}00757     \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga351a8f27975e0af87f4bb37a4feaa636}{TIM\_IT\_BREAK}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00758}00758 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00759}00759     \textcolor{comment}{/* Enable the Capture compare channel N */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00760}00760     TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga69ecb0bf5dcd5ecf30af36d6fc00ea0d}{TIM\_CCxN\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00761}00761 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00762}00762     \textcolor{comment}{/* Enable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00763}00763     \mbox{\hyperlink{group___t_i_m___exported___macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00764}00764 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00765}00765     \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00766}00766     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00767}00767     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00768}00768       tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00769}00769       \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00770}00770       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00771}00771         \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00772}00772       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00773}00773     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00774}00774     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00775}00775     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00776}00776       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00777}00777     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00778}00778   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00779}00779 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00780}00780   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00781}00781   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00782}00782 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00783}00783 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00795}00795 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_gabe91877781dbd7fb9fdd63262e6ea10f}{HAL\_TIMEx\_OCN\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00796}00796 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00797}00797   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00798}00798   uint32\_t tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00799}00799 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00800}00800   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00801}00801   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00802}00802 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00803}00803   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00804}00804   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00805}00805     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00806}00806     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00807}00807       \textcolor{comment}{/* Disable the TIM Output Compare interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00808}00808       \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00809}00809       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00810}00810     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00811}00811 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00812}00812     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00813}00813     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00814}00814       \textcolor{comment}{/* Disable the TIM Output Compare interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00815}00815       \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00816}00816       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00817}00817     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00818}00818 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00819}00819     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00820}00820     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00821}00821       \textcolor{comment}{/* Disable the TIM Output Compare interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00822}00822       \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga6aef020aebafd9e585283fbbaf8b841f}{TIM\_IT\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00823}00823       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00824}00824     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00825}00825 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00826}00826     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00827}00827       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00828}00828       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00829}00829   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00830}00830 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00831}00831   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00832}00832   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00833}00833     \textcolor{comment}{/* Disable the Capture compare channel N */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00834}00834     TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga241183326d83407f7cc7dbd292533240}{TIM\_CCxN\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00835}00835 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00836}00836     \textcolor{comment}{/* Disable the TIM Break interrupt (only if no more channel is active) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00837}00837     tmpccer = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00838}00838     \textcolor{keywordflow}{if} ((tmpccer \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\_CCER\_CC1NE}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{TIM\_CCER\_CC2NE}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{TIM\_CCER\_CC3NE}})) == (uint32\_t)\mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00839}00839     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00840}00840       \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga351a8f27975e0af87f4bb37a4feaa636}{TIM\_IT\_BREAK}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00841}00841     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00842}00842 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00843}00843     \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00844}00844     \mbox{\hyperlink{group___t_i_m___exported___macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00845}00845 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00846}00846     \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00847}00847     \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00848}00848 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00849}00849     \textcolor{comment}{/* Set the TIM complementary channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00850}00850     \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00851}00851   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00852}00852 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00853}00853   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00854}00854   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00855}00855 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00856}00856 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00870}00870 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_gacf9eba45624d72a463fd0f950cf72964}{HAL\_TIMEx\_OCN\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel, uint32\_t *pData, uint16\_t Length)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00871}00871 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00872}00872   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00873}00873   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00874}00874 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00875}00875   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00876}00876   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00877}00877 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00878}00878   \textcolor{comment}{/* Set the TIM complementary channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00879}00879   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, Channel) == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00880}00880   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00881}00881     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00882}00882   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00883}00883   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, Channel) == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00884}00884   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00885}00885     \textcolor{keywordflow}{if} ((pData == NULL) \&\& (Length > 0U))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00886}00886     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00887}00887       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00888}00888     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00889}00889     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00890}00890     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00891}00891       \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00892}00892     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00893}00893   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00894}00894   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00895}00895   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00896}00896     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00897}00897   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00898}00898 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00899}00899   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00900}00900   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00901}00901     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00902}00902     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00903}00903       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00904}00904       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMADelayPulseNCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00905}00905       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00906}00906 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00907}00907       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00908}00908       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = TIM\_DMAErrorCCxN ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00909}00909 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00910}00910       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00911}00911       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}], (uint32\_t)pData, (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00912}00912                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00913}00913       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00914}00914         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00915}00915         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00916}00916       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00917}00917       \textcolor{comment}{/* Enable the TIM Output Compare DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00918}00918       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00919}00919       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00920}00920     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00921}00921 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00922}00922     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00923}00923     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00924}00924       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00925}00925       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMADelayPulseNCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00926}00926       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00927}00927 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00928}00928       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00929}00929       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = TIM\_DMAErrorCCxN ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00930}00930 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00931}00931       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00932}00932       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}], (uint32\_t)pData, (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00933}00933                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00934}00934       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00935}00935         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00936}00936         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00937}00937       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00938}00938       \textcolor{comment}{/* Enable the TIM Output Compare DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00939}00939       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00940}00940       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00941}00941     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00942}00942 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00943}00943     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00944}00944     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00945}00945       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00946}00946       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMADelayPulseNCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00947}00947       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00948}00948 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00949}00949       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00950}00950       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = TIM\_DMAErrorCCxN ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00951}00951 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00952}00952       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00953}00953       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}], (uint32\_t)pData, (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00954}00954                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00955}00955       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00956}00956         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00957}00957         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00958}00958       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00959}00959       \textcolor{comment}{/* Enable the TIM Output Compare DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00960}00960       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga3eb2dadbd3109bced45935fb53deeee1}{TIM\_DMA\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00961}00961       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00962}00962     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00963}00963 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00964}00964     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00965}00965       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00966}00966       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00967}00967   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00968}00968 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00969}00969   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00970}00970   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00971}00971     \textcolor{comment}{/* Enable the Capture compare channel N */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00972}00972     TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga69ecb0bf5dcd5ecf30af36d6fc00ea0d}{TIM\_CCxN\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00973}00973 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00974}00974     \textcolor{comment}{/* Enable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00975}00975     \mbox{\hyperlink{group___t_i_m___exported___macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00976}00976 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00977}00977     \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00978}00978     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00979}00979     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00980}00980       tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00981}00981       \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00982}00982       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00983}00983         \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00984}00984       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00985}00985     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00986}00986     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00987}00987     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00988}00988       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00989}00989     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00990}00990   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00991}00991 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00992}00992   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00993}00993   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00994}00994 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l00995}00995 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01007}01007 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group2_ga09216649456d28828492740232b275fd}{HAL\_TIMEx\_OCN\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01008}01008 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01009}01009   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01010}01010 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01011}01011   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01012}01012   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01013}01013 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01014}01014   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01015}01015   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01016}01016     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01017}01017     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01018}01018       \textcolor{comment}{/* Disable the TIM Output Compare DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01019}01019       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01020}01020       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01021}01021       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01022}01022     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01023}01023 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01024}01024     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01025}01025     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01026}01026       \textcolor{comment}{/* Disable the TIM Output Compare DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01027}01027       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01028}01028       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01029}01029       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01030}01030     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01031}01031 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01032}01032     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01033}01033     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01034}01034       \textcolor{comment}{/* Disable the TIM Output Compare DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01035}01035       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga3eb2dadbd3109bced45935fb53deeee1}{TIM\_DMA\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01036}01036       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01037}01037       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01038}01038     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01039}01039 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01040}01040     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01041}01041       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01042}01042       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01043}01043   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01044}01044 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01045}01045   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01046}01046   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01047}01047     \textcolor{comment}{/* Disable the Capture compare channel N */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01048}01048     TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga241183326d83407f7cc7dbd292533240}{TIM\_CCxN\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01049}01049 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01050}01050     \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01051}01051     \mbox{\hyperlink{group___t_i_m___exported___macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01052}01052 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01053}01053     \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01054}01054     \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01055}01055 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01056}01056     \textcolor{comment}{/* Set the TIM complementary channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01057}01057     \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01058}01058   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01059}01059 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01060}01060   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01061}01061   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01062}01062 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01063}01063 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01108}01108 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga4f2b0bb4b66a5acd76eac4e8d32cc498}{HAL\_TIMEx\_PWMN\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01109}01109 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01110}01110   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01111}01111 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01112}01112   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01113}01113   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01114}01114 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01115}01115   \textcolor{comment}{/* Check the TIM complementary channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01116}01116   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, Channel) != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01117}01117   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01118}01118     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01119}01119   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01120}01120 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01121}01121   \textcolor{comment}{/* Set the TIM complementary channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01122}01122   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01123}01123 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01124}01124   \textcolor{comment}{/* Enable the complementary PWM output  */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01125}01125   TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga69ecb0bf5dcd5ecf30af36d6fc00ea0d}{TIM\_CCxN\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01126}01126 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01127}01127   \textcolor{comment}{/* Enable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01128}01128   \mbox{\hyperlink{group___t_i_m___exported___macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01129}01129 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01130}01130   \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01131}01131   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01132}01132   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01133}01133     tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01134}01134     \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01135}01135     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01136}01136       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01137}01137     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01138}01138   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01139}01139   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01140}01140   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01141}01141     \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01142}01142   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01143}01143 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01144}01144   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01145}01145   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01146}01146 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01147}01147 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01158}01158 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga0f2e27f3fb6d8f42d998e2071e5f0482}{HAL\_TIMEx\_PWMN\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01159}01159 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01160}01160   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01161}01161   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01162}01162 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01163}01163   \textcolor{comment}{/* Disable the complementary PWM output  */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01164}01164   TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga241183326d83407f7cc7dbd292533240}{TIM\_CCxN\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01165}01165 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01166}01166   \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01167}01167   \mbox{\hyperlink{group___t_i_m___exported___macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01168}01168 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01169}01169   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01170}01170   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01171}01171 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01172}01172   \textcolor{comment}{/* Set the TIM complementary channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01173}01173   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01174}01174 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01175}01175   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01176}01176   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01177}01177 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01178}01178 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01190}01190 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga82f0b53f6b10e6aafc6835178662c488}{HAL\_TIMEx\_PWMN\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01191}01191 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01192}01192   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01193}01193   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01194}01194 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01195}01195   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01196}01196   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01197}01197 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01198}01198   \textcolor{comment}{/* Check the TIM complementary channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01199}01199   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, Channel) != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01200}01200   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01201}01201     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01202}01202   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01203}01203 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01204}01204   \textcolor{comment}{/* Set the TIM complementary channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01205}01205   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01206}01206 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01207}01207   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01208}01208   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01209}01209     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01210}01210     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01211}01211       \textcolor{comment}{/* Enable the TIM Capture/Compare 1 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01212}01212       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01213}01213       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01214}01214     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01215}01215 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01216}01216     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01217}01217     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01218}01218       \textcolor{comment}{/* Enable the TIM Capture/Compare 2 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01219}01219       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01220}01220       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01221}01221     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01222}01222 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01223}01223     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01224}01224     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01225}01225       \textcolor{comment}{/* Enable the TIM Capture/Compare 3 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01226}01226       \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga6aef020aebafd9e585283fbbaf8b841f}{TIM\_IT\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01227}01227       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01228}01228     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01229}01229 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01230}01230     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01231}01231       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01232}01232       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01233}01233   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01234}01234 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01235}01235   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01236}01236   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01237}01237     \textcolor{comment}{/* Enable the TIM Break interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01238}01238     \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga351a8f27975e0af87f4bb37a4feaa636}{TIM\_IT\_BREAK}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01239}01239 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01240}01240     \textcolor{comment}{/* Enable the complementary PWM output  */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01241}01241     TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga69ecb0bf5dcd5ecf30af36d6fc00ea0d}{TIM\_CCxN\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01242}01242 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01243}01243     \textcolor{comment}{/* Enable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01244}01244     \mbox{\hyperlink{group___t_i_m___exported___macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01245}01245 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01246}01246     \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01247}01247     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01248}01248     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01249}01249       tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01250}01250       \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01251}01251       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01252}01252         \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01253}01253       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01254}01254     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01255}01255     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01256}01256     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01257}01257       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01258}01258     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01259}01259   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01260}01260 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01261}01261   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01262}01262   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01263}01263 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01264}01264 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01276}01276 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga13848e20df29fa552ef4f5b69fef20a6}{HAL\_TIMEx\_PWMN\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01277}01277 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01278}01278   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01279}01279   uint32\_t tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01280}01280 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01281}01281   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01282}01282   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01283}01283 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01284}01284   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01285}01285   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01286}01286     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01287}01287     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01288}01288       \textcolor{comment}{/* Disable the TIM Capture/Compare 1 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01289}01289       \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01290}01290       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01291}01291     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01292}01292 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01293}01293     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01294}01294     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01295}01295       \textcolor{comment}{/* Disable the TIM Capture/Compare 2 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01296}01296       \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01297}01297       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01298}01298     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01299}01299 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01300}01300     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01301}01301     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01302}01302       \textcolor{comment}{/* Disable the TIM Capture/Compare 3 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01303}01303       \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga6aef020aebafd9e585283fbbaf8b841f}{TIM\_IT\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01304}01304       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01305}01305     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01306}01306 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01307}01307     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01308}01308       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01309}01309       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01310}01310   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01311}01311 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01312}01312   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01313}01313   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01314}01314     \textcolor{comment}{/* Disable the complementary PWM output  */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01315}01315     TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga241183326d83407f7cc7dbd292533240}{TIM\_CCxN\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01316}01316 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01317}01317     \textcolor{comment}{/* Disable the TIM Break interrupt (only if no more channel is active) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01318}01318     tmpccer = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01319}01319     \textcolor{keywordflow}{if} ((tmpccer \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\_CCER\_CC1NE}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{TIM\_CCER\_CC2NE}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{TIM\_CCER\_CC3NE}})) == (uint32\_t)\mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01320}01320     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01321}01321       \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga351a8f27975e0af87f4bb37a4feaa636}{TIM\_IT\_BREAK}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01322}01322     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01323}01323 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01324}01324     \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01325}01325     \mbox{\hyperlink{group___t_i_m___exported___macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01326}01326 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01327}01327     \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01328}01328     \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01329}01329 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01330}01330     \textcolor{comment}{/* Set the TIM complementary channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01331}01331     \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01332}01332   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01333}01333 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01334}01334   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01335}01335   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01336}01336 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01337}01337 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01351}01351 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_gac525533dc108ee4915ca93d5a43cb3b5}{HAL\_TIMEx\_PWMN\_Start\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel, uint32\_t *pData, uint16\_t Length)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01352}01352 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01353}01353   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01354}01354   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01355}01355 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01356}01356   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01357}01357   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01358}01358 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01359}01359   \textcolor{comment}{/* Set the TIM complementary channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01360}01360   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, Channel) == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01361}01361   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01362}01362     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01363}01363   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01364}01364   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, Channel) == \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01365}01365   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01366}01366     \textcolor{keywordflow}{if} ((pData == NULL) \&\& (Length > 0U))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01367}01367     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01368}01368       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01369}01369     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01370}01370     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01371}01371     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01372}01372       \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01373}01373     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01374}01374   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01375}01375   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01376}01376   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01377}01377     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01378}01378   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01379}01379 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01380}01380   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01381}01381   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01382}01382     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01383}01383     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01384}01384       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01385}01385       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMADelayPulseNCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01386}01386       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01387}01387 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01388}01388       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01389}01389       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = TIM\_DMAErrorCCxN ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01390}01390 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01391}01391       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01392}01392       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}], (uint32\_t)pData, (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01393}01393                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01394}01394       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01395}01395         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01396}01396         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01397}01397       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01398}01398       \textcolor{comment}{/* Enable the TIM Capture/Compare 1 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01399}01399       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01400}01400       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01401}01401     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01402}01402 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01403}01403     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01404}01404     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01405}01405       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01406}01406       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMADelayPulseNCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01407}01407       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01408}01408 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01409}01409       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01410}01410       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = TIM\_DMAErrorCCxN ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01411}01411 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01412}01412       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01413}01413       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}], (uint32\_t)pData, (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01414}01414                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01415}01415       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01416}01416         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01417}01417         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01418}01418       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01419}01419       \textcolor{comment}{/* Enable the TIM Capture/Compare 2 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01420}01420       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01421}01421       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01422}01422     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01423}01423 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01424}01424     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01425}01425     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01426}01426       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01427}01427       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = TIM\_DMADelayPulseNCplt;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01428}01428       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01429}01429 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01430}01430       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01431}01431       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = TIM\_DMAErrorCCxN ;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01432}01432 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01433}01433       \textcolor{comment}{/* Enable the DMA stream */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01434}01434       \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}], (uint32\_t)pData, (uint32\_t)\&htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}},}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01435}01435                            Length) != \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01436}01436       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01437}01437         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01438}01438         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01439}01439       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01440}01440       \textcolor{comment}{/* Enable the TIM Capture/Compare 3 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01441}01441       \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga3eb2dadbd3109bced45935fb53deeee1}{TIM\_DMA\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01442}01442       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01443}01443     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01444}01444 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01445}01445     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01446}01446       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01447}01447       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01448}01448   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01449}01449 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01450}01450   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01451}01451   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01452}01452     \textcolor{comment}{/* Enable the complementary PWM output  */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01453}01453     TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga69ecb0bf5dcd5ecf30af36d6fc00ea0d}{TIM\_CCxN\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01454}01454 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01455}01455     \textcolor{comment}{/* Enable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01456}01456     \mbox{\hyperlink{group___t_i_m___exported___macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01457}01457 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01458}01458     \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01459}01459     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01460}01460     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01461}01461       tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01462}01462       \textcolor{keywordflow}{if} (!\mbox{\hyperlink{group___t_i_m___private___macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01463}01463       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01464}01464         \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01465}01465       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01466}01466     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01467}01467     \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01468}01468     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01469}01469       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01470}01470     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01471}01471   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01472}01472 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01473}01473   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01474}01474   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01475}01475 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01476}01476 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01488}01488 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group3_ga10afdfdc5eed2e0288ccb969f48bc0e4}{HAL\_TIMEx\_PWMN\_Stop\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01489}01489 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01490}01490   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01491}01491 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01492}01492   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01493}01493   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01494}01494 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01495}01495   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01496}01496   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01497}01497     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01498}01498     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01499}01499       \textcolor{comment}{/* Disable the TIM Capture/Compare 1 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01500}01500       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01501}01501       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01502}01502       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01503}01503     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01504}01504 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01505}01505     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01506}01506     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01507}01507       \textcolor{comment}{/* Disable the TIM Capture/Compare 2 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01508}01508       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01509}01509       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01510}01510       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01511}01511     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01512}01512 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01513}01513     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01514}01514     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01515}01515       \textcolor{comment}{/* Disable the TIM Capture/Compare 3 DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01516}01516       \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_ga3eb2dadbd3109bced45935fb53deeee1}{TIM\_DMA\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01517}01517       (void)\mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01518}01518       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01519}01519     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01520}01520 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01521}01521     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01522}01522       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01523}01523       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01524}01524   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01525}01525 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01526}01526   \textcolor{keywordflow}{if} (\mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} == \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01527}01527   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01528}01528     \textcolor{comment}{/* Disable the complementary PWM output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01529}01529     TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, Channel, \mbox{\hyperlink{group___channel___c_c___state_ga241183326d83407f7cc7dbd292533240}{TIM\_CCxN\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01530}01530 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01531}01531     \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01532}01532     \mbox{\hyperlink{group___t_i_m___exported___macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01533}01533 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01534}01534     \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01535}01535     \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01536}01536 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01537}01537     \textcolor{comment}{/* Set the TIM complementary channel state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01538}01538     \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, Channel, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01539}01539   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01540}01540 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01541}01541   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01542}01542   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01543}01543 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01544}01544 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01579}01579 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group4_ga41e254708b0215a68acb6e0836d4f8ca}{HAL\_TIMEx\_OnePulseN\_Start}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01580}01580 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01581}01581   uint32\_t input\_channel = (OutputChannel == \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}) ? \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}} : \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01582}01582   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_1\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01583}01583   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_2\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01584}01584   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_1\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01585}01585   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_2\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01586}01586 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01587}01587   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01588}01588   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, OutputChannel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01589}01589 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01590}01590   \textcolor{comment}{/* Check the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01591}01591   \textcolor{keywordflow}{if} ((channel\_1\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01592}01592       || (channel\_2\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01593}01593       || (complementary\_channel\_1\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01594}01594       || (complementary\_channel\_2\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01595}01595   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01596}01596     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01597}01597   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01598}01598 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01599}01599   \textcolor{comment}{/* Set the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01600}01600   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01601}01601   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01602}01602   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01603}01603   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01604}01604 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01605}01605   \textcolor{comment}{/* Enable the complementary One Pulse output channel and the Input Capture channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01606}01606   TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, OutputChannel, \mbox{\hyperlink{group___channel___c_c___state_ga69ecb0bf5dcd5ecf30af36d6fc00ea0d}{TIM\_CCxN\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01607}01607   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, input\_channel, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01608}01608 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01609}01609   \textcolor{comment}{/* Enable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01610}01610   \mbox{\hyperlink{group___t_i_m___exported___macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01611}01611 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01612}01612   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01613}01613   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01614}01614 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01615}01615 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01628}01628 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group4_gaf42ab805f75ecece735d600e54cabf83}{HAL\_TIMEx\_OnePulseN\_Stop}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01629}01629 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01630}01630   uint32\_t input\_channel = (OutputChannel == \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}) ? \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}} : \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01631}01631 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01632}01632   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01633}01633   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, OutputChannel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01634}01634 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01635}01635   \textcolor{comment}{/* Disable the complementary One Pulse output channel and the Input Capture channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01636}01636   TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, OutputChannel, \mbox{\hyperlink{group___channel___c_c___state_ga241183326d83407f7cc7dbd292533240}{TIM\_CCxN\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01637}01637   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, input\_channel, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01638}01638 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01639}01639   \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01640}01640   \mbox{\hyperlink{group___t_i_m___exported___macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01641}01641 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01642}01642   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01643}01643   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01644}01644 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01645}01645   \textcolor{comment}{/* Set the TIM  channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01646}01646   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01647}01647   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01648}01648   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01649}01649   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01650}01650 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01651}01651   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01652}01652   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01653}01653 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01654}01654 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01667}01667 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group4_ga297a97004076cee5734510a0dece7665}{HAL\_TIMEx\_OnePulseN\_Start\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01668}01668 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01669}01669   uint32\_t input\_channel = (OutputChannel == \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}) ? \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}} : \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01670}01670   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_1\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01671}01671   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_2\_state = \mbox{\hyperlink{group___t_i_m___private___macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01672}01672   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_1\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01673}01673   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} complementary\_channel\_2\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01674}01674 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01675}01675   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01676}01676   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, OutputChannel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01677}01677 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01678}01678   \textcolor{comment}{/* Check the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01679}01679   \textcolor{keywordflow}{if} ((channel\_1\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01680}01680       || (channel\_2\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01681}01681       || (complementary\_channel\_1\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01682}01682       || (complementary\_channel\_2\_state != \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01683}01683   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01684}01684     \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01685}01685   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01686}01686 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01687}01687   \textcolor{comment}{/* Set the TIM channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01688}01688   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01689}01689   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01690}01690   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01691}01691   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01692}01692 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01693}01693   \textcolor{comment}{/* Enable the TIM Capture/Compare 1 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01694}01694   \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01695}01695 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01696}01696   \textcolor{comment}{/* Enable the TIM Capture/Compare 2 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01697}01697   \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01698}01698 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01699}01699   \textcolor{comment}{/* Enable the complementary One Pulse output channel and the Input Capture channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01700}01700   TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, OutputChannel, \mbox{\hyperlink{group___channel___c_c___state_ga69ecb0bf5dcd5ecf30af36d6fc00ea0d}{TIM\_CCxN\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01701}01701   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, input\_channel, \mbox{\hyperlink{group___channel___c_c___state_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01702}01702 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01703}01703   \textcolor{comment}{/* Enable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01704}01704   \mbox{\hyperlink{group___t_i_m___exported___macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01705}01705 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01706}01706   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01707}01707   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01708}01708 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01709}01709 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01722}01722 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group4_ga5b6f320c18f453054a5409db6b98254e}{HAL\_TIMEx\_OnePulseN\_Stop\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t OutputChannel)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01723}01723 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01724}01724   uint32\_t input\_channel = (OutputChannel == \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}) ? \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}} : \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01725}01725 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01726}01726   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01727}01727   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, OutputChannel));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01728}01728 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01729}01729   \textcolor{comment}{/* Disable the TIM Capture/Compare 1 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01730}01730   \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01731}01731 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01732}01732   \textcolor{comment}{/* Disable the TIM Capture/Compare 2 interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01733}01733   \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01734}01734 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01735}01735   \textcolor{comment}{/* Disable the complementary One Pulse output channel and the Input Capture channel */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01736}01736   TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, OutputChannel, \mbox{\hyperlink{group___channel___c_c___state_ga241183326d83407f7cc7dbd292533240}{TIM\_CCxN\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01737}01737   \mbox{\hyperlink{group___t_i_m___private___functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, input\_channel, \mbox{\hyperlink{group___channel___c_c___state_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01738}01738 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01739}01739   \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01740}01740   \mbox{\hyperlink{group___t_i_m___exported___macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01741}01741 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01742}01742   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01743}01743   \mbox{\hyperlink{group___t_i_m___exported___macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01744}01744 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01745}01745   \textcolor{comment}{/* Set the TIM  channels state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01746}01746   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01747}01747   \mbox{\hyperlink{group___t_i_m___private___macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01748}01748   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01749}01749   \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01750}01750 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01751}01751   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01752}01752   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01753}01753 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01754}01754 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01802}01802 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_gab5802aa4b8b5a79b93b209b0277622ac}{HAL\_TIMEx\_ConfigCommutEvent}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t  InputTrigger,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01803}01803                                               uint32\_t  CommutationSource)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01804}01804 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01805}01805   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01806}01806   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaa7ffc9e37b9229f1278d104d9c33627e}{IS\_TIM\_COMMUTATION\_EVENT\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01807}01807   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga48eee98612db56131414fdacc7a5743d}{IS\_TIM\_INTERNAL\_TRIGGEREVENT\_SELECTION}}(InputTrigger));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01808}01808 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01809}01809   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01810}01810 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01811}01811   \textcolor{keywordflow}{if} ((InputTrigger == \mbox{\hyperlink{group___t_i_m___trigger___selection_gab7cf2b7db3956d4fd1e5a5d84f4891e7}{TIM\_TS\_ITR0}}) || (InputTrigger == \mbox{\hyperlink{group___t_i_m___trigger___selection_gad90fbca297153ca9c0112a67ea2c6cb3}{TIM\_TS\_ITR1}}) ||}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01812}01812       (InputTrigger == \mbox{\hyperlink{group___t_i_m___trigger___selection_ga8599ba58a5f911d648503c7ac55d4320}{TIM\_TS\_ITR2}}) || (InputTrigger == \mbox{\hyperlink{group___t_i_m___trigger___selection_ga63183e611b91c5847040172c0069514d}{TIM\_TS\_ITR3}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01813}01813   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01814}01814     \textcolor{comment}{/* Select the Input trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01815}01815     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \&= \string~TIM\_SMCR\_TS;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01816}01816     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} |= InputTrigger;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01817}01817   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01818}01818 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01819}01819   \textcolor{comment}{/* Select the Capture Compare preload feature */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01820}01820   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01821}01821   \textcolor{comment}{/* Select the Commutation event source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01822}01822   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \&= \string~TIM\_CR2\_CCUS;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01823}01823   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= CommutationSource;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01824}01824 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01825}01825   \textcolor{comment}{/* Disable Commutation Interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01826}01826   \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_gaeb7eff6c39922814e7ee47c0820c3d9f}{TIM\_IT\_COM}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01827}01827 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01828}01828   \textcolor{comment}{/* Disable Commutation DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01829}01829   \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_gac5f4c56e944bda8ba0c23b97275020ba}{TIM\_DMA\_COM}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01830}01830 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01831}01831   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01832}01832 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01833}01833   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01834}01834 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01835}01835 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01858}01858 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_gad9f5f717a203adafb70e66451b4f0472}{HAL\_TIMEx\_ConfigCommutEvent\_IT}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t  InputTrigger,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01859}01859                                                  uint32\_t  CommutationSource)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01860}01860 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01861}01861   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01862}01862   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaa7ffc9e37b9229f1278d104d9c33627e}{IS\_TIM\_COMMUTATION\_EVENT\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01863}01863   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga48eee98612db56131414fdacc7a5743d}{IS\_TIM\_INTERNAL\_TRIGGEREVENT\_SELECTION}}(InputTrigger));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01864}01864 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01865}01865   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01866}01866 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01867}01867   \textcolor{keywordflow}{if} ((InputTrigger == \mbox{\hyperlink{group___t_i_m___trigger___selection_gab7cf2b7db3956d4fd1e5a5d84f4891e7}{TIM\_TS\_ITR0}}) || (InputTrigger == \mbox{\hyperlink{group___t_i_m___trigger___selection_gad90fbca297153ca9c0112a67ea2c6cb3}{TIM\_TS\_ITR1}}) ||}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01868}01868       (InputTrigger == \mbox{\hyperlink{group___t_i_m___trigger___selection_ga8599ba58a5f911d648503c7ac55d4320}{TIM\_TS\_ITR2}}) || (InputTrigger == \mbox{\hyperlink{group___t_i_m___trigger___selection_ga63183e611b91c5847040172c0069514d}{TIM\_TS\_ITR3}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01869}01869   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01870}01870     \textcolor{comment}{/* Select the Input trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01871}01871     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \&= \string~TIM\_SMCR\_TS;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01872}01872     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} |= InputTrigger;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01873}01873   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01874}01874 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01875}01875   \textcolor{comment}{/* Select the Capture Compare preload feature */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01876}01876   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01877}01877   \textcolor{comment}{/* Select the Commutation event source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01878}01878   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \&= \string~TIM\_CR2\_CCUS;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01879}01879   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= CommutationSource;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01880}01880 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01881}01881   \textcolor{comment}{/* Disable Commutation DMA request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01882}01882   \mbox{\hyperlink{group___t_i_m___exported___macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_gac5f4c56e944bda8ba0c23b97275020ba}{TIM\_DMA\_COM}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01883}01883 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01884}01884   \textcolor{comment}{/* Enable the Commutation Interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01885}01885   \mbox{\hyperlink{group___t_i_m___exported___macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_gaeb7eff6c39922814e7ee47c0820c3d9f}{TIM\_IT\_COM}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01886}01886 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01887}01887   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01888}01888 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01889}01889   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01890}01890 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01891}01891 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01915}01915 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga6ab2af489cfc5783e4ddd76a35edde31}{HAL\_TIMEx\_ConfigCommutEvent\_DMA}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t  InputTrigger,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01916}01916                                                   uint32\_t  CommutationSource)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01917}01917 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01918}01918   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01919}01919   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaa7ffc9e37b9229f1278d104d9c33627e}{IS\_TIM\_COMMUTATION\_EVENT\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01920}01920   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga48eee98612db56131414fdacc7a5743d}{IS\_TIM\_INTERNAL\_TRIGGEREVENT\_SELECTION}}(InputTrigger));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01921}01921 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01922}01922   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01923}01923 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01924}01924   \textcolor{keywordflow}{if} ((InputTrigger == \mbox{\hyperlink{group___t_i_m___trigger___selection_gab7cf2b7db3956d4fd1e5a5d84f4891e7}{TIM\_TS\_ITR0}}) || (InputTrigger == \mbox{\hyperlink{group___t_i_m___trigger___selection_gad90fbca297153ca9c0112a67ea2c6cb3}{TIM\_TS\_ITR1}}) ||}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01925}01925       (InputTrigger == \mbox{\hyperlink{group___t_i_m___trigger___selection_ga8599ba58a5f911d648503c7ac55d4320}{TIM\_TS\_ITR2}}) || (InputTrigger == \mbox{\hyperlink{group___t_i_m___trigger___selection_ga63183e611b91c5847040172c0069514d}{TIM\_TS\_ITR3}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01926}01926   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01927}01927     \textcolor{comment}{/* Select the Input trigger */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01928}01928     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} \&= \string~TIM\_SMCR\_TS;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01929}01929     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} |= InputTrigger;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01930}01930   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01931}01931 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01932}01932   \textcolor{comment}{/* Select the Capture Compare preload feature */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01933}01933   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01934}01934   \textcolor{comment}{/* Select the Commutation event source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01935}01935   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} \&= \string~TIM\_CR2\_CCUS;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01936}01936   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} |= CommutationSource;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01937}01937 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01938}01938   \textcolor{comment}{/* Enable the Commutation DMA Request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01939}01939   \textcolor{comment}{/* Set the DMA Commutation Callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01940}01940   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_gaa707c98bb11277665635ca7aef1e4193}{TIM\_DMA\_ID\_COMMUTATION}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}} = \mbox{\hyperlink{group___t_i_m_ex___private___functions_gaf473fa38254d62a74a006a781fe0aeb8}{TIMEx\_DMACommutationCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01941}01941   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_gaa707c98bb11277665635ca7aef1e4193}{TIM\_DMA\_ID\_COMMUTATION}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}} = \mbox{\hyperlink{group___t_i_m_ex___private___functions_ga65b7244a1ee94cf20081543377ba8d2a}{TIMEx\_DMACommutationHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01942}01942   \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01943}01943   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_gaa707c98bb11277665635ca7aef1e4193}{TIM\_DMA\_ID\_COMMUTATION}}]-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}} = \mbox{\hyperlink{group___t_i_m___private___functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01944}01944 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01945}01945   \textcolor{comment}{/* Disable Commutation Interrupt */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01946}01946   \mbox{\hyperlink{group___t_i_m___exported___macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim, \mbox{\hyperlink{group___t_i_m___interrupt__definition_gaeb7eff6c39922814e7ee47c0820c3d9f}{TIM\_IT\_COM}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01947}01947 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01948}01948   \textcolor{comment}{/* Enable the Commutation DMA Request */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01949}01949   \mbox{\hyperlink{group___t_i_m___exported___macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim, \mbox{\hyperlink{group___t_i_m___d_m_a__sources_gac5f4c56e944bda8ba0c23b97275020ba}{TIM\_DMA\_COM}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01950}01950 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01951}01951   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01952}01952 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01953}01953   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01954}01954 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01955}01955 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01964}01964 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga056fd97d3be6c60dcfa12963f6ec8aad}{HAL\_TIMEx\_MasterConfigSynchronization}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01965}01965                                                         \mbox{\hyperlink{struct_t_i_m___master_config_type_def}{TIM\_MasterConfigTypeDef}} *sMasterConfig)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01966}01966 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01967}01967   uint32\_t tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01968}01968   uint32\_t tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01969}01969 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01970}01970   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01971}01971   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gace24660a8fcd38201777a967e044544f}{IS\_TIM\_MASTER\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01972}01972   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga9c59624b1c4a60f39385da551ab31e53}{IS\_TIM\_TRGO\_SOURCE}}(sMasterConfig-\/>\mbox{\hyperlink{struct_t_i_m___master_config_type_def_aafb70c2c7a9a93a3dad59a350df2b00f}{MasterOutputTrigger}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01973}01973   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gafac5c2fba615264d7a1de6f85cfccc9a}{IS\_TIM\_MSM\_STATE}}(sMasterConfig-\/>\mbox{\hyperlink{struct_t_i_m___master_config_type_def_aa17903ecbee15ce7a6d51de5e9602d3f}{MasterSlaveMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01974}01974 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01975}01975   \textcolor{comment}{/* Check input state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01976}01976   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01977}01977 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01978}01978   \textcolor{comment}{/* Change the handler state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01979}01979   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01980}01980 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01981}01981   \textcolor{comment}{/* Get the TIMx CR2 register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01982}01982   tmpcr2 = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01983}01983 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01984}01984   \textcolor{comment}{/* Get the TIMx SMCR register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01985}01985   tmpsmcr = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01986}01986 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01987}01987   \textcolor{comment}{/* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01988}01988   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga8cf02e1b7a9af7083431549b0e3efd15}{IS\_TIM\_TRGO2\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01989}01989   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01990}01990     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01991}01991     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga33da13e91d556aeed63a2c85e2f81340}{IS\_TIM\_TRGO2\_SOURCE}}(sMasterConfig-\/>\mbox{\hyperlink{struct_t_i_m___master_config_type_def_a77efb471135bc618157fa16dac2ac502}{MasterOutputTrigger2}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01992}01992 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01993}01993     \textcolor{comment}{/* Clear the MMS2 bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01994}01994     tmpcr2 \&= \string~TIM\_CR2\_MMS2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01995}01995     \textcolor{comment}{/* Select the TRGO2 source*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01996}01996     tmpcr2 |= sMasterConfig-\/>\mbox{\hyperlink{struct_t_i_m___master_config_type_def_a77efb471135bc618157fa16dac2ac502}{MasterOutputTrigger2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01997}01997   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01998}01998 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l01999}01999   \textcolor{comment}{/* Reset the MMS Bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02000}02000   tmpcr2 \&= \string~TIM\_CR2\_MMS;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02001}02001   \textcolor{comment}{/* Select the TRGO source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02002}02002   tmpcr2 |=  sMasterConfig-\/>\mbox{\hyperlink{struct_t_i_m___master_config_type_def_aafb70c2c7a9a93a3dad59a350df2b00f}{MasterOutputTrigger}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02003}02003 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02004}02004   \textcolor{comment}{/* Update TIMx CR2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02005}02005   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}} = tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02006}02006 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02007}02007   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga30c7c0f10d8f105ded8929cc7eca8401}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02008}02008   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02009}02009     \textcolor{comment}{/* Reset the MSM Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02010}02010     tmpsmcr \&= \string~TIM\_SMCR\_MSM;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02011}02011     \textcolor{comment}{/* Set master mode */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02012}02012     tmpsmcr |= sMasterConfig-\/>\mbox{\hyperlink{struct_t_i_m___master_config_type_def_aa17903ecbee15ce7a6d51de5e9602d3f}{MasterSlaveMode}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02013}02013 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02014}02014     \textcolor{comment}{/* Update TIMx SMCR */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02015}02015     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}} = tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02016}02016   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02017}02017 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02018}02018   \textcolor{comment}{/* Change the htim state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02019}02019   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02020}02020 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02021}02021   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02022}02022 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02023}02023   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02024}02024 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02025}02025 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02037}02037 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga4414f3b3dcbed3f21ee3b06d6db9ffa4}{HAL\_TIMEx\_ConfigBreakDeadTime}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02038}02038                                                 \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def}{TIM\_BreakDeadTimeConfigTypeDef}} *sBreakDeadTimeConfig)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02039}02039 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02040}02040   \textcolor{comment}{/* Keep this variable initialized to 0 as it is used to configure BDTR register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02041}02041   uint32\_t tmpbdtr = 0U;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02042}02042 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02043}02043   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02044}02044   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02045}02045   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga9781b1128c61785dd818f64d83f4cb77}{IS\_TIM\_OSSR\_STATE}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_af45695121f3b3fe1ab24e8fbdb56d781}{OffStateRunMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02046}02046   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gaf5097557634d53d3f9438cf222e2192b}{IS\_TIM\_OSSI\_STATE}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a24f5a355f44432458801392e40a80faa}{OffStateIDLEMode}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02047}02047   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gad53d9e9b4fa060db29f3900b3dfcb3ed}{IS\_TIM\_LOCK\_LEVEL}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a5fb4b2ca5382b21df284a2d0ce75d32c}{LockLevel}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02048}02048   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga223fe03967fab834c92f4159fa2e2817}{IS\_TIM\_DEADTIME}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a5a08cf07668e90bc708f8cccf709f2b4}{DeadTime}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02049}02049   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga74dc07721b4a34a59194df534fb5fdd8}{IS\_TIM\_BREAK\_STATE}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a2a1604bd7f46bd571a2507c5f873474f}{BreakState}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02050}02050   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga42d1d6f041253c2a07ddee8d4411e2db}{IS\_TIM\_BREAK\_POLARITY}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a9ac85dcd5135063196b8954d9b779aa7}{BreakPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02051}02051   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga6eb4b934436eb7afd965214963abfb62}{IS\_TIM\_BREAK\_FILTER}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a9832cc0d752f1106cd4fc5a2f0e510c0}{BreakFilter}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02052}02052   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gab060abc03ca5cd3421a9279a5403cea3}{IS\_TIM\_AUTOMATIC\_OUTPUT\_STATE}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a811ab6cfce79a2aadab7fc040413c037}{AutomaticOutput}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02053}02053 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02054}02054   \textcolor{comment}{/* Check input state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02055}02055   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02056}02056 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02057}02057   \textcolor{comment}{/* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02058}02058 \textcolor{comment}{     the OSSI State, the dead time value and the Automatic Output Enable Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02059}02059 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02060}02060   \textcolor{comment}{/* Set the BDTR bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02061}02061   \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\_BDTR\_DTG}}, sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a5a08cf07668e90bc708f8cccf709f2b4}{DeadTime}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02062}02062   \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\_BDTR\_LOCK}}, sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a5fb4b2ca5382b21df284a2d0ce75d32c}{LockLevel}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02063}02063   \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\_BDTR\_OSSI}}, sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a24f5a355f44432458801392e40a80faa}{OffStateIDLEMode}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02064}02064   \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\_BDTR\_OSSR}}, sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_af45695121f3b3fe1ab24e8fbdb56d781}{OffStateRunMode}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02065}02065   \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\_BDTR\_BKE}}, sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a2a1604bd7f46bd571a2507c5f873474f}{BreakState}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02066}02066   \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\_BDTR\_BKP}}, sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a9ac85dcd5135063196b8954d9b779aa7}{BreakPolarity}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02067}02067   \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}}, sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a811ab6cfce79a2aadab7fc040413c037}{AutomaticOutput}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02068}02068   \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2be17c432a12ce3ec4a79aa380a01b6}{TIM\_BDTR\_BKF}}, (sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a9832cc0d752f1106cd4fc5a2f0e510c0}{BreakFilter}} << \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a276db9f8f1830064dd5905a73df612}{TIM\_BDTR\_BKF\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02069}02069 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02070}02070   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___exported__macros_ga64ee0eb39ee44221618c397a8f74c7b8}{IS\_TIM\_BKIN2\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02071}02071   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02072}02072     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02073}02073     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga400c722e50eb4f2cecdf1d9e8415f926}{IS\_TIM\_BREAK2\_STATE}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_af7a86a8196eec5ef1eb19b215a1cd0ac}{Break2State}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02074}02074     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_gabd7395f6fc431e648b2dcf57cb562d9d}{IS\_TIM\_BREAK2\_POLARITY}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_ab6c707aba3ac6f861611a3c2a5915b40}{Break2Polarity}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02075}02075     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga6eb4b934436eb7afd965214963abfb62}{IS\_TIM\_BREAK\_FILTER}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a6c7bdf2bf348b43c789dfa31153b6df2}{Break2Filter}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02076}02076 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02077}02077     \textcolor{comment}{/* Set the BREAK2 input related BDTR bits */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02078}02078     \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb338853d60dffd23d45fc67b6649705}{TIM\_BDTR\_BK2F}}, (sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_a6c7bdf2bf348b43c789dfa31153b6df2}{Break2Filter}} << \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8259adbdbe9ba5bd8f40d508504d2d0}{TIM\_BDTR\_BK2F\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02079}02079     \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50aff10d1577a94de8c4aa46cd2cbdb5}{TIM\_BDTR\_BK2E}}, sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_af7a86a8196eec5ef1eb19b215a1cd0ac}{Break2State}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02080}02080     \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94911ade52aef76f5ad41613f9fc9590}{TIM\_BDTR\_BK2P}}, sBreakDeadTimeConfig-\/>\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def_ab6c707aba3ac6f861611a3c2a5915b40}{Break2Polarity}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02081}02081   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02082}02082 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02083}02083   \textcolor{comment}{/* Set TIMx\_BDTR */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02084}02084   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}} = tmpbdtr;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02085}02085 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02086}02086   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02087}02087 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02088}02088   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02089}02089 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02090}02090 \textcolor{preprocessor}{\#if defined(TIM\_BREAK\_INPUT\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02091}02091 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02102}02102 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_TIMEx\_ConfigBreakInput(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02103}02103                                              uint32\_t BreakInput,}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02104}02104                                              TIMEx\_BreakInputConfigTypeDef *sBreakInputConfig)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02105}02105 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02106}02106 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02107}02107   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02108}02108   uint32\_t tmporx;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02109}02109   uint32\_t bkin\_enable\_mask;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02110}02110   uint32\_t bkin\_polarity\_mask;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02111}02111   uint32\_t bkin\_enable\_bitpos;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02112}02112   uint32\_t bkin\_polarity\_bitpos;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02113}02113 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02114}02114   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02115}02115   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02116}02116   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_TIM\_BREAKINPUT(BreakInput));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02117}02117   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_TIM\_BREAKINPUTSOURCE(sBreakInputConfig-\/>Source));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02118}02118   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_TIM\_BREAKINPUTSOURCE\_STATE(sBreakInputConfig-\/>Enable));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02119}02119 \textcolor{preprocessor}{\#if defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02120}02120   \textcolor{keywordflow}{if} (sBreakInputConfig-\/>Source != TIM\_BREAKINPUTSOURCE\_DFSDM1)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02121}02121   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02122}02122     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_TIM\_BREAKINPUTSOURCE\_POLARITY(sBreakInputConfig-\/>Polarity));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02123}02123   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02124}02124 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02125}02125   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_TIM\_BREAKINPUTSOURCE\_POLARITY(sBreakInputConfig-\/>Polarity));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02126}02126 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Channel0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02127}02127 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02128}02128   \textcolor{comment}{/* Check input state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02129}02129   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02130}02130 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02131}02131   \textcolor{keywordflow}{switch} (sBreakInputConfig-\/>Source)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02132}02132   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02133}02133     \textcolor{keywordflow}{case} TIM\_BREAKINPUTSOURCE\_BKIN:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02134}02134     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02135}02135       bkin\_enable\_mask = TIM1\_AF1\_BKINE;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02136}02136       bkin\_enable\_bitpos = TIM1\_AF1\_BKINE\_Pos;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02137}02137       bkin\_polarity\_mask = TIM1\_AF1\_BKINP;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02138}02138       bkin\_polarity\_bitpos = TIM1\_AF1\_BKINP\_Pos;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02139}02139       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02140}02140     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02141}02141 \textcolor{preprocessor}{\#if defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02142}02142     \textcolor{keywordflow}{case} TIM\_BREAKINPUTSOURCE\_DFSDM1:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02143}02143     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02144}02144       bkin\_enable\_mask = TIM1\_AF1\_BKDF1BKE;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02145}02145       bkin\_enable\_bitpos = TIM1\_AF1\_BKDF1BKE\_Pos;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02146}02146       bkin\_polarity\_mask = 0U;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02147}02147       bkin\_polarity\_bitpos = 0U;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02148}02148       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02149}02149     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02150}02150 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Channel0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02151}02151 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02152}02152     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02153}02153     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02154}02154       bkin\_enable\_mask = 0U;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02155}02155       bkin\_polarity\_mask = 0U;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02156}02156       bkin\_enable\_bitpos = 0U;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02157}02157       bkin\_polarity\_bitpos = 0U;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02158}02158       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02159}02159     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02160}02160   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02161}02161 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02162}02162   \textcolor{keywordflow}{switch} (BreakInput)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02163}02163   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02164}02164     \textcolor{keywordflow}{case} TIM\_BREAKINPUT\_BRK:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02165}02165     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02166}02166       \textcolor{comment}{/* Get the TIMx\_AF1 register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02167}02167       tmporx = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>AF1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02168}02168 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02169}02169       \textcolor{comment}{/* Enable the break input */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02170}02170       tmporx \&= \string~bkin\_enable\_mask;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02171}02171       tmporx |= (sBreakInputConfig-\/>Enable << bkin\_enable\_bitpos) \& bkin\_enable\_mask;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02172}02172 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02173}02173       \textcolor{comment}{/* Set the break input polarity */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02174}02174 \textcolor{preprocessor}{\#if defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02175}02175       \textcolor{keywordflow}{if} (sBreakInputConfig-\/>Source != TIM\_BREAKINPUTSOURCE\_DFSDM1)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02176}02176 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Channel0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02177}02177       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02178}02178         tmporx \&= \string~bkin\_polarity\_mask;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02179}02179         tmporx |= (sBreakInputConfig-\/>Polarity << bkin\_polarity\_bitpos) \& bkin\_polarity\_mask;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02180}02180       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02181}02181 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02182}02182       \textcolor{comment}{/* Set TIMx\_AF1 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02183}02183       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>AF1 = tmporx;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02184}02184       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02185}02185     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02186}02186     \textcolor{keywordflow}{case} TIM\_BREAKINPUT\_BRK2:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02187}02187     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02188}02188       \textcolor{comment}{/* Get the TIMx\_AF2 register value */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02189}02189       tmporx = htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>AF2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02190}02190 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02191}02191       \textcolor{comment}{/* Enable the break input */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02192}02192       tmporx \&= \string~bkin\_enable\_mask;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02193}02193       tmporx |= (sBreakInputConfig-\/>Enable << bkin\_enable\_bitpos) \& bkin\_enable\_mask;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02194}02194 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02195}02195       \textcolor{comment}{/* Set the break input polarity */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02196}02196 \textcolor{preprocessor}{\#if defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02197}02197       \textcolor{keywordflow}{if} (sBreakInputConfig-\/>Source != TIM\_BREAKINPUTSOURCE\_DFSDM1)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02198}02198 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Channel0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02199}02199       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02200}02200         tmporx \&= \string~bkin\_polarity\_mask;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02201}02201         tmporx |= (sBreakInputConfig-\/>Polarity << bkin\_polarity\_bitpos) \& bkin\_polarity\_mask;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02202}02202       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02203}02203 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02204}02204       \textcolor{comment}{/* Set TIMx\_AF2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02205}02205       htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>AF2 = tmporx;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02206}02206       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02207}02207     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02208}02208     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02209}02209       \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}} = \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02210}02210       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02211}02211   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02212}02212 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02213}02213   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02214}02214 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02215}02215   \textcolor{keywordflow}{return} \mbox{\hyperlink{drv__ibus_8c_a2cc3a1395706a276ba8a808b6f72e5c0}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02216}02216 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02217}02217 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*TIM\_BREAK\_INPUT\_SUPPORT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02218}02218 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02240}02240 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga683118282daf3aa2e319eb8eea93af31}{HAL\_TIMEx\_RemapConfig}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Remap)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02241}02241 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02242}02242 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02243}02243   \textcolor{comment}{/* Check parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02244}02244   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga8be400948d2695342269d0f90d4116e3}{IS\_TIM\_REMAP\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02245}02245   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m_ex___private___macros_gae20934eeb45adb08c627f651afbee60d}{IS\_TIM\_REMAP}}(Remap));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02246}02246 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02247}02247   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02248}02248 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02249}02249   \textcolor{comment}{/* Set the Timer remapping configuration */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02250}02250   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}} = Remap;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02251}02251 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02252}02252   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02253}02253 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02254}02254   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02255}02255 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02256}02256   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02257}02257 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02258}02258 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02270}02270 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group5_ga8aef10325df17a0d17a3a0a7ebfae383}{HAL\_TIMEx\_GroupChannel5}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim, uint32\_t Channels)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02271}02271 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02272}02272   \textcolor{comment}{/* Check parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02273}02273   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gae77f76e7d075acf124d89e90943d40db}{IS\_TIM\_COMBINED3PHASEPWM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02274}02274   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___t_i_m___private___macros_ga54904efe573e3ce6d13faf96d7ec5e4c}{IS\_TIM\_GROUPCH5}}(Channels));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02275}02275 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02276}02276   \textcolor{comment}{/* Process Locked */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02277}02277   \mbox{\hyperlink{stm32f7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02278}02278 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02279}02279   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02280}02280 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02281}02281   \textcolor{comment}{/* Clear GC5Cx bit fields */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02282}02282   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a34474d97b298c0bf671b72203ae43713}{CCR5}} \&= \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf84ef0edc60a2bb1d724fd28ae522e}{TIM\_CCR5\_GC5C3}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b51c31aab6f353303cffb10593a027}{TIM\_CCR5\_GC5C2}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadce130a8f74c02de0f6e2f8cb0f16b6e}{TIM\_CCR5\_GC5C1}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02283}02283 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02284}02284   \textcolor{comment}{/* Set GC5Cx bit fields */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02285}02285   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a34474d97b298c0bf671b72203ae43713}{CCR5}} |= Channels;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02286}02286 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02287}02287   \textcolor{comment}{/* Change the htim state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02288}02288   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02289}02289 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02290}02290   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02291}02291 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02292}02292   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02293}02293 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02294}02294 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02320}02320 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_gaa4189b31d2c006ee33f55f8c6eeba930}{HAL\_TIMEx\_CommutCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02321}02321 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02322}02322   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02323}02323   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02324}02324 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02325}02325   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02326}02326 \textcolor{comment}{            the HAL\_TIMEx\_CommutCallback could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02327}02327 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02328}02328 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02334}02334 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga971ecdc215921771e56ed2c4944dc0b1}{HAL\_TIMEx\_CommutHalfCpltCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02335}02335 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02336}02336   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02337}02337   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02338}02338 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02339}02339   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02340}02340 \textcolor{comment}{            the HAL\_TIMEx\_CommutHalfCpltCallback could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02341}02341 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02342}02342 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02343}02343 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02349}02349 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga2d868a55ca7c62c4a5ef85dec514402c}{HAL\_TIMEx\_BreakCallback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02350}02350 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02351}02351   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02352}02352   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02353}02353 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02354}02354   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02355}02355 \textcolor{comment}{            the HAL\_TIMEx\_BreakCallback could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02356}02356 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02357}02357 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02358}02358 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02364}02364 \_\_weak \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga1efa3cf97c2c2a7b21a25b55ce2c67fa}{HAL\_TIMEx\_Break2Callback}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02365}02365 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02366}02366   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02367}02367   \mbox{\hyperlink{stm32f7xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02368}02368 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02369}02369   \textcolor{comment}{/* NOTE : This function Should not be modified, when the callback is needed,}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02370}02370 \textcolor{comment}{            the HAL\_TIMEx\_Break2Callback could be implemented in the user file}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02371}02371 \textcolor{comment}{   */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02372}02372 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02397}02397 \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group7_ga69d56afa939909717370413d35311dbd}{HAL\_TIMEx\_HallSensor\_GetState}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02398}02398 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02399}02399   \textcolor{keywordflow}{return} htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02400}02400 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02401}02401 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02412}02412 \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group7_ga8869a865ab7b9572e5ff29ef920080a7}{HAL\_TIMEx\_GetChannelNState}}(\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim,  uint32\_t ChannelN)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02413}02413 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02414}02414   \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}} channel\_state;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02415}02415 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02416}02416   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02417}02417   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaff02acd71e7967406e03b59d77944626}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}, ChannelN));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02418}02418 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02419}02419   channel\_state = \mbox{\hyperlink{group___t_i_m___private___macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim, ChannelN);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02420}02420 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02421}02421   \textcolor{keywordflow}{return} channel\_state;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02422}02422 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02431}02431 \textcolor{comment}{/* Private functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02441}02441 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m_ex___private___functions_gaf473fa38254d62a74a006a781fe0aeb8}{TIMEx\_DMACommutationCplt}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02442}02442 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02443}02443   \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim = (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *)((\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *)hdma)-\/>Parent;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02444}02444 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02445}02445   \textcolor{comment}{/* Change the htim state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02446}02446   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02447}02447 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02448}02448 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02449}02449   htim-\/>CommutationCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02450}02450 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02451}02451   \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_gaa4189b31d2c006ee33f55f8c6eeba930}{HAL\_TIMEx\_CommutCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02452}02452 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02453}02453 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02454}02454 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02460}02460 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___t_i_m_ex___private___functions_ga65b7244a1ee94cf20081543377ba8d2a}{TIMEx\_DMACommutationHalfCplt}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02461}02461 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02462}02462   \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim = (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *)((\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *)hdma)-\/>Parent;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02463}02463 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02464}02464   \textcolor{comment}{/* Change the htim state */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02465}02465   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02466}02466 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02467}02467 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02468}02468   htim-\/>CommutationHalfCpltCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02469}02469 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02470}02470   \mbox{\hyperlink{group___t_i_m_ex___exported___functions___group6_ga971ecdc215921771e56ed2c4944dc0b1}{HAL\_TIMEx\_CommutHalfCpltCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02471}02471 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02472}02472 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02473}02473 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02474}02474 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02480}02480 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMADelayPulseNCplt(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02481}02481 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02482}02482   \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim = (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *)((\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *)hdma)-\/>Parent;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02483}02483 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02484}02484   \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02485}02485   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02486}02486     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{HAL\_TIM\_ACTIVE\_CHANNEL\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02487}02487 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02488}02488     \textcolor{keywordflow}{if} (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}} == \mbox{\hyperlink{group___d_m_a__mode_ga04941acfbbdefc53e1e08133cffa3b8a}{DMA\_NORMAL}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02489}02489     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02490}02490       \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02491}02491     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02492}02492   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02493}02493   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02494}02494   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02495}02495     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{HAL\_TIM\_ACTIVE\_CHANNEL\_2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02496}02496 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02497}02497     \textcolor{keywordflow}{if} (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}} == \mbox{\hyperlink{group___d_m_a__mode_ga04941acfbbdefc53e1e08133cffa3b8a}{DMA\_NORMAL}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02498}02498     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02499}02499       \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02500}02500     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02501}02501   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02502}02502   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02503}02503   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02504}02504     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{HAL\_TIM\_ACTIVE\_CHANNEL\_3}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02505}02505 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02506}02506     \textcolor{keywordflow}{if} (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}} == \mbox{\hyperlink{group___d_m_a__mode_ga04941acfbbdefc53e1e08133cffa3b8a}{DMA\_NORMAL}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02507}02507     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02508}02508       \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02509}02509     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02510}02510   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02511}02511   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02512}02512   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02513}02513     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6}{HAL\_TIM\_ACTIVE\_CHANNEL\_4}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02514}02514 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02515}02515     \textcolor{keywordflow}{if} (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}} == \mbox{\hyperlink{group___d_m_a__mode_ga04941acfbbdefc53e1e08133cffa3b8a}{DMA\_NORMAL}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02516}02516     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02517}02517       \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02518}02518     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02519}02519   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02520}02520   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02521}02521   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02522}02522     \textcolor{comment}{/* nothing to do */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02523}02523   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02524}02524 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02525}02525 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02526}02526   htim-\/>PWM\_PulseFinishedCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02527}02527 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02528}02528   \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga07e5fc4d223b16bec2fd6bed547cf91d}{HAL\_TIM\_PWM\_PulseFinishedCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02529}02529 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02530}02530 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02531}02531   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02532}02532 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02533}02533 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02539}02539 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMAErrorCCxN(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02540}02540 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02541}02541   \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *htim = (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\_HandleTypeDef}} *)((\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *)hdma)-\/>Parent;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02542}02542 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02543}02543   \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02544}02544   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02545}02545     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{HAL\_TIM\_ACTIVE\_CHANNEL\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02546}02546     \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02547}02547   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02548}02548   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02549}02549   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02550}02550     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{HAL\_TIM\_ACTIVE\_CHANNEL\_2}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02551}02551     \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02552}02552   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02553}02553   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}])}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02554}02554   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02555}02555     htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{HAL\_TIM\_ACTIVE\_CHANNEL\_3}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02556}02556     \mbox{\hyperlink{group___t_i_m___private___macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim, \mbox{\hyperlink{group___t_i_m___channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}, \mbox{\hyperlink{group___t_i_m___exported___types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02557}02557   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02558}02558   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02559}02559   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02560}02560     \textcolor{comment}{/* nothing to do */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02561}02561   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02562}02562 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02563}02563 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02564}02564   htim-\/>ErrorCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02565}02565 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02566}02566   \mbox{\hyperlink{group___t_i_m___exported___functions___group9_ga6f0868af383d592940700dbb52fac016}{HAL\_TIM\_ErrorCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02567}02567 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02568}02568 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02569}02569   htim-\/>\mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}} = \mbox{\hyperlink{group___t_i_m___exported___types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02570}02570 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02571}02571 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02584}02584 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_CCxNChannelCmd(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t ChannelNState)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02585}02585 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02586}02586   uint32\_t tmp;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02587}02587 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02588}02588   tmp = \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\_CCER\_CC1NE}} << (Channel \& 0x1FU); \textcolor{comment}{/* 0x1FU = 31 bits max shift */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02589}02589 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02590}02590   \textcolor{comment}{/* Reset the CCxNE Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02591}02591   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} \&=  \string~tmp;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02592}02592 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02593}02593   \textcolor{comment}{/* Set or reset the CCxNE Bit */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02594}02594   TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}} |= (uint32\_t)(ChannelNState << (Channel \& 0x1FU)); \textcolor{comment}{/* 0x1FU = 31 bits max shift */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02595}02595 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__tim__ex_8c_source_l02600}02600 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HAL\_TIM\_MODULE\_ENABLED */}\textcolor{preprocessor}{}}

\end{DoxyCode}
