// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_t_e
//
// Generated
//  by:  wig
//  on:  Thu Jan 27 08:05:00 2005
//  cmd: h:/work/mix_new/mix/mix_0.pl -strip -nodelta ../../generic.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_t_e.v,v 1.1 2005/01/27 07:11:27 wig Exp $
// $Date: 2005/01/27 07:11:27 $
// $Log: inst_t_e.v,v $
// Revision 1.1  2005/01/27 07:11:27  wig
// added verilogovervhdl testcase
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.48 2005/01/26 14:01:45 wig Exp 
//
// Generator: mix_0.pl Revision: 1.33 , wilfried.gaensheimer@micronas.com
// (C) 2003 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns / 1ps

//
//
// Start of Generated Module rtl of inst_t_e
//

	// No `defines in this module


module inst_t_e
	//
	// Generated module inst_t
	//
		(
		);
		// End of generated module header


    // Internal signals

		//
		// Generated Signal List
		//
		//
		// End of Generated Signal List
		//


    // %COMPILER_OPTS%

	// Generated Signal Assignments


    //
    // Generated Instances
    // wiring ...

	// Generated Instances and Port Mappings
		// Generated Instance Port Map for inst_a
		inst_a_e inst_a (

		);
		// End of Generated Instance Port Map for inst_a

		// Generated Instance Port Map for inst_e
		inst_e_e inst_e (

		);
		// End of Generated Instance Port Map for inst_e



endmodule
//
// End of Generated Module rtl of inst_t_e
//
//
//!End of Module/s
// --------------------------------------------------------------
