--------------------------------------------------------------------------------
Release 14.3 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml binBCDROM.twx binBCDROM.ncd -o binBCDROM.twr binBCDROM.pcf
-ucf binBCDns3.ucf

Design file:              binBCDROM.ncd
Physical constraint file: binBCDROM.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33199 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.438ns.
--------------------------------------------------------------------------------

Paths for end point M3/clkq_29 (SLICE_X35Y35.B3), 990 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M3/clkq_0 (FF)
  Destination:          M3/clkq_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.379ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.468 - 0.492)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M3/clkq_0 to M3/clkq_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.AQ      Tcko                  0.391   M3/clkq<3>
                                                       M3/clkq_0
    SLICE_X36Y27.A4      net (fanout=2)        0.592   M3/clkq<0>
    SLICE_X36Y27.COUT    Topcya                0.395   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_lut<0>_INV_0
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X36Y28.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X36Y28.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X36Y29.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X36Y29.DMUX    Tcind                 0.272   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X32Y31.B2      net (fanout=1)        1.288   M3/clkq[31]_GND_5_o_add_1_OUT<11>
    SLICE_X32Y31.COUT    Topcyb                0.375   M3/Mcompar_n0001_cy<3>
                                                       M3/Mcompar_n0001_lut<1>
                                                       M3/Mcompar_n0001_cy<3>
    SLICE_X32Y32.CIN     net (fanout=1)        0.108   M3/Mcompar_n0001_cy<3>
    SLICE_X32Y32.BMUX    Tcinb                 0.222   M3/Mcompar_n0001_cy<5>
                                                       M3/Mcompar_n0001_cy<5>
    SLICE_X35Y35.B3      net (fanout=33)       1.332   M3/Mcompar_n0001_cy<5>
    SLICE_X35Y35.CLK     Tas                   0.322   M3/clkq<31>
                                                       M3/clkq_29_rstpot
                                                       M3/clkq_29
    -------------------------------------------------  ---------------------------
    Total                                      5.379ns (2.053ns logic, 3.326ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M3/clkq_0 (FF)
  Destination:          M3/clkq_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.378ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.468 - 0.492)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M3/clkq_0 to M3/clkq_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.AQ      Tcko                  0.391   M3/clkq<3>
                                                       M3/clkq_0
    SLICE_X36Y27.A4      net (fanout=2)        0.592   M3/clkq<0>
    SLICE_X36Y27.COUT    Topcya                0.395   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_lut<0>_INV_0
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X36Y28.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X36Y28.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X36Y29.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X36Y29.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X36Y30.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X36Y30.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15>
    SLICE_X36Y31.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15>
    SLICE_X36Y31.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19>
    SLICE_X36Y32.CIN     net (fanout=1)        0.108   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19>
    SLICE_X36Y32.BMUX    Tcinb                 0.260   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<23>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<23>
    SLICE_X32Y31.D4      net (fanout=1)        1.051   M3/clkq[31]_GND_5_o_add_1_OUT<21>
    SLICE_X32Y31.COUT    Topcyd                0.281   M3/Mcompar_n0001_cy<3>
                                                       M3/Mcompar_n0001_lutdi3
                                                       M3/Mcompar_n0001_cy<3>
    SLICE_X32Y32.CIN     net (fanout=1)        0.108   M3/Mcompar_n0001_cy<3>
    SLICE_X32Y32.BMUX    Tcinb                 0.222   M3/Mcompar_n0001_cy<5>
                                                       M3/Mcompar_n0001_cy<5>
    SLICE_X35Y35.B3      net (fanout=33)       1.332   M3/Mcompar_n0001_cy<5>
    SLICE_X35Y35.CLK     Tas                   0.322   M3/clkq<31>
                                                       M3/clkq_29_rstpot
                                                       M3/clkq_29
    -------------------------------------------------  ---------------------------
    Total                                      5.378ns (2.175ns logic, 3.203ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M3/clkq_0 (FF)
  Destination:          M3/clkq_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.357ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.468 - 0.492)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M3/clkq_0 to M3/clkq_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.AQ      Tcko                  0.391   M3/clkq<3>
                                                       M3/clkq_0
    SLICE_X36Y27.A4      net (fanout=2)        0.592   M3/clkq<0>
    SLICE_X36Y27.COUT    Topcya                0.395   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_lut<0>_INV_0
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X36Y28.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X36Y28.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X36Y29.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X36Y29.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X36Y30.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X36Y30.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15>
    SLICE_X36Y31.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15>
    SLICE_X36Y31.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19>
    SLICE_X36Y32.CIN     net (fanout=1)        0.108   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19>
    SLICE_X36Y32.BMUX    Tcinb                 0.260   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<23>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<23>
    SLICE_X32Y31.D4      net (fanout=1)        1.051   M3/clkq[31]_GND_5_o_add_1_OUT<21>
    SLICE_X32Y31.COUT    Topcyd                0.260   M3/Mcompar_n0001_cy<3>
                                                       M3/Mcompar_n0001_lut<3>
                                                       M3/Mcompar_n0001_cy<3>
    SLICE_X32Y32.CIN     net (fanout=1)        0.108   M3/Mcompar_n0001_cy<3>
    SLICE_X32Y32.BMUX    Tcinb                 0.222   M3/Mcompar_n0001_cy<5>
                                                       M3/Mcompar_n0001_cy<5>
    SLICE_X35Y35.B3      net (fanout=33)       1.332   M3/Mcompar_n0001_cy<5>
    SLICE_X35Y35.CLK     Tas                   0.322   M3/clkq<31>
                                                       M3/clkq_29_rstpot
                                                       M3/clkq_29
    -------------------------------------------------  ---------------------------
    Total                                      5.357ns (2.154ns logic, 3.203ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point M3/clkq_28 (SLICE_X35Y35.A3), 990 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M3/clkq_0 (FF)
  Destination:          M3/clkq_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.371ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.468 - 0.492)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M3/clkq_0 to M3/clkq_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.AQ      Tcko                  0.391   M3/clkq<3>
                                                       M3/clkq_0
    SLICE_X36Y27.A4      net (fanout=2)        0.592   M3/clkq<0>
    SLICE_X36Y27.COUT    Topcya                0.395   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_lut<0>_INV_0
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X36Y28.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X36Y28.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X36Y29.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X36Y29.DMUX    Tcind                 0.272   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X32Y31.B2      net (fanout=1)        1.288   M3/clkq[31]_GND_5_o_add_1_OUT<11>
    SLICE_X32Y31.COUT    Topcyb                0.375   M3/Mcompar_n0001_cy<3>
                                                       M3/Mcompar_n0001_lut<1>
                                                       M3/Mcompar_n0001_cy<3>
    SLICE_X32Y32.CIN     net (fanout=1)        0.108   M3/Mcompar_n0001_cy<3>
    SLICE_X32Y32.BMUX    Tcinb                 0.222   M3/Mcompar_n0001_cy<5>
                                                       M3/Mcompar_n0001_cy<5>
    SLICE_X35Y35.A3      net (fanout=33)       1.324   M3/Mcompar_n0001_cy<5>
    SLICE_X35Y35.CLK     Tas                   0.322   M3/clkq<31>
                                                       M3/clkq_28_rstpot
                                                       M3/clkq_28
    -------------------------------------------------  ---------------------------
    Total                                      5.371ns (2.053ns logic, 3.318ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M3/clkq_0 (FF)
  Destination:          M3/clkq_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.370ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.468 - 0.492)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M3/clkq_0 to M3/clkq_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.AQ      Tcko                  0.391   M3/clkq<3>
                                                       M3/clkq_0
    SLICE_X36Y27.A4      net (fanout=2)        0.592   M3/clkq<0>
    SLICE_X36Y27.COUT    Topcya                0.395   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_lut<0>_INV_0
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X36Y28.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X36Y28.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X36Y29.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X36Y29.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X36Y30.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X36Y30.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15>
    SLICE_X36Y31.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15>
    SLICE_X36Y31.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19>
    SLICE_X36Y32.CIN     net (fanout=1)        0.108   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19>
    SLICE_X36Y32.BMUX    Tcinb                 0.260   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<23>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<23>
    SLICE_X32Y31.D4      net (fanout=1)        1.051   M3/clkq[31]_GND_5_o_add_1_OUT<21>
    SLICE_X32Y31.COUT    Topcyd                0.281   M3/Mcompar_n0001_cy<3>
                                                       M3/Mcompar_n0001_lutdi3
                                                       M3/Mcompar_n0001_cy<3>
    SLICE_X32Y32.CIN     net (fanout=1)        0.108   M3/Mcompar_n0001_cy<3>
    SLICE_X32Y32.BMUX    Tcinb                 0.222   M3/Mcompar_n0001_cy<5>
                                                       M3/Mcompar_n0001_cy<5>
    SLICE_X35Y35.A3      net (fanout=33)       1.324   M3/Mcompar_n0001_cy<5>
    SLICE_X35Y35.CLK     Tas                   0.322   M3/clkq<31>
                                                       M3/clkq_28_rstpot
                                                       M3/clkq_28
    -------------------------------------------------  ---------------------------
    Total                                      5.370ns (2.175ns logic, 3.195ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M3/clkq_0 (FF)
  Destination:          M3/clkq_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.349ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.468 - 0.492)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M3/clkq_0 to M3/clkq_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.AQ      Tcko                  0.391   M3/clkq<3>
                                                       M3/clkq_0
    SLICE_X36Y27.A4      net (fanout=2)        0.592   M3/clkq<0>
    SLICE_X36Y27.COUT    Topcya                0.395   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_lut<0>_INV_0
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X36Y28.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X36Y28.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X36Y29.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X36Y29.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X36Y30.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X36Y30.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15>
    SLICE_X36Y31.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15>
    SLICE_X36Y31.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19>
    SLICE_X36Y32.CIN     net (fanout=1)        0.108   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19>
    SLICE_X36Y32.BMUX    Tcinb                 0.260   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<23>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<23>
    SLICE_X32Y31.D4      net (fanout=1)        1.051   M3/clkq[31]_GND_5_o_add_1_OUT<21>
    SLICE_X32Y31.COUT    Topcyd                0.260   M3/Mcompar_n0001_cy<3>
                                                       M3/Mcompar_n0001_lut<3>
                                                       M3/Mcompar_n0001_cy<3>
    SLICE_X32Y32.CIN     net (fanout=1)        0.108   M3/Mcompar_n0001_cy<3>
    SLICE_X32Y32.BMUX    Tcinb                 0.222   M3/Mcompar_n0001_cy<5>
                                                       M3/Mcompar_n0001_cy<5>
    SLICE_X35Y35.A3      net (fanout=33)       1.324   M3/Mcompar_n0001_cy<5>
    SLICE_X35Y35.CLK     Tas                   0.322   M3/clkq<31>
                                                       M3/clkq_28_rstpot
                                                       M3/clkq_28
    -------------------------------------------------  ---------------------------
    Total                                      5.349ns (2.154ns logic, 3.195ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point M3/clkq_2 (SLICE_X35Y28.C1), 990 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M3/clkq_0 (FF)
  Destination:          M3/clkq_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.381ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M3/clkq_0 to M3/clkq_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.AQ      Tcko                  0.391   M3/clkq<3>
                                                       M3/clkq_0
    SLICE_X36Y27.A4      net (fanout=2)        0.592   M3/clkq<0>
    SLICE_X36Y27.COUT    Topcya                0.395   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_lut<0>_INV_0
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X36Y28.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X36Y28.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X36Y29.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X36Y29.DMUX    Tcind                 0.272   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X32Y31.B2      net (fanout=1)        1.288   M3/clkq[31]_GND_5_o_add_1_OUT<11>
    SLICE_X32Y31.COUT    Topcyb                0.375   M3/Mcompar_n0001_cy<3>
                                                       M3/Mcompar_n0001_lut<1>
                                                       M3/Mcompar_n0001_cy<3>
    SLICE_X32Y32.CIN     net (fanout=1)        0.108   M3/Mcompar_n0001_cy<3>
    SLICE_X32Y32.BMUX    Tcinb                 0.222   M3/Mcompar_n0001_cy<5>
                                                       M3/Mcompar_n0001_cy<5>
    SLICE_X35Y28.C1      net (fanout=33)       1.334   M3/Mcompar_n0001_cy<5>
    SLICE_X35Y28.CLK     Tas                   0.322   M3/clkq<3>
                                                       M3/clkq_2_rstpot
                                                       M3/clkq_2
    -------------------------------------------------  ---------------------------
    Total                                      5.381ns (2.053ns logic, 3.328ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M3/clkq_0 (FF)
  Destination:          M3/clkq_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.380ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M3/clkq_0 to M3/clkq_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.AQ      Tcko                  0.391   M3/clkq<3>
                                                       M3/clkq_0
    SLICE_X36Y27.A4      net (fanout=2)        0.592   M3/clkq<0>
    SLICE_X36Y27.COUT    Topcya                0.395   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_lut<0>_INV_0
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X36Y28.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X36Y28.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X36Y29.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X36Y29.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X36Y30.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X36Y30.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15>
    SLICE_X36Y31.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15>
    SLICE_X36Y31.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19>
    SLICE_X36Y32.CIN     net (fanout=1)        0.108   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19>
    SLICE_X36Y32.BMUX    Tcinb                 0.260   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<23>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<23>
    SLICE_X32Y31.D4      net (fanout=1)        1.051   M3/clkq[31]_GND_5_o_add_1_OUT<21>
    SLICE_X32Y31.COUT    Topcyd                0.281   M3/Mcompar_n0001_cy<3>
                                                       M3/Mcompar_n0001_lutdi3
                                                       M3/Mcompar_n0001_cy<3>
    SLICE_X32Y32.CIN     net (fanout=1)        0.108   M3/Mcompar_n0001_cy<3>
    SLICE_X32Y32.BMUX    Tcinb                 0.222   M3/Mcompar_n0001_cy<5>
                                                       M3/Mcompar_n0001_cy<5>
    SLICE_X35Y28.C1      net (fanout=33)       1.334   M3/Mcompar_n0001_cy<5>
    SLICE_X35Y28.CLK     Tas                   0.322   M3/clkq<3>
                                                       M3/clkq_2_rstpot
                                                       M3/clkq_2
    -------------------------------------------------  ---------------------------
    Total                                      5.380ns (2.175ns logic, 3.205ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M3/clkq_0 (FF)
  Destination:          M3/clkq_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.359ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M3/clkq_0 to M3/clkq_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.AQ      Tcko                  0.391   M3/clkq<3>
                                                       M3/clkq_0
    SLICE_X36Y27.A4      net (fanout=2)        0.592   M3/clkq<0>
    SLICE_X36Y27.COUT    Topcya                0.395   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_lut<0>_INV_0
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X36Y28.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>
    SLICE_X36Y28.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X36Y29.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>
    SLICE_X36Y29.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X36Y30.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>
    SLICE_X36Y30.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15>
    SLICE_X36Y31.CIN     net (fanout=1)        0.003   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15>
    SLICE_X36Y31.COUT    Tbyp                  0.076   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19>
    SLICE_X36Y32.CIN     net (fanout=1)        0.108   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19>
    SLICE_X36Y32.BMUX    Tcinb                 0.260   M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<23>
                                                       M3/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<23>
    SLICE_X32Y31.D4      net (fanout=1)        1.051   M3/clkq[31]_GND_5_o_add_1_OUT<21>
    SLICE_X32Y31.COUT    Topcyd                0.260   M3/Mcompar_n0001_cy<3>
                                                       M3/Mcompar_n0001_lut<3>
                                                       M3/Mcompar_n0001_cy<3>
    SLICE_X32Y32.CIN     net (fanout=1)        0.108   M3/Mcompar_n0001_cy<3>
    SLICE_X32Y32.BMUX    Tcinb                 0.222   M3/Mcompar_n0001_cy<5>
                                                       M3/Mcompar_n0001_cy<5>
    SLICE_X35Y28.C1      net (fanout=33)       1.334   M3/Mcompar_n0001_cy<5>
    SLICE_X35Y28.CLK     Tas                   0.322   M3/clkq<3>
                                                       M3/clkq_2_rstpot
                                                       M3/clkq_2
    -------------------------------------------------  ---------------------------
    Total                                      5.359ns (2.154ns logic, 3.205ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M3/clk (SLICE_X18Y33.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M3/clk (FF)
  Destination:          M3/clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M3/clk to M3/clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.BQ      Tcko                  0.234   M3/clk
                                                       M3/clk
    SLICE_X18Y33.B5      net (fanout=2)        0.066   M3/clk
    SLICE_X18Y33.CLK     Tah         (-Th)    -0.197   M3/clk
                                                       M3/clk_INV_5_o1_INV_0
                                                       M3/clk
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.431ns logic, 0.066ns route)
                                                       (86.7% logic, 13.3% route)

--------------------------------------------------------------------------------

Paths for end point M3/clkq_0 (SLICE_X35Y28.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M3/clkq_0 (FF)
  Destination:          M3/clkq_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.147ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M3/clkq_0 to M3/clkq_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.AQ      Tcko                  0.198   M3/clkq<3>
                                                       M3/clkq_0
    SLICE_X34Y28.A2      net (fanout=2)        0.375   M3/clkq<0>
    SLICE_X34Y28.AMUX    Topaa                 0.250   M3/Mcount_clkq_cy<3>
                                                       M3/Mcount_clkq_lut<0>_INV_0
                                                       M3/Mcount_clkq_cy<3>
    SLICE_X35Y28.A4      net (fanout=1)        0.109   Result<0>
    SLICE_X35Y28.CLK     Tah         (-Th)    -0.215   M3/clkq<3>
                                                       M3/clkq_0_rstpot
                                                       M3/clkq_0
    -------------------------------------------------  ---------------------------
    Total                                      1.147ns (0.663ns logic, 0.484ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point M3/clkq_4 (SLICE_X35Y29.A4), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M3/clkq_4 (FF)
  Destination:          M3/clkq_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.147ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M3/clkq_4 to M3/clkq_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y29.AQ      Tcko                  0.198   M3/clkq<7>
                                                       M3/clkq_4
    SLICE_X34Y29.A2      net (fanout=2)        0.375   M3/clkq<4>
    SLICE_X34Y29.AMUX    Topaa                 0.250   M3/Mcount_clkq_cy<7>
                                                       M3/clkq<4>_rt.1
                                                       M3/Mcount_clkq_cy<7>
    SLICE_X35Y29.A4      net (fanout=1)        0.109   Result<4>
    SLICE_X35Y29.CLK     Tah         (-Th)    -0.215   M3/clkq<7>
                                                       M3/clkq_4_rstpot
                                                       M3/clkq_4
    -------------------------------------------------  ---------------------------
    Total                                      1.147ns (0.663ns logic, 0.484ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.202ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M3/clkq_2 (FF)
  Destination:          M3/clkq_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.205ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.042 - 0.039)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M3/clkq_2 to M3/clkq_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.CQ      Tcko                  0.198   M3/clkq<3>
                                                       M3/clkq_2
    SLICE_X34Y28.C1      net (fanout=2)        0.353   M3/clkq<2>
    SLICE_X34Y28.COUT    Topcyc                0.203   M3/Mcount_clkq_cy<3>
                                                       M3/clkq<2>_rt.1
                                                       M3/Mcount_clkq_cy<3>
    SLICE_X34Y29.CIN     net (fanout=1)        0.001   M3/Mcount_clkq_cy<3>
    SLICE_X34Y29.AMUX    Tcina                 0.126   M3/Mcount_clkq_cy<7>
                                                       M3/Mcount_clkq_cy<7>
    SLICE_X35Y29.A4      net (fanout=1)        0.109   Result<4>
    SLICE_X35Y29.CLK     Tah         (-Th)    -0.215   M3/clkq<7>
                                                       M3/clkq_4_rstpot
                                                       M3/clkq_4
    -------------------------------------------------  ---------------------------
    Total                                      1.205ns (0.742ns logic, 0.463ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M3/clkq_3 (FF)
  Destination:          M3/clkq_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.241ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.042 - 0.039)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M3/clkq_3 to M3/clkq_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.DQ      Tcko                  0.198   M3/clkq<3>
                                                       M3/clkq_3
    SLICE_X34Y28.D2      net (fanout=2)        0.405   M3/clkq<3>
    SLICE_X34Y28.COUT    Topcyd                0.187   M3/Mcount_clkq_cy<3>
                                                       M3/clkq<3>_rt.1
                                                       M3/Mcount_clkq_cy<3>
    SLICE_X34Y29.CIN     net (fanout=1)        0.001   M3/Mcount_clkq_cy<3>
    SLICE_X34Y29.AMUX    Tcina                 0.126   M3/Mcount_clkq_cy<7>
                                                       M3/Mcount_clkq_cy<7>
    SLICE_X35Y29.A4      net (fanout=1)        0.109   Result<4>
    SLICE_X35Y29.CLK     Tah         (-Th)    -0.215   M3/clkq<7>
                                                       M3/clkq_4_rstpot
                                                       M3/clkq_4
    -------------------------------------------------  ---------------------------
    Total                                      1.241ns (0.726ns logic, 0.515ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: M3/clk/CLK
  Logical resource: M3/clk/CK
  Location pin: SLICE_X18Y33.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: M3/clkq<3>/CLK
  Logical resource: M3/clkq_0/CK
  Location pin: SLICE_X35Y28.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.438|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33199 paths, 0 nets, and 183 connections

Design statistics:
   Minimum period:   5.438ns{1}   (Maximum frequency: 183.891MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 09 21:46:41 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



