{
    "type": "weakness",
    "spec_version": "2.1",
    "id": "weakness--d80330ef-3b37-4b04-97a7-c9cbb276c4d7",
    "created": "2024-08-13T14:46:48.763608Z",
    "modified": "2024-08-13T14:46:48.763608Z",
    "name": "Improper Lock Behavior After Power State Transition",
    "description": "Register lock bit protection disables changes to system configuration once the bit is set. Some of the protected registers or lock bits become programmable after power state transitions (e.g., Entry and wake from low power sleep modes) causing the system configuration to be changeable.",
    "object_marking_refs": [
        "marking-definition--613f2e26-407d-48c7-9eca-b8e91df99dc9"
    ],
    "external_references": [
        {
            "source_name": "CWE",
            "external_id": "1232"
        }
    ],
    "x_mitre_common_consequences": [
        {
            "impact": "Modify Memory",
            "scope": "Access Control"
        }
    ],
    "x_mitre_content_history": [
        {
            "submission_date": "2020-01-15",
            "submission_name": "Arun Kanuparthi, Hareesh Khattri, Parbati Kumar Manna, Narasimha Kumar V Mangipudi",
            "submission_organization": "Intel Corporation"
        }
    ],
    "x_mitre_likelihood_of_exploit": "Unknown",
    "x_mitre_potential_mitigations": [
        {
            "description": "\n            ",
            "effectiveness": "High",
            "phase": "Architecture and Design"
        }
    ],
    "x_mitre_references": [
        {
            "external_reference_id": "REF-1432"
        },
        {
            "external_reference_id": "REF-1433"
        },
        {
            "external_reference_id": "REF-1434"
        }
    ],
    "x_mitre_related_weaknesses": [
        {
            "cwe_id": "667",
            "nature": "ChildOf"
        }
    ]
}