// Seed: 2009151734
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1;
endmodule
module module_1 ();
  assign id_1 = id_1 ? 1 == id_1 : 1;
  module_0(
      id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    input supply0 id_0,
    input wand id_1,
    output uwire id_2,
    output wor id_3,
    input tri1 id_4,
    input tri id_5,
    output supply1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    output wire id_9,
    input tri0 id_10,
    input tri id_11
    , id_31,
    output wand id_12,
    input tri0 id_13,
    output tri1 id_14,
    input uwire id_15,
    output tri0 id_16,
    output wor id_17,
    output uwire id_18,
    output supply1 id_19,
    output tri1 id_20,
    input tri1 id_21,
    input tri id_22,
    output supply0 id_23,
    input tri0 id_24,
    output supply1 id_25,
    output tri1 id_26,
    input supply0 id_27,
    input wor id_28,
    output wor id_29
);
  wire id_32;
  module_0(
      id_32, id_32, id_31, id_32, id_32
  );
  wire id_33;
  xnor (
      id_9,
      id_32,
      id_7,
      id_5,
      id_8,
      id_11,
      id_0,
      id_15,
      id_1,
      id_27,
      id_24,
      id_13,
      id_4,
      id_10,
      id_28,
      id_31,
      id_21,
      id_22
  );
  assign id_6 = 1;
endmodule
