{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 442, "design__inferred_latch__count": 0, "design__instance__count": 950, "design__instance__area": 9012.39, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0013562805252149701, "power__switching__total": 0.0011317060561850667, "power__leakage__total": 9.641127896031776e-09, "power__total": 0.0024879961274564266, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.12576089137144633, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.12024941105442435, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.489248766458918, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.4080383924014557, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.489249, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.806688, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.1411651252514794, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.13256617012680635, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8395493426979908, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.20440449911232114, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.074859, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.935274, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.11981836695292288, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.11529193204235856, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.2723746860705531, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.399822852809181, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.272375, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.871353, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 1, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.11724595237653793, "clock__skew__worst_setup": 0.11323912961176943, "timing__hold__ws": 0.26845548766048133, "timing__setup__ws": -0.050754069050767056, "timing__hold__tns": 0, "timing__setup__tns": -0.050754069050767056, "timing__hold__wns": 0, "timing__setup__wns": -0.050754069050767056, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.268455, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 1, "timing__setup_r2r__ws": 3.774547, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 118.56 129.28", "design__core__bbox": "5.52 10.88 112.7 116.96", "design__io": 147, "design__die__area": 15327.4, "design__core__area": 11369.7, "design__instance__count__stdcell": 1114, "design__instance__area__stdcell": 9217.59, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.810719, "design__instance__utilization__stdcell": 0.810719, "design__rows": 39, "design__rows:unithd": 39, "design__sites": 9087, "design__sites:unithd": 9087, "design__instance__count__class:inverter": 57, "design__instance__area__class:inverter": 221.462, "design__instance__count__class:sequential_cell": 113, "design__instance__area__class:sequential_cell": 2922.8, "design__instance__count__class:multi_input_combinational_cell": 502, "design__instance__area__class:multi_input_combinational_cell": 3898.74, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 145, "design__io__hpwl": 8840082, "design__instance__count__class:timing_repair_buffer": 234, "design__instance__area__class:timing_repair_buffer": 1507.7, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 37713.2, "design__violations": 0, "design__instance__count__class:clock_buffer": 23, "design__instance__area__class:clock_buffer": 302.79, "design__instance__count__class:clock_inverter": 9, "design__instance__area__class:clock_inverter": 128.874, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 47, "antenna__violating__nets": 8, "antenna__violating__pins": 9, "route__antenna_violation__count": 8, "antenna_diodes_count": 12, "design__instance__count__class:antenna_cell": 12, "design__instance__area__class:antenna_cell": 30.0288, "route__net": 1001, "route__net__special": 2, "route__drc_errors__iter:0": 1120, "route__wirelength__iter:0": 42901, "route__drc_errors__iter:1": 745, "route__wirelength__iter:1": 42340, "route__drc_errors__iter:2": 719, "route__wirelength__iter:2": 42259, "route__drc_errors__iter:3": 229, "route__wirelength__iter:3": 42215, "route__drc_errors__iter:4": 73, "route__wirelength__iter:4": 42232, "route__drc_errors__iter:5": 17, "route__wirelength__iter:5": 42208, "route__drc_errors__iter:6": 2, "route__wirelength__iter:6": 42217, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 42217, "route__drc_errors": 0, "route__wirelength": 42217, "route__vias": 8059, "route__vias__singlecut": 8059, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 263.78, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.12241900895050725, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.1176136304971168, "timing__hold__ws__corner:min_tt_025C_1v80": 0.48327193614796343, "timing__setup__ws__corner:min_tt_025C_1v80": 3.4644332827552717, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.483272, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.907533, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.13660532813808154, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.12901756417283552, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8397865973650632, "timing__setup__ws__corner:min_ss_100C_1v60": 0.4964873097618916, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.064767, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 4.113782, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.11724595237653793, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.11323912961176943, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.26845548766048133, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.43804028311132, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.268455, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.936264, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.1291630033931747, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.12230404535305593, "timing__hold__ws__corner:max_tt_025C_1v80": 0.4958330553149764, "timing__setup__ws__corner:max_tt_025C_1v80": 3.3523389457699335, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.495833, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.717178, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.14514194423815882, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.1345020660695961, "timing__hold__ws__corner:max_ss_100C_1v60": 0.829016434520876, "timing__setup__ws__corner:max_ss_100C_1v60": -0.050754069050767056, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -0.050754069050767056, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.050754069050767056, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.086563, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 1, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 3.774547, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.12283120701563272, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.11718483459730378, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2770401764188845, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.3608300427247135, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.27704, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.811557, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7986, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79955, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00139855, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0012364, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000414852, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0012364, "design_powergrid__voltage__worst": 0.0012364, "design_powergrid__voltage__worst__net:VPWR": 1.7986, "design_powergrid__drop__worst": 0.00139855, "design_powergrid__drop__worst__net:VPWR": 0.00139855, "design_powergrid__voltage__worst__net:VGND": 0.0012364, "design_powergrid__drop__worst__net:VGND": 0.0012364, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000449, "ir__drop__worst": 0.0014, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}