
C:\Users\Jonathan\Desktop\micromouse\mm747\Debug\mm747.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c00  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  08003dd0  08003dd0  00013dd0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003f1c  08003f1c  00013f1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003f20  08003f20  00013f20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000006c  20000000  08003f24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000054c  2000006c  08003f90  0002006c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200005b8  08003f90  000205b8  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
  9 .debug_line   00006504  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00012188  00000000  00000000  000265a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000257f  00000000  00000000  00038728  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000bd0  00000000  00000000  0003aca8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000012f8  00000000  00000000  0003b878  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000094e9  00000000  00000000  0003cb70  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000043cd  00000000  00000000  00046059  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  0004a426  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002658  00000000  00000000  0004a4a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003db8 	.word	0x08003db8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	08003db8 	.word	0x08003db8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80002c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002f8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80002c4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80002c6:	e003      	b.n	80002d0 <LoopCopyDataInit>

080002c8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80002c8:	4b0c      	ldr	r3, [pc, #48]	; (80002fc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80002ca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80002cc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80002ce:	3104      	adds	r1, #4

080002d0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80002d0:	480b      	ldr	r0, [pc, #44]	; (8000300 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80002d2:	4b0c      	ldr	r3, [pc, #48]	; (8000304 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80002d4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80002d6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80002d8:	d3f6      	bcc.n	80002c8 <CopyDataInit>
  ldr  r2, =_sbss
 80002da:	4a0b      	ldr	r2, [pc, #44]	; (8000308 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80002dc:	e002      	b.n	80002e4 <LoopFillZerobss>

080002de <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80002de:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80002e0:	f842 3b04 	str.w	r3, [r2], #4

080002e4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80002e4:	4b09      	ldr	r3, [pc, #36]	; (800030c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80002e6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80002e8:	d3f9      	bcc.n	80002de <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80002ea:	f003 f8e9 	bl	80034c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80002ee:	f003 f90d 	bl	800350c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80002f2:	f002 fbd9 	bl	8002aa8 <main>
  bx  lr    
 80002f6:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80002f8:	20050000 	.word	0x20050000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 80002fc:	08003f24 	.word	0x08003f24
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000300:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000304:	2000006c 	.word	0x2000006c
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8000308:	2000006c 	.word	0x2000006c
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800030c:	200005b8 	.word	0x200005b8

08000310 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000310:	e7fe      	b.n	8000310 <ADC_IRQHandler>
	...

08000314 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8000314:	4b08      	ldr	r3, [pc, #32]	; (8000338 <HAL_InitTick+0x24>)
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000316:	b510      	push	{r4, lr}
 8000318:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 800031a:	6818      	ldr	r0, [r3, #0]
 800031c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000320:	fbb0 f0f3 	udiv	r0, r0, r3
 8000324:	f000 fa94 	bl	8000850 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000328:	2200      	movs	r2, #0
 800032a:	4621      	mov	r1, r4
 800032c:	f04f 30ff 	mov.w	r0, #4294967295
 8000330:	f000 fa4a 	bl	80007c8 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000334:	2000      	movs	r0, #0
 8000336:	bd10      	pop	{r4, pc}
 8000338:	20000004 	.word	0x20000004

0800033c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800033c:	b508      	push	{r3, lr}
#if (ART_ACCLERATOR_ENABLE != 0)
   __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCLERATOR_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800033e:	2003      	movs	r0, #3
 8000340:	f000 fa30 	bl	80007a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000344:	2000      	movs	r0, #0
 8000346:	f7ff ffe5 	bl	8000314 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800034a:	f002 fec9 	bl	80030e0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 800034e:	2000      	movs	r0, #0
 8000350:	bd08      	pop	{r3, pc}
	...

08000354 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000354:	4a02      	ldr	r2, [pc, #8]	; (8000360 <HAL_IncTick+0xc>)
 8000356:	6813      	ldr	r3, [r2, #0]
 8000358:	3301      	adds	r3, #1
 800035a:	6013      	str	r3, [r2, #0]
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop
 8000360:	2000010c 	.word	0x2000010c

08000364 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000364:	4b01      	ldr	r3, [pc, #4]	; (800036c <HAL_GetTick+0x8>)
 8000366:	6818      	ldr	r0, [r3, #0]
}
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop
 800036c:	2000010c 	.word	0x2000010c

08000370 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000370:	b513      	push	{r0, r1, r4, lr}
 8000372:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 8000374:	f7ff fff6 	bl	8000364 <HAL_GetTick>
 8000378:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 800037a:	f7ff fff3 	bl	8000364 <HAL_GetTick>
 800037e:	9b01      	ldr	r3, [sp, #4]
 8000380:	1b00      	subs	r0, r0, r4
 8000382:	4298      	cmp	r0, r3
 8000384:	d3f9      	bcc.n	800037a <HAL_Delay+0xa>
  {
  }
}
 8000386:	b002      	add	sp, #8
 8000388:	bd10      	pop	{r4, pc}
	...

0800038c <HAL_ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800038c:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800038e:	4604      	mov	r4, r0
 8000390:	2800      	cmp	r0, #0
 8000392:	f000 809e 	beq.w	80004d2 <HAL_ADC_Init+0x146>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8000396:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000398:	b923      	cbnz	r3, 80003a4 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800039a:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800039c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80003a0:	f002 fece 	bl	8003140 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80003a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80003a6:	06db      	lsls	r3, r3, #27
 80003a8:	f100 808e 	bmi.w	80004c8 <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80003ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80003ae:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80003b2:	f023 0302 	bic.w	r3, r3, #2
 80003b6:	f043 0302 	orr.w	r3, r3, #2
 80003ba:	6423      	str	r3, [r4, #64]	; 0x40
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80003bc:	4b46      	ldr	r3, [pc, #280]	; (80004d8 <HAL_ADC_Init+0x14c>)
 80003be:	685a      	ldr	r2, [r3, #4]
 80003c0:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80003c4:	605a      	str	r2, [r3, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80003c6:	6859      	ldr	r1, [r3, #4]
 80003c8:	6862      	ldr	r2, [r4, #4]
 80003ca:	430a      	orrs	r2, r1
 80003cc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80003ce:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80003d0:	6921      	ldr	r1, [r4, #16]
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
  ADC->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80003d2:	685a      	ldr	r2, [r3, #4]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80003d4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
  ADC->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80003d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80003da:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80003dc:	685a      	ldr	r2, [r3, #4]
 80003de:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80003e2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80003e4:	685a      	ldr	r2, [r3, #4]
 80003e6:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80003ea:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80003ec:	68a2      	ldr	r2, [r4, #8]
 80003ee:	6859      	ldr	r1, [r3, #4]
 80003f0:	430a      	orrs	r2, r1
 80003f2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80003f4:	689a      	ldr	r2, [r3, #8]
 80003f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80003fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80003fc:	68e2      	ldr	r2, [r4, #12]
 80003fe:	6899      	ldr	r1, [r3, #8]
 8000400:	430a      	orrs	r2, r1
 8000402:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000404:	4a35      	ldr	r2, [pc, #212]	; (80004dc <HAL_ADC_Init+0x150>)
 8000406:	4290      	cmp	r0, r2
 8000408:	d00e      	beq.n	8000428 <HAL_ADC_Init+0x9c>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800040a:	6899      	ldr	r1, [r3, #8]
 800040c:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8000410:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000412:	689a      	ldr	r2, [r3, #8]
 8000414:	4302      	orrs	r2, r0
 8000416:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000418:	689a      	ldr	r2, [r3, #8]
 800041a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800041e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000420:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000422:	6899      	ldr	r1, [r3, #8]
 8000424:	430a      	orrs	r2, r1
 8000426:	e006      	b.n	8000436 <HAL_ADC_Init+0xaa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000428:	689a      	ldr	r2, [r3, #8]
 800042a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800042e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000430:	689a      	ldr	r2, [r3, #8]
 8000432:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000436:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000438:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800043a:	69a1      	ldr	r1, [r4, #24]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800043c:	f022 0202 	bic.w	r2, r2, #2
 8000440:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8000442:	689a      	ldr	r2, [r3, #8]
 8000444:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8000448:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800044a:	6a22      	ldr	r2, [r4, #32]
 800044c:	b19a      	cbz	r2, 8000476 <HAL_ADC_Init+0xea>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800044e:	685a      	ldr	r2, [r3, #4]
 8000450:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000454:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000456:	685a      	ldr	r2, [r3, #4]
 8000458:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800045c:	605a      	str	r2, [r3, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800045e:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8000462:	fa92 f2a2 	rbit	r2, r2
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000466:	fab2 f182 	clz	r1, r2
 800046a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800046c:	6858      	ldr	r0, [r3, #4]
 800046e:	3a01      	subs	r2, #1
 8000470:	408a      	lsls	r2, r1
 8000472:	4302      	orrs	r2, r0
 8000474:	e002      	b.n	800047c <HAL_ADC_Init+0xf0>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000476:	685a      	ldr	r2, [r3, #4]
 8000478:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800047c:	605a      	str	r2, [r3, #4]
    
    /* Set ADC parameters */
    ADC_Init(hadc);
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800047e:	2000      	movs	r0, #0
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000480:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000482:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000486:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000488:	69e2      	ldr	r2, [r4, #28]
 800048a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800048c:	3a01      	subs	r2, #1
 800048e:	ea41 5202 	orr.w	r2, r1, r2, lsl #20
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8000492:	6b21      	ldr	r1, [r4, #48]	; 0x30
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000494:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000496:	689a      	ldr	r2, [r3, #8]
 8000498:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800049c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 800049e:	689a      	ldr	r2, [r3, #8]
 80004a0:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80004a4:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80004a6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80004a8:	689a      	ldr	r2, [r3, #8]
 80004aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80004ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80004b0:	689a      	ldr	r2, [r3, #8]
 80004b2:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 80004b6:	609a      	str	r2, [r3, #8]
    
    /* Set ADC parameters */
    ADC_Init(hadc);
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80004b8:	6460      	str	r0, [r4, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80004ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80004bc:	f023 0303 	bic.w	r3, r3, #3
 80004c0:	f043 0301 	orr.w	r3, r3, #1
 80004c4:	6423      	str	r3, [r4, #64]	; 0x40
 80004c6:	e000      	b.n	80004ca <HAL_ADC_Init+0x13e>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80004c8:	2001      	movs	r0, #1
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80004ca:	2300      	movs	r3, #0
 80004cc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80004d0:	bd10      	pop	{r4, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
  {
    return HAL_ERROR;
 80004d2:	2001      	movs	r0, #1
  /* Release Lock */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	bf00      	nop
 80004d8:	40012300 	.word	0x40012300
 80004dc:	0f000001 	.word	0x0f000001

080004e0 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80004e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80004e2:	4613      	mov	r3, r2
  __IO uint32_t counter = 0;
 80004e4:	2200      	movs	r2, #0
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80004e6:	4604      	mov	r4, r0
  __IO uint32_t counter = 0;
 80004e8:	9201      	str	r2, [sp, #4]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80004ea:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 80004ee:	2a01      	cmp	r2, #1
 80004f0:	d064      	beq.n	80005bc <HAL_ADC_Start_DMA+0xdc>
 80004f2:	2201      	movs	r2, #1
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80004f4:	6805      	ldr	r5, [r0, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80004f6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80004fa:	68aa      	ldr	r2, [r5, #8]
 80004fc:	07d2      	lsls	r2, r2, #31
 80004fe:	d503      	bpl.n	8000508 <HAL_ADC_Start_DMA+0x28>
      counter--;
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000500:	68aa      	ldr	r2, [r5, #8]
 8000502:	07d0      	lsls	r0, r2, #31
 8000504:	d413      	bmi.n	800052e <HAL_ADC_Start_DMA+0x4e>
 8000506:	e04e      	b.n	80005a6 <HAL_ADC_Start_DMA+0xc6>
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000508:	68aa      	ldr	r2, [r5, #8]
 800050a:	f042 0201 	orr.w	r2, r2, #1
 800050e:	60aa      	str	r2, [r5, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000510:	4a2c      	ldr	r2, [pc, #176]	; (80005c4 <HAL_ADC_Start_DMA+0xe4>)
 8000512:	6810      	ldr	r0, [r2, #0]
 8000514:	4a2c      	ldr	r2, [pc, #176]	; (80005c8 <HAL_ADC_Start_DMA+0xe8>)
 8000516:	fbb0 f0f2 	udiv	r0, r0, r2
 800051a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800051e:	9001      	str	r0, [sp, #4]
    while(counter != 0)
 8000520:	9a01      	ldr	r2, [sp, #4]
 8000522:	2a00      	cmp	r2, #0
 8000524:	d0ec      	beq.n	8000500 <HAL_ADC_Start_DMA+0x20>
    {
      counter--;
 8000526:	9a01      	ldr	r2, [sp, #4]
 8000528:	3a01      	subs	r2, #1
 800052a:	9201      	str	r2, [sp, #4]
 800052c:	e7f8      	b.n	8000520 <HAL_ADC_Start_DMA+0x40>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800052e:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8000530:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8000534:	f020 0001 	bic.w	r0, r0, #1
 8000538:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 800053c:	6420      	str	r0, [r4, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800053e:	686a      	ldr	r2, [r5, #4]
 8000540:	0552      	lsls	r2, r2, #21
 8000542:	d505      	bpl.n	8000550 <HAL_ADC_Start_DMA+0x70>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000544:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8000546:	f420 5040 	bic.w	r0, r0, #12288	; 0x3000
 800054a:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
 800054e:	6420      	str	r0, [r4, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000550:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000552:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8000556:	d002      	beq.n	800055e <HAL_ADC_Start_DMA+0x7e>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000558:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800055a:	f022 0206 	bic.w	r2, r2, #6
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800055e:	6462      	str	r2, [r4, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8000560:	2200      	movs	r2, #0

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000562:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8000564:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000568:	4a18      	ldr	r2, [pc, #96]	; (80005cc <HAL_ADC_Start_DMA+0xec>)
 800056a:	63c2      	str	r2, [r0, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800056c:	4a18      	ldr	r2, [pc, #96]	; (80005d0 <HAL_ADC_Start_DMA+0xf0>)
 800056e:	6402      	str	r2, [r0, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000570:	4a18      	ldr	r2, [pc, #96]	; (80005d4 <HAL_ADC_Start_DMA+0xf4>)
 8000572:	64c2      	str	r2, [r0, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000574:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000578:	602a      	str	r2, [r5, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800057a:	686a      	ldr	r2, [r5, #4]
 800057c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000580:	606a      	str	r2, [r5, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8000582:	68aa      	ldr	r2, [r5, #8]
 8000584:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000588:	60aa      	str	r2, [r5, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800058a:	460a      	mov	r2, r1
 800058c:	f105 014c 	add.w	r1, r5, #76	; 0x4c
 8000590:	f000 fa12 	bl	80009b8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8000594:	4b10      	ldr	r3, [pc, #64]	; (80005d8 <HAL_ADC_Start_DMA+0xf8>)
 8000596:	685b      	ldr	r3, [r3, #4]
 8000598:	f013 0f1f 	tst.w	r3, #31
 800059c:	6823      	ldr	r3, [r4, #0]
 800059e:	d004      	beq.n	80005aa <HAL_ADC_Start_DMA+0xca>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80005a0:	4a0e      	ldr	r2, [pc, #56]	; (80005dc <HAL_ADC_Start_DMA+0xfc>)
 80005a2:	4293      	cmp	r3, r2
 80005a4:	d001      	beq.n	80005aa <HAL_ADC_Start_DMA+0xca>
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80005a6:	2000      	movs	r0, #0
 80005a8:	e009      	b.n	80005be <HAL_ADC_Start_DMA+0xde>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80005aa:	6898      	ldr	r0, [r3, #8]
 80005ac:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80005b0:	d1f9      	bne.n	80005a6 <HAL_ADC_Start_DMA+0xc6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80005b2:	689a      	ldr	r2, [r3, #8]
 80005b4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80005b8:	609a      	str	r2, [r3, #8]
 80005ba:	e000      	b.n	80005be <HAL_ADC_Start_DMA+0xde>
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80005bc:	2002      	movs	r0, #2
    }
  }
  
  /* Return function status */
  return HAL_OK;
}
 80005be:	b003      	add	sp, #12
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	bf00      	nop
 80005c4:	20000004 	.word	0x20000004
 80005c8:	000f4240 	.word	0x000f4240
 80005cc:	080005e1 	.word	0x080005e1
 80005d0:	08000643 	.word	0x08000643
 80005d4:	0800064f 	.word	0x0800064f
 80005d8:	40012300 	.word	0x40012300
 80005dc:	40012000 	.word	0x40012000

080005e0 <ADC_DMAConvCplt>:
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80005e0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80005e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80005e4:	f012 0f50 	tst.w	r2, #80	; 0x50
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80005e8:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80005ea:	d124      	bne.n	8000636 <ADC_DMAConvCplt+0x56>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80005ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80005ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80005f2:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80005f4:	681a      	ldr	r2, [r3, #0]
 80005f6:	6891      	ldr	r1, [r2, #8]
 80005f8:	f011 5f40 	tst.w	r1, #805306368	; 0x30000000
 80005fc:	d117      	bne.n	800062e <ADC_DMAConvCplt+0x4e>
 80005fe:	6999      	ldr	r1, [r3, #24]
 8000600:	b9a9      	cbnz	r1, 800062e <ADC_DMAConvCplt+0x4e>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8000602:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000604:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 8000608:	d002      	beq.n	8000610 <ADC_DMAConvCplt+0x30>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800060a:	6891      	ldr	r1, [r2, #8]
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800060c:	0549      	lsls	r1, r1, #21
 800060e:	d40e      	bmi.n	800062e <ADC_DMAConvCplt+0x4e>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000610:	6851      	ldr	r1, [r2, #4]
 8000612:	f021 0120 	bic.w	r1, r1, #32
 8000616:	6051      	str	r1, [r2, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000618:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800061a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800061e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000620:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000622:	04d2      	lsls	r2, r2, #19
 8000624:	d403      	bmi.n	800062e <ADC_DMAConvCplt+0x4e>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000626:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000628:	f042 0201 	orr.w	r2, r2, #1
 800062c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 800062e:	4618      	mov	r0, r3
 8000630:	f002 f97c 	bl	800292c <HAL_ADC_ConvCpltCallback>
 8000634:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  }
}
 8000638:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_ADC_ConvCpltCallback(hadc);
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800063c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800063e:	4718      	bx	r3

08000640 <HAL_ADC_ConvHalfCpltCallback>:
 8000640:	4770      	bx	lr

08000642 <ADC_DMAHalfConvCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000642:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* Conversion complete callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000644:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8000646:	f7ff fffb 	bl	8000640 <HAL_ADC_ConvHalfCpltCallback>
 800064a:	bd08      	pop	{r3, pc}

0800064c <HAL_ADC_ErrorCallback>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800064c:	4770      	bx	lr

0800064e <ADC_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800064e:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000650:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8000652:	2340      	movs	r3, #64	; 0x40
 8000654:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8000656:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000658:	f043 0304 	orr.w	r3, r3, #4
 800065c:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_ADC_ErrorCallback(hadc); 
 800065e:	f7ff fff5 	bl	800064c <HAL_ADC_ErrorCallback>
 8000662:	bd08      	pop	{r3, pc}

08000664 <HAL_ADC_ConfigChannel>:
  * @param  sConfig: ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
  __IO uint32_t counter = 0;
 8000664:	2300      	movs	r3, #0
  *         the configuration information for the specified ADC.
  * @param  sConfig: ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000666:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0;
 8000668:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800066a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800066e:	2b01      	cmp	r3, #1
 8000670:	d070      	beq.n	8000754 <HAL_ADC_ConfigChannel+0xf0>
			
	/* if ADC_Channel_10 ... ADC_Channel_18 is selected */
	if (sConfig->Channel > ADC_CHANNEL_9)
 8000672:	680d      	ldr	r5, [r1, #0]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000674:	2301      	movs	r3, #1
 8000676:	6804      	ldr	r4, [r0, #0]
			
	/* if ADC_Channel_10 ... ADC_Channel_18 is selected */
	if (sConfig->Channel > ADC_CHANNEL_9)
 8000678:	2d09      	cmp	r5, #9
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800067a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 800067e:	b2ae      	uxth	r6, r5
 8000680:	688f      	ldr	r7, [r1, #8]
			
	/* if ADC_Channel_10 ... ADC_Channel_18 is selected */
	if (sConfig->Channel > ADC_CHANNEL_9)
 8000682:	d917      	bls.n	80006b4 <HAL_ADC_ConfigChannel+0x50>
	{
		/* Clear the old sample time */
		hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8000684:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 8000688:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 800068c:	f1a2 031e 	sub.w	r3, r2, #30
 8000690:	2207      	movs	r2, #7
 8000692:	409a      	lsls	r2, r3
 8000694:	ea2e 0202 	bic.w	r2, lr, r2
 8000698:	60e2      	str	r2, [r4, #12]

		if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800069a:	4a3d      	ldr	r2, [pc, #244]	; (8000790 <HAL_ADC_ConfigChannel+0x12c>)
 800069c:	4295      	cmp	r5, r2
 800069e:	d103      	bne.n	80006a8 <HAL_ADC_ConfigChannel+0x44>
		{
			/* Set the new sample time */
			hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80006a0:	68e3      	ldr	r3, [r4, #12]
 80006a2:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
 80006a6:	e003      	b.n	80006b0 <HAL_ADC_ConfigChannel+0x4c>
		}
	  else
	  {	
		  /* Set the new sample time */
		  hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80006a8:	68e2      	ldr	r2, [r4, #12]
 80006aa:	fa07 f303 	lsl.w	r3, r7, r3
 80006ae:	4313      	orrs	r3, r2
 80006b0:	60e3      	str	r3, [r4, #12]
 80006b2:	e00e      	b.n	80006d2 <HAL_ADC_ConfigChannel+0x6e>
	  }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80006b4:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80006b8:	f04f 0e07 	mov.w	lr, #7
 80006bc:	6922      	ldr	r2, [r4, #16]
 80006be:	fa0e fe03 	lsl.w	lr, lr, r3
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80006c2:	fa07 f303 	lsl.w	r3, r7, r3
	  }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80006c6:	ea22 020e 	bic.w	r2, r2, lr
 80006ca:	6122      	str	r2, [r4, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80006cc:	6922      	ldr	r2, [r4, #16]
 80006ce:	4313      	orrs	r3, r2
 80006d0:	6123      	str	r3, [r4, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80006d2:	684b      	ldr	r3, [r1, #4]
 80006d4:	2b06      	cmp	r3, #6
 80006d6:	ea4f 0283 	mov.w	r2, r3, lsl #2
 80006da:	d80d      	bhi.n	80006f8 <HAL_ADC_ConfigChannel+0x94>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80006dc:	4413      	add	r3, r2
 80006de:	6b67      	ldr	r7, [r4, #52]	; 0x34
 80006e0:	1f59      	subs	r1, r3, #5
 80006e2:	231f      	movs	r3, #31
 80006e4:	408b      	lsls	r3, r1
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80006e6:	fa06 f101 	lsl.w	r1, r6, r1
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80006ea:	ea27 0303 	bic.w	r3, r7, r3
 80006ee:	6363      	str	r3, [r4, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80006f0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80006f2:	4311      	orrs	r1, r2
 80006f4:	6361      	str	r1, [r4, #52]	; 0x34
 80006f6:	e01d      	b.n	8000734 <HAL_ADC_ConfigChannel+0xd0>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80006f8:	2b0c      	cmp	r3, #12
 80006fa:	d80e      	bhi.n	800071a <HAL_ADC_ConfigChannel+0xb6>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80006fc:	4413      	add	r3, r2
 80006fe:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8000700:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 8000704:	231f      	movs	r3, #31
 8000706:	4093      	lsls	r3, r2
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000708:	fa06 f202 	lsl.w	r2, r6, r2
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800070c:	ea21 0303 	bic.w	r3, r1, r3
 8000710:	6323      	str	r3, [r4, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000712:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000714:	431a      	orrs	r2, r3
 8000716:	6322      	str	r2, [r4, #48]	; 0x30
 8000718:	e00c      	b.n	8000734 <HAL_ADC_ConfigChannel+0xd0>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800071a:	4413      	add	r3, r2
 800071c:	221f      	movs	r2, #31
 800071e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8000720:	3b41      	subs	r3, #65	; 0x41
 8000722:	409a      	lsls	r2, r3
 8000724:	ea27 0202 	bic.w	r2, r7, r2
 8000728:	62e2      	str	r2, [r4, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800072a:	fa06 f203 	lsl.w	r2, r6, r3
 800072e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000730:	430a      	orrs	r2, r1
 8000732:	62e2      	str	r2, [r4, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000734:	4b17      	ldr	r3, [pc, #92]	; (8000794 <HAL_ADC_ConfigChannel+0x130>)
 8000736:	429c      	cmp	r4, r3
 8000738:	d004      	beq.n	8000744 <HAL_ADC_ConfigChannel+0xe0>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800073a:	2300      	movs	r3, #0
 800073c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8000740:	4618      	mov	r0, r3
 8000742:	e023      	b.n	800078c <HAL_ADC_ConfigChannel+0x128>
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000744:	2d12      	cmp	r5, #18
 8000746:	d107      	bne.n	8000758 <HAL_ADC_ConfigChannel+0xf4>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8000748:	4a13      	ldr	r2, [pc, #76]	; (8000798 <HAL_ADC_ConfigChannel+0x134>)
 800074a:	6853      	ldr	r3, [r2, #4]
 800074c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000750:	6053      	str	r3, [r2, #4]
 8000752:	e7f2      	b.n	800073a <HAL_ADC_ConfigChannel+0xd6>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000754:	2002      	movs	r0, #2
 8000756:	e019      	b.n	800078c <HAL_ADC_ConfigChannel+0x128>
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8000758:	4b0d      	ldr	r3, [pc, #52]	; (8000790 <HAL_ADC_ConfigChannel+0x12c>)
 800075a:	429d      	cmp	r5, r3
 800075c:	d001      	beq.n	8000762 <HAL_ADC_ConfigChannel+0xfe>
 800075e:	2d11      	cmp	r5, #17
 8000760:	d1eb      	bne.n	800073a <HAL_ADC_ConfigChannel+0xd6>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8000762:	490d      	ldr	r1, [pc, #52]	; (8000798 <HAL_ADC_ConfigChannel+0x134>)

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000764:	429d      	cmp	r5, r3
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8000766:	684a      	ldr	r2, [r1, #4]
 8000768:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800076c:	604a      	str	r2, [r1, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800076e:	d1e4      	bne.n	800073a <HAL_ADC_ConfigChannel+0xd6>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8000770:	4b0a      	ldr	r3, [pc, #40]	; (800079c <HAL_ADC_ConfigChannel+0x138>)
 8000772:	4a0b      	ldr	r2, [pc, #44]	; (80007a0 <HAL_ADC_ConfigChannel+0x13c>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	fbb3 f2f2 	udiv	r2, r3, r2
 800077a:	230a      	movs	r3, #10
 800077c:	4353      	muls	r3, r2
      while(counter != 0)
      {
        counter--;
 800077e:	9301      	str	r3, [sp, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
      while(counter != 0)
 8000780:	9b01      	ldr	r3, [sp, #4]
 8000782:	2b00      	cmp	r3, #0
 8000784:	d0d9      	beq.n	800073a <HAL_ADC_ConfigChannel+0xd6>
      {
        counter--;
 8000786:	9b01      	ldr	r3, [sp, #4]
 8000788:	3b01      	subs	r3, #1
 800078a:	e7f8      	b.n	800077e <HAL_ADC_ConfigChannel+0x11a>
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return HAL_OK;
}
 800078c:	b003      	add	sp, #12
 800078e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000790:	10000012 	.word	0x10000012
 8000794:	40012000 	.word	0x40012000
 8000798:	40012300 	.word	0x40012300
 800079c:	20000004 	.word	0x20000004
 80007a0:	000f4240 	.word	0x000f4240

080007a4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007a4:	4a07      	ldr	r2, [pc, #28]	; (80007c4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 80007a6:	0200      	lsls	r0, r0, #8
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007a8:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 80007aa:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 80007ae:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80007b2:	041b      	lsls	r3, r3, #16
 80007b4:	0c1b      	lsrs	r3, r3, #16
 80007b6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007be:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 80007c0:	60d3      	str	r3, [r2, #12]
 80007c2:	4770      	bx	lr
 80007c4:	e000ed00 	.word	0xe000ed00

080007c8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007c8:	4b19      	ldr	r3, [pc, #100]	; (8000830 <HAL_NVIC_SetPriority+0x68>)
 80007ca:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007cc:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007d0:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007d2:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007d6:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007d8:	2c04      	cmp	r4, #4
 80007da:	bf28      	it	cs
 80007dc:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007de:	2d06      	cmp	r5, #6

  return (
 80007e0:	f04f 0501 	mov.w	r5, #1
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007e4:	bf8c      	ite	hi
 80007e6:	3b03      	subhi	r3, #3
 80007e8:	2300      	movls	r3, #0

  return (
 80007ea:	fa05 f404 	lsl.w	r4, r5, r4
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80007ee:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80007f0:	f104 34ff 	add.w	r4, r4, #4294967295
 80007f4:	ea04 0401 	and.w	r4, r4, r1
 80007f8:	fa04 f403 	lsl.w	r4, r4, r3
 80007fc:	fa05 f303 	lsl.w	r3, r5, r3
 8000800:	f103 33ff 	add.w	r3, r3, #4294967295
 8000804:	ea02 0203 	and.w	r2, r2, r3
 8000808:	ea42 0204 	orr.w	r2, r2, r4
 800080c:	ea4f 1202 	mov.w	r2, r2, lsl #4
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8000810:	da05      	bge.n	800081e <HAL_NVIC_SetPriority+0x56>
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000812:	f000 000f 	and.w	r0, r0, #15
 8000816:	b2d2      	uxtb	r2, r2
 8000818:	4b06      	ldr	r3, [pc, #24]	; (8000834 <HAL_NVIC_SetPriority+0x6c>)
 800081a:	541a      	strb	r2, [r3, r0]
 800081c:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800081e:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000822:	b2d2      	uxtb	r2, r2
 8000824:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000828:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 800082c:	bd30      	pop	{r4, r5, pc}
 800082e:	bf00      	nop
 8000830:	e000ed00 	.word	0xe000ed00
 8000834:	e000ed14 	.word	0xe000ed14

08000838 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000838:	0942      	lsrs	r2, r0, #5
 800083a:	2301      	movs	r3, #1
 800083c:	f000 001f 	and.w	r0, r0, #31
 8000840:	fa03 f000 	lsl.w	r0, r3, r0
 8000844:	4b01      	ldr	r3, [pc, #4]	; (800084c <HAL_NVIC_EnableIRQ+0x14>)
 8000846:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800084a:	4770      	bx	lr
 800084c:	e000e100 	.word	0xe000e100

08000850 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000850:	3801      	subs	r0, #1
 8000852:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000856:	d20a      	bcs.n	800086e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000858:	4b06      	ldr	r3, [pc, #24]	; (8000874 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800085a:	21f0      	movs	r1, #240	; 0xf0
 800085c:	4a06      	ldr	r2, [pc, #24]	; (8000878 <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800085e:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000860:	2000      	movs	r0, #0
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000862:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000866:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000868:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 800086e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000870:	4770      	bx	lr
 8000872:	bf00      	nop
 8000874:	e000e010 	.word	0xe000e010
 8000878:	e000ed00 	.word	0xe000ed00

0800087c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800087c:	4b04      	ldr	r3, [pc, #16]	; (8000890 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800087e:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000880:	681a      	ldr	r2, [r3, #0]
 8000882:	bf0c      	ite	eq
 8000884:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000888:	f022 0204 	bicne.w	r2, r2, #4
 800088c:	601a      	str	r2, [r3, #0]
 800088e:	4770      	bx	lr
 8000890:	e000e010 	.word	0xe000e010

08000894 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000894:	4770      	bx	lr

08000896 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000896:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000898:	f7ff fffc 	bl	8000894 <HAL_SYSTICK_Callback>
 800089c:	bd08      	pop	{r3, pc}
	...

080008a0 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80008a0:	6803      	ldr	r3, [r0, #0]
 80008a2:	2118      	movs	r1, #24
 80008a4:	b2da      	uxtb	r2, r3
 80008a6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80008aa:	3a10      	subs	r2, #16
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80008ac:	f023 0303 	bic.w	r3, r3, #3
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80008b0:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80008b4:	4904      	ldr	r1, [pc, #16]	; (80008c8 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 80008b6:	2a03      	cmp	r2, #3
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80008b8:	5c89      	ldrb	r1, [r1, r2]
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80008ba:	bf88      	it	hi
 80008bc:	3304      	addhi	r3, #4
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80008be:	65c1      	str	r1, [r0, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80008c0:	6583      	str	r3, [r0, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
}
 80008c2:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80008c4:	4770      	bx	lr
 80008c6:	bf00      	nop
 80008c8:	08003dd0 	.word	0x08003dd0

080008cc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80008cc:	b570      	push	{r4, r5, r6, lr}
 80008ce:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 80008d0:	f7ff fd48 	bl	8000364 <HAL_GetTick>
 80008d4:	4605      	mov	r5, r0
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80008d6:	2c00      	cmp	r4, #0
 80008d8:	d064      	beq.n	80009a4 <HAL_DMA_Init+0xd8>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80008da:	2300      	movs	r3, #0

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80008dc:	6822      	ldr	r2, [r4, #0]
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80008de:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80008e2:	2302      	movs	r3, #2
 80008e4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80008e8:	6813      	ldr	r3, [r2, #0]
 80008ea:	f023 0301 	bic.w	r3, r3, #1
 80008ee:	6013      	str	r3, [r2, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80008f0:	6821      	ldr	r1, [r4, #0]
 80008f2:	680b      	ldr	r3, [r1, #0]
 80008f4:	07d8      	lsls	r0, r3, #31
 80008f6:	d508      	bpl.n	800090a <HAL_DMA_Init+0x3e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80008f8:	f7ff fd34 	bl	8000364 <HAL_GetTick>
 80008fc:	1b40      	subs	r0, r0, r5
 80008fe:	2805      	cmp	r0, #5
 8000900:	d9f6      	bls.n	80008f0 <HAL_DMA_Init+0x24>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000902:	2320      	movs	r3, #32
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000904:	2003      	movs	r0, #3
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000906:	6563      	str	r3, [r4, #84]	; 0x54
 8000908:	e051      	b.n	80009ae <HAL_DMA_Init+0xe2>
      return HAL_TIMEOUT;
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800090a:	680b      	ldr	r3, [r1, #0]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800090c:	4a29      	ldr	r2, [pc, #164]	; (80009b4 <HAL_DMA_Init+0xe8>)
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800090e:	6865      	ldr	r5, [r4, #4]
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000910:	401a      	ands	r2, r3
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000912:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000914:	69a0      	ldr	r0, [r4, #24]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000916:	431d      	orrs	r5, r3
 8000918:	68e3      	ldr	r3, [r4, #12]
 800091a:	431d      	orrs	r5, r3
 800091c:	6923      	ldr	r3, [r4, #16]
 800091e:	431d      	orrs	r5, r3
 8000920:	6963      	ldr	r3, [r4, #20]
 8000922:	432b      	orrs	r3, r5
 8000924:	69e5      	ldr	r5, [r4, #28]
 8000926:	4303      	orrs	r3, r0
 8000928:	432b      	orrs	r3, r5
 800092a:	6a25      	ldr	r5, [r4, #32]
 800092c:	432b      	orrs	r3, r5
 800092e:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000930:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000932:	2a04      	cmp	r2, #4
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000934:	bf01      	itttt	eq
 8000936:	6b25      	ldreq	r5, [r4, #48]	; 0x30
 8000938:	6ae6      	ldreq	r6, [r4, #44]	; 0x2c
 800093a:	4335      	orreq	r5, r6
 800093c:	432b      	orreq	r3, r5

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800093e:	2a04      	cmp	r2, #4
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000940:	600b      	str	r3, [r1, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000942:	694b      	ldr	r3, [r1, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000944:	f023 0307 	bic.w	r3, r3, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000948:	ea43 0302 	orr.w	r3, r3, r2

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800094c:	d11c      	bne.n	8000988 <HAL_DMA_Init+0xbc>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800094e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000950:	4313      	orrs	r3, r2
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000952:	b920      	cbnz	r0, 800095e <HAL_DMA_Init+0x92>
  {
    switch (tmp)
 8000954:	2a01      	cmp	r2, #1
 8000956:	d00b      	beq.n	8000970 <HAL_DMA_Init+0xa4>
 8000958:	d313      	bcc.n	8000982 <HAL_DMA_Init+0xb6>
 800095a:	2a02      	cmp	r2, #2
 800095c:	e010      	b.n	8000980 <HAL_DMA_Init+0xb4>
        break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800095e:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8000962:	d10a      	bne.n	800097a <HAL_DMA_Init+0xae>
  {
    switch (tmp)
 8000964:	2a03      	cmp	r2, #3
 8000966:	d80f      	bhi.n	8000988 <HAL_DMA_Init+0xbc>
 8000968:	e8df f002 	tbb	[pc, r2]
 800096c:	021e0b1e 	.word	0x021e0b1e
        break;
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
        break;
      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000970:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000972:	f1b2 7fc0 	cmp.w	r2, #25165824	; 0x1800000
 8000976:	d107      	bne.n	8000988 <HAL_DMA_Init+0xbc>
 8000978:	e016      	b.n	80009a8 <HAL_DMA_Init+0xdc>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800097a:	2a02      	cmp	r2, #2
 800097c:	d914      	bls.n	80009a8 <HAL_DMA_Init+0xdc>
 800097e:	2a03      	cmp	r2, #3
 8000980:	d102      	bne.n	8000988 <HAL_DMA_Init+0xbc>
      case DMA_FIFO_THRESHOLD_HALFFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
        break;
      case DMA_FIFO_THRESHOLD_FULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000982:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000984:	01d2      	lsls	r2, r2, #7
 8000986:	d40f      	bmi.n	80009a8 <HAL_DMA_Init+0xdc>
      return HAL_ERROR; 
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8000988:	614b      	str	r3, [r1, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800098a:	4620      	mov	r0, r4
 800098c:	f7ff ff88 	bl	80008a0 <DMA_CalcBaseAndBitshift>
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000990:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000992:	233f      	movs	r3, #63	; 0x3f
 8000994:	4093      	lsls	r3, r2
 8000996:	6083      	str	r3, [r0, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000998:	2000      	movs	r0, #0
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800099a:	2301      	movs	r3, #1
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800099c:	6560      	str	r0, [r4, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800099e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

  return HAL_OK;
 80009a2:	bd70      	pop	{r4, r5, r6, pc}
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 80009a4:	2001      	movs	r0, #1
 80009a6:	bd70      	pop	{r4, r5, r6, pc}
    tmp |= hdma->Init.FIFOThreshold;
    
    if (DMA_CheckFifoParam(hdma) != HAL_OK)
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80009a8:	2340      	movs	r3, #64	; 0x40
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80009aa:	2001      	movs	r0, #1
    tmp |= hdma->Init.FIFOThreshold;
    
    if (DMA_CheckFifoParam(hdma) != HAL_OK)
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80009ac:	6563      	str	r3, [r4, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80009ae:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;

  return HAL_OK;
}
 80009b2:	bd70      	pop	{r4, r5, r6, pc}
 80009b4:	f010803f 	.word	0xf010803f

080009b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80009b8:	b570      	push	{r4, r5, r6, lr}
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80009ba:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 80009be:	2c01      	cmp	r4, #1
 80009c0:	d037      	beq.n	8000a32 <HAL_DMA_Start_IT+0x7a>
 80009c2:	2401      	movs	r4, #1
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80009c4:	6d86      	ldr	r6, [r0, #88]	; 0x58
 80009c6:	2500      	movs	r5, #0
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80009c8:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80009cc:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 80009d0:	2c01      	cmp	r4, #1
 80009d2:	f04f 0402 	mov.w	r4, #2
 80009d6:	d128      	bne.n	8000a2a <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80009d8:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80009dc:	6804      	ldr	r4, [r0, #0]
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80009de:	6545      	str	r5, [r0, #84]	; 0x54
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80009e0:	6825      	ldr	r5, [r4, #0]
 80009e2:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 80009e6:	6025      	str	r5, [r4, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80009e8:	6063      	str	r3, [r4, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80009ea:	6883      	ldr	r3, [r0, #8]
 80009ec:	2b40      	cmp	r3, #64	; 0x40
 80009ee:	d102      	bne.n	80009f6 <HAL_DMA_Start_IT+0x3e>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80009f0:	60a2      	str	r2, [r4, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80009f2:	60e1      	str	r1, [r4, #12]
 80009f4:	e001      	b.n	80009fa <HAL_DMA_Start_IT+0x42>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 80009f6:	60a1      	str	r1, [r4, #8]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 80009f8:	60e2      	str	r2, [r4, #12]
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80009fa:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80009fc:	233f      	movs	r3, #63	; 0x3f
 80009fe:	4093      	lsls	r3, r2
 8000a00:	60b3      	str	r3, [r6, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000a02:	6823      	ldr	r3, [r4, #0]
 8000a04:	f043 0316 	orr.w	r3, r3, #22
 8000a08:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8000a0a:	6963      	ldr	r3, [r4, #20]
 8000a0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a10:	6163      	str	r3, [r4, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8000a12:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000a14:	b11b      	cbz	r3, 8000a1e <HAL_DMA_Start_IT+0x66>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8000a16:	6823      	ldr	r3, [r4, #0]
 8000a18:	f043 0308 	orr.w	r3, r3, #8
 8000a1c:	6023      	str	r3, [r4, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000a1e:	6823      	ldr	r3, [r4, #0]
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  HAL_StatusTypeDef status = HAL_OK;
 8000a20:	2000      	movs	r0, #0
    {
      hdma->Instance->CR  |= DMA_IT_HT;
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000a22:	f043 0301 	orr.w	r3, r3, #1
 8000a26:	6023      	str	r3, [r4, #0]
 8000a28:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8000a2a:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8000a2e:	4620      	mov	r0, r4
 8000a30:	bd70      	pop	{r4, r5, r6, pc}
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8000a32:	2002      	movs	r0, #2
    /* Return error status */
    status = HAL_BUSY;
  }
  
  return status;
}
 8000a34:	bd70      	pop	{r4, r5, r6, pc}

08000a36 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000a36:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000a3a:	2b02      	cmp	r3, #2
 8000a3c:	d003      	beq.n	8000a46 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a3e:	2380      	movs	r3, #128	; 0x80
 8000a40:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000a42:	2001      	movs	r0, #1
 8000a44:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000a46:	6802      	ldr	r2, [r0, #0]
    return HAL_ERROR;
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000a48:	2305      	movs	r3, #5
 8000a4a:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
  }

  return HAL_OK;
 8000a4e:	2000      	movs	r0, #0
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000a50:	6813      	ldr	r3, [r2, #0]
 8000a52:	f023 0301 	bic.w	r3, r3, #1
 8000a56:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
}
 8000a58:	4770      	bx	lr
	...

08000a5c <HAL_DMA_IRQHandler>:
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8000a5c:	2300      	movs	r3, #0
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000a5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8000a60:	9301      	str	r3, [sp, #4]
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000a62:	4604      	mov	r4, r0
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 8000a64:	4b59      	ldr	r3, [pc, #356]	; (8000bcc <HAL_DMA_IRQHandler+0x170>)

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000a66:	6d85      	ldr	r5, [r0, #88]	; 0x58
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 8000a68:	681f      	ldr	r7, [r3, #0]
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000a6a:	2308      	movs	r3, #8
 8000a6c:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  uint32_t timeout = SystemCoreClock / 9600;

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;
 8000a6e:	682e      	ldr	r6, [r5, #0]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000a70:	4093      	lsls	r3, r2
 8000a72:	421e      	tst	r6, r3
 8000a74:	d00c      	beq.n	8000a90 <HAL_DMA_IRQHandler+0x34>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000a76:	6801      	ldr	r1, [r0, #0]
 8000a78:	6808      	ldr	r0, [r1, #0]
 8000a7a:	0740      	lsls	r0, r0, #29
 8000a7c:	d508      	bpl.n	8000a90 <HAL_DMA_IRQHandler+0x34>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000a7e:	6808      	ldr	r0, [r1, #0]
 8000a80:	f020 0004 	bic.w	r0, r0, #4
 8000a84:	6008      	str	r0, [r1, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000a86:	60ab      	str	r3, [r5, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000a88:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000a8a:	f043 0301 	orr.w	r3, r3, #1
 8000a8e:	6563      	str	r3, [r4, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000a90:	4b4f      	ldr	r3, [pc, #316]	; (8000bd0 <HAL_DMA_IRQHandler+0x174>)
 8000a92:	4093      	lsls	r3, r2
 8000a94:	421e      	tst	r6, r3
 8000a96:	d008      	beq.n	8000aaa <HAL_DMA_IRQHandler+0x4e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000a98:	6821      	ldr	r1, [r4, #0]
 8000a9a:	6949      	ldr	r1, [r1, #20]
 8000a9c:	0609      	lsls	r1, r1, #24
 8000a9e:	d504      	bpl.n	8000aaa <HAL_DMA_IRQHandler+0x4e>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000aa0:	60ab      	str	r3, [r5, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000aa2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000aa4:	f043 0302 	orr.w	r3, r3, #2
 8000aa8:	6563      	str	r3, [r4, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000aaa:	4b4a      	ldr	r3, [pc, #296]	; (8000bd4 <HAL_DMA_IRQHandler+0x178>)
 8000aac:	4093      	lsls	r3, r2
 8000aae:	421e      	tst	r6, r3
 8000ab0:	d008      	beq.n	8000ac4 <HAL_DMA_IRQHandler+0x68>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000ab2:	6821      	ldr	r1, [r4, #0]
 8000ab4:	6809      	ldr	r1, [r1, #0]
 8000ab6:	0788      	lsls	r0, r1, #30
 8000ab8:	d504      	bpl.n	8000ac4 <HAL_DMA_IRQHandler+0x68>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000aba:	60ab      	str	r3, [r5, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000abc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000abe:	f043 0304 	orr.w	r3, r3, #4
 8000ac2:	6563      	str	r3, [r4, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000ac4:	2310      	movs	r3, #16
 8000ac6:	fa03 f202 	lsl.w	r2, r3, r2
 8000aca:	4216      	tst	r6, r2
 8000acc:	d017      	beq.n	8000afe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000ace:	6823      	ldr	r3, [r4, #0]
 8000ad0:	6819      	ldr	r1, [r3, #0]
 8000ad2:	0709      	lsls	r1, r1, #28
 8000ad4:	d513      	bpl.n	8000afe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000ad6:	60aa      	str	r2, [r5, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000ad8:	681a      	ldr	r2, [r3, #0]
 8000ada:	0350      	lsls	r0, r2, #13
 8000adc:	d504      	bpl.n	8000ae8 <HAL_DMA_IRQHandler+0x8c>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	0319      	lsls	r1, r3, #12
 8000ae2:	d508      	bpl.n	8000af6 <HAL_DMA_IRQHandler+0x9a>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000ae4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000ae6:	e007      	b.n	8000af8 <HAL_DMA_IRQHandler+0x9c>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000ae8:	681a      	ldr	r2, [r3, #0]
 8000aea:	05d2      	lsls	r2, r2, #23
 8000aec:	d403      	bmi.n	8000af6 <HAL_DMA_IRQHandler+0x9a>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000aee:	681a      	ldr	r2, [r3, #0]
 8000af0:	f022 0208 	bic.w	r2, r2, #8
 8000af4:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8000af6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000af8:	b10b      	cbz	r3, 8000afe <HAL_DMA_IRQHandler+0xa2>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8000afa:	4620      	mov	r0, r4
 8000afc:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000afe:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8000b00:	2220      	movs	r2, #32
 8000b02:	408a      	lsls	r2, r1
 8000b04:	4216      	tst	r6, r2
 8000b06:	d03b      	beq.n	8000b80 <HAL_DMA_IRQHandler+0x124>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000b08:	6823      	ldr	r3, [r4, #0]
 8000b0a:	6818      	ldr	r0, [r3, #0]
 8000b0c:	06c6      	lsls	r6, r0, #27
 8000b0e:	d537      	bpl.n	8000b80 <HAL_DMA_IRQHandler+0x124>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000b10:	60aa      	str	r2, [r5, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000b12:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8000b16:	2a05      	cmp	r2, #5
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000b18:	681a      	ldr	r2, [r3, #0]
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000b1a:	d119      	bne.n	8000b50 <HAL_DMA_IRQHandler+0xf4>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000b1c:	f022 0216 	bic.w	r2, r2, #22
 8000b20:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000b22:	695a      	ldr	r2, [r3, #20]
 8000b24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000b28:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000b2a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000b2c:	b90a      	cbnz	r2, 8000b32 <HAL_DMA_IRQHandler+0xd6>
 8000b2e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000b30:	b11a      	cbz	r2, 8000b3a <HAL_DMA_IRQHandler+0xde>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000b32:	681a      	ldr	r2, [r3, #0]
 8000b34:	f022 0208 	bic.w	r2, r2, #8
 8000b38:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000b3a:	233f      	movs	r3, #63	; 0x3f
 8000b3c:	408b      	lsls	r3, r1
 8000b3e:	60ab      	str	r3, [r5, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000b40:	2300      	movs	r3, #0
 8000b42:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
         
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000b46:	2301      	movs	r3, #1
 8000b48:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
	
        if(hdma->XferAbortCallback != NULL)
 8000b4c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000b4e:	e037      	b.n	8000bc0 <HAL_DMA_IRQHandler+0x164>
          hdma->XferAbortCallback(hdma);
        }
        return;
      }
      
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000b50:	0350      	lsls	r0, r2, #13
 8000b52:	d504      	bpl.n	8000b5e <HAL_DMA_IRQHandler+0x102>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	0319      	lsls	r1, r3, #12
 8000b58:	d40e      	bmi.n	8000b78 <HAL_DMA_IRQHandler+0x11c>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8000b5a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000b5c:	e00d      	b.n	8000b7a <HAL_DMA_IRQHandler+0x11e>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000b5e:	681a      	ldr	r2, [r3, #0]
 8000b60:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8000b64:	d108      	bne.n	8000b78 <HAL_DMA_IRQHandler+0x11c>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8000b66:	6819      	ldr	r1, [r3, #0]
 8000b68:	f021 0110 	bic.w	r1, r1, #16
 8000b6c:	6019      	str	r1, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
          
          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000b6e:	2301      	movs	r3, #1
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8000b70:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          
          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000b74:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        }
        
        if(hdma->XferCpltCallback != NULL)
 8000b78:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000b7a:	b10b      	cbz	r3, 8000b80 <HAL_DMA_IRQHandler+0x124>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8000b7c:	4620      	mov	r0, r4
 8000b7e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000b80:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000b82:	b303      	cbz	r3, 8000bc6 <HAL_DMA_IRQHandler+0x16a>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000b84:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000b86:	07da      	lsls	r2, r3, #31
 8000b88:	d519      	bpl.n	8000bbe <HAL_DMA_IRQHandler+0x162>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8000b8a:	2305      	movs	r3, #5
      
      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8000b8c:	6822      	ldr	r2, [r4, #0]
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8000b8e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      
      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8000b92:	6813      	ldr	r3, [r2, #0]
 8000b94:	f023 0301 	bic.w	r3, r3, #1
 8000b98:	6013      	str	r3, [r2, #0]
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 8000b9a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000b9e:	fbb7 f7f3 	udiv	r7, r7, r3
      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
      
      do
      {
        if (++count > timeout)
 8000ba2:	9b01      	ldr	r3, [sp, #4]
 8000ba4:	3301      	adds	r3, #1
 8000ba6:	429f      	cmp	r7, r3
 8000ba8:	9301      	str	r3, [sp, #4]
 8000baa:	d302      	bcc.n	8000bb2 <HAL_DMA_IRQHandler+0x156>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000bac:	6813      	ldr	r3, [r2, #0]
 8000bae:	07db      	lsls	r3, r3, #31
 8000bb0:	d4f7      	bmi.n	8000ba2 <HAL_DMA_IRQHandler+0x146>

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    }
    
    if(hdma->XferErrorCallback != NULL)
 8000bbe:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000bc0:	b10b      	cbz	r3, 8000bc6 <HAL_DMA_IRQHandler+0x16a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000bc2:	4620      	mov	r0, r4
 8000bc4:	4798      	blx	r3
    }
  }
}
 8000bc6:	b003      	add	sp, #12
 8000bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	20000004 	.word	0x20000004
 8000bd0:	00800001 	.word	0x00800001
 8000bd4:	00800004 	.word	0x00800004

08000bd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bdc:	680b      	ldr	r3, [r1, #0]
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bde:	b085      	sub	sp, #20
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000be0:	4e6f      	ldr	r6, [pc, #444]	; (8000da0 <HAL_GPIO_Init+0x1c8>)
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000be2:	9301      	str	r3, [sp, #4]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000be4:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000be6:	f8df c1c0 	ldr.w	ip, [pc, #448]	; 8000da8 <HAL_GPIO_Init+0x1d0>
 8000bea:	46b6      	mov	lr, r6

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000bec:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8000dac <HAL_GPIO_Init+0x1d4>

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000bf0:	2201      	movs	r2, #1
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 8000bf2:	9c01      	ldr	r4, [sp, #4]

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000bf4:	409a      	lsls	r2, r3
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 8000bf6:	ea32 0404 	bics.w	r4, r2, r4
 8000bfa:	f040 80c9 	bne.w	8000d90 <HAL_GPIO_Init+0x1b8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000bfe:	684c      	ldr	r4, [r1, #4]
 8000c00:	f024 0910 	bic.w	r9, r4, #16
 8000c04:	f1b9 0f02 	cmp.w	r9, #2
 8000c08:	d114      	bne.n	8000c34 <HAL_GPIO_Init+0x5c>
 8000c0a:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000c0e:	f003 0b07 	and.w	fp, r3, #7
 8000c12:	250f      	movs	r5, #15
 8000c14:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 8000c18:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000c1c:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000c20:	fa05 f50b 	lsl.w	r5, r5, fp
 8000c24:	ea27 0505 	bic.w	r5, r7, r5
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000c28:	690f      	ldr	r7, [r1, #16]
 8000c2a:	fa07 f70b 	lsl.w	r7, r7, fp
 8000c2e:	432f      	orrs	r7, r5
        GPIOx->AFR[position >> 3] = temp;
 8000c30:	f8ca 7020 	str.w	r7, [sl, #32]
 8000c34:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000c38:	2503      	movs	r5, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c3a:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000c3c:	f004 0b03 	and.w	fp, r4, #3
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000c40:	fa05 f50a 	lsl.w	r5, r5, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c44:	f109 39ff 	add.w	r9, r9, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000c48:	fa0b fb0a 	lsl.w	fp, fp, sl
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000c4c:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c4e:	f1b9 0f01 	cmp.w	r9, #1
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000c52:	ea07 0705 	and.w	r7, r7, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000c56:	ea4b 0707 	orr.w	r7, fp, r7
      GPIOx->MODER = temp;
 8000c5a:	6007      	str	r7, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c5c:	d812      	bhi.n	8000c84 <HAL_GPIO_Init+0xac>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000c5e:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000c60:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2));
 8000c64:	68cf      	ldr	r7, [r1, #12]
 8000c66:	fa07 f70a 	lsl.w	r7, r7, sl
 8000c6a:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000c6e:	f3c4 1900 	ubfx	r9, r4, #4, #1
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
        temp |= (GPIO_Init->Speed << (position * 2));
        GPIOx->OSPEEDR = temp;
 8000c72:	6087      	str	r7, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000c74:	fa09 f903 	lsl.w	r9, r9, r3
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
        temp |= (GPIO_Init->Speed << (position * 2));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c78:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c7a:	ea27 0702 	bic.w	r7, r7, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000c7e:	ea49 0707 	orr.w	r7, r9, r7
        GPIOx->OTYPER = temp;
 8000c82:	6047      	str	r7, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000c84:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000c86:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000c88:	688f      	ldr	r7, [r1, #8]
 8000c8a:	fa07 f70a 	lsl.w	r7, r7, sl
 8000c8e:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000c90:	60c5      	str	r5, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c92:	00e5      	lsls	r5, r4, #3
 8000c94:	d57c      	bpl.n	8000d90 <HAL_GPIO_Init+0x1b8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c96:	f8dc 5044 	ldr.w	r5, [ip, #68]	; 0x44
 8000c9a:	f023 0703 	bic.w	r7, r3, #3

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000c9e:	f003 0a03 	and.w	sl, r3, #3
 8000ca2:	f04f 090f 	mov.w	r9, #15
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ca6:	f445 4580 	orr.w	r5, r5, #16384	; 0x4000
 8000caa:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000cae:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cb2:	f8cc 5044 	str.w	r5, [ip, #68]	; 0x44
 8000cb6:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
 8000cba:	f8dc 5044 	ldr.w	r5, [ip, #68]	; 0x44
 8000cbe:	f405 4580 	and.w	r5, r5, #16384	; 0x4000
 8000cc2:	9503      	str	r5, [sp, #12]
 8000cc4:	9d03      	ldr	r5, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000cc6:	fa09 f50a 	lsl.w	r5, r9, sl
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
 8000cca:	f8d7 b008 	ldr.w	fp, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000cce:	ea2b 0905 	bic.w	r9, fp, r5
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000cd2:	4d34      	ldr	r5, [pc, #208]	; (8000da4 <HAL_GPIO_Init+0x1cc>)
 8000cd4:	42a8      	cmp	r0, r5
 8000cd6:	d024      	beq.n	8000d22 <HAL_GPIO_Init+0x14a>
 8000cd8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000cdc:	42a8      	cmp	r0, r5
 8000cde:	d022      	beq.n	8000d26 <HAL_GPIO_Init+0x14e>
 8000ce0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000ce4:	42a8      	cmp	r0, r5
 8000ce6:	d020      	beq.n	8000d2a <HAL_GPIO_Init+0x152>
 8000ce8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000cec:	42a8      	cmp	r0, r5
 8000cee:	d01e      	beq.n	8000d2e <HAL_GPIO_Init+0x156>
 8000cf0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000cf4:	42a8      	cmp	r0, r5
 8000cf6:	d01c      	beq.n	8000d32 <HAL_GPIO_Init+0x15a>
 8000cf8:	4540      	cmp	r0, r8
 8000cfa:	d01c      	beq.n	8000d36 <HAL_GPIO_Init+0x15e>
 8000cfc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000d00:	42a8      	cmp	r0, r5
 8000d02:	d01a      	beq.n	8000d3a <HAL_GPIO_Init+0x162>
 8000d04:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d08:	42a8      	cmp	r0, r5
 8000d0a:	d018      	beq.n	8000d3e <HAL_GPIO_Init+0x166>
 8000d0c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d10:	42a8      	cmp	r0, r5
 8000d12:	d016      	beq.n	8000d42 <HAL_GPIO_Init+0x16a>
 8000d14:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d18:	42a8      	cmp	r0, r5
 8000d1a:	bf14      	ite	ne
 8000d1c:	250a      	movne	r5, #10
 8000d1e:	2509      	moveq	r5, #9
 8000d20:	e010      	b.n	8000d44 <HAL_GPIO_Init+0x16c>
 8000d22:	2500      	movs	r5, #0
 8000d24:	e00e      	b.n	8000d44 <HAL_GPIO_Init+0x16c>
 8000d26:	2501      	movs	r5, #1
 8000d28:	e00c      	b.n	8000d44 <HAL_GPIO_Init+0x16c>
 8000d2a:	2502      	movs	r5, #2
 8000d2c:	e00a      	b.n	8000d44 <HAL_GPIO_Init+0x16c>
 8000d2e:	2503      	movs	r5, #3
 8000d30:	e008      	b.n	8000d44 <HAL_GPIO_Init+0x16c>
 8000d32:	2504      	movs	r5, #4
 8000d34:	e006      	b.n	8000d44 <HAL_GPIO_Init+0x16c>
 8000d36:	2505      	movs	r5, #5
 8000d38:	e004      	b.n	8000d44 <HAL_GPIO_Init+0x16c>
 8000d3a:	2506      	movs	r5, #6
 8000d3c:	e002      	b.n	8000d44 <HAL_GPIO_Init+0x16c>
 8000d3e:	2507      	movs	r5, #7
 8000d40:	e000      	b.n	8000d44 <HAL_GPIO_Init+0x16c>
 8000d42:	2508      	movs	r5, #8
 8000d44:	fa05 f50a 	lsl.w	r5, r5, sl
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d48:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000d4c:	ea45 0509 	orr.w	r5, r5, r9
        SYSCFG->EXTICR[position >> 2] = temp;
 8000d50:	60bd      	str	r5, [r7, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 8000d52:	ea6f 0702 	mvn.w	r7, r2
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d56:	6835      	ldr	r5, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
 8000d58:	bf0c      	ite	eq
 8000d5a:	403d      	andeq	r5, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 8000d5c:	4315      	orrne	r5, r2
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d5e:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8000d62:	f8ce 5000 	str.w	r5, [lr]

        temp = EXTI->EMR;
 8000d66:	f8de 5004 	ldr.w	r5, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
 8000d6a:	bf0c      	ite	eq
 8000d6c:	403d      	andeq	r5, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 8000d6e:	4315      	orrne	r5, r2
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d70:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8000d74:	6075      	str	r5, [r6, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d76:	68b5      	ldr	r5, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
 8000d78:	bf0c      	ite	eq
 8000d7a:	403d      	andeq	r5, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 8000d7c:	4315      	orrne	r5, r2
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d7e:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8000d80:	f8ce 5008 	str.w	r5, [lr, #8]

        temp = EXTI->FTSR;
 8000d84:	f8de 500c 	ldr.w	r5, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
 8000d88:	bf54      	ite	pl
 8000d8a:	403d      	andpl	r5, r7
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8000d8c:	4315      	orrmi	r5, r2
        }
        EXTI->FTSR = temp;
 8000d8e:	60f5      	str	r5, [r6, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000d90:	3301      	adds	r3, #1
 8000d92:	2b10      	cmp	r3, #16
 8000d94:	f47f af2c 	bne.w	8000bf0 <HAL_GPIO_Init+0x18>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 8000d98:	b005      	add	sp, #20
 8000d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d9e:	bf00      	nop
 8000da0:	40013c00 	.word	0x40013c00
 8000da4:	40020000 	.word	0x40020000
 8000da8:	40023800 	.word	0x40023800
 8000dac:	40021400 	.word	0x40021400

08000db0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000db0:	b902      	cbnz	r2, 8000db4 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8000db2:	0409      	lsls	r1, r1, #16
 8000db4:	6181      	str	r1, [r0, #24]
 8000db6:	4770      	bx	lr

08000db8 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000db8:	6943      	ldr	r3, [r0, #20]
 8000dba:	4059      	eors	r1, r3
 8000dbc:	6141      	str	r1, [r0, #20]
 8000dbe:	4770      	bx	lr

08000dc0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000dc0:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000dc2:	4b04      	ldr	r3, [pc, #16]	; (8000dd4 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8000dc4:	6959      	ldr	r1, [r3, #20]
 8000dc6:	4201      	tst	r1, r0
 8000dc8:	d002      	beq.n	8000dd0 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000dca:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000dcc:	f001 fd8c 	bl	80028e8 <HAL_GPIO_EXTI_Callback>
 8000dd0:	bd08      	pop	{r3, pc}
 8000dd2:	bf00      	nop
 8000dd4:	40013c00 	.word	0x40013c00

08000dd8 <HAL_RCC_OscConfig>:
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dd8:	6803      	ldr	r3, [r0, #0]
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000ddc:	4604      	mov	r4, r0
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dde:	07d8      	lsls	r0, r3, #31
 8000de0:	d403      	bmi.n	8000dea <HAL_RCC_OscConfig+0x12>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000de2:	6823      	ldr	r3, [r4, #0]
 8000de4:	0799      	lsls	r1, r3, #30
 8000de6:	d452      	bmi.n	8000e8e <HAL_RCC_OscConfig+0xb6>
 8000de8:	e0a5      	b.n	8000f36 <HAL_RCC_OscConfig+0x15e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000dea:	4b96      	ldr	r3, [pc, #600]	; (8001044 <HAL_RCC_OscConfig+0x26c>)
 8000dec:	689a      	ldr	r2, [r3, #8]
 8000dee:	f002 020c 	and.w	r2, r2, #12
 8000df2:	2a04      	cmp	r2, #4
 8000df4:	d007      	beq.n	8000e06 <HAL_RCC_OscConfig+0x2e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000df6:	689a      	ldr	r2, [r3, #8]
 8000df8:	f002 020c 	and.w	r2, r2, #12
 8000dfc:	2a08      	cmp	r2, #8
 8000dfe:	d10b      	bne.n	8000e18 <HAL_RCC_OscConfig+0x40>
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	025a      	lsls	r2, r3, #9
 8000e04:	d508      	bpl.n	8000e18 <HAL_RCC_OscConfig+0x40>
    {
	  if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e06:	4b8f      	ldr	r3, [pc, #572]	; (8001044 <HAL_RCC_OscConfig+0x26c>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	039b      	lsls	r3, r3, #14
 8000e0c:	d5e9      	bpl.n	8000de2 <HAL_RCC_OscConfig+0xa>
 8000e0e:	6863      	ldr	r3, [r4, #4]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d1e6      	bne.n	8000de2 <HAL_RCC_OscConfig+0xa>
      {
        return HAL_ERROR;
 8000e14:	2001      	movs	r0, #1
 8000e16:	e176      	b.n	8001106 <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e18:	6863      	ldr	r3, [r4, #4]
 8000e1a:	4d8a      	ldr	r5, [pc, #552]	; (8001044 <HAL_RCC_OscConfig+0x26c>)
 8000e1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e20:	d013      	beq.n	8000e4a <HAL_RCC_OscConfig+0x72>
 8000e22:	b95b      	cbnz	r3, 8000e3c <HAL_RCC_OscConfig+0x64>
 8000e24:	682b      	ldr	r3, [r5, #0]
 8000e26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e2a:	602b      	str	r3, [r5, #0]
 8000e2c:	682b      	ldr	r3, [r5, #0]
 8000e2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e32:	602b      	str	r3, [r5, #0]
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e34:	f7ff fa96 	bl	8000364 <HAL_GetTick>
 8000e38:	4606      	mov	r6, r0
        
        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e3a:	e024      	b.n	8000e86 <HAL_RCC_OscConfig+0xae>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e40:	682b      	ldr	r3, [r5, #0]
 8000e42:	d106      	bne.n	8000e52 <HAL_RCC_OscConfig+0x7a>
 8000e44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e48:	602b      	str	r3, [r5, #0]
 8000e4a:	682b      	ldr	r3, [r5, #0]
 8000e4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e50:	e005      	b.n	8000e5e <HAL_RCC_OscConfig+0x86>
 8000e52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e56:	602b      	str	r3, [r5, #0]
 8000e58:	682b      	ldr	r3, [r5, #0]
 8000e5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e5e:	602b      	str	r3, [r5, #0]
      
      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e60:	f7ff fa80 	bl	8000364 <HAL_GetTick>
        
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e64:	4d77      	ldr	r5, [pc, #476]	; (8001044 <HAL_RCC_OscConfig+0x26c>)
      
      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e66:	4606      	mov	r6, r0
        
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e68:	682b      	ldr	r3, [r5, #0]
 8000e6a:	039f      	lsls	r7, r3, #14
 8000e6c:	d4b9      	bmi.n	8000de2 <HAL_RCC_OscConfig+0xa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e6e:	f7ff fa79 	bl	8000364 <HAL_GetTick>
 8000e72:	1b80      	subs	r0, r0, r6
 8000e74:	2864      	cmp	r0, #100	; 0x64
 8000e76:	d9f7      	bls.n	8000e68 <HAL_RCC_OscConfig+0x90>
          {
            return HAL_TIMEOUT;
 8000e78:	2003      	movs	r0, #3
 8000e7a:	e144      	b.n	8001106 <HAL_RCC_OscConfig+0x32e>
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e7c:	f7ff fa72 	bl	8000364 <HAL_GetTick>
 8000e80:	1b80      	subs	r0, r0, r6
 8000e82:	2864      	cmp	r0, #100	; 0x64
 8000e84:	d8f8      	bhi.n	8000e78 <HAL_RCC_OscConfig+0xa0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e86:	682b      	ldr	r3, [r5, #0]
 8000e88:	0398      	lsls	r0, r3, #14
 8000e8a:	d4f7      	bmi.n	8000e7c <HAL_RCC_OscConfig+0xa4>
 8000e8c:	e7a9      	b.n	8000de2 <HAL_RCC_OscConfig+0xa>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e8e:	4b6d      	ldr	r3, [pc, #436]	; (8001044 <HAL_RCC_OscConfig+0x26c>)
 8000e90:	689a      	ldr	r2, [r3, #8]
 8000e92:	f012 0f0c 	tst.w	r2, #12
 8000e96:	d007      	beq.n	8000ea8 <HAL_RCC_OscConfig+0xd0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e98:	689a      	ldr	r2, [r3, #8]
 8000e9a:	f002 020c 	and.w	r2, r2, #12
 8000e9e:	2a08      	cmp	r2, #8
 8000ea0:	d117      	bne.n	8000ed2 <HAL_RCC_OscConfig+0xfa>
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	0259      	lsls	r1, r3, #9
 8000ea6:	d414      	bmi.n	8000ed2 <HAL_RCC_OscConfig+0xfa>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ea8:	4b66      	ldr	r3, [pc, #408]	; (8001044 <HAL_RCC_OscConfig+0x26c>)
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	0792      	lsls	r2, r2, #30
 8000eae:	d502      	bpl.n	8000eb6 <HAL_RCC_OscConfig+0xde>
 8000eb0:	68e2      	ldr	r2, [r4, #12]
 8000eb2:	2a01      	cmp	r2, #1
 8000eb4:	d1ae      	bne.n	8000e14 <HAL_RCC_OscConfig+0x3c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	21f8      	movs	r1, #248	; 0xf8
 8000eba:	fa91 f1a1 	rbit	r1, r1
 8000ebe:	6920      	ldr	r0, [r4, #16]
 8000ec0:	fab1 f181 	clz	r1, r1
 8000ec4:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000ec8:	fa00 f101 	lsl.w	r1, r0, r1
 8000ecc:	430a      	orrs	r2, r1
 8000ece:	601a      	str	r2, [r3, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ed0:	e031      	b.n	8000f36 <HAL_RCC_OscConfig+0x15e>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000ed2:	68e3      	ldr	r3, [r4, #12]
 8000ed4:	4d5b      	ldr	r5, [pc, #364]	; (8001044 <HAL_RCC_OscConfig+0x26c>)
 8000ed6:	b1f3      	cbz	r3, 8000f16 <HAL_RCC_OscConfig+0x13e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ed8:	682b      	ldr	r3, [r5, #0]
 8000eda:	f043 0301 	orr.w	r3, r3, #1
 8000ede:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ee0:	f7ff fa40 	bl	8000364 <HAL_GetTick>
 8000ee4:	4606      	mov	r6, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ee6:	682b      	ldr	r3, [r5, #0]
 8000ee8:	4856      	ldr	r0, [pc, #344]	; (8001044 <HAL_RCC_OscConfig+0x26c>)
 8000eea:	079b      	lsls	r3, r3, #30
 8000eec:	d405      	bmi.n	8000efa <HAL_RCC_OscConfig+0x122>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000eee:	f7ff fa39 	bl	8000364 <HAL_GetTick>
 8000ef2:	1b80      	subs	r0, r0, r6
 8000ef4:	2802      	cmp	r0, #2
 8000ef6:	d9f6      	bls.n	8000ee6 <HAL_RCC_OscConfig+0x10e>
 8000ef8:	e7be      	b.n	8000e78 <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000efa:	6803      	ldr	r3, [r0, #0]
 8000efc:	22f8      	movs	r2, #248	; 0xf8
 8000efe:	fa92 f2a2 	rbit	r2, r2
 8000f02:	6921      	ldr	r1, [r4, #16]
 8000f04:	fab2 f282 	clz	r2, r2
 8000f08:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000f0c:	fa01 f202 	lsl.w	r2, r1, r2
 8000f10:	4313      	orrs	r3, r2
 8000f12:	6003      	str	r3, [r0, #0]
 8000f14:	e00f      	b.n	8000f36 <HAL_RCC_OscConfig+0x15e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f16:	682b      	ldr	r3, [r5, #0]
 8000f18:	f023 0301 	bic.w	r3, r3, #1
 8000f1c:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f1e:	f7ff fa21 	bl	8000364 <HAL_GetTick>
 8000f22:	4606      	mov	r6, r0
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f24:	682b      	ldr	r3, [r5, #0]
 8000f26:	079f      	lsls	r7, r3, #30
 8000f28:	d505      	bpl.n	8000f36 <HAL_RCC_OscConfig+0x15e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f2a:	f7ff fa1b 	bl	8000364 <HAL_GetTick>
 8000f2e:	1b80      	subs	r0, r0, r6
 8000f30:	2802      	cmp	r0, #2
 8000f32:	d9f7      	bls.n	8000f24 <HAL_RCC_OscConfig+0x14c>
 8000f34:	e7a0      	b.n	8000e78 <HAL_RCC_OscConfig+0xa0>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f36:	6823      	ldr	r3, [r4, #0]
 8000f38:	071e      	lsls	r6, r3, #28
 8000f3a:	d403      	bmi.n	8000f44 <HAL_RCC_OscConfig+0x16c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f3c:	6823      	ldr	r3, [r4, #0]
 8000f3e:	075d      	lsls	r5, r3, #29
 8000f40:	d549      	bpl.n	8000fd6 <HAL_RCC_OscConfig+0x1fe>
 8000f42:	e022      	b.n	8000f8a <HAL_RCC_OscConfig+0x1b2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000f44:	6963      	ldr	r3, [r4, #20]
 8000f46:	4d3f      	ldr	r5, [pc, #252]	; (8001044 <HAL_RCC_OscConfig+0x26c>)
 8000f48:	b17b      	cbz	r3, 8000f6a <HAL_RCC_OscConfig+0x192>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f4a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000f4c:	f043 0301 	orr.w	r3, r3, #1
 8000f50:	676b      	str	r3, [r5, #116]	; 0x74
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f52:	f7ff fa07 	bl	8000364 <HAL_GetTick>
 8000f56:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f58:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000f5a:	0798      	lsls	r0, r3, #30
 8000f5c:	d4ee      	bmi.n	8000f3c <HAL_RCC_OscConfig+0x164>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f5e:	f7ff fa01 	bl	8000364 <HAL_GetTick>
 8000f62:	1b80      	subs	r0, r0, r6
 8000f64:	2802      	cmp	r0, #2
 8000f66:	d9f7      	bls.n	8000f58 <HAL_RCC_OscConfig+0x180>
 8000f68:	e786      	b.n	8000e78 <HAL_RCC_OscConfig+0xa0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f6a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000f6c:	f023 0301 	bic.w	r3, r3, #1
 8000f70:	676b      	str	r3, [r5, #116]	; 0x74
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f72:	f7ff f9f7 	bl	8000364 <HAL_GetTick>
 8000f76:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f78:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000f7a:	0799      	lsls	r1, r3, #30
 8000f7c:	d5de      	bpl.n	8000f3c <HAL_RCC_OscConfig+0x164>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f7e:	f7ff f9f1 	bl	8000364 <HAL_GetTick>
 8000f82:	1b80      	subs	r0, r0, r6
 8000f84:	2802      	cmp	r0, #2
 8000f86:	d9f7      	bls.n	8000f78 <HAL_RCC_OscConfig+0x1a0>
 8000f88:	e776      	b.n	8000e78 <HAL_RCC_OscConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8000f8a:	4b2e      	ldr	r3, [pc, #184]	; (8001044 <HAL_RCC_OscConfig+0x26c>)
    
    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8000f8c:	4d2e      	ldr	r5, [pc, #184]	; (8001048 <HAL_RCC_OscConfig+0x270>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8000f8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f90:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000f94:	641a      	str	r2, [r3, #64]	; 0x40
 8000f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f9c:	9301      	str	r3, [sp, #4]
 8000f9e:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8000fa0:	682b      	ldr	r3, [r5, #0]
 8000fa2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fa6:	602b      	str	r3, [r5, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8000fa8:	f7ff f9dc 	bl	8000364 <HAL_GetTick>
 8000fac:	4606      	mov	r6, r0
    
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8000fae:	682b      	ldr	r3, [r5, #0]
 8000fb0:	05da      	lsls	r2, r3, #23
 8000fb2:	d514      	bpl.n	8000fde <HAL_RCC_OscConfig+0x206>
        return HAL_TIMEOUT;
      }      
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fb4:	68a3      	ldr	r3, [r4, #8]
 8000fb6:	4d23      	ldr	r5, [pc, #140]	; (8001044 <HAL_RCC_OscConfig+0x26c>)
 8000fb8:	2b01      	cmp	r3, #1
 8000fba:	d116      	bne.n	8000fea <HAL_RCC_OscConfig+0x212>
 8000fbc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000fbe:	f043 0301 	orr.w	r3, r3, #1
 8000fc2:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fc4:	f241 3588 	movw	r5, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fc8:	f7ff f9cc 	bl	8000364 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fcc:	4e1d      	ldr	r6, [pc, #116]	; (8001044 <HAL_RCC_OscConfig+0x26c>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fce:	4607      	mov	r7, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fd0:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8000fd2:	079b      	lsls	r3, r3, #30
 8000fd4:	d526      	bpl.n	8001024 <HAL_RCC_OscConfig+0x24c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000fd6:	69a2      	ldr	r2, [r4, #24]
 8000fd8:	2a00      	cmp	r2, #0
 8000fda:	d137      	bne.n	800104c <HAL_RCC_OscConfig+0x274>
 8000fdc:	e079      	b.n	80010d2 <HAL_RCC_OscConfig+0x2fa>
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8000fde:	f7ff f9c1 	bl	8000364 <HAL_GetTick>
 8000fe2:	1b80      	subs	r0, r0, r6
 8000fe4:	2864      	cmp	r0, #100	; 0x64
 8000fe6:	d9e2      	bls.n	8000fae <HAL_RCC_OscConfig+0x1d6>
 8000fe8:	e746      	b.n	8000e78 <HAL_RCC_OscConfig+0xa0>
        return HAL_TIMEOUT;
      }      
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fea:	b96b      	cbnz	r3, 8001008 <HAL_RCC_OscConfig+0x230>
 8000fec:	6f2b      	ldr	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fee:	f241 3788 	movw	r7, #5000	; 0x1388
        return HAL_TIMEOUT;
      }      
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ff2:	f023 0301 	bic.w	r3, r3, #1
 8000ff6:	672b      	str	r3, [r5, #112]	; 0x70
 8000ff8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ffa:	f023 0304 	bic.w	r3, r3, #4
 8000ffe:	672b      	str	r3, [r5, #112]	; 0x70
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001000:	f7ff f9b0 	bl	8000364 <HAL_GetTick>
 8001004:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001006:	e019      	b.n	800103c <HAL_RCC_OscConfig+0x264>
        return HAL_TIMEOUT;
      }      
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001008:	2b05      	cmp	r3, #5
 800100a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800100c:	d103      	bne.n	8001016 <HAL_RCC_OscConfig+0x23e>
 800100e:	f043 0304 	orr.w	r3, r3, #4
 8001012:	672b      	str	r3, [r5, #112]	; 0x70
 8001014:	e7d2      	b.n	8000fbc <HAL_RCC_OscConfig+0x1e4>
 8001016:	f023 0301 	bic.w	r3, r3, #1
 800101a:	672b      	str	r3, [r5, #112]	; 0x70
 800101c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800101e:	f023 0304 	bic.w	r3, r3, #4
 8001022:	e7ce      	b.n	8000fc2 <HAL_RCC_OscConfig+0x1ea>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001024:	f7ff f99e 	bl	8000364 <HAL_GetTick>
 8001028:	1bc0      	subs	r0, r0, r7
 800102a:	42a8      	cmp	r0, r5
 800102c:	d9d0      	bls.n	8000fd0 <HAL_RCC_OscConfig+0x1f8>
 800102e:	e723      	b.n	8000e78 <HAL_RCC_OscConfig+0xa0>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001030:	f7ff f998 	bl	8000364 <HAL_GetTick>
 8001034:	1b80      	subs	r0, r0, r6
 8001036:	42b8      	cmp	r0, r7
 8001038:	f63f af1e 	bhi.w	8000e78 <HAL_RCC_OscConfig+0xa0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800103c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800103e:	0798      	lsls	r0, r3, #30
 8001040:	d4f6      	bmi.n	8001030 <HAL_RCC_OscConfig+0x258>
 8001042:	e7c8      	b.n	8000fd6 <HAL_RCC_OscConfig+0x1fe>
 8001044:	40023800 	.word	0x40023800
 8001048:	40007000 	.word	0x40007000
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800104c:	4d2f      	ldr	r5, [pc, #188]	; (800110c <HAL_RCC_OscConfig+0x334>)
 800104e:	68ab      	ldr	r3, [r5, #8]
 8001050:	f003 030c 	and.w	r3, r3, #12
 8001054:	2b08      	cmp	r3, #8
 8001056:	f43f aedd 	beq.w	8000e14 <HAL_RCC_OscConfig+0x3c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif
        
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800105a:	682b      	ldr	r3, [r5, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800105c:	2a02      	cmp	r2, #2
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif
        
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800105e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001062:	602b      	str	r3, [r5, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001064:	d143      	bne.n	80010ee <HAL_RCC_OscConfig+0x316>
        
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001066:	f7ff f97d 	bl	8000364 <HAL_GetTick>
 800106a:	4607      	mov	r7, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800106c:	682b      	ldr	r3, [r5, #0]
 800106e:	4e27      	ldr	r6, [pc, #156]	; (800110c <HAL_RCC_OscConfig+0x334>)
 8001070:	0199      	lsls	r1, r3, #6
 8001072:	d430      	bmi.n	80010d6 <HAL_RCC_OscConfig+0x2fe>
 8001074:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8001078:	fa92 f2a2 	rbit	r2, r2
 800107c:	f44f 3340 	mov.w	r3, #196608	; 0x30000
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001080:	fab2 f082 	clz	r0, r2
 8001084:	fa93 f3a3 	rbit	r3, r3
 8001088:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 800108c:	fab3 f583 	clz	r5, r3
 8001090:	fa92 f2a2 	rbit	r2, r2
 8001094:	69e3      	ldr	r3, [r4, #28]
 8001096:	fab2 f182 	clz	r1, r2
 800109a:	6a27      	ldr	r7, [r4, #32]
 800109c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800109e:	431f      	orrs	r7, r3
 80010a0:	4082      	lsls	r2, r0
 80010a2:	f047 5300 	orr.w	r3, r7, #536870912	; 0x20000000
 80010a6:	ea43 0002 	orr.w	r0, r3, r2
 80010aa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80010ac:	085a      	lsrs	r2, r3, #1
 80010ae:	3a01      	subs	r2, #1
 80010b0:	fa02 f305 	lsl.w	r3, r2, r5
 80010b4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80010b6:	4303      	orrs	r3, r0
 80010b8:	408a      	lsls	r2, r1
 80010ba:	4313      	orrs	r3, r2
 80010bc:	6073      	str	r3, [r6, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80010be:	6833      	ldr	r3, [r6, #0]
 80010c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80010c4:	6033      	str	r3, [r6, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010c6:	f7ff f94d 	bl	8000364 <HAL_GetTick>
 80010ca:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010cc:	6833      	ldr	r3, [r6, #0]
 80010ce:	019a      	lsls	r2, r3, #6
 80010d0:	d507      	bpl.n	80010e2 <HAL_RCC_OscConfig+0x30a>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 80010d2:	2000      	movs	r0, #0
 80010d4:	e017      	b.n	8001106 <HAL_RCC_OscConfig+0x32e>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010d6:	f7ff f945 	bl	8000364 <HAL_GetTick>
 80010da:	1bc0      	subs	r0, r0, r7
 80010dc:	2802      	cmp	r0, #2
 80010de:	d9c5      	bls.n	800106c <HAL_RCC_OscConfig+0x294>
 80010e0:	e6ca      	b.n	8000e78 <HAL_RCC_OscConfig+0xa0>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010e2:	f7ff f93f 	bl	8000364 <HAL_GetTick>
 80010e6:	1b00      	subs	r0, r0, r4
 80010e8:	2802      	cmp	r0, #2
 80010ea:	d9ef      	bls.n	80010cc <HAL_RCC_OscConfig+0x2f4>
 80010ec:	e6c4      	b.n	8000e78 <HAL_RCC_OscConfig+0xa0>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010ee:	f7ff f939 	bl	8000364 <HAL_GetTick>
 80010f2:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80010f4:	682b      	ldr	r3, [r5, #0]
 80010f6:	019b      	lsls	r3, r3, #6
 80010f8:	d5eb      	bpl.n	80010d2 <HAL_RCC_OscConfig+0x2fa>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010fa:	f7ff f933 	bl	8000364 <HAL_GetTick>
 80010fe:	1b00      	subs	r0, r0, r4
 8001100:	2802      	cmp	r0, #2
 8001102:	d9f7      	bls.n	80010f4 <HAL_RCC_OscConfig+0x31c>
 8001104:	e6b8      	b.n	8000e78 <HAL_RCC_OscConfig+0xa0>
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8001106:	b003      	add	sp, #12
 8001108:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800110a:	bf00      	nop
 800110c:	40023800 	.word	0x40023800

08001110 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001110:	491b      	ldr	r1, [pc, #108]	; (8001180 <HAL_RCC_GetSysClockFreq+0x70>)
 8001112:	688b      	ldr	r3, [r1, #8]
 8001114:	f003 030c 	and.w	r3, r3, #12
 8001118:	2b04      	cmp	r3, #4
 800111a:	d02c      	beq.n	8001176 <HAL_RCC_GetSysClockFreq+0x66>
 800111c:	2b08      	cmp	r3, #8
 800111e:	d12c      	bne.n	800117a <HAL_RCC_GetSysClockFreq+0x6a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001120:	6848      	ldr	r0, [r1, #4]
 8001122:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001126:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001128:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800112c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8001130:	684b      	ldr	r3, [r1, #4]
 8001132:	fa92 f2a2 	rbit	r2, r2
 8001136:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800113a:	fab2 f282 	clz	r2, r2
 800113e:	ea01 0103 	and.w	r1, r1, r3
 8001142:	fa21 f102 	lsr.w	r1, r1, r2
 8001146:	bf14      	ite	ne
 8001148:	4a0e      	ldrne	r2, [pc, #56]	; (8001184 <HAL_RCC_GetSysClockFreq+0x74>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 800114a:	4a0f      	ldreq	r2, [pc, #60]	; (8001188 <HAL_RCC_GetSysClockFreq+0x78>)
 800114c:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1 ) *2);
 8001150:	4a0b      	ldr	r2, [pc, #44]	; (8001180 <HAL_RCC_GetSysClockFreq+0x70>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8001152:	fb00 f301 	mul.w	r3, r0, r1
 8001156:	f44f 3040 	mov.w	r0, #196608	; 0x30000
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1 ) *2);
 800115a:	6852      	ldr	r2, [r2, #4]
 800115c:	fa90 f0a0 	rbit	r0, r0
      
      sysclockfreq = pllvco/pllp;
 8001160:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1 ) *2);
 8001164:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllp;
 8001168:	fa22 f000 	lsr.w	r0, r2, r0
 800116c:	3001      	adds	r0, #1
 800116e:	0040      	lsls	r0, r0, #1
 8001170:	fbb3 f0f0 	udiv	r0, r3, r0
 8001174:	4770      	bx	lr
      sysclockfreq = HSI_VALUE;
       break;
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001176:	4803      	ldr	r0, [pc, #12]	; (8001184 <HAL_RCC_GetSysClockFreq+0x74>)
 8001178:	4770      	bx	lr
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800117a:	4803      	ldr	r0, [pc, #12]	; (8001188 <HAL_RCC_GetSysClockFreq+0x78>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	40023800 	.word	0x40023800
 8001184:	017d7840 	.word	0x017d7840
 8001188:	00f42400 	.word	0x00f42400

0800118c <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
  (HCLK) and the supply voltage of the device. */
  
  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800118c:	4a50      	ldr	r2, [pc, #320]	; (80012d0 <HAL_RCC_ClockConfig+0x144>)
 800118e:	6813      	ldr	r3, [r2, #0]
 8001190:	f003 030f 	and.w	r3, r3, #15
 8001194:	428b      	cmp	r3, r1
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001196:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800119a:	4604      	mov	r4, r0
 800119c:	460d      	mov	r5, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
  (HCLK) and the supply voltage of the device. */
  
  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800119e:	d30a      	bcc.n	80011b6 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
    }
  }
  
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011a0:	6821      	ldr	r1, [r4, #0]
 80011a2:	0788      	lsls	r0, r1, #30
 80011a4:	d514      	bpl.n	80011d0 <HAL_RCC_ClockConfig+0x44>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011a6:	484b      	ldr	r0, [pc, #300]	; (80012d4 <HAL_RCC_ClockConfig+0x148>)
 80011a8:	6883      	ldr	r3, [r0, #8]
 80011aa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80011ae:	68a3      	ldr	r3, [r4, #8]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	6083      	str	r3, [r0, #8]
 80011b4:	e00c      	b.n	80011d0 <HAL_RCC_ClockConfig+0x44>
  
  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011b6:	6813      	ldr	r3, [r2, #0]
 80011b8:	f023 030f 	bic.w	r3, r3, #15
 80011bc:	430b      	orrs	r3, r1
 80011be:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80011c0:	6813      	ldr	r3, [r2, #0]
 80011c2:	f003 030f 	and.w	r3, r3, #15
 80011c6:	4299      	cmp	r1, r3
 80011c8:	d0ea      	beq.n	80011a0 <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 80011ca:	2001      	movs	r0, #1
 80011cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011d0:	07c9      	lsls	r1, r1, #31
 80011d2:	d406      	bmi.n	80011e2 <HAL_RCC_ClockConfig+0x56>
      }
    }
  }
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80011d4:	4a3e      	ldr	r2, [pc, #248]	; (80012d0 <HAL_RCC_ClockConfig+0x144>)
 80011d6:	6813      	ldr	r3, [r2, #0]
 80011d8:	f003 030f 	and.w	r3, r3, #15
 80011dc:	429d      	cmp	r5, r3
 80011de:	d342      	bcc.n	8001266 <HAL_RCC_ClockConfig+0xda>
 80011e0:	e04b      	b.n	800127a <HAL_RCC_ClockConfig+0xee>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011e2:	6862      	ldr	r2, [r4, #4]
 80011e4:	4b3b      	ldr	r3, [pc, #236]	; (80012d4 <HAL_RCC_ClockConfig+0x148>)
 80011e6:	2a01      	cmp	r2, #1
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011e8:	6819      	ldr	r1, [r3, #0]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011ea:	d102      	bne.n	80011f2 <HAL_RCC_ClockConfig+0x66>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011ec:	f411 3f00 	tst.w	r1, #131072	; 0x20000
 80011f0:	e006      	b.n	8001200 <HAL_RCC_ClockConfig+0x74>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011f2:	2a02      	cmp	r2, #2
 80011f4:	d102      	bne.n	80011fc <HAL_RCC_ClockConfig+0x70>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011f6:	f011 7f00 	tst.w	r1, #33554432	; 0x2000000
 80011fa:	e001      	b.n	8001200 <HAL_RCC_ClockConfig+0x74>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011fc:	f011 0f02 	tst.w	r1, #2
 8001200:	d0e3      	beq.n	80011ca <HAL_RCC_ClockConfig+0x3e>
      {
        return HAL_ERROR;
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001202:	6899      	ldr	r1, [r3, #8]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001204:	f241 3888 	movw	r8, #5000	; 0x1388
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001208:	4f32      	ldr	r7, [pc, #200]	; (80012d4 <HAL_RCC_ClockConfig+0x148>)
      {
        return HAL_ERROR;
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800120a:	f021 0103 	bic.w	r1, r1, #3
 800120e:	430a      	orrs	r2, r1
 8001210:	609a      	str	r2, [r3, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001212:	f7ff f8a7 	bl	8000364 <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001216:	6863      	ldr	r3, [r4, #4]
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001218:	4606      	mov	r6, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800121a:	2b01      	cmp	r3, #1
 800121c:	d10c      	bne.n	8001238 <HAL_RCC_ClockConfig+0xac>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800121e:	68bb      	ldr	r3, [r7, #8]
 8001220:	f003 030c 	and.w	r3, r3, #12
 8001224:	2b04      	cmp	r3, #4
 8001226:	d0d5      	beq.n	80011d4 <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001228:	f7ff f89c 	bl	8000364 <HAL_GetTick>
 800122c:	1b80      	subs	r0, r0, r6
 800122e:	4540      	cmp	r0, r8
 8001230:	d9f5      	bls.n	800121e <HAL_RCC_ClockConfig+0x92>
        {
          return HAL_TIMEOUT;
 8001232:	2003      	movs	r0, #3
 8001234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001238:	2b02      	cmp	r3, #2
 800123a:	d10f      	bne.n	800125c <HAL_RCC_ClockConfig+0xd0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	f003 030c 	and.w	r3, r3, #12
 8001242:	2b08      	cmp	r3, #8
 8001244:	d0c6      	beq.n	80011d4 <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001246:	f7ff f88d 	bl	8000364 <HAL_GetTick>
 800124a:	1b80      	subs	r0, r0, r6
 800124c:	4540      	cmp	r0, r8
 800124e:	d9f5      	bls.n	800123c <HAL_RCC_ClockConfig+0xb0>
 8001250:	e7ef      	b.n	8001232 <HAL_RCC_ClockConfig+0xa6>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001252:	f7ff f887 	bl	8000364 <HAL_GetTick>
 8001256:	1b80      	subs	r0, r0, r6
 8001258:	4540      	cmp	r0, r8
 800125a:	d8ea      	bhi.n	8001232 <HAL_RCC_ClockConfig+0xa6>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	f013 0f0c 	tst.w	r3, #12
 8001262:	d1f6      	bne.n	8001252 <HAL_RCC_ClockConfig+0xc6>
 8001264:	e7b6      	b.n	80011d4 <HAL_RCC_ClockConfig+0x48>
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001266:	6813      	ldr	r3, [r2, #0]
 8001268:	f023 030f 	bic.w	r3, r3, #15
 800126c:	432b      	orrs	r3, r5
 800126e:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001270:	6813      	ldr	r3, [r2, #0]
 8001272:	f003 030f 	and.w	r3, r3, #15
 8001276:	429d      	cmp	r5, r3
 8001278:	d1a7      	bne.n	80011ca <HAL_RCC_ClockConfig+0x3e>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800127a:	6821      	ldr	r1, [r4, #0]
 800127c:	074a      	lsls	r2, r1, #29
 800127e:	d506      	bpl.n	800128e <HAL_RCC_ClockConfig+0x102>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001280:	4814      	ldr	r0, [pc, #80]	; (80012d4 <HAL_RCC_ClockConfig+0x148>)
 8001282:	6883      	ldr	r3, [r0, #8]
 8001284:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001288:	68e3      	ldr	r3, [r4, #12]
 800128a:	4313      	orrs	r3, r2
 800128c:	6083      	str	r3, [r0, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800128e:	070b      	lsls	r3, r1, #28
 8001290:	d507      	bpl.n	80012a2 <HAL_RCC_ClockConfig+0x116>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001292:	4a10      	ldr	r2, [pc, #64]	; (80012d4 <HAL_RCC_ClockConfig+0x148>)
 8001294:	6921      	ldr	r1, [r4, #16]
 8001296:	6893      	ldr	r3, [r2, #8]
 8001298:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800129c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80012a0:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 80012a2:	f7ff ff35 	bl	8001110 <HAL_RCC_GetSysClockFreq>
 80012a6:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <HAL_RCC_ClockConfig+0x148>)
 80012a8:	22f0      	movs	r2, #240	; 0xf0
 80012aa:	689b      	ldr	r3, [r3, #8]
 80012ac:	fa92 f2a2 	rbit	r2, r2
 80012b0:	fab2 f282 	clz	r2, r2
 80012b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80012b8:	40d3      	lsrs	r3, r2
 80012ba:	4a07      	ldr	r2, [pc, #28]	; (80012d8 <HAL_RCC_ClockConfig+0x14c>)
 80012bc:	5cd3      	ldrb	r3, [r2, r3]
 80012be:	40d8      	lsrs	r0, r3
 80012c0:	4b06      	ldr	r3, [pc, #24]	; (80012dc <HAL_RCC_ClockConfig+0x150>)
 80012c2:	6018      	str	r0, [r3, #0]
  
  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80012c4:	2000      	movs	r0, #0
 80012c6:	f7ff f825 	bl	8000314 <HAL_InitTick>
  
  return HAL_OK;
 80012ca:	2000      	movs	r0, #0
}
 80012cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80012d0:	40023c00 	.word	0x40023c00
 80012d4:	40023800 	.word	0x40023800
 80012d8:	08003ecc 	.word	0x08003ecc
 80012dc:	20000004 	.word	0x20000004

080012e0 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80012e0:	4b01      	ldr	r3, [pc, #4]	; (80012e8 <HAL_RCC_GetHCLKFreq+0x8>)
 80012e2:	6818      	ldr	r0, [r3, #0]
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	20000004 	.word	0x20000004

080012ec <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 80012ec:	4b08      	ldr	r3, [pc, #32]	; (8001310 <HAL_RCC_GetPCLK1Freq+0x24>)
 80012ee:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	fa92 f2a2 	rbit	r2, r2
 80012f8:	fab2 f282 	clz	r2, r2
 80012fc:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001300:	40d3      	lsrs	r3, r2
 8001302:	4a04      	ldr	r2, [pc, #16]	; (8001314 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001304:	5cd3      	ldrb	r3, [r2, r3]
 8001306:	4a04      	ldr	r2, [pc, #16]	; (8001318 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001308:	6810      	ldr	r0, [r2, #0]
}
 800130a:	40d8      	lsrs	r0, r3
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	40023800 	.word	0x40023800
 8001314:	08003edc 	.word	0x08003edc
 8001318:	20000004 	.word	0x20000004

0800131c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800131c:	4b08      	ldr	r3, [pc, #32]	; (8001340 <HAL_RCC_GetPCLK2Freq+0x24>)
 800131e:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	fa92 f2a2 	rbit	r2, r2
 8001328:	fab2 f282 	clz	r2, r2
 800132c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001330:	40d3      	lsrs	r3, r2
 8001332:	4a04      	ldr	r2, [pc, #16]	; (8001344 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001334:	5cd3      	ldrb	r3, [r2, r3]
 8001336:	4a04      	ldr	r2, [pc, #16]	; (8001348 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001338:	6810      	ldr	r0, [r2, #0]
} 
 800133a:	40d8      	lsrs	r0, r3
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	40023800 	.word	0x40023800
 8001344:	08003edc 	.word	0x08003edc
 8001348:	20000004 	.word	0x20000004

0800134c <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800134c:	6803      	ldr	r3, [r0, #0]
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800134e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001352:	f013 0601 	ands.w	r6, r3, #1
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001356:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001358:	d00b      	beq.n	8001372 <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800135a:	4ab6      	ldr	r2, [pc, #728]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800135c:	6891      	ldr	r1, [r2, #8]
 800135e:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 8001362:	6091      	str	r1, [r2, #8]
 8001364:	6b46      	ldr	r6, [r0, #52]	; 0x34
 8001366:	6891      	ldr	r1, [r2, #8]
 8001368:	4331      	orrs	r1, r6
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t tickstart = 0;
  uint32_t tmpreg0 = 0;
  uint32_t tmpreg1 = 0;
  uint32_t plli2sused = 0;
 800136a:	fab6 f686 	clz	r6, r6
 800136e:	0976      	lsrs	r6, r6, #5
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001370:	6091      	str	r1, [r2, #8]
      plli2sused = 1; 
    }
  }
  
  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001372:	f413 2500 	ands.w	r5, r3, #524288	; 0x80000
 8001376:	d012      	beq.n	800139e <HAL_RCCEx_PeriphCLKConfig+0x52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001378:	49ae      	ldr	r1, [pc, #696]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800137a:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 800137c:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001380:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001384:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
    {
      plli2sused = 1; 
 8001388:	bf08      	it	eq
 800138a:	2601      	moveq	r6, #1
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800138c:	ea42 0205 	orr.w	r2, r2, r5
{
  uint32_t tickstart = 0;
  uint32_t tmpreg0 = 0;
  uint32_t tmpreg1 = 0;
  uint32_t plli2sused = 0;
  uint32_t pllsaiused = 0;
 8001390:	bf16      	itet	ne
 8001392:	fab5 f585 	clzne	r5, r5
 8001396:	2500      	moveq	r5, #0
 8001398:	096d      	lsrne	r5, r5, #5
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800139a:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
      pllsaiused = 1; 
    }
  }
  
  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800139e:	02d8      	lsls	r0, r3, #11
 80013a0:	d511      	bpl.n	80013c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
    
    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80013a2:	48a4      	ldr	r0, [pc, #656]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80013a4:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80013a6:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80013aa:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
    
    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80013ae:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 80013b2:	ea42 0201 	orr.w	r2, r2, r1
 80013b6:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80013ba:	d003      	beq.n	80013c4 <HAL_RCCEx_PeriphCLKConfig+0x78>
      plli2sused = 1; 
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1; 
 80013bc:	2900      	cmp	r1, #0
 80013be:	bf08      	it	eq
 80013c0:	2501      	moveq	r5, #1
 80013c2:	e000      	b.n	80013c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
    {
      plli2sused = 1; 
 80013c4:	2601      	movs	r6, #1
  }
  
  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {    
      plli2sused = 1; 
 80013c6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80013ca:	bf18      	it	ne
 80013cc:	2601      	movne	r6, #1
  }  
  
  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80013ce:	0699      	lsls	r1, r3, #26
 80013d0:	d55d      	bpl.n	800148e <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80013d2:	4b98      	ldr	r3, [pc, #608]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
    
    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80013d4:	4f98      	ldr	r7, [pc, #608]	; (8001638 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80013d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013d8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80013dc:	641a      	str	r2, [r3, #64]	; 0x40
 80013de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013e4:	9301      	str	r3, [sp, #4]
 80013e6:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013ee:	603b      	str	r3, [r7, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80013f0:	f7fe ffb8 	bl	8000364 <HAL_GetTick>
 80013f4:	4680      	mov	r8, r0
    
    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	05da      	lsls	r2, r3, #23
 80013fa:	d407      	bmi.n	800140c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013fc:	f7fe ffb2 	bl	8000364 <HAL_GetTick>
 8001400:	ebc8 0000 	rsb	r0, r8, r0
 8001404:	2864      	cmp	r0, #100	; 0x64
 8001406:	d9f6      	bls.n	80013f6 <HAL_RCCEx_PeriphCLKConfig+0xaa>
      {
        return HAL_TIMEOUT;
 8001408:	2003      	movs	r0, #3
 800140a:	e340      	b.n	8001a8e <HAL_RCCEx_PeriphCLKConfig+0x742>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800140c:	4f89      	ldr	r7, [pc, #548]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800140e:	6f3b      	ldr	r3, [r7, #112]	; 0x70

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001410:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001414:	d10f      	bne.n	8001436 <HAL_RCCEx_PeriphCLKConfig+0xea>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001416:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001418:	f402 7340 	and.w	r3, r2, #768	; 0x300
 800141c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001420:	4b84      	ldr	r3, [pc, #528]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001422:	d12b      	bne.n	800147c <HAL_RCCEx_PeriphCLKConfig+0x130>
 8001424:	6899      	ldr	r1, [r3, #8]
 8001426:	f421 10f8 	bic.w	r0, r1, #2031616	; 0x1f0000
 800142a:	f022 4170 	bic.w	r1, r2, #4026531840	; 0xf0000000
 800142e:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8001432:	4301      	orrs	r1, r0
 8001434:	e025      	b.n	8001482 <HAL_RCCEx_PeriphCLKConfig+0x136>
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001436:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001438:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800143c:	4293      	cmp	r3, r2
 800143e:	d0ea      	beq.n	8001416 <HAL_RCCEx_PeriphCLKConfig+0xca>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001440:	6f3b      	ldr	r3, [r7, #112]	; 0x70

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001442:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001444:	f423 7340 	bic.w	r3, r3, #768	; 0x300

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001448:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800144c:	673a      	str	r2, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800144e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001450:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001454:	673a      	str	r2, [r7, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8001456:	673b      	str	r3, [r7, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001458:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800145a:	07db      	lsls	r3, r3, #31
 800145c:	d5db      	bpl.n	8001416 <HAL_RCCEx_PeriphCLKConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800145e:	f7fe ff81 	bl	8000364 <HAL_GetTick>
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001462:	f241 3988 	movw	r9, #5000	; 0x1388

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001466:	4680      	mov	r8, r0
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001468:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800146a:	0798      	lsls	r0, r3, #30
 800146c:	d4d3      	bmi.n	8001416 <HAL_RCCEx_PeriphCLKConfig+0xca>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800146e:	f7fe ff79 	bl	8000364 <HAL_GetTick>
 8001472:	ebc8 0000 	rsb	r0, r8, r0
 8001476:	4548      	cmp	r0, r9
 8001478:	d9f6      	bls.n	8001468 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 800147a:	e7c5      	b.n	8001408 <HAL_RCCEx_PeriphCLKConfig+0xbc>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800147c:	6899      	ldr	r1, [r3, #8]
 800147e:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001482:	6099      	str	r1, [r3, #8]
 8001484:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001488:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800148a:	430a      	orrs	r2, r1
 800148c:	671a      	str	r2, [r3, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800148e:	6823      	ldr	r3, [r4, #0]
 8001490:	06d9      	lsls	r1, r3, #27
 8001492:	d50c      	bpl.n	80014ae <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
    
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001494:	4a67      	ldr	r2, [pc, #412]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001496:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800149a:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800149e:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
 80014a2:	f8d2 008c 	ldr.w	r0, [r2, #140]	; 0x8c
 80014a6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80014a8:	4301      	orrs	r1, r0
 80014aa:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }
  
  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80014ae:	045a      	lsls	r2, r3, #17
 80014b0:	d508      	bpl.n	80014c4 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80014b2:	4860      	ldr	r0, [pc, #384]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80014b4:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80014b8:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 80014bc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80014be:	430a      	orrs	r2, r1
 80014c0:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80014c4:	041f      	lsls	r7, r3, #16
 80014c6:	d508      	bpl.n	80014da <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80014c8:	485a      	ldr	r0, [pc, #360]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80014ca:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80014ce:	f422 2140 	bic.w	r1, r2, #786432	; 0xc0000
 80014d2:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 80014d4:	430a      	orrs	r2, r1
 80014d6:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80014da:	03d8      	lsls	r0, r3, #15
 80014dc:	d508      	bpl.n	80014f0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80014de:	4855      	ldr	r0, [pc, #340]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80014e0:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80014e4:	f422 1140 	bic.w	r1, r2, #3145728	; 0x300000
 80014e8:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80014ea:	430a      	orrs	r2, r1
 80014ec:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }
    
  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80014f0:	0399      	lsls	r1, r3, #14
 80014f2:	d508      	bpl.n	8001506 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
    
    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80014f4:	484f      	ldr	r0, [pc, #316]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80014f6:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80014fa:	f422 0140 	bic.w	r1, r2, #12582912	; 0xc00000
 80014fe:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8001500:	430a      	orrs	r2, r1
 8001502:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001506:	065a      	lsls	r2, r3, #25
 8001508:	d508      	bpl.n	800151c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800150a:	484a      	ldr	r0, [pc, #296]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800150c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8001510:	f022 0103 	bic.w	r1, r2, #3
 8001514:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001516:	430a      	orrs	r2, r1
 8001518:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800151c:	061f      	lsls	r7, r3, #24
 800151e:	d508      	bpl.n	8001532 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001520:	4844      	ldr	r0, [pc, #272]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001522:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8001526:	f022 010c 	bic.w	r1, r2, #12
 800152a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800152c:	430a      	orrs	r2, r1
 800152e:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001532:	05d8      	lsls	r0, r3, #23
 8001534:	d508      	bpl.n	8001548 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001536:	483f      	ldr	r0, [pc, #252]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001538:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800153c:	f022 0130 	bic.w	r1, r2, #48	; 0x30
 8001540:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8001542:	430a      	orrs	r2, r1
 8001544:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001548:	0599      	lsls	r1, r3, #22
 800154a:	d508      	bpl.n	800155e <HAL_RCCEx_PeriphCLKConfig+0x212>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800154c:	4839      	ldr	r0, [pc, #228]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800154e:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8001552:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 8001556:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001558:	430a      	orrs	r2, r1
 800155a:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800155e:	055a      	lsls	r2, r3, #21
 8001560:	d508      	bpl.n	8001574 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001562:	4834      	ldr	r0, [pc, #208]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001564:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8001568:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 800156c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800156e:	430a      	orrs	r2, r1
 8001570:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8001574:	051f      	lsls	r7, r3, #20
 8001576:	d508      	bpl.n	800158a <HAL_RCCEx_PeriphCLKConfig+0x23e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
    
    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8001578:	482e      	ldr	r0, [pc, #184]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800157a:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800157e:	f422 6140 	bic.w	r1, r2, #3072	; 0xc00
 8001582:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001584:	430a      	orrs	r2, r1
 8001586:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800158a:	04d8      	lsls	r0, r3, #19
 800158c:	d508      	bpl.n	80015a0 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
    
    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800158e:	4829      	ldr	r0, [pc, #164]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001590:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8001594:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8001598:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800159a:	430a      	orrs	r2, r1
 800159c:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80015a0:	0499      	lsls	r1, r3, #18
 80015a2:	d508      	bpl.n	80015b6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
    
    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80015a4:	4823      	ldr	r0, [pc, #140]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80015a6:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80015aa:	f422 4140 	bic.w	r1, r2, #49152	; 0xc000
 80015ae:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80015b0:	430a      	orrs	r2, r1
 80015b2:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }
  
  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80015b6:	025a      	lsls	r2, r3, #9
 80015b8:	d508      	bpl.n	80015cc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80015ba:	481e      	ldr	r0, [pc, #120]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80015bc:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80015c0:	f022 6180 	bic.w	r1, r2, #67108864	; 0x4000000
 80015c4:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80015c6:	430a      	orrs	r2, r1
 80015c8:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }
  
  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80015cc:	029f      	lsls	r7, r3, #10
 80015ce:	d50c      	bpl.n	80015ea <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80015d0:	4818      	ldr	r0, [pc, #96]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80015d2:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80015d4:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1; 
 80015d8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80015dc:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1; 
 80015e0:	bf08      	it	eq
 80015e2:	2501      	moveq	r5, #1
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80015e4:	430a      	orrs	r2, r1
 80015e6:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1; 
 80015ea:	f013 0f08 	tst.w	r3, #8
 80015ee:	bf18      	it	ne
 80015f0:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80015f2:	0358      	lsls	r0, r3, #13
 80015f4:	d508      	bpl.n	8001608 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    
    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80015f6:	480f      	ldr	r0, [pc, #60]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80015f8:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80015fc:	f022 7140 	bic.w	r1, r2, #50331648	; 0x3000000
 8001600:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8001602:	430a      	orrs	r2, r1
 8001604:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
   }
  
  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8001608:	0219      	lsls	r1, r3, #8
 800160a:	d509      	bpl.n	8001620 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    
    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800160c:	4809      	ldr	r0, [pc, #36]	; (8001634 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800160e:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8001612:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 8001616:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 800161a:	430a      	orrs	r2, r1
 800161c:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }  
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001620:	2e01      	cmp	r6, #1
 8001622:	d00b      	beq.n	800163c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
 8001624:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001628:	d008      	beq.n	800163c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    }
  } 
  
  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800162a:	2d01      	cmp	r5, #1
 800162c:	f040 818c 	bne.w	8001948 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
 8001630:	e123      	b.n	800187a <HAL_RCCEx_PeriphCLKConfig+0x52e>
 8001632:	bf00      	nop
 8001634:	40023800 	.word	0x40023800
 8001638:	40007000 	.word	0x40007000
  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();  
 800163c:	4ec8      	ldr	r6, [pc, #800]	; (8001960 <HAL_RCCEx_PeriphCLKConfig+0x614>)
 800163e:	6833      	ldr	r3, [r6, #0]
 8001640:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001644:	6033      	str	r3, [r6, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001646:	f7fe fe8d 	bl	8000364 <HAL_GetTick>
 800164a:	4607      	mov	r7, r0
    
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800164c:	6833      	ldr	r3, [r6, #0]
 800164e:	f8df e310 	ldr.w	lr, [pc, #784]	; 8001960 <HAL_RCCEx_PeriphCLKConfig+0x614>
 8001652:	011a      	lsls	r2, r3, #4
 8001654:	d505      	bpl.n	8001662 <HAL_RCCEx_PeriphCLKConfig+0x316>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001656:	f7fe fe85 	bl	8000364 <HAL_GetTick>
 800165a:	1bc0      	subs	r0, r0, r7
 800165c:	2864      	cmp	r0, #100	; 0x64
 800165e:	d9f5      	bls.n	800164c <HAL_RCCEx_PeriphCLKConfig+0x300>
 8001660:	e6d2      	b.n	8001408 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
      
    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/ 
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8001662:	6827      	ldr	r7, [r4, #0]
 8001664:	07fb      	lsls	r3, r7, #31
 8001666:	d53c      	bpl.n	80016e2 <HAL_RCCEx_PeriphCLKConfig+0x396>
 8001668:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800166a:	bbd3      	cbnz	r3, 80016e2 <HAL_RCCEx_PeriphCLKConfig+0x396>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
    
      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP));
 800166c:	f8de 0084 	ldr.w	r0, [lr, #132]	; 0x84
 8001670:	f44f 3840 	mov.w	r8, #196608	; 0x30000
 8001674:	fa98 f9a8 	rbit	r9, r8
 8001678:	f04f 6670 	mov.w	r6, #251658240	; 0xf000000
 800167c:	fab9 f989 	clz	r9, r9
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ));
 8001680:	f8de 2084 	ldr.w	r2, [lr, #132]	; 0x84
 8001684:	fa96 fca6 	rbit	ip, r6
 8001688:	f647 7ac0 	movw	sl, #32704	; 0x7fc0
 800168c:	fabc fc8c 	clz	ip, ip
 8001690:	fa9a faaa 	rbit	sl, sl
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8001694:	faba fa8a 	clz	sl, sl
 8001698:	fa98 f8a8 	rbit	r8, r8
 800169c:	fab8 f888 	clz	r8, r8
 80016a0:	fa96 f6a6 	rbit	r6, r6
 80016a4:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80016a8:	fab6 f686 	clz	r6, r6
 80016ac:	fa93 f3a3 	rbit	r3, r3
 80016b0:	fab3 fb83 	clz	fp, r3
 80016b4:	6861      	ldr	r1, [r4, #4]
 80016b6:	68a3      	ldr	r3, [r4, #8]
 80016b8:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
 80016bc:	fa01 f10a 	lsl.w	r1, r1, sl
 80016c0:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 80016c4:	fa03 f30b 	lsl.w	r3, r3, fp
 80016c8:	fa20 f009 	lsr.w	r0, r0, r9
 80016cc:	fa22 f20c 	lsr.w	r2, r2, ip
 80016d0:	430b      	orrs	r3, r1
 80016d2:	fa00 f108 	lsl.w	r1, r0, r8
 80016d6:	4319      	orrs	r1, r3
 80016d8:	fa02 f306 	lsl.w	r3, r2, r6
 80016dc:	430b      	orrs	r3, r1
 80016de:	f8ce 3084 	str.w	r3, [lr, #132]	; 0x84
    }
        
    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80016e2:	033e      	lsls	r6, r7, #12
 80016e4:	d503      	bpl.n	80016ee <HAL_RCCEx_PeriphCLKConfig+0x3a2>
 80016e6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80016e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80016ec:	d005      	beq.n	80016fa <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 80016ee:	02f8      	lsls	r0, r7, #11
 80016f0:	d549      	bpl.n	8001786 <HAL_RCCEx_PeriphCLKConfig+0x43a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S))) 
 80016f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80016f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80016f8:	d145      	bne.n	8001786 <HAL_RCCEx_PeriphCLKConfig+0x43a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
            
      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP));
 80016fa:	f8df e264 	ldr.w	lr, [pc, #612]	; 8001960 <HAL_RCCEx_PeriphCLKConfig+0x614>
 80016fe:	f44f 3840 	mov.w	r8, #196608	; 0x30000
 8001702:	f8de 0084 	ldr.w	r0, [lr, #132]	; 0x84
 8001706:	fa98 f9a8 	rbit	r9, r8
 800170a:	f04f 46e0 	mov.w	r6, #1879048192	; 0x70000000
 800170e:	fab9 f989 	clz	r9, r9
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 8001712:	f8de 2084 	ldr.w	r2, [lr, #132]	; 0x84
 8001716:	fa96 fca6 	rbit	ip, r6
 800171a:	f647 7bc0 	movw	fp, #32704	; 0x7fc0
 800171e:	fabc fc8c 	clz	ip, ip
 8001722:	fa9b fbab 	rbit	fp, fp
      /* Configure the PLLI2S division factors */      
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8001726:	fabb fb8b 	clz	fp, fp
 800172a:	fa98 f8a8 	rbit	r8, r8
 800172e:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8001732:	fab8 f888 	clz	r8, r8
 8001736:	fa93 f3a3 	rbit	r3, r3
 800173a:	fab3 fa83 	clz	sl, r3
 800173e:	fa96 f6a6 	rbit	r6, r6
 8001742:	6863      	ldr	r3, [r4, #4]
 8001744:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
 8001748:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 800174c:	fab6 f686 	clz	r6, r6
 8001750:	fa03 f10b 	lsl.w	r1, r3, fp
 8001754:	68e3      	ldr	r3, [r4, #12]
 8001756:	fa20 f009 	lsr.w	r0, r0, r9
 800175a:	fa22 f20c 	lsr.w	r2, r2, ip
 800175e:	fa03 f30a 	lsl.w	r3, r3, sl
 8001762:	430b      	orrs	r3, r1
 8001764:	fa00 f108 	lsl.w	r1, r0, r8
 8001768:	4319      	orrs	r1, r3
 800176a:	fa02 f306 	lsl.w	r3, r2, r6
 800176e:	430b      	orrs	r3, r1
 8001770:	f8ce 3084 	str.w	r3, [lr, #132]	; 0x84
   
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */ 
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);   
 8001774:	f8de 308c 	ldr.w	r3, [lr, #140]	; 0x8c
 8001778:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800177a:	f023 031f 	bic.w	r3, r3, #31
 800177e:	3a01      	subs	r2, #1
 8001780:	4313      	orrs	r3, r2
 8001782:	f8ce 308c 	str.w	r3, [lr, #140]	; 0x8c
    }          

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/  
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001786:	01f9      	lsls	r1, r7, #7
 8001788:	d53c      	bpl.n	8001804 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
     
     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ));
 800178a:	f8df e1d4 	ldr.w	lr, [pc, #468]	; 8001960 <HAL_RCCEx_PeriphCLKConfig+0x614>
 800178e:	f04f 6870 	mov.w	r8, #251658240	; 0xf000000
 8001792:	f8de 0084 	ldr.w	r0, [lr, #132]	; 0x84
 8001796:	fa98 f9a8 	rbit	r9, r8
 800179a:	f04f 46e0 	mov.w	r6, #1879048192	; 0x70000000
 800179e:	fab9 f989 	clz	r9, r9
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 80017a2:	f8de 2084 	ldr.w	r2, [lr, #132]	; 0x84
 80017a6:	fa96 fca6 	rbit	ip, r6
 80017aa:	f647 7bc0 	movw	fp, #32704	; 0x7fc0
 80017ae:	fabc fc8c 	clz	ip, ip
 80017b2:	fa9b fbab 	rbit	fp, fp
 80017b6:	f44f 3340 	mov.w	r3, #196608	; 0x30000
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80017ba:	fabb fb8b 	clz	fp, fp
 80017be:	fa93 f3a3 	rbit	r3, r3
 80017c2:	fab3 fa83 	clz	sl, r3
 80017c6:	fa98 f8a8 	rbit	r8, r8
 80017ca:	fab8 f888 	clz	r8, r8
 80017ce:	fa96 f6a6 	rbit	r6, r6
 80017d2:	6863      	ldr	r3, [r4, #4]
 80017d4:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 80017d8:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 80017dc:	fab6 f686 	clz	r6, r6
 80017e0:	fa03 f10b 	lsl.w	r1, r3, fp
 80017e4:	6923      	ldr	r3, [r4, #16]
 80017e6:	fa20 f009 	lsr.w	r0, r0, r9
 80017ea:	fa22 f20c 	lsr.w	r2, r2, ip
 80017ee:	fa03 f30a 	lsl.w	r3, r3, sl
 80017f2:	430b      	orrs	r3, r1
 80017f4:	fa00 f108 	lsl.w	r1, r0, r8
 80017f8:	4319      	orrs	r1, r3
 80017fa:	fa02 f306 	lsl.w	r3, r2, r6
 80017fe:	430b      	orrs	r3, r1
 8001800:	f8ce 3084 	str.w	r3, [lr, #132]	; 0x84
    }  
         
    /*----------------- In Case of PLLI2S is just selected  -----------------*/  
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001804:	01ba      	lsls	r2, r7, #6
 8001806:	d526      	bpl.n	8001856 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8001808:	f647 7ec0 	movw	lr, #32704	; 0x7fc0
 800180c:	fa9e feae 	rbit	lr, lr
 8001810:	f44f 3040 	mov.w	r0, #196608	; 0x30000
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001814:	fabe fe8e 	clz	lr, lr
 8001818:	fa90 f0a0 	rbit	r0, r0
 800181c:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 8001820:	fab0 f780 	clz	r7, r0
 8001824:	fa92 f2a2 	rbit	r2, r2
 8001828:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800182c:	fab2 f682 	clz	r6, r2
 8001830:	fa93 f3a3 	rbit	r3, r3
 8001834:	fab3 f183 	clz	r1, r3
 8001838:	6920      	ldr	r0, [r4, #16]
 800183a:	6863      	ldr	r3, [r4, #4]
 800183c:	68e2      	ldr	r2, [r4, #12]
 800183e:	40b8      	lsls	r0, r7
 8001840:	fa03 f30e 	lsl.w	r3, r3, lr
 8001844:	40b2      	lsls	r2, r6
 8001846:	4303      	orrs	r3, r0
 8001848:	431a      	orrs	r2, r3
 800184a:	68a3      	ldr	r3, [r4, #8]
 800184c:	408b      	lsls	r3, r1
 800184e:	4313      	orrs	r3, r2
 8001850:	4a43      	ldr	r2, [pc, #268]	; (8001960 <HAL_RCCEx_PeriphCLKConfig+0x614>)
 8001852:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    } 
    
    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001856:	4e42      	ldr	r6, [pc, #264]	; (8001960 <HAL_RCCEx_PeriphCLKConfig+0x614>)
 8001858:	6833      	ldr	r3, [r6, #0]
 800185a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800185e:	6033      	str	r3, [r6, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001860:	f7fe fd80 	bl	8000364 <HAL_GetTick>
 8001864:	4607      	mov	r7, r0

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001866:	6833      	ldr	r3, [r6, #0]
 8001868:	011b      	lsls	r3, r3, #4
 800186a:	f53f aede 	bmi.w	800162a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800186e:	f7fe fd79 	bl	8000364 <HAL_GetTick>
 8001872:	1bc0      	subs	r0, r0, r7
 8001874:	2864      	cmp	r0, #100	; 0x64
 8001876:	d9f6      	bls.n	8001866 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8001878:	e5c6      	b.n	8001408 <HAL_RCCEx_PeriphCLKConfig+0xbc>
  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE(); 
 800187a:	4d39      	ldr	r5, [pc, #228]	; (8001960 <HAL_RCCEx_PeriphCLKConfig+0x614>)
 800187c:	682b      	ldr	r3, [r5, #0]
 800187e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001882:	602b      	str	r3, [r5, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001884:	f7fe fd6e 	bl	8000364 <HAL_GetTick>
 8001888:	4606      	mov	r6, r0

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800188a:	682b      	ldr	r3, [r5, #0]
 800188c:	009f      	lsls	r7, r3, #2
 800188e:	d45d      	bmi.n	800194c <HAL_RCCEx_PeriphCLKConfig+0x600>
    
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
    
    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8001890:	6825      	ldr	r5, [r4, #0]
 8001892:	032e      	lsls	r6, r5, #12
 8001894:	d460      	bmi.n	8001958 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8001896:	02e8      	lsls	r0, r5, #11
 8001898:	d464      	bmi.n	8001964 <HAL_RCCEx_PeriphCLKConfig+0x618>
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
    }           

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/   
    /* In Case of PLLI2S is selected as source clock for CK48 */ 
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800189a:	02a9      	lsls	r1, r5, #10
 800189c:	f100 80ad 	bmi.w	80019fa <HAL_RCCEx_PeriphCLKConfig+0x6ae>
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
    }        

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) 
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80018a0:	072a      	lsls	r2, r5, #28
 80018a2:	d545      	bpl.n	8001930 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
      
      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ));
 80018a4:	4f2e      	ldr	r7, [pc, #184]	; (8001960 <HAL_RCCEx_PeriphCLKConfig+0x614>)
 80018a6:	f04f 6570 	mov.w	r5, #251658240	; 0xf000000
 80018aa:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80018ae:	fa95 fca5 	rbit	ip, r5
 80018b2:	f44f 3640 	mov.w	r6, #196608	; 0x30000
 80018b6:	fabc fc8c 	clz	ip, ip
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP));
 80018ba:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 80018be:	fa96 f8a6 	rbit	r8, r6
 80018c2:	f647 79c0 	movw	r9, #32704	; 0x7fc0
 80018c6:	fab8 f888 	clz	r8, r8
 80018ca:	fa99 f9a9 	rbit	r9, r9
      
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80018ce:	fab9 f989 	clz	r9, r9
 80018d2:	fa96 f6a6 	rbit	r6, r6
 80018d6:	fab6 f686 	clz	r6, r6
 80018da:	fa95 f5a5 	rbit	r5, r5
 80018de:	f04f 4ee0 	mov.w	lr, #1879048192	; 0x70000000
 80018e2:	fab5 f585 	clz	r5, r5
 80018e6:	fa9e feae 	rbit	lr, lr
 80018ea:	6963      	ldr	r3, [r4, #20]
 80018ec:	fabe fe8e 	clz	lr, lr
 80018f0:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
 80018f4:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 80018f8:	fa03 f109 	lsl.w	r1, r3, r9
 80018fc:	69e3      	ldr	r3, [r4, #28]
 80018fe:	fa20 f008 	lsr.w	r0, r0, r8
 8001902:	fa22 f20c 	lsr.w	r2, r2, ip
 8001906:	fa03 fe0e 	lsl.w	lr, r3, lr
 800190a:	fa02 f305 	lsl.w	r3, r2, r5
 800190e:	ea41 0e0e 	orr.w	lr, r1, lr
 8001912:	fa00 f106 	lsl.w	r1, r0, r6
 8001916:	ea4e 0101 	orr.w	r1, lr, r1
 800191a:	430b      	orrs	r3, r1
 800191c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8001920:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001924:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001928:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800192a:	4313      	orrs	r3, r2
 800192c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    }    
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */  

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8001930:	4c0b      	ldr	r4, [pc, #44]	; (8001960 <HAL_RCCEx_PeriphCLKConfig+0x614>)
 8001932:	6823      	ldr	r3, [r4, #0]
 8001934:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001938:	6023      	str	r3, [r4, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800193a:	f7fe fd13 	bl	8000364 <HAL_GetTick>
 800193e:	4605      	mov	r5, r0

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001940:	6823      	ldr	r3, [r4, #0]
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	f140 809c 	bpl.w	8001a80 <HAL_RCCEx_PeriphCLKConfig+0x734>
        /* return in case of Timeout detected */        
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001948:	2000      	movs	r0, #0
 800194a:	e0a0      	b.n	8001a8e <HAL_RCCEx_PeriphCLKConfig+0x742>
    tickstart = HAL_GetTick();

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800194c:	f7fe fd0a 	bl	8000364 <HAL_GetTick>
 8001950:	1b80      	subs	r0, r0, r6
 8001952:	2864      	cmp	r0, #100	; 0x64
 8001954:	d999      	bls.n	800188a <HAL_RCCEx_PeriphCLKConfig+0x53e>
 8001956:	e557      	b.n	8001408 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
    
    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8001958:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800195a:	b133      	cbz	r3, 800196a <HAL_RCCEx_PeriphCLKConfig+0x61e>
 800195c:	e79b      	b.n	8001896 <HAL_RCCEx_PeriphCLKConfig+0x54a>
 800195e:	bf00      	nop
 8001960:	40023800 	.word	0x40023800
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001964:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001966:	2b00      	cmp	r3, #0
 8001968:	d197      	bne.n	800189a <HAL_RCCEx_PeriphCLKConfig+0x54e>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
    
      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP));
 800196a:	4f4a      	ldr	r7, [pc, #296]	; (8001a94 <HAL_RCCEx_PeriphCLKConfig+0x748>)
 800196c:	f44f 3c40 	mov.w	ip, #196608	; 0x30000
 8001970:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8001974:	fa9c f9ac 	rbit	r9, ip
 8001978:	f04f 46e0 	mov.w	r6, #1879048192	; 0x70000000
 800197c:	fab9 f989 	clz	r9, r9
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR));
 8001980:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8001984:	fa96 fea6 	rbit	lr, r6
 8001988:	f647 7ac0 	movw	sl, #32704	; 0x7fc0
 800198c:	fabe fe8e 	clz	lr, lr
 8001990:	fa9a faaa 	rbit	sl, sl
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8001994:	faba fa8a 	clz	sl, sl
 8001998:	fa9c fcac 	rbit	ip, ip
 800199c:	f04f 6870 	mov.w	r8, #251658240	; 0xf000000
 80019a0:	fabc fc8c 	clz	ip, ip
 80019a4:	fa98 f8a8 	rbit	r8, r8
 80019a8:	fab8 f888 	clz	r8, r8
 80019ac:	fa96 f6a6 	rbit	r6, r6
 80019b0:	69a1      	ldr	r1, [r4, #24]
 80019b2:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
 80019b6:	6963      	ldr	r3, [r4, #20]
 80019b8:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 80019bc:	fa01 f808 	lsl.w	r8, r1, r8
 80019c0:	fa20 f009 	lsr.w	r0, r0, r9
 80019c4:	fa03 f30a 	lsl.w	r3, r3, sl
 80019c8:	fa22 f20e 	lsr.w	r2, r2, lr
 80019cc:	fab6 f686 	clz	r6, r6
 80019d0:	fa00 f10c 	lsl.w	r1, r0, ip
 80019d4:	ea43 0308 	orr.w	r3, r3, r8
 80019d8:	4319      	orrs	r1, r3
 80019da:	fa02 f306 	lsl.w	r3, r2, r6
 80019de:	430b      	orrs	r3, r1
 80019e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80019e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80019e8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80019ea:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80019ee:	3a01      	subs	r2, #1
 80019f0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80019f4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80019f8:	e74f      	b.n	800189a <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }           

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/   
    /* In Case of PLLI2S is selected as source clock for CK48 */ 
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80019fa:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80019fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001a00:	f47f af4e 	bne.w	80018a0 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ));
 8001a04:	4f23      	ldr	r7, [pc, #140]	; (8001a94 <HAL_RCCEx_PeriphCLKConfig+0x748>)
 8001a06:	f04f 6c70 	mov.w	ip, #251658240	; 0xf000000
 8001a0a:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8001a0e:	fa9c f9ac 	rbit	r9, ip
 8001a12:	f04f 46e0 	mov.w	r6, #1879048192	; 0x70000000
 8001a16:	fab9 f989 	clz	r9, r9
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR));
 8001a1a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8001a1e:	fa96 fea6 	rbit	lr, r6
 8001a22:	f647 7ac0 	movw	sl, #32704	; 0x7fc0
 8001a26:	fabe fe8e 	clz	lr, lr
 8001a2a:	fa9a faaa 	rbit	sl, sl
 8001a2e:	f44f 3840 	mov.w	r8, #196608	; 0x30000
      
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8001a32:	faba fa8a 	clz	sl, sl
 8001a36:	fa98 f8a8 	rbit	r8, r8
 8001a3a:	fab8 f888 	clz	r8, r8
 8001a3e:	fa9c fcac 	rbit	ip, ip
 8001a42:	fabc fc8c 	clz	ip, ip
 8001a46:	fa96 f6a6 	rbit	r6, r6
 8001a4a:	6a21      	ldr	r1, [r4, #32]
 8001a4c:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8001a50:	6963      	ldr	r3, [r4, #20]
 8001a52:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8001a56:	fa01 f808 	lsl.w	r8, r1, r8
 8001a5a:	fa20 f009 	lsr.w	r0, r0, r9
 8001a5e:	fa03 f30a 	lsl.w	r3, r3, sl
 8001a62:	fab6 f686 	clz	r6, r6
 8001a66:	fa00 f10c 	lsl.w	r1, r0, ip
 8001a6a:	fa22 f20e 	lsr.w	r2, r2, lr
 8001a6e:	ea43 0308 	orr.w	r3, r3, r8
 8001a72:	4319      	orrs	r1, r3
 8001a74:	fa02 f306 	lsl.w	r3, r2, r6
 8001a78:	430b      	orrs	r3, r1
 8001a7a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001a7e:	e70f      	b.n	80018a0 <HAL_RCCEx_PeriphCLKConfig+0x554>
    tickstart = HAL_GetTick();

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001a80:	f7fe fc70 	bl	8000364 <HAL_GetTick>
 8001a84:	1b40      	subs	r0, r0, r5
 8001a86:	2864      	cmp	r0, #100	; 0x64
 8001a88:	f67f af5a 	bls.w	8001940 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8001a8c:	e4bc      	b.n	8001408 <HAL_RCCEx_PeriphCLKConfig+0xbc>
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
}
 8001a8e:	b003      	add	sp, #12
 8001a90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a94:	40023800 	.word	0x40023800

08001a98 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001a98:	b570      	push	{r4, r5, r6, lr}
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001a9a:	4604      	mov	r4, r0
 8001a9c:	2800      	cmp	r0, #0
 8001a9e:	d04f      	beq.n	8001b40 <HAL_SPI_Init+0xa8>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001aa4:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 8001aa8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001aac:	b91b      	cbnz	r3, 8001ab6 <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001aae:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001ab2:	f001 fba5 	bl	8003200 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001ab6:	2302      	movs	r3, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001ab8:	6821      	ldr	r1, [r4, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001aba:	68e2      	ldr	r2, [r4, #12]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001abc:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001ac0:	680b      	ldr	r3, [r1, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001ac2:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001ac6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001aca:	600b      	str	r3, [r1, #0]
 8001acc:	f04f 0300 	mov.w	r3, #0

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001ad0:	d903      	bls.n	8001ada <HAL_SPI_Init+0x42>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001ad2:	4618      	mov	r0, r3
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001ad4:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 8001ad8:	e001      	b.n	8001ade <HAL_SPI_Init+0x46>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001ada:	f44f 5080 	mov.w	r0, #4096	; 0x1000

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ade:	bf18      	it	ne
 8001ae0:	62a3      	strne	r3, [r4, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8001ae2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001ae4:	b92b      	cbnz	r3, 8001af2 <HAL_SPI_Init+0x5a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001ae6:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8001aea:	bf8c      	ite	hi
 8001aec:	2302      	movhi	r3, #2
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8001aee:	2301      	movls	r3, #1
 8001af0:	6323      	str	r3, [r4, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8001af2:	68a5      	ldr	r5, [r4, #8]
 8001af4:	6866      	ldr	r6, [r4, #4]
 8001af6:	69a3      	ldr	r3, [r4, #24]
 8001af8:	432e      	orrs	r6, r5
 8001afa:	6925      	ldr	r5, [r4, #16]
 8001afc:	432e      	orrs	r6, r5
 8001afe:	6965      	ldr	r5, [r4, #20]
 8001b00:	432e      	orrs	r6, r5
 8001b02:	69e5      	ldr	r5, [r4, #28]
 8001b04:	432e      	orrs	r6, r5
 8001b06:	6a25      	ldr	r5, [r4, #32]
 8001b08:	432e      	orrs	r6, r5
 8001b0a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8001b0c:	432e      	orrs	r6, r5
 8001b0e:	f403 7500 	and.w	r5, r3, #512	; 0x200
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8001b12:	0c1b      	lsrs	r3, r3, #16
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8001b14:	4335      	orrs	r5, r6
 8001b16:	600d      	str	r5, [r1, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8001b18:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8001b1a:	432a      	orrs	r2, r5
 8001b1c:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8001b1e:	4315      	orrs	r5, r2
 8001b20:	f003 0204 	and.w	r2, r3, #4
 8001b24:	ea45 0302 	orr.w	r3, r5, r2
 8001b28:	4303      	orrs	r3, r0
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001b2a:	2000      	movs	r0, #0
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8001b2c:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001b2e:	69cb      	ldr	r3, [r1, #28]
 8001b30:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001b34:	61cb      	str	r3, [r1, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;
 8001b36:	2301      	movs	r3, #1
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001b38:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001b3a:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  return HAL_OK;
 8001b3e:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
  {
    return HAL_ERROR;
 8001b40:	2001      	movs	r0, #1

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;

  return HAL_OK;
}
 8001b42:	bd70      	pop	{r4, r5, r6, pc}

08001b44 <HAL_SPI_IRQHandler>:
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
  uint32_t itsource = hspi->Instance->CR2;
 8001b44:	6803      	ldr	r3, [r0, #0]
 8001b46:	6859      	ldr	r1, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8001b48:	689a      	ldr	r2, [r3, #8]
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8001b4a:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
  uint32_t itflag   = hspi->Instance->SR;

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (((itflag & SPI_FLAG_OVR) == RESET) &&
 8001b4c:	f002 0541 	and.w	r5, r2, #65	; 0x41
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8001b50:	b085      	sub	sp, #20
 8001b52:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
  uint32_t itflag   = hspi->Instance->SR;

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (((itflag & SPI_FLAG_OVR) == RESET) &&
 8001b54:	2d01      	cmp	r5, #1
 8001b56:	d103      	bne.n	8001b60 <HAL_SPI_IRQHandler+0x1c>
      ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 8001b58:	064d      	lsls	r5, r1, #25
 8001b5a:	d501      	bpl.n	8001b60 <HAL_SPI_IRQHandler+0x1c>
  {
    hspi->RxISR(hspi);
 8001b5c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001b5e:	e005      	b.n	8001b6c <HAL_SPI_IRQHandler+0x28>
    return;
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 8001b60:	0795      	lsls	r5, r2, #30
 8001b62:	d505      	bpl.n	8001b70 <HAL_SPI_IRQHandler+0x2c>
 8001b64:	0608      	lsls	r0, r1, #24
 8001b66:	d503      	bpl.n	8001b70 <HAL_SPI_IRQHandler+0x2c>
  {
    hspi->TxISR(hspi);
 8001b68:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001b6a:	4620      	mov	r0, r4
 8001b6c:	4798      	blx	r3
    return;
 8001b6e:	e056      	b.n	8001c1e <HAL_SPI_IRQHandler+0xda>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 8001b70:	f412 7fb0 	tst.w	r2, #352	; 0x160
 8001b74:	d053      	beq.n	8001c1e <HAL_SPI_IRQHandler+0xda>
 8001b76:	068d      	lsls	r5, r1, #26
 8001b78:	d551      	bpl.n	8001c1e <HAL_SPI_IRQHandler+0xda>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((itflag & SPI_FLAG_OVR) != RESET)
 8001b7a:	0650      	lsls	r0, r2, #25
 8001b7c:	d516      	bpl.n	8001bac <HAL_SPI_IRQHandler+0x68>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8001b7e:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 8001b82:	2500      	movs	r5, #0
 8001b84:	2803      	cmp	r0, #3
 8001b86:	d00a      	beq.n	8001b9e <HAL_SPI_IRQHandler+0x5a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8001b88:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001b8a:	f040 0004 	orr.w	r0, r0, #4
 8001b8e:	6620      	str	r0, [r4, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001b90:	9500      	str	r5, [sp, #0]
 8001b92:	68d8      	ldr	r0, [r3, #12]
 8001b94:	9000      	str	r0, [sp, #0]
 8001b96:	6898      	ldr	r0, [r3, #8]
 8001b98:	9000      	str	r0, [sp, #0]
 8001b9a:	9800      	ldr	r0, [sp, #0]
 8001b9c:	e006      	b.n	8001bac <HAL_SPI_IRQHandler+0x68>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001b9e:	9501      	str	r5, [sp, #4]
 8001ba0:	68da      	ldr	r2, [r3, #12]
 8001ba2:	9201      	str	r2, [sp, #4]
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	9301      	str	r3, [sp, #4]
 8001ba8:	9b01      	ldr	r3, [sp, #4]
        return;
 8001baa:	e038      	b.n	8001c1e <HAL_SPI_IRQHandler+0xda>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((itflag & SPI_FLAG_MODF) != RESET)
 8001bac:	0695      	lsls	r5, r2, #26
 8001bae:	d50c      	bpl.n	8001bca <HAL_SPI_IRQHandler+0x86>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8001bb0:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001bb2:	f040 0001 	orr.w	r0, r0, #1
 8001bb6:	6620      	str	r0, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8001bb8:	2000      	movs	r0, #0
 8001bba:	9002      	str	r0, [sp, #8]
 8001bbc:	6898      	ldr	r0, [r3, #8]
 8001bbe:	9002      	str	r0, [sp, #8]
 8001bc0:	6818      	ldr	r0, [r3, #0]
 8001bc2:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8001bc6:	6018      	str	r0, [r3, #0]
 8001bc8:	9802      	ldr	r0, [sp, #8]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((itflag & SPI_FLAG_FRE) != RESET)
 8001bca:	05d0      	lsls	r0, r2, #23
 8001bcc:	d508      	bpl.n	8001be0 <HAL_SPI_IRQHandler+0x9c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8001bce:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8001bd0:	f042 0208 	orr.w	r2, r2, #8
 8001bd4:	6622      	str	r2, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	9203      	str	r2, [sp, #12]
 8001bda:	689a      	ldr	r2, [r3, #8]
 8001bdc:	9203      	str	r2, [sp, #12]
 8001bde:	9a03      	ldr	r2, [sp, #12]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001be0:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8001be2:	b1e2      	cbz	r2, 8001c1e <HAL_SPI_IRQHandler+0xda>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8001be4:	685a      	ldr	r2, [r3, #4]
 8001be6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001bea:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8001bec:	2201      	movs	r2, #1
 8001bee:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8001bf2:	078a      	lsls	r2, r1, #30
 8001bf4:	d010      	beq.n	8001c18 <HAL_SPI_IRQHandler+0xd4>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8001bf6:	685a      	ldr	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8001bf8:	6da0      	ldr	r0, [r4, #88]	; 0x58

      hspi->State = HAL_SPI_STATE_READY;
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8001bfa:	f022 0203 	bic.w	r2, r2, #3
 8001bfe:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8001c00:	b118      	cbz	r0, 8001c0a <HAL_SPI_IRQHandler+0xc6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8001c02:	4b08      	ldr	r3, [pc, #32]	; (8001c24 <HAL_SPI_IRQHandler+0xe0>)
 8001c04:	6503      	str	r3, [r0, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmarx);
 8001c06:	f7fe ff16 	bl	8000a36 <HAL_DMA_Abort_IT>
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8001c0a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001c0c:	b138      	cbz	r0, 8001c1e <HAL_SPI_IRQHandler+0xda>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8001c0e:	4b05      	ldr	r3, [pc, #20]	; (8001c24 <HAL_SPI_IRQHandler+0xe0>)
 8001c10:	6503      	str	r3, [r0, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmatx);
 8001c12:	f7fe ff10 	bl	8000a36 <HAL_DMA_Abort_IT>
 8001c16:	e002      	b.n	8001c1e <HAL_SPI_IRQHandler+0xda>
        }
      }
      else
      {
        /* Call user error callback */
        HAL_SPI_ErrorCallback(hspi);
 8001c18:	4620      	mov	r0, r4
 8001c1a:	f000 fe88 	bl	800292e <HAL_SPI_ErrorCallback>
      }
    }
    return;
  }
}
 8001c1e:	b005      	add	sp, #20
 8001c20:	bd30      	pop	{r4, r5, pc}
 8001c22:	bf00      	nop
 8001c24:	08001c29 	.word	0x08001c29

08001c28 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001c28:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c2a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = 0U;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8001c32:	87c3      	strh	r3, [r0, #62]	; 0x3e

  HAL_SPI_ErrorCallback(hspi);
 8001c34:	f000 fe7b 	bl	800292e <HAL_SPI_ErrorCallback>
 8001c38:	bd08      	pop	{r3, pc}

08001c3a <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001c3a:	6803      	ldr	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
  
  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8001c3c:	b151      	cbz	r1, 8001c54 <HAL_TIM_Encoder_Start_IT+0x1a>
 8001c3e:	2904      	cmp	r1, #4
 8001c40:	d114      	bne.n	8001c6c <HAL_TIM_Encoder_Start_IT+0x32>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001c42:	6a1a      	ldr	r2, [r3, #32]
 8001c44:	f022 0210 	bic.w	r2, r2, #16
 8001c48:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8001c4a:	6a1a      	ldr	r2, [r3, #32]
 8001c4c:	f042 0210 	orr.w	r2, r2, #16
 8001c50:	621a      	str	r2, [r3, #32]
 8001c52:	e01f      	b.n	8001c94 <HAL_TIM_Encoder_Start_IT+0x5a>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001c54:	6a1a      	ldr	r2, [r3, #32]
 8001c56:	f022 0201 	bic.w	r2, r2, #1
 8001c5a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8001c5c:	6a1a      	ldr	r2, [r3, #32]
 8001c5e:	f042 0201 	orr.w	r2, r2, #1
 8001c62:	621a      	str	r2, [r3, #32]
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8001c64:	68da      	ldr	r2, [r3, #12]
 8001c66:	f042 0202 	orr.w	r2, r2, #2
 8001c6a:	e016      	b.n	8001c9a <HAL_TIM_Encoder_Start_IT+0x60>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001c6c:	6a1a      	ldr	r2, [r3, #32]
 8001c6e:	f022 0201 	bic.w	r2, r2, #1
 8001c72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8001c74:	6a1a      	ldr	r2, [r3, #32]
 8001c76:	f042 0201 	orr.w	r2, r2, #1
 8001c7a:	621a      	str	r2, [r3, #32]
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001c7c:	6a1a      	ldr	r2, [r3, #32]
 8001c7e:	f022 0210 	bic.w	r2, r2, #16
 8001c82:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8001c84:	6a1a      	ldr	r2, [r3, #32]
 8001c86:	f042 0210 	orr.w	r2, r2, #16
 8001c8a:	621a      	str	r2, [r3, #32]
    }  
    default :
    {
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8001c8c:	68da      	ldr	r2, [r3, #12]
 8001c8e:	f042 0202 	orr.w	r2, r2, #2
 8001c92:	60da      	str	r2, [r3, #12]
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8001c94:	68da      	ldr	r2, [r3, #12]
 8001c96:	f042 0204 	orr.w	r2, r2, #4
 8001c9a:	60da      	str	r2, [r3, #12]
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
  
  /* Return function status */
  return HAL_OK;
}
 8001c9c:	2000      	movs	r0, #0
     break; 
    }
  }
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	f042 0201 	orr.w	r2, r2, #1
 8001ca4:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
}
 8001ca6:	4770      	bx	lr

08001ca8 <HAL_TIM_PeriodElapsedCallback>:
 8001ca8:	4770      	bx	lr

08001caa <HAL_TIM_OC_DelayElapsedCallback>:
 8001caa:	4770      	bx	lr

08001cac <HAL_TIM_IC_CaptureCallback>:
 8001cac:	4770      	bx	lr

08001cae <HAL_TIM_PWM_PulseFinishedCallback>:
 8001cae:	4770      	bx	lr

08001cb0 <HAL_TIM_TriggerCallback>:
 8001cb0:	4770      	bx	lr

08001cb2 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001cb2:	6803      	ldr	r3, [r0, #0]
 8001cb4:	691a      	ldr	r2, [r3, #16]
 8001cb6:	0791      	lsls	r1, r2, #30
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001cb8:	b510      	push	{r4, lr}
 8001cba:	4604      	mov	r4, r0
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001cbc:	d514      	bpl.n	8001ce8 <HAL_TIM_IRQHandler+0x36>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001cbe:	68da      	ldr	r2, [r3, #12]
 8001cc0:	0792      	lsls	r2, r2, #30
 8001cc2:	d511      	bpl.n	8001ce8 <HAL_TIM_IRQHandler+0x36>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001cc4:	f06f 0202 	mvn.w	r2, #2
 8001cc8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001cca:	2201      	movs	r2, #1
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8001ccc:	699b      	ldr	r3, [r3, #24]
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001cce:	7602      	strb	r2, [r0, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8001cd0:	0799      	lsls	r1, r3, #30
 8001cd2:	d002      	beq.n	8001cda <HAL_TIM_IRQHandler+0x28>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8001cd4:	f7ff ffea 	bl	8001cac <HAL_TIM_IC_CaptureCallback>
 8001cd8:	e004      	b.n	8001ce4 <HAL_TIM_IRQHandler+0x32>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cda:	f7ff ffe6 	bl	8001caa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cde:	4620      	mov	r0, r4
 8001ce0:	f7ff ffe5 	bl	8001cae <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ce8:	6823      	ldr	r3, [r4, #0]
 8001cea:	691a      	ldr	r2, [r3, #16]
 8001cec:	0752      	lsls	r2, r2, #29
 8001cee:	d516      	bpl.n	8001d1e <HAL_TIM_IRQHandler+0x6c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001cf0:	68da      	ldr	r2, [r3, #12]
 8001cf2:	0750      	lsls	r0, r2, #29
 8001cf4:	d513      	bpl.n	8001d1e <HAL_TIM_IRQHandler+0x6c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001cf6:	f06f 0204 	mvn.w	r2, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001cfa:	4620      	mov	r0, r4
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001cfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001cfe:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8001d00:	699b      	ldr	r3, [r3, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d02:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8001d04:	f413 7f40 	tst.w	r3, #768	; 0x300
 8001d08:	d002      	beq.n	8001d10 <HAL_TIM_IRQHandler+0x5e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001d0a:	f7ff ffcf 	bl	8001cac <HAL_TIM_IC_CaptureCallback>
 8001d0e:	e004      	b.n	8001d1a <HAL_TIM_IRQHandler+0x68>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d10:	f7ff ffcb 	bl	8001caa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d14:	4620      	mov	r0, r4
 8001d16:	f7ff ffca 	bl	8001cae <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d1e:	6823      	ldr	r3, [r4, #0]
 8001d20:	691a      	ldr	r2, [r3, #16]
 8001d22:	0711      	lsls	r1, r2, #28
 8001d24:	d515      	bpl.n	8001d52 <HAL_TIM_IRQHandler+0xa0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001d26:	68da      	ldr	r2, [r3, #12]
 8001d28:	0712      	lsls	r2, r2, #28
 8001d2a:	d512      	bpl.n	8001d52 <HAL_TIM_IRQHandler+0xa0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d2c:	f06f 0208 	mvn.w	r2, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001d30:	4620      	mov	r0, r4
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d34:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8001d36:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d38:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8001d3a:	079b      	lsls	r3, r3, #30
 8001d3c:	d002      	beq.n	8001d44 <HAL_TIM_IRQHandler+0x92>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001d3e:	f7ff ffb5 	bl	8001cac <HAL_TIM_IC_CaptureCallback>
 8001d42:	e004      	b.n	8001d4e <HAL_TIM_IRQHandler+0x9c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d44:	f7ff ffb1 	bl	8001caa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8001d48:	4620      	mov	r0, r4
 8001d4a:	f7ff ffb0 	bl	8001cae <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d52:	6823      	ldr	r3, [r4, #0]
 8001d54:	691a      	ldr	r2, [r3, #16]
 8001d56:	06d0      	lsls	r0, r2, #27
 8001d58:	d516      	bpl.n	8001d88 <HAL_TIM_IRQHandler+0xd6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001d5a:	68da      	ldr	r2, [r3, #12]
 8001d5c:	06d1      	lsls	r1, r2, #27
 8001d5e:	d513      	bpl.n	8001d88 <HAL_TIM_IRQHandler+0xd6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d60:	f06f 0210 	mvn.w	r2, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001d64:	4620      	mov	r0, r4
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d68:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8001d6a:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d6c:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8001d6e:	f413 7f40 	tst.w	r3, #768	; 0x300
 8001d72:	d002      	beq.n	8001d7a <HAL_TIM_IRQHandler+0xc8>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001d74:	f7ff ff9a 	bl	8001cac <HAL_TIM_IC_CaptureCallback>
 8001d78:	e004      	b.n	8001d84 <HAL_TIM_IRQHandler+0xd2>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d7a:	f7ff ff96 	bl	8001caa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d7e:	4620      	mov	r0, r4
 8001d80:	f7ff ff95 	bl	8001cae <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d84:	2300      	movs	r3, #0
 8001d86:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d88:	6823      	ldr	r3, [r4, #0]
 8001d8a:	691a      	ldr	r2, [r3, #16]
 8001d8c:	07d2      	lsls	r2, r2, #31
 8001d8e:	d508      	bpl.n	8001da2 <HAL_TIM_IRQHandler+0xf0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001d90:	68da      	ldr	r2, [r3, #12]
 8001d92:	07d0      	lsls	r0, r2, #31
 8001d94:	d505      	bpl.n	8001da2 <HAL_TIM_IRQHandler+0xf0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d96:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d9a:	4620      	mov	r0, r4
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d9c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d9e:	f7ff ff83 	bl	8001ca8 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001da2:	6823      	ldr	r3, [r4, #0]
 8001da4:	691a      	ldr	r2, [r3, #16]
 8001da6:	0611      	lsls	r1, r2, #24
 8001da8:	d508      	bpl.n	8001dbc <HAL_TIM_IRQHandler+0x10a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001daa:	68da      	ldr	r2, [r3, #12]
 8001dac:	0612      	lsls	r2, r2, #24
 8001dae:	d505      	bpl.n	8001dbc <HAL_TIM_IRQHandler+0x10a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001db0:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8001db4:	4620      	mov	r0, r4
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001db6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001db8:	f000 fb09 	bl	80023ce <HAL_TIMEx_BreakCallback>
    }
  }
  
    /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001dbc:	6823      	ldr	r3, [r4, #0]
 8001dbe:	691a      	ldr	r2, [r3, #16]
 8001dc0:	05d0      	lsls	r0, r2, #23
 8001dc2:	d508      	bpl.n	8001dd6 <HAL_TIM_IRQHandler+0x124>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001dc4:	68da      	ldr	r2, [r3, #12]
 8001dc6:	0611      	lsls	r1, r2, #24
 8001dc8:	d505      	bpl.n	8001dd6 <HAL_TIM_IRQHandler+0x124>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001dca:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8001dce:	4620      	mov	r0, r4
    /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001dd0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001dd2:	f000 fafc 	bl	80023ce <HAL_TIMEx_BreakCallback>
    }
  }

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001dd6:	6823      	ldr	r3, [r4, #0]
 8001dd8:	691a      	ldr	r2, [r3, #16]
 8001dda:	0652      	lsls	r2, r2, #25
 8001ddc:	d508      	bpl.n	8001df0 <HAL_TIM_IRQHandler+0x13e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001dde:	68da      	ldr	r2, [r3, #12]
 8001de0:	0650      	lsls	r0, r2, #25
 8001de2:	d505      	bpl.n	8001df0 <HAL_TIM_IRQHandler+0x13e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001de4:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8001de8:	4620      	mov	r0, r4
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001dea:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001dec:	f7ff ff60 	bl	8001cb0 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001df0:	6823      	ldr	r3, [r4, #0]
 8001df2:	691a      	ldr	r2, [r3, #16]
 8001df4:	0691      	lsls	r1, r2, #26
 8001df6:	d50a      	bpl.n	8001e0e <HAL_TIM_IRQHandler+0x15c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001df8:	68da      	ldr	r2, [r3, #12]
 8001dfa:	0692      	lsls	r2, r2, #26
 8001dfc:	d507      	bpl.n	8001e0e <HAL_TIM_IRQHandler+0x15c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001dfe:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8001e02:	4620      	mov	r0, r4
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001e04:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
    }
  }
}
 8001e06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
      HAL_TIMEx_CommutationCallback(htim);
 8001e0a:	f000 badf 	b.w	80023cc <HAL_TIMEx_CommutationCallback>
 8001e0e:	bd10      	pop	{r4, pc}

08001e10 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001e10:	4a2e      	ldr	r2, [pc, #184]	; (8001ecc <TIM_Base_SetConfig+0xbc>)
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
 8001e12:	6803      	ldr	r3, [r0, #0]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001e14:	4290      	cmp	r0, r2
 8001e16:	d012      	beq.n	8001e3e <TIM_Base_SetConfig+0x2e>
 8001e18:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001e1c:	d00f      	beq.n	8001e3e <TIM_Base_SetConfig+0x2e>
 8001e1e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001e22:	4290      	cmp	r0, r2
 8001e24:	d00b      	beq.n	8001e3e <TIM_Base_SetConfig+0x2e>
 8001e26:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e2a:	4290      	cmp	r0, r2
 8001e2c:	d007      	beq.n	8001e3e <TIM_Base_SetConfig+0x2e>
 8001e2e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e32:	4290      	cmp	r0, r2
 8001e34:	d003      	beq.n	8001e3e <TIM_Base_SetConfig+0x2e>
 8001e36:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001e3a:	4290      	cmp	r0, r2
 8001e3c:	d118      	bne.n	8001e70 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001e3e:	684a      	ldr	r2, [r1, #4]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001e44:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001e46:	4a21      	ldr	r2, [pc, #132]	; (8001ecc <TIM_Base_SetConfig+0xbc>)
 8001e48:	4290      	cmp	r0, r2
 8001e4a:	d037      	beq.n	8001ebc <TIM_Base_SetConfig+0xac>
 8001e4c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001e50:	d034      	beq.n	8001ebc <TIM_Base_SetConfig+0xac>
 8001e52:	4a1f      	ldr	r2, [pc, #124]	; (8001ed0 <TIM_Base_SetConfig+0xc0>)
 8001e54:	4290      	cmp	r0, r2
 8001e56:	d031      	beq.n	8001ebc <TIM_Base_SetConfig+0xac>
 8001e58:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e5c:	4290      	cmp	r0, r2
 8001e5e:	d02d      	beq.n	8001ebc <TIM_Base_SetConfig+0xac>
 8001e60:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e64:	4290      	cmp	r0, r2
 8001e66:	d029      	beq.n	8001ebc <TIM_Base_SetConfig+0xac>
 8001e68:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001e6c:	4290      	cmp	r0, r2
 8001e6e:	d025      	beq.n	8001ebc <TIM_Base_SetConfig+0xac>
 8001e70:	4a18      	ldr	r2, [pc, #96]	; (8001ed4 <TIM_Base_SetConfig+0xc4>)
 8001e72:	4290      	cmp	r0, r2
 8001e74:	d022      	beq.n	8001ebc <TIM_Base_SetConfig+0xac>
 8001e76:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e7a:	4290      	cmp	r0, r2
 8001e7c:	d01e      	beq.n	8001ebc <TIM_Base_SetConfig+0xac>
 8001e7e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e82:	4290      	cmp	r0, r2
 8001e84:	d01a      	beq.n	8001ebc <TIM_Base_SetConfig+0xac>
 8001e86:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001e8a:	4290      	cmp	r0, r2
 8001e8c:	d016      	beq.n	8001ebc <TIM_Base_SetConfig+0xac>
 8001e8e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e92:	4290      	cmp	r0, r2
 8001e94:	d012      	beq.n	8001ebc <TIM_Base_SetConfig+0xac>
 8001e96:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e9a:	4290      	cmp	r0, r2
 8001e9c:	d00e      	beq.n	8001ebc <TIM_Base_SetConfig+0xac>
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 8001e9e:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ea0:	688b      	ldr	r3, [r1, #8]
 8001ea2:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001ea4:	680b      	ldr	r3, [r1, #0]
 8001ea6:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8001ea8:	4b08      	ldr	r3, [pc, #32]	; (8001ecc <TIM_Base_SetConfig+0xbc>)
 8001eaa:	4298      	cmp	r0, r3
 8001eac:	d00b      	beq.n	8001ec6 <TIM_Base_SetConfig+0xb6>
 8001eae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001eb2:	4298      	cmp	r0, r3
 8001eb4:	d007      	beq.n	8001ec6 <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	6143      	str	r3, [r0, #20]
}
 8001eba:	4770      	bx	lr
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ebc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ec0:	68ca      	ldr	r2, [r1, #12]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	e7eb      	b.n	8001e9e <TIM_Base_SetConfig+0x8e>
  TIMx->PSC = (uint32_t)Structure->Prescaler;
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001ec6:	690b      	ldr	r3, [r1, #16]
 8001ec8:	6303      	str	r3, [r0, #48]	; 0x30
 8001eca:	e7f4      	b.n	8001eb6 <TIM_Base_SetConfig+0xa6>
 8001ecc:	40010000 	.word	0x40010000
 8001ed0:	40000400 	.word	0x40000400
 8001ed4:	40014000 	.word	0x40014000

08001ed8 <HAL_TIM_PWM_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001ed8:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001eda:	4604      	mov	r4, r0
 8001edc:	b1a0      	cbz	r0, 8001f08 <HAL_TIM_PWM_Init+0x30>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8001ede:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001ee2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001ee6:	b91b      	cbnz	r3, 8001ef0 <HAL_TIM_PWM_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;  
 8001ee8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001eec:	f001 fa16 	bl	800331c <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8001ef0:	2302      	movs	r3, #2
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001ef2:	6820      	ldr	r0, [r4, #0]
 8001ef4:	1d21      	adds	r1, r4, #4
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8001ef6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001efa:	f7ff ff89 	bl	8001e10 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001efe:	2301      	movs	r3, #1
  
  return HAL_OK;
 8001f00:	2000      	movs	r0, #0
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001f02:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 8001f06:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 8001f08:	2001      	movs	r0, #1
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}  
 8001f0a:	bd10      	pop	{r4, pc}

08001f0c <HAL_TIM_Encoder_Init>:
  *                the configuration information for TIM module.
  * @param  sConfig: TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)
{
 8001f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f0e:	460c      	mov	r4, r1
  uint32_t tmpsmcr = 0;
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;
  
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001f10:	4605      	mov	r5, r0
 8001f12:	2800      	cmp	r0, #0
 8001f14:	d043      	beq.n	8001f9e <HAL_TIM_Encoder_Init+0x92>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if(htim->State == HAL_TIM_STATE_RESET)
 8001f16:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001f1a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001f1e:	b91b      	cbnz	r3, 8001f28 <HAL_TIM_Encoder_Init+0x1c>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;  
 8001f20:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8001f24:	f001 f99a 	bl	800325c <HAL_TIM_Encoder_MspInit>
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
    
  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001f28:	4629      	mov	r1, r5
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 8001f2a:	2302      	movs	r3, #2
    
  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001f2c:	f851 0b04 	ldr.w	r0, [r1], #4
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 8001f30:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
    
  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001f34:	6883      	ldr	r3, [r0, #8]
 8001f36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f3a:	f023 0307 	bic.w	r3, r3, #7
 8001f3e:	6083      	str	r3, [r0, #8]
  
  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
 8001f40:	f7ff ff66 	bl	8001e10 <TIM_Base_SetConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001f44:	6828      	ldr	r0, [r5, #0]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8001f46:	6823      	ldr	r3, [r4, #0]
  
  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001f48:	6887      	ldr	r7, [r0, #8]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8001f4a:	6981      	ldr	r1, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8001f4c:	431f      	orrs	r7, r3
 8001f4e:	69a2      	ldr	r2, [r4, #24]
 8001f50:	f421 7340 	bic.w	r3, r1, #768	; 0x300
  
  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8);
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 8001f54:	6921      	ldr	r1, [r4, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8001f56:	6a06      	ldr	r6, [r0, #32]
 8001f58:	f023 0303 	bic.w	r3, r3, #3
  
  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8);
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 8001f5c:	0109      	lsls	r1, r1, #4
 8001f5e:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8));
 8001f62:	68a3      	ldr	r3, [r4, #8]
 8001f64:	4313      	orrs	r3, r2
  
  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8);
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 8001f66:	69e2      	ldr	r2, [r4, #28]
 8001f68:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
 8001f6c:	68e2      	ldr	r2, [r4, #12]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8));
  
  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001f6e:	f423 437c 	bic.w	r3, r3, #64512	; 0xfc00
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8);
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 8001f72:	430a      	orrs	r2, r1
 8001f74:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8));
  
  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001f76:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8);
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 8001f7a:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 8001f7e:	6961      	ldr	r1, [r4, #20]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	f026 02aa 	bic.w	r2, r6, #170	; 0xaa
 8001f86:	ea42 1201 	orr.w	r2, r2, r1, lsl #4

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4);
 8001f8a:	6861      	ldr	r1, [r4, #4]
  
  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001f8c:	6087      	str	r7, [r0, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4);
 8001f8e:	430a      	orrs	r2, r1
  
  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8001f90:	6183      	str	r3, [r0, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001f92:	2301      	movs	r3, #1

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8001f94:	6202      	str	r2, [r0, #32]
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
 8001f96:	2000      	movs	r0, #0

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001f98:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
  
  return HAL_OK;
 8001f9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  uint32_t tmpccer = 0;
  
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 8001f9e:	2001      	movs	r0, #1
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}
 8001fa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001fa4 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fa4:	6a03      	ldr	r3, [r0, #32]
 8001fa6:	f023 0301 	bic.w	r3, r3, #1
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001faa:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fac:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001fae:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8001fb0:	6842      	ldr	r2, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001fb2:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001fb4:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001fb6:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8001fba:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001fbe:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001fc0:	f023 0502 	bic.w	r5, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001fc4:	688b      	ldr	r3, [r1, #8]
 8001fc6:	432b      	orrs	r3, r5

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001fc8:	4d0c      	ldr	r5, [pc, #48]	; (8001ffc <TIM_OC1_SetConfig+0x58>)
 8001fca:	42a8      	cmp	r0, r5
 8001fcc:	d009      	beq.n	8001fe2 <TIM_OC1_SetConfig+0x3e>
 8001fce:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001fd2:	42a8      	cmp	r0, r5
 8001fd4:	d005      	beq.n	8001fe2 <TIM_OC1_SetConfig+0x3e>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fd6:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001fd8:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001fda:	6184      	str	r4, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001fdc:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001fde:	6203      	str	r3, [r0, #32]
} 
 8001fe0:	bd70      	pop	{r4, r5, r6, pc}
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001fe2:	68cd      	ldr	r5, [r1, #12]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001fe4:	f023 0308 	bic.w	r3, r3, #8
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001fe8:	694e      	ldr	r6, [r1, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001fea:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001fee:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001ff0:	698d      	ldr	r5, [r1, #24]
 8001ff2:	4335      	orrs	r5, r6
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001ff4:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001ff8:	432a      	orrs	r2, r5
 8001ffa:	e7ec      	b.n	8001fd6 <TIM_OC1_SetConfig+0x32>
 8001ffc:	40010000 	.word	0x40010000

08002000 <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002000:	6a03      	ldr	r3, [r0, #32]
 8002002:	f023 0310 	bic.w	r3, r3, #16
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002006:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002008:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800200a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800200c:	6842      	ldr	r2, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800200e:	6984      	ldr	r4, [r0, #24]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002010:	f023 0320 	bic.w	r3, r3, #32
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002014:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002016:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 800201a:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 800201e:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 8002022:	688d      	ldr	r5, [r1, #8]
 8002024:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002028:	4d0e      	ldr	r5, [pc, #56]	; (8002064 <TIM_OC2_SetConfig+0x64>)
 800202a:	42a8      	cmp	r0, r5
 800202c:	d009      	beq.n	8002042 <TIM_OC2_SetConfig+0x42>
 800202e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002032:	42a8      	cmp	r0, r5
 8002034:	d005      	beq.n	8002042 <TIM_OC2_SetConfig+0x42>
    tmpcr2 |= (OC_Config->OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002036:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002038:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800203a:	6184      	str	r4, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800203c:	6382      	str	r2, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800203e:	6203      	str	r3, [r0, #32]
}
 8002040:	bd30      	pop	{r4, r5, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8002042:	68cd      	ldr	r5, [r1, #12]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002044:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002048:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 800204c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8002050:	694d      	ldr	r5, [r1, #20]
 8002052:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002056:	698d      	ldr	r5, [r1, #24]
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002058:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800205c:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8002060:	e7e9      	b.n	8002036 <TIM_OC2_SetConfig+0x36>
 8002062:	bf00      	nop
 8002064:	40010000 	.word	0x40010000

08002068 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002068:	6a03      	ldr	r3, [r0, #32]
 800206a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800206e:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002070:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002072:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002074:	6842      	ldr	r2, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002076:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002078:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800207c:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800207e:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8002082:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002086:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 8002088:	688d      	ldr	r5, [r1, #8]
 800208a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800208e:	4d0e      	ldr	r5, [pc, #56]	; (80020c8 <TIM_OC3_SetConfig+0x60>)
 8002090:	42a8      	cmp	r0, r5
 8002092:	d009      	beq.n	80020a8 <TIM_OC3_SetConfig+0x40>
 8002094:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002098:	42a8      	cmp	r0, r5
 800209a:	d005      	beq.n	80020a8 <TIM_OC3_SetConfig+0x40>
    tmpcr2 |= (OC_Config->OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800209c:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800209e:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80020a0:	61c4      	str	r4, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80020a2:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80020a4:	6203      	str	r3, [r0, #32]
}
 80020a6:	bd30      	pop	{r4, r5, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 80020a8:	68cd      	ldr	r5, [r1, #12]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80020aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80020ae:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 80020b2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 80020b6:	694d      	ldr	r5, [r1, #20]
 80020b8:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 80020bc:	698d      	ldr	r5, [r1, #24]
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80020be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 80020c2:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 80020c6:	e7e9      	b.n	800209c <TIM_OC3_SetConfig+0x34>
 80020c8:	40010000 	.word	0x40010000

080020cc <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80020cc:	6a03      	ldr	r3, [r0, #32]
 80020ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80020d2:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80020d4:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020d6:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80020d8:	6842      	ldr	r2, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80020da:	69c3      	ldr	r3, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80020dc:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 80020e0:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80020e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80020e6:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 80020ea:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 80020ee:	688d      	ldr	r5, [r1, #8]
 80020f0:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80020f4:	4d09      	ldr	r5, [pc, #36]	; (800211c <TIM_OC4_SetConfig+0x50>)
 80020f6:	42a8      	cmp	r0, r5
 80020f8:	d009      	beq.n	800210e <TIM_OC4_SetConfig+0x42>
 80020fa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80020fe:	42a8      	cmp	r0, r5
 8002100:	d005      	beq.n	800210e <TIM_OC4_SetConfig+0x42>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002102:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8002104:	61c3      	str	r3, [r0, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002106:	684b      	ldr	r3, [r1, #4]
 8002108:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800210a:	6204      	str	r4, [r0, #32]
}
 800210c:	bd30      	pop	{r4, r5, pc}
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800210e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8002112:	694d      	ldr	r5, [r1, #20]
 8002114:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 8002118:	e7f3      	b.n	8002102 <TIM_OC4_SetConfig+0x36>
 800211a:	bf00      	nop
 800211c:	40010000 	.word	0x40010000

08002120 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002120:	2301      	movs	r3, #1

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8002122:	408a      	lsls	r2, r1
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002124:	408b      	lsls	r3, r1
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002126:	b510      	push	{r4, lr}
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002128:	6a04      	ldr	r4, [r0, #32]
 800212a:	ea24 0303 	bic.w	r3, r4, r3
 800212e:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8002130:	6a03      	ldr	r3, [r0, #32]
 8002132:	ea42 0103 	orr.w	r1, r2, r3
 8002136:	6201      	str	r1, [r0, #32]
 8002138:	bd10      	pop	{r4, pc}
	...

0800213c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800213c:	b510      	push	{r4, lr}
 800213e:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002140:	2201      	movs	r2, #1
 8002142:	6800      	ldr	r0, [r0, #0]
 8002144:	f7ff ffec 	bl	8002120 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8002148:	6823      	ldr	r3, [r4, #0]
 800214a:	4a08      	ldr	r2, [pc, #32]	; (800216c <HAL_TIM_PWM_Start+0x30>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d003      	beq.n	8002158 <HAL_TIM_PWM_Start+0x1c>
 8002150:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002154:	4293      	cmp	r3, r2
 8002156:	d103      	bne.n	8002160 <HAL_TIM_PWM_Start+0x24>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002158:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800215a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800215e:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002160:	681a      	ldr	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
} 
 8002162:	2000      	movs	r0, #0
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002164:	f042 0201 	orr.w	r2, r2, #1
 8002168:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
} 
 800216a:	bd10      	pop	{r4, pc}
 800216c:	40010000 	.word	0x40010000

08002170 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{ 
 8002170:	b510      	push	{r4, lr}
 8002172:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
    
  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002174:	2200      	movs	r2, #0
 8002176:	6800      	ldr	r0, [r0, #0]
 8002178:	f7ff ffd2 	bl	8002120 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800217c:	6823      	ldr	r3, [r4, #0]
 800217e:	4a14      	ldr	r2, [pc, #80]	; (80021d0 <HAL_TIM_PWM_Stop+0x60>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d003      	beq.n	800218c <HAL_TIM_PWM_Stop+0x1c>
 8002184:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002188:	4293      	cmp	r3, r2
 800218a:	d10d      	bne.n	80021a8 <HAL_TIM_PWM_Stop+0x38>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800218c:	6a19      	ldr	r1, [r3, #32]
 800218e:	f241 1211 	movw	r2, #4369	; 0x1111
 8002192:	400a      	ands	r2, r1
 8002194:	b942      	cbnz	r2, 80021a8 <HAL_TIM_PWM_Stop+0x38>
 8002196:	6a19      	ldr	r1, [r3, #32]
 8002198:	f240 4244 	movw	r2, #1092	; 0x444
 800219c:	400a      	ands	r2, r1
 800219e:	b91a      	cbnz	r2, 80021a8 <HAL_TIM_PWM_Stop+0x38>
 80021a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80021a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80021a6:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80021a8:	6a19      	ldr	r1, [r3, #32]
 80021aa:	f241 1211 	movw	r2, #4369	; 0x1111
 80021ae:	400a      	ands	r2, r1
 80021b0:	b942      	cbnz	r2, 80021c4 <HAL_TIM_PWM_Stop+0x54>
 80021b2:	6a19      	ldr	r1, [r3, #32]
 80021b4:	f240 4244 	movw	r2, #1092	; 0x444
 80021b8:	400a      	ands	r2, r1
 80021ba:	b91a      	cbnz	r2, 80021c4 <HAL_TIM_PWM_Stop+0x54>
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	f022 0201 	bic.w	r2, r2, #1
 80021c2:	601a      	str	r2, [r3, #0]
  
  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80021c4:	2301      	movs	r3, #1
  
  /* Return function status */
  return HAL_OK;
} 
 80021c6:	2000      	movs	r0, #0
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
  
  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80021c8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
} 
 80021cc:	bd10      	pop	{r4, pc}
 80021ce:	bf00      	nop
 80021d0:	40010000 	.word	0x40010000

080021d4 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80021d4:	6a03      	ldr	r3, [r0, #32]
 80021d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80021da:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80021dc:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80021de:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80021e0:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80021e2:	6d44      	ldr	r4, [r0, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80021e4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80021e8:	680d      	ldr	r5, [r1, #0]
  tmpcr2 =  TIMx->CR2; 
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80021ea:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 80021ee:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80021f2:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16);
 80021f4:	688d      	ldr	r5, [r1, #8]
 80021f6:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80021fa:	4d09      	ldr	r5, [pc, #36]	; (8002220 <TIM_OC5_SetConfig+0x4c>)
 80021fc:	42a8      	cmp	r0, r5
 80021fe:	d003      	beq.n	8002208 <TIM_OC5_SetConfig+0x34>
 8002200:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002204:	42a8      	cmp	r0, r5
 8002206:	d104      	bne.n	8002212 <TIM_OC5_SetConfig+0x3e>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002208:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 800220c:	694d      	ldr	r5, [r1, #20]
 800220e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002212:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002214:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002216:	6544      	str	r4, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002218:	6582      	str	r2, [r0, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800221a:	6203      	str	r3, [r0, #32]
 800221c:	bd30      	pop	{r4, r5, pc}
 800221e:	bf00      	nop
 8002220:	40010000 	.word	0x40010000

08002224 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002224:	6a03      	ldr	r3, [r0, #32]
 8002226:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800222a:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800222c:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800222e:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002230:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002232:	6d43      	ldr	r3, [r0, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002234:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccmrx = TIMx->CCMR3;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002238:	680d      	ldr	r5, [r1, #0]
  tmpcr2 =  TIMx->CR2; 
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800223a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800223e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002242:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 8002246:	688d      	ldr	r5, [r1, #8]
 8002248:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800224c:	4d08      	ldr	r5, [pc, #32]	; (8002270 <TIM_OC6_SetConfig+0x4c>)
 800224e:	42a8      	cmp	r0, r5
 8002250:	d003      	beq.n	800225a <TIM_OC6_SetConfig+0x36>
 8002252:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002256:	42a8      	cmp	r0, r5
 8002258:	d104      	bne.n	8002264 <TIM_OC6_SetConfig+0x40>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800225a:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 800225e:	694d      	ldr	r5, [r1, #20]
 8002260:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002264:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002266:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002268:	684b      	ldr	r3, [r1, #4]
 800226a:	65c3      	str	r3, [r0, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800226c:	6202      	str	r2, [r0, #32]
 800226e:	bd30      	pop	{r4, r5, pc}
 8002270:	40010000 	.word	0x40010000

08002274 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, 
                                            TIM_OC_InitTypeDef* sConfig, 
                                            uint32_t Channel)
{
 8002274:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002276:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, 
                                            TIM_OC_InitTypeDef* sConfig, 
                                            uint32_t Channel)
{
 800227a:	4604      	mov	r4, r0
 800227c:	460d      	mov	r5, r1
 800227e:	2002      	movs	r0, #2
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002280:	2b01      	cmp	r3, #1
 8002282:	d07b      	beq.n	800237c <HAL_TIM_PWM_ConfigChannel+0x108>
 8002284:	2301      	movs	r3, #1
  
  htim->State = HAL_TIM_STATE_BUSY;
    
  switch (Channel)
 8002286:	2a08      	cmp	r2, #8
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
  
  htim->State = HAL_TIM_STATE_BUSY;
 8002288:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 800228c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
    
  switch (Channel)
 8002290:	d03c      	beq.n	800230c <HAL_TIM_PWM_ConfigChannel+0x98>
 8002292:	d813      	bhi.n	80022bc <HAL_TIM_PWM_ConfigChannel+0x48>
 8002294:	b34a      	cbz	r2, 80022ea <HAL_TIM_PWM_ConfigChannel+0x76>
 8002296:	2a04      	cmp	r2, #4
 8002298:	d16a      	bne.n	8002370 <HAL_TIM_PWM_ConfigChannel+0xfc>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800229a:	6820      	ldr	r0, [r4, #0]
 800229c:	f7ff feb0 	bl	8002000 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80022a0:	6823      	ldr	r3, [r4, #0]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80022a2:	6929      	ldr	r1, [r5, #16]
      
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80022a4:	699a      	ldr	r2, [r3, #24]
 80022a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022aa:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80022ac:	699a      	ldr	r2, [r3, #24]
 80022ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80022b4:	699a      	ldr	r2, [r3, #24]
 80022b6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80022ba:	e025      	b.n	8002308 <HAL_TIM_PWM_ConfigChannel+0x94>
  /* Check input state */
  __HAL_LOCK(htim);
  
  htim->State = HAL_TIM_STATE_BUSY;
    
  switch (Channel)
 80022bc:	2a10      	cmp	r2, #16
 80022be:	d036      	beq.n	800232e <HAL_TIM_PWM_ConfigChannel+0xba>
 80022c0:	2a14      	cmp	r2, #20
 80022c2:	d044      	beq.n	800234e <HAL_TIM_PWM_ConfigChannel+0xda>
 80022c4:	2a0c      	cmp	r2, #12
 80022c6:	d153      	bne.n	8002370 <HAL_TIM_PWM_ConfigChannel+0xfc>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80022c8:	6820      	ldr	r0, [r4, #0]
 80022ca:	f7ff feff 	bl	80020cc <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80022ce:	6823      	ldr	r3, [r4, #0]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 80022d0:	6929      	ldr	r1, [r5, #16]
      
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80022d2:	69da      	ldr	r2, [r3, #28]
 80022d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022d8:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80022da:	69da      	ldr	r2, [r3, #28]
 80022dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 80022e2:	69da      	ldr	r2, [r3, #28]
 80022e4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80022e8:	e01f      	b.n	800232a <HAL_TIM_PWM_ConfigChannel+0xb6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80022ea:	6820      	ldr	r0, [r4, #0]
 80022ec:	f7ff fe5a 	bl	8001fa4 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80022f0:	6823      	ldr	r3, [r4, #0]
 80022f2:	699a      	ldr	r2, [r3, #24]
 80022f4:	f042 0208 	orr.w	r2, r2, #8
 80022f8:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80022fa:	699a      	ldr	r2, [r3, #24]
 80022fc:	f022 0204 	bic.w	r2, r2, #4
 8002300:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002302:	692a      	ldr	r2, [r5, #16]
 8002304:	6999      	ldr	r1, [r3, #24]
 8002306:	430a      	orrs	r2, r1
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002308:	619a      	str	r2, [r3, #24]
    }
    break;
 800230a:	e031      	b.n	8002370 <HAL_TIM_PWM_ConfigChannel+0xfc>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800230c:	6820      	ldr	r0, [r4, #0]
 800230e:	f7ff feab 	bl	8002068 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002312:	6823      	ldr	r3, [r4, #0]
 8002314:	69da      	ldr	r2, [r3, #28]
 8002316:	f042 0208 	orr.w	r2, r2, #8
 800231a:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800231c:	69da      	ldr	r2, [r3, #28]
 800231e:	f022 0204 	bic.w	r2, r2, #4
 8002322:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002324:	692a      	ldr	r2, [r5, #16]
 8002326:	69d9      	ldr	r1, [r3, #28]
 8002328:	430a      	orrs	r2, r1
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 800232a:	61da      	str	r2, [r3, #28]
    }
    break;
 800232c:	e020      	b.n	8002370 <HAL_TIM_PWM_ConfigChannel+0xfc>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800232e:	6820      	ldr	r0, [r4, #0]
 8002330:	f7ff ff50 	bl	80021d4 <TIM_OC5_SetConfig>
      
      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002334:	6823      	ldr	r3, [r4, #0]
 8002336:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002338:	f042 0208 	orr.w	r2, r2, #8
 800233c:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800233e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002340:	f022 0204 	bic.w	r2, r2, #4
 8002344:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8002346:	692a      	ldr	r2, [r5, #16]
 8002348:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800234a:	430a      	orrs	r2, r1
 800234c:	e00f      	b.n	800236e <HAL_TIM_PWM_ConfigChannel+0xfa>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800234e:	6820      	ldr	r0, [r4, #0]
 8002350:	f7ff ff68 	bl	8002224 <TIM_OC6_SetConfig>
      
      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002354:	6823      	ldr	r3, [r4, #0]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 8002356:	6909      	ldr	r1, [r1, #16]
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
      
      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002358:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800235a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800235e:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002360:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002362:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002366:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 8002368:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800236a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800236e:	655a      	str	r2, [r3, #84]	; 0x54
    
    default:
    break;    
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8002370:	2301      	movs	r3, #1
    
  __HAL_UNLOCK(htim);
 8002372:	2000      	movs	r0, #0
    
    default:
    break;    
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8002374:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 8002378:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  
  return HAL_OK;
}
 800237c:	bd38      	pop	{r3, r4, r5, pc}
	...

08002380 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002380:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002384:	2b01      	cmp	r3, #1
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8002386:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002388:	d01c      	beq.n	80023c4 <HAL_TIMEx_MasterConfigSynchronization+0x44>

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800238a:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800238c:	4c0e      	ldr	r4, [pc, #56]	; (80023c8 <HAL_TIMEx_MasterConfigSynchronization+0x48>)
  
  /* Check input state */
  __HAL_LOCK(htim);

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800238e:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002390:	42a2      	cmp	r2, r4

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002392:	6895      	ldr	r5, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002394:	d003      	beq.n	800239e <HAL_TIMEx_MasterConfigSynchronization+0x1e>
 8002396:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800239a:	42a2      	cmp	r2, r4
 800239c:	d103      	bne.n	80023a6 <HAL_TIMEx_MasterConfigSynchronization+0x26>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800239e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80023a2:	684c      	ldr	r4, [r1, #4]
 80023a4:	4323      	orrs	r3, r4
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80023a6:	680c      	ldr	r4, [r1, #0]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80023a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80023ac:	6889      	ldr	r1, [r1, #8]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80023ae:	4323      	orrs	r3, r4

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80023b0:	f025 0480 	bic.w	r4, r5, #128	; 0x80
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80023b4:	6053      	str	r3, [r2, #4]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80023b6:	4321      	orrs	r1, r4
  htim->Instance->CR2 = tmpcr2;
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
 80023b8:	2300      	movs	r3, #0
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80023ba:	6091      	str	r1, [r2, #8]

  __HAL_UNLOCK(htim);
 80023bc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  
  return HAL_OK;
 80023c0:	4618      	mov	r0, r3
 80023c2:	bd30      	pop	{r4, r5, pc}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80023c4:	2002      	movs	r0, #2
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
  
  return HAL_OK;
} 
 80023c6:	bd30      	pop	{r4, r5, pc}
 80023c8:	40010000 	.word	0x40010000

080023cc <HAL_TIMEx_CommutationCallback>:
 80023cc:	4770      	bx	lr

080023ce <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80023ce:	4770      	bx	lr

080023d0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80023d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80023d4:	9d06      	ldr	r5, [sp, #24]
 80023d6:	4604      	mov	r4, r0
 80023d8:	460f      	mov	r7, r1
 80023da:	4616      	mov	r6, r2
 80023dc:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023de:	6821      	ldr	r1, [r4, #0]
 80023e0:	69ca      	ldr	r2, [r1, #28]
 80023e2:	ea37 0302 	bics.w	r3, r7, r2
 80023e6:	bf0c      	ite	eq
 80023e8:	2201      	moveq	r2, #1
 80023ea:	2200      	movne	r2, #0
 80023ec:	42b2      	cmp	r2, r6
 80023ee:	d11d      	bne.n	800242c <UART_WaitOnFlagUntilTimeout+0x5c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80023f0:	1c6b      	adds	r3, r5, #1
 80023f2:	d0f5      	beq.n	80023e0 <UART_WaitOnFlagUntilTimeout+0x10>
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 80023f4:	b99d      	cbnz	r5, 800241e <UART_WaitOnFlagUntilTimeout+0x4e>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80023f6:	6823      	ldr	r3, [r4, #0]

        huart->gState = HAL_UART_STATE_READY;
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80023f8:	2003      	movs	r0, #3
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002400:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002402:	689a      	ldr	r2, [r3, #8]
 8002404:	f022 0201 	bic.w	r2, r2, #1
 8002408:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800240a:	2320      	movs	r3, #32
 800240c:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8002410:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002414:	2300      	movs	r3, #0
 8002416:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 800241a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 800241e:	f7fd ffa1 	bl	8000364 <HAL_GetTick>
 8002422:	ebc8 0000 	rsb	r0, r8, r0
 8002426:	4285      	cmp	r5, r0
 8002428:	d8d9      	bhi.n	80023de <UART_WaitOnFlagUntilTimeout+0xe>
 800242a:	e7e4      	b.n	80023f6 <UART_WaitOnFlagUntilTimeout+0x26>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800242c:	2000      	movs	r0, #0
}
 800242e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002432 <HAL_UART_Transmit>:
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002432:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002436:	461f      	mov	r7, r3
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8002438:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800243c:	4604      	mov	r4, r0
 800243e:	460d      	mov	r5, r1
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8002440:	2b20      	cmp	r3, #32
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002442:	4690      	mov	r8, r2
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8002444:	d14b      	bne.n	80024de <HAL_UART_Transmit+0xac>
  {
    if((pData == NULL ) || (Size == 0U))
 8002446:	2900      	cmp	r1, #0
 8002448:	d047      	beq.n	80024da <HAL_UART_Transmit+0xa8>
 800244a:	2a00      	cmp	r2, #0
 800244c:	d045      	beq.n	80024da <HAL_UART_Transmit+0xa8>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800244e:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8002452:	2b01      	cmp	r3, #1
 8002454:	d043      	beq.n	80024de <HAL_UART_Transmit+0xac>
 8002456:	2301      	movs	r3, #1
 8002458:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800245c:	2300      	movs	r3, #0
 800245e:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002460:	2321      	movs	r3, #33	; 0x21
 8002462:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002466:	f7fd ff7d 	bl	8000364 <HAL_GetTick>
 800246a:	4606      	mov	r6, r0

    huart->TxXferSize = Size;
 800246c:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 8002470:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8002474:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8002478:	b292      	uxth	r2, r2
 800247a:	b302      	cbz	r2, 80024be <HAL_UART_Transmit+0x8c>
    {
      huart->TxXferCount--;
 800247c:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002480:	2200      	movs	r2, #0
 8002482:	9700      	str	r7, [sp, #0]
 8002484:	2180      	movs	r1, #128	; 0x80

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0U)
    {
      huart->TxXferCount--;
 8002486:	3b01      	subs	r3, #1
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002488:	4620      	mov	r0, r4

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0U)
    {
      huart->TxXferCount--;
 800248a:	b29b      	uxth	r3, r3
 800248c:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002490:	4633      	mov	r3, r6
 8002492:	f7ff ff9d 	bl	80023d0 <UART_WaitOnFlagUntilTimeout>
 8002496:	b108      	cbz	r0, 800249c <HAL_UART_Transmit+0x6a>
      {
        return HAL_TIMEOUT;
 8002498:	2003      	movs	r0, #3
 800249a:	e021      	b.n	80024e0 <HAL_UART_Transmit+0xae>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800249c:	68a3      	ldr	r3, [r4, #8]
 800249e:	6822      	ldr	r2, [r4, #0]
 80024a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024a4:	d107      	bne.n	80024b6 <HAL_UART_Transmit+0x84>
 80024a6:	6923      	ldr	r3, [r4, #16]
 80024a8:	b92b      	cbnz	r3, 80024b6 <HAL_UART_Transmit+0x84>
      {
        tmp = (uint16_t*) pData;
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80024aa:	f835 3b02 	ldrh.w	r3, [r5], #2
 80024ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024b2:	6293      	str	r3, [r2, #40]	; 0x28
        pData += 2;
 80024b4:	e7de      	b.n	8002474 <HAL_UART_Transmit+0x42>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80024b6:	782b      	ldrb	r3, [r5, #0]
 80024b8:	3501      	adds	r5, #1
 80024ba:	6293      	str	r3, [r2, #40]	; 0x28
 80024bc:	e7da      	b.n	8002474 <HAL_UART_Transmit+0x42>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80024be:	9700      	str	r7, [sp, #0]
 80024c0:	4633      	mov	r3, r6
 80024c2:	2140      	movs	r1, #64	; 0x40
 80024c4:	4620      	mov	r0, r4
 80024c6:	f7ff ff83 	bl	80023d0 <UART_WaitOnFlagUntilTimeout>
 80024ca:	2800      	cmp	r0, #0
 80024cc:	d1e4      	bne.n	8002498 <HAL_UART_Transmit+0x66>
    {
      return HAL_TIMEOUT;
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80024ce:	2320      	movs	r3, #32

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80024d0:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    {
      return HAL_TIMEOUT;
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80024d4:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    return HAL_OK;
 80024d8:	e002      	b.n	80024e0 <HAL_UART_Transmit+0xae>
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0U))
    {
      return  HAL_ERROR;
 80024da:	2001      	movs	r0, #1
 80024dc:	e000      	b.n	80024e0 <HAL_UART_Transmit+0xae>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80024de:	2002      	movs	r0, #2
  }
}
 80024e0:	b002      	add	sp, #8
 80024e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080024e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral
  * @param huart: uart handle
  * @retval None
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024e8:	b538      	push	{r3, r4, r5, lr}
 80024ea:	4604      	mov	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80024ec:	6805      	ldr	r5, [r0, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80024ee:	69c3      	ldr	r3, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80024f0:	6922      	ldr	r2, [r4, #16]
 80024f2:	68a1      	ldr	r1, [r4, #8]
 80024f4:	6828      	ldr	r0, [r5, #0]
 80024f6:	4311      	orrs	r1, r2
 80024f8:	6962      	ldr	r2, [r4, #20]
 80024fa:	430a      	orrs	r2, r1
 80024fc:	ea42 0103 	orr.w	r1, r2, r3
 8002500:	4a88      	ldr	r2, [pc, #544]	; (8002724 <UART_SetConfig+0x23c>)
 8002502:	4002      	ands	r2, r0
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002504:	69a0      	ldr	r0, [r4, #24]
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002506:	430a      	orrs	r2, r1
 8002508:	602a      	str	r2, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800250a:	686a      	ldr	r2, [r5, #4]
 800250c:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8002510:	68e2      	ldr	r2, [r4, #12]
 8002512:	430a      	orrs	r2, r1
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002514:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002516:	606a      	str	r2, [r5, #4]
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002518:	4301      	orrs	r1, r0
 800251a:	68aa      	ldr	r2, [r5, #8]
 800251c:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8002520:	430a      	orrs	r2, r1
 8002522:	60aa      	str	r2, [r5, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002524:	4a80      	ldr	r2, [pc, #512]	; (8002728 <UART_SetConfig+0x240>)
 8002526:	4295      	cmp	r5, r2
 8002528:	d107      	bne.n	800253a <UART_SetConfig+0x52>
 800252a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800252e:	497f      	ldr	r1, [pc, #508]	; (800272c <UART_SetConfig+0x244>)
 8002530:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002534:	f002 0203 	and.w	r2, r2, #3
 8002538:	e009      	b.n	800254e <UART_SetConfig+0x66>
 800253a:	4a7d      	ldr	r2, [pc, #500]	; (8002730 <UART_SetConfig+0x248>)
 800253c:	4295      	cmp	r5, r2
 800253e:	d10b      	bne.n	8002558 <UART_SetConfig+0x70>
 8002540:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 8002544:	497b      	ldr	r1, [pc, #492]	; (8002734 <UART_SetConfig+0x24c>)
 8002546:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800254a:	f002 020c 	and.w	r2, r2, #12

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800254e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002552:	5c8a      	ldrb	r2, [r1, r2]
 8002554:	d073      	beq.n	800263e <UART_SetConfig+0x156>
 8002556:	e0b6      	b.n	80026c6 <UART_SetConfig+0x1de>
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002558:	4a77      	ldr	r2, [pc, #476]	; (8002738 <UART_SetConfig+0x250>)
 800255a:	4295      	cmp	r5, r2
 800255c:	d10d      	bne.n	800257a <UART_SetConfig+0x92>
 800255e:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
 8002562:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002566:	f002 0230 	and.w	r2, r2, #48	; 0x30
 800256a:	2a10      	cmp	r2, #16
 800256c:	f000 8086 	beq.w	800267c <UART_SetConfig+0x194>
 8002570:	d95d      	bls.n	800262e <UART_SetConfig+0x146>
 8002572:	2a20      	cmp	r2, #32
 8002574:	d078      	beq.n	8002668 <UART_SetConfig+0x180>
 8002576:	2a30      	cmp	r2, #48	; 0x30
 8002578:	e00e      	b.n	8002598 <UART_SetConfig+0xb0>
 800257a:	4a70      	ldr	r2, [pc, #448]	; (800273c <UART_SetConfig+0x254>)
 800257c:	4295      	cmp	r5, r2
 800257e:	d10d      	bne.n	800259c <UART_SetConfig+0xb4>
 8002580:	f502 32f6 	add.w	r2, r2, #125952	; 0x1ec00
 8002584:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002588:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 800258c:	2a40      	cmp	r2, #64	; 0x40
 800258e:	d075      	beq.n	800267c <UART_SetConfig+0x194>
 8002590:	d94d      	bls.n	800262e <UART_SetConfig+0x146>
 8002592:	2a80      	cmp	r2, #128	; 0x80
 8002594:	d068      	beq.n	8002668 <UART_SetConfig+0x180>
 8002596:	2ac0      	cmp	r2, #192	; 0xc0
 8002598:	d07c      	beq.n	8002694 <UART_SetConfig+0x1ac>
 800259a:	e087      	b.n	80026ac <UART_SetConfig+0x1c4>
 800259c:	4a68      	ldr	r2, [pc, #416]	; (8002740 <UART_SetConfig+0x258>)
 800259e:	4295      	cmp	r5, r2
 80025a0:	d10f      	bne.n	80025c2 <UART_SetConfig+0xda>
 80025a2:	f502 32f4 	add.w	r2, r2, #124928	; 0x1e800
 80025a6:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 80025aa:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80025ae:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80025b2:	d063      	beq.n	800267c <UART_SetConfig+0x194>
 80025b4:	d93b      	bls.n	800262e <UART_SetConfig+0x146>
 80025b6:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80025ba:	d055      	beq.n	8002668 <UART_SetConfig+0x180>
 80025bc:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80025c0:	e7ea      	b.n	8002598 <UART_SetConfig+0xb0>
 80025c2:	4a60      	ldr	r2, [pc, #384]	; (8002744 <UART_SetConfig+0x25c>)
 80025c4:	4295      	cmp	r5, r2
 80025c6:	d112      	bne.n	80025ee <UART_SetConfig+0x106>
 80025c8:	f502 3292 	add.w	r2, r2, #74752	; 0x12400
 80025cc:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 80025d0:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 80025d4:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80025d8:	d050      	beq.n	800267c <UART_SetConfig+0x194>
 80025da:	d802      	bhi.n	80025e2 <UART_SetConfig+0xfa>
 80025dc:	2a00      	cmp	r2, #0
 80025de:	d03d      	beq.n	800265c <UART_SetConfig+0x174>
 80025e0:	e064      	b.n	80026ac <UART_SetConfig+0x1c4>
 80025e2:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80025e6:	d03f      	beq.n	8002668 <UART_SetConfig+0x180>
 80025e8:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 80025ec:	e7d4      	b.n	8002598 <UART_SetConfig+0xb0>
 80025ee:	4a56      	ldr	r2, [pc, #344]	; (8002748 <UART_SetConfig+0x260>)
 80025f0:	4295      	cmp	r5, r2
 80025f2:	d10f      	bne.n	8002614 <UART_SetConfig+0x12c>
 80025f4:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 80025f8:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 80025fc:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 8002600:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002604:	d03a      	beq.n	800267c <UART_SetConfig+0x194>
 8002606:	d912      	bls.n	800262e <UART_SetConfig+0x146>
 8002608:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800260c:	d02c      	beq.n	8002668 <UART_SetConfig+0x180>
 800260e:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 8002612:	e7c1      	b.n	8002598 <UART_SetConfig+0xb0>
 8002614:	4a4d      	ldr	r2, [pc, #308]	; (800274c <UART_SetConfig+0x264>)
 8002616:	4295      	cmp	r5, r2
 8002618:	d148      	bne.n	80026ac <UART_SetConfig+0x1c4>
 800261a:	f502 32de 	add.w	r2, r2, #113664	; 0x1bc00
 800261e:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002622:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 8002626:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 800262a:	d027      	beq.n	800267c <UART_SetConfig+0x194>
 800262c:	d801      	bhi.n	8002632 <UART_SetConfig+0x14a>
 800262e:	b17a      	cbz	r2, 8002650 <UART_SetConfig+0x168>
 8002630:	e03c      	b.n	80026ac <UART_SetConfig+0x1c4>
 8002632:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002636:	d017      	beq.n	8002668 <UART_SetConfig+0x180>
 8002638:	f5b2 4f40 	cmp.w	r2, #49152	; 0xc000
 800263c:	e7ac      	b.n	8002598 <UART_SetConfig+0xb0>

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
  {
    switch (clocksource)
 800263e:	2a08      	cmp	r2, #8
 8002640:	d837      	bhi.n	80026b2 <UART_SetConfig+0x1ca>
 8002642:	e8df f002 	tbb	[pc, r2]
 8002646:	0e08      	.short	0x0e08
 8002648:	361e3614 	.word	0x361e3614
 800264c:	3636      	.short	0x3636
 800264e:	2a          	.byte	0x2a
 800264f:	00          	.byte	0x00

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002650:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002654:	d140      	bne.n	80026d8 <UART_SetConfig+0x1f0>
  {
    switch (clocksource)
    {
    case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002656:	f7fe fe49 	bl	80012ec <HAL_RCC_GetPCLK1Freq>
 800265a:	e014      	b.n	8002686 <UART_SetConfig+0x19e>

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800265c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002660:	d13d      	bne.n	80026de <UART_SetConfig+0x1f6>
    {
    case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002662:	f7fe fe5b 	bl	800131c <HAL_RCC_GetPCLK2Freq>
 8002666:	e00e      	b.n	8002686 <UART_SetConfig+0x19e>

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002668:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800266c:	d13a      	bne.n	80026e4 <UART_SetConfig+0x1fc>
      break;
    case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800266e:	6860      	ldr	r0, [r4, #4]
 8002670:	0842      	lsrs	r2, r0, #1
 8002672:	f102 73f4 	add.w	r3, r2, #31981568	; 0x1e80000
 8002676:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 800267a:	e012      	b.n	80026a2 <UART_SetConfig+0x1ba>

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800267c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002680:	d139      	bne.n	80026f6 <UART_SetConfig+0x20e>
      break;
    case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002682:	f7fe fd45 	bl	8001110 <HAL_RCC_GetSysClockFreq>
 8002686:	6863      	ldr	r3, [r4, #4]
 8002688:	085a      	lsrs	r2, r3, #1
 800268a:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 800268e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002692:	e008      	b.n	80026a6 <UART_SetConfig+0x1be>

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002694:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002698:	d137      	bne.n	800270a <UART_SetConfig+0x222>
      break;
    case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800269a:	6860      	ldr	r0, [r4, #4]
 800269c:	0843      	lsrs	r3, r0, #1
 800269e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80026a2:	fbb3 f3f0 	udiv	r3, r3, r0
 80026a6:	b29b      	uxth	r3, r3
{
  uint32_t tmpreg                     = 0x00000000U;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000U;
  uint16_t usartdiv                   = 0x0000U;
  HAL_StatusTypeDef ret               = HAL_OK;
 80026a8:	2000      	movs	r0, #0
    case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
      break;
 80026aa:	e004      	b.n	80026b6 <UART_SetConfig+0x1ce>

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026b0:	d135      	bne.n	800271e <UART_SetConfig+0x236>
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
      break;
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 80026b2:	2001      	movs	r0, #1
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg                     = 0x00000000U;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000U;
  uint16_t usartdiv                   = 0x0000U;
 80026b4:	2300      	movs	r3, #0
        ret = HAL_ERROR;
      break;
    }

    brrtemp = usartdiv & 0xFFF0U;
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80026b6:	f3c3 0142 	ubfx	r1, r3, #1, #3
 80026ba:	f023 030f 	bic.w	r3, r3, #15
    huart->Instance->BRR = brrtemp;
 80026be:	6822      	ldr	r2, [r4, #0]
 80026c0:	430b      	orrs	r3, r1
 80026c2:	60d3      	str	r3, [r2, #12]
 80026c4:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    switch (clocksource)
 80026c6:	2a08      	cmp	r2, #8
 80026c8:	d829      	bhi.n	800271e <UART_SetConfig+0x236>
 80026ca:	e8df f002 	tbb	[pc, r2]
 80026ce:	0805      	.short	0x0805
 80026d0:	2814280b 	.word	0x2814280b
 80026d4:	2828      	.short	0x2828
 80026d6:	1e          	.byte	0x1e
 80026d7:	00          	.byte	0x00
    {
    case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80026d8:	f7fe fe08 	bl	80012ec <HAL_RCC_GetPCLK1Freq>
 80026dc:	e00d      	b.n	80026fa <UART_SetConfig+0x212>
      break;
    case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80026de:	f7fe fe1d 	bl	800131c <HAL_RCC_GetPCLK2Freq>
 80026e2:	e00a      	b.n	80026fa <UART_SetConfig+0x212>
      break;
    case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80026e4:	6861      	ldr	r1, [r4, #4]
 80026e6:	084a      	lsrs	r2, r1, #1
 80026e8:	f502 0374 	add.w	r3, r2, #15990784	; 0xf40000
 80026ec:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80026f0:	fbb3 f3f1 	udiv	r3, r3, r1
 80026f4:	e00f      	b.n	8002716 <UART_SetConfig+0x22e>
      break;
    case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80026f6:	f7fe fd0b 	bl	8001110 <HAL_RCC_GetSysClockFreq>
 80026fa:	6863      	ldr	r3, [r4, #4]
 80026fc:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002700:	fbb0 f0f3 	udiv	r0, r0, r3
 8002704:	b280      	uxth	r0, r0
 8002706:	60e8      	str	r0, [r5, #12]
 8002708:	e007      	b.n	800271a <UART_SetConfig+0x232>
      break;
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800270a:	6862      	ldr	r2, [r4, #4]
 800270c:	0853      	lsrs	r3, r2, #1
 800270e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002712:	fbb3 f3f2 	udiv	r3, r3, r2
 8002716:	b29b      	uxth	r3, r3
 8002718:	60eb      	str	r3, [r5, #12]
{
  uint32_t tmpreg                     = 0x00000000U;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000U;
  uint16_t usartdiv                   = 0x0000U;
  HAL_StatusTypeDef ret               = HAL_OK;
 800271a:	2000      	movs	r0, #0
    case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
      break;
 800271c:	bd38      	pop	{r3, r4, r5, pc}
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 800271e:	2001      	movs	r0, #1
    }
  }

  return ret;

}
 8002720:	bd38      	pop	{r3, r4, r5, pc}
 8002722:	bf00      	nop
 8002724:	efff69f3 	.word	0xefff69f3
 8002728:	40011000 	.word	0x40011000
 800272c:	08003dd8 	.word	0x08003dd8
 8002730:	40004400 	.word	0x40004400
 8002734:	08003ddc 	.word	0x08003ddc
 8002738:	40004800 	.word	0x40004800
 800273c:	40004c00 	.word	0x40004c00
 8002740:	40005000 	.word	0x40005000
 8002744:	40011400 	.word	0x40011400
 8002748:	40007800 	.word	0x40007800
 800274c:	40007c00 	.word	0x40007c00

08002750 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002750:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002752:	07da      	lsls	r2, r3, #31
  * @brief Configure the UART peripheral advanced features
  * @param huart: uart handle
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002754:	b510      	push	{r4, lr}
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002756:	d506      	bpl.n	8002766 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002758:	6804      	ldr	r4, [r0, #0]
 800275a:	6862      	ldr	r2, [r4, #4]
 800275c:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8002760:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8002762:	430a      	orrs	r2, r1
 8002764:	6062      	str	r2, [r4, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002766:	079c      	lsls	r4, r3, #30
 8002768:	d506      	bpl.n	8002778 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800276a:	6804      	ldr	r4, [r0, #0]
 800276c:	6862      	ldr	r2, [r4, #4]
 800276e:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8002772:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8002774:	430a      	orrs	r2, r1
 8002776:	6062      	str	r2, [r4, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002778:	0759      	lsls	r1, r3, #29
 800277a:	d506      	bpl.n	800278a <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800277c:	6804      	ldr	r4, [r0, #0]
 800277e:	6862      	ldr	r2, [r4, #4]
 8002780:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8002784:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8002786:	430a      	orrs	r2, r1
 8002788:	6062      	str	r2, [r4, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800278a:	071a      	lsls	r2, r3, #28
 800278c:	d506      	bpl.n	800279c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800278e:	6804      	ldr	r4, [r0, #0]
 8002790:	6862      	ldr	r2, [r4, #4]
 8002792:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8002796:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8002798:	430a      	orrs	r2, r1
 800279a:	6062      	str	r2, [r4, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800279c:	06dc      	lsls	r4, r3, #27
 800279e:	d506      	bpl.n	80027ae <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80027a0:	6804      	ldr	r4, [r0, #0]
 80027a2:	68a2      	ldr	r2, [r4, #8]
 80027a4:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 80027a8:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80027aa:	430a      	orrs	r2, r1
 80027ac:	60a2      	str	r2, [r4, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80027ae:	0699      	lsls	r1, r3, #26
 80027b0:	d506      	bpl.n	80027c0 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80027b2:	6804      	ldr	r4, [r0, #0]
 80027b4:	68a2      	ldr	r2, [r4, #8]
 80027b6:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 80027ba:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80027bc:	430a      	orrs	r2, r1
 80027be:	60a2      	str	r2, [r4, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80027c0:	065a      	lsls	r2, r3, #25
 80027c2:	d510      	bpl.n	80027e6 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80027c4:	6801      	ldr	r1, [r0, #0]
 80027c6:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80027c8:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80027ca:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80027ce:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80027d2:	ea42 0204 	orr.w	r2, r2, r4
 80027d6:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80027d8:	d105      	bne.n	80027e6 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80027da:	684a      	ldr	r2, [r1, #4]
 80027dc:	f422 04c0 	bic.w	r4, r2, #6291456	; 0x600000
 80027e0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80027e2:	4322      	orrs	r2, r4
 80027e4:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80027e6:	061b      	lsls	r3, r3, #24
 80027e8:	d506      	bpl.n	80027f8 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80027ea:	6801      	ldr	r1, [r0, #0]
 80027ec:	684b      	ldr	r3, [r1, #4]
 80027ee:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80027f2:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80027f4:	4313      	orrs	r3, r2
 80027f6:	604b      	str	r3, [r1, #4]
 80027f8:	bd10      	pop	{r4, pc}

080027fa <UART_CheckIdleState>:
  * @brief Check the UART Idle State
  * @param huart: uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80027fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint32_t tickstart = 0U;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027fc:	2600      	movs	r6, #0
  * @brief Check the UART Idle State
  * @param huart: uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80027fe:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002800:	66c6      	str	r6, [r0, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002802:	f7fd fdaf 	bl	8000364 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002806:	6823      	ldr	r3, [r4, #0]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002808:	4605      	mov	r5, r0

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	071a      	lsls	r2, r3, #28
 800280e:	d404      	bmi.n	800281a <UART_CheckIdleState+0x20>
      /* Timeout Occurred */
      return HAL_TIMEOUT;
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002810:	6823      	ldr	r3, [r4, #0]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	075b      	lsls	r3, r3, #29
 8002816:	d51a      	bpl.n	800284e <UART_CheckIdleState+0x54>
 8002818:	e00d      	b.n	8002836 <UART_CheckIdleState+0x3c>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800281a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800281e:	4632      	mov	r2, r6
 8002820:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002824:	9300      	str	r3, [sp, #0]
 8002826:	4603      	mov	r3, r0
 8002828:	4620      	mov	r0, r4
 800282a:	f7ff fdd1 	bl	80023d0 <UART_WaitOnFlagUntilTimeout>
 800282e:	2800      	cmp	r0, #0
 8002830:	d0ee      	beq.n	8002810 <UART_CheckIdleState+0x16>
    {
      /* Timeout Occurred */
      return HAL_TIMEOUT;
 8002832:	2003      	movs	r0, #3
 8002834:	e013      	b.n	800285e <UART_CheckIdleState+0x64>
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002836:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800283a:	2200      	movs	r2, #0
 800283c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002840:	4620      	mov	r0, r4
 8002842:	9300      	str	r3, [sp, #0]
 8002844:	462b      	mov	r3, r5
 8002846:	f7ff fdc3 	bl	80023d0 <UART_WaitOnFlagUntilTimeout>
 800284a:	2800      	cmp	r0, #0
 800284c:	d1f1      	bne.n	8002832 <UART_CheckIdleState+0x38>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 800284e:	2320      	movs	r3, #32
  huart->RxState= HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002850:	2000      	movs	r0, #0
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 8002852:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  huart->RxState= HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002856:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
  huart->RxState= HAL_UART_STATE_READY;
 800285a:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
}
 800285e:	b002      	add	sp, #8
 8002860:	bd70      	pop	{r4, r5, r6, pc}

08002862 <HAL_UART_Init>:
  *         parameters in the UART_InitTypeDef and creates the associated handle .
  * @param huart: uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002862:	b510      	push	{r4, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002864:	4604      	mov	r4, r0
 8002866:	b360      	cbz	r0, 80028c2 <HAL_UART_Init+0x60>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8002868:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 800286c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002870:	b91b      	cbnz	r3, 800287a <HAL_UART_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002872:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002876:	f000 fdcf 	bl	8003418 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800287a:	6822      	ldr	r2, [r4, #0]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800287c:	2324      	movs	r3, #36	; 0x24

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800287e:	4620      	mov	r0, r4

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002880:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002884:	6813      	ldr	r3, [r2, #0]
 8002886:	f023 0301 	bic.w	r3, r3, #1
 800288a:	6013      	str	r3, [r2, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800288c:	f7ff fe2c 	bl	80024e8 <UART_SetConfig>
 8002890:	2801      	cmp	r0, #1
 8002892:	d016      	beq.n	80028c2 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002894:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002896:	b113      	cbz	r3, 800289e <HAL_UART_Init+0x3c>
  {
    UART_AdvFeatureConfig(huart);
 8002898:	4620      	mov	r0, r4
 800289a:	f7ff ff59 	bl	8002750 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800289e:	6823      	ldr	r3, [r4, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80028a0:	4620      	mov	r0, r4
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028a2:	685a      	ldr	r2, [r3, #4]
 80028a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80028a8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028aa:	689a      	ldr	r2, [r3, #8]
 80028ac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80028b0:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	f042 0201 	orr.w	r2, r2, #1

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
}
 80028b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80028bc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80028be:	f7ff bf9c 	b.w	80027fa <UART_CheckIdleState>
}
 80028c2:	2001      	movs	r0, #1
 80028c4:	bd10      	pop	{r4, pc}
	...

080028c8 <Transmit>:
	HAL_GPIO_WritePin(GPIOA, RDIC_Pin, direction);

}

//takes char array
void Transmit(char message[]) {
 80028c8:	b510      	push	{r4, lr}
 80028ca:	4604      	mov	r4, r0

	int len;
	len=strlen(message);
 80028cc:	f7fd fca0 	bl	8000210 <strlen>
	HAL_UART_Transmit(&huart1, message, len, 1000);
 80028d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028d4:	b282      	uxth	r2, r0
 80028d6:	4621      	mov	r1, r4
 80028d8:	4802      	ldr	r0, [pc, #8]	; (80028e4 <Transmit+0x1c>)
}
 80028da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
//takes char array
void Transmit(char message[]) {

	int len;
	len=strlen(message);
	HAL_UART_Transmit(&huart1, message, len, 1000);
 80028de:	f7ff bda8 	b.w	8002432 <HAL_UART_Transmit>
 80028e2:	bf00      	nop
 80028e4:	20000374 	.word	0x20000374

080028e8 <HAL_GPIO_EXTI_Callback>:
}

//button interrupt routine (THIS IS RUN WHEN BUTTONS ARE PRESSED)
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
  if (GPIO_Pin == BUTTON2_Pin)
 80028e8:	2840      	cmp	r0, #64	; 0x40
  }
}

//button interrupt routine (THIS IS RUN WHEN BUTTONS ARE PRESSED)
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80028ea:	b508      	push	{r3, lr}
  if (GPIO_Pin == BUTTON2_Pin)
 80028ec:	d107      	bne.n	80028fe <HAL_GPIO_EXTI_Callback+0x16>
  {
	  //HAL_GPIO_TogglePin(L_EMIT_PORT, L_EMIT_PIN);
	  //HAL_GPIO_TogglePin(LF_EMIT_PORT, LF_EMIT_PIN);
	  //Set_Left(100, FORWARD);
	  //Set_Right(120, FORWARD);
	  __HAL_TIM_SET_COUNTER(&htim1, 0);
 80028ee:	4b0c      	ldr	r3, [pc, #48]	; (8002920 <HAL_GPIO_EXTI_Callback+0x38>)
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	2300      	movs	r3, #0
 80028f4:	6253      	str	r3, [r2, #36]	; 0x24
	  __HAL_TIM_SET_COUNTER(&htim4, 0);
 80028f6:	4a0b      	ldr	r2, [pc, #44]	; (8002924 <HAL_GPIO_EXTI_Callback+0x3c>)
 80028f8:	6812      	ldr	r2, [r2, #0]
 80028fa:	6253      	str	r3, [r2, #36]	; 0x24
 80028fc:	bd08      	pop	{r3, pc}


  }

  if (GPIO_Pin == BUTTON1_Pin)
 80028fe:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8002902:	d10c      	bne.n	800291e <HAL_GPIO_EXTI_Callback+0x36>
  {
	 //HAL_GPIO_TogglePin(RF_EMIT_PORT, RF_EMIT_PIN);
	 //HAL_GPIO_TogglePin(R_EMIT_PORT, R_EMIT_PIN);
	 HAL_GPIO_TogglePin(L_EMIT_PORT, L_EMIT_PIN);
 8002904:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002908:	2120      	movs	r1, #32
 800290a:	f500 30c2 	add.w	r0, r0, #99328	; 0x18400
 800290e:	f7fe fa53 	bl	8000db8 <HAL_GPIO_TogglePin>
	 HAL_GPIO_TogglePin(GPIOD, LED3_Pin);
 8002912:	2108      	movs	r1, #8
 8002914:	4804      	ldr	r0, [pc, #16]	; (8002928 <HAL_GPIO_EXTI_Callback+0x40>)
	 //HAL_GPIO_TogglePin(LF_EMIT_PORT, LF_EMIT_PIN);

  }
}
 8002916:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  if (GPIO_Pin == BUTTON1_Pin)
  {
	 //HAL_GPIO_TogglePin(RF_EMIT_PORT, RF_EMIT_PIN);
	 //HAL_GPIO_TogglePin(R_EMIT_PORT, R_EMIT_PIN);
	 HAL_GPIO_TogglePin(L_EMIT_PORT, L_EMIT_PIN);
	 HAL_GPIO_TogglePin(GPIOD, LED3_Pin);
 800291a:	f7fe ba4d 	b.w	8000db8 <HAL_GPIO_TogglePin>
 800291e:	bd08      	pop	{r3, pc}
 8002920:	20000424 	.word	0x20000424
 8002924:	20000118 	.word	0x20000118
 8002928:	40020c00 	.word	0x40020c00

0800292c <HAL_ADC_ConvCpltCallback>:
 800292c:	4770      	bx	lr

0800292e <HAL_SPI_ErrorCallback>:
  * @note   This example shows a simple way to report transfer error, and you can
  *         add your own implementation.
  * @retval None
  */
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800292e:	4770      	bx	lr

08002930 <Error_Handler>:

void Error_Handler(void)
{
  while(1) 
  {
	  sprintf(tx_buffer, "State: %d", HAL_state);
 8002930:	4c05      	ldr	r4, [pc, #20]	; (8002948 <Error_Handler+0x18>)
  //wTransferState = TRANSFER_ERROR;
  //HAL_GPIO_TogglePin(GPIOD, LED5_Pin);
}

void Error_Handler(void)
{
 8002932:	b508      	push	{r3, lr}
  while(1) 
  {
	  sprintf(tx_buffer, "State: %d", HAL_state);
 8002934:	6822      	ldr	r2, [r4, #0]
 8002936:	4905      	ldr	r1, [pc, #20]	; (800294c <Error_Handler+0x1c>)
 8002938:	4805      	ldr	r0, [pc, #20]	; (8002950 <Error_Handler+0x20>)
 800293a:	f000 fe0d 	bl	8003558 <siprintf>
	  Transmit(tx_buffer);
 800293e:	4804      	ldr	r0, [pc, #16]	; (8002950 <Error_Handler+0x20>)
 8002940:	f7ff ffc2 	bl	80028c8 <Transmit>
 8002944:	e7f6      	b.n	8002934 <Error_Handler+0x4>
 8002946:	bf00      	nop
 8002948:	20000094 	.word	0x20000094
 800294c:	08003dee 	.word	0x08003dee
 8002950:	20000264 	.word	0x20000264

08002954 <Set_Left>:


void Set_Left(int speed, int direction) {

	//when switching directions, PWM polarity switches
	if (direction == FORWARD) {
 8002954:	2901      	cmp	r1, #1
	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);

}


void Set_Left(int speed, int direction) {
 8002956:	b530      	push	{r4, r5, lr}
 8002958:	4604      	mov	r4, r0

	//when switching directions, PWM polarity switches
	if (direction == FORWARD) {
		speed = 665 - speed;
 800295a:	bf08      	it	eq
 800295c:	f5c0 7426 	rsbeq	r4, r0, #664	; 0x298
	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);

}


void Set_Left(int speed, int direction) {
 8002960:	b089      	sub	sp, #36	; 0x24
 8002962:	460d      	mov	r5, r1
	//when switching directions, PWM polarity switches
	if (direction == FORWARD) {
		speed = 665 - speed;
	}

	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8002964:	480f      	ldr	r0, [pc, #60]	; (80029a4 <Set_Left+0x50>)
 8002966:	f04f 0100 	mov.w	r1, #0

void Set_Left(int speed, int direction) {

	//when switching directions, PWM polarity switches
	if (direction == FORWARD) {
		speed = 665 - speed;
 800296a:	bf08      	it	eq
 800296c:	3401      	addeq	r4, #1
	}

	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 800296e:	f7ff fbff 	bl	8002170 <HAL_TIM_PWM_Stop>
	TIM_OC_InitTypeDef tim2config;

	tim2config.Pulse = speed;
	tim2config.OCMode = TIM_OCMODE_PWM1;
	tim2config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002972:	2200      	movs	r2, #0

	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
	TIM_OC_InitTypeDef tim2config;

	tim2config.Pulse = speed;
	tim2config.OCMode = TIM_OCMODE_PWM1;
 8002974:	2360      	movs	r3, #96	; 0x60
	tim2config.OCPolarity = TIM_OCPOLARITY_HIGH;
	tim2config.OCFastMode = TIM_OCFAST_DISABLE;
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &tim2config, TIM_CHANNEL_1) != HAL_OK)
 8002976:	a901      	add	r1, sp, #4
 8002978:	480a      	ldr	r0, [pc, #40]	; (80029a4 <Set_Left+0x50>)
	}

	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
	TIM_OC_InitTypeDef tim2config;

	tim2config.Pulse = speed;
 800297a:	9402      	str	r4, [sp, #8]
	tim2config.OCMode = TIM_OCMODE_PWM1;
 800297c:	9301      	str	r3, [sp, #4]
	tim2config.OCPolarity = TIM_OCPOLARITY_HIGH;
 800297e:	9203      	str	r2, [sp, #12]
	tim2config.OCFastMode = TIM_OCFAST_DISABLE;
 8002980:	9205      	str	r2, [sp, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &tim2config, TIM_CHANNEL_1) != HAL_OK)
 8002982:	f7ff fc77 	bl	8002274 <HAL_TIM_PWM_ConfigChannel>
 8002986:	4601      	mov	r1, r0
 8002988:	b108      	cbz	r0, 800298e <Set_Left+0x3a>
	  {
	     Error_Handler();
 800298a:	f7ff ffd1 	bl	8002930 <Error_Handler>
	  }

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800298e:	4805      	ldr	r0, [pc, #20]	; (80029a4 <Set_Left+0x50>)
 8002990:	f7ff fbd4 	bl	800213c <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, LDIC_Pin, direction);
 8002994:	2102      	movs	r1, #2
 8002996:	b2ea      	uxtb	r2, r5
 8002998:	4803      	ldr	r0, [pc, #12]	; (80029a8 <Set_Left+0x54>)
 800299a:	f7fe fa09 	bl	8000db0 <HAL_GPIO_WritePin>

}
 800299e:	b009      	add	sp, #36	; 0x24
 80029a0:	bd30      	pop	{r4, r5, pc}
 80029a2:	bf00      	nop
 80029a4:	20000578 	.word	0x20000578
 80029a8:	40020000 	.word	0x40020000

080029ac <Set_Right>:

//when switching directions, PWM polarity switches
void Set_Right(int speed, int direction) {

	if (direction == FORWARD) {
 80029ac:	2901      	cmp	r1, #1
	HAL_GPIO_WritePin(GPIOA, LDIC_Pin, direction);

}

//when switching directions, PWM polarity switches
void Set_Right(int speed, int direction) {
 80029ae:	b530      	push	{r4, r5, lr}
 80029b0:	4604      	mov	r4, r0

	if (direction == FORWARD) {
			speed = 665 - speed;
 80029b2:	bf08      	it	eq
 80029b4:	f5c0 7426 	rsbeq	r4, r0, #664	; 0x298
	HAL_GPIO_WritePin(GPIOA, LDIC_Pin, direction);

}

//when switching directions, PWM polarity switches
void Set_Right(int speed, int direction) {
 80029b8:	b089      	sub	sp, #36	; 0x24
 80029ba:	460d      	mov	r5, r1

	if (direction == FORWARD) {
			speed = 665 - speed;
	}

	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 80029bc:	480f      	ldr	r0, [pc, #60]	; (80029fc <Set_Right+0x50>)
 80029be:	f04f 0108 	mov.w	r1, #8

//when switching directions, PWM polarity switches
void Set_Right(int speed, int direction) {

	if (direction == FORWARD) {
			speed = 665 - speed;
 80029c2:	bf08      	it	eq
 80029c4:	3401      	addeq	r4, #1
	}

	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 80029c6:	f7ff fbd3 	bl	8002170 <HAL_TIM_PWM_Stop>
	TIM_OC_InitTypeDef tim2config;
	tim2config.Pulse = speed;
	tim2config.OCMode = TIM_OCMODE_PWM1;
 80029ca:	2360      	movs	r3, #96	; 0x60
	tim2config.OCPolarity = TIM_OCPOLARITY_HIGH;
	tim2config.OCFastMode = TIM_OCFAST_DISABLE;

	if (HAL_TIM_PWM_ConfigChannel(&htim2, &tim2config, TIM_CHANNEL_3) != HAL_OK)
 80029cc:	2208      	movs	r2, #8
 80029ce:	a901      	add	r1, sp, #4
 80029d0:	480a      	ldr	r0, [pc, #40]	; (80029fc <Set_Right+0x50>)
	}

	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
	TIM_OC_InitTypeDef tim2config;
	tim2config.Pulse = speed;
	tim2config.OCMode = TIM_OCMODE_PWM1;
 80029d2:	9301      	str	r3, [sp, #4]
	tim2config.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029d4:	2300      	movs	r3, #0
			speed = 665 - speed;
	}

	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
	TIM_OC_InitTypeDef tim2config;
	tim2config.Pulse = speed;
 80029d6:	9402      	str	r4, [sp, #8]
	tim2config.OCMode = TIM_OCMODE_PWM1;
	tim2config.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029d8:	9303      	str	r3, [sp, #12]
	tim2config.OCFastMode = TIM_OCFAST_DISABLE;
 80029da:	9305      	str	r3, [sp, #20]

	if (HAL_TIM_PWM_ConfigChannel(&htim2, &tim2config, TIM_CHANNEL_3) != HAL_OK)
 80029dc:	f7ff fc4a 	bl	8002274 <HAL_TIM_PWM_ConfigChannel>
 80029e0:	b108      	cbz	r0, 80029e6 <Set_Right+0x3a>
	{
	   Error_Handler();
 80029e2:	f7ff ffa5 	bl	8002930 <Error_Handler>
	}

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80029e6:	2108      	movs	r1, #8
 80029e8:	4804      	ldr	r0, [pc, #16]	; (80029fc <Set_Right+0x50>)
 80029ea:	f7ff fba7 	bl	800213c <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, RDIC_Pin, direction);
 80029ee:	2108      	movs	r1, #8
 80029f0:	b2ea      	uxtb	r2, r5
 80029f2:	4803      	ldr	r0, [pc, #12]	; (8002a00 <Set_Right+0x54>)
 80029f4:	f7fe f9dc 	bl	8000db0 <HAL_GPIO_WritePin>

}
 80029f8:	b009      	add	sp, #36	; 0x24
 80029fa:	bd30      	pop	{r4, r5, pc}
 80029fc:	20000578 	.word	0x20000578
 8002a00:	40020000 	.word	0x40020000

08002a04 <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a04:	4b26      	ldr	r3, [pc, #152]	; (8002aa0 <SystemClock_Config+0x9c>)
 8002a06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a08:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000

}


void SystemClock_Config(void)
{
 8002a0c:	b510      	push	{r4, lr}
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a0e:	641a      	str	r2, [r3, #64]	; 0x40

}


void SystemClock_Config(void)
{
 8002a10:	b0b4      	sub	sp, #208	; 0xd0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002a14:	4a23      	ldr	r2, [pc, #140]	; (8002aa4 <SystemClock_Config+0xa0>)
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a16:	a807      	add	r0, sp, #28
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a1c:	9300      	str	r3, [sp, #0]
 8002a1e:	9b00      	ldr	r3, [sp, #0]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002a20:	6813      	ldr	r3, [r2, #0]
 8002a22:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002a26:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a2a:	6013      	str	r3, [r2, #0]
 8002a2c:	6813      	ldr	r3, [r2, #0]
 8002a2e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002a32:	9301      	str	r3, [sp, #4]
 8002a34:	9b01      	ldr	r3, [sp, #4]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002a36:	2302      	movs	r3, #2
 8002a38:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8002a3e:	2310      	movs	r3, #16
 8002a40:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002a42:	2300      	movs	r3, #0
 8002a44:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a46:	f7fe f9c7 	bl	8000dd8 <HAL_RCC_OscConfig>
 8002a4a:	4601      	mov	r1, r0
 8002a4c:	b108      	cbz	r0, 8002a52 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8002a4e:	f7ff ff6f 	bl	8002930 <Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a52:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002a54:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a56:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002a58:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a5a:	9006      	str	r0, [sp, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002a5c:	a802      	add	r0, sp, #8
    Error_Handler();
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a5e:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002a60:	f7fe fb94 	bl	800118c <HAL_RCC_ClockConfig>
 8002a64:	2800      	cmp	r0, #0
 8002a66:	d1f2      	bne.n	8002a4e <SystemClock_Config+0x4a>
  {
    Error_Handler();
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002a68:	2340      	movs	r3, #64	; 0x40
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002a6a:	9024      	str	r0, [sp, #144]	; 0x90
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a6c:	a813      	add	r0, sp, #76	; 0x4c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
  {
    Error_Handler();
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002a6e:	9313      	str	r3, [sp, #76]	; 0x4c
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a70:	f7fe fc6c 	bl	800134c <HAL_RCCEx_PeriphCLKConfig>
 8002a74:	4604      	mov	r4, r0
 8002a76:	2800      	cmp	r0, #0
 8002a78:	d1e9      	bne.n	8002a4e <SystemClock_Config+0x4a>
    Error_Handler();
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002a7a:	f7fe fc31 	bl	80012e0 <HAL_RCC_GetHCLKFreq>
 8002a7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a82:	fbb0 f0f3 	udiv	r0, r0, r3
 8002a86:	f7fd fee3 	bl	8000850 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002a8a:	2004      	movs	r0, #4
 8002a8c:	f7fd fef6 	bl	800087c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002a90:	4622      	mov	r2, r4
 8002a92:	4621      	mov	r1, r4
 8002a94:	f04f 30ff 	mov.w	r0, #4294967295
 8002a98:	f7fd fe96 	bl	80007c8 <HAL_NVIC_SetPriority>
}
 8002a9c:	b034      	add	sp, #208	; 0xd0
 8002a9e:	bd10      	pop	{r4, pc}
 8002aa0:	40023800 	.word	0x40023800
 8002aa4:	40007000 	.word	0x40007000

08002aa8 <main>:

enum {ADC_VAL_BUFFER_LENGTH = 16}; //DMA Buffer size
uint32_t ADC_valbuffer[ADC_VAL_BUFFER_LENGTH];

int main(void)
{
 8002aa8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8002aac:	b0b3      	sub	sp, #204	; 0xcc


  /*Configure GPIO pins : RDIC_Pin LDIC_Pin GYRO_CS_Pin */
  GPIO_InitStruct.Pin = RDIC_Pin|LDIC_Pin|GYRO_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aae:	2500      	movs	r5, #0
{
   //STARTUP

  /* MCU Configuration----------------------------------------------------------*/
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002ab0:	f7fd fc44 	bl	800033c <HAL_Init>
  HAL_GPIO_WritePin(GPIOD, LED1_Pin, GPIO_PIN_SET);


  /*Configure GPIO pins : RDIC_Pin LDIC_Pin GYRO_CS_Pin */
  GPIO_InitStruct.Pin = RDIC_Pin|LDIC_Pin|GYRO_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ab4:	2601      	movs	r6, #1

  /* MCU Configuration----------------------------------------------------------*/
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
  /* Configure the system clock */
  SystemClock_Config();
 8002ab6:	f7ff ffa5 	bl	8002a04 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aba:	4b52      	ldr	r3, [pc, #328]	; (8002c04 <main+0x15c>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RDIC_Pin|LDIC_Pin, GPIO_PIN_RESET);
 8002abc:	210a      	movs	r1, #10
 8002abe:	4852      	ldr	r0, [pc, #328]	; (8002c08 <main+0x160>)
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ac0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

  //Configure GPIO pins : PC8 PC9
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002ac2:	f44f 7840 	mov.w	r8, #768	; 0x300
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : BUTTON1_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002ac6:	4c51      	ldr	r4, [pc, #324]	; (8002c0c <main+0x164>)
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002ac8:	f44f 3780 	mov.w	r7, #65536	; 0x10000
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002acc:	f042 0201 	orr.w	r2, r2, #1
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.NbrOfDiscConversion = 0;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC1;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 4;
 8002ad0:	f04f 0904 	mov.w	r9, #4
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ad4:	631a      	str	r2, [r3, #48]	; 0x30
 8002ad6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ad8:	f002 0201 	and.w	r2, r2, #1
 8002adc:	9206      	str	r2, [sp, #24]
 8002ade:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ae0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ae2:	f042 0204 	orr.w	r2, r2, #4
 8002ae6:	631a      	str	r2, [r3, #48]	; 0x30
 8002ae8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002aea:	f002 0204 	and.w	r2, r2, #4
 8002aee:	9207      	str	r2, [sp, #28]
 8002af0:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002af2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002af4:	f042 0202 	orr.w	r2, r2, #2
 8002af8:	631a      	str	r2, [r3, #48]	; 0x30
 8002afa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002afc:	f002 0202 	and.w	r2, r2, #2
 8002b00:	9208      	str	r2, [sp, #32]
 8002b02:	9a08      	ldr	r2, [sp, #32]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b06:	f042 0210 	orr.w	r2, r2, #16
 8002b0a:	631a      	str	r2, [r3, #48]	; 0x30
 8002b0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b0e:	f002 0210 	and.w	r2, r2, #16
 8002b12:	9209      	str	r2, [sp, #36]	; 0x24
 8002b14:	9a09      	ldr	r2, [sp, #36]	; 0x24
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b18:	f042 0208 	orr.w	r2, r2, #8
 8002b1c:	631a      	str	r2, [r3, #48]	; 0x30

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RDIC_Pin|LDIC_Pin, GPIO_PIN_RESET);
 8002b1e:	2200      	movs	r2, #0
  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b22:	f003 0308 	and.w	r3, r3, #8
 8002b26:	930a      	str	r3, [sp, #40]	; 0x28
 8002b28:	9b0a      	ldr	r3, [sp, #40]	; 0x28

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RDIC_Pin|LDIC_Pin, GPIO_PIN_RESET);
 8002b2a:	f7fe f941 	bl	8000db0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GYRO_CS_Pin, GPIO_PIN_SET);
 8002b2e:	2201      	movs	r2, #1
 8002b30:	2110      	movs	r1, #16
 8002b32:	4835      	ldr	r0, [pc, #212]	; (8002c08 <main+0x160>)
 8002b34:	f7fe f93c 	bl	8000db0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, LED5_Pin|LED4_Pin|LED3_Pin|LED2_Pin , GPIO_PIN_RESET);
 8002b38:	2200      	movs	r2, #0
 8002b3a:	211e      	movs	r1, #30
 8002b3c:	4834      	ldr	r0, [pc, #208]	; (8002c10 <main+0x168>)
 8002b3e:	f7fe f937 	bl	8000db0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, LED1_Pin, GPIO_PIN_SET);
 8002b42:	2201      	movs	r2, #1
 8002b44:	2120      	movs	r1, #32
 8002b46:	4832      	ldr	r0, [pc, #200]	; (8002c10 <main+0x168>)
 8002b48:	f7fe f932 	bl	8000db0 <HAL_GPIO_WritePin>


  /*Configure GPIO pins : RDIC_Pin LDIC_Pin GYRO_CS_Pin */
  GPIO_InitStruct.Pin = RDIC_Pin|LDIC_Pin|GYRO_CS_Pin;
 8002b4c:	231a      	movs	r3, #26
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b4e:	a929      	add	r1, sp, #164	; 0xa4
 8002b50:	482d      	ldr	r0, [pc, #180]	; (8002c08 <main+0x160>)
  HAL_GPIO_WritePin(GPIOD, LED5_Pin|LED4_Pin|LED3_Pin|LED2_Pin , GPIO_PIN_RESET);
  HAL_GPIO_WritePin(GPIOD, LED1_Pin, GPIO_PIN_SET);


  /*Configure GPIO pins : RDIC_Pin LDIC_Pin GYRO_CS_Pin */
  GPIO_InitStruct.Pin = RDIC_Pin|LDIC_Pin|GYRO_CS_Pin;
 8002b52:	9329      	str	r3, [sp, #164]	; 0xa4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b54:	962a      	str	r6, [sp, #168]	; 0xa8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b56:	952b      	str	r5, [sp, #172]	; 0xac
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b58:	952c      	str	r5, [sp, #176]	; 0xb0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b5a:	f7fe f83d 	bl	8000bd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON1_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin;
 8002b5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BUTTON1_GPIO_Port, &GPIO_InitStruct);
 8002b62:	a929      	add	r1, sp, #164	; 0xa4
 8002b64:	482a      	ldr	r0, [pc, #168]	; (8002c10 <main+0x168>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : BUTTON1_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin;
 8002b66:	9329      	str	r3, [sp, #164]	; 0xa4
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002b68:	942a      	str	r4, [sp, #168]	; 0xa8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6a:	952b      	str	r5, [sp, #172]	; 0xac
  HAL_GPIO_Init(BUTTON1_GPIO_Port, &GPIO_InitStruct);
 8002b6c:	f7fe f834 	bl	8000bd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON2_Pin;
 8002b70:	2340      	movs	r3, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BUTTON2_GPIO_Port, &GPIO_InitStruct);
 8002b72:	a929      	add	r1, sp, #164	; 0xa4
 8002b74:	4827      	ldr	r0, [pc, #156]	; (8002c14 <main+0x16c>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BUTTON1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON2_Pin;
 8002b76:	9329      	str	r3, [sp, #164]	; 0xa4
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002b78:	942a      	str	r4, [sp, #168]	; 0xa8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7a:	952b      	str	r5, [sp, #172]	; 0xac
  HAL_GPIO_Init(BUTTON2_GPIO_Port, &GPIO_InitStruct);
 8002b7c:	f7fe f82c 	bl	8000bd8 <HAL_GPIO_Init>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 8002b80:	462a      	mov	r2, r5
 8002b82:	2102      	movs	r1, #2
 8002b84:	2028      	movs	r0, #40	; 0x28

  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
 8002b86:	4c24      	ldr	r4, [pc, #144]	; (8002c18 <main+0x170>)
  GPIO_InitStruct.Pin = BUTTON2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BUTTON2_GPIO_Port, &GPIO_InitStruct);

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 8002b88:	f7fd fe1e 	bl	80007c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002b8c:	2028      	movs	r0, #40	; 0x28
 8002b8e:	f7fd fe53 	bl	8000838 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8002b92:	462a      	mov	r2, r5
 8002b94:	4631      	mov	r1, r6
 8002b96:	2017      	movs	r0, #23
 8002b98:	f7fd fe16 	bl	80007c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002b9c:	2017      	movs	r0, #23
 8002b9e:	f7fd fe4b 	bl	8000838 <HAL_NVIC_EnableIRQ>

  /*Configure GPIO pins : LED5_Pin LED4_Pin LED3_Pin LED2_Pin 
                           LED1_Pin */
  GPIO_InitStruct.Pin = LED5_Pin|LED4_Pin|LED3_Pin|LED2_Pin 
 8002ba2:	233e      	movs	r3, #62	; 0x3e
                          |LED1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ba4:	a929      	add	r1, sp, #164	; 0xa4
 8002ba6:	481a      	ldr	r0, [pc, #104]	; (8002c10 <main+0x168>)
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);

  /*Configure GPIO pins : LED5_Pin LED4_Pin LED3_Pin LED2_Pin 
                           LED1_Pin */
  GPIO_InitStruct.Pin = LED5_Pin|LED4_Pin|LED3_Pin|LED2_Pin 
 8002ba8:	9329      	str	r3, [sp, #164]	; 0xa4
                          |LED1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002baa:	962a      	str	r6, [sp, #168]	; 0xa8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bac:	952b      	str	r5, [sp, #172]	; 0xac
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bae:	952c      	str	r5, [sp, #176]	; 0xb0
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bb0:	f7fe f812 	bl	8000bd8 <HAL_GPIO_Init>
  //Configure GPIO pins : PC8 PC9
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bb4:	a929      	add	r1, sp, #164	; 0xa4
 8002bb6:	4817      	ldr	r0, [pc, #92]	; (8002c14 <main+0x16c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

  //Configure GPIO pins : PC8 PC9
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002bb8:	f8cd 80a4 	str.w	r8, [sp, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bbc:	962a      	str	r6, [sp, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bbe:	952b      	str	r5, [sp, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bc0:	952c      	str	r5, [sp, #176]	; 0xb0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bc2:	f7fe f809 	bl	8000bd8 <HAL_GPIO_Init>

   //Configure GPIO pins : PB4 PB5
      GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002bc6:	2330      	movs	r3, #48	; 0x30
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
      GPIO_InitStruct.Pull = GPIO_NOPULL;
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bc8:	4814      	ldr	r0, [pc, #80]	; (8002c1c <main+0x174>)
 8002bca:	a929      	add	r1, sp, #164	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

   //Configure GPIO pins : PB4 PB5
      GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bcc:	962a      	str	r6, [sp, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

   //Configure GPIO pins : PB4 PB5
      GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002bce:	9329      	str	r3, [sp, #164]	; 0xa4
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd0:	952b      	str	r5, [sp, #172]	; 0xac
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bd2:	952c      	str	r5, [sp, #176]	; 0xb0
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bd4:	f7fe f800 	bl	8000bd8 <HAL_GPIO_Init>
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002bd8:	4b11      	ldr	r3, [pc, #68]	; (8002c20 <main+0x178>)
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 4;
  hadc1.Init.DMAContinuousRequests = ENABLE;
  hadc1.Init.EOCSelection = DISABLE;

  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002bda:	4620      	mov	r0, r4

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002bdc:	60a5      	str	r5, [r4, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002bde:	6126      	str	r6, [r4, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002be0:	61a6      	str	r6, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002be2:	6225      	str	r5, [r4, #32]
  hadc1.Init.NbrOfDiscConversion = 0;
 8002be4:	6265      	str	r5, [r4, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002be6:	62e5      	str	r5, [r4, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC1;
 8002be8:	62a5      	str	r5, [r4, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002bea:	60e5      	str	r5, [r4, #12]
  hadc1.Init.NbrOfConversion = 4;
 8002bec:	f8c4 901c 	str.w	r9, [r4, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002bf0:	6326      	str	r6, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = DISABLE;
 8002bf2:	6165      	str	r5, [r4, #20]
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002bf4:	e884 0088 	stmia.w	r4, {r3, r7}
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 4;
  hadc1.Init.DMAContinuousRequests = ENABLE;
  hadc1.Init.EOCSelection = DISABLE;

  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002bf8:	f7fd fbc8 	bl	800038c <HAL_ADC_Init>
 8002bfc:	b190      	cbz	r0, 8002c24 <main+0x17c>
  {
    Error_Handler();
 8002bfe:	f7ff fe97 	bl	8002930 <Error_Handler>
 8002c02:	bf00      	nop
 8002c04:	40023800 	.word	0x40023800
 8002c08:	40020000 	.word	0x40020000
 8002c0c:	10210000 	.word	0x10210000
 8002c10:	40020c00 	.word	0x40020c00
 8002c14:	40020800 	.word	0x40020800
 8002c18:	2000032c 	.word	0x2000032c
 8002c1c:	40020400 	.word	0x40020400
 8002c20:	40012000 	.word	0x40012000
  }


  sConfig.Channel = ADC_CHANNEL_14;
 8002c24:	230e      	movs	r3, #14
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002c26:	9010      	str	r0, [sp, #64]	; 0x40
  sConfig.Offset = 0;
 8002c28:	9011      	str	r0, [sp, #68]	; 0x44
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c2a:	a90e      	add	r1, sp, #56	; 0x38
 8002c2c:	4620      	mov	r0, r4
  {
    Error_Handler();
  }


  sConfig.Channel = ADC_CHANNEL_14;
 8002c2e:	930e      	str	r3, [sp, #56]	; 0x38
  sConfig.Rank = 1;
 8002c30:	960f      	str	r6, [sp, #60]	; 0x3c
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c32:	f7fd fd17 	bl	8000664 <HAL_ADC_ConfigChannel>
 8002c36:	2800      	cmp	r0, #0
 8002c38:	d1e1      	bne.n	8002bfe <main+0x156>
  {
	//state = 1;
    Error_Handler();
  }

  sConfig.Channel = ADC_CHANNEL_15;
 8002c3a:	230f      	movs	r3, #15
  sConfig.Rank = 2;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002c3c:	9010      	str	r0, [sp, #64]	; 0x40
  sConfig.Offset = 0;
 8002c3e:	9011      	str	r0, [sp, #68]	; 0x44
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c40:	a90e      	add	r1, sp, #56	; 0x38
  {
	//state = 1;
    Error_Handler();
  }

  sConfig.Channel = ADC_CHANNEL_15;
 8002c42:	930e      	str	r3, [sp, #56]	; 0x38
  sConfig.Rank = 2;
 8002c44:	2302      	movs	r3, #2
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c46:	4620      	mov	r0, r4
	//state = 1;
    Error_Handler();
  }

  sConfig.Channel = ADC_CHANNEL_15;
  sConfig.Rank = 2;
 8002c48:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c4a:	f7fd fd0b 	bl	8000664 <HAL_ADC_ConfigChannel>
 8002c4e:	2800      	cmp	r0, #0
 8002c50:	d1d5      	bne.n	8002bfe <main+0x156>
  {
	//state = 2;
    Error_Handler();
  }

  sConfig.Channel = ADC_CHANNEL_8;
 8002c52:	2508      	movs	r5, #8
  sConfig.Rank = 3;
 8002c54:	2703      	movs	r7, #3
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002c56:	9010      	str	r0, [sp, #64]	; 0x40
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c58:	a90e      	add	r1, sp, #56	; 0x38
  }

  sConfig.Channel = ADC_CHANNEL_8;
  sConfig.Rank = 3;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
  sConfig.Offset = 0;
 8002c5a:	9011      	str	r0, [sp, #68]	; 0x44
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c5c:	4620      	mov	r0, r4
  {
	//state = 2;
    Error_Handler();
  }

  sConfig.Channel = ADC_CHANNEL_8;
 8002c5e:	950e      	str	r5, [sp, #56]	; 0x38
  sConfig.Rank = 3;
 8002c60:	970f      	str	r7, [sp, #60]	; 0x3c
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c62:	f7fd fcff 	bl	8000664 <HAL_ADC_ConfigChannel>
 8002c66:	2800      	cmp	r0, #0
 8002c68:	d1c9      	bne.n	8002bfe <main+0x156>
  {
	//state = 3;
    Error_Handler();
  }

  sConfig.Channel = ADC_CHANNEL_9;
 8002c6a:	2309      	movs	r3, #9
  sConfig.Rank = 4;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002c6c:	9010      	str	r0, [sp, #64]	; 0x40
  sConfig.Offset = 0;
 8002c6e:	9011      	str	r0, [sp, #68]	; 0x44
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c70:	a90e      	add	r1, sp, #56	; 0x38
 8002c72:	4620      	mov	r0, r4
  {
	//state = 3;
    Error_Handler();
  }

  sConfig.Channel = ADC_CHANNEL_9;
 8002c74:	930e      	str	r3, [sp, #56]	; 0x38
  sConfig.Rank = 4;
 8002c76:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c7a:	f7fd fcf3 	bl	8000664 <HAL_ADC_ConfigChannel>
 8002c7e:	2800      	cmp	r0, #0
 8002c80:	d1bd      	bne.n	8002bfe <main+0x156>
  {

    Error_Handler();
  }

  if(HAL_ADC_Start_DMA(&hadc1, ADC_valbuffer, ADC_VAL_BUFFER_LENGTH) != HAL_OK)
 8002c82:	2210      	movs	r2, #16
 8002c84:	49b3      	ldr	r1, [pc, #716]	; (8002f54 <main+0x4ac>)
 8002c86:	4620      	mov	r0, r4
 8002c88:	f7fd fc2a 	bl	80004e0 <HAL_ADC_Start_DMA>
 8002c8c:	2800      	cmp	r0, #0
 8002c8e:	d1b6      	bne.n	8002bfe <main+0x156>

/* SPI1 init function */
static void MX_SPI1_Init(void)
{

  hspi1.Instance = SPI1;
 8002c90:	4bb1      	ldr	r3, [pc, #708]	; (8002f58 <main+0x4b0>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002c92:	f44f 7482 	mov.w	r4, #260	; 0x104
 8002c96:	4ab1      	ldr	r2, [pc, #708]	; (8002f5c <main+0x4b4>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002c98:	6098      	str	r0, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c9a:	6118      	str	r0, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c9c:	6158      	str	r0, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c9e:	61d8      	str	r0, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ca0:	6218      	str	r0, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002ca2:	6258      	str	r0, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ca4:	6298      	str	r0, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002ca6:	6318      	str	r0, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;

  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002ca8:	4618      	mov	r0, r3
{

  hspi1.Instance = SPI1;
  hspi1.Init.Mode = SPI_MODE_MASTER;
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8002caa:	f8c3 800c 	str.w	r8, [r3, #12]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002cae:	635d      	str	r5, [r3, #52]	; 0x34
/* SPI1 init function */
static void MX_SPI1_Init(void)
{

  hspi1.Instance = SPI1;
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002cb0:	e883 0014 	stmia.w	r3, {r2, r4}
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002cb4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002cb8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 8002cba:	2207      	movs	r2, #7
 8002cbc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;

  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002cbe:	f7fe feeb 	bl	8001a98 <HAL_SPI_Init>
 8002cc2:	2800      	cmp	r0, #0
 8002cc4:	d19b      	bne.n	8002bfe <main+0x156>
//LEFT ENCODER CHANNELS
static void MX_TIM1_Init(void)
{
  TIM_Encoder_InitTypeDef sConfig;

  htim1.Instance = TIM1;
 8002cc6:	4ca6      	ldr	r4, [pc, #664]	; (8002f60 <main+0x4b8>)
  sConfig.IC2Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV4;
  sConfig.IC2Filter = 0;

  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002cc8:	a929      	add	r1, sp, #164	; 0xa4
//LEFT ENCODER CHANNELS
static void MX_TIM1_Init(void)
{
  TIM_Encoder_InitTypeDef sConfig;

  htim1.Instance = TIM1;
 8002cca:	4ba6      	ldr	r3, [pc, #664]	; (8002f64 <main+0x4bc>)
  htim1.Init.Prescaler = 0;
 8002ccc:	6060      	str	r0, [r4, #4]
//LEFT ENCODER CHANNELS
static void MX_TIM1_Init(void)
{
  TIM_Encoder_InitTypeDef sConfig;

  htim1.Instance = TIM1;
 8002cce:	6023      	str	r3, [r4, #0]
  htim1.Init.Prescaler = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 0xffff;
 8002cd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
{
  TIM_Encoder_InitTypeDef sConfig;

  htim1.Instance = TIM1;
  htim1.Init.Prescaler = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cd4:	60a0      	str	r0, [r4, #8]
  htim1.Init.Period = 0xffff;
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cd6:	6120      	str	r0, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 8002cd8:	6160      	str	r0, [r4, #20]

  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  sConfig.IC1Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002cda:	902a      	str	r0, [sp, #168]	; 0xa8
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC1Prescaler = TIM_ICPSC_DIV4;
  sConfig.IC1Filter = 0;
 8002cdc:	902d      	str	r0, [sp, #180]	; 0xb4

  sConfig.IC2Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002cde:	902e      	str	r0, [sp, #184]	; 0xb8
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV4;
  sConfig.IC2Filter = 0;
 8002ce0:	9031      	str	r0, [sp, #196]	; 0xc4

  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002ce2:	4620      	mov	r0, r4
  TIM_Encoder_InitTypeDef sConfig;

  htim1.Instance = TIM1;
  htim1.Init.Prescaler = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 0xffff;
 8002ce4:	60e3      	str	r3, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;

  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002ce6:	9729      	str	r7, [sp, #164]	; 0xa4
  sConfig.IC1Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002ce8:	962b      	str	r6, [sp, #172]	; 0xac
  sConfig.IC1Prescaler = TIM_ICPSC_DIV4;
 8002cea:	952c      	str	r5, [sp, #176]	; 0xb0
  sConfig.IC1Filter = 0;

  sConfig.IC2Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002cec:	962f      	str	r6, [sp, #188]	; 0xbc
  sConfig.IC2Prescaler = TIM_ICPSC_DIV4;
 8002cee:	9530      	str	r5, [sp, #192]	; 0xc0
  sConfig.IC2Filter = 0;

  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002cf0:	f7ff f90c 	bl	8001f0c <HAL_TIM_Encoder_Init>
 8002cf4:	2800      	cmp	r0, #0
 8002cf6:	d182      	bne.n	8002bfe <main+0x156>
  {
    Error_Handler();
  }

  if(HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL) != HAL_OK)
 8002cf8:	213c      	movs	r1, #60	; 0x3c
 8002cfa:	4620      	mov	r0, r4
 8002cfc:	f7fe ff9d 	bl	8001c3a <HAL_TIM_Encoder_Start_IT>
 8002d00:	2800      	cmp	r0, #0
 8002d02:	f47f af7c 	bne.w	8002bfe <main+0x156>
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  //uhPrescalerValue = (uint32_t)((SystemCoreClock /2) / 18000000) - 1;

  htim2.Instance = TIM2;
 8002d06:	4b98      	ldr	r3, [pc, #608]	; (8002f68 <main+0x4c0>)
  htim2.Init.Prescaler = 5;
 8002d08:	2205      	movs	r2, #5
 8002d0a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d0e:	6098      	str	r0, [r3, #8]
  htim2.Init.Period = 665;
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d10:	6118      	str	r0, [r3, #16]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002d12:	4618      	mov	r0, r3
  TIM_OC_InitTypeDef sConfigOC;

  //uhPrescalerValue = (uint32_t)((SystemCoreClock /2) / 18000000) - 1;

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 5;
 8002d14:	e883 0006 	stmia.w	r3, {r1, r2}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 665;
 8002d18:	f240 2299 	movw	r2, #665	; 0x299
 8002d1c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002d1e:	f7ff f8db 	bl	8001ed8 <HAL_TIM_PWM_Init>
 8002d22:	2800      	cmp	r0, #0
 8002d24:	f47f af6b 	bne.w	8002bfe <main+0x156>
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d28:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d2a:	a90b      	add	r1, sp, #44	; 0x2c
 8002d2c:	488e      	ldr	r0, [pc, #568]	; (8002f68 <main+0x4c0>)
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d2e:	930b      	str	r3, [sp, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d30:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d32:	f7ff fb25 	bl	8002380 <HAL_TIMEx_MasterConfigSynchronization>
 8002d36:	4602      	mov	r2, r0
 8002d38:	2800      	cmp	r0, #0
 8002d3a:	f47f af60 	bne.w	8002bfe <main+0x156>
  {
    Error_Handler();
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d3e:	f04f 0960 	mov.w	r9, #96	; 0x60
  sConfigOC.Pulse = 0;
 8002d42:	901a      	str	r0, [sp, #104]	; 0x68
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d44:	901b      	str	r0, [sp, #108]	; 0x6c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d46:	a919      	add	r1, sp, #100	; 0x64
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d48:	901d      	str	r0, [sp, #116]	; 0x74
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d4a:	4887      	ldr	r0, [pc, #540]	; (8002f68 <main+0x4c0>)
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  {
    Error_Handler();
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d4c:	f8cd 9064 	str.w	r9, [sp, #100]	; 0x64
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d50:	f7ff fa90 	bl	8002274 <HAL_TIM_PWM_ConfigChannel>
 8002d54:	2800      	cmp	r0, #0
 8002d56:	f47f af52 	bne.w	8002bfe <main+0x156>
  {
    Error_Handler();
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002d5a:	462a      	mov	r2, r5
 8002d5c:	a919      	add	r1, sp, #100	; 0x64
 8002d5e:	4882      	ldr	r0, [pc, #520]	; (8002f68 <main+0x4c0>)
 8002d60:	f7ff fa88 	bl	8002274 <HAL_TIM_PWM_ConfigChannel>
 8002d64:	4606      	mov	r6, r0
 8002d66:	2800      	cmp	r0, #0
 8002d68:	f47f af49 	bne.w	8002bfe <main+0x156>
  {
    Error_Handler();
  }
  HAL_TIM_MspPostInit(&htim2);
 8002d6c:	487e      	ldr	r0, [pc, #504]	; (8002f68 <main+0x4c0>)
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	htim4.Init.RepetitionCounter = 0;

	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
	sConfig.IC1Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002d6e:	f04f 0801 	mov.w	r8, #1

  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  {
    Error_Handler();
  }
  HAL_TIM_MspPostInit(&htim2);
 8002d72:	f000 fb07 	bl	8003384 <HAL_TIM_MspPostInit>
//RIGHT ENCODER CHANNELS
static void MX_TIM4_Init(void)
{
	TIM_Encoder_InitTypeDef sConfig;

	htim4.Instance = TIM4;
 8002d76:	4d7d      	ldr	r5, [pc, #500]	; (8002f6c <main+0x4c4>)
 8002d78:	4b7d      	ldr	r3, [pc, #500]	; (8002f70 <main+0x4c8>)
	htim4.Init.RepetitionCounter = 0;

	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
	sConfig.IC1Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
	sConfig.IC1Prescaler = TIM_ICPSC_DIV4;
 8002d7a:	f04f 0a08 	mov.w	sl, #8
	sConfig.IC2Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
	sConfig.IC2Prescaler = TIM_ICPSC_DIV4;
	sConfig.IC2Filter = 0;

	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002d7e:	a920      	add	r1, sp, #128	; 0x80
 8002d80:	4628      	mov	r0, r5
{
	TIM_Encoder_InitTypeDef sConfig;

	htim4.Instance = TIM4;
	htim4.Init.Prescaler = 0;
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d82:	60ae      	str	r6, [r5, #8]
	htim4.Init.Period = 0xffff;
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d84:	612e      	str	r6, [r5, #16]
	htim4.Init.RepetitionCounter = 0;
 8002d86:	616e      	str	r6, [r5, #20]

	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002d88:	9720      	str	r7, [sp, #128]	; 0x80
	sConfig.IC1Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002d8a:	9621      	str	r6, [sp, #132]	; 0x84
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002d8c:	f8cd 8088 	str.w	r8, [sp, #136]	; 0x88
	sConfig.IC1Prescaler = TIM_ICPSC_DIV4;
 8002d90:	f8cd a08c 	str.w	sl, [sp, #140]	; 0x8c
	sConfig.IC1Filter = 0;
 8002d94:	9624      	str	r6, [sp, #144]	; 0x90

	sConfig.IC2Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002d96:	9625      	str	r6, [sp, #148]	; 0x94
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002d98:	f8cd 8098 	str.w	r8, [sp, #152]	; 0x98
	sConfig.IC2Prescaler = TIM_ICPSC_DIV4;
 8002d9c:	f8cd a09c 	str.w	sl, [sp, #156]	; 0x9c
	sConfig.IC2Filter = 0;
 8002da0:	9628      	str	r6, [sp, #160]	; 0xa0
static void MX_TIM4_Init(void)
{
	TIM_Encoder_InitTypeDef sConfig;

	htim4.Instance = TIM4;
	htim4.Init.Prescaler = 0;
 8002da2:	e885 0048 	stmia.w	r5, {r3, r6}
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim4.Init.Period = 0xffff;
 8002da6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002daa:	60eb      	str	r3, [r5, #12]
	sConfig.IC2Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
	sConfig.IC2Prescaler = TIM_ICPSC_DIV4;
	sConfig.IC2Filter = 0;

	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002dac:	f7ff f8ae 	bl	8001f0c <HAL_TIM_Encoder_Init>
 8002db0:	2800      	cmp	r0, #0
 8002db2:	f47f af24 	bne.w	8002bfe <main+0x156>
	{
	  Error_Handler();
	}

	if(HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL) != HAL_OK)
 8002db6:	213c      	movs	r1, #60	; 0x3c
 8002db8:	4628      	mov	r0, r5
 8002dba:	f7fe ff3e 	bl	8001c3a <HAL_TIM_Encoder_Start_IT>
 8002dbe:	2800      	cmp	r0, #0
 8002dc0:	f47f af1d 	bne.w	8002bfe <main+0x156>
static void MX_TIM9_Init(void)
{

  TIM_OC_InitTypeDef sConfigOC;

  htim9.Instance = TIM9;
 8002dc4:	4f6b      	ldr	r7, [pc, #428]	; (8002f74 <main+0x4cc>)
 8002dc6:	4b6c      	ldr	r3, [pc, #432]	; (8002f78 <main+0x4d0>)
  htim9.Init.Prescaler = 8;
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dc8:	60b8      	str	r0, [r7, #8]
  htim9.Init.Period = 3375;
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dca:	6138      	str	r0, [r7, #16]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8002dcc:	4638      	mov	r0, r7
{

  TIM_OC_InitTypeDef sConfigOC;

  htim9.Instance = TIM9;
  htim9.Init.Prescaler = 8;
 8002dce:	e887 0408 	stmia.w	r7, {r3, sl}
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim9.Init.Period = 3375;
 8002dd2:	f640 532f 	movw	r3, #3375	; 0xd2f
 8002dd6:	60fb      	str	r3, [r7, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8002dd8:	f7ff f87e 	bl	8001ed8 <HAL_TIM_PWM_Init>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	2800      	cmp	r0, #0
 8002de0:	f47f af0d 	bne.w	8002bfe <main+0x156>
  {
    Error_Handler();
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
  sConfigOC.Pulse = 1790;
 8002de4:	f240 63fe 	movw	r3, #1790	; 0x6fe
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002de8:	9014      	str	r0, [sp, #80]	; 0x50
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002dea:	9016      	str	r0, [sp, #88]	; 0x58
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002dec:	a912      	add	r1, sp, #72	; 0x48
 8002dee:	4638      	mov	r0, r7
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
  {
    Error_Handler();
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002df0:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  sConfigOC.Pulse = 1790;
 8002df4:	9313      	str	r3, [sp, #76]	; 0x4c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002df6:	f7ff fa3d 	bl	8002274 <HAL_TIM_PWM_ConfigChannel>
 8002dfa:	4606      	mov	r6, r0
 8002dfc:	2800      	cmp	r0, #0
 8002dfe:	f47f aefe 	bne.w	8002bfe <main+0x156>
  {
    Error_Handler();
  }
  HAL_TIM_MspPostInit(&htim9);
 8002e02:	4638      	mov	r0, r7
 8002e04:	f000 fabe 	bl	8003384 <HAL_TIM_MspPostInit>
}

/* USART1 init function */
static void MX_USART1_UART_Init(void)
{
  huart1.Instance = USART1;
 8002e08:	485c      	ldr	r0, [pc, #368]	; (8002f7c <main+0x4d4>)
  huart1.Init.BaudRate = 115200;
 8002e0a:	4a5d      	ldr	r2, [pc, #372]	; (8002f80 <main+0x4d8>)
 8002e0c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002e10:	6086      	str	r6, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002e12:	60c6      	str	r6, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002e14:	6106      	str	r6, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e16:	6186      	str	r6, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e18:	61c6      	str	r6, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e1a:	6206      	str	r6, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e1c:	6246      	str	r6, [r0, #36]	; 0x24

/* USART1 init function */
static void MX_USART1_UART_Init(void)
{
  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
 8002e1e:	e880 000c 	stmia.w	r0, {r2, r3}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002e22:	230c      	movs	r3, #12
 8002e24:	6143      	str	r3, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002e26:	f7ff fd1c 	bl	8002862 <HAL_UART_Init>
 8002e2a:	4606      	mov	r6, r0
 8002e2c:	2800      	cmp	r0, #0
 8002e2e:	f47f aee6 	bne.w	8002bfe <main+0x156>
  //HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
  //HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
  //HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);

  //turn on emitters at startup CHECK main.h for #defines
  HAL_GPIO_WritePin(L_EMIT_PORT, L_EMIT_PIN, ON);
 8002e32:	4642      	mov	r2, r8
 8002e34:	2120      	movs	r1, #32
 8002e36:	4853      	ldr	r0, [pc, #332]	; (8002f84 <main+0x4dc>)
 8002e38:	f7fd ffba 	bl	8000db0 <HAL_GPIO_WritePin>
 8002e3c:	f8df 9148 	ldr.w	r9, [pc, #328]	; 8002f88 <main+0x4e0>
  //HAL_GPIO_WritePin(LF_EMIT_PORT, LF_EMIT_PIN, ON);
  //HAL_GPIO_WritePin(RF_EMIT_PORT, RF_EMIT_PIN, ON);
  //HAL_GPIO_WritePin(R_EMIT_PORT, R_EMIT_PIN, ON);

  //END STARTUP
  Set_Left(0, FORWARD);
 8002e40:	4641      	mov	r1, r8
 8002e42:	4630      	mov	r0, r6
 8002e44:	f7ff fd86 	bl	8002954 <Set_Left>
  Set_Right(0, FORWARD);
 8002e48:	4641      	mov	r1, r8
 8002e4a:	4630      	mov	r0, r6
 8002e4c:	f7ff fdae 	bl	80029ac <Set_Right>

  //MAIN INFINITE PROGRAM LOOP aka ready loop
  while (1)
  {
	  l_count = __HAL_TIM_GET_COUNTER(&htim1); //check left and right encoder counts for debug
 8002e50:	6823      	ldr	r3, [r4, #0]
 8002e52:	4a4d      	ldr	r2, [pc, #308]	; (8002f88 <main+0x4e0>)
 8002e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	  r_count = __HAL_TIM_GET_COUNTER(&htim4);
 8002e56:	f8df 8144 	ldr.w	r8, [pc, #324]	; 8002f9c <main+0x4f4>
  Set_Right(0, FORWARD);

  //MAIN INFINITE PROGRAM LOOP aka ready loop
  while (1)
  {
	  l_count = __HAL_TIM_GET_COUNTER(&htim1); //check left and right encoder counts for debug
 8002e5a:	6013      	str	r3, [r2, #0]
	  r_count = __HAL_TIM_GET_COUNTER(&htim4);
 8002e5c:	682b      	ldr	r3, [r5, #0]
	  f_wall = ADC_valbuffer[0]; //save front wall value in variable. Not really needed
 8002e5e:	4e3d      	ldr	r6, [pc, #244]	; (8002f54 <main+0x4ac>)

  //MAIN INFINITE PROGRAM LOOP aka ready loop
  while (1)
  {
	  l_count = __HAL_TIM_GET_COUNTER(&htim1); //check left and right encoder counts for debug
	  r_count = __HAL_TIM_GET_COUNTER(&htim4);
 8002e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	  f_wall = ADC_valbuffer[0]; //save front wall value in variable. Not really needed
 8002e62:	4a4a      	ldr	r2, [pc, #296]	; (8002f8c <main+0x4e4>)

  //MAIN INFINITE PROGRAM LOOP aka ready loop
  while (1)
  {
	  l_count = __HAL_TIM_GET_COUNTER(&htim1); //check left and right encoder counts for debug
	  r_count = __HAL_TIM_GET_COUNTER(&htim4);
 8002e64:	f8c8 3000 	str.w	r3, [r8]
	  f_wall = ADC_valbuffer[0]; //save front wall value in variable. Not really needed
 8002e68:	6833      	ldr	r3, [r6, #0]
 8002e6a:	6013      	str	r3, [r2, #0]

	  if (f_wall > 1500) { //start searching (place finger in front)
 8002e6c:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002e70:	4293      	cmp	r3, r2
 8002e72:	f340 8103 	ble.w	800307c <main+0x5d4>

	  //sprintf(tx_buffer, "X Location: %u   Y Location: %u \r\n", x_coord, y_coord);
	  //Transmit(tx_buffer);
	  //HAL_GPIO_WritePin(L_EMIT_PORT, L_EMIT_PIN, OFF);

      HAL_GPIO_WritePin(GPIOD, LED5_Pin, ON); //Turn on LEDs to indicate it is searching
 8002e76:	2201      	movs	r2, #1
 8002e78:	2102      	movs	r1, #2
 8002e7a:	4845      	ldr	r0, [pc, #276]	; (8002f90 <main+0x4e8>)
 8002e7c:	f7fd ff98 	bl	8000db0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOD, LED4_Pin, ON);
 8002e80:	2201      	movs	r2, #1
 8002e82:	2104      	movs	r1, #4
 8002e84:	4842      	ldr	r0, [pc, #264]	; (8002f90 <main+0x4e8>)
 8002e86:	f7fd ff93 	bl	8000db0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, LED3_Pin, ON);
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	2108      	movs	r1, #8
 8002e8e:	4840      	ldr	r0, [pc, #256]	; (8002f90 <main+0x4e8>)
 8002e90:	f7fd ff8e 	bl	8000db0 <HAL_GPIO_WritePin>
	  HAL_Delay(1000); //delay before start to get finger out of the way
 8002e94:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002e98:	f7fd fa6a 	bl	8000370 <HAL_Delay>

	  __HAL_TIM_SET_COUNTER(&htim1, 0); //reset counters
 8002e9c:	4b30      	ldr	r3, [pc, #192]	; (8002f60 <main+0x4b8>)
	  __HAL_TIM_SET_COUNTER(&htim4, 0);
	  prev_l_count = 0;
	  prev_r_count = 0;
 8002e9e:	f8df a110 	ldr.w	sl, [pc, #272]	; 8002fb0 <main+0x508>

	  Set_Left(m_speed, FORWARD); //start going straight
 8002ea2:	2101      	movs	r1, #1
      HAL_GPIO_WritePin(GPIOD, LED5_Pin, ON); //Turn on LEDs to indicate it is searching
      HAL_GPIO_WritePin(GPIOD, LED4_Pin, ON);
	  HAL_GPIO_WritePin(GPIOD, LED3_Pin, ON);
	  HAL_Delay(1000); //delay before start to get finger out of the way

	  __HAL_TIM_SET_COUNTER(&htim1, 0); //reset counters
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	4f3a      	ldr	r7, [pc, #232]	; (8002f94 <main+0x4ec>)
 8002eaa:	46d3      	mov	fp, sl
 8002eac:	6253      	str	r3, [r2, #36]	; 0x24
	  __HAL_TIM_SET_COUNTER(&htim4, 0);
 8002eae:	4a2f      	ldr	r2, [pc, #188]	; (8002f6c <main+0x4c4>)
	  prev_l_count = 0;
	  prev_r_count = 0;
 8002eb0:	f8ca 3000 	str.w	r3, [sl]
      HAL_GPIO_WritePin(GPIOD, LED4_Pin, ON);
	  HAL_GPIO_WritePin(GPIOD, LED3_Pin, ON);
	  HAL_Delay(1000); //delay before start to get finger out of the way

	  __HAL_TIM_SET_COUNTER(&htim1, 0); //reset counters
	  __HAL_TIM_SET_COUNTER(&htim4, 0);
 8002eb4:	6812      	ldr	r2, [r2, #0]
 8002eb6:	6253      	str	r3, [r2, #36]	; 0x24
	  prev_l_count = 0;
 8002eb8:	4a36      	ldr	r2, [pc, #216]	; (8002f94 <main+0x4ec>)
 8002eba:	6013      	str	r3, [r2, #0]
	  prev_r_count = 0;

	  Set_Left(m_speed, FORWARD); //start going straight
 8002ebc:	4b36      	ldr	r3, [pc, #216]	; (8002f98 <main+0x4f0>)
 8002ebe:	6818      	ldr	r0, [r3, #0]
 8002ec0:	9305      	str	r3, [sp, #20]
 8002ec2:	f7ff fd47 	bl	8002954 <Set_Left>
	  Set_Right(m_speed+25, FORWARD); //quite the offset there mate
 8002ec6:	9b05      	ldr	r3, [sp, #20]
 8002ec8:	2101      	movs	r1, #1
 8002eca:	6818      	ldr	r0, [r3, #0]
 8002ecc:	3019      	adds	r0, #25
 8002ece:	f7ff fd6d 	bl	80029ac <Set_Right>

	  while(1) { //searching loop

	  f_wall = ADC_valbuffer[0]; //get front wall
 8002ed2:	4b20      	ldr	r3, [pc, #128]	; (8002f54 <main+0x4ac>)
 8002ed4:	4a2d      	ldr	r2, [pc, #180]	; (8002f8c <main+0x4e4>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
	  l_count = __HAL_TIM_GET_COUNTER(&htim1); //get encoder counts. Encoders working in background and are automatically updated
	  r_count = __HAL_TIM_GET_COUNTER(&htim4);
 8002ed8:	6829      	ldr	r1, [r5, #0]
	  Set_Left(m_speed, FORWARD); //start going straight
	  Set_Right(m_speed+25, FORWARD); //quite the offset there mate

	  while(1) { //searching loop

	  f_wall = ADC_valbuffer[0]; //get front wall
 8002eda:	6013      	str	r3, [r2, #0]
	  l_count = __HAL_TIM_GET_COUNTER(&htim1); //get encoder counts. Encoders working in background and are automatically updated
 8002edc:	6822      	ldr	r2, [r4, #0]
	  r_count = __HAL_TIM_GET_COUNTER(&htim4);
 8002ede:	482f      	ldr	r0, [pc, #188]	; (8002f9c <main+0x4f4>)
	  Set_Right(m_speed+25, FORWARD); //quite the offset there mate

	  while(1) { //searching loop

	  f_wall = ADC_valbuffer[0]; //get front wall
	  l_count = __HAL_TIM_GET_COUNTER(&htim1); //get encoder counts. Encoders working in background and are automatically updated
 8002ee0:	6a52      	ldr	r2, [r2, #36]	; 0x24
	  r_count = __HAL_TIM_GET_COUNTER(&htim4);
 8002ee2:	6a49      	ldr	r1, [r1, #36]	; 0x24
	  Set_Right(m_speed+25, FORWARD); //quite the offset there mate

	  while(1) { //searching loop

	  f_wall = ADC_valbuffer[0]; //get front wall
	  l_count = __HAL_TIM_GET_COUNTER(&htim1); //get encoder counts. Encoders working in background and are automatically updated
 8002ee4:	f8c9 2000 	str.w	r2, [r9]
	  r_count = __HAL_TIM_GET_COUNTER(&htim4);
 8002ee8:	6001      	str	r1, [r0, #0]

	  if (cur_dir == NORTH && f_wall > 500) //basic structure. Will eventually be case statement. Decide next move
 8002eea:	482d      	ldr	r0, [pc, #180]	; (8002fa0 <main+0x4f8>)
 8002eec:	f8d0 e000 	ldr.w	lr, [r0]
 8002ef0:	482c      	ldr	r0, [pc, #176]	; (8002fa4 <main+0x4fc>)
 8002ef2:	f1be 0f00 	cmp.w	lr, #0
 8002ef6:	d16b      	bne.n	8002fd0 <main+0x528>
 8002ef8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002efc:	dd68      	ble.n	8002fd0 <main+0x528>
	  {next_dir = EAST;}
 8002efe:	f04f 0e03 	mov.w	lr, #3
	  {next_dir = NORTH;}

	  if (cur_dir == EAST)
	  {next_dir = NORTH;}

	  if (f_wall > 1800) //stop you dumb bitch
 8002f02:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
	  f_wall = ADC_valbuffer[0]; //get front wall
	  l_count = __HAL_TIM_GET_COUNTER(&htim1); //get encoder counts. Encoders working in background and are automatically updated
	  r_count = __HAL_TIM_GET_COUNTER(&htim4);

	  if (cur_dir == NORTH && f_wall > 500) //basic structure. Will eventually be case statement. Decide next move
	  {next_dir = EAST;}
 8002f06:	f8c0 e000 	str.w	lr, [r0]
	  {next_dir = NORTH;}

	  if (cur_dir == EAST)
	  {next_dir = NORTH;}

	  if (f_wall > 1800) //stop you dumb bitch
 8002f0a:	dd6f      	ble.n	8002fec <main+0x544>
	  {Set_Left(0, FORWARD);
 8002f0c:	2101      	movs	r1, #1
 8002f0e:	2000      	movs	r0, #0
 8002f10:	f7ff fd20 	bl	8002954 <Set_Left>
     	Set_Right(0, FORWARD); //STOP
 8002f14:	2101      	movs	r1, #1
 8002f16:	2000      	movs	r0, #0
 8002f18:	f7ff fd48 	bl	80029ac <Set_Right>

      sprintf(tx_buffer, "L Value: %d \r\n PREV: %d, %d CUR: %d, %d  --------------------- \r\n", f_wall, prev_l_count, prev_r_count, l_count, r_count); //lf, rf, r);
 8002f1c:	f8d8 3000 	ldr.w	r3, [r8]
 8002f20:	4a1a      	ldr	r2, [pc, #104]	; (8002f8c <main+0x4e4>)
 8002f22:	9302      	str	r3, [sp, #8]
 8002f24:	f8d9 3000 	ldr.w	r3, [r9]
 8002f28:	491f      	ldr	r1, [pc, #124]	; (8002fa8 <main+0x500>)
 8002f2a:	9301      	str	r3, [sp, #4]
 8002f2c:	f8da 3000 	ldr.w	r3, [sl]
 8002f30:	481e      	ldr	r0, [pc, #120]	; (8002fac <main+0x504>)
 8002f32:	9300      	str	r3, [sp, #0]
 8002f34:	4b17      	ldr	r3, [pc, #92]	; (8002f94 <main+0x4ec>)
 8002f36:	6812      	ldr	r2, [r2, #0]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f000 fb0d 	bl	8003558 <siprintf>
      Transmit(tx_buffer); //transmit debug stuff
 8002f3e:	481b      	ldr	r0, [pc, #108]	; (8002fac <main+0x504>)
 8002f40:	f7ff fcc2 	bl	80028c8 <Transmit>
	  HAL_GPIO_WritePin(GPIOD, LED5_Pin, OFF);
 8002f44:	2200      	movs	r2, #0
 8002f46:	2102      	movs	r1, #2
 8002f48:	4811      	ldr	r0, [pc, #68]	; (8002f90 <main+0x4e8>)
 8002f4a:	f7fd ff31 	bl	8000db0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, LED4_Pin, OFF); //turn off LEDS to indicate stoppage
 8002f4e:	2200      	movs	r2, #0
 8002f50:	2104      	movs	r1, #4
 8002f52:	e02f      	b.n	8002fb4 <main+0x50c>
 8002f54:	200003e4 	.word	0x200003e4
 8002f58:	20000514 	.word	0x20000514
 8002f5c:	40013000 	.word	0x40013000
 8002f60:	20000424 	.word	0x20000424
 8002f64:	40010000 	.word	0x40010000
 8002f68:	20000578 	.word	0x20000578
 8002f6c:	20000118 	.word	0x20000118
 8002f70:	40000800 	.word	0x40000800
 8002f74:	20000460 	.word	0x20000460
 8002f78:	40014000 	.word	0x40014000
 8002f7c:	20000374 	.word	0x20000374
 8002f80:	40011000 	.word	0x40011000
 8002f84:	40020400 	.word	0x40020400
 8002f88:	20000088 	.word	0x20000088
 8002f8c:	2000008c 	.word	0x2000008c
 8002f90:	40020c00 	.word	0x40020c00
 8002f94:	20000114 	.word	0x20000114
 8002f98:	20000000 	.word	0x20000000
 8002f9c:	20000098 	.word	0x20000098
 8002fa0:	2000009c 	.word	0x2000009c
 8002fa4:	20000090 	.word	0x20000090
 8002fa8:	08003df8 	.word	0x08003df8
 8002fac:	20000264 	.word	0x20000264
 8002fb0:	20000110 	.word	0x20000110
 8002fb4:	4843      	ldr	r0, [pc, #268]	; (80030c4 <main+0x61c>)
 8002fb6:	f7fd fefb 	bl	8000db0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, LED3_Pin, OFF);
 8002fba:	2200      	movs	r2, #0
 8002fbc:	2108      	movs	r1, #8
 8002fbe:	4841      	ldr	r0, [pc, #260]	; (80030c4 <main+0x61c>)
 8002fc0:	f7fd fef6 	bl	8000db0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(L_EMIT_PORT, L_EMIT_PIN, OFF); //turn off emitter so it doesn't enter searching again. There's a fucking wall in front so itll start again
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	2120      	movs	r1, #32
 8002fc8:	483f      	ldr	r0, [pc, #252]	; (80030c8 <main+0x620>)
 8002fca:	f7fd fef1 	bl	8000db0 <HAL_GPIO_WritePin>
	  break; //exit the searching loop and go back to ready loop
 8002fce:	e055      	b.n	800307c <main+0x5d4>
	  r_count = __HAL_TIM_GET_COUNTER(&htim4);

	  if (cur_dir == NORTH && f_wall > 500) //basic structure. Will eventually be case statement. Decide next move
	  {next_dir = EAST;}
	  else
	  {next_dir = NORTH;}
 8002fd0:	f04f 0c00 	mov.w	ip, #0

	  if (cur_dir == EAST)
 8002fd4:	f1be 0f03 	cmp.w	lr, #3
	  r_count = __HAL_TIM_GET_COUNTER(&htim4);

	  if (cur_dir == NORTH && f_wall > 500) //basic structure. Will eventually be case statement. Decide next move
	  {next_dir = EAST;}
	  else
	  {next_dir = NORTH;}
 8002fd8:	f8c0 c000 	str.w	ip, [r0]

	  if (cur_dir == EAST)
 8002fdc:	d02e      	beq.n	800303c <main+0x594>
	  {next_dir = NORTH;}

	  if (f_wall > 1800) //stop you dumb bitch
 8002fde:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8002fe2:	dc93      	bgt.n	8002f0c <main+0x464>


 	  //change of direction
	  //motor and encoder correction goes here

	  switch (cur_dir) { //main case statement. While moving, check distance traveled. If 1 unit has been covered, execute next move
 8002fe4:	f1be 0f00 	cmp.w	lr, #0
 8002fe8:	f47f af73 	bne.w	8002ed2 <main+0x42a>

	  case NORTH:
	  if ((l_count-prev_l_count) >= 625 || ((r_count-prev_r_count) >= 625)) { //left and right wheel moving at same speed. If statement checks if distance has been covered
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	1ad3      	subs	r3, r2, r3
 8002ff0:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8002ff4:	d806      	bhi.n	8003004 <main+0x55c>
 8002ff6:	f8db 3000 	ldr.w	r3, [fp]
 8002ffa:	1acb      	subs	r3, r1, r3
 8002ffc:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8003000:	f67f af67 	bls.w	8002ed2 <main+0x42a>
		cur_dir = next_dir; //execute next move
 8003004:	6803      	ldr	r3, [r0, #0]
 8003006:	4831      	ldr	r0, [pc, #196]	; (80030cc <main+0x624>)
 8003008:	6003      	str	r3, [r0, #0]

	    switch (cur_dir) { //check if motor speeds have to change with next move
 800300a:	b19b      	cbz	r3, 8003034 <main+0x58c>
 800300c:	2b03      	cmp	r3, #3
 800300e:	f47f af60 	bne.w	8002ed2 <main+0x42a>
	    case NORTH:
	    prev_l_count = l_count; //no change. keep going straight. Save encoder values
	    prev_r_count = r_count;
	    break;
	    case EAST:
		Set_Left(120, FORWARD); //need to make right turn
 8003012:	2101      	movs	r1, #1
 8003014:	2078      	movs	r0, #120	; 0x78
 8003016:	f7ff fc9d 	bl	8002954 <Set_Left>
		Set_Right(60, FORWARD);
 800301a:	2101      	movs	r1, #1
 800301c:	203c      	movs	r0, #60	; 0x3c
 800301e:	f7ff fcc5 	bl	80029ac <Set_Right>
		prev_l_count = l_count;
 8003022:	f8d9 3000 	ldr.w	r3, [r9]
		prev_r_count = r_count;
		HAL_GPIO_WritePin(L_EMIT_PORT, L_EMIT_PIN, OFF); //blind turn. Will turn on if going straight again
 8003026:	2200      	movs	r2, #0
	    prev_r_count = r_count;
	    break;
	    case EAST:
		Set_Left(120, FORWARD); //need to make right turn
		Set_Right(60, FORWARD);
		prev_l_count = l_count;
 8003028:	603b      	str	r3, [r7, #0]
		prev_r_count = r_count;
 800302a:	4b29      	ldr	r3, [pc, #164]	; (80030d0 <main+0x628>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f8cb 3000 	str.w	r3, [fp]
 8003032:	e01e      	b.n	8003072 <main+0x5ca>
	  if ((l_count-prev_l_count) >= 625 || ((r_count-prev_r_count) >= 625)) { //left and right wheel moving at same speed. If statement checks if distance has been covered
		cur_dir = next_dir; //execute next move

	    switch (cur_dir) { //check if motor speeds have to change with next move
	    case NORTH:
	    prev_l_count = l_count; //no change. keep going straight. Save encoder values
 8003034:	603a      	str	r2, [r7, #0]
	    prev_r_count = r_count;
 8003036:	f8cb 1000 	str.w	r1, [fp]
	    break;
 800303a:	e74a      	b.n	8002ed2 <main+0x42a>
	  {next_dir = NORTH;}

	  if (cur_dir == EAST)
	  {next_dir = NORTH;}

	  if (f_wall > 1800) //stop you dumb bitch
 800303c:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8003040:	f73f af64 	bgt.w	8002f0c <main+0x464>
	  }
	  break;

	  case EAST:

	  if ((l_count-prev_l_count) >= 680 || ((r_count-prev_r_count) >= 250)) { //finished making turn
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	1ad3      	subs	r3, r2, r3
 8003048:	f5b3 7f2a 	cmp.w	r3, #680	; 0x2a8
 800304c:	d333      	bcc.n	80030b6 <main+0x60e>
        cur_dir = next_dir;
 800304e:	2300      	movs	r3, #0
 8003050:	481e      	ldr	r0, [pc, #120]	; (80030cc <main+0x624>)
        switch (cur_dir) {
        	    case NORTH:
        	    prev_l_count = l_count; //save current counters
        	    prev_r_count = r_count;
 8003052:	f8cb 1000 	str.w	r1, [fp]
        	    Set_Left(m_speed, FORWARD);
 8003056:	2101      	movs	r1, #1
	  break;

	  case EAST:

	  if ((l_count-prev_l_count) >= 680 || ((r_count-prev_r_count) >= 250)) { //finished making turn
        cur_dir = next_dir;
 8003058:	6003      	str	r3, [r0, #0]
        switch (cur_dir) {
        	    case NORTH:
        	    prev_l_count = l_count; //save current counters
        	    prev_r_count = r_count;
        	    Set_Left(m_speed, FORWARD);
 800305a:	9b05      	ldr	r3, [sp, #20]

	  if ((l_count-prev_l_count) >= 680 || ((r_count-prev_r_count) >= 250)) { //finished making turn
        cur_dir = next_dir;
        switch (cur_dir) {
        	    case NORTH:
        	    prev_l_count = l_count; //save current counters
 800305c:	603a      	str	r2, [r7, #0]
        	    prev_r_count = r_count;
        	    Set_Left(m_speed, FORWARD);
 800305e:	6818      	ldr	r0, [r3, #0]
 8003060:	f7ff fc78 	bl	8002954 <Set_Left>
        	    Set_Right(m_speed+25, FORWARD);
 8003064:	9b05      	ldr	r3, [sp, #20]
 8003066:	2101      	movs	r1, #1
 8003068:	6818      	ldr	r0, [r3, #0]
 800306a:	3019      	adds	r0, #25
 800306c:	f7ff fc9e 	bl	80029ac <Set_Right>
        		prev_l_count = l_count; //save current counters
        		prev_r_count = r_count;
        		HAL_GPIO_WritePin(L_EMIT_PORT, L_EMIT_PIN, OFF);
        		break;
        	    }
		HAL_GPIO_WritePin(L_EMIT_PORT, L_EMIT_PIN, ON);
 8003070:	2201      	movs	r2, #1
 8003072:	2120      	movs	r1, #32
 8003074:	4814      	ldr	r0, [pc, #80]	; (80030c8 <main+0x620>)
 8003076:	f7fd fe9b 	bl	8000db0 <HAL_GPIO_WritePin>
 800307a:	e72a      	b.n	8002ed2 <main+0x42a>
	  }
	  }


	  //ready loop again
	  HAL_Delay(500); //ONLY CHECK FOR FINGER every half second. If you check to quickly it'll never start
 800307c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003080:	f7fd f976 	bl	8000370 <HAL_Delay>

	  //DEBUG SHIT. It'll only transmit when it is waiting. Won't take up time while searching
	  sprintf(tx_buffer, "L Value: %d  LF Value: %d \r\nRF Value: %d R Value: %d \r\n--------------------- \r\n", ADC_valbuffer[0], ADC_valbuffer[1], ADC_valbuffer[2], ADC_valbuffer[3]); //lf, rf, r);
 8003084:	68f3      	ldr	r3, [r6, #12]
 8003086:	4913      	ldr	r1, [pc, #76]	; (80030d4 <main+0x62c>)
 8003088:	9301      	str	r3, [sp, #4]
 800308a:	68b3      	ldr	r3, [r6, #8]
 800308c:	4812      	ldr	r0, [pc, #72]	; (80030d8 <main+0x630>)
 800308e:	9300      	str	r3, [sp, #0]
 8003090:	e896 000c 	ldmia.w	r6, {r2, r3}
 8003094:	f000 fa60 	bl	8003558 <siprintf>
	  Transmit(tx_buffer); //transmitm the message above
 8003098:	480f      	ldr	r0, [pc, #60]	; (80030d8 <main+0x630>)
 800309a:	f7ff fc15 	bl	80028c8 <Transmit>
	  sprintf(tx_buffer, "Left Count Value: %d \r\nRight Count Value %d \r\n-----------------\r\n", l_count, r_count);
 800309e:	f8d8 3000 	ldr.w	r3, [r8]
 80030a2:	f8d9 2000 	ldr.w	r2, [r9]
 80030a6:	490d      	ldr	r1, [pc, #52]	; (80030dc <main+0x634>)
 80030a8:	480b      	ldr	r0, [pc, #44]	; (80030d8 <main+0x630>)
 80030aa:	f000 fa55 	bl	8003558 <siprintf>
	  Transmit(tx_buffer); //transmit the message above
 80030ae:	480a      	ldr	r0, [pc, #40]	; (80030d8 <main+0x630>)
 80030b0:	f7ff fc0a 	bl	80028c8 <Transmit>

  }
 80030b4:	e6cc      	b.n	8002e50 <main+0x3a8>
	  }
	  break;

	  case EAST:

	  if ((l_count-prev_l_count) >= 680 || ((r_count-prev_r_count) >= 250)) { //finished making turn
 80030b6:	f8db 3000 	ldr.w	r3, [fp]
 80030ba:	1acb      	subs	r3, r1, r3
 80030bc:	2bf9      	cmp	r3, #249	; 0xf9
 80030be:	f67f af08 	bls.w	8002ed2 <main+0x42a>
 80030c2:	e7c4      	b.n	800304e <main+0x5a6>
 80030c4:	40020c00 	.word	0x40020c00
 80030c8:	40020400 	.word	0x40020400
 80030cc:	2000009c 	.word	0x2000009c
 80030d0:	20000098 	.word	0x20000098
 80030d4:	08003e3a 	.word	0x08003e3a
 80030d8:	20000264 	.word	0x20000264
 80030dc:	08003e8a 	.word	0x08003e8a

080030e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030e0:	b508      	push	{r3, lr}

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030e2:	2003      	movs	r0, #3
 80030e4:	f7fd fb5e 	bl	80007a4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80030e8:	2200      	movs	r2, #0
 80030ea:	f06f 000b 	mvn.w	r0, #11
 80030ee:	4611      	mov	r1, r2
 80030f0:	f7fd fb6a 	bl	80007c8 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80030f4:	2200      	movs	r2, #0
 80030f6:	f06f 000a 	mvn.w	r0, #10
 80030fa:	4611      	mov	r1, r2
 80030fc:	f7fd fb64 	bl	80007c8 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003100:	2200      	movs	r2, #0
 8003102:	f06f 0009 	mvn.w	r0, #9
 8003106:	4611      	mov	r1, r2
 8003108:	f7fd fb5e 	bl	80007c8 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800310c:	2200      	movs	r2, #0
 800310e:	f06f 0004 	mvn.w	r0, #4
 8003112:	4611      	mov	r1, r2
 8003114:	f7fd fb58 	bl	80007c8 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8003118:	2200      	movs	r2, #0
 800311a:	f06f 0003 	mvn.w	r0, #3
 800311e:	4611      	mov	r1, r2
 8003120:	f7fd fb52 	bl	80007c8 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8003124:	2200      	movs	r2, #0
 8003126:	f06f 0001 	mvn.w	r0, #1
 800312a:	4611      	mov	r1, r2
 800312c:	f7fd fb4c 	bl	80007c8 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003130:	2200      	movs	r2, #0
 8003132:	f04f 30ff 	mov.w	r0, #4294967295
 8003136:	4611      	mov	r1, r2

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003138:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800313c:	f7fd bb44 	b.w	80007c8 <HAL_NVIC_SetPriority>

08003140 <HAL_ADC_MspInit>:
{

  GPIO_InitTypeDef GPIO_InitStruct;
  static DMA_HandleTypeDef  hdma_adc;

  if(hadc->Instance==ADC1)
 8003140:	6802      	ldr	r2, [r0, #0]
 8003142:	4b2a      	ldr	r3, [pc, #168]	; (80031ec <HAL_ADC_MspInit+0xac>)
 8003144:	429a      	cmp	r2, r3

  /* USER CODE END MspInit 1 */
}

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003146:	b570      	push	{r4, r5, r6, lr}
 8003148:	4606      	mov	r6, r0
 800314a:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct;
  static DMA_HandleTypeDef  hdma_adc;

  if(hadc->Instance==ADC1)
 800314c:	d14b      	bne.n	80031e6 <HAL_ADC_MspInit+0xa6>
  {

    __HAL_RCC_ADC1_CLK_ENABLE();
 800314e:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = L_REC_Pin|LF_REC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003152:	2500      	movs	r5, #0
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = L_REC_Pin|LF_REC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003154:	2403      	movs	r4, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003156:	a903      	add	r1, sp, #12
  static DMA_HandleTypeDef  hdma_adc;

  if(hadc->Instance==ADC1)
  {

    __HAL_RCC_ADC1_CLK_ENABLE();
 8003158:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = L_REC_Pin|LF_REC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800315a:	4825      	ldr	r0, [pc, #148]	; (80031f0 <HAL_ADC_MspInit+0xb0>)
  static DMA_HandleTypeDef  hdma_adc;

  if(hadc->Instance==ADC1)
  {

    __HAL_RCC_ADC1_CLK_ENABLE();
 800315c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003160:	645a      	str	r2, [r3, #68]	; 0x44
 8003162:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003164:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8003168:	9201      	str	r2, [sp, #4]
 800316a:	9a01      	ldr	r2, [sp, #4]

    /* Enable DMA2 clock */
    __HAL_RCC_DMA2_CLK_ENABLE();
 800316c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800316e:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8003172:	631a      	str	r2, [r3, #48]	; 0x30
 8003174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = L_REC_Pin|LF_REC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003176:	9404      	str	r4, [sp, #16]
  {

    __HAL_RCC_ADC1_CLK_ENABLE();

    /* Enable DMA2 clock */
    __HAL_RCC_DMA2_CLK_ENABLE();
 8003178:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = L_REC_Pin|LF_REC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800317c:	9505      	str	r5, [sp, #20]
  {

    __HAL_RCC_ADC1_CLK_ENABLE();

    /* Enable DMA2 clock */
    __HAL_RCC_DMA2_CLK_ENABLE();
 800317e:	9302      	str	r3, [sp, #8]
 8003180:	9b02      	ldr	r3, [sp, #8]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = L_REC_Pin|LF_REC_Pin;
 8003182:	2330      	movs	r3, #48	; 0x30
 8003184:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003186:	f7fd fd27 	bl	8000bd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RF_REC_Pin|R_REC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800318a:	a903      	add	r1, sp, #12
 800318c:	4819      	ldr	r0, [pc, #100]	; (80031f4 <HAL_ADC_MspInit+0xb4>)
    GPIO_InitStruct.Pin = L_REC_Pin|LF_REC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = RF_REC_Pin|R_REC_Pin;
 800318e:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003190:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003192:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003194:	f7fd fd20 	bl	8000bd8 <HAL_GPIO_Init>

    hdma_adc.Instance = DMA2_Stream0;
 8003198:	4c17      	ldr	r4, [pc, #92]	; (80031f8 <HAL_ADC_MspInit+0xb8>)
 800319a:	4b18      	ldr	r3, [pc, #96]	; (80031fc <HAL_ADC_MspInit+0xbc>)
    hdma_adc.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    hdma_adc.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
    hdma_adc.Init.MemBurst = DMA_MBURST_SINGLE;
    hdma_adc.Init.PeriphBurst = DMA_PBURST_SINGLE;

    HAL_DMA_Init(&hdma_adc);
 800319c:	4620      	mov	r0, r4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    hdma_adc.Instance = DMA2_Stream0;
    hdma_adc.Init.Channel  = DMA_CHANNEL_0;
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800319e:	60a5      	str	r5, [r4, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80031a0:	60e5      	str	r5, [r4, #12]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_adc.Init.Mode = DMA_CIRCULAR;
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
    hdma_adc.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80031a2:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_adc.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
    hdma_adc.Init.MemBurst = DMA_MBURST_SINGLE;
 80031a4:	62e5      	str	r5, [r4, #44]	; 0x2c
    hdma_adc.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80031a6:	6325      	str	r5, [r4, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    hdma_adc.Instance = DMA2_Stream0;
    hdma_adc.Init.Channel  = DMA_CHANNEL_0;
 80031a8:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80031ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80031b0:	6123      	str	r3, [r4, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80031b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031b6:	6163      	str	r3, [r4, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80031b8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80031bc:	61a3      	str	r3, [r4, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80031be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031c2:	61e3      	str	r3, [r4, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 80031c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80031c8:	6223      	str	r3, [r4, #32]
    hdma_adc.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    hdma_adc.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 80031ca:	2301      	movs	r3, #1
 80031cc:	62a3      	str	r3, [r4, #40]	; 0x28
    hdma_adc.Init.MemBurst = DMA_MBURST_SINGLE;
    hdma_adc.Init.PeriphBurst = DMA_PBURST_SINGLE;

    HAL_DMA_Init(&hdma_adc);
 80031ce:	f7fd fb7d 	bl	80008cc <HAL_DMA_Init>

      /* Associate the initialized DMA handle to the ADC handle */
    __HAL_LINKDMA(hadc, DMA_Handle, hdma_adc);
 80031d2:	63b4      	str	r4, [r6, #56]	; 0x38

      /*##-4- Configure the NVIC for DMA #########################################*/
      /* NVIC configuration for DMA transfer complete interrupt */
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80031d4:	2038      	movs	r0, #56	; 0x38
 80031d6:	462a      	mov	r2, r5
 80031d8:	4629      	mov	r1, r5
    hdma_adc.Init.PeriphBurst = DMA_PBURST_SINGLE;

    HAL_DMA_Init(&hdma_adc);

      /* Associate the initialized DMA handle to the ADC handle */
    __HAL_LINKDMA(hadc, DMA_Handle, hdma_adc);
 80031da:	63a6      	str	r6, [r4, #56]	; 0x38

      /*##-4- Configure the NVIC for DMA #########################################*/
      /* NVIC configuration for DMA transfer complete interrupt */
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80031dc:	f7fd faf4 	bl	80007c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80031e0:	2038      	movs	r0, #56	; 0x38
 80031e2:	f7fd fb29 	bl	8000838 <HAL_NVIC_EnableIRQ>

  }

}
 80031e6:	b008      	add	sp, #32
 80031e8:	bd70      	pop	{r4, r5, r6, pc}
 80031ea:	bf00      	nop
 80031ec:	40012000 	.word	0x40012000
 80031f0:	40020800 	.word	0x40020800
 80031f4:	40020400 	.word	0x40020400
 80031f8:	200000a0 	.word	0x200000a0
 80031fc:	40026410 	.word	0x40026410

08003200 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8003200:	6802      	ldr	r2, [r0, #0]
 8003202:	4b14      	ldr	r3, [pc, #80]	; (8003254 <HAL_SPI_MspInit+0x54>)
 8003204:	429a      	cmp	r2, r3


}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003206:	b510      	push	{r4, lr}
 8003208:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 800320a:	d120      	bne.n	800324e <HAL_SPI_MspInit+0x4e>
  {

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800320c:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GYRO_SCLK_Pin|GYRO_MISO_Pin|GYRO_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003210:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003212:	a901      	add	r1, sp, #4
 8003214:	4810      	ldr	r0, [pc, #64]	; (8003258 <HAL_SPI_MspInit+0x58>)
  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
  {

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003216:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003218:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800321c:	645a      	str	r2, [r3, #68]	; 0x44
 800321e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GYRO_SCLK_Pin|GYRO_MISO_Pin|GYRO_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003220:	9403      	str	r4, [sp, #12]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
  {

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003222:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003226:	9300      	str	r3, [sp, #0]
 8003228:	9b00      	ldr	r3, [sp, #0]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GYRO_SCLK_Pin|GYRO_MISO_Pin|GYRO_MOSI_Pin;
 800322a:	23e0      	movs	r3, #224	; 0xe0
 800322c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800322e:	2302      	movs	r3, #2
 8003230:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003232:	2303      	movs	r3, #3
 8003234:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003236:	2305      	movs	r3, #5
 8003238:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800323a:	f7fd fccd 	bl	8000bd8 <HAL_GPIO_Init>

    HAL_NVIC_SetPriority(SPI1_IRQn, 1, 0);
 800323e:	2023      	movs	r0, #35	; 0x23
 8003240:	4622      	mov	r2, r4
 8003242:	2101      	movs	r1, #1
 8003244:	f7fd fac0 	bl	80007c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003248:	2023      	movs	r0, #35	; 0x23
 800324a:	f7fd faf5 	bl	8000838 <HAL_NVIC_EnableIRQ>

  }

}
 800324e:	b006      	add	sp, #24
 8003250:	bd10      	pop	{r4, pc}
 8003252:	bf00      	nop
 8003254:	40013000 	.word	0x40013000
 8003258:	40020000 	.word	0x40020000

0800325c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
 800325c:	6803      	ldr	r3, [r0, #0]
 800325e:	4a29      	ldr	r2, [pc, #164]	; (8003304 <HAL_TIM_Encoder_MspInit+0xa8>)
 8003260:	4293      	cmp	r3, r2
  }

}

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim)
{
 8003262:	b570      	push	{r4, r5, r6, lr}
 8003264:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
 8003266:	d11e      	bne.n	80032a6 <HAL_TIM_Encoder_MspInit+0x4a>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003268:	4b27      	ldr	r3, [pc, #156]	; (8003308 <HAL_TIM_Encoder_MspInit+0xac>)
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = LENC_CHB_Pin|LENC_CHA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800326a:	2401      	movs	r4, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800326c:	a903      	add	r1, sp, #12
 800326e:	4827      	ldr	r0, [pc, #156]	; (800330c <HAL_TIM_Encoder_MspInit+0xb0>)
  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003270:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003272:	f042 0201 	orr.w	r2, r2, #1
 8003276:	645a      	str	r2, [r3, #68]	; 0x44
 8003278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = LENC_CHB_Pin|LENC_CHA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800327a:	9405      	str	r4, [sp, #20]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800327c:	f003 0301 	and.w	r3, r3, #1
    */
    GPIO_InitStruct.Pin = LENC_CHB_Pin|LENC_CHA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003280:	9407      	str	r4, [sp, #28]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003282:	9301      	str	r3, [sp, #4]
 8003284:	9b01      	ldr	r3, [sp, #4]
    /**TIM1 GPIO Configuration    
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = LENC_CHB_Pin|LENC_CHA_Pin;
 8003286:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800328a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800328c:	2302      	movs	r3, #2
 800328e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8003290:	2303      	movs	r3, #3
 8003292:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003294:	f7fd fca0 	bl	8000bd8 <HAL_GPIO_Init>

    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 1);
 8003298:	201b      	movs	r0, #27
 800329a:	4622      	mov	r2, r4
 800329c:	2100      	movs	r1, #0
 800329e:	f7fd fa93 	bl	80007c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80032a2:	201b      	movs	r0, #27
 80032a4:	e02a      	b.n	80032fc <HAL_TIM_Encoder_MspInit+0xa0>


  }
  else if(htim->Instance==TIM4)
 80032a6:	4a1a      	ldr	r2, [pc, #104]	; (8003310 <HAL_TIM_Encoder_MspInit+0xb4>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d129      	bne.n	8003300 <HAL_TIM_Encoder_MspInit+0xa4>
  {
      __HAL_RCC_TIM4_CLK_ENABLE();
 80032ac:	4b16      	ldr	r3, [pc, #88]	; (8003308 <HAL_TIM_Encoder_MspInit+0xac>)
      /**TIM4 GPIO Configuration
      PB6     ------> TIM4_CH1
      PB7     ------> TIM4_CH2
      */
      GPIO_InitStruct.Pin = RENCA_Pin;
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ae:	2402      	movs	r4, #2
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032b0:	2601      	movs	r6, #1
      GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80032b2:	2503      	movs	r5, #3


  }
  else if(htim->Instance==TIM4)
  {
      __HAL_RCC_TIM4_CLK_ENABLE();
 80032b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      GPIO_InitStruct.Pin = RENCA_Pin;
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
      GPIO_InitStruct.Pull = GPIO_PULLUP;
      GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
      HAL_GPIO_Init(RENCA_GPIO_Port, &GPIO_InitStruct);
 80032b6:	a903      	add	r1, sp, #12
 80032b8:	4816      	ldr	r0, [pc, #88]	; (8003314 <HAL_TIM_Encoder_MspInit+0xb8>)


  }
  else if(htim->Instance==TIM4)
  {
      __HAL_RCC_TIM4_CLK_ENABLE();
 80032ba:	f042 0204 	orr.w	r2, r2, #4
 80032be:	641a      	str	r2, [r3, #64]	; 0x40
 80032c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
      /**TIM4 GPIO Configuration
      PB6     ------> TIM4_CH1
      PB7     ------> TIM4_CH2
      */
      GPIO_InitStruct.Pin = RENCA_Pin;
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032c2:	9404      	str	r4, [sp, #16]


  }
  else if(htim->Instance==TIM4)
  {
      __HAL_RCC_TIM4_CLK_ENABLE();
 80032c4:	f003 0304 	and.w	r3, r3, #4
      PB6     ------> TIM4_CH1
      PB7     ------> TIM4_CH2
      */
      GPIO_InitStruct.Pin = RENCA_Pin;
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032c8:	9605      	str	r6, [sp, #20]
      GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80032ca:	9506      	str	r5, [sp, #24]


  }
  else if(htim->Instance==TIM4)
  {
      __HAL_RCC_TIM4_CLK_ENABLE();
 80032cc:	9302      	str	r3, [sp, #8]
 80032ce:	9b02      	ldr	r3, [sp, #8]

      /**TIM4 GPIO Configuration
      PB6     ------> TIM4_CH1
      PB7     ------> TIM4_CH2
      */
      GPIO_InitStruct.Pin = RENCA_Pin;
 80032d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
      GPIO_InitStruct.Pull = GPIO_PULLUP;
      GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80032d4:	9407      	str	r4, [sp, #28]

      /**TIM4 GPIO Configuration
      PB6     ------> TIM4_CH1
      PB7     ------> TIM4_CH2
      */
      GPIO_InitStruct.Pin = RENCA_Pin;
 80032d6:	9303      	str	r3, [sp, #12]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
      GPIO_InitStruct.Pull = GPIO_PULLUP;
      GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
      HAL_GPIO_Init(RENCA_GPIO_Port, &GPIO_InitStruct);
 80032d8:	f7fd fc7e 	bl	8000bd8 <HAL_GPIO_Init>


      GPIO_InitStruct.Pin = RENCB_Pin;
 80032dc:	2380      	movs	r3, #128	; 0x80
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
      GPIO_InitStruct.Pull = GPIO_PULLUP;
      GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
      HAL_GPIO_Init(RENCB_GPIO_Port, &GPIO_InitStruct);
 80032de:	a903      	add	r1, sp, #12
 80032e0:	480d      	ldr	r0, [pc, #52]	; (8003318 <HAL_TIM_Encoder_MspInit+0xbc>)
      GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
      HAL_GPIO_Init(RENCA_GPIO_Port, &GPIO_InitStruct);


      GPIO_InitStruct.Pin = RENCB_Pin;
 80032e2:	9303      	str	r3, [sp, #12]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032e4:	9404      	str	r4, [sp, #16]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032e6:	9605      	str	r6, [sp, #20]
      GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80032e8:	9506      	str	r5, [sp, #24]
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80032ea:	9407      	str	r4, [sp, #28]
      HAL_GPIO_Init(RENCB_GPIO_Port, &GPIO_InitStruct);
 80032ec:	f7fd fc74 	bl	8000bd8 <HAL_GPIO_Init>


      HAL_NVIC_SetPriority(TIM4_IRQn, 0, 2);
 80032f0:	201e      	movs	r0, #30
 80032f2:	4622      	mov	r2, r4
 80032f4:	2100      	movs	r1, #0
 80032f6:	f7fd fa67 	bl	80007c8 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80032fa:	201e      	movs	r0, #30
 80032fc:	f7fd fa9c 	bl	8000838 <HAL_NVIC_EnableIRQ>
}
}
 8003300:	b008      	add	sp, #32
 8003302:	bd70      	pop	{r4, r5, r6, pc}
 8003304:	40010000 	.word	0x40010000
 8003308:	40023800 	.word	0x40023800
 800330c:	40021000 	.word	0x40021000
 8003310:	40000800 	.word	0x40000800
 8003314:	40020c00 	.word	0x40020c00
 8003318:	40020400 	.word	0x40020400

0800331c <HAL_TIM_PWM_MspInit>:
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{

  if(htim_pwm->Instance==TIM2)
 800331c:	6803      	ldr	r3, [r0, #0]
      HAL_NVIC_SetPriority(TIM4_IRQn, 0, 2);
      HAL_NVIC_EnableIRQ(TIM4_IRQn);
}
}
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800331e:	b084      	sub	sp, #16

  if(htim_pwm->Instance==TIM2)
 8003320:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003324:	d10b      	bne.n	800333e <HAL_TIM_PWM_MspInit+0x22>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003326:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 800332a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800332c:	f042 0201 	orr.w	r2, r2, #1
 8003330:	641a      	str	r2, [r3, #64]	; 0x40
 8003332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003334:	f003 0301 	and.w	r3, r3, #1
 8003338:	9301      	str	r3, [sp, #4]
 800333a:	9b01      	ldr	r3, [sp, #4]
 800333c:	e01a      	b.n	8003374 <HAL_TIM_PWM_MspInit+0x58>

  }
  else if(htim_pwm->Instance==TIM3)
 800333e:	4a0e      	ldr	r2, [pc, #56]	; (8003378 <HAL_TIM_PWM_MspInit+0x5c>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d10a      	bne.n	800335a <HAL_TIM_PWM_MspInit+0x3e>
    {

      /* Peripheral clock enable */
      __HAL_RCC_TIM3_CLK_ENABLE();
 8003344:	4b0d      	ldr	r3, [pc, #52]	; (800337c <HAL_TIM_PWM_MspInit+0x60>)
 8003346:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003348:	f042 0202 	orr.w	r2, r2, #2
 800334c:	641a      	str	r2, [r3, #64]	; 0x40
 800334e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003350:	f003 0302 	and.w	r3, r3, #2
 8003354:	9302      	str	r3, [sp, #8]
 8003356:	9b02      	ldr	r3, [sp, #8]
 8003358:	e00c      	b.n	8003374 <HAL_TIM_PWM_MspInit+0x58>

    }

  else if(htim_pwm->Instance==TIM9)
 800335a:	4a09      	ldr	r2, [pc, #36]	; (8003380 <HAL_TIM_PWM_MspInit+0x64>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d109      	bne.n	8003374 <HAL_TIM_PWM_MspInit+0x58>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003360:	4b06      	ldr	r3, [pc, #24]	; (800337c <HAL_TIM_PWM_MspInit+0x60>)
 8003362:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003364:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003368:	645a      	str	r2, [r3, #68]	; 0x44
 800336a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800336c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003370:	9303      	str	r3, [sp, #12]
 8003372:	9b03      	ldr	r3, [sp, #12]

  }

}
 8003374:	b004      	add	sp, #16
 8003376:	4770      	bx	lr
 8003378:	40000400 	.word	0x40000400
 800337c:	40023800 	.word	0x40023800
 8003380:	40014000 	.word	0x40014000

08003384 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM2)
 8003384:	6803      	ldr	r3, [r0, #0]
 8003386:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  }

}

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800338a:	b530      	push	{r4, r5, lr}
 800338c:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM2)
 800338e:	d10b      	bne.n	80033a8 <HAL_TIM_MspPostInit+0x24>

    /**TIM2 GPIO Configuration    
    PA0/WKUP     ------> TIM2_CH1
    PA3     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = RPWM_Pin|LPWM_Pin;
 8003390:	2305      	movs	r3, #5
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003392:	a901      	add	r1, sp, #4
 8003394:	481a      	ldr	r0, [pc, #104]	; (8003400 <HAL_TIM_MspPostInit+0x7c>)

    /**TIM2 GPIO Configuration    
    PA0/WKUP     ------> TIM2_CH1
    PA3     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = RPWM_Pin|LPWM_Pin;
 8003396:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003398:	2302      	movs	r3, #2
 800339a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800339c:	2300      	movs	r3, #0
 800339e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80033a0:	2301      	movs	r3, #1
 80033a2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80033a4:	9305      	str	r3, [sp, #20]
 80033a6:	e026      	b.n	80033f6 <HAL_TIM_MspPostInit+0x72>
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  }

  else if(htim->Instance==TIM3)
 80033a8:	4a16      	ldr	r2, [pc, #88]	; (8003404 <HAL_TIM_MspPostInit+0x80>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d115      	bne.n	80033da <HAL_TIM_MspPostInit+0x56>
      PC9     ------> TIM3_CH4
      PB4     ------> TIM3_CH1
      PB5     ------> TIM3_CH2
      */
      GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033ae:	2402      	movs	r4, #2
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033b0:	2500      	movs	r5, #0
      PC8     ------> TIM3_CH3
      PC9     ------> TIM3_CH4
      PB4     ------> TIM3_CH1
      PB5     ------> TIM3_CH2
      */
      GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80033b2:	f44f 7340 	mov.w	r3, #768	; 0x300
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
      GPIO_InitStruct.Pull = GPIO_NOPULL;
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
      HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033b6:	a901      	add	r1, sp, #4
 80033b8:	4813      	ldr	r0, [pc, #76]	; (8003408 <HAL_TIM_MspPostInit+0x84>)
      PC8     ------> TIM3_CH3
      PC9     ------> TIM3_CH4
      PB4     ------> TIM3_CH1
      PB5     ------> TIM3_CH2
      */
      GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80033ba:	9301      	str	r3, [sp, #4]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033bc:	9402      	str	r4, [sp, #8]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033be:	9503      	str	r5, [sp, #12]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033c0:	9504      	str	r5, [sp, #16]
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80033c2:	9405      	str	r4, [sp, #20]
      HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033c4:	f7fd fc08 	bl	8000bd8 <HAL_GPIO_Init>

      GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80033c8:	2330      	movs	r3, #48	; 0x30
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033ca:	9402      	str	r4, [sp, #8]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033cc:	9503      	str	r5, [sp, #12]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033ce:	a901      	add	r1, sp, #4
      GPIO_InitStruct.Pull = GPIO_NOPULL;
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
      HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

      GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80033d0:	9301      	str	r3, [sp, #4]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
      GPIO_InitStruct.Pull = GPIO_NOPULL;
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033d2:	9504      	str	r5, [sp, #16]
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80033d4:	9405      	str	r4, [sp, #20]
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033d6:	480d      	ldr	r0, [pc, #52]	; (800340c <HAL_TIM_MspPostInit+0x88>)
 80033d8:	e00d      	b.n	80033f6 <HAL_TIM_MspPostInit+0x72>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
    }

  else if(htim->Instance==TIM9)
 80033da:	4a0d      	ldr	r2, [pc, #52]	; (8003410 <HAL_TIM_MspPostInit+0x8c>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d10c      	bne.n	80033fa <HAL_TIM_MspPostInit+0x76>
  {
      /**TIM9 GPIO Configuration
      PE5     ------> TIM9_CH1
      */
      GPIO_InitStruct.Pin = BUZZER_Pin;
 80033e0:	2320      	movs	r3, #32
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
      GPIO_InitStruct.Pull = GPIO_NOPULL;
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
      GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
      HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 80033e2:	a901      	add	r1, sp, #4
 80033e4:	480b      	ldr	r0, [pc, #44]	; (8003414 <HAL_TIM_MspPostInit+0x90>)
  else if(htim->Instance==TIM9)
  {
      /**TIM9 GPIO Configuration
      PE5     ------> TIM9_CH1
      */
      GPIO_InitStruct.Pin = BUZZER_Pin;
 80033e6:	9301      	str	r3, [sp, #4]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033e8:	2302      	movs	r3, #2
 80033ea:	9302      	str	r3, [sp, #8]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ec:	2300      	movs	r3, #0
 80033ee:	9303      	str	r3, [sp, #12]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033f0:	9304      	str	r3, [sp, #16]
      GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80033f2:	2303      	movs	r3, #3
 80033f4:	9305      	str	r3, [sp, #20]
      HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 80033f6:	f7fd fbef 	bl	8000bd8 <HAL_GPIO_Init>

  }

}
 80033fa:	b007      	add	sp, #28
 80033fc:	bd30      	pop	{r4, r5, pc}
 80033fe:	bf00      	nop
 8003400:	40020000 	.word	0x40020000
 8003404:	40000400 	.word	0x40000400
 8003408:	40020800 	.word	0x40020800
 800340c:	40020400 	.word	0x40020400
 8003410:	40014000 	.word	0x40014000
 8003414:	40021000 	.word	0x40021000

08003418 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003418:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 800341a:	6802      	ldr	r2, [r0, #0]
 800341c:	4b0f      	ldr	r3, [pc, #60]	; (800345c <HAL_UART_MspInit+0x44>)
 800341e:	429a      	cmp	r2, r3
 8003420:	d119      	bne.n	8003456 <HAL_UART_MspInit+0x3e>
  {

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003422:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003426:	a901      	add	r1, sp, #4
 8003428:	480d      	ldr	r0, [pc, #52]	; (8003460 <HAL_UART_MspInit+0x48>)
  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
  {

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800342a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800342c:	f042 0210 	orr.w	r2, r2, #16
 8003430:	645a      	str	r2, [r3, #68]	; 0x44
 8003432:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003434:	f003 0310 	and.w	r3, r3, #16
 8003438:	9300      	str	r3, [sp, #0]
 800343a:	9b00      	ldr	r3, [sp, #0]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800343c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003440:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003442:	2302      	movs	r3, #2
 8003444:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003446:	2301      	movs	r3, #1
 8003448:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800344a:	2303      	movs	r3, #3
 800344c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800344e:	2307      	movs	r3, #7
 8003450:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003452:	f7fd fbc1 	bl	8000bd8 <HAL_GPIO_Init>


  }

}
 8003456:	b007      	add	sp, #28
 8003458:	f85d fb04 	ldr.w	pc, [sp], #4
 800345c:	40011000 	.word	0x40011000
 8003460:	40020000 	.word	0x40020000

08003464 <NMI_Handler>:
 8003464:	4770      	bx	lr

08003466 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8003466:	e7fe      	b.n	8003466 <HardFault_Handler>

08003468 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8003468:	e7fe      	b.n	8003468 <MemManage_Handler>

0800346a <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800346a:	e7fe      	b.n	800346a <BusFault_Handler>

0800346c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800346c:	e7fe      	b.n	800346c <UsageFault_Handler>

0800346e <SVC_Handler>:
 800346e:	4770      	bx	lr

08003470 <DebugMon_Handler>:
 8003470:	4770      	bx	lr

08003472 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8003472:	4770      	bx	lr

08003474 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8003474:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003476:	f7fc ff6d 	bl	8000354 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800347a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
 800347e:	f7fd ba0a 	b.w	8000896 <HAL_SYSTICK_IRQHandler>

08003482 <EXTI15_10_IRQHandler>:
  /* USER CODE END SysTick_IRQn 1 */
}

void EXTI15_10_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003482:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003486:	f7fd bc9b 	b.w	8000dc0 <HAL_GPIO_EXTI_IRQHandler>

0800348a <EXTI9_5_IRQHandler>:
}

void EXTI9_5_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 800348a:	2040      	movs	r0, #64	; 0x40
 800348c:	f7fd bc98 	b.w	8000dc0 <HAL_GPIO_EXTI_IRQHandler>

08003490 <DMA2_Stream0_IRQHandler>:
}

void DMA2_Stream0_IRQHandler(void)
{
  HAL_DMA_IRQHandler(hadc1.DMA_Handle);
 8003490:	4b01      	ldr	r3, [pc, #4]	; (8003498 <DMA2_Stream0_IRQHandler+0x8>)
 8003492:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003494:	f7fd bae2 	b.w	8000a5c <HAL_DMA_IRQHandler>
 8003498:	2000032c 	.word	0x2000032c

0800349c <SPI1_IRQHandler>:
}

void SPI1_IRQHandler(void)
{
  HAL_SPI_IRQHandler(&hspi1);
 800349c:	4801      	ldr	r0, [pc, #4]	; (80034a4 <SPI1_IRQHandler+0x8>)
 800349e:	f7fe bb51 	b.w	8001b44 <HAL_SPI_IRQHandler>
 80034a2:	bf00      	nop
 80034a4:	20000514 	.word	0x20000514

080034a8 <TIM1_CC_IRQHandler>:
}


void TIM1_CC_IRQHandler(void) {

 HAL_TIM_IRQHandler(&htim1);
 80034a8:	4801      	ldr	r0, [pc, #4]	; (80034b0 <TIM1_CC_IRQHandler+0x8>)
 80034aa:	f7fe bc02 	b.w	8001cb2 <HAL_TIM_IRQHandler>
 80034ae:	bf00      	nop
 80034b0:	20000424 	.word	0x20000424

080034b4 <TIM4_IRQHandler>:

}

void TIM4_IRQHandler(void) {

 HAL_TIM_IRQHandler(&htim4);
 80034b4:	4801      	ldr	r0, [pc, #4]	; (80034bc <TIM4_IRQHandler+0x8>)
 80034b6:	f7fe bbfc 	b.w	8001cb2 <HAL_TIM_IRQHandler>
 80034ba:	bf00      	nop
 80034bc:	20000118 	.word	0x20000118

080034c0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80034c0:	490f      	ldr	r1, [pc, #60]	; (8003500 <SystemInit+0x40>)
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80034c2:	2000      	movs	r0, #0
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80034c4:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80034c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80034cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80034d0:	4b0c      	ldr	r3, [pc, #48]	; (8003504 <SystemInit+0x44>)
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	f042 0201 	orr.w	r2, r2, #1
 80034d8:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80034da:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80034e2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80034e6:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80034e8:	4a07      	ldr	r2, [pc, #28]	; (8003508 <SystemInit+0x48>)
 80034ea:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80034f2:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80034f4:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80034f6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80034fa:	608b      	str	r3, [r1, #8]
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	e000ed00 	.word	0xe000ed00
 8003504:	40023800 	.word	0x40023800
 8003508:	24003010 	.word	0x24003010

0800350c <__libc_init_array>:
 800350c:	b570      	push	{r4, r5, r6, lr}
 800350e:	4b0e      	ldr	r3, [pc, #56]	; (8003548 <__libc_init_array+0x3c>)
 8003510:	4c0e      	ldr	r4, [pc, #56]	; (800354c <__libc_init_array+0x40>)
 8003512:	1ae4      	subs	r4, r4, r3
 8003514:	10a4      	asrs	r4, r4, #2
 8003516:	2500      	movs	r5, #0
 8003518:	461e      	mov	r6, r3
 800351a:	42a5      	cmp	r5, r4
 800351c:	d004      	beq.n	8003528 <__libc_init_array+0x1c>
 800351e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003522:	4798      	blx	r3
 8003524:	3501      	adds	r5, #1
 8003526:	e7f8      	b.n	800351a <__libc_init_array+0xe>
 8003528:	f000 fc46 	bl	8003db8 <_init>
 800352c:	4c08      	ldr	r4, [pc, #32]	; (8003550 <__libc_init_array+0x44>)
 800352e:	4b09      	ldr	r3, [pc, #36]	; (8003554 <__libc_init_array+0x48>)
 8003530:	1ae4      	subs	r4, r4, r3
 8003532:	10a4      	asrs	r4, r4, #2
 8003534:	2500      	movs	r5, #0
 8003536:	461e      	mov	r6, r3
 8003538:	42a5      	cmp	r5, r4
 800353a:	d004      	beq.n	8003546 <__libc_init_array+0x3a>
 800353c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003540:	4798      	blx	r3
 8003542:	3501      	adds	r5, #1
 8003544:	e7f8      	b.n	8003538 <__libc_init_array+0x2c>
 8003546:	bd70      	pop	{r4, r5, r6, pc}
 8003548:	08003f1c 	.word	0x08003f1c
 800354c:	08003f1c 	.word	0x08003f1c
 8003550:	08003f20 	.word	0x08003f20
 8003554:	08003f1c 	.word	0x08003f1c

08003558 <siprintf>:
 8003558:	b40e      	push	{r1, r2, r3}
 800355a:	b500      	push	{lr}
 800355c:	b09c      	sub	sp, #112	; 0x70
 800355e:	f44f 7102 	mov.w	r1, #520	; 0x208
 8003562:	ab1d      	add	r3, sp, #116	; 0x74
 8003564:	f8ad 1014 	strh.w	r1, [sp, #20]
 8003568:	9002      	str	r0, [sp, #8]
 800356a:	9006      	str	r0, [sp, #24]
 800356c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003570:	480a      	ldr	r0, [pc, #40]	; (800359c <siprintf+0x44>)
 8003572:	9104      	str	r1, [sp, #16]
 8003574:	9107      	str	r1, [sp, #28]
 8003576:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800357a:	f853 2b04 	ldr.w	r2, [r3], #4
 800357e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8003582:	6800      	ldr	r0, [r0, #0]
 8003584:	9301      	str	r3, [sp, #4]
 8003586:	a902      	add	r1, sp, #8
 8003588:	f000 f864 	bl	8003654 <_svfiprintf_r>
 800358c:	9b02      	ldr	r3, [sp, #8]
 800358e:	2200      	movs	r2, #0
 8003590:	701a      	strb	r2, [r3, #0]
 8003592:	b01c      	add	sp, #112	; 0x70
 8003594:	f85d eb04 	ldr.w	lr, [sp], #4
 8003598:	b003      	add	sp, #12
 800359a:	4770      	bx	lr
 800359c:	20000068 	.word	0x20000068

080035a0 <__ssputs_r>:
 80035a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035a4:	688e      	ldr	r6, [r1, #8]
 80035a6:	429e      	cmp	r6, r3
 80035a8:	4682      	mov	sl, r0
 80035aa:	460c      	mov	r4, r1
 80035ac:	4691      	mov	r9, r2
 80035ae:	4698      	mov	r8, r3
 80035b0:	d83e      	bhi.n	8003630 <__ssputs_r+0x90>
 80035b2:	898a      	ldrh	r2, [r1, #12]
 80035b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80035b8:	d03a      	beq.n	8003630 <__ssputs_r+0x90>
 80035ba:	6825      	ldr	r5, [r4, #0]
 80035bc:	6909      	ldr	r1, [r1, #16]
 80035be:	1a6f      	subs	r7, r5, r1
 80035c0:	6965      	ldr	r5, [r4, #20]
 80035c2:	2302      	movs	r3, #2
 80035c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80035c8:	fb95 f5f3 	sdiv	r5, r5, r3
 80035cc:	1c7b      	adds	r3, r7, #1
 80035ce:	4443      	add	r3, r8
 80035d0:	429d      	cmp	r5, r3
 80035d2:	bf38      	it	cc
 80035d4:	461d      	movcc	r5, r3
 80035d6:	0553      	lsls	r3, r2, #21
 80035d8:	d50f      	bpl.n	80035fa <__ssputs_r+0x5a>
 80035da:	4629      	mov	r1, r5
 80035dc:	f000 fb3e 	bl	8003c5c <_malloc_r>
 80035e0:	4606      	mov	r6, r0
 80035e2:	b198      	cbz	r0, 800360c <__ssputs_r+0x6c>
 80035e4:	463a      	mov	r2, r7
 80035e6:	6921      	ldr	r1, [r4, #16]
 80035e8:	f000 fac4 	bl	8003b74 <memcpy>
 80035ec:	89a3      	ldrh	r3, [r4, #12]
 80035ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80035f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035f6:	81a3      	strh	r3, [r4, #12]
 80035f8:	e013      	b.n	8003622 <__ssputs_r+0x82>
 80035fa:	462a      	mov	r2, r5
 80035fc:	f000 fb8c 	bl	8003d18 <_realloc_r>
 8003600:	4606      	mov	r6, r0
 8003602:	b970      	cbnz	r0, 8003622 <__ssputs_r+0x82>
 8003604:	6921      	ldr	r1, [r4, #16]
 8003606:	4650      	mov	r0, sl
 8003608:	f000 fada 	bl	8003bc0 <_free_r>
 800360c:	230c      	movs	r3, #12
 800360e:	f8ca 3000 	str.w	r3, [sl]
 8003612:	89a3      	ldrh	r3, [r4, #12]
 8003614:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003618:	81a3      	strh	r3, [r4, #12]
 800361a:	f04f 30ff 	mov.w	r0, #4294967295
 800361e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003622:	6126      	str	r6, [r4, #16]
 8003624:	6165      	str	r5, [r4, #20]
 8003626:	443e      	add	r6, r7
 8003628:	1bed      	subs	r5, r5, r7
 800362a:	6026      	str	r6, [r4, #0]
 800362c:	60a5      	str	r5, [r4, #8]
 800362e:	4646      	mov	r6, r8
 8003630:	4546      	cmp	r6, r8
 8003632:	bf28      	it	cs
 8003634:	4646      	movcs	r6, r8
 8003636:	4632      	mov	r2, r6
 8003638:	4649      	mov	r1, r9
 800363a:	6820      	ldr	r0, [r4, #0]
 800363c:	f000 faa5 	bl	8003b8a <memmove>
 8003640:	68a3      	ldr	r3, [r4, #8]
 8003642:	1b9b      	subs	r3, r3, r6
 8003644:	60a3      	str	r3, [r4, #8]
 8003646:	6823      	ldr	r3, [r4, #0]
 8003648:	441e      	add	r6, r3
 800364a:	6026      	str	r6, [r4, #0]
 800364c:	2000      	movs	r0, #0
 800364e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08003654 <_svfiprintf_r>:
 8003654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003658:	b09d      	sub	sp, #116	; 0x74
 800365a:	4680      	mov	r8, r0
 800365c:	9303      	str	r3, [sp, #12]
 800365e:	898b      	ldrh	r3, [r1, #12]
 8003660:	061c      	lsls	r4, r3, #24
 8003662:	460d      	mov	r5, r1
 8003664:	4616      	mov	r6, r2
 8003666:	d50d      	bpl.n	8003684 <_svfiprintf_r+0x30>
 8003668:	690b      	ldr	r3, [r1, #16]
 800366a:	b95b      	cbnz	r3, 8003684 <_svfiprintf_r+0x30>
 800366c:	2140      	movs	r1, #64	; 0x40
 800366e:	f000 faf5 	bl	8003c5c <_malloc_r>
 8003672:	6028      	str	r0, [r5, #0]
 8003674:	6128      	str	r0, [r5, #16]
 8003676:	b918      	cbnz	r0, 8003680 <_svfiprintf_r+0x2c>
 8003678:	230c      	movs	r3, #12
 800367a:	f8c8 3000 	str.w	r3, [r8]
 800367e:	e0cd      	b.n	800381c <_svfiprintf_r+0x1c8>
 8003680:	2340      	movs	r3, #64	; 0x40
 8003682:	616b      	str	r3, [r5, #20]
 8003684:	2300      	movs	r3, #0
 8003686:	9309      	str	r3, [sp, #36]	; 0x24
 8003688:	2320      	movs	r3, #32
 800368a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800368e:	f8df b19c 	ldr.w	fp, [pc, #412]	; 800382c <_svfiprintf_r+0x1d8>
 8003692:	2330      	movs	r3, #48	; 0x30
 8003694:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003698:	4637      	mov	r7, r6
 800369a:	463c      	mov	r4, r7
 800369c:	f814 3b01 	ldrb.w	r3, [r4], #1
 80036a0:	b91b      	cbnz	r3, 80036aa <_svfiprintf_r+0x56>
 80036a2:	ebb7 0906 	subs.w	r9, r7, r6
 80036a6:	d010      	beq.n	80036ca <_svfiprintf_r+0x76>
 80036a8:	e003      	b.n	80036b2 <_svfiprintf_r+0x5e>
 80036aa:	2b25      	cmp	r3, #37	; 0x25
 80036ac:	d0f9      	beq.n	80036a2 <_svfiprintf_r+0x4e>
 80036ae:	4627      	mov	r7, r4
 80036b0:	e7f3      	b.n	800369a <_svfiprintf_r+0x46>
 80036b2:	464b      	mov	r3, r9
 80036b4:	4632      	mov	r2, r6
 80036b6:	4629      	mov	r1, r5
 80036b8:	4640      	mov	r0, r8
 80036ba:	f7ff ff71 	bl	80035a0 <__ssputs_r>
 80036be:	3001      	adds	r0, #1
 80036c0:	f000 80a7 	beq.w	8003812 <_svfiprintf_r+0x1be>
 80036c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036c6:	444b      	add	r3, r9
 80036c8:	9309      	str	r3, [sp, #36]	; 0x24
 80036ca:	783b      	ldrb	r3, [r7, #0]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	f000 80a0 	beq.w	8003812 <_svfiprintf_r+0x1be>
 80036d2:	2300      	movs	r3, #0
 80036d4:	f04f 32ff 	mov.w	r2, #4294967295
 80036d8:	9304      	str	r3, [sp, #16]
 80036da:	9307      	str	r3, [sp, #28]
 80036dc:	9205      	str	r2, [sp, #20]
 80036de:	9306      	str	r3, [sp, #24]
 80036e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80036e4:	931a      	str	r3, [sp, #104]	; 0x68
 80036e6:	2601      	movs	r6, #1
 80036e8:	2205      	movs	r2, #5
 80036ea:	7821      	ldrb	r1, [r4, #0]
 80036ec:	484e      	ldr	r0, [pc, #312]	; (8003828 <_svfiprintf_r+0x1d4>)
 80036ee:	f7fc fd97 	bl	8000220 <memchr>
 80036f2:	1c67      	adds	r7, r4, #1
 80036f4:	9b04      	ldr	r3, [sp, #16]
 80036f6:	b138      	cbz	r0, 8003708 <_svfiprintf_r+0xb4>
 80036f8:	4a4b      	ldr	r2, [pc, #300]	; (8003828 <_svfiprintf_r+0x1d4>)
 80036fa:	1a80      	subs	r0, r0, r2
 80036fc:	fa06 f000 	lsl.w	r0, r6, r0
 8003700:	4318      	orrs	r0, r3
 8003702:	9004      	str	r0, [sp, #16]
 8003704:	463c      	mov	r4, r7
 8003706:	e7ef      	b.n	80036e8 <_svfiprintf_r+0x94>
 8003708:	06d9      	lsls	r1, r3, #27
 800370a:	bf44      	itt	mi
 800370c:	2220      	movmi	r2, #32
 800370e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003712:	071a      	lsls	r2, r3, #28
 8003714:	bf44      	itt	mi
 8003716:	222b      	movmi	r2, #43	; 0x2b
 8003718:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800371c:	7822      	ldrb	r2, [r4, #0]
 800371e:	2a2a      	cmp	r2, #42	; 0x2a
 8003720:	d003      	beq.n	800372a <_svfiprintf_r+0xd6>
 8003722:	9a07      	ldr	r2, [sp, #28]
 8003724:	2100      	movs	r1, #0
 8003726:	200a      	movs	r0, #10
 8003728:	e00b      	b.n	8003742 <_svfiprintf_r+0xee>
 800372a:	9a03      	ldr	r2, [sp, #12]
 800372c:	1d11      	adds	r1, r2, #4
 800372e:	6812      	ldr	r2, [r2, #0]
 8003730:	9103      	str	r1, [sp, #12]
 8003732:	2a00      	cmp	r2, #0
 8003734:	da10      	bge.n	8003758 <_svfiprintf_r+0x104>
 8003736:	4252      	negs	r2, r2
 8003738:	f043 0002 	orr.w	r0, r3, #2
 800373c:	9207      	str	r2, [sp, #28]
 800373e:	9004      	str	r0, [sp, #16]
 8003740:	e00b      	b.n	800375a <_svfiprintf_r+0x106>
 8003742:	4627      	mov	r7, r4
 8003744:	3401      	adds	r4, #1
 8003746:	783b      	ldrb	r3, [r7, #0]
 8003748:	3b30      	subs	r3, #48	; 0x30
 800374a:	2b09      	cmp	r3, #9
 800374c:	d803      	bhi.n	8003756 <_svfiprintf_r+0x102>
 800374e:	fb00 3202 	mla	r2, r0, r2, r3
 8003752:	2101      	movs	r1, #1
 8003754:	e7f5      	b.n	8003742 <_svfiprintf_r+0xee>
 8003756:	b101      	cbz	r1, 800375a <_svfiprintf_r+0x106>
 8003758:	9207      	str	r2, [sp, #28]
 800375a:	783b      	ldrb	r3, [r7, #0]
 800375c:	2b2e      	cmp	r3, #46	; 0x2e
 800375e:	d11e      	bne.n	800379e <_svfiprintf_r+0x14a>
 8003760:	787b      	ldrb	r3, [r7, #1]
 8003762:	2b2a      	cmp	r3, #42	; 0x2a
 8003764:	d10a      	bne.n	800377c <_svfiprintf_r+0x128>
 8003766:	9b03      	ldr	r3, [sp, #12]
 8003768:	1d1a      	adds	r2, r3, #4
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	9203      	str	r2, [sp, #12]
 800376e:	2b00      	cmp	r3, #0
 8003770:	bfb8      	it	lt
 8003772:	f04f 33ff 	movlt.w	r3, #4294967295
 8003776:	3702      	adds	r7, #2
 8003778:	9305      	str	r3, [sp, #20]
 800377a:	e010      	b.n	800379e <_svfiprintf_r+0x14a>
 800377c:	2300      	movs	r3, #0
 800377e:	9305      	str	r3, [sp, #20]
 8003780:	1c78      	adds	r0, r7, #1
 8003782:	4619      	mov	r1, r3
 8003784:	240a      	movs	r4, #10
 8003786:	4607      	mov	r7, r0
 8003788:	3001      	adds	r0, #1
 800378a:	783a      	ldrb	r2, [r7, #0]
 800378c:	3a30      	subs	r2, #48	; 0x30
 800378e:	2a09      	cmp	r2, #9
 8003790:	d803      	bhi.n	800379a <_svfiprintf_r+0x146>
 8003792:	fb04 2101 	mla	r1, r4, r1, r2
 8003796:	2301      	movs	r3, #1
 8003798:	e7f5      	b.n	8003786 <_svfiprintf_r+0x132>
 800379a:	b103      	cbz	r3, 800379e <_svfiprintf_r+0x14a>
 800379c:	9105      	str	r1, [sp, #20]
 800379e:	2203      	movs	r2, #3
 80037a0:	7839      	ldrb	r1, [r7, #0]
 80037a2:	4822      	ldr	r0, [pc, #136]	; (800382c <_svfiprintf_r+0x1d8>)
 80037a4:	f7fc fd3c 	bl	8000220 <memchr>
 80037a8:	b140      	cbz	r0, 80037bc <_svfiprintf_r+0x168>
 80037aa:	2340      	movs	r3, #64	; 0x40
 80037ac:	ebcb 0000 	rsb	r0, fp, r0
 80037b0:	fa03 f000 	lsl.w	r0, r3, r0
 80037b4:	9b04      	ldr	r3, [sp, #16]
 80037b6:	4318      	orrs	r0, r3
 80037b8:	9004      	str	r0, [sp, #16]
 80037ba:	3701      	adds	r7, #1
 80037bc:	7839      	ldrb	r1, [r7, #0]
 80037be:	481c      	ldr	r0, [pc, #112]	; (8003830 <_svfiprintf_r+0x1dc>)
 80037c0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80037c4:	2206      	movs	r2, #6
 80037c6:	1c7e      	adds	r6, r7, #1
 80037c8:	f7fc fd2a 	bl	8000220 <memchr>
 80037cc:	b188      	cbz	r0, 80037f2 <_svfiprintf_r+0x19e>
 80037ce:	4b19      	ldr	r3, [pc, #100]	; (8003834 <_svfiprintf_r+0x1e0>)
 80037d0:	b933      	cbnz	r3, 80037e0 <_svfiprintf_r+0x18c>
 80037d2:	9b03      	ldr	r3, [sp, #12]
 80037d4:	3307      	adds	r3, #7
 80037d6:	f023 0307 	bic.w	r3, r3, #7
 80037da:	3308      	adds	r3, #8
 80037dc:	9303      	str	r3, [sp, #12]
 80037de:	e014      	b.n	800380a <_svfiprintf_r+0x1b6>
 80037e0:	ab03      	add	r3, sp, #12
 80037e2:	9300      	str	r3, [sp, #0]
 80037e4:	462a      	mov	r2, r5
 80037e6:	4b14      	ldr	r3, [pc, #80]	; (8003838 <_svfiprintf_r+0x1e4>)
 80037e8:	a904      	add	r1, sp, #16
 80037ea:	4640      	mov	r0, r8
 80037ec:	f3af 8000 	nop.w
 80037f0:	e007      	b.n	8003802 <_svfiprintf_r+0x1ae>
 80037f2:	ab03      	add	r3, sp, #12
 80037f4:	9300      	str	r3, [sp, #0]
 80037f6:	462a      	mov	r2, r5
 80037f8:	4b0f      	ldr	r3, [pc, #60]	; (8003838 <_svfiprintf_r+0x1e4>)
 80037fa:	a904      	add	r1, sp, #16
 80037fc:	4640      	mov	r0, r8
 80037fe:	f000 f893 	bl	8003928 <_printf_i>
 8003802:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003806:	4682      	mov	sl, r0
 8003808:	d003      	beq.n	8003812 <_svfiprintf_r+0x1be>
 800380a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800380c:	4453      	add	r3, sl
 800380e:	9309      	str	r3, [sp, #36]	; 0x24
 8003810:	e742      	b.n	8003698 <_svfiprintf_r+0x44>
 8003812:	89ab      	ldrh	r3, [r5, #12]
 8003814:	065b      	lsls	r3, r3, #25
 8003816:	d401      	bmi.n	800381c <_svfiprintf_r+0x1c8>
 8003818:	9809      	ldr	r0, [sp, #36]	; 0x24
 800381a:	e001      	b.n	8003820 <_svfiprintf_r+0x1cc>
 800381c:	f04f 30ff 	mov.w	r0, #4294967295
 8003820:	b01d      	add	sp, #116	; 0x74
 8003822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003826:	bf00      	nop
 8003828:	08003ee6 	.word	0x08003ee6
 800382c:	08003eec 	.word	0x08003eec
 8003830:	08003ef0 	.word	0x08003ef0
 8003834:	00000000 	.word	0x00000000
 8003838:	080035a1 	.word	0x080035a1

0800383c <_printf_common>:
 800383c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003840:	4691      	mov	r9, r2
 8003842:	461f      	mov	r7, r3
 8003844:	690a      	ldr	r2, [r1, #16]
 8003846:	688b      	ldr	r3, [r1, #8]
 8003848:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800384c:	4293      	cmp	r3, r2
 800384e:	bfb8      	it	lt
 8003850:	4613      	movlt	r3, r2
 8003852:	f8c9 3000 	str.w	r3, [r9]
 8003856:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800385a:	4606      	mov	r6, r0
 800385c:	460c      	mov	r4, r1
 800385e:	b112      	cbz	r2, 8003866 <_printf_common+0x2a>
 8003860:	3301      	adds	r3, #1
 8003862:	f8c9 3000 	str.w	r3, [r9]
 8003866:	6823      	ldr	r3, [r4, #0]
 8003868:	0699      	lsls	r1, r3, #26
 800386a:	bf42      	ittt	mi
 800386c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003870:	3302      	addmi	r3, #2
 8003872:	f8c9 3000 	strmi.w	r3, [r9]
 8003876:	6825      	ldr	r5, [r4, #0]
 8003878:	f015 0506 	ands.w	r5, r5, #6
 800387c:	d110      	bne.n	80038a0 <_printf_common+0x64>
 800387e:	f104 0a19 	add.w	sl, r4, #25
 8003882:	e007      	b.n	8003894 <_printf_common+0x58>
 8003884:	2301      	movs	r3, #1
 8003886:	4652      	mov	r2, sl
 8003888:	4639      	mov	r1, r7
 800388a:	4630      	mov	r0, r6
 800388c:	47c0      	blx	r8
 800388e:	3001      	adds	r0, #1
 8003890:	d01a      	beq.n	80038c8 <_printf_common+0x8c>
 8003892:	3501      	adds	r5, #1
 8003894:	68e3      	ldr	r3, [r4, #12]
 8003896:	f8d9 2000 	ldr.w	r2, [r9]
 800389a:	1a9b      	subs	r3, r3, r2
 800389c:	429d      	cmp	r5, r3
 800389e:	dbf1      	blt.n	8003884 <_printf_common+0x48>
 80038a0:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80038a4:	6822      	ldr	r2, [r4, #0]
 80038a6:	3300      	adds	r3, #0
 80038a8:	bf18      	it	ne
 80038aa:	2301      	movne	r3, #1
 80038ac:	0692      	lsls	r2, r2, #26
 80038ae:	d50f      	bpl.n	80038d0 <_printf_common+0x94>
 80038b0:	18e1      	adds	r1, r4, r3
 80038b2:	1c5a      	adds	r2, r3, #1
 80038b4:	2030      	movs	r0, #48	; 0x30
 80038b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80038ba:	4422      	add	r2, r4
 80038bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80038c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80038c4:	3302      	adds	r3, #2
 80038c6:	e003      	b.n	80038d0 <_printf_common+0x94>
 80038c8:	f04f 30ff 	mov.w	r0, #4294967295
 80038cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80038d4:	4639      	mov	r1, r7
 80038d6:	4630      	mov	r0, r6
 80038d8:	47c0      	blx	r8
 80038da:	3001      	adds	r0, #1
 80038dc:	d0f4      	beq.n	80038c8 <_printf_common+0x8c>
 80038de:	6822      	ldr	r2, [r4, #0]
 80038e0:	f8d9 5000 	ldr.w	r5, [r9]
 80038e4:	68e3      	ldr	r3, [r4, #12]
 80038e6:	f002 0206 	and.w	r2, r2, #6
 80038ea:	2a04      	cmp	r2, #4
 80038ec:	bf08      	it	eq
 80038ee:	1b5d      	subeq	r5, r3, r5
 80038f0:	6922      	ldr	r2, [r4, #16]
 80038f2:	68a3      	ldr	r3, [r4, #8]
 80038f4:	bf0c      	ite	eq
 80038f6:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80038fa:	2500      	movne	r5, #0
 80038fc:	4293      	cmp	r3, r2
 80038fe:	bfc4      	itt	gt
 8003900:	1a9b      	subgt	r3, r3, r2
 8003902:	18ed      	addgt	r5, r5, r3
 8003904:	f04f 0900 	mov.w	r9, #0
 8003908:	341a      	adds	r4, #26
 800390a:	454d      	cmp	r5, r9
 800390c:	d009      	beq.n	8003922 <_printf_common+0xe6>
 800390e:	2301      	movs	r3, #1
 8003910:	4622      	mov	r2, r4
 8003912:	4639      	mov	r1, r7
 8003914:	4630      	mov	r0, r6
 8003916:	47c0      	blx	r8
 8003918:	3001      	adds	r0, #1
 800391a:	d0d5      	beq.n	80038c8 <_printf_common+0x8c>
 800391c:	f109 0901 	add.w	r9, r9, #1
 8003920:	e7f3      	b.n	800390a <_printf_common+0xce>
 8003922:	2000      	movs	r0, #0
 8003924:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003928 <_printf_i>:
 8003928:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800392c:	4617      	mov	r7, r2
 800392e:	7e0a      	ldrb	r2, [r1, #24]
 8003930:	b085      	sub	sp, #20
 8003932:	2a6e      	cmp	r2, #110	; 0x6e
 8003934:	4698      	mov	r8, r3
 8003936:	4606      	mov	r6, r0
 8003938:	460c      	mov	r4, r1
 800393a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800393c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8003940:	f000 80ae 	beq.w	8003aa0 <_printf_i+0x178>
 8003944:	d811      	bhi.n	800396a <_printf_i+0x42>
 8003946:	2a63      	cmp	r2, #99	; 0x63
 8003948:	d022      	beq.n	8003990 <_printf_i+0x68>
 800394a:	d809      	bhi.n	8003960 <_printf_i+0x38>
 800394c:	2a00      	cmp	r2, #0
 800394e:	f000 80bb 	beq.w	8003ac8 <_printf_i+0x1a0>
 8003952:	2a58      	cmp	r2, #88	; 0x58
 8003954:	f040 80ca 	bne.w	8003aec <_printf_i+0x1c4>
 8003958:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800395c:	4983      	ldr	r1, [pc, #524]	; (8003b6c <_printf_i+0x244>)
 800395e:	e055      	b.n	8003a0c <_printf_i+0xe4>
 8003960:	2a64      	cmp	r2, #100	; 0x64
 8003962:	d01e      	beq.n	80039a2 <_printf_i+0x7a>
 8003964:	2a69      	cmp	r2, #105	; 0x69
 8003966:	d01c      	beq.n	80039a2 <_printf_i+0x7a>
 8003968:	e0c0      	b.n	8003aec <_printf_i+0x1c4>
 800396a:	2a73      	cmp	r2, #115	; 0x73
 800396c:	f000 80b0 	beq.w	8003ad0 <_printf_i+0x1a8>
 8003970:	d809      	bhi.n	8003986 <_printf_i+0x5e>
 8003972:	2a6f      	cmp	r2, #111	; 0x6f
 8003974:	d02e      	beq.n	80039d4 <_printf_i+0xac>
 8003976:	2a70      	cmp	r2, #112	; 0x70
 8003978:	f040 80b8 	bne.w	8003aec <_printf_i+0x1c4>
 800397c:	680a      	ldr	r2, [r1, #0]
 800397e:	f042 0220 	orr.w	r2, r2, #32
 8003982:	600a      	str	r2, [r1, #0]
 8003984:	e03e      	b.n	8003a04 <_printf_i+0xdc>
 8003986:	2a75      	cmp	r2, #117	; 0x75
 8003988:	d024      	beq.n	80039d4 <_printf_i+0xac>
 800398a:	2a78      	cmp	r2, #120	; 0x78
 800398c:	d03a      	beq.n	8003a04 <_printf_i+0xdc>
 800398e:	e0ad      	b.n	8003aec <_printf_i+0x1c4>
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8003996:	1d11      	adds	r1, r2, #4
 8003998:	6019      	str	r1, [r3, #0]
 800399a:	6813      	ldr	r3, [r2, #0]
 800399c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80039a0:	e0a8      	b.n	8003af4 <_printf_i+0x1cc>
 80039a2:	6821      	ldr	r1, [r4, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	f011 0f80 	tst.w	r1, #128	; 0x80
 80039aa:	d002      	beq.n	80039b2 <_printf_i+0x8a>
 80039ac:	1d11      	adds	r1, r2, #4
 80039ae:	6019      	str	r1, [r3, #0]
 80039b0:	e008      	b.n	80039c4 <_printf_i+0x9c>
 80039b2:	f011 0f40 	tst.w	r1, #64	; 0x40
 80039b6:	f102 0104 	add.w	r1, r2, #4
 80039ba:	6019      	str	r1, [r3, #0]
 80039bc:	d002      	beq.n	80039c4 <_printf_i+0x9c>
 80039be:	f9b2 3000 	ldrsh.w	r3, [r2]
 80039c2:	e000      	b.n	80039c6 <_printf_i+0x9e>
 80039c4:	6813      	ldr	r3, [r2, #0]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	da3c      	bge.n	8003a44 <_printf_i+0x11c>
 80039ca:	222d      	movs	r2, #45	; 0x2d
 80039cc:	425b      	negs	r3, r3
 80039ce:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80039d2:	e037      	b.n	8003a44 <_printf_i+0x11c>
 80039d4:	6821      	ldr	r1, [r4, #0]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	f011 0f80 	tst.w	r1, #128	; 0x80
 80039dc:	d002      	beq.n	80039e4 <_printf_i+0xbc>
 80039de:	1d11      	adds	r1, r2, #4
 80039e0:	6019      	str	r1, [r3, #0]
 80039e2:	e007      	b.n	80039f4 <_printf_i+0xcc>
 80039e4:	f011 0f40 	tst.w	r1, #64	; 0x40
 80039e8:	f102 0104 	add.w	r1, r2, #4
 80039ec:	6019      	str	r1, [r3, #0]
 80039ee:	d001      	beq.n	80039f4 <_printf_i+0xcc>
 80039f0:	8813      	ldrh	r3, [r2, #0]
 80039f2:	e000      	b.n	80039f6 <_printf_i+0xce>
 80039f4:	6813      	ldr	r3, [r2, #0]
 80039f6:	7e22      	ldrb	r2, [r4, #24]
 80039f8:	495c      	ldr	r1, [pc, #368]	; (8003b6c <_printf_i+0x244>)
 80039fa:	2a6f      	cmp	r2, #111	; 0x6f
 80039fc:	bf14      	ite	ne
 80039fe:	220a      	movne	r2, #10
 8003a00:	2208      	moveq	r2, #8
 8003a02:	e01b      	b.n	8003a3c <_printf_i+0x114>
 8003a04:	2278      	movs	r2, #120	; 0x78
 8003a06:	495a      	ldr	r1, [pc, #360]	; (8003b70 <_printf_i+0x248>)
 8003a08:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8003a0c:	6822      	ldr	r2, [r4, #0]
 8003a0e:	6818      	ldr	r0, [r3, #0]
 8003a10:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003a14:	f100 0504 	add.w	r5, r0, #4
 8003a18:	601d      	str	r5, [r3, #0]
 8003a1a:	d103      	bne.n	8003a24 <_printf_i+0xfc>
 8003a1c:	0655      	lsls	r5, r2, #25
 8003a1e:	d501      	bpl.n	8003a24 <_printf_i+0xfc>
 8003a20:	8803      	ldrh	r3, [r0, #0]
 8003a22:	e000      	b.n	8003a26 <_printf_i+0xfe>
 8003a24:	6803      	ldr	r3, [r0, #0]
 8003a26:	07d0      	lsls	r0, r2, #31
 8003a28:	bf44      	itt	mi
 8003a2a:	f042 0220 	orrmi.w	r2, r2, #32
 8003a2e:	6022      	strmi	r2, [r4, #0]
 8003a30:	b91b      	cbnz	r3, 8003a3a <_printf_i+0x112>
 8003a32:	6822      	ldr	r2, [r4, #0]
 8003a34:	f022 0220 	bic.w	r2, r2, #32
 8003a38:	6022      	str	r2, [r4, #0]
 8003a3a:	2210      	movs	r2, #16
 8003a3c:	2000      	movs	r0, #0
 8003a3e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8003a42:	e001      	b.n	8003a48 <_printf_i+0x120>
 8003a44:	4949      	ldr	r1, [pc, #292]	; (8003b6c <_printf_i+0x244>)
 8003a46:	220a      	movs	r2, #10
 8003a48:	6865      	ldr	r5, [r4, #4]
 8003a4a:	60a5      	str	r5, [r4, #8]
 8003a4c:	2d00      	cmp	r5, #0
 8003a4e:	db08      	blt.n	8003a62 <_printf_i+0x13a>
 8003a50:	6820      	ldr	r0, [r4, #0]
 8003a52:	f020 0004 	bic.w	r0, r0, #4
 8003a56:	6020      	str	r0, [r4, #0]
 8003a58:	b92b      	cbnz	r3, 8003a66 <_printf_i+0x13e>
 8003a5a:	2d00      	cmp	r5, #0
 8003a5c:	d17d      	bne.n	8003b5a <_printf_i+0x232>
 8003a5e:	4675      	mov	r5, lr
 8003a60:	e00c      	b.n	8003a7c <_printf_i+0x154>
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d079      	beq.n	8003b5a <_printf_i+0x232>
 8003a66:	4675      	mov	r5, lr
 8003a68:	fbb3 f0f2 	udiv	r0, r3, r2
 8003a6c:	fb02 3310 	mls	r3, r2, r0, r3
 8003a70:	5ccb      	ldrb	r3, [r1, r3]
 8003a72:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003a76:	4603      	mov	r3, r0
 8003a78:	2800      	cmp	r0, #0
 8003a7a:	d1f5      	bne.n	8003a68 <_printf_i+0x140>
 8003a7c:	2a08      	cmp	r2, #8
 8003a7e:	d10b      	bne.n	8003a98 <_printf_i+0x170>
 8003a80:	6823      	ldr	r3, [r4, #0]
 8003a82:	07da      	lsls	r2, r3, #31
 8003a84:	d508      	bpl.n	8003a98 <_printf_i+0x170>
 8003a86:	6923      	ldr	r3, [r4, #16]
 8003a88:	6862      	ldr	r2, [r4, #4]
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	bfde      	ittt	le
 8003a8e:	2330      	movle	r3, #48	; 0x30
 8003a90:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003a94:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003a98:	ebc5 030e 	rsb	r3, r5, lr
 8003a9c:	6123      	str	r3, [r4, #16]
 8003a9e:	e02e      	b.n	8003afe <_printf_i+0x1d6>
 8003aa0:	6808      	ldr	r0, [r1, #0]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	6949      	ldr	r1, [r1, #20]
 8003aa6:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003aaa:	d003      	beq.n	8003ab4 <_printf_i+0x18c>
 8003aac:	1d10      	adds	r0, r2, #4
 8003aae:	6018      	str	r0, [r3, #0]
 8003ab0:	6813      	ldr	r3, [r2, #0]
 8003ab2:	e008      	b.n	8003ac6 <_printf_i+0x19e>
 8003ab4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003ab8:	f102 0004 	add.w	r0, r2, #4
 8003abc:	6018      	str	r0, [r3, #0]
 8003abe:	6813      	ldr	r3, [r2, #0]
 8003ac0:	d001      	beq.n	8003ac6 <_printf_i+0x19e>
 8003ac2:	8019      	strh	r1, [r3, #0]
 8003ac4:	e000      	b.n	8003ac8 <_printf_i+0x1a0>
 8003ac6:	6019      	str	r1, [r3, #0]
 8003ac8:	2300      	movs	r3, #0
 8003aca:	6123      	str	r3, [r4, #16]
 8003acc:	4675      	mov	r5, lr
 8003ace:	e016      	b.n	8003afe <_printf_i+0x1d6>
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	1d11      	adds	r1, r2, #4
 8003ad4:	6019      	str	r1, [r3, #0]
 8003ad6:	6815      	ldr	r5, [r2, #0]
 8003ad8:	6862      	ldr	r2, [r4, #4]
 8003ada:	2100      	movs	r1, #0
 8003adc:	4628      	mov	r0, r5
 8003ade:	f7fc fb9f 	bl	8000220 <memchr>
 8003ae2:	b108      	cbz	r0, 8003ae8 <_printf_i+0x1c0>
 8003ae4:	1b40      	subs	r0, r0, r5
 8003ae6:	6060      	str	r0, [r4, #4]
 8003ae8:	6863      	ldr	r3, [r4, #4]
 8003aea:	e004      	b.n	8003af6 <_printf_i+0x1ce>
 8003aec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003af0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8003af4:	2301      	movs	r3, #1
 8003af6:	6123      	str	r3, [r4, #16]
 8003af8:	2300      	movs	r3, #0
 8003afa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003afe:	f8cd 8000 	str.w	r8, [sp]
 8003b02:	463b      	mov	r3, r7
 8003b04:	aa03      	add	r2, sp, #12
 8003b06:	4621      	mov	r1, r4
 8003b08:	4630      	mov	r0, r6
 8003b0a:	f7ff fe97 	bl	800383c <_printf_common>
 8003b0e:	3001      	adds	r0, #1
 8003b10:	d102      	bne.n	8003b18 <_printf_i+0x1f0>
 8003b12:	f04f 30ff 	mov.w	r0, #4294967295
 8003b16:	e026      	b.n	8003b66 <_printf_i+0x23e>
 8003b18:	6923      	ldr	r3, [r4, #16]
 8003b1a:	462a      	mov	r2, r5
 8003b1c:	4639      	mov	r1, r7
 8003b1e:	4630      	mov	r0, r6
 8003b20:	47c0      	blx	r8
 8003b22:	3001      	adds	r0, #1
 8003b24:	d0f5      	beq.n	8003b12 <_printf_i+0x1ea>
 8003b26:	6823      	ldr	r3, [r4, #0]
 8003b28:	079b      	lsls	r3, r3, #30
 8003b2a:	d510      	bpl.n	8003b4e <_printf_i+0x226>
 8003b2c:	2500      	movs	r5, #0
 8003b2e:	f104 0919 	add.w	r9, r4, #25
 8003b32:	e007      	b.n	8003b44 <_printf_i+0x21c>
 8003b34:	2301      	movs	r3, #1
 8003b36:	464a      	mov	r2, r9
 8003b38:	4639      	mov	r1, r7
 8003b3a:	4630      	mov	r0, r6
 8003b3c:	47c0      	blx	r8
 8003b3e:	3001      	adds	r0, #1
 8003b40:	d0e7      	beq.n	8003b12 <_printf_i+0x1ea>
 8003b42:	3501      	adds	r5, #1
 8003b44:	68e3      	ldr	r3, [r4, #12]
 8003b46:	9a03      	ldr	r2, [sp, #12]
 8003b48:	1a9b      	subs	r3, r3, r2
 8003b4a:	429d      	cmp	r5, r3
 8003b4c:	dbf2      	blt.n	8003b34 <_printf_i+0x20c>
 8003b4e:	68e0      	ldr	r0, [r4, #12]
 8003b50:	9b03      	ldr	r3, [sp, #12]
 8003b52:	4298      	cmp	r0, r3
 8003b54:	bfb8      	it	lt
 8003b56:	4618      	movlt	r0, r3
 8003b58:	e005      	b.n	8003b66 <_printf_i+0x23e>
 8003b5a:	780b      	ldrb	r3, [r1, #0]
 8003b5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003b60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003b64:	e78a      	b.n	8003a7c <_printf_i+0x154>
 8003b66:	b005      	add	sp, #20
 8003b68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003b6c:	08003ef7 	.word	0x08003ef7
 8003b70:	08003f08 	.word	0x08003f08

08003b74 <memcpy>:
 8003b74:	b510      	push	{r4, lr}
 8003b76:	1e43      	subs	r3, r0, #1
 8003b78:	440a      	add	r2, r1
 8003b7a:	4291      	cmp	r1, r2
 8003b7c:	d004      	beq.n	8003b88 <memcpy+0x14>
 8003b7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b86:	e7f8      	b.n	8003b7a <memcpy+0x6>
 8003b88:	bd10      	pop	{r4, pc}

08003b8a <memmove>:
 8003b8a:	4288      	cmp	r0, r1
 8003b8c:	b510      	push	{r4, lr}
 8003b8e:	eb01 0302 	add.w	r3, r1, r2
 8003b92:	d801      	bhi.n	8003b98 <memmove+0xe>
 8003b94:	1e42      	subs	r2, r0, #1
 8003b96:	e00b      	b.n	8003bb0 <memmove+0x26>
 8003b98:	4298      	cmp	r0, r3
 8003b9a:	d2fb      	bcs.n	8003b94 <memmove+0xa>
 8003b9c:	1881      	adds	r1, r0, r2
 8003b9e:	1ad2      	subs	r2, r2, r3
 8003ba0:	42d3      	cmn	r3, r2
 8003ba2:	d004      	beq.n	8003bae <memmove+0x24>
 8003ba4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003ba8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003bac:	e7f8      	b.n	8003ba0 <memmove+0x16>
 8003bae:	bd10      	pop	{r4, pc}
 8003bb0:	4299      	cmp	r1, r3
 8003bb2:	d004      	beq.n	8003bbe <memmove+0x34>
 8003bb4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003bb8:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003bbc:	e7f8      	b.n	8003bb0 <memmove+0x26>
 8003bbe:	bd10      	pop	{r4, pc}

08003bc0 <_free_r>:
 8003bc0:	b538      	push	{r3, r4, r5, lr}
 8003bc2:	4605      	mov	r5, r0
 8003bc4:	2900      	cmp	r1, #0
 8003bc6:	d046      	beq.n	8003c56 <_free_r+0x96>
 8003bc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bcc:	1f0c      	subs	r4, r1, #4
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	bfb8      	it	lt
 8003bd2:	18e4      	addlt	r4, r4, r3
 8003bd4:	f000 f8d6 	bl	8003d84 <__malloc_lock>
 8003bd8:	4a1f      	ldr	r2, [pc, #124]	; (8003c58 <_free_r+0x98>)
 8003bda:	6813      	ldr	r3, [r2, #0]
 8003bdc:	4611      	mov	r1, r2
 8003bde:	b913      	cbnz	r3, 8003be6 <_free_r+0x26>
 8003be0:	6063      	str	r3, [r4, #4]
 8003be2:	6014      	str	r4, [r2, #0]
 8003be4:	e032      	b.n	8003c4c <_free_r+0x8c>
 8003be6:	42a3      	cmp	r3, r4
 8003be8:	d90e      	bls.n	8003c08 <_free_r+0x48>
 8003bea:	6822      	ldr	r2, [r4, #0]
 8003bec:	18a0      	adds	r0, r4, r2
 8003bee:	4283      	cmp	r3, r0
 8003bf0:	bf04      	itt	eq
 8003bf2:	6818      	ldreq	r0, [r3, #0]
 8003bf4:	685b      	ldreq	r3, [r3, #4]
 8003bf6:	6063      	str	r3, [r4, #4]
 8003bf8:	bf04      	itt	eq
 8003bfa:	1812      	addeq	r2, r2, r0
 8003bfc:	6022      	streq	r2, [r4, #0]
 8003bfe:	600c      	str	r4, [r1, #0]
 8003c00:	e024      	b.n	8003c4c <_free_r+0x8c>
 8003c02:	42a2      	cmp	r2, r4
 8003c04:	d803      	bhi.n	8003c0e <_free_r+0x4e>
 8003c06:	4613      	mov	r3, r2
 8003c08:	685a      	ldr	r2, [r3, #4]
 8003c0a:	2a00      	cmp	r2, #0
 8003c0c:	d1f9      	bne.n	8003c02 <_free_r+0x42>
 8003c0e:	6818      	ldr	r0, [r3, #0]
 8003c10:	1819      	adds	r1, r3, r0
 8003c12:	42a1      	cmp	r1, r4
 8003c14:	d10b      	bne.n	8003c2e <_free_r+0x6e>
 8003c16:	6821      	ldr	r1, [r4, #0]
 8003c18:	4401      	add	r1, r0
 8003c1a:	1858      	adds	r0, r3, r1
 8003c1c:	4282      	cmp	r2, r0
 8003c1e:	6019      	str	r1, [r3, #0]
 8003c20:	d114      	bne.n	8003c4c <_free_r+0x8c>
 8003c22:	6810      	ldr	r0, [r2, #0]
 8003c24:	6852      	ldr	r2, [r2, #4]
 8003c26:	605a      	str	r2, [r3, #4]
 8003c28:	4401      	add	r1, r0
 8003c2a:	6019      	str	r1, [r3, #0]
 8003c2c:	e00e      	b.n	8003c4c <_free_r+0x8c>
 8003c2e:	d902      	bls.n	8003c36 <_free_r+0x76>
 8003c30:	230c      	movs	r3, #12
 8003c32:	602b      	str	r3, [r5, #0]
 8003c34:	e00a      	b.n	8003c4c <_free_r+0x8c>
 8003c36:	6821      	ldr	r1, [r4, #0]
 8003c38:	1860      	adds	r0, r4, r1
 8003c3a:	4282      	cmp	r2, r0
 8003c3c:	bf04      	itt	eq
 8003c3e:	6810      	ldreq	r0, [r2, #0]
 8003c40:	6852      	ldreq	r2, [r2, #4]
 8003c42:	6062      	str	r2, [r4, #4]
 8003c44:	bf04      	itt	eq
 8003c46:	1809      	addeq	r1, r1, r0
 8003c48:	6021      	streq	r1, [r4, #0]
 8003c4a:	605c      	str	r4, [r3, #4]
 8003c4c:	4628      	mov	r0, r5
 8003c4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c52:	f000 b898 	b.w	8003d86 <__malloc_unlock>
 8003c56:	bd38      	pop	{r3, r4, r5, pc}
 8003c58:	20000104 	.word	0x20000104

08003c5c <_malloc_r>:
 8003c5c:	b570      	push	{r4, r5, r6, lr}
 8003c5e:	1ccd      	adds	r5, r1, #3
 8003c60:	f025 0503 	bic.w	r5, r5, #3
 8003c64:	3508      	adds	r5, #8
 8003c66:	2d0c      	cmp	r5, #12
 8003c68:	bf38      	it	cc
 8003c6a:	250c      	movcc	r5, #12
 8003c6c:	2d00      	cmp	r5, #0
 8003c6e:	4606      	mov	r6, r0
 8003c70:	db01      	blt.n	8003c76 <_malloc_r+0x1a>
 8003c72:	42a9      	cmp	r1, r5
 8003c74:	d902      	bls.n	8003c7c <_malloc_r+0x20>
 8003c76:	230c      	movs	r3, #12
 8003c78:	6033      	str	r3, [r6, #0]
 8003c7a:	e046      	b.n	8003d0a <_malloc_r+0xae>
 8003c7c:	f000 f882 	bl	8003d84 <__malloc_lock>
 8003c80:	4b23      	ldr	r3, [pc, #140]	; (8003d10 <_malloc_r+0xb4>)
 8003c82:	681c      	ldr	r4, [r3, #0]
 8003c84:	461a      	mov	r2, r3
 8003c86:	4621      	mov	r1, r4
 8003c88:	b1a1      	cbz	r1, 8003cb4 <_malloc_r+0x58>
 8003c8a:	680b      	ldr	r3, [r1, #0]
 8003c8c:	1b5b      	subs	r3, r3, r5
 8003c8e:	d40e      	bmi.n	8003cae <_malloc_r+0x52>
 8003c90:	2b0b      	cmp	r3, #11
 8003c92:	d903      	bls.n	8003c9c <_malloc_r+0x40>
 8003c94:	600b      	str	r3, [r1, #0]
 8003c96:	18cc      	adds	r4, r1, r3
 8003c98:	50cd      	str	r5, [r1, r3]
 8003c9a:	e01e      	b.n	8003cda <_malloc_r+0x7e>
 8003c9c:	428c      	cmp	r4, r1
 8003c9e:	bf0d      	iteet	eq
 8003ca0:	6863      	ldreq	r3, [r4, #4]
 8003ca2:	684b      	ldrne	r3, [r1, #4]
 8003ca4:	6063      	strne	r3, [r4, #4]
 8003ca6:	6013      	streq	r3, [r2, #0]
 8003ca8:	bf18      	it	ne
 8003caa:	460c      	movne	r4, r1
 8003cac:	e015      	b.n	8003cda <_malloc_r+0x7e>
 8003cae:	460c      	mov	r4, r1
 8003cb0:	6849      	ldr	r1, [r1, #4]
 8003cb2:	e7e9      	b.n	8003c88 <_malloc_r+0x2c>
 8003cb4:	4c17      	ldr	r4, [pc, #92]	; (8003d14 <_malloc_r+0xb8>)
 8003cb6:	6823      	ldr	r3, [r4, #0]
 8003cb8:	b91b      	cbnz	r3, 8003cc2 <_malloc_r+0x66>
 8003cba:	4630      	mov	r0, r6
 8003cbc:	f000 f852 	bl	8003d64 <_sbrk_r>
 8003cc0:	6020      	str	r0, [r4, #0]
 8003cc2:	4629      	mov	r1, r5
 8003cc4:	4630      	mov	r0, r6
 8003cc6:	f000 f84d 	bl	8003d64 <_sbrk_r>
 8003cca:	1c43      	adds	r3, r0, #1
 8003ccc:	d018      	beq.n	8003d00 <_malloc_r+0xa4>
 8003cce:	1cc4      	adds	r4, r0, #3
 8003cd0:	f024 0403 	bic.w	r4, r4, #3
 8003cd4:	42a0      	cmp	r0, r4
 8003cd6:	d10d      	bne.n	8003cf4 <_malloc_r+0x98>
 8003cd8:	6025      	str	r5, [r4, #0]
 8003cda:	4630      	mov	r0, r6
 8003cdc:	f000 f853 	bl	8003d86 <__malloc_unlock>
 8003ce0:	f104 000b 	add.w	r0, r4, #11
 8003ce4:	1d23      	adds	r3, r4, #4
 8003ce6:	f020 0007 	bic.w	r0, r0, #7
 8003cea:	1ac3      	subs	r3, r0, r3
 8003cec:	d00e      	beq.n	8003d0c <_malloc_r+0xb0>
 8003cee:	425a      	negs	r2, r3
 8003cf0:	50e2      	str	r2, [r4, r3]
 8003cf2:	bd70      	pop	{r4, r5, r6, pc}
 8003cf4:	1a21      	subs	r1, r4, r0
 8003cf6:	4630      	mov	r0, r6
 8003cf8:	f000 f834 	bl	8003d64 <_sbrk_r>
 8003cfc:	3001      	adds	r0, #1
 8003cfe:	d1eb      	bne.n	8003cd8 <_malloc_r+0x7c>
 8003d00:	230c      	movs	r3, #12
 8003d02:	6033      	str	r3, [r6, #0]
 8003d04:	4630      	mov	r0, r6
 8003d06:	f000 f83e 	bl	8003d86 <__malloc_unlock>
 8003d0a:	2000      	movs	r0, #0
 8003d0c:	bd70      	pop	{r4, r5, r6, pc}
 8003d0e:	bf00      	nop
 8003d10:	20000104 	.word	0x20000104
 8003d14:	20000100 	.word	0x20000100

08003d18 <_realloc_r>:
 8003d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d1a:	4607      	mov	r7, r0
 8003d1c:	4615      	mov	r5, r2
 8003d1e:	460e      	mov	r6, r1
 8003d20:	b921      	cbnz	r1, 8003d2c <_realloc_r+0x14>
 8003d22:	4611      	mov	r1, r2
 8003d24:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003d28:	f7ff bf98 	b.w	8003c5c <_malloc_r>
 8003d2c:	b91a      	cbnz	r2, 8003d36 <_realloc_r+0x1e>
 8003d2e:	f7ff ff47 	bl	8003bc0 <_free_r>
 8003d32:	4628      	mov	r0, r5
 8003d34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d36:	f000 f827 	bl	8003d88 <_malloc_usable_size_r>
 8003d3a:	4285      	cmp	r5, r0
 8003d3c:	d90e      	bls.n	8003d5c <_realloc_r+0x44>
 8003d3e:	4629      	mov	r1, r5
 8003d40:	4638      	mov	r0, r7
 8003d42:	f7ff ff8b 	bl	8003c5c <_malloc_r>
 8003d46:	4604      	mov	r4, r0
 8003d48:	b150      	cbz	r0, 8003d60 <_realloc_r+0x48>
 8003d4a:	4631      	mov	r1, r6
 8003d4c:	462a      	mov	r2, r5
 8003d4e:	f7ff ff11 	bl	8003b74 <memcpy>
 8003d52:	4631      	mov	r1, r6
 8003d54:	4638      	mov	r0, r7
 8003d56:	f7ff ff33 	bl	8003bc0 <_free_r>
 8003d5a:	e001      	b.n	8003d60 <_realloc_r+0x48>
 8003d5c:	4630      	mov	r0, r6
 8003d5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d60:	4620      	mov	r0, r4
 8003d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003d64 <_sbrk_r>:
 8003d64:	b538      	push	{r3, r4, r5, lr}
 8003d66:	4c06      	ldr	r4, [pc, #24]	; (8003d80 <_sbrk_r+0x1c>)
 8003d68:	2300      	movs	r3, #0
 8003d6a:	4605      	mov	r5, r0
 8003d6c:	4608      	mov	r0, r1
 8003d6e:	6023      	str	r3, [r4, #0]
 8003d70:	f000 f814 	bl	8003d9c <_sbrk>
 8003d74:	1c43      	adds	r3, r0, #1
 8003d76:	d102      	bne.n	8003d7e <_sbrk_r+0x1a>
 8003d78:	6823      	ldr	r3, [r4, #0]
 8003d7a:	b103      	cbz	r3, 8003d7e <_sbrk_r+0x1a>
 8003d7c:	602b      	str	r3, [r5, #0]
 8003d7e:	bd38      	pop	{r3, r4, r5, pc}
 8003d80:	200005b4 	.word	0x200005b4

08003d84 <__malloc_lock>:
 8003d84:	4770      	bx	lr

08003d86 <__malloc_unlock>:
 8003d86:	4770      	bx	lr

08003d88 <_malloc_usable_size_r>:
 8003d88:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8003d8c:	2800      	cmp	r0, #0
 8003d8e:	bfbe      	ittt	lt
 8003d90:	1809      	addlt	r1, r1, r0
 8003d92:	f851 3c04 	ldrlt.w	r3, [r1, #-4]
 8003d96:	18c0      	addlt	r0, r0, r3
 8003d98:	3804      	subs	r0, #4
 8003d9a:	4770      	bx	lr

08003d9c <_sbrk>:
 8003d9c:	4b04      	ldr	r3, [pc, #16]	; (8003db0 <_sbrk+0x14>)
 8003d9e:	6819      	ldr	r1, [r3, #0]
 8003da0:	4602      	mov	r2, r0
 8003da2:	b909      	cbnz	r1, 8003da8 <_sbrk+0xc>
 8003da4:	4903      	ldr	r1, [pc, #12]	; (8003db4 <_sbrk+0x18>)
 8003da6:	6019      	str	r1, [r3, #0]
 8003da8:	6818      	ldr	r0, [r3, #0]
 8003daa:	4402      	add	r2, r0
 8003dac:	601a      	str	r2, [r3, #0]
 8003dae:	4770      	bx	lr
 8003db0:	20000108 	.word	0x20000108
 8003db4:	200005b8 	.word	0x200005b8

08003db8 <_init>:
 8003db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dba:	bf00      	nop
 8003dbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dbe:	bc08      	pop	{r3}
 8003dc0:	469e      	mov	lr, r3
 8003dc2:	4770      	bx	lr

08003dc4 <_fini>:
 8003dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dc6:	bf00      	nop
 8003dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dca:	bc08      	pop	{r3}
 8003dcc:	469e      	mov	lr, r3
 8003dce:	4770      	bx	lr
