#contributor : Aaron , generated by script from template provided by Xilinx
#name : V4_BUFR
#key:V4_BUFR
# --

BUFR #(
   .BUFR_DIVIDE("BYPASS"), // "BYPASS", "1", "2", "3", "4", "5", "6", "7", "8" 
   .SIM_DEVICE("VIRTEX4")  // Specify target device, "VIRTEX4", "VIRTEX5", "VIRTEX6" 
) U_BUFR (
   .O(O),     // Clock buffer output
   .CE(CE),   // Clock enable input
   .CLR(CLR), // Clock buffer reset input
   .I(I)      // Clock buffer input
);

