
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//more_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401950 <.init>:
  401950:	stp	x29, x30, [sp, #-16]!
  401954:	mov	x29, sp
  401958:	bl	401ef0 <tigetstr@plt+0x60>
  40195c:	ldp	x29, x30, [sp], #16
  401960:	ret

Disassembly of section .plt:

0000000000401970 <mbrtowc@plt-0x20>:
  401970:	stp	x16, x30, [sp, #-16]!
  401974:	adrp	x16, 417000 <tigetstr@plt+0x15170>
  401978:	ldr	x17, [x16, #4088]
  40197c:	add	x16, x16, #0xff8
  401980:	br	x17
  401984:	nop
  401988:	nop
  40198c:	nop

0000000000401990 <mbrtowc@plt>:
  401990:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401994:	ldr	x17, [x16]
  401998:	add	x16, x16, #0x0
  40199c:	br	x17

00000000004019a0 <memmove@plt>:
  4019a0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  4019a4:	ldr	x17, [x16, #8]
  4019a8:	add	x16, x16, #0x8
  4019ac:	br	x17

00000000004019b0 <_exit@plt>:
  4019b0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  4019b4:	ldr	x17, [x16, #16]
  4019b8:	add	x16, x16, #0x10
  4019bc:	br	x17

00000000004019c0 <strlen@plt>:
  4019c0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  4019c4:	ldr	x17, [x16, #24]
  4019c8:	add	x16, x16, #0x18
  4019cc:	br	x17

00000000004019d0 <fputs@plt>:
  4019d0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  4019d4:	ldr	x17, [x16, #32]
  4019d8:	add	x16, x16, #0x20
  4019dc:	br	x17

00000000004019e0 <exit@plt>:
  4019e0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  4019e4:	ldr	x17, [x16, #40]
  4019e8:	add	x16, x16, #0x28
  4019ec:	br	x17

00000000004019f0 <dup@plt>:
  4019f0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  4019f4:	ldr	x17, [x16, #48]
  4019f8:	add	x16, x16, #0x30
  4019fc:	br	x17

0000000000401a00 <setupterm@plt>:
  401a00:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a04:	ldr	x17, [x16, #56]
  401a08:	add	x16, x16, #0x38
  401a0c:	br	x17

0000000000401a10 <sigprocmask@plt>:
  401a10:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a14:	ldr	x17, [x16, #64]
  401a18:	add	x16, x16, #0x40
  401a1c:	br	x17

0000000000401a20 <__sigsetjmp@plt>:
  401a20:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a24:	ldr	x17, [x16, #72]
  401a28:	add	x16, x16, #0x48
  401a2c:	br	x17

0000000000401a30 <putp@plt>:
  401a30:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a34:	ldr	x17, [x16, #80]
  401a38:	add	x16, x16, #0x50
  401a3c:	br	x17

0000000000401a40 <sprintf@plt>:
  401a40:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a44:	ldr	x17, [x16, #88]
  401a48:	add	x16, x16, #0x58
  401a4c:	br	x17

0000000000401a50 <putc@plt>:
  401a50:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a54:	ldr	x17, [x16, #96]
  401a58:	add	x16, x16, #0x60
  401a5c:	br	x17

0000000000401a60 <__cxa_atexit@plt>:
  401a60:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a64:	ldr	x17, [x16, #104]
  401a68:	add	x16, x16, #0x68
  401a6c:	br	x17

0000000000401a70 <fputc@plt>:
  401a70:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a74:	ldr	x17, [x16, #112]
  401a78:	add	x16, x16, #0x70
  401a7c:	br	x17

0000000000401a80 <kill@plt>:
  401a80:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a84:	ldr	x17, [x16, #120]
  401a88:	add	x16, x16, #0x78
  401a8c:	br	x17

0000000000401a90 <fork@plt>:
  401a90:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a94:	ldr	x17, [x16, #128]
  401a98:	add	x16, x16, #0x80
  401a9c:	br	x17

0000000000401aa0 <tcgetattr@plt>:
  401aa0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401aa4:	ldr	x17, [x16, #136]
  401aa8:	add	x16, x16, #0x88
  401aac:	br	x17

0000000000401ab0 <fileno@plt>:
  401ab0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ab4:	ldr	x17, [x16, #144]
  401ab8:	add	x16, x16, #0x90
  401abc:	br	x17

0000000000401ac0 <signal@plt>:
  401ac0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ac4:	ldr	x17, [x16, #152]
  401ac8:	add	x16, x16, #0x98
  401acc:	br	x17

0000000000401ad0 <fclose@plt>:
  401ad0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ad4:	ldr	x17, [x16, #160]
  401ad8:	add	x16, x16, #0xa0
  401adc:	br	x17

0000000000401ae0 <fopen@plt>:
  401ae0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ae4:	ldr	x17, [x16, #168]
  401ae8:	add	x16, x16, #0xa8
  401aec:	br	x17

0000000000401af0 <malloc@plt>:
  401af0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401af4:	ldr	x17, [x16, #176]
  401af8:	add	x16, x16, #0xb0
  401afc:	br	x17

0000000000401b00 <wcwidth@plt>:
  401b00:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b04:	ldr	x17, [x16, #184]
  401b08:	add	x16, x16, #0xb8
  401b0c:	br	x17

0000000000401b10 <open@plt>:
  401b10:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b14:	ldr	x17, [x16, #192]
  401b18:	add	x16, x16, #0xc0
  401b1c:	br	x17

0000000000401b20 <tparm@plt>:
  401b20:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b24:	ldr	x17, [x16, #200]
  401b28:	add	x16, x16, #0xc8
  401b2c:	br	x17

0000000000401b30 <sigemptyset@plt>:
  401b30:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b34:	ldr	x17, [x16, #208]
  401b38:	add	x16, x16, #0xd0
  401b3c:	br	x17

0000000000401b40 <bindtextdomain@plt>:
  401b40:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b44:	ldr	x17, [x16, #216]
  401b48:	add	x16, x16, #0xd8
  401b4c:	br	x17

0000000000401b50 <__libc_start_main@plt>:
  401b50:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b54:	ldr	x17, [x16, #224]
  401b58:	add	x16, x16, #0xe0
  401b5c:	br	x17

0000000000401b60 <tigetflag@plt>:
  401b60:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b64:	ldr	x17, [x16, #232]
  401b68:	add	x16, x16, #0xe8
  401b6c:	br	x17

0000000000401b70 <memset@plt>:
  401b70:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b74:	ldr	x17, [x16, #240]
  401b78:	add	x16, x16, #0xf0
  401b7c:	br	x17

0000000000401b80 <sleep@plt>:
  401b80:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b84:	ldr	x17, [x16, #248]
  401b88:	add	x16, x16, #0xf8
  401b8c:	br	x17

0000000000401b90 <realloc@plt>:
  401b90:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b94:	ldr	x17, [x16, #256]
  401b98:	add	x16, x16, #0x100
  401b9c:	br	x17

0000000000401ba0 <getc@plt>:
  401ba0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ba4:	ldr	x17, [x16, #264]
  401ba8:	add	x16, x16, #0x108
  401bac:	br	x17

0000000000401bb0 <strdup@plt>:
  401bb0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401bb4:	ldr	x17, [x16, #272]
  401bb8:	add	x16, x16, #0x110
  401bbc:	br	x17

0000000000401bc0 <close@plt>:
  401bc0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401bc4:	ldr	x17, [x16, #280]
  401bc8:	add	x16, x16, #0x118
  401bcc:	br	x17

0000000000401bd0 <strrchr@plt>:
  401bd0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401bd4:	ldr	x17, [x16, #288]
  401bd8:	add	x16, x16, #0x120
  401bdc:	br	x17

0000000000401be0 <__gmon_start__@plt>:
  401be0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401be4:	ldr	x17, [x16, #296]
  401be8:	add	x16, x16, #0x128
  401bec:	br	x17

0000000000401bf0 <fseek@plt>:
  401bf0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401bf4:	ldr	x17, [x16, #304]
  401bf8:	add	x16, x16, #0x130
  401bfc:	br	x17

0000000000401c00 <abort@plt>:
  401c00:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c04:	ldr	x17, [x16, #312]
  401c08:	add	x16, x16, #0x138
  401c0c:	br	x17

0000000000401c10 <feof@plt>:
  401c10:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c14:	ldr	x17, [x16, #320]
  401c18:	add	x16, x16, #0x140
  401c1c:	br	x17

0000000000401c20 <puts@plt>:
  401c20:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c24:	ldr	x17, [x16, #328]
  401c28:	add	x16, x16, #0x148
  401c2c:	br	x17

0000000000401c30 <textdomain@plt>:
  401c30:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c34:	ldr	x17, [x16, #336]
  401c38:	add	x16, x16, #0x150
  401c3c:	br	x17

0000000000401c40 <execvp@plt>:
  401c40:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c44:	ldr	x17, [x16, #344]
  401c48:	add	x16, x16, #0x158
  401c4c:	br	x17

0000000000401c50 <strcmp@plt>:
  401c50:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c54:	ldr	x17, [x16, #352]
  401c58:	add	x16, x16, #0x160
  401c5c:	br	x17

0000000000401c60 <warn@plt>:
  401c60:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c64:	ldr	x17, [x16, #360]
  401c68:	add	x16, x16, #0x168
  401c6c:	br	x17

0000000000401c70 <__ctype_b_loc@plt>:
  401c70:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c74:	ldr	x17, [x16, #368]
  401c78:	add	x16, x16, #0x170
  401c7c:	br	x17

0000000000401c80 <fread@plt>:
  401c80:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c84:	ldr	x17, [x16, #376]
  401c88:	add	x16, x16, #0x178
  401c8c:	br	x17

0000000000401c90 <free@plt>:
  401c90:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c94:	ldr	x17, [x16, #384]
  401c98:	add	x16, x16, #0x180
  401c9c:	br	x17

0000000000401ca0 <ungetc@plt>:
  401ca0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ca4:	ldr	x17, [x16, #392]
  401ca8:	add	x16, x16, #0x188
  401cac:	br	x17

0000000000401cb0 <__ctype_get_mb_cur_max@plt>:
  401cb0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401cb4:	ldr	x17, [x16, #400]
  401cb8:	add	x16, x16, #0x190
  401cbc:	br	x17

0000000000401cc0 <siglongjmp@plt>:
  401cc0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401cc4:	ldr	x17, [x16, #408]
  401cc8:	add	x16, x16, #0x198
  401ccc:	br	x17

0000000000401cd0 <fwrite@plt>:
  401cd0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401cd4:	ldr	x17, [x16, #416]
  401cd8:	add	x16, x16, #0x1a0
  401cdc:	br	x17

0000000000401ce0 <fcntl@plt>:
  401ce0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ce4:	ldr	x17, [x16, #424]
  401ce8:	add	x16, x16, #0x1a8
  401cec:	br	x17

0000000000401cf0 <wait@plt>:
  401cf0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401cf4:	ldr	x17, [x16, #432]
  401cf8:	add	x16, x16, #0x1b0
  401cfc:	br	x17

0000000000401d00 <dcngettext@plt>:
  401d00:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d04:	ldr	x17, [x16, #440]
  401d08:	add	x16, x16, #0x1b8
  401d0c:	br	x17

0000000000401d10 <fflush@plt>:
  401d10:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d14:	ldr	x17, [x16, #448]
  401d18:	add	x16, x16, #0x1c0
  401d1c:	br	x17

0000000000401d20 <strcpy@plt>:
  401d20:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d24:	ldr	x17, [x16, #456]
  401d28:	add	x16, x16, #0x1c8
  401d2c:	br	x17

0000000000401d30 <warnx@plt>:
  401d30:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d34:	ldr	x17, [x16, #464]
  401d38:	add	x16, x16, #0x1d0
  401d3c:	br	x17

0000000000401d40 <read@plt>:
  401d40:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d44:	ldr	x17, [x16, #472]
  401d48:	add	x16, x16, #0x1d8
  401d4c:	br	x17

0000000000401d50 <tcsetattr@plt>:
  401d50:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d54:	ldr	x17, [x16, #480]
  401d58:	add	x16, x16, #0x1e0
  401d5c:	br	x17

0000000000401d60 <isatty@plt>:
  401d60:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d64:	ldr	x17, [x16, #488]
  401d68:	add	x16, x16, #0x1e8
  401d6c:	br	x17

0000000000401d70 <dcgettext@plt>:
  401d70:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d74:	ldr	x17, [x16, #496]
  401d78:	add	x16, x16, #0x1f0
  401d7c:	br	x17

0000000000401d80 <regexec@plt>:
  401d80:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d84:	ldr	x17, [x16, #504]
  401d88:	add	x16, x16, #0x1f8
  401d8c:	br	x17

0000000000401d90 <regfree@plt>:
  401d90:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d94:	ldr	x17, [x16, #512]
  401d98:	add	x16, x16, #0x200
  401d9c:	br	x17

0000000000401da0 <regcomp@plt>:
  401da0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401da4:	ldr	x17, [x16, #520]
  401da8:	add	x16, x16, #0x208
  401dac:	br	x17

0000000000401db0 <strncpy@plt>:
  401db0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401db4:	ldr	x17, [x16, #528]
  401db8:	add	x16, x16, #0x210
  401dbc:	br	x17

0000000000401dc0 <sigaddset@plt>:
  401dc0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401dc4:	ldr	x17, [x16, #536]
  401dc8:	add	x16, x16, #0x218
  401dcc:	br	x17

0000000000401dd0 <printf@plt>:
  401dd0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401dd4:	ldr	x17, [x16, #544]
  401dd8:	add	x16, x16, #0x220
  401ddc:	br	x17

0000000000401de0 <__assert_fail@plt>:
  401de0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401de4:	ldr	x17, [x16, #552]
  401de8:	add	x16, x16, #0x228
  401dec:	br	x17

0000000000401df0 <__errno_location@plt>:
  401df0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401df4:	ldr	x17, [x16, #560]
  401df8:	add	x16, x16, #0x230
  401dfc:	br	x17

0000000000401e00 <regerror@plt>:
  401e00:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e04:	ldr	x17, [x16, #568]
  401e08:	add	x16, x16, #0x238
  401e0c:	br	x17

0000000000401e10 <getenv@plt>:
  401e10:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e14:	ldr	x17, [x16, #576]
  401e18:	add	x16, x16, #0x240
  401e1c:	br	x17

0000000000401e20 <__xstat@plt>:
  401e20:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e24:	ldr	x17, [x16, #584]
  401e28:	add	x16, x16, #0x248
  401e2c:	br	x17

0000000000401e30 <tigetnum@plt>:
  401e30:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e34:	ldr	x17, [x16, #592]
  401e38:	add	x16, x16, #0x250
  401e3c:	br	x17

0000000000401e40 <fprintf@plt>:
  401e40:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e44:	ldr	x17, [x16, #600]
  401e48:	add	x16, x16, #0x258
  401e4c:	br	x17

0000000000401e50 <err@plt>:
  401e50:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e54:	ldr	x17, [x16, #608]
  401e58:	add	x16, x16, #0x260
  401e5c:	br	x17

0000000000401e60 <ioctl@plt>:
  401e60:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e64:	ldr	x17, [x16, #616]
  401e68:	add	x16, x16, #0x268
  401e6c:	br	x17

0000000000401e70 <setlocale@plt>:
  401e70:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e74:	ldr	x17, [x16, #624]
  401e78:	add	x16, x16, #0x270
  401e7c:	br	x17

0000000000401e80 <ferror@plt>:
  401e80:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e84:	ldr	x17, [x16, #632]
  401e88:	add	x16, x16, #0x278
  401e8c:	br	x17

0000000000401e90 <tigetstr@plt>:
  401e90:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e94:	ldr	x17, [x16, #640]
  401e98:	add	x16, x16, #0x280
  401e9c:	br	x17

Disassembly of section .text:

0000000000401ea0 <.text>:
  401ea0:	mov	x29, #0x0                   	// #0
  401ea4:	mov	x30, #0x0                   	// #0
  401ea8:	mov	x5, x0
  401eac:	ldr	x1, [sp]
  401eb0:	add	x2, sp, #0x8
  401eb4:	mov	x6, sp
  401eb8:	movz	x0, #0x0, lsl #48
  401ebc:	movk	x0, #0x0, lsl #32
  401ec0:	movk	x0, #0x40, lsl #16
  401ec4:	movk	x0, #0x5030
  401ec8:	movz	x3, #0x0, lsl #48
  401ecc:	movk	x3, #0x0, lsl #32
  401ed0:	movk	x3, #0x40, lsl #16
  401ed4:	movk	x3, #0x6058
  401ed8:	movz	x4, #0x0, lsl #48
  401edc:	movk	x4, #0x0, lsl #32
  401ee0:	movk	x4, #0x40, lsl #16
  401ee4:	movk	x4, #0x60d8
  401ee8:	bl	401b50 <__libc_start_main@plt>
  401eec:	bl	401c00 <abort@plt>
  401ef0:	adrp	x0, 417000 <tigetstr@plt+0x15170>
  401ef4:	ldr	x0, [x0, #4064]
  401ef8:	cbz	x0, 401f00 <tigetstr@plt+0x70>
  401efc:	b	401be0 <__gmon_start__@plt>
  401f00:	ret
  401f04:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  401f08:	add	x0, x0, #0x2a0
  401f0c:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  401f10:	add	x1, x1, #0x2a0
  401f14:	cmp	x0, x1
  401f18:	b.eq	401f4c <tigetstr@plt+0xbc>  // b.none
  401f1c:	stp	x29, x30, [sp, #-32]!
  401f20:	mov	x29, sp
  401f24:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  401f28:	ldr	x0, [x0, #264]
  401f2c:	str	x0, [sp, #24]
  401f30:	mov	x1, x0
  401f34:	cbz	x1, 401f44 <tigetstr@plt+0xb4>
  401f38:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  401f3c:	add	x0, x0, #0x2a0
  401f40:	blr	x1
  401f44:	ldp	x29, x30, [sp], #32
  401f48:	ret
  401f4c:	ret
  401f50:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  401f54:	add	x0, x0, #0x2a0
  401f58:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  401f5c:	add	x1, x1, #0x2a0
  401f60:	sub	x0, x0, x1
  401f64:	lsr	x1, x0, #63
  401f68:	add	x0, x1, x0, asr #3
  401f6c:	cmp	xzr, x0, asr #1
  401f70:	b.eq	401fa8 <tigetstr@plt+0x118>  // b.none
  401f74:	stp	x29, x30, [sp, #-32]!
  401f78:	mov	x29, sp
  401f7c:	asr	x1, x0, #1
  401f80:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  401f84:	ldr	x0, [x0, #272]
  401f88:	str	x0, [sp, #24]
  401f8c:	mov	x2, x0
  401f90:	cbz	x2, 401fa0 <tigetstr@plt+0x110>
  401f94:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  401f98:	add	x0, x0, #0x2a0
  401f9c:	blr	x2
  401fa0:	ldp	x29, x30, [sp], #32
  401fa4:	ret
  401fa8:	ret
  401fac:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  401fb0:	ldrb	w0, [x0, #704]
  401fb4:	cbnz	w0, 401fd8 <tigetstr@plt+0x148>
  401fb8:	stp	x29, x30, [sp, #-16]!
  401fbc:	mov	x29, sp
  401fc0:	bl	401f04 <tigetstr@plt+0x74>
  401fc4:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  401fc8:	mov	w1, #0x1                   	// #1
  401fcc:	strb	w1, [x0, #704]
  401fd0:	ldp	x29, x30, [sp], #16
  401fd4:	ret
  401fd8:	ret
  401fdc:	stp	x29, x30, [sp, #-16]!
  401fe0:	mov	x29, sp
  401fe4:	bl	401f50 <tigetstr@plt+0xc0>
  401fe8:	ldp	x29, x30, [sp], #16
  401fec:	ret
  401ff0:	mov	x2, x0
  401ff4:	mov	w0, #0x0                   	// #0
  401ff8:	cmp	w1, #0x1
  401ffc:	b.le	40201c <tigetstr@plt+0x18c>
  402000:	ldrsb	w0, [x2]
  402004:	cmp	w0, #0x5f
  402008:	b.eq	402020 <tigetstr@plt+0x190>  // b.none
  40200c:	ldrsb	w1, [x2, #1]
  402010:	mov	w0, #0x0                   	// #0
  402014:	cmp	w1, #0x8
  402018:	b.eq	402030 <tigetstr@plt+0x1a0>  // b.none
  40201c:	ret
  402020:	ldrsb	w0, [x2, #1]
  402024:	cmp	w0, #0x8
  402028:	cset	w0, eq  // eq = none
  40202c:	b	40201c <tigetstr@plt+0x18c>
  402030:	ldrsb	w0, [x2, #2]
  402034:	cmp	w0, #0x5f
  402038:	cset	w0, eq  // eq = none
  40203c:	b	40201c <tigetstr@plt+0x18c>
  402040:	ldrsb	w2, [x1]
  402044:	cbz	w2, 402220 <tigetstr@plt+0x390>
  402048:	stp	x29, x30, [sp, #-32]!
  40204c:	mov	x29, sp
  402050:	str	x19, [sp, #16]
  402054:	mov	x19, x1
  402058:	mov	w4, #0x0                   	// #0
  40205c:	mov	w5, #0x1                   	// #1
  402060:	mov	x3, #0x1                   	// #1
  402064:	mov	x1, #0x200                 	// #512
  402068:	movk	x1, #0x2001, lsl #32
  40206c:	b	4020b4 <tigetstr@plt+0x224>
  402070:	cmp	w2, #0x2d
  402074:	b.le	4020f0 <tigetstr@plt+0x260>
  402078:	sub	w2, w2, #0x30
  40207c:	and	w2, w2, #0xff
  402080:	cmp	w2, #0x9
  402084:	b.hi	4020f8 <tigetstr@plt+0x268>  // b.pmore
  402088:	cbnz	w4, 402090 <tigetstr@plt+0x200>
  40208c:	str	wzr, [x0, #140]
  402090:	ldr	w2, [x0, #140]
  402094:	add	w2, w2, w2, lsl #2
  402098:	ldrsb	w4, [x19]
  40209c:	add	w2, w4, w2, lsl #1
  4020a0:	sub	w2, w2, #0x30
  4020a4:	str	w2, [x0, #140]
  4020a8:	mov	w4, w5
  4020ac:	ldrsb	w2, [x19, #1]!
  4020b0:	cbz	w2, 402214 <tigetstr@plt+0x384>
  4020b4:	cmp	w2, #0x66
  4020b8:	b.eq	4021b4 <tigetstr@plt+0x324>  // b.none
  4020bc:	cmp	w2, #0x66
  4020c0:	b.gt	40215c <tigetstr@plt+0x2cc>
  4020c4:	cmp	w2, #0x56
  4020c8:	b.eq	4021e4 <tigetstr@plt+0x354>  // b.none
  4020cc:	b.le	402070 <tigetstr@plt+0x1e0>
  4020d0:	cmp	w2, #0x63
  4020d4:	b.eq	4021c4 <tigetstr@plt+0x334>  // b.none
  4020d8:	cmp	w2, #0x64
  4020dc:	b.ne	4020f8 <tigetstr@plt+0x268>  // b.any
  4020e0:	ldrb	w2, [x0, #1718]
  4020e4:	orr	w2, w2, #0xffffff80
  4020e8:	strb	w2, [x0, #1718]
  4020ec:	b	4020ac <tigetstr@plt+0x21c>
  4020f0:	cmp	w2, #0x8
  4020f4:	b.gt	40214c <tigetstr@plt+0x2bc>
  4020f8:	mov	w2, #0x5                   	// #5
  4020fc:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402100:	add	x1, x1, #0x140
  402104:	mov	x0, #0x0                   	// #0
  402108:	bl	401d70 <dcgettext@plt>
  40210c:	mov	x1, x19
  402110:	bl	401d30 <warnx@plt>
  402114:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402118:	ldr	x19, [x0, #672]
  40211c:	mov	w2, #0x5                   	// #5
  402120:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402124:	add	x1, x1, #0x158
  402128:	mov	x0, #0x0                   	// #0
  40212c:	bl	401d70 <dcgettext@plt>
  402130:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  402134:	ldr	x2, [x1, #696]
  402138:	mov	x1, x0
  40213c:	mov	x0, x19
  402140:	bl	401e40 <fprintf@plt>
  402144:	mov	w0, #0x1                   	// #1
  402148:	bl	4019e0 <exit@plt>
  40214c:	lsl	x2, x3, x2
  402150:	tst	x2, x1
  402154:	b.eq	4020f8 <tigetstr@plt+0x268>  // b.none
  402158:	b	4020ac <tigetstr@plt+0x21c>
  40215c:	cmp	w2, #0x73
  402160:	b.eq	4021d4 <tigetstr@plt+0x344>  // b.none
  402164:	cmp	w2, #0x73
  402168:	b.le	402184 <tigetstr@plt+0x2f4>
  40216c:	cmp	w2, #0x75
  402170:	b.ne	4020f8 <tigetstr@plt+0x268>  // b.any
  402174:	ldrb	w2, [x0, #1716]
  402178:	and	w2, w2, #0xffffffdf
  40217c:	strb	w2, [x0, #1716]
  402180:	b	4020ac <tigetstr@plt+0x21c>
  402184:	cmp	w2, #0x6c
  402188:	b.eq	4021a4 <tigetstr@plt+0x314>  // b.none
  40218c:	cmp	w2, #0x70
  402190:	b.ne	4020f8 <tigetstr@plt+0x268>  // b.any
  402194:	ldrb	w2, [x0, #1717]
  402198:	orr	w2, w2, #0x40
  40219c:	strb	w2, [x0, #1717]
  4021a0:	b	4020ac <tigetstr@plt+0x21c>
  4021a4:	ldrb	w2, [x0, #1718]
  4021a8:	and	w2, w2, #0xffffffbf
  4021ac:	strb	w2, [x0, #1718]
  4021b0:	b	4020ac <tigetstr@plt+0x21c>
  4021b4:	ldrb	w2, [x0, #1717]
  4021b8:	and	w2, w2, #0xfffffffd
  4021bc:	strb	w2, [x0, #1717]
  4021c0:	b	4020ac <tigetstr@plt+0x21c>
  4021c4:	ldrb	w2, [x0, #1716]
  4021c8:	orr	w2, w2, #0x4
  4021cc:	strb	w2, [x0, #1716]
  4021d0:	b	4020ac <tigetstr@plt+0x21c>
  4021d4:	ldrb	w2, [x0, #1718]
  4021d8:	orr	w2, w2, #0x8
  4021dc:	strb	w2, [x0, #1718]
  4021e0:	b	4020ac <tigetstr@plt+0x21c>
  4021e4:	mov	w2, #0x5                   	// #5
  4021e8:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4021ec:	add	x1, x1, #0x118
  4021f0:	mov	x0, #0x0                   	// #0
  4021f4:	bl	401d70 <dcgettext@plt>
  4021f8:	adrp	x2, 406000 <tigetstr@plt+0x4170>
  4021fc:	add	x2, x2, #0x128
  402200:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  402204:	ldr	x1, [x1, #696]
  402208:	bl	401dd0 <printf@plt>
  40220c:	mov	w0, #0x0                   	// #0
  402210:	bl	4019e0 <exit@plt>
  402214:	ldr	x19, [sp, #16]
  402218:	ldp	x29, x30, [sp], #32
  40221c:	ret
  402220:	ret
  402224:	stp	x29, x30, [sp, #-16]!
  402228:	mov	x29, sp
  40222c:	mov	x2, x0
  402230:	mov	x0, x1
  402234:	ldr	x3, [x2, #120]
  402238:	add	x3, x3, #0x1
  40223c:	str	x3, [x2, #120]
  402240:	bl	401ba0 <getc@plt>
  402244:	ldp	x29, x30, [sp], #16
  402248:	ret
  40224c:	stp	x29, x30, [sp, #-48]!
  402250:	mov	x29, sp
  402254:	stp	x19, x20, [sp, #16]
  402258:	str	x21, [sp, #32]
  40225c:	mov	x19, x0
  402260:	mov	w21, w1
  402264:	mov	x20, x2
  402268:	cmp	w1, #0x0
  40226c:	b.le	40228c <tigetstr@plt+0x3fc>
  402270:	mov	x1, x20
  402274:	mov	x0, x19
  402278:	bl	402224 <tigetstr@plt+0x394>
  40227c:	cmp	w0, #0xa
  402280:	b.eq	40229c <tigetstr@plt+0x40c>  // b.none
  402284:	cmn	w0, #0x1
  402288:	b.ne	402270 <tigetstr@plt+0x3e0>  // b.any
  40228c:	ldp	x19, x20, [sp, #16]
  402290:	ldr	x21, [sp, #32]
  402294:	ldp	x29, x30, [sp], #48
  402298:	ret
  40229c:	ldr	w0, [x19, #152]
  4022a0:	add	w0, w0, #0x1
  4022a4:	str	w0, [x19, #152]
  4022a8:	subs	w21, w21, #0x1
  4022ac:	b.ne	402270 <tigetstr@plt+0x3e0>  // b.any
  4022b0:	b	40228c <tigetstr@plt+0x3fc>
  4022b4:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4022b8:	ldr	x0, [x0, #712]
  4022bc:	ldrb	w1, [x0, #1718]
  4022c0:	tbnz	w1, #0, 402340 <tigetstr@plt+0x4b0>
  4022c4:	stp	x29, x30, [sp, #-16]!
  4022c8:	mov	x29, sp
  4022cc:	ldrb	w1, [x0, #1719]
  4022d0:	tbnz	w1, #1, 402314 <tigetstr@plt+0x484>
  4022d4:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4022d8:	ldr	x2, [x0, #712]
  4022dc:	ldr	w0, [x2, #12]
  4022e0:	mov	w1, #0xa                   	// #10
  4022e4:	orr	w0, w0, w1
  4022e8:	str	w0, [x2, #12]
  4022ec:	ldrb	w0, [x2, #83]
  4022f0:	strb	w0, [x2, #23]
  4022f4:	ldrb	w0, [x2, #82]
  4022f8:	strb	w0, [x2, #22]
  4022fc:	add	x2, x2, #0x3c
  402300:	mov	w1, #0x0                   	// #0
  402304:	mov	w0, #0x2                   	// #2
  402308:	bl	401d50 <tcsetattr@plt>
  40230c:	ldp	x29, x30, [sp], #16
  402310:	ret
  402314:	ldr	x0, [x0, #568]
  402318:	bl	401a30 <putp@plt>
  40231c:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402320:	ldr	x0, [x0, #680]
  402324:	bl	401d10 <fflush@plt>
  402328:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  40232c:	ldr	x1, [x0, #712]
  402330:	ldrb	w0, [x1, #1719]
  402334:	and	w0, w0, #0xfffffffd
  402338:	strb	w0, [x1, #1719]
  40233c:	b	4022d4 <tigetstr@plt+0x444>
  402340:	ret
  402344:	stp	x29, x30, [sp, #-288]!
  402348:	mov	x29, sp
  40234c:	str	x19, [sp, #16]
  402350:	mov	x1, #0x1                   	// #1
  402354:	mov	w0, #0x16                  	// #22
  402358:	bl	401ac0 <signal@plt>
  40235c:	bl	4022b4 <tigetstr@plt+0x424>
  402360:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402364:	ldr	x0, [x0, #680]
  402368:	bl	401d10 <fflush@plt>
  40236c:	mov	x1, #0x0                   	// #0
  402370:	mov	w0, #0x16                  	// #22
  402374:	bl	401ac0 <signal@plt>
  402378:	mov	x1, #0x0                   	// #0
  40237c:	mov	w0, #0x14                  	// #20
  402380:	bl	401ac0 <signal@plt>
  402384:	add	x0, sp, #0xa0
  402388:	bl	401b30 <sigemptyset@plt>
  40238c:	mov	w1, #0x14                  	// #20
  402390:	add	x0, sp, #0xa0
  402394:	bl	401dc0 <sigaddset@plt>
  402398:	add	x2, sp, #0x20
  40239c:	add	x1, sp, #0xa0
  4023a0:	mov	w0, #0x1                   	// #1
  4023a4:	bl	401a10 <sigprocmask@plt>
  4023a8:	mov	w1, #0x14                  	// #20
  4023ac:	mov	w0, #0x0                   	// #0
  4023b0:	bl	401a80 <kill@plt>
  4023b4:	mov	x2, #0x0                   	// #0
  4023b8:	add	x1, sp, #0x20
  4023bc:	mov	w0, #0x2                   	// #2
  4023c0:	bl	401a10 <sigprocmask@plt>
  4023c4:	adrp	x1, 402000 <tigetstr@plt+0x170>
  4023c8:	add	x1, x1, #0x344
  4023cc:	mov	w0, #0x14                  	// #20
  4023d0:	bl	401ac0 <signal@plt>
  4023d4:	adrp	x19, 418000 <tigetstr@plt+0x16170>
  4023d8:	ldr	x2, [x19, #712]
  4023dc:	ldr	w0, [x2, #12]
  4023e0:	mov	w1, #0xfffffff5            	// #-11
  4023e4:	and	w0, w0, w1
  4023e8:	str	w0, [x2, #12]
  4023ec:	mov	w0, #0x1                   	// #1
  4023f0:	strb	w0, [x2, #23]
  4023f4:	strb	wzr, [x2, #22]
  4023f8:	mov	w1, #0x0                   	// #0
  4023fc:	mov	w0, #0x2                   	// #2
  402400:	bl	401d50 <tcsetattr@plt>
  402404:	ldr	x0, [x19, #712]
  402408:	ldrb	w1, [x0, #1719]
  40240c:	tbnz	w1, #2, 40241c <tigetstr@plt+0x58c>
  402410:	ldr	x19, [sp, #16]
  402414:	ldp	x29, x30, [sp], #288
  402418:	ret
  40241c:	mov	w1, #0x1                   	// #1
  402420:	add	x0, x0, #0xc0
  402424:	bl	401cc0 <siglongjmp@plt>
  402428:	stp	x29, x30, [sp, #-32]!
  40242c:	mov	x29, sp
  402430:	mov	x1, #0x1                   	// #1
  402434:	mov	w0, #0x1c                  	// #28
  402438:	bl	401ac0 <signal@plt>
  40243c:	add	x2, sp, #0x18
  402440:	mov	x1, #0x5413                	// #21523
  402444:	mov	w0, #0x1                   	// #1
  402448:	bl	401e60 <ioctl@plt>
  40244c:	cmn	w0, #0x1
  402450:	b.eq	402498 <tigetstr@plt+0x608>  // b.none
  402454:	ldrh	w0, [sp, #24]
  402458:	cbz	w0, 402484 <tigetstr@plt+0x5f4>
  40245c:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  402460:	ldr	x2, [x1, #712]
  402464:	str	w0, [x2, #520]
  402468:	lsr	w1, w0, #1
  40246c:	sub	w1, w1, #0x1
  402470:	cmp	w1, #0x0
  402474:	csinc	w1, w1, wzr, gt
  402478:	str	w1, [x2, #144]
  40247c:	sub	w0, w0, #0x1
  402480:	str	w0, [x2, #140]
  402484:	ldrh	w0, [sp, #26]
  402488:	cbz	w0, 402498 <tigetstr@plt+0x608>
  40248c:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  402490:	ldr	x1, [x1, #712]
  402494:	str	w0, [x1, #656]
  402498:	adrp	x1, 402000 <tigetstr@plt+0x170>
  40249c:	add	x1, x1, #0x428
  4024a0:	mov	w0, #0x1c                  	// #28
  4024a4:	bl	401ac0 <signal@plt>
  4024a8:	ldp	x29, x30, [sp], #32
  4024ac:	ret
  4024b0:	stp	x29, x30, [sp, #-16]!
  4024b4:	mov	x29, sp
  4024b8:	ldrsb	w0, [x0, #1716]
  4024bc:	tbnz	w0, #31, 4024d8 <tigetstr@plt+0x648>
  4024c0:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4024c4:	ldr	x1, [x0, #672]
  4024c8:	mov	w0, #0x8                   	// #8
  4024cc:	bl	401a70 <fputc@plt>
  4024d0:	ldp	x29, x30, [sp], #16
  4024d4:	ret
  4024d8:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4024dc:	ldr	x3, [x0, #672]
  4024e0:	mov	x2, #0x3                   	// #3
  4024e4:	mov	x1, #0x1                   	// #1
  4024e8:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4024ec:	add	x0, x0, #0x180
  4024f0:	bl	401cd0 <fwrite@plt>
  4024f4:	b	4024d0 <tigetstr@plt+0x640>
  4024f8:	stp	x29, x30, [sp, #-48]!
  4024fc:	mov	x29, sp
  402500:	stp	x19, x20, [sp, #16]
  402504:	mov	x19, x0
  402508:	ldr	w0, [x0, #656]
  40250c:	lsl	w0, w0, #2
  402510:	ldr	x2, [x19, #512]
  402514:	cmp	x2, w0, sxtw
  402518:	b.cc	402528 <tigetstr@plt+0x698>  // b.lo, b.ul, b.last
  40251c:	ldp	x19, x20, [sp, #16]
  402520:	ldp	x29, x30, [sp], #48
  402524:	ret
  402528:	str	x21, [sp, #32]
  40252c:	sxtw	x1, w0
  402530:	cmp	x1, #0x100
  402534:	mov	x20, #0x100                 	// #256
  402538:	csel	x20, x1, x20, cs  // cs = hs, nlast
  40253c:	add	x21, x20, #0x2
  402540:	mov	x1, x21
  402544:	ldr	x0, [x19, #504]
  402548:	bl	401b90 <realloc@plt>
  40254c:	cmp	x0, #0x0
  402550:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  402554:	b.ne	402568 <tigetstr@plt+0x6d8>  // b.any
  402558:	str	x0, [x19, #504]
  40255c:	str	x20, [x19, #512]
  402560:	ldr	x21, [sp, #32]
  402564:	b	40251c <tigetstr@plt+0x68c>
  402568:	mov	x2, x21
  40256c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402570:	add	x1, x1, #0x188
  402574:	mov	w0, #0x1                   	// #1
  402578:	bl	401e50 <err@plt>
  40257c:	stp	x29, x30, [sp, #-16]!
  402580:	mov	x29, sp
  402584:	cbz	x0, 402598 <tigetstr@plt+0x708>
  402588:	bl	401bb0 <strdup@plt>
  40258c:	cbz	x0, 4025b8 <tigetstr@plt+0x728>
  402590:	ldp	x29, x30, [sp], #16
  402594:	ret
  402598:	adrp	x3, 406000 <tigetstr@plt+0x4170>
  40259c:	add	x3, x3, #0xfc0
  4025a0:	mov	w2, #0x4a                  	// #74
  4025a4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4025a8:	add	x1, x1, #0x1a8
  4025ac:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4025b0:	add	x0, x0, #0x1c0
  4025b4:	bl	401de0 <__assert_fail@plt>
  4025b8:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4025bc:	add	x1, x1, #0x1c8
  4025c0:	mov	w0, #0x1                   	// #1
  4025c4:	bl	401e50 <err@plt>
  4025c8:	stp	x29, x30, [sp, #-32]!
  4025cc:	mov	x29, sp
  4025d0:	str	x19, [sp, #16]
  4025d4:	mov	x19, x0
  4025d8:	ldr	x0, [x0, #528]
  4025dc:	cbz	x0, 4025e8 <tigetstr@plt+0x758>
  4025e0:	ldrb	w1, [x19, #1717]
  4025e4:	tbz	w1, #3, 4025f4 <tigetstr@plt+0x764>
  4025e8:	ldr	x19, [sp, #16]
  4025ec:	ldp	x29, x30, [sp], #32
  4025f0:	ret
  4025f4:	bl	401a30 <putp@plt>
  4025f8:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4025fc:	ldr	x1, [x0, #680]
  402600:	mov	w0, #0xd                   	// #13
  402604:	bl	401a50 <putc@plt>
  402608:	str	wzr, [x19, #148]
  40260c:	b	4025e8 <tigetstr@plt+0x758>
  402610:	stp	x29, x30, [sp, #-32]!
  402614:	mov	x29, sp
  402618:	stp	x19, x20, [sp, #16]
  40261c:	mov	x19, x0
  402620:	ldr	w0, [x0, #148]
  402624:	cbz	w0, 402698 <tigetstr@plt+0x808>
  402628:	mov	w20, w1
  40262c:	ldrb	w0, [x19, #1717]
  402630:	tbnz	w0, #3, 402650 <tigetstr@plt+0x7c0>
  402634:	cbz	w1, 402664 <tigetstr@plt+0x7d4>
  402638:	ldrb	w0, [x19, #1716]
  40263c:	tbnz	w0, #3, 402678 <tigetstr@plt+0x7e8>
  402640:	ldr	x0, [x19, #536]
  402644:	cbz	x0, 402678 <tigetstr@plt+0x7e8>
  402648:	bl	401a30 <putp@plt>
  40264c:	b	402694 <tigetstr@plt+0x804>
  402650:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402654:	ldr	x1, [x0, #680]
  402658:	mov	w0, #0xa                   	// #10
  40265c:	bl	401a50 <putc@plt>
  402660:	b	402694 <tigetstr@plt+0x804>
  402664:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402668:	ldr	x1, [x0, #680]
  40266c:	mov	w0, #0xd                   	// #13
  402670:	bl	401a50 <putc@plt>
  402674:	b	402638 <tigetstr@plt+0x7a8>
  402678:	ldr	w1, [x19, #148]
  40267c:	adrp	x2, 406000 <tigetstr@plt+0x4170>
  402680:	add	x2, x2, #0xe58
  402684:	sub	w1, w1, w20
  402688:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  40268c:	add	x0, x0, #0x1e0
  402690:	bl	401dd0 <printf@plt>
  402694:	str	wzr, [x19, #148]
  402698:	ldp	x19, x20, [sp, #16]
  40269c:	ldp	x29, x30, [sp], #32
  4026a0:	ret
  4026a4:	stp	x29, x30, [sp, #-32]!
  4026a8:	mov	x29, sp
  4026ac:	str	x19, [sp, #16]
  4026b0:	mov	x19, x0
  4026b4:	mov	w1, #0x0                   	// #0
  4026b8:	bl	402610 <tigetstr@plt+0x780>
  4026bc:	ldr	x0, [x19, #536]
  4026c0:	cbz	x0, 4026cc <tigetstr@plt+0x83c>
  4026c4:	ldrb	w0, [x19, #1716]
  4026c8:	tbz	w0, #3, 4026dc <tigetstr@plt+0x84c>
  4026cc:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4026d0:	ldr	x1, [x0, #680]
  4026d4:	mov	w0, #0xd                   	// #13
  4026d8:	bl	401a50 <putc@plt>
  4026dc:	ldr	x19, [sp, #16]
  4026e0:	ldp	x29, x30, [sp], #32
  4026e4:	ret
  4026e8:	stp	x29, x30, [sp, #-32]!
  4026ec:	mov	x29, sp
  4026f0:	stp	x19, x20, [sp, #16]
  4026f4:	mov	x19, x0
  4026f8:	mov	x20, x1
  4026fc:	ldrb	w0, [x0, #1716]
  402700:	tbnz	w0, #2, 4027e4 <tigetstr@plt+0x954>
  402704:	ldr	w0, [x19, #148]
  402708:	cmp	w0, #0x0
  40270c:	b.gt	4027f0 <tigetstr@plt+0x960>
  402710:	ldrb	w0, [x19, #1717]
  402714:	tbnz	w0, #3, 402878 <tigetstr@plt+0x9e8>
  402718:	str	wzr, [x19, #148]
  40271c:	ldr	x0, [x19, #544]
  402720:	cbz	x0, 402744 <tigetstr@plt+0x8b4>
  402724:	ldr	x1, [x19, #552]
  402728:	cbz	x1, 402744 <tigetstr@plt+0x8b4>
  40272c:	bl	401a30 <putp@plt>
  402730:	ldrb	w0, [x19, #1718]
  402734:	ubfx	x0, x0, #5, #1
  402738:	ldr	w1, [x19, #148]
  40273c:	add	w0, w1, w0, lsl #1
  402740:	str	w0, [x19, #148]
  402744:	ldrb	w0, [x19, #1716]
  402748:	tbnz	w0, #2, 4027fc <tigetstr@plt+0x96c>
  40274c:	mov	w2, #0x5                   	// #5
  402750:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402754:	add	x1, x1, #0x1e8
  402758:	mov	x0, #0x0                   	// #0
  40275c:	bl	401d70 <dcgettext@plt>
  402760:	bl	401dd0 <printf@plt>
  402764:	ldr	w1, [x19, #148]
  402768:	add	w1, w1, w0
  40276c:	str	w1, [x19, #148]
  402770:	cbz	x20, 402808 <tigetstr@plt+0x978>
  402774:	mov	w2, #0x5                   	// #5
  402778:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  40277c:	add	x1, x1, #0x1f8
  402780:	mov	x0, #0x0                   	// #0
  402784:	bl	401d70 <dcgettext@plt>
  402788:	mov	x1, x20
  40278c:	bl	401dd0 <printf@plt>
  402790:	ldr	w1, [x19, #148]
  402794:	add	w1, w1, w0
  402798:	str	w1, [x19, #148]
  40279c:	ldrsb	w0, [x19, #1718]
  4027a0:	tbnz	w0, #31, 402844 <tigetstr@plt+0x9b4>
  4027a4:	ldr	x0, [x19, #544]
  4027a8:	cbz	x0, 4027b8 <tigetstr@plt+0x928>
  4027ac:	ldr	x0, [x19, #552]
  4027b0:	cbz	x0, 4027b8 <tigetstr@plt+0x928>
  4027b4:	bl	401a30 <putp@plt>
  4027b8:	ldrb	w0, [x19, #1716]
  4027bc:	tbnz	w0, #2, 40286c <tigetstr@plt+0x9dc>
  4027c0:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4027c4:	ldr	x0, [x0, #680]
  4027c8:	bl	401d10 <fflush@plt>
  4027cc:	ldrb	w0, [x19, #1719]
  4027d0:	eor	w0, w0, #0x4
  4027d4:	strb	w0, [x19, #1719]
  4027d8:	ldp	x19, x20, [sp, #16]
  4027dc:	ldp	x29, x30, [sp], #32
  4027e0:	ret
  4027e4:	ldr	x0, [x19, #536]
  4027e8:	bl	401a30 <putp@plt>
  4027ec:	b	402710 <tigetstr@plt+0x880>
  4027f0:	mov	x0, x19
  4027f4:	bl	4026a4 <tigetstr@plt+0x814>
  4027f8:	b	402710 <tigetstr@plt+0x880>
  4027fc:	ldr	x0, [x19, #536]
  402800:	bl	401a30 <putp@plt>
  402804:	b	40274c <tigetstr@plt+0x8bc>
  402808:	ldrsb	w0, [x19, #1717]
  40280c:	tbnz	w0, #31, 40279c <tigetstr@plt+0x90c>
  402810:	ldr	x1, [x19, #120]
  402814:	add	x0, x1, x1, lsl #1
  402818:	add	x0, x1, x0, lsl #3
  40281c:	lsl	x0, x0, #2
  402820:	ldr	x1, [x19, #128]
  402824:	sdiv	x1, x0, x1
  402828:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  40282c:	add	x0, x0, #0x208
  402830:	bl	401dd0 <printf@plt>
  402834:	ldr	w1, [x19, #148]
  402838:	add	w1, w1, w0
  40283c:	str	w1, [x19, #148]
  402840:	b	40279c <tigetstr@plt+0x90c>
  402844:	mov	w2, #0x5                   	// #5
  402848:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  40284c:	add	x1, x1, #0x210
  402850:	mov	x0, #0x0                   	// #0
  402854:	bl	401d70 <dcgettext@plt>
  402858:	bl	401dd0 <printf@plt>
  40285c:	ldr	w1, [x19, #148]
  402860:	add	w1, w1, w0
  402864:	str	w1, [x19, #148]
  402868:	b	4027a4 <tigetstr@plt+0x914>
  40286c:	ldr	x0, [x19, #648]
  402870:	bl	401a30 <putp@plt>
  402874:	b	4027c0 <tigetstr@plt+0x930>
  402878:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  40287c:	ldr	x1, [x0, #672]
  402880:	mov	w0, #0x7                   	// #7
  402884:	bl	401a70 <fputc@plt>
  402888:	b	4027cc <tigetstr@plt+0x93c>
  40288c:	stp	x29, x30, [sp, #-32]!
  402890:	mov	x29, sp
  402894:	stp	x19, x20, [sp, #16]
  402898:	mov	x19, x0
  40289c:	mov	x20, x1
  4028a0:	ldrb	w0, [x0, #1716]
  4028a4:	tbz	w0, #2, 4028f4 <tigetstr@plt+0xa64>
  4028a8:	ldr	x0, [x19, #536]
  4028ac:	bl	401a30 <putp@plt>
  4028b0:	mov	x0, x20
  4028b4:	bl	4019c0 <strlen@plt>
  4028b8:	ldr	w1, [x19, #148]
  4028bc:	add	w1, w1, w0
  4028c0:	str	w1, [x19, #148]
  4028c4:	ldr	x0, [x19, #544]
  4028c8:	cbz	x0, 402900 <tigetstr@plt+0xa70>
  4028cc:	ldr	x1, [x19, #552]
  4028d0:	cbz	x1, 402900 <tigetstr@plt+0xa70>
  4028d4:	bl	401a30 <putp@plt>
  4028d8:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4028dc:	ldr	x1, [x0, #680]
  4028e0:	mov	x0, x20
  4028e4:	bl	4019d0 <fputs@plt>
  4028e8:	ldr	x0, [x19, #552]
  4028ec:	bl	401a30 <putp@plt>
  4028f0:	b	402910 <tigetstr@plt+0xa80>
  4028f4:	mov	x0, x19
  4028f8:	bl	4026a4 <tigetstr@plt+0x814>
  4028fc:	b	4028b0 <tigetstr@plt+0xa20>
  402900:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402904:	ldr	x1, [x0, #680]
  402908:	mov	x0, x20
  40290c:	bl	4019d0 <fputs@plt>
  402910:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402914:	ldr	x0, [x0, #680]
  402918:	bl	401d10 <fflush@plt>
  40291c:	ldrb	w0, [x19, #1718]
  402920:	eor	w0, w0, #0x2
  402924:	strb	w0, [x19, #1718]
  402928:	mov	w1, #0x1                   	// #1
  40292c:	add	x0, x19, #0xc0
  402930:	bl	401cc0 <siglongjmp@plt>
  402934:	stp	x29, x30, [sp, #-32]!
  402938:	mov	x29, sp
  40293c:	mov	x1, #0x1                   	// #1
  402940:	mov	w0, #0x3                   	// #3
  402944:	bl	401ac0 <signal@plt>
  402948:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  40294c:	ldr	x0, [x0, #712]
  402950:	ldrb	w1, [x0, #1719]
  402954:	tbz	w1, #2, 402984 <tigetstr@plt+0xaf4>
  402958:	ldr	w0, [x0, #1716]
  40295c:	and	w0, w0, #0xffe000
  402960:	and	w0, w0, #0xff803fff
  402964:	cmp	w0, #0x2, lsl #12
  402968:	b.eq	4029dc <tigetstr@plt+0xb4c>  // b.none
  40296c:	adrp	x1, 402000 <tigetstr@plt+0x170>
  402970:	add	x1, x1, #0x934
  402974:	mov	w0, #0x3                   	// #3
  402978:	bl	401ac0 <signal@plt>
  40297c:	ldp	x29, x30, [sp], #32
  402980:	ret
  402984:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402988:	ldr	x1, [x0, #680]
  40298c:	mov	w0, #0xa                   	// #10
  402990:	bl	401a50 <putc@plt>
  402994:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402998:	ldr	x0, [x0, #712]
  40299c:	ldrb	w1, [x0, #1718]
  4029a0:	tbz	w1, #4, 4029b4 <tigetstr@plt+0xb24>
  4029a4:	ldrb	w1, [x0, #1717]
  4029a8:	orr	w1, w1, #0x10
  4029ac:	strb	w1, [x0, #1717]
  4029b0:	b	40296c <tigetstr@plt+0xadc>
  4029b4:	str	x19, [sp, #16]
  4029b8:	adrp	x1, 402000 <tigetstr@plt+0x170>
  4029bc:	add	x1, x1, #0x934
  4029c0:	mov	w0, #0x3                   	// #3
  4029c4:	bl	401ac0 <signal@plt>
  4029c8:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4029cc:	ldr	x0, [x0, #712]
  4029d0:	mov	w1, #0x1                   	// #1
  4029d4:	add	x0, x0, #0xc0
  4029d8:	bl	401cc0 <siglongjmp@plt>
  4029dc:	str	x19, [sp, #16]
  4029e0:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4029e4:	ldr	x19, [x0, #672]
  4029e8:	mov	w2, #0x5                   	// #5
  4029ec:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4029f0:	add	x1, x1, #0x238
  4029f4:	mov	x0, #0x0                   	// #0
  4029f8:	bl	401d70 <dcgettext@plt>
  4029fc:	mov	x1, x0
  402a00:	mov	x0, x19
  402a04:	bl	401e40 <fprintf@plt>
  402a08:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  402a0c:	ldr	x1, [x1, #712]
  402a10:	ldr	w2, [x1, #148]
  402a14:	add	w2, w2, w0
  402a18:	str	w2, [x1, #148]
  402a1c:	ldrb	w0, [x1, #1717]
  402a20:	and	w0, w0, #0xffffffdf
  402a24:	strb	w0, [x1, #1717]
  402a28:	ldr	x19, [sp, #16]
  402a2c:	b	40296c <tigetstr@plt+0xadc>
  402a30:	stp	x29, x30, [sp, #-32]!
  402a34:	mov	x29, sp
  402a38:	str	x19, [sp, #16]
  402a3c:	mov	x1, #0x1                   	// #1
  402a40:	mov	w0, #0x2                   	// #2
  402a44:	bl	401ac0 <signal@plt>
  402a48:	bl	4022b4 <tigetstr@plt+0x424>
  402a4c:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402a50:	ldr	x0, [x0, #712]
  402a54:	ldrb	w1, [x0, #1716]
  402a58:	tbnz	w1, #2, 402a9c <tigetstr@plt+0xc0c>
  402a5c:	ldr	w1, [x0, #148]
  402a60:	cmp	w1, #0x0
  402a64:	b.le	402ac8 <tigetstr@plt+0xc38>
  402a68:	bl	4026a4 <tigetstr@plt+0x814>
  402a6c:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402a70:	ldr	x0, [x0, #680]
  402a74:	bl	401d10 <fflush@plt>
  402a78:	adrp	x19, 418000 <tigetstr@plt+0x16170>
  402a7c:	ldr	x0, [x19, #712]
  402a80:	ldr	x0, [x0, #664]
  402a84:	bl	401c90 <free@plt>
  402a88:	ldr	x0, [x19, #712]
  402a8c:	ldr	x0, [x0, #504]
  402a90:	bl	401c90 <free@plt>
  402a94:	mov	w0, #0x0                   	// #0
  402a98:	bl	4019b0 <_exit@plt>
  402a9c:	adrp	x19, 418000 <tigetstr@plt+0x16170>
  402aa0:	ldr	x1, [x19, #680]
  402aa4:	mov	w0, #0xd                   	// #13
  402aa8:	bl	401a50 <putc@plt>
  402aac:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402ab0:	ldr	x0, [x0, #712]
  402ab4:	ldr	x0, [x0, #536]
  402ab8:	bl	401a30 <putp@plt>
  402abc:	ldr	x0, [x19, #680]
  402ac0:	bl	401d10 <fflush@plt>
  402ac4:	b	402a78 <tigetstr@plt+0xbe8>
  402ac8:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402acc:	ldr	x1, [x0, #672]
  402ad0:	mov	w0, #0xa                   	// #10
  402ad4:	bl	401a70 <fputc@plt>
  402ad8:	b	402a78 <tigetstr@plt+0xbe8>
  402adc:	stp	x29, x30, [sp, #-48]!
  402ae0:	mov	x29, sp
  402ae4:	stp	x19, x20, [sp, #16]
  402ae8:	mov	x20, x0
  402aec:	bl	401df0 <__errno_location@plt>
  402af0:	mov	x19, x0
  402af4:	str	wzr, [x0]
  402af8:	mov	x2, #0x1                   	// #1
  402afc:	add	x1, sp, #0x2f
  402b00:	mov	w0, #0x2                   	// #2
  402b04:	bl	401d40 <read@plt>
  402b08:	cmp	x0, #0x0
  402b0c:	b.le	402b20 <tigetstr@plt+0xc90>
  402b10:	ldrb	w0, [sp, #47]
  402b14:	ldp	x19, x20, [sp, #16]
  402b18:	ldp	x29, x30, [sp], #48
  402b1c:	ret
  402b20:	ldr	w0, [x19]
  402b24:	cmp	w0, #0x4
  402b28:	b.ne	402b38 <tigetstr@plt+0xca8>  // b.any
  402b2c:	ldrb	w0, [x20, #20]
  402b30:	strb	w0, [sp, #47]
  402b34:	b	402b10 <tigetstr@plt+0xc80>
  402b38:	mov	w0, #0x0                   	// #0
  402b3c:	bl	402a30 <tigetstr@plt+0xba0>
  402b40:	cbz	w1, 402c68 <tigetstr@plt+0xdd8>
  402b44:	stp	x29, x30, [sp, #-32]!
  402b48:	mov	x29, sp
  402b4c:	stp	x19, x20, [sp, #16]
  402b50:	mov	x19, x0
  402b54:	mov	w20, w1
  402b58:	cmp	w1, #0x0
  402b5c:	b.le	402c14 <tigetstr@plt+0xd84>
  402b60:	ldr	w1, [x0, #168]
  402b64:	ldr	w0, [x0, #136]
  402b68:	add	w2, w0, w20
  402b6c:	sub	w0, w1, w0
  402b70:	sub	w0, w0, #0x1
  402b74:	cmp	w1, w2
  402b78:	csel	w20, w0, w20, le
  402b7c:	ldr	w0, [x19, #136]
  402b80:	adds	w0, w20, w0
  402b84:	csel	w0, w0, wzr, pl  // pl = nfrst
  402b88:	str	w0, [x19, #136]
  402b8c:	mov	w2, #0x5                   	// #5
  402b90:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402b94:	add	x1, x1, #0x250
  402b98:	mov	x0, #0x0                   	// #0
  402b9c:	bl	401d70 <dcgettext@plt>
  402ba0:	bl	401c20 <puts@plt>
  402ba4:	ldrb	w0, [x19, #1716]
  402ba8:	tbnz	w0, #2, 402c2c <tigetstr@plt+0xd9c>
  402bac:	cmp	w20, #0x0
  402bb0:	b.le	402c38 <tigetstr@plt+0xda8>
  402bb4:	mov	w2, #0x5                   	// #5
  402bb8:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402bbc:	add	x1, x1, #0x260
  402bc0:	mov	x0, #0x0                   	// #0
  402bc4:	bl	401d70 <dcgettext@plt>
  402bc8:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  402bcc:	ldr	x1, [x1, #680]
  402bd0:	bl	4019d0 <fputs@plt>
  402bd4:	ldrsw	x1, [x19, #136]
  402bd8:	ldr	x0, [x19, #160]
  402bdc:	ldr	x0, [x0, x1, lsl #3]
  402be0:	bl	401c20 <puts@plt>
  402be4:	ldrb	w0, [x19, #1716]
  402be8:	tbnz	w0, #2, 402c5c <tigetstr@plt+0xdcc>
  402bec:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  402bf0:	ldr	x1, [x0, #680]
  402bf4:	mov	w0, #0xa                   	// #10
  402bf8:	bl	401a50 <putc@plt>
  402bfc:	ldr	w0, [x19, #136]
  402c00:	sub	w0, w0, #0x1
  402c04:	str	w0, [x19, #136]
  402c08:	ldp	x19, x20, [sp, #16]
  402c0c:	ldp	x29, x30, [sp], #32
  402c10:	ret
  402c14:	ldrb	w0, [x0, #1719]
  402c18:	tbz	w0, #3, 402b7c <tigetstr@plt+0xcec>
  402c1c:	ldr	w0, [x19, #136]
  402c20:	add	w0, w0, #0x1
  402c24:	str	w0, [x19, #136]
  402c28:	b	402b7c <tigetstr@plt+0xcec>
  402c2c:	ldr	x0, [x19, #536]
  402c30:	bl	401a30 <putp@plt>
  402c34:	b	402bac <tigetstr@plt+0xd1c>
  402c38:	mov	w2, #0x5                   	// #5
  402c3c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402c40:	add	x1, x1, #0x278
  402c44:	mov	x0, #0x0                   	// #0
  402c48:	bl	401d70 <dcgettext@plt>
  402c4c:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  402c50:	ldr	x1, [x1, #680]
  402c54:	bl	4019d0 <fputs@plt>
  402c58:	b	402bd4 <tigetstr@plt+0xd44>
  402c5c:	ldr	x0, [x19, #536]
  402c60:	bl	401a30 <putp@plt>
  402c64:	b	402bec <tigetstr@plt+0xd5c>
  402c68:	ret
  402c6c:	stp	x29, x30, [sp, #-112]!
  402c70:	mov	x29, sp
  402c74:	stp	x19, x20, [sp, #16]
  402c78:	subs	w19, w2, #0x1
  402c7c:	b.mi	402eac <tigetstr@plt+0x101c>  // b.first
  402c80:	stp	x21, x22, [sp, #32]
  402c84:	stp	x23, x24, [sp, #48]
  402c88:	stp	x25, x26, [sp, #64]
  402c8c:	stp	x27, x28, [sp, #80]
  402c90:	mov	x22, x0
  402c94:	mov	x21, x1
  402c98:	mov	w28, w2
  402c9c:	adrp	x24, 418000 <tigetstr@plt+0x16170>
  402ca0:	mov	x26, #0xffffffffffffffff    	// #-1
  402ca4:	mov	x27, #0x0                   	// #0
  402ca8:	b	402de0 <tigetstr@plt+0xf50>
  402cac:	ldr	x1, [x24, #680]
  402cb0:	ldrsb	w0, [x21], #1
  402cb4:	bl	401a50 <putc@plt>
  402cb8:	mov	w28, w19
  402cbc:	b	402dd8 <tigetstr@plt+0xf48>
  402cc0:	ldrb	w0, [x22, #1719]
  402cc4:	and	w0, w0, #0x3
  402cc8:	cmp	w0, #0x1
  402ccc:	b.eq	402d00 <tigetstr@plt+0xe70>  // b.none
  402cd0:	mov	w1, w19
  402cd4:	mov	x0, x21
  402cd8:	bl	401ff0 <tigetstr@plt+0x160>
  402cdc:	mov	w23, w0
  402ce0:	cbz	w0, 402eb8 <tigetstr@plt+0x1028>
  402ce4:	sub	w28, w28, #0x3
  402ce8:	add	x21, x21, #0x3
  402cec:	ldrb	w0, [x22, #1719]
  402cf0:	ubfx	x0, x0, #1, #1
  402cf4:	cmp	w0, w23
  402cf8:	b.ne	402d40 <tigetstr@plt+0xeb0>  // b.any
  402cfc:	b	402d50 <tigetstr@plt+0xec0>
  402d00:	add	x23, x21, #0x1
  402d04:	sub	w1, w28, #0x2
  402d08:	mov	x0, x23
  402d0c:	bl	401ff0 <tigetstr@plt+0x160>
  402d10:	cbz	w0, 402cd0 <tigetstr@plt+0xe40>
  402d14:	mov	w28, w19
  402d18:	mov	x21, x23
  402d1c:	b	402dd8 <tigetstr@plt+0xf48>
  402d20:	cmp	w25, #0x5f
  402d24:	b.eq	402e48 <tigetstr@plt+0xfb8>  // b.none
  402d28:	sub	w28, w28, #0x3
  402d2c:	add	x21, x21, #0x3
  402d30:	ldrb	w0, [x22, #1719]
  402d34:	ubfx	x0, x0, #1, #1
  402d38:	cmp	w23, w0
  402d3c:	b.eq	402d68 <tigetstr@plt+0xed8>  // b.none
  402d40:	ldr	x0, [x22, #560]
  402d44:	bl	401a30 <putp@plt>
  402d48:	cmp	w25, #0x20
  402d4c:	b.ne	402d68 <tigetstr@plt+0xed8>  // b.any
  402d50:	ldrb	w0, [x22, #1719]
  402d54:	tst	x0, #0x2
  402d58:	ccmp	w23, #0x0, #0x0, ne  // ne = any
  402d5c:	b.ne	402d68 <tigetstr@plt+0xed8>  // b.any
  402d60:	mov	w23, #0x0                   	// #0
  402d64:	tbnz	w0, #0, 402dcc <tigetstr@plt+0xf3c>
  402d68:	str	xzr, [sp, #104]
  402d6c:	sub	x19, x21, #0x1
  402d70:	add	w28, w28, #0x1
  402d74:	add	x3, sp, #0x68
  402d78:	sxtw	x2, w28
  402d7c:	mov	x1, x19
  402d80:	add	x0, sp, #0x64
  402d84:	bl	401990 <mbrtowc@plt>
  402d88:	cmn	x0, #0x3
  402d8c:	b.hi	402e74 <tigetstr@plt+0xfe4>  // b.pmore
  402d90:	sub	x20, x0, #0x1
  402d94:	cbz	x0, 402e7c <tigetstr@plt+0xfec>
  402d98:	add	x25, x21, x20
  402d9c:	ldr	x1, [x24, #680]
  402da0:	ldrsb	w0, [x19], #1
  402da4:	bl	401a50 <putc@plt>
  402da8:	cmp	x19, x25
  402dac:	b.ne	402d9c <tigetstr@plt+0xf0c>  // b.any
  402db0:	add	x21, x21, x20
  402db4:	mov	x20, x26
  402db8:	add	w28, w28, w20
  402dbc:	cbz	w23, 402dcc <tigetstr@plt+0xf3c>
  402dc0:	ldr	x0, [x22, #576]
  402dc4:	ldrsb	w0, [x0]
  402dc8:	cbnz	w0, 402e84 <tigetstr@plt+0xff4>
  402dcc:	ldrb	w0, [x22, #1719]
  402dd0:	bfi	w0, w23, #1, #1
  402dd4:	strb	w0, [x22, #1719]
  402dd8:	subs	w19, w28, #0x1
  402ddc:	b.mi	402e9c <tigetstr@plt+0x100c>  // b.first
  402de0:	ldrb	w0, [x22, #1716]
  402de4:	tbz	w0, #5, 402cac <tigetstr@plt+0xe1c>
  402de8:	ldrsb	w25, [x21]
  402dec:	cmp	w25, #0x20
  402df0:	b.eq	402cc0 <tigetstr@plt+0xe30>  // b.none
  402df4:	mov	w1, w19
  402df8:	mov	x0, x21
  402dfc:	bl	401ff0 <tigetstr@plt+0x160>
  402e00:	mov	w23, w0
  402e04:	cbnz	w0, 402d20 <tigetstr@plt+0xe90>
  402e08:	add	x21, x21, #0x1
  402e0c:	ldrb	w0, [x22, #1719]
  402e10:	mov	w28, w19
  402e14:	tbz	w0, #1, 402d68 <tigetstr@plt+0xed8>
  402e18:	cmp	w25, #0x20
  402e1c:	b.ne	402e38 <tigetstr@plt+0xfa8>  // b.any
  402e20:	ldrb	w0, [x22, #1719]
  402e24:	tbz	w0, #0, 402e38 <tigetstr@plt+0xfa8>
  402e28:	sub	w1, w19, #0x1
  402e2c:	mov	x0, x21
  402e30:	bl	401ff0 <tigetstr@plt+0x160>
  402e34:	cbnz	w0, 402e68 <tigetstr@plt+0xfd8>
  402e38:	ldr	x0, [x22, #568]
  402e3c:	mov	w28, w19
  402e40:	mov	w23, #0x0                   	// #0
  402e44:	b	402d44 <tigetstr@plt+0xeb4>
  402e48:	ldrsb	w25, [x21, #2]
  402e4c:	sub	w28, w28, #0x3
  402e50:	add	x21, x21, #0x3
  402e54:	ldrb	w0, [x22, #1719]
  402e58:	ubfx	x0, x0, #1, #1
  402e5c:	cmp	w23, w0
  402e60:	b.ne	402d40 <tigetstr@plt+0xeb0>  // b.any
  402e64:	b	402d48 <tigetstr@plt+0xeb8>
  402e68:	mov	w28, w19
  402e6c:	mov	w23, #0x1                   	// #1
  402e70:	b	402d68 <tigetstr@plt+0xed8>
  402e74:	mov	x20, x27
  402e78:	b	402d98 <tigetstr@plt+0xf08>
  402e7c:	mov	x21, x19
  402e80:	b	402db8 <tigetstr@plt+0xf28>
  402e84:	ldr	x1, [x24, #680]
  402e88:	ldr	x0, [x22, #584]
  402e8c:	bl	4019d0 <fputs@plt>
  402e90:	ldr	x0, [x22, #576]
  402e94:	bl	401a30 <putp@plt>
  402e98:	b	402dcc <tigetstr@plt+0xf3c>
  402e9c:	ldp	x21, x22, [sp, #32]
  402ea0:	ldp	x23, x24, [sp, #48]
  402ea4:	ldp	x25, x26, [sp, #64]
  402ea8:	ldp	x27, x28, [sp, #80]
  402eac:	ldp	x19, x20, [sp, #16]
  402eb0:	ldp	x29, x30, [sp], #112
  402eb4:	ret
  402eb8:	add	x21, x21, #0x1
  402ebc:	ldrb	w0, [x22, #1719]
  402ec0:	mov	w28, w19
  402ec4:	tbnz	w0, #1, 402e20 <tigetstr@plt+0xf90>
  402ec8:	b	402d48 <tigetstr@plt+0xeb8>
  402ecc:	stp	x29, x30, [sp, #-128]!
  402ed0:	mov	x29, sp
  402ed4:	stp	x19, x20, [sp, #16]
  402ed8:	stp	x21, x22, [sp, #32]
  402edc:	stp	x23, x24, [sp, #48]
  402ee0:	stp	x27, x28, [sp, #80]
  402ee4:	mov	x19, x0
  402ee8:	mov	x24, x1
  402eec:	str	w2, [sp, #96]
  402ef0:	sxtb	w0, w3
  402ef4:	str	w0, [sp, #100]
  402ef8:	sxtw	x27, w2
  402efc:	cmp	x27, #0x0
  402f00:	b.le	403300 <tigetstr@plt+0x1470>
  402f04:	stp	x25, x26, [sp, #64]
  402f08:	mov	x20, x1
  402f0c:	mov	w21, #0x0                   	// #0
  402f10:	mov	w25, #0x0                   	// #0
  402f14:	mov	x23, #0x0                   	// #0
  402f18:	adrp	x26, 418000 <tigetstr@plt+0x16170>
  402f1c:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402f20:	add	x0, x0, #0x180
  402f24:	str	x0, [sp, #104]
  402f28:	b	40321c <tigetstr@plt+0x138c>
  402f2c:	adds	w25, w25, #0x1
  402f30:	b.ne	403270 <tigetstr@plt+0x13e0>  // b.any
  402f34:	mov	w0, #0x5c                  	// #92
  402f38:	strb	w0, [x20], #1
  402f3c:	mov	w22, #0x5c                  	// #92
  402f40:	b	4031f8 <tigetstr@plt+0x1368>
  402f44:	cmp	x24, x20
  402f48:	b.cs	403070 <tigetstr@plt+0x11e0>  // b.hs, b.nlast
  402f4c:	bl	401cb0 <__ctype_get_mb_cur_max@plt>
  402f50:	cmp	x0, #0x1
  402f54:	b.hi	402fa4 <tigetstr@plt+0x1114>  // b.pmore
  402f58:	ldr	w0, [x19, #148]
  402f5c:	sub	w0, w0, #0x1
  402f60:	str	w0, [x19, #148]
  402f64:	mov	x0, x19
  402f68:	bl	4024b0 <tigetstr@plt+0x620>
  402f6c:	sub	x20, x20, #0x1
  402f70:	ldrsb	w0, [x20]
  402f74:	cmp	w0, #0x1f
  402f78:	ccmp	w0, #0xa, #0x4, le
  402f7c:	mov	w25, #0x0                   	// #0
  402f80:	mov	w1, #0x7f                  	// #127
  402f84:	ccmp	w0, w1, #0x4, eq  // eq = none
  402f88:	b.ne	403210 <tigetstr@plt+0x1380>  // b.any
  402f8c:	ldr	w0, [x19, #148]
  402f90:	sub	w0, w0, #0x1
  402f94:	str	w0, [x19, #148]
  402f98:	mov	x0, x19
  402f9c:	bl	4024b0 <tigetstr@plt+0x620>
  402fa0:	b	403210 <tigetstr@plt+0x1380>
  402fa4:	str	xzr, [sp, #120]
  402fa8:	mov	x25, #0x0                   	// #0
  402fac:	b	402fcc <tigetstr@plt+0x113c>
  402fb0:	sub	x0, x0, #0x1
  402fb4:	cmn	x0, #0x3
  402fb8:	csinc	x22, x22, xzr, cc  // cc = lo, ul, last
  402fbc:	add	x25, x25, x22
  402fc0:	add	x0, x24, x25
  402fc4:	cmp	x20, x0
  402fc8:	b.ls	402ffc <tigetstr@plt+0x116c>  // b.plast
  402fcc:	ldr	x28, [sp, #120]
  402fd0:	add	x3, sp, #0x78
  402fd4:	mov	x2, x23
  402fd8:	add	x1, x24, x25
  402fdc:	add	x0, sp, #0x74
  402fe0:	bl	401990 <mbrtowc@plt>
  402fe4:	mov	x22, x0
  402fe8:	cmn	x0, #0x3
  402fec:	b.ls	402fb0 <tigetstr@plt+0x1120>  // b.plast
  402ff0:	str	x28, [sp, #120]
  402ff4:	mov	x22, #0x1                   	// #1
  402ff8:	b	402fbc <tigetstr@plt+0x112c>
  402ffc:	cmp	x22, #0x1
  403000:	b.ne	40303c <tigetstr@plt+0x11ac>  // b.any
  403004:	mov	x0, x19
  403008:	bl	4024b0 <tigetstr@plt+0x620>
  40300c:	mov	x2, #0x0                   	// #0
  403010:	ldr	w1, [x19, #148]
  403014:	mov	x0, x2
  403018:	sub	x0, x0, #0x1
  40301c:	cmn	x0, #0x1
  403020:	b.ne	403018 <tigetstr@plt+0x1188>  // b.any
  403024:	sub	w0, w1, #0x1
  403028:	mvn	x1, x2
  40302c:	add	x20, x20, x1
  403030:	sub	w0, w0, w2
  403034:	str	w0, [x19, #148]
  403038:	b	402f70 <tigetstr@plt+0x10e0>
  40303c:	ldr	w0, [sp, #116]
  403040:	bl	401b00 <wcwidth@plt>
  403044:	cmp	w0, #0x0
  403048:	csinc	w0, w0, wzr, gt
  40304c:	sub	w23, w0, #0x1
  403050:	mov	x0, x19
  403054:	bl	4024b0 <tigetstr@plt+0x620>
  403058:	sub	w23, w23, #0x1
  40305c:	cmn	w23, #0x1
  403060:	b.ne	403050 <tigetstr@plt+0x11c0>  // b.any
  403064:	sub	x2, x22, #0x1
  403068:	cbnz	x22, 403010 <tigetstr@plt+0x1180>
  40306c:	b	402f70 <tigetstr@plt+0x10e0>
  403070:	ldr	x0, [x19, #536]
  403074:	cbz	x0, 403084 <tigetstr@plt+0x11f4>
  403078:	mov	w1, #0x1                   	// #1
  40307c:	add	x0, x19, #0xc0
  403080:	bl	401cc0 <siglongjmp@plt>
  403084:	str	w21, [x19, #148]
  403088:	b	403078 <tigetstr@plt+0x11e8>
  40308c:	ldrb	w1, [x19, #1717]
  403090:	tbz	w1, #3, 40312c <tigetstr@plt+0x129c>
  403094:	sxtb	w22, w22
  403098:	cmp	w22, #0x1f
  40309c:	ccmp	w22, #0xa, #0x4, le
  4030a0:	ccmp	w22, #0x1b, #0x4, ne  // ne = any
  4030a4:	b.ne	4030b8 <tigetstr@plt+0x1228>  // b.any
  4030a8:	cmp	w22, #0x7f
  4030ac:	b.ne	4030dc <tigetstr@plt+0x124c>  // b.any
  4030b0:	mov	w22, #0xc0                  	// #192
  4030b4:	b	4030bc <tigetstr@plt+0x122c>
  4030b8:	mov	w22, #0x40                  	// #64
  4030bc:	add	w22, w0, w22
  4030c0:	sxtb	w22, w22
  4030c4:	ldr	x1, [x26, #672]
  4030c8:	mov	w0, #0x5e                  	// #94
  4030cc:	bl	401a70 <fputc@plt>
  4030d0:	ldr	w0, [x19, #148]
  4030d4:	add	w0, w0, #0x1
  4030d8:	str	w0, [x19, #148]
  4030dc:	ldr	x1, [x26, #672]
  4030e0:	mov	w0, w22
  4030e4:	bl	401a70 <fputc@plt>
  4030e8:	ldr	w0, [x19, #148]
  4030ec:	add	w0, w0, #0x1
  4030f0:	str	w0, [x19, #148]
  4030f4:	adrp	x20, 418000 <tigetstr@plt+0x16170>
  4030f8:	ldr	x1, [x20, #680]
  4030fc:	mov	w0, #0xa                   	// #10
  403100:	bl	401a50 <putc@plt>
  403104:	ldr	x1, [x20, #680]
  403108:	ldr	w0, [sp, #100]
  40310c:	bl	401a50 <putc@plt>
  403110:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  403114:	ldr	x0, [x0, #680]
  403118:	bl	401d10 <fflush@plt>
  40311c:	mov	x20, x24
  403120:	mov	w25, #0x0                   	// #0
  403124:	mov	x23, #0x0                   	// #0
  403128:	b	40321c <tigetstr@plt+0x138c>
  40312c:	adrp	x20, 418000 <tigetstr@plt+0x16170>
  403130:	ldr	x1, [x20, #680]
  403134:	mov	w0, #0xd                   	// #13
  403138:	bl	401a50 <putc@plt>
  40313c:	ldr	x1, [x20, #680]
  403140:	ldr	w0, [sp, #100]
  403144:	bl	401a50 <putc@plt>
  403148:	ldr	x0, [x19, #536]
  40314c:	cbz	x0, 403168 <tigetstr@plt+0x12d8>
  403150:	mov	w1, #0x1                   	// #1
  403154:	mov	x0, x19
  403158:	bl	402610 <tigetstr@plt+0x780>
  40315c:	mov	w0, #0x1                   	// #1
  403160:	str	w0, [x19, #148]
  403164:	b	403110 <tigetstr@plt+0x1280>
  403168:	ldrb	w0, [x19, #1716]
  40316c:	tbz	w0, #6, 40315c <tigetstr@plt+0x12cc>
  403170:	ldr	w0, [x19, #148]
  403174:	sub	w1, w0, #0x1
  403178:	str	w1, [x19, #148]
  40317c:	cmp	w0, #0x1
  403180:	b.le	40315c <tigetstr@plt+0x12cc>
  403184:	mov	x20, #0x3                   	// #3
  403188:	mov	x22, #0x1                   	// #1
  40318c:	ldr	x3, [x26, #672]
  403190:	mov	x2, x20
  403194:	mov	x1, x22
  403198:	ldr	x0, [sp, #104]
  40319c:	bl	401cd0 <fwrite@plt>
  4031a0:	ldr	w0, [x19, #148]
  4031a4:	sub	w1, w0, #0x1
  4031a8:	str	w1, [x19, #148]
  4031ac:	cmp	w0, #0x1
  4031b0:	b.gt	40318c <tigetstr@plt+0x12fc>
  4031b4:	b	40315c <tigetstr@plt+0x12cc>
  4031b8:	mov	x0, x19
  4031bc:	bl	4024b0 <tigetstr@plt+0x620>
  4031c0:	sub	x0, x20, #0x1
  4031c4:	b	403290 <tigetstr@plt+0x1400>
  4031c8:	mov	w0, #0x40                  	// #64
  4031cc:	add	w22, w22, w0
  4031d0:	ldr	x1, [x26, #672]
  4031d4:	mov	w0, #0x5e                  	// #94
  4031d8:	bl	401a70 <fputc@plt>
  4031dc:	ldr	w0, [x19, #148]
  4031e0:	add	w0, w0, #0x1
  4031e4:	str	w0, [x19, #148]
  4031e8:	cmp	w22, #0xa
  4031ec:	ccmp	w22, #0x1b, #0x4, ne  // ne = any
  4031f0:	b.eq	40330c <tigetstr@plt+0x147c>  // b.none
  4031f4:	mov	w25, #0x0                   	// #0
  4031f8:	ldr	x1, [x26, #672]
  4031fc:	mov	w0, w22
  403200:	bl	401a70 <fputc@plt>
  403204:	ldr	w0, [x19, #148]
  403208:	add	w0, w0, #0x1
  40320c:	str	w0, [x19, #148]
  403210:	sub	x23, x20, x24
  403214:	cmp	x23, x27
  403218:	b.ge	4032c0 <tigetstr@plt+0x1430>  // b.tcont
  40321c:	ldr	w0, [x19, #148]
  403220:	cmp	w21, w0
  403224:	csel	w21, w21, w0, ge  // ge = tcont
  403228:	mov	x0, x19
  40322c:	bl	402adc <tigetstr@plt+0xc4c>
  403230:	mov	w22, w0
  403234:	cmp	w0, #0x5c
  403238:	b.eq	402f2c <tigetstr@plt+0x109c>  // b.none
  40323c:	and	w0, w0, #0xff
  403240:	cmp	w25, #0x0
  403244:	cset	w1, eq  // eq = none
  403248:	ldrb	w2, [x19, #19]
  40324c:	cmp	w1, #0x0
  403250:	ccmp	w2, w0, #0x0, ne  // ne = any
  403254:	b.eq	402f44 <tigetstr@plt+0x10b4>  // b.none
  403258:	ldrb	w2, [x19, #20]
  40325c:	cmp	w1, #0x0
  403260:	ccmp	w2, w0, #0x0, ne  // ne = any
  403264:	b.eq	40308c <tigetstr@plt+0x11fc>  // b.none
  403268:	mov	x0, x20
  40326c:	cbz	w25, 403298 <tigetstr@plt+0x1408>
  403270:	and	w1, w22, #0xff
  403274:	ldrb	w0, [x19, #20]
  403278:	cmp	w0, w22, uxtb
  40327c:	b.eq	4031b8 <tigetstr@plt+0x1328>  // b.none
  403280:	ldrb	w2, [x19, #19]
  403284:	mov	x0, x20
  403288:	cmp	w2, w1
  40328c:	b.eq	4031b8 <tigetstr@plt+0x1328>  // b.none
  403290:	cmp	w22, #0x5c
  403294:	b.eq	403340 <tigetstr@plt+0x14b0>  // b.none
  403298:	mov	x20, x0
  40329c:	strb	w22, [x20], #1
  4032a0:	cmp	w22, #0x1f
  4032a4:	ccmp	w22, #0xa, #0x4, le
  4032a8:	ccmp	w22, #0x1b, #0x4, ne  // ne = any
  4032ac:	b.ne	4031c8 <tigetstr@plt+0x1338>  // b.any
  4032b0:	mov	w0, #0xffffffc0            	// #-64
  4032b4:	cmp	w22, #0x7f
  4032b8:	b.eq	4031cc <tigetstr@plt+0x133c>  // b.none
  4032bc:	b	4031e8 <tigetstr@plt+0x1358>
  4032c0:	ldp	x25, x26, [sp, #64]
  4032c4:	sub	x0, x20, #0x1
  4032c8:	sturb	wzr, [x20, #-1]
  4032cc:	ldr	x1, [x19, #536]
  4032d0:	cbz	x1, 403314 <tigetstr@plt+0x1484>
  4032d4:	sub	x24, x0, x24
  4032d8:	ldr	w0, [sp, #96]
  4032dc:	sub	w2, w0, #0x1
  4032e0:	cmp	x24, w2, sxtw
  4032e4:	b.ge	40331c <tigetstr@plt+0x148c>  // b.tcont
  4032e8:	ldp	x19, x20, [sp, #16]
  4032ec:	ldp	x21, x22, [sp, #32]
  4032f0:	ldp	x23, x24, [sp, #48]
  4032f4:	ldp	x27, x28, [sp, #80]
  4032f8:	ldp	x29, x30, [sp], #128
  4032fc:	ret
  403300:	mov	x20, x1
  403304:	mov	w21, #0x0                   	// #0
  403308:	b	4032c4 <tigetstr@plt+0x1434>
  40330c:	ldp	x25, x26, [sp, #64]
  403310:	b	4032c4 <tigetstr@plt+0x1434>
  403314:	str	w21, [x19, #148]
  403318:	b	4032d4 <tigetstr@plt+0x1444>
  40331c:	stp	x25, x26, [sp, #64]
  403320:	mov	w2, #0x5                   	// #5
  403324:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403328:	add	x1, x1, #0x298
  40332c:	mov	x0, #0x0                   	// #0
  403330:	bl	401d70 <dcgettext@plt>
  403334:	mov	x1, x0
  403338:	mov	x0, x19
  40333c:	bl	40288c <tigetstr@plt+0x9fc>
  403340:	mov	x20, x0
  403344:	b	402f34 <tigetstr@plt+0x10a4>
  403348:	mov	x12, #0x2030                	// #8240
  40334c:	sub	sp, sp, x12
  403350:	stp	x29, x30, [sp]
  403354:	mov	x29, sp
  403358:	stp	x19, x20, [sp, #16]
  40335c:	stp	x21, x22, [sp, #32]
  403360:	mov	x20, x0
  403364:	mov	x21, #0x2000                	// #8192
  403368:	mov	x19, #0x1                   	// #1
  40336c:	adrp	x22, 418000 <tigetstr@plt+0x16170>
  403370:	mov	x3, x20
  403374:	mov	x2, x21
  403378:	mov	x1, x19
  40337c:	add	x0, sp, #0x30
  403380:	bl	401c80 <fread@plt>
  403384:	mov	x2, x0
  403388:	cbz	x0, 4033a0 <tigetstr@plt+0x1510>
  40338c:	ldr	x3, [x22, #680]
  403390:	mov	x1, x19
  403394:	add	x0, sp, #0x30
  403398:	bl	401cd0 <fwrite@plt>
  40339c:	b	403370 <tigetstr@plt+0x14e0>
  4033a0:	ldp	x19, x20, [sp, #16]
  4033a4:	ldp	x21, x22, [sp, #32]
  4033a8:	ldp	x29, x30, [sp]
  4033ac:	mov	x12, #0x2030                	// #8240
  4033b0:	add	sp, sp, x12
  4033b4:	ret
  4033b8:	stp	x29, x30, [sp, #-32]!
  4033bc:	mov	x29, sp
  4033c0:	stp	x19, x20, [sp, #16]
  4033c4:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4033c8:	ldr	x20, [x0, #680]
  4033cc:	bl	401df0 <__errno_location@plt>
  4033d0:	mov	x19, x0
  4033d4:	str	wzr, [x0]
  4033d8:	mov	x0, x20
  4033dc:	bl	401e80 <ferror@plt>
  4033e0:	cbz	w0, 403428 <tigetstr@plt+0x1598>
  4033e4:	ldr	w0, [x19]
  4033e8:	cmp	w0, #0x9
  4033ec:	b.eq	4033f8 <tigetstr@plt+0x1568>  // b.none
  4033f0:	cmp	w0, #0x20
  4033f4:	b.ne	403454 <tigetstr@plt+0x15c4>  // b.any
  4033f8:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4033fc:	ldr	x20, [x0, #672]
  403400:	str	wzr, [x19]
  403404:	mov	x0, x20
  403408:	bl	401e80 <ferror@plt>
  40340c:	cbz	w0, 403494 <tigetstr@plt+0x1604>
  403410:	ldr	w0, [x19]
  403414:	cmp	w0, #0x9
  403418:	b.ne	4034c0 <tigetstr@plt+0x1630>  // b.any
  40341c:	ldp	x19, x20, [sp, #16]
  403420:	ldp	x29, x30, [sp], #32
  403424:	ret
  403428:	mov	x0, x20
  40342c:	bl	401d10 <fflush@plt>
  403430:	cbnz	w0, 4033e4 <tigetstr@plt+0x1554>
  403434:	mov	x0, x20
  403438:	bl	401ab0 <fileno@plt>
  40343c:	tbnz	w0, #31, 4033e4 <tigetstr@plt+0x1554>
  403440:	bl	4019f0 <dup@plt>
  403444:	tbnz	w0, #31, 4033e4 <tigetstr@plt+0x1554>
  403448:	bl	401bc0 <close@plt>
  40344c:	cbz	w0, 4033f8 <tigetstr@plt+0x1568>
  403450:	b	4033e4 <tigetstr@plt+0x1554>
  403454:	cbz	w0, 403478 <tigetstr@plt+0x15e8>
  403458:	mov	w2, #0x5                   	// #5
  40345c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403460:	add	x1, x1, #0x2a8
  403464:	mov	x0, #0x0                   	// #0
  403468:	bl	401d70 <dcgettext@plt>
  40346c:	bl	401c60 <warn@plt>
  403470:	mov	w0, #0x1                   	// #1
  403474:	bl	4019b0 <_exit@plt>
  403478:	mov	w2, #0x5                   	// #5
  40347c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403480:	add	x1, x1, #0x2a8
  403484:	mov	x0, #0x0                   	// #0
  403488:	bl	401d70 <dcgettext@plt>
  40348c:	bl	401d30 <warnx@plt>
  403490:	b	403470 <tigetstr@plt+0x15e0>
  403494:	mov	x0, x20
  403498:	bl	401d10 <fflush@plt>
  40349c:	cbnz	w0, 403410 <tigetstr@plt+0x1580>
  4034a0:	mov	x0, x20
  4034a4:	bl	401ab0 <fileno@plt>
  4034a8:	tbnz	w0, #31, 403410 <tigetstr@plt+0x1580>
  4034ac:	bl	4019f0 <dup@plt>
  4034b0:	tbnz	w0, #31, 403410 <tigetstr@plt+0x1580>
  4034b4:	bl	401bc0 <close@plt>
  4034b8:	cbz	w0, 40341c <tigetstr@plt+0x158c>
  4034bc:	b	403410 <tigetstr@plt+0x1580>
  4034c0:	mov	w0, #0x1                   	// #1
  4034c4:	bl	4019b0 <_exit@plt>
  4034c8:	stp	x29, x30, [sp, #-144]!
  4034cc:	mov	x29, sp
  4034d0:	stp	x19, x20, [sp, #16]
  4034d4:	stp	x21, x22, [sp, #32]
  4034d8:	stp	x23, x24, [sp, #48]
  4034dc:	mov	x21, x0
  4034e0:	mov	x23, x1
  4034e4:	mov	x24, x2
  4034e8:	str	x3, [x29, #104]
  4034ec:	str	x4, [x29, #112]
  4034f0:	str	x5, [x29, #120]
  4034f4:	str	x6, [x29, #128]
  4034f8:	str	x7, [x29, #136]
  4034fc:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  403500:	ldr	x0, [x0, #680]
  403504:	bl	401d10 <fflush@plt>
  403508:	bl	4022b4 <tigetstr@plt+0x424>
  40350c:	mov	w20, #0xa                   	// #10
  403510:	mov	w22, #0x5                   	// #5
  403514:	bl	401a90 <fork@plt>
  403518:	mov	w19, w0
  40351c:	cmp	w20, #0x0
  403520:	ccmp	w0, #0x0, #0x0, gt
  403524:	b.ge	403538 <tigetstr@plt+0x16a8>  // b.tcont
  403528:	mov	w0, w22
  40352c:	bl	401b80 <sleep@plt>
  403530:	sub	w20, w20, #0x1
  403534:	b	403514 <tigetstr@plt+0x1684>
  403538:	cbz	w0, 4035b0 <tigetstr@plt+0x1720>
  40353c:	cmp	w0, #0x0
  403540:	b.le	403784 <tigetstr@plt+0x18f4>
  403544:	mov	x1, #0x1                   	// #1
  403548:	mov	w0, #0x2                   	// #2
  40354c:	bl	401ac0 <signal@plt>
  403550:	mov	x1, #0x1                   	// #1
  403554:	mov	w0, #0x3                   	// #3
  403558:	bl	401ac0 <signal@plt>
  40355c:	ldrb	w0, [x21, #1716]
  403560:	tbnz	w0, #1, 403774 <tigetstr@plt+0x18e4>
  403564:	mov	x0, #0x0                   	// #0
  403568:	bl	401cf0 <wait@plt>
  40356c:	cmp	w0, #0x0
  403570:	b.gt	403564 <tigetstr@plt+0x16d4>
  403574:	adrp	x1, 402000 <tigetstr@plt+0x170>
  403578:	add	x1, x1, #0xa30
  40357c:	mov	w0, #0x2                   	// #2
  403580:	bl	401ac0 <signal@plt>
  403584:	adrp	x1, 402000 <tigetstr@plt+0x170>
  403588:	add	x1, x1, #0x934
  40358c:	mov	w0, #0x3                   	// #3
  403590:	bl	401ac0 <signal@plt>
  403594:	ldrb	w0, [x21, #1716]
  403598:	tbz	w0, #1, 4037a4 <tigetstr@plt+0x1914>
  40359c:	adrp	x1, 402000 <tigetstr@plt+0x170>
  4035a0:	add	x1, x1, #0x344
  4035a4:	mov	w0, #0x14                  	// #20
  4035a8:	bl	401ac0 <signal@plt>
  4035ac:	b	4037a4 <tigetstr@plt+0x1914>
  4035b0:	mov	w0, #0x0                   	// #0
  4035b4:	bl	401d60 <isatty@plt>
  4035b8:	cbz	w0, 403600 <tigetstr@plt+0x1770>
  4035bc:	add	x0, x29, #0x90
  4035c0:	str	x0, [x29, #64]
  4035c4:	str	x0, [x29, #72]
  4035c8:	add	x0, x29, #0x60
  4035cc:	str	x0, [x29, #80]
  4035d0:	str	wzr, [x29, #92]
  4035d4:	add	x0, x29, #0x90
  4035d8:	mov	w1, #0xffffffe0            	// #-32
  4035dc:	str	w1, [x29, #88]
  4035e0:	cmp	w1, #0x0
  4035e4:	b.le	403618 <tigetstr@plt+0x1788>
  4035e8:	add	x1, x0, #0x8
  4035ec:	str	x1, [x29, #64]
  4035f0:	ldr	x0, [x0]
  4035f4:	cbz	x0, 403670 <tigetstr@plt+0x17e0>
  4035f8:	ldr	x3, [x29, #72]
  4035fc:	b	403648 <tigetstr@plt+0x17b8>
  403600:	bl	401bc0 <close@plt>
  403604:	mov	w1, #0x0                   	// #0
  403608:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  40360c:	add	x0, x0, #0x2b8
  403610:	bl	401b10 <open@plt>
  403614:	b	4035bc <tigetstr@plt+0x172c>
  403618:	ldr	x0, [x29, #72]
  40361c:	sub	x0, x0, #0x28
  403620:	b	4035f0 <tigetstr@plt+0x1760>
  403624:	add	w2, w1, #0x8
  403628:	str	w2, [x29, #88]
  40362c:	cmp	w2, #0x0
  403630:	b.le	403668 <tigetstr@plt+0x17d8>
  403634:	add	x1, x0, #0xf
  403638:	and	x1, x1, #0xfffffffffffffff8
  40363c:	str	x1, [x29, #64]
  403640:	ldr	x0, [x0]
  403644:	cbz	x0, 403670 <tigetstr@plt+0x17e0>
  403648:	add	w19, w19, #0x1
  40364c:	ldr	w1, [x29, #88]
  403650:	ldr	x0, [x29, #64]
  403654:	tbnz	w1, #31, 403624 <tigetstr@plt+0x1794>
  403658:	add	x1, x0, #0xf
  40365c:	and	x1, x1, #0xfffffffffffffff8
  403660:	str	x1, [x29, #64]
  403664:	b	403640 <tigetstr@plt+0x17b0>
  403668:	add	x0, x3, w1, sxtw
  40366c:	b	403640 <tigetstr@plt+0x17b0>
  403670:	add	w0, w19, #0x1
  403674:	sbfiz	x0, x0, #3, #32
  403678:	add	x1, x0, #0xf
  40367c:	and	x1, x1, #0xfffffffffffffff0
  403680:	sub	sp, sp, x1
  403684:	mov	x1, sp
  403688:	add	x0, x1, x0
  40368c:	stur	xzr, [x0, #-8]
  403690:	add	x0, x29, #0x90
  403694:	str	x0, [x29, #64]
  403698:	str	x0, [x29, #72]
  40369c:	add	x0, x29, #0x60
  4036a0:	str	x0, [x29, #80]
  4036a4:	str	wzr, [x29, #92]
  4036a8:	add	x0, x29, #0x90
  4036ac:	mov	w2, #0xffffffe0            	// #-32
  4036b0:	str	w2, [x29, #88]
  4036b4:	cmp	w2, #0x0
  4036b8:	b.le	4036d8 <tigetstr@plt+0x1848>
  4036bc:	add	x2, x0, #0x8
  4036c0:	str	x2, [x29, #64]
  4036c4:	ldr	x0, [x0]
  4036c8:	cbz	x0, 403734 <tigetstr@plt+0x18a4>
  4036cc:	ldr	x5, [x29, #72]
  4036d0:	mov	x2, x1
  4036d4:	b	40370c <tigetstr@plt+0x187c>
  4036d8:	ldr	x0, [x29, #72]
  4036dc:	sub	x0, x0, #0x28
  4036e0:	b	4036c4 <tigetstr@plt+0x1834>
  4036e4:	add	w4, w3, #0x8
  4036e8:	str	w4, [x29, #88]
  4036ec:	cmp	w4, #0x0
  4036f0:	b.le	40372c <tigetstr@plt+0x189c>
  4036f4:	add	x3, x0, #0xf
  4036f8:	and	x3, x3, #0xfffffffffffffff8
  4036fc:	str	x3, [x29, #64]
  403700:	ldr	x0, [x0]
  403704:	add	x2, x2, #0x8
  403708:	cbz	x0, 403734 <tigetstr@plt+0x18a4>
  40370c:	str	x0, [x2]
  403710:	ldr	w3, [x29, #88]
  403714:	ldr	x0, [x29, #64]
  403718:	tbnz	w3, #31, 4036e4 <tigetstr@plt+0x1854>
  40371c:	add	x3, x0, #0xf
  403720:	and	x3, x3, #0xfffffffffffffff8
  403724:	str	x3, [x29, #64]
  403728:	b	403700 <tigetstr@plt+0x1870>
  40372c:	add	x0, x5, w3, sxtw
  403730:	b	403700 <tigetstr@plt+0x1870>
  403734:	mov	x0, x24
  403738:	bl	401c40 <execvp@plt>
  40373c:	bl	401df0 <__errno_location@plt>
  403740:	ldr	w19, [x0]
  403744:	mov	w2, #0x5                   	// #5
  403748:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  40374c:	add	x1, x1, #0x2c8
  403750:	mov	x0, #0x0                   	// #0
  403754:	bl	401d70 <dcgettext@plt>
  403758:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  40375c:	ldr	x1, [x1, #672]
  403760:	bl	4019d0 <fputs@plt>
  403764:	cmp	w19, #0x2
  403768:	cset	w0, eq  // eq = none
  40376c:	add	w0, w0, #0x7e
  403770:	bl	4019e0 <exit@plt>
  403774:	mov	x1, #0x0                   	// #0
  403778:	mov	w0, #0x14                  	// #20
  40377c:	bl	401ac0 <signal@plt>
  403780:	b	403564 <tigetstr@plt+0x16d4>
  403784:	mov	w2, #0x5                   	// #5
  403788:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  40378c:	add	x1, x1, #0x2d8
  403790:	mov	x0, #0x0                   	// #0
  403794:	bl	401d70 <dcgettext@plt>
  403798:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  40379c:	ldr	x1, [x1, #672]
  4037a0:	bl	4019d0 <fputs@plt>
  4037a4:	ldr	w0, [x21, #12]
  4037a8:	mov	w1, #0xfffffff5            	// #-11
  4037ac:	and	w0, w0, w1
  4037b0:	str	w0, [x21, #12]
  4037b4:	mov	w0, #0x1                   	// #1
  4037b8:	strb	w0, [x21, #23]
  4037bc:	strb	wzr, [x21, #22]
  4037c0:	mov	x2, x21
  4037c4:	mov	w1, #0x0                   	// #0
  4037c8:	mov	w0, #0x2                   	// #2
  4037cc:	bl	401d50 <tcsetattr@plt>
  4037d0:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4037d4:	add	x0, x0, #0x2e8
  4037d8:	bl	401c20 <puts@plt>
  4037dc:	mov	x1, x23
  4037e0:	mov	x0, x21
  4037e4:	bl	4026e8 <tigetstr@plt+0x858>
  4037e8:	mov	sp, x29
  4037ec:	ldp	x19, x20, [sp, #16]
  4037f0:	ldp	x21, x22, [sp, #32]
  4037f4:	ldp	x23, x24, [sp, #48]
  4037f8:	ldp	x29, x30, [sp], #144
  4037fc:	ret
  403800:	stp	x29, x30, [sp, #-336]!
  403804:	mov	x29, sp
  403808:	stp	x19, x20, [sp, #16]
  40380c:	mov	x20, x0
  403810:	str	x1, [sp, #104]
  403814:	bl	4026a4 <tigetstr@plt+0x814>
  403818:	adrp	x19, 418000 <tigetstr@plt+0x16170>
  40381c:	ldr	x1, [x19, #680]
  403820:	mov	w0, #0x21                  	// #33
  403824:	bl	401a50 <putc@plt>
  403828:	ldr	x0, [x19, #680]
  40382c:	bl	401d10 <fflush@plt>
  403830:	mov	w0, #0x1                   	// #1
  403834:	str	w0, [x20, #148]
  403838:	ldrb	w0, [x20, #1718]
  40383c:	tbz	w0, #2, 4038a4 <tigetstr@plt+0x1a14>
  403840:	ldr	x1, [x19, #680]
  403844:	add	x0, x20, #0x2cc
  403848:	bl	4019d0 <fputs@plt>
  40384c:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  403850:	ldr	x0, [x0, #680]
  403854:	bl	401d10 <fflush@plt>
  403858:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  40385c:	ldr	x1, [x0, #672]
  403860:	mov	w0, #0xa                   	// #10
  403864:	bl	401a70 <fputc@plt>
  403868:	str	wzr, [x20, #148]
  40386c:	mov	w0, #0x1                   	// #1
  403870:	str	w0, [x20, #184]
  403874:	ldr	x2, [x20, #176]
  403878:	mov	w6, #0x0                   	// #0
  40387c:	add	x5, x20, #0x2cc
  403880:	adrp	x4, 406000 <tigetstr@plt+0x4170>
  403884:	add	x4, x4, #0x348
  403888:	mov	x3, x2
  40388c:	ldr	x1, [sp, #104]
  403890:	mov	x0, x20
  403894:	bl	4034c8 <tigetstr@plt+0x1638>
  403898:	ldp	x19, x20, [sp, #16]
  40389c:	ldp	x29, x30, [sp], #336
  4038a0:	ret
  4038a4:	stp	x21, x22, [sp, #32]
  4038a8:	stp	x27, x28, [sp, #80]
  4038ac:	mov	w3, #0x21                  	// #33
  4038b0:	mov	w2, #0xc6                  	// #198
  4038b4:	add	x1, sp, #0x88
  4038b8:	mov	x0, x20
  4038bc:	bl	402ecc <tigetstr@plt+0x103c>
  4038c0:	ldrsw	x1, [x20, #136]
  4038c4:	ldr	x0, [x20, #160]
  4038c8:	ldr	x0, [x0, x1, lsl #3]
  4038cc:	str	x0, [sp, #120]
  4038d0:	bl	4019c0 <strlen@plt>
  4038d4:	mov	x19, x0
  4038d8:	add	x27, x20, #0x2cc
  4038dc:	mov	x0, x27
  4038e0:	bl	4019c0 <strlen@plt>
  4038e4:	add	w0, w19, w0
  4038e8:	add	w1, w0, #0x1
  4038ec:	str	w1, [sp, #116]
  4038f0:	add	w0, w0, #0xc9
  4038f4:	str	w0, [sp, #112]
  4038f8:	sxtw	x21, w0
  4038fc:	mov	x0, x21
  403900:	bl	401af0 <malloc@plt>
  403904:	mov	x19, x0
  403908:	cmp	x0, #0x0
  40390c:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  403910:	b.ne	40393c <tigetstr@plt+0x1aac>  // b.any
  403914:	stp	x23, x24, [sp, #48]
  403918:	ldrsb	w22, [sp, #136]
  40391c:	cbz	w22, 403b40 <tigetstr@plt+0x1cb0>
  403920:	stp	x25, x26, [sp, #64]
  403924:	ldr	w25, [sp, #112]
  403928:	mov	x21, x0
  40392c:	add	x26, sp, #0x88
  403930:	add	x24, x26, #0x1
  403934:	mov	w23, #0x0                   	// #0
  403938:	b	403a0c <tigetstr@plt+0x1b7c>
  40393c:	stp	x23, x24, [sp, #48]
  403940:	stp	x25, x26, [sp, #64]
  403944:	mov	x2, x21
  403948:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  40394c:	add	x1, x1, #0x188
  403950:	mov	w0, #0x1                   	// #1
  403954:	bl	401e50 <err@plt>
  403958:	ldr	w0, [sp, #112]
  40395c:	add	w25, w25, w0
  403960:	sxtw	x19, w25
  403964:	mov	x1, x19
  403968:	mov	x0, x21
  40396c:	bl	401b90 <realloc@plt>
  403970:	mov	x21, x0
  403974:	cmp	x0, #0x0
  403978:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40397c:	b.ne	403988 <tigetstr@plt+0x1af8>  // b.any
  403980:	add	x19, x0, w28, sxtw
  403984:	b	403a20 <tigetstr@plt+0x1b90>
  403988:	mov	x2, x19
  40398c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403990:	add	x1, x1, #0x188
  403994:	mov	w0, #0x1                   	// #1
  403998:	bl	401e50 <err@plt>
  40399c:	ldrsb	w0, [x20, #1717]
  4039a0:	tbz	w0, #31, 4039b0 <tigetstr@plt+0x1b20>
  4039a4:	mov	w0, #0x25                  	// #37
  4039a8:	strb	w0, [x19], #1
  4039ac:	b	4039f8 <tigetstr@plt+0x1b68>
  4039b0:	ldr	x22, [sp, #120]
  4039b4:	mov	x1, x22
  4039b8:	mov	x0, x19
  4039bc:	bl	401d20 <strcpy@plt>
  4039c0:	mov	x0, x22
  4039c4:	bl	4019c0 <strlen@plt>
  4039c8:	add	x19, x19, x0
  4039cc:	add	w23, w23, #0x1
  4039d0:	b	4039f8 <tigetstr@plt+0x1b68>
  4039d4:	ldr	w0, [x20, #184]
  4039d8:	cbz	w0, 403a40 <tigetstr@plt+0x1bb0>
  4039dc:	mov	x1, x27
  4039e0:	mov	x0, x19
  4039e4:	bl	401d20 <strcpy@plt>
  4039e8:	mov	x0, x27
  4039ec:	bl	4019c0 <strlen@plt>
  4039f0:	add	x19, x19, x0
  4039f4:	add	w23, w23, #0x1
  4039f8:	mov	x0, x24
  4039fc:	ldrsb	w22, [x0], #1
  403a00:	cbz	w22, 403a7c <tigetstr@plt+0x1bec>
  403a04:	mov	x26, x24
  403a08:	mov	x24, x0
  403a0c:	sub	x28, x19, x21
  403a10:	sub	w0, w25, w28
  403a14:	ldr	w1, [sp, #116]
  403a18:	cmp	w1, w0
  403a1c:	b.ge	403958 <tigetstr@plt+0x1ac8>  // b.tcont
  403a20:	cmp	w22, #0x25
  403a24:	b.eq	40399c <tigetstr@plt+0x1b0c>  // b.none
  403a28:	cmp	w22, #0x5c
  403a2c:	b.eq	403a60 <tigetstr@plt+0x1bd0>  // b.none
  403a30:	cmp	w22, #0x21
  403a34:	b.eq	4039d4 <tigetstr@plt+0x1b44>  // b.none
  403a38:	strb	w22, [x19], #1
  403a3c:	b	4039f8 <tigetstr@plt+0x1b68>
  403a40:	mov	w2, #0x5                   	// #5
  403a44:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403a48:	add	x1, x1, #0x308
  403a4c:	mov	x0, #0x0                   	// #0
  403a50:	bl	401d70 <dcgettext@plt>
  403a54:	mov	x1, x0
  403a58:	mov	x0, x20
  403a5c:	bl	40288c <tigetstr@plt+0x9fc>
  403a60:	ldrsb	w0, [x26, #1]
  403a64:	and	w1, w0, #0xfffffffb
  403a68:	cmp	w1, #0x21
  403a6c:	b.ne	403a38 <tigetstr@plt+0x1ba8>  // b.any
  403a70:	add	x24, x26, #0x2
  403a74:	strb	w0, [x19], #1
  403a78:	b	4039f8 <tigetstr@plt+0x1b68>
  403a7c:	strb	wzr, [x19]
  403a80:	cbz	x21, 403ad0 <tigetstr@plt+0x1c40>
  403a84:	ldp	x25, x26, [sp, #64]
  403a88:	mov	x0, x21
  403a8c:	bl	4019c0 <strlen@plt>
  403a90:	cmp	x0, #0x3e7
  403a94:	b.ls	403ac0 <tigetstr@plt+0x1c30>  // b.plast
  403a98:	mov	w23, #0xffffffff            	// #-1
  403a9c:	mov	x0, x21
  403aa0:	bl	401c90 <free@plt>
  403aa4:	tbnz	w23, #31, 403ad8 <tigetstr@plt+0x1c48>
  403aa8:	cmp	w23, #0x0
  403aac:	b.gt	403b14 <tigetstr@plt+0x1c84>
  403ab0:	ldp	x21, x22, [sp, #32]
  403ab4:	ldp	x23, x24, [sp, #48]
  403ab8:	ldp	x27, x28, [sp, #80]
  403abc:	b	40384c <tigetstr@plt+0x19bc>
  403ac0:	mov	x1, x21
  403ac4:	mov	x0, x27
  403ac8:	bl	401d20 <strcpy@plt>
  403acc:	b	403a9c <tigetstr@plt+0x1c0c>
  403ad0:	ldp	x25, x26, [sp, #64]
  403ad4:	b	403aa4 <tigetstr@plt+0x1c14>
  403ad8:	mov	w2, #0x5                   	// #5
  403adc:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403ae0:	add	x1, x1, #0x330
  403ae4:	mov	x0, #0x0                   	// #0
  403ae8:	bl	401d70 <dcgettext@plt>
  403aec:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  403af0:	ldr	x1, [x1, #672]
  403af4:	bl	4019d0 <fputs@plt>
  403af8:	ldr	x1, [sp, #104]
  403afc:	mov	x0, x20
  403b00:	bl	4026e8 <tigetstr@plt+0x858>
  403b04:	ldp	x21, x22, [sp, #32]
  403b08:	ldp	x23, x24, [sp, #48]
  403b0c:	ldp	x27, x28, [sp, #80]
  403b10:	b	403898 <tigetstr@plt+0x1a08>
  403b14:	mov	x0, x20
  403b18:	bl	4026a4 <tigetstr@plt+0x814>
  403b1c:	mov	x1, x27
  403b20:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  403b24:	add	x0, x0, #0x340
  403b28:	bl	401dd0 <printf@plt>
  403b2c:	str	w0, [x20, #148]
  403b30:	ldp	x21, x22, [sp, #32]
  403b34:	ldp	x23, x24, [sp, #48]
  403b38:	ldp	x27, x28, [sp, #80]
  403b3c:	b	40384c <tigetstr@plt+0x19bc>
  403b40:	strb	wzr, [x0]
  403b44:	mov	x21, x0
  403b48:	mov	w23, #0x0                   	// #0
  403b4c:	b	403a88 <tigetstr@plt+0x1bf8>
  403b50:	stp	x29, x30, [sp, #-240]!
  403b54:	mov	x29, sp
  403b58:	stp	x19, x20, [sp, #16]
  403b5c:	stp	x21, x22, [sp, #32]
  403b60:	stp	x23, x24, [sp, #48]
  403b64:	stp	x25, x26, [sp, #64]
  403b68:	stp	x27, x28, [sp, #80]
  403b6c:	mov	x19, x0
  403b70:	ldr	x27, [x0, #120]
  403b74:	ldr	w28, [x0, #152]
  403b78:	sxtw	x0, w28
  403b7c:	str	x0, [x19, #680]
  403b80:	str	x27, [x19, #672]
  403b84:	cbz	x1, 403d84 <tigetstr@plt+0x1ef4>
  403b88:	mov	x21, x2
  403b8c:	mov	w25, w3
  403b90:	mov	w2, #0x8                   	// #8
  403b94:	add	x0, sp, #0xb0
  403b98:	bl	401da0 <regcomp@plt>
  403b9c:	mov	w22, w0
  403ba0:	cbnz	w0, 403bb0 <tigetstr@plt+0x1d20>
  403ba4:	mov	x26, x27
  403ba8:	mov	x23, x27
  403bac:	b	403c4c <tigetstr@plt+0x1dbc>
  403bb0:	mov	x3, #0x50                  	// #80
  403bb4:	add	x2, sp, #0x60
  403bb8:	add	x1, sp, #0xb0
  403bbc:	bl	401e00 <regerror@plt>
  403bc0:	add	x1, sp, #0x60
  403bc4:	mov	x0, x19
  403bc8:	bl	40288c <tigetstr@plt+0x9fc>
  403bcc:	strb	w0, [x20], #1
  403bd0:	mov	x1, x21
  403bd4:	mov	x0, x19
  403bd8:	bl	402224 <tigetstr@plt+0x394>
  403bdc:	cmp	w0, #0xa
  403be0:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  403be4:	b.eq	403c04 <tigetstr@plt+0x1d74>  // b.none
  403be8:	ldr	x2, [x19, #504]
  403bec:	sub	x2, x20, x2
  403bf0:	ldr	x1, [x19, #512]
  403bf4:	sub	x1, x1, #0x1
  403bf8:	cmp	x2, x1
  403bfc:	b.cc	403bcc <tigetstr@plt+0x1d3c>  // b.lo, b.ul, b.last
  403c00:	b	403c18 <tigetstr@plt+0x1d88>
  403c04:	cmp	w0, #0xa
  403c08:	b.ne	403c18 <tigetstr@plt+0x1d88>  // b.any
  403c0c:	ldr	w0, [x19, #152]
  403c10:	add	w0, w0, #0x1
  403c14:	str	w0, [x19, #152]
  403c18:	strb	wzr, [x20]
  403c1c:	add	w22, w22, #0x1
  403c20:	mov	w4, #0x0                   	// #0
  403c24:	mov	x3, #0x0                   	// #0
  403c28:	mov	x2, #0x0                   	// #0
  403c2c:	ldr	x1, [x19, #504]
  403c30:	add	x0, sp, #0xb0
  403c34:	bl	401d80 <regexec@plt>
  403c38:	cbnz	w0, 403c44 <tigetstr@plt+0x1db4>
  403c3c:	subs	w25, w25, #0x1
  403c40:	b.eq	403c6c <tigetstr@plt+0x1ddc>  // b.none
  403c44:	mov	x26, x23
  403c48:	mov	x23, x24
  403c4c:	mov	x0, x21
  403c50:	bl	401c10 <feof@plt>
  403c54:	cbnz	w0, 403d44 <tigetstr@plt+0x1eb4>
  403c58:	ldr	x24, [x19, #120]
  403c5c:	mov	x0, x19
  403c60:	bl	4024f8 <tigetstr@plt+0x668>
  403c64:	ldr	x20, [x19, #504]
  403c68:	b	403bd0 <tigetstr@plt+0x1d40>
  403c6c:	cmp	w22, #0x3
  403c70:	b.gt	403cd4 <tigetstr@plt+0x1e44>
  403c74:	cmp	w22, #0x1
  403c78:	b.le	403d0c <tigetstr@plt+0x1e7c>
  403c7c:	ldrsb	w0, [x19, #1717]
  403c80:	tbnz	w0, #31, 403cd4 <tigetstr@plt+0x1e44>
  403c84:	cmp	w22, #0x3
  403c88:	mov	w0, #0x3                   	// #3
  403c8c:	csel	w22, w22, w0, le
  403c90:	ldr	w0, [x19, #152]
  403c94:	sub	w0, w0, w22
  403c98:	str	w0, [x19, #152]
  403c9c:	str	x26, [x19, #120]
  403ca0:	mov	w2, #0x0                   	// #0
  403ca4:	mov	x1, x26
  403ca8:	mov	x0, x21
  403cac:	bl	401bf0 <fseek@plt>
  403cb0:	ldrb	w0, [x19, #1717]
  403cb4:	tbz	w0, #6, 403d44 <tigetstr@plt+0x1eb4>
  403cb8:	ldrb	w0, [x19, #1716]
  403cbc:	tbz	w0, #2, 403db0 <tigetstr@plt+0x1f20>
  403cc0:	ldr	x0, [x19, #592]
  403cc4:	bl	401a30 <putp@plt>
  403cc8:	ldr	x0, [x19, #536]
  403ccc:	bl	401a30 <putp@plt>
  403cd0:	b	403d44 <tigetstr@plt+0x1eb4>
  403cd4:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  403cd8:	ldr	x1, [x0, #680]
  403cdc:	mov	w0, #0xa                   	// #10
  403ce0:	bl	401a50 <putc@plt>
  403ce4:	ldrb	w0, [x19, #1716]
  403ce8:	tbnz	w0, #2, 403da4 <tigetstr@plt+0x1f14>
  403cec:	mov	w2, #0x5                   	// #5
  403cf0:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403cf4:	add	x1, x1, #0x350
  403cf8:	mov	x0, #0x0                   	// #0
  403cfc:	bl	401d70 <dcgettext@plt>
  403d00:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  403d04:	ldr	x1, [x1, #680]
  403d08:	bl	4019d0 <fputs@plt>
  403d0c:	ldrsb	w0, [x19, #1717]
  403d10:	tbz	w0, #31, 403c84 <tigetstr@plt+0x1df4>
  403d14:	mov	x0, x19
  403d18:	bl	4026a4 <tigetstr@plt+0x814>
  403d1c:	ldrb	w0, [x19, #1717]
  403d20:	tbz	w0, #6, 403d3c <tigetstr@plt+0x1eac>
  403d24:	ldrb	w0, [x19, #1716]
  403d28:	tbz	w0, #2, 403dbc <tigetstr@plt+0x1f2c>
  403d2c:	ldr	x0, [x19, #592]
  403d30:	bl	401a30 <putp@plt>
  403d34:	ldr	x0, [x19, #536]
  403d38:	bl	401a30 <putp@plt>
  403d3c:	ldr	x0, [x19, #504]
  403d40:	bl	401c20 <puts@plt>
  403d44:	add	x0, sp, #0xb0
  403d48:	bl	401d90 <regfree@plt>
  403d4c:	mov	x0, x21
  403d50:	bl	401c10 <feof@plt>
  403d54:	cbz	w0, 403df0 <tigetstr@plt+0x1f60>
  403d58:	ldrsb	w0, [x19, #1717]
  403d5c:	tbnz	w0, #31, 403dc8 <tigetstr@plt+0x1f38>
  403d60:	str	w28, [x19, #152]
  403d64:	str	x27, [x19, #120]
  403d68:	mov	w2, #0x0                   	// #0
  403d6c:	mov	x1, x27
  403d70:	mov	x0, x21
  403d74:	bl	401bf0 <fseek@plt>
  403d78:	ldr	x0, [x19, #664]
  403d7c:	bl	401c90 <free@plt>
  403d80:	str	xzr, [x19, #664]
  403d84:	mov	w2, #0x5                   	// #5
  403d88:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403d8c:	add	x1, x1, #0x378
  403d90:	mov	x0, #0x0                   	// #0
  403d94:	bl	401d70 <dcgettext@plt>
  403d98:	mov	x1, x0
  403d9c:	mov	x0, x19
  403da0:	bl	40288c <tigetstr@plt+0x9fc>
  403da4:	ldr	x0, [x19, #536]
  403da8:	bl	401a30 <putp@plt>
  403dac:	b	403cec <tigetstr@plt+0x1e5c>
  403db0:	mov	x0, x19
  403db4:	bl	4025c8 <tigetstr@plt+0x738>
  403db8:	b	403d44 <tigetstr@plt+0x1eb4>
  403dbc:	mov	x0, x19
  403dc0:	bl	4025c8 <tigetstr@plt+0x738>
  403dc4:	b	403d3c <tigetstr@plt+0x1eac>
  403dc8:	mov	w2, #0x5                   	// #5
  403dcc:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403dd0:	add	x1, x1, #0x360
  403dd4:	mov	x0, #0x0                   	// #0
  403dd8:	bl	401d70 <dcgettext@plt>
  403ddc:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  403de0:	ldr	x1, [x1, #680]
  403de4:	bl	4019d0 <fputs@plt>
  403de8:	mov	w0, #0x0                   	// #0
  403dec:	bl	402a30 <tigetstr@plt+0xba0>
  403df0:	ldp	x19, x20, [sp, #16]
  403df4:	ldp	x21, x22, [sp, #32]
  403df8:	ldp	x23, x24, [sp, #48]
  403dfc:	ldp	x25, x26, [sp, #64]
  403e00:	ldp	x27, x28, [sp, #80]
  403e04:	ldp	x29, x30, [sp], #240
  403e08:	ret
  403e0c:	stp	x29, x30, [sp, #-176]!
  403e10:	mov	x29, sp
  403e14:	stp	x19, x20, [sp, #16]
  403e18:	stp	x21, x22, [sp, #32]
  403e1c:	stp	x23, x24, [sp, #48]
  403e20:	stp	x25, x26, [sp, #64]
  403e24:	str	x27, [sp, #80]
  403e28:	mov	x19, x0
  403e2c:	mov	x24, x1
  403e30:	mov	x23, x2
  403e34:	ldrb	w0, [x0, #1718]
  403e38:	tbz	w0, #1, 403e60 <tigetstr@plt+0x1fd0>
  403e3c:	ldrb	w0, [x19, #1718]
  403e40:	and	w0, w0, #0xfffffffd
  403e44:	strb	w0, [x19, #1718]
  403e48:	adrp	x26, 418000 <tigetstr@plt+0x16170>
  403e4c:	adrp	x25, 406000 <tigetstr@plt+0x4170>
  403e50:	add	x25, x25, #0x3a8
  403e54:	add	x27, sp, #0x63
  403e58:	mov	w20, #0x0                   	// #0
  403e5c:	b	403e78 <tigetstr@plt+0x1fe8>
  403e60:	mov	x0, x19
  403e64:	bl	4026e8 <tigetstr@plt+0x858>
  403e68:	b	403e48 <tigetstr@plt+0x1fb8>
  403e6c:	add	w20, w20, w20, lsl #2
  403e70:	add	w20, w21, w20, lsl #1
  403e74:	sub	w20, w20, #0x30
  403e78:	mov	x0, x19
  403e7c:	bl	402adc <tigetstr@plt+0xc4c>
  403e80:	mov	w22, w0
  403e84:	sxtb	w21, w0
  403e88:	bl	401c70 <__ctype_b_loc@plt>
  403e8c:	sxtb	x1, w21
  403e90:	ldr	x0, [x0]
  403e94:	ldrh	w0, [x0, x1, lsl #1]
  403e98:	tbnz	w0, #11, 403e6c <tigetstr@plt+0x1fdc>
  403e9c:	ldrb	w0, [x19, #20]
  403ea0:	cmp	w0, w22, uxtb
  403ea4:	b.ne	403eb0 <tigetstr@plt+0x2020>  // b.any
  403ea8:	mov	w20, #0x0                   	// #0
  403eac:	b	403e78 <tigetstr@plt+0x1fe8>
  403eb0:	cmp	w21, #0x2e
  403eb4:	b.eq	403efc <tigetstr@plt+0x206c>  // b.none
  403eb8:	ldrb	w0, [x19, #1718]
  403ebc:	and	w0, w0, #0xfffffffb
  403ec0:	strb	w0, [x19, #1718]
  403ec4:	str	w21, [x19, #704]
  403ec8:	str	w20, [x19, #708]
  403ecc:	ldrb	w0, [x19, #19]
  403ed0:	cmp	w0, w21, uxtb
  403ed4:	b.eq	403f70 <tigetstr@plt+0x20e0>  // b.none
  403ed8:	sub	w1, w21, #0x2
  403edc:	cmp	w1, #0x78
  403ee0:	b.hi	404748 <tigetstr@plt+0x28b8>  // b.pmore
  403ee4:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  403ee8:	add	x0, x0, #0xec8
  403eec:	ldrh	w0, [x0, w1, uxtw #1]
  403ef0:	adr	x1, 403efc <tigetstr@plt+0x206c>
  403ef4:	add	x0, x1, w0, sxth #2
  403ef8:	br	x0
  403efc:	ldrb	w0, [x19, #1718]
  403f00:	orr	w0, w0, #0x4
  403f04:	strb	w0, [x19, #1718]
  403f08:	ldr	w21, [x19, #704]
  403f0c:	ldr	w20, [x19, #708]
  403f10:	cmp	w21, #0x3a
  403f14:	b.eq	403f20 <tigetstr@plt+0x2090>  // b.none
  403f18:	sxtb	w21, w21
  403f1c:	b	403ec4 <tigetstr@plt+0x2034>
  403f20:	ldr	w0, [x19, #712]
  403f24:	ldrb	w1, [x19, #19]
  403f28:	sxtb	w0, w0
  403f2c:	cmp	w1, #0x3a
  403f30:	b.eq	403f70 <tigetstr@plt+0x20e0>  // b.none
  403f34:	cbz	w0, 403f90 <tigetstr@plt+0x2100>
  403f38:	str	w0, [x19, #712]
  403f3c:	cmp	w0, #0x6e
  403f40:	b.eq	404068 <tigetstr@plt+0x21d8>  // b.none
  403f44:	b.gt	403fa0 <tigetstr@plt+0x2110>
  403f48:	cmp	w0, #0x51
  403f4c:	b.eq	4040cc <tigetstr@plt+0x223c>  // b.none
  403f50:	cmp	w0, #0x66
  403f54:	b.eq	403ffc <tigetstr@plt+0x216c>  // b.none
  403f58:	cmp	w0, #0x21
  403f5c:	b.ne	403fec <tigetstr@plt+0x215c>  // b.any
  403f60:	mov	x1, x24
  403f64:	mov	x0, x19
  403f68:	bl	403800 <tigetstr@plt+0x1970>
  403f6c:	b	403e58 <tigetstr@plt+0x1fc8>
  403f70:	mov	x0, x19
  403f74:	bl	4026a4 <tigetstr@plt+0x814>
  403f78:	mov	x1, x24
  403f7c:	mov	x0, x19
  403f80:	bl	4026e8 <tigetstr@plt+0x858>
  403f84:	b	403e58 <tigetstr@plt+0x1fc8>
  403f88:	mov	w0, #0x0                   	// #0
  403f8c:	b	403f34 <tigetstr@plt+0x20a4>
  403f90:	mov	x0, x19
  403f94:	bl	402adc <tigetstr@plt+0xc4c>
  403f98:	sxtb	w0, w0
  403f9c:	b	403f38 <tigetstr@plt+0x20a8>
  403fa0:	cmp	w0, #0x70
  403fa4:	b.ne	403fe4 <tigetstr@plt+0x2154>  // b.any
  403fa8:	ldrsb	w0, [x19, #1717]
  403fac:	tbnz	w0, #31, 4040bc <tigetstr@plt+0x222c>
  403fb0:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  403fb4:	ldr	x1, [x0, #680]
  403fb8:	mov	w0, #0xd                   	// #13
  403fbc:	bl	401a50 <putc@plt>
  403fc0:	mov	w1, #0x0                   	// #0
  403fc4:	mov	x0, x19
  403fc8:	bl	402610 <tigetstr@plt+0x780>
  403fcc:	cmp	w20, #0x0
  403fd0:	csinc	w20, w20, wzr, ne  // ne = any
  403fd4:	neg	w1, w20
  403fd8:	mov	x0, x19
  403fdc:	bl	402b40 <tigetstr@plt+0xcb0>
  403fe0:	b	4040ac <tigetstr@plt+0x221c>
  403fe4:	cmp	w0, #0x71
  403fe8:	b.eq	4040cc <tigetstr@plt+0x223c>  // b.none
  403fec:	ldr	x1, [x26, #672]
  403ff0:	mov	w0, #0x7                   	// #7
  403ff4:	bl	401a70 <fputc@plt>
  403ff8:	b	403e58 <tigetstr@plt+0x1fc8>
  403ffc:	mov	x0, x19
  404000:	bl	4026a4 <tigetstr@plt+0x814>
  404004:	ldrsb	w0, [x19, #1717]
  404008:	tbnz	w0, #31, 404048 <tigetstr@plt+0x21b8>
  40400c:	mov	w2, #0x5                   	// #5
  404010:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  404014:	add	x1, x1, #0x398
  404018:	mov	x0, #0x0                   	// #0
  40401c:	bl	401d70 <dcgettext@plt>
  404020:	ldrsw	x3, [x19, #136]
  404024:	ldr	x1, [x19, #160]
  404028:	ldr	w2, [x19, #152]
  40402c:	ldr	x1, [x1, x3, lsl #3]
  404030:	bl	401dd0 <printf@plt>
  404034:	str	w0, [x19, #148]
  404038:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  40403c:	ldr	x0, [x0, #680]
  404040:	bl	401d10 <fflush@plt>
  404044:	b	403e58 <tigetstr@plt+0x1fc8>
  404048:	mov	w2, #0x5                   	// #5
  40404c:	mov	x1, x25
  404050:	mov	x0, #0x0                   	// #0
  404054:	bl	401d70 <dcgettext@plt>
  404058:	ldr	w1, [x19, #152]
  40405c:	bl	401dd0 <printf@plt>
  404060:	str	w0, [x19, #148]
  404064:	b	404038 <tigetstr@plt+0x21a8>
  404068:	cbnz	w20, 404084 <tigetstr@plt+0x21f4>
  40406c:	ldr	w0, [x19, #168]
  404070:	sub	w0, w0, #0x1
  404074:	ldr	w1, [x19, #136]
  404078:	mov	w20, #0x1                   	// #1
  40407c:	cmp	w1, w0
  404080:	b.ge	4040b4 <tigetstr@plt+0x2224>  // b.tcont
  404084:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  404088:	ldr	x1, [x0, #680]
  40408c:	mov	w0, #0xd                   	// #13
  404090:	bl	401a50 <putc@plt>
  404094:	mov	w1, #0x0                   	// #0
  404098:	mov	x0, x19
  40409c:	bl	402610 <tigetstr@plt+0x780>
  4040a0:	mov	w1, w20
  4040a4:	mov	x0, x19
  4040a8:	bl	402b40 <tigetstr@plt+0xcb0>
  4040ac:	mov	w20, #0x0                   	// #0
  4040b0:	b	404464 <tigetstr@plt+0x25d4>
  4040b4:	mov	w0, #0x0                   	// #0
  4040b8:	bl	402a30 <tigetstr@plt+0xba0>
  4040bc:	ldr	x1, [x26, #672]
  4040c0:	mov	w0, #0x7                   	// #7
  4040c4:	bl	401a70 <fputc@plt>
  4040c8:	b	403e58 <tigetstr@plt+0x1fc8>
  4040cc:	mov	w0, #0x0                   	// #0
  4040d0:	bl	402a30 <tigetstr@plt+0xba0>
  4040d4:	ldrsb	w0, [x19, #1717]
  4040d8:	tbnz	w0, #31, 4041b4 <tigetstr@plt+0x2324>
  4040dc:	cmp	w20, #0x0
  4040e0:	csinc	w20, w20, wzr, ne  // ne = any
  4040e4:	adrp	x21, 418000 <tigetstr@plt+0x16170>
  4040e8:	ldr	x1, [x21, #680]
  4040ec:	mov	w0, #0xd                   	// #13
  4040f0:	bl	401a50 <putc@plt>
  4040f4:	mov	w1, #0x0                   	// #0
  4040f8:	mov	x0, x19
  4040fc:	bl	402610 <tigetstr@plt+0x780>
  404100:	ldr	x1, [x21, #680]
  404104:	mov	w0, #0xa                   	// #10
  404108:	bl	401a50 <putc@plt>
  40410c:	ldrb	w0, [x19, #1716]
  404110:	tbnz	w0, #2, 4041cc <tigetstr@plt+0x233c>
  404114:	mov	w4, #0x5                   	// #5
  404118:	sxtw	x3, w20
  40411c:	adrp	x2, 406000 <tigetstr@plt+0x4170>
  404120:	add	x2, x2, #0x3c0
  404124:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  404128:	add	x1, x1, #0x3d8
  40412c:	mov	x0, #0x0                   	// #0
  404130:	bl	401d00 <dcngettext@plt>
  404134:	mov	w1, w20
  404138:	bl	401dd0 <printf@plt>
  40413c:	ldrb	w0, [x19, #1716]
  404140:	tbnz	w0, #2, 4041d8 <tigetstr@plt+0x2348>
  404144:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  404148:	ldr	x1, [x0, #680]
  40414c:	mov	w0, #0xa                   	// #10
  404150:	bl	401a50 <putc@plt>
  404154:	ldr	w0, [x19, #140]
  404158:	madd	w0, w20, w0, w0
  40415c:	ldr	w20, [x19, #152]
  404160:	sub	w20, w20, w0
  404164:	ldrb	w0, [x19, #1717]
  404168:	tst	x0, #0x40
  40416c:	cset	w0, eq  // eq = none
  404170:	sub	w20, w20, w0
  404174:	str	xzr, [x19, #120]
  404178:	mov	w2, #0x0                   	// #0
  40417c:	mov	x1, #0x0                   	// #0
  404180:	mov	x0, x23
  404184:	bl	401bf0 <fseek@plt>
  404188:	str	wzr, [x19, #152]
  40418c:	cmp	w20, #0x0
  404190:	mov	x2, x23
  404194:	csel	w1, w20, wzr, ge  // ge = tcont
  404198:	mov	x0, x19
  40419c:	bl	40224c <tigetstr@plt+0x3bc>
  4041a0:	ldrb	w0, [x19, #1717]
  4041a4:	tbnz	w0, #6, 4041e4 <tigetstr@plt+0x2354>
  4041a8:	ldr	w20, [x19, #140]
  4041ac:	add	w20, w20, #0x1
  4041b0:	b	404464 <tigetstr@plt+0x25d4>
  4041b4:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4041b8:	ldr	x1, [x0, #672]
  4041bc:	mov	w0, #0x7                   	// #7
  4041c0:	bl	401a70 <fputc@plt>
  4041c4:	mov	w20, #0xffffffff            	// #-1
  4041c8:	b	40448c <tigetstr@plt+0x25fc>
  4041cc:	ldr	x0, [x19, #536]
  4041d0:	bl	401a30 <putp@plt>
  4041d4:	b	404114 <tigetstr@plt+0x2284>
  4041d8:	ldr	x0, [x19, #536]
  4041dc:	bl	401a30 <putp@plt>
  4041e0:	b	404144 <tigetstr@plt+0x22b4>
  4041e4:	ldr	w20, [x19, #140]
  4041e8:	b	404464 <tigetstr@plt+0x25d4>
  4041ec:	cbnz	w20, 4041f8 <tigetstr@plt+0x2368>
  4041f0:	ldr	w20, [x19, #140]
  4041f4:	b	404464 <tigetstr@plt+0x25d4>
  4041f8:	cmp	w21, #0x7a
  4041fc:	b.ne	404464 <tigetstr@plt+0x25d4>  // b.any
  404200:	str	w20, [x19, #140]
  404204:	b	404464 <tigetstr@plt+0x25d4>
  404208:	cbz	w20, 404210 <tigetstr@plt+0x2380>
  40420c:	str	w20, [x19, #144]
  404210:	ldr	w20, [x19, #144]
  404214:	b	404464 <tigetstr@plt+0x25d4>
  404218:	mov	w0, #0x0                   	// #0
  40421c:	bl	402a30 <tigetstr@plt+0xba0>
  404220:	cmp	w20, #0x0
  404224:	csinc	w20, w20, wzr, ne  // ne = any
  404228:	cmp	w21, #0x66
  40422c:	b.eq	4042cc <tigetstr@plt+0x243c>  // b.none
  404230:	adrp	x21, 418000 <tigetstr@plt+0x16170>
  404234:	ldr	x1, [x21, #680]
  404238:	mov	w0, #0xd                   	// #13
  40423c:	bl	401a50 <putc@plt>
  404240:	mov	w1, #0x0                   	// #0
  404244:	mov	x0, x19
  404248:	bl	402610 <tigetstr@plt+0x780>
  40424c:	ldr	x1, [x21, #680]
  404250:	mov	w0, #0xa                   	// #10
  404254:	bl	401a50 <putc@plt>
  404258:	ldrb	w0, [x19, #1716]
  40425c:	tbnz	w0, #2, 4042d8 <tigetstr@plt+0x2448>
  404260:	mov	w4, #0x5                   	// #5
  404264:	sxtw	x3, w20
  404268:	adrp	x2, 406000 <tigetstr@plt+0x4170>
  40426c:	add	x2, x2, #0x3e8
  404270:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  404274:	add	x1, x1, #0x400
  404278:	mov	x0, #0x0                   	// #0
  40427c:	bl	401d00 <dcngettext@plt>
  404280:	mov	w1, w20
  404284:	bl	401dd0 <printf@plt>
  404288:	ldrb	w0, [x19, #1716]
  40428c:	tbnz	w0, #2, 4042e4 <tigetstr@plt+0x2454>
  404290:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  404294:	ldr	x1, [x0, #680]
  404298:	mov	w0, #0xa                   	// #10
  40429c:	bl	401a50 <putc@plt>
  4042a0:	cmp	w20, #0x0
  4042a4:	b.le	404304 <tigetstr@plt+0x2474>
  4042a8:	mov	x1, x23
  4042ac:	mov	x0, x19
  4042b0:	bl	402224 <tigetstr@plt+0x394>
  4042b4:	cmp	w0, #0xa
  4042b8:	b.eq	4042f0 <tigetstr@plt+0x2460>  // b.none
  4042bc:	cmn	w0, #0x1
  4042c0:	b.ne	4042a8 <tigetstr@plt+0x2418>  // b.any
  4042c4:	mov	w20, #0x0                   	// #0
  4042c8:	b	404474 <tigetstr@plt+0x25e4>
  4042cc:	ldr	w0, [x19, #140]
  4042d0:	mul	w20, w20, w0
  4042d4:	b	404230 <tigetstr@plt+0x23a0>
  4042d8:	ldr	x0, [x19, #536]
  4042dc:	bl	401a30 <putp@plt>
  4042e0:	b	404260 <tigetstr@plt+0x23d0>
  4042e4:	ldr	x0, [x19, #536]
  4042e8:	bl	401a30 <putp@plt>
  4042ec:	b	404290 <tigetstr@plt+0x2400>
  4042f0:	ldr	w0, [x19, #152]
  4042f4:	add	w0, w0, #0x1
  4042f8:	str	w0, [x19, #152]
  4042fc:	subs	w20, w20, #0x1
  404300:	b.ne	4042a8 <tigetstr@plt+0x2418>  // b.any
  404304:	ldr	w20, [x19, #140]
  404308:	b	404464 <tigetstr@plt+0x25d4>
  40430c:	cbz	w20, 4047dc <tigetstr@plt+0x294c>
  404310:	str	w20, [x19, #140]
  404314:	b	404464 <tigetstr@plt+0x25d4>
  404318:	ldrsb	w0, [x19, #1717]
  40431c:	tbz	w0, #31, 404330 <tigetstr@plt+0x24a0>
  404320:	ldr	x1, [x26, #672]
  404324:	mov	w0, #0x7                   	// #7
  404328:	bl	401a70 <fputc@plt>
  40432c:	b	403e58 <tigetstr@plt+0x1fc8>
  404330:	mov	x0, x19
  404334:	bl	4025c8 <tigetstr@plt+0x738>
  404338:	ldr	x1, [x19, #688]
  40433c:	str	x1, [x19, #120]
  404340:	mov	w2, #0x0                   	// #0
  404344:	mov	x0, x23
  404348:	bl	401bf0 <fseek@plt>
  40434c:	ldr	x0, [x19, #696]
  404350:	str	w0, [x19, #152]
  404354:	ldr	w20, [x19, #140]
  404358:	b	404464 <tigetstr@plt+0x25d4>
  40435c:	ldrsb	w0, [x19, #1717]
  404360:	tbz	w0, #31, 404374 <tigetstr@plt+0x24e4>
  404364:	ldr	x1, [x26, #672]
  404368:	mov	w0, #0x7                   	// #7
  40436c:	bl	401a70 <fputc@plt>
  404370:	b	403e58 <tigetstr@plt+0x1fc8>
  404374:	mov	x0, x19
  404378:	bl	4026a4 <tigetstr@plt+0x814>
  40437c:	mov	w2, #0x5                   	// #5
  404380:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  404384:	add	x1, x1, #0x418
  404388:	mov	x0, #0x0                   	// #0
  40438c:	bl	401d70 <dcgettext@plt>
  404390:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  404394:	ldr	x1, [x1, #680]
  404398:	bl	4019d0 <fputs@plt>
  40439c:	ldr	x1, [x19, #672]
  4043a0:	str	x1, [x19, #120]
  4043a4:	mov	w2, #0x0                   	// #0
  4043a8:	mov	x0, x23
  4043ac:	bl	401bf0 <fseek@plt>
  4043b0:	ldr	x0, [x19, #680]
  4043b4:	str	w0, [x19, #152]
  4043b8:	ldr	w20, [x19, #140]
  4043bc:	b	404464 <tigetstr@plt+0x25d4>
  4043c0:	mov	x0, x19
  4043c4:	bl	4026a4 <tigetstr@plt+0x814>
  4043c8:	ldr	w1, [x19, #152]
  4043cc:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4043d0:	add	x0, x0, #0x428
  4043d4:	bl	401dd0 <printf@plt>
  4043d8:	str	w0, [x19, #148]
  4043dc:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4043e0:	ldr	x0, [x0, #680]
  4043e4:	bl	401d10 <fflush@plt>
  4043e8:	b	403e58 <tigetstr@plt+0x1fc8>
  4043ec:	ldr	x0, [x19, #664]
  4043f0:	cbz	x0, 4044ac <tigetstr@plt+0x261c>
  4043f4:	ldrb	w0, [x19, #1718]
  4043f8:	eor	w0, w0, #0x4
  4043fc:	strb	w0, [x19, #1718]
  404400:	cmp	w20, #0x0
  404404:	csinc	w20, w20, wzr, ne  // ne = any
  404408:	mov	x0, x19
  40440c:	bl	4026a4 <tigetstr@plt+0x814>
  404410:	adrp	x21, 418000 <tigetstr@plt+0x16170>
  404414:	ldr	x1, [x21, #680]
  404418:	mov	w0, #0x2f                  	// #47
  40441c:	bl	401a50 <putc@plt>
  404420:	mov	w0, #0x1                   	// #1
  404424:	str	w0, [x19, #148]
  404428:	ldr	x0, [x21, #680]
  40442c:	bl	401d10 <fflush@plt>
  404430:	ldrb	w0, [x19, #1718]
  404434:	tbz	w0, #2, 4044c8 <tigetstr@plt+0x2638>
  404438:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  40443c:	ldr	x1, [x0, #672]
  404440:	mov	w0, #0xd                   	// #13
  404444:	bl	401a70 <fputc@plt>
  404448:	mov	w3, w20
  40444c:	mov	x2, x23
  404450:	ldr	x1, [x19, #664]
  404454:	mov	x0, x19
  404458:	bl	403b50 <tigetstr@plt+0x1cc0>
  40445c:	ldr	w20, [x19, #140]
  404460:	sub	w20, w20, #0x1
  404464:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  404468:	ldr	x1, [x0, #680]
  40446c:	mov	w0, #0xd                   	// #13
  404470:	bl	401a50 <putc@plt>
  404474:	ldrb	w0, [x19, #1719]
  404478:	and	w0, w0, #0xfffffffb
  40447c:	strb	w0, [x19, #1719]
  404480:	ldrb	w0, [x19, #1717]
  404484:	orr	w0, w0, #0x20
  404488:	strb	w0, [x19, #1717]
  40448c:	mov	w0, w20
  404490:	ldp	x19, x20, [sp, #16]
  404494:	ldp	x21, x22, [sp, #32]
  404498:	ldp	x23, x24, [sp, #48]
  40449c:	ldp	x25, x26, [sp, #64]
  4044a0:	ldr	x27, [sp, #80]
  4044a4:	ldp	x29, x30, [sp], #176
  4044a8:	ret
  4044ac:	mov	w2, #0x5                   	// #5
  4044b0:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4044b4:	add	x1, x1, #0x430
  4044b8:	bl	401d70 <dcgettext@plt>
  4044bc:	mov	x1, x0
  4044c0:	mov	x0, x19
  4044c4:	bl	40288c <tigetstr@plt+0x9fc>
  4044c8:	mov	w3, #0x2f                  	// #47
  4044cc:	mov	w2, #0x4e                  	// #78
  4044d0:	add	x1, sp, #0x60
  4044d4:	mov	x0, x19
  4044d8:	bl	402ecc <tigetstr@plt+0x103c>
  4044dc:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4044e0:	ldr	x1, [x0, #672]
  4044e4:	mov	w0, #0xd                   	// #13
  4044e8:	bl	401a70 <fputc@plt>
  4044ec:	ldr	x0, [x19, #664]
  4044f0:	bl	401c90 <free@plt>
  4044f4:	add	x0, sp, #0x60
  4044f8:	bl	401bb0 <strdup@plt>
  4044fc:	cbz	x0, 40451c <tigetstr@plt+0x268c>
  404500:	str	x0, [x19, #664]
  404504:	mov	w3, w20
  404508:	mov	x2, x23
  40450c:	add	x1, sp, #0x60
  404510:	mov	x0, x19
  404514:	bl	403b50 <tigetstr@plt+0x1cc0>
  404518:	b	40445c <tigetstr@plt+0x25cc>
  40451c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  404520:	add	x1, x1, #0x1c8
  404524:	mov	w0, #0x1                   	// #1
  404528:	bl	401e50 <err@plt>
  40452c:	mov	x1, x24
  404530:	mov	x0, x19
  404534:	bl	403800 <tigetstr@plt+0x1970>
  404538:	b	403e58 <tigetstr@plt+0x1fc8>
  40453c:	ldrb	w0, [x19, #1717]
  404540:	tbnz	w0, #6, 4045a8 <tigetstr@plt+0x2718>
  404544:	mov	w2, #0x5                   	// #5
  404548:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  40454c:	add	x1, x1, #0x450
  404550:	mov	x0, #0x0                   	// #0
  404554:	bl	401d70 <dcgettext@plt>
  404558:	adrp	x21, 418000 <tigetstr@plt+0x16170>
  40455c:	ldr	x1, [x21, #680]
  404560:	bl	4019d0 <fputs@plt>
  404564:	adrp	x20, 406000 <tigetstr@plt+0x4170>
  404568:	add	x20, x20, #0x4d8
  40456c:	mov	x0, x20
  404570:	bl	401c20 <puts@plt>
  404574:	mov	w2, #0x5                   	// #5
  404578:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  40457c:	add	x1, x1, #0x528
  404580:	mov	x0, #0x0                   	// #0
  404584:	bl	401d70 <dcgettext@plt>
  404588:	ldr	x1, [x21, #680]
  40458c:	bl	4019d0 <fputs@plt>
  404590:	mov	x0, x20
  404594:	bl	401c20 <puts@plt>
  404598:	mov	x1, x24
  40459c:	mov	x0, x19
  4045a0:	bl	4026e8 <tigetstr@plt+0x858>
  4045a4:	b	403e58 <tigetstr@plt+0x1fc8>
  4045a8:	mov	x0, x19
  4045ac:	bl	4025c8 <tigetstr@plt+0x738>
  4045b0:	b	404544 <tigetstr@plt+0x26b4>
  4045b4:	ldrsb	w0, [x19, #1717]
  4045b8:	tbnz	w0, #31, 404748 <tigetstr@plt+0x28b8>
  4045bc:	ldr	w21, [x19, #152]
  4045c0:	ldr	w0, [x19, #140]
  4045c4:	sub	w1, w21, w0
  4045c8:	add	w0, w0, #0x1
  4045cc:	add	w0, w0, w0, lsr #31
  4045d0:	sub	w21, w21, w0, asr #1
  4045d4:	cmp	w1, #0x0
  4045d8:	csinc	w21, w21, wzr, gt
  4045dc:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4045e0:	add	x0, x0, #0x998
  4045e4:	bl	401e10 <getenv@plt>
  4045e8:	mov	x20, x0
  4045ec:	cbz	x0, 4045f8 <tigetstr@plt+0x2768>
  4045f0:	ldrsb	w0, [x0]
  4045f4:	cbnz	w0, 40462c <tigetstr@plt+0x279c>
  4045f8:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4045fc:	add	x0, x0, #0x9a0
  404600:	bl	401e10 <getenv@plt>
  404604:	mov	x20, x0
  404608:	cbnz	x0, 404618 <tigetstr@plt+0x2788>
  40460c:	adrp	x20, 406000 <tigetstr@plt+0x4170>
  404610:	add	x20, x20, #0x390
  404614:	b	404668 <tigetstr@plt+0x27d8>
  404618:	ldrsb	w0, [x0]
  40461c:	cbnz	w0, 40462c <tigetstr@plt+0x279c>
  404620:	adrp	x20, 406000 <tigetstr@plt+0x4170>
  404624:	add	x20, x20, #0x390
  404628:	b	404668 <tigetstr@plt+0x27d8>
  40462c:	mov	w1, #0x2f                  	// #47
  404630:	mov	x0, x20
  404634:	bl	401bd0 <strrchr@plt>
  404638:	cbz	x0, 4046d8 <tigetstr@plt+0x2848>
  40463c:	add	x22, x0, #0x1
  404640:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  404644:	add	x1, x1, #0x390
  404648:	mov	x0, x22
  40464c:	bl	401c50 <strcmp@plt>
  404650:	cbz	w0, 404668 <tigetstr@plt+0x27d8>
  404654:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  404658:	add	x1, x1, #0x9a8
  40465c:	mov	x0, x22
  404660:	bl	401c50 <strcmp@plt>
  404664:	cbnz	w0, 4046e0 <tigetstr@plt+0x2850>
  404668:	mov	w2, w21
  40466c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  404670:	add	x1, x1, #0x9b0
  404674:	add	x0, sp, #0x60
  404678:	bl	401a40 <sprintf@plt>
  40467c:	mov	x0, x19
  404680:	bl	4026a4 <tigetstr@plt+0x814>
  404684:	ldrsw	x1, [x19, #136]
  404688:	ldr	x0, [x19, #160]
  40468c:	ldr	x3, [x0, x1, lsl #3]
  404690:	add	x2, sp, #0x60
  404694:	mov	x1, x20
  404698:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  40469c:	add	x0, x0, #0x9b8
  4046a0:	bl	401dd0 <printf@plt>
  4046a4:	strb	wzr, [sp, #98]
  4046a8:	ldrsw	x1, [x19, #136]
  4046ac:	ldr	x0, [x19, #160]
  4046b0:	mov	x7, #0x0                   	// #0
  4046b4:	ldr	x6, [x0, x1, lsl #3]
  4046b8:	mov	x5, x27
  4046bc:	add	x4, sp, #0x60
  4046c0:	mov	x3, x20
  4046c4:	mov	x2, x20
  4046c8:	mov	x1, x24
  4046cc:	mov	x0, x19
  4046d0:	bl	4034c8 <tigetstr@plt+0x1638>
  4046d4:	b	403e58 <tigetstr@plt+0x1fc8>
  4046d8:	mov	x22, x20
  4046dc:	b	404640 <tigetstr@plt+0x27b0>
  4046e0:	mov	w2, w21
  4046e4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4046e8:	add	x1, x1, #0x9c8
  4046ec:	add	x0, sp, #0x60
  4046f0:	bl	401a40 <sprintf@plt>
  4046f4:	mov	x0, x19
  4046f8:	bl	4026a4 <tigetstr@plt+0x814>
  4046fc:	ldrsw	x1, [x19, #136]
  404700:	ldr	x0, [x19, #160]
  404704:	ldr	x3, [x0, x1, lsl #3]
  404708:	add	x2, sp, #0x60
  40470c:	mov	x1, x20
  404710:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  404714:	add	x0, x0, #0x9b8
  404718:	bl	401dd0 <printf@plt>
  40471c:	ldrsw	x1, [x19, #136]
  404720:	ldr	x0, [x19, #160]
  404724:	mov	x6, #0x0                   	// #0
  404728:	ldr	x5, [x0, x1, lsl #3]
  40472c:	add	x4, sp, #0x60
  404730:	mov	x3, x20
  404734:	mov	x2, x20
  404738:	mov	x1, x24
  40473c:	mov	x0, x19
  404740:	bl	4034c8 <tigetstr@plt+0x1638>
  404744:	b	403e58 <tigetstr@plt+0x1fc8>
  404748:	ldrsb	w0, [x19, #1718]
  40474c:	tbnz	w0, #31, 404760 <tigetstr@plt+0x28d0>
  404750:	ldr	x1, [x26, #672]
  404754:	mov	w0, #0x7                   	// #7
  404758:	bl	401a70 <fputc@plt>
  40475c:	b	403e58 <tigetstr@plt+0x1fc8>
  404760:	mov	x0, x19
  404764:	bl	4026a4 <tigetstr@plt+0x814>
  404768:	ldr	x0, [x19, #544]
  40476c:	cbz	x0, 4047b0 <tigetstr@plt+0x2920>
  404770:	ldr	x1, [x19, #552]
  404774:	cbz	x1, 4047b0 <tigetstr@plt+0x2920>
  404778:	bl	401a30 <putp@plt>
  40477c:	mov	w2, #0x5                   	// #5
  404780:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  404784:	add	x1, x1, #0x9d0
  404788:	mov	x0, #0x0                   	// #0
  40478c:	bl	401d70 <dcgettext@plt>
  404790:	bl	401dd0 <printf@plt>
  404794:	ldrb	w1, [x19, #1718]
  404798:	ubfx	x1, x1, #5, #1
  40479c:	add	w1, w0, w1, lsl #1
  4047a0:	str	w1, [x19, #148]
  4047a4:	ldr	x0, [x19, #552]
  4047a8:	bl	401a30 <putp@plt>
  4047ac:	b	4047cc <tigetstr@plt+0x293c>
  4047b0:	mov	w2, #0x5                   	// #5
  4047b4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4047b8:	add	x1, x1, #0x9d0
  4047bc:	mov	x0, #0x0                   	// #0
  4047c0:	bl	401d70 <dcgettext@plt>
  4047c4:	bl	401dd0 <printf@plt>
  4047c8:	str	w0, [x19, #148]
  4047cc:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4047d0:	ldr	x0, [x0, #680]
  4047d4:	bl	401d10 <fflush@plt>
  4047d8:	b	403e58 <tigetstr@plt+0x1fc8>
  4047dc:	mov	w20, #0x1                   	// #1
  4047e0:	b	404464 <tigetstr@plt+0x25d4>
  4047e4:	stp	x29, x30, [sp, #-160]!
  4047e8:	mov	x29, sp
  4047ec:	stp	x19, x20, [sp, #16]
  4047f0:	stp	x21, x22, [sp, #32]
  4047f4:	stp	x23, x24, [sp, #48]
  4047f8:	stp	x25, x26, [sp, #64]
  4047fc:	stp	x27, x28, [sp, #80]
  404800:	str	x0, [sp, #104]
  404804:	str	x1, [sp, #112]
  404808:	mov	w26, w2
  40480c:	add	x0, sp, #0x91
  404810:	str	x0, [sp, #120]
  404814:	b	404fd8 <tigetstr@plt+0x3148>
  404818:	ldr	x2, [sp, #104]
  40481c:	ldr	w0, [x2, #152]
  404820:	add	w0, w0, #0x1
  404824:	str	w0, [x2, #152]
  404828:	ldr	x1, [sp, #112]
  40482c:	mov	x0, x2
  404830:	bl	402224 <tigetstr@plt+0x394>
  404834:	mov	w21, w0
  404838:	b	404df8 <tigetstr@plt+0x2f68>
  40483c:	bl	401cb0 <__ctype_get_mb_cur_max@plt>
  404840:	cmp	x0, #0x1
  404844:	b.ls	404c5c <tigetstr@plt+0x2dcc>  // b.plast
  404848:	ldr	x28, [sp, #136]
  40484c:	add	x0, sp, #0x90
  404850:	strb	w21, [x0, x22]
  404854:	add	x21, x0, x22
  404858:	add	x22, x22, #0x1
  40485c:	add	x3, sp, #0x88
  404860:	mov	x2, x22
  404864:	add	x1, sp, #0x90
  404868:	add	x0, sp, #0x84
  40486c:	bl	401990 <mbrtowc@plt>
  404870:	cmn	x0, #0x2
  404874:	b.eq	40490c <tigetstr@plt+0x2a7c>  // b.none
  404878:	cmn	x0, #0x1
  40487c:	b.eq	404938 <tigetstr@plt+0x2aa8>  // b.none
  404880:	ldr	w0, [sp, #132]
  404884:	bl	401b00 <wcwidth@plt>
  404888:	add	w4, w19, w0
  40488c:	ldr	x3, [sp, #104]
  404890:	ldr	w1, [x3, #656]
  404894:	cmp	w4, w1
  404898:	b.gt	40499c <tigetstr@plt+0x2b0c>
  40489c:	ldr	x2, [x3, #512]
  4048a0:	sub	x1, x2, #0x1
  4048a4:	ldr	x2, [x3, #504]
  4048a8:	add	x2, x2, x1
  4048ac:	cmp	x22, #0x0
  4048b0:	mov	x1, #0x1                   	// #1
  4048b4:	ccmp	x20, x2, #0x2, ne  // ne = any
  4048b8:	b.cs	4048fc <tigetstr@plt+0x2a6c>  // b.hs, b.nlast
  4048bc:	add	x2, sp, #0x90
  4048c0:	add	x2, x1, x2
  4048c4:	ldursb	w2, [x2, #-1]
  4048c8:	strb	w2, [x20], #1
  4048cc:	ldr	x5, [sp, #104]
  4048d0:	ldr	x2, [x5, #512]
  4048d4:	sub	x3, x2, #0x1
  4048d8:	ldr	x2, [x5, #504]
  4048dc:	add	x2, x2, x3
  4048e0:	cmp	x20, x2
  4048e4:	cset	w3, cc  // cc = lo, ul, last
  4048e8:	cmp	x1, x22
  4048ec:	cset	w2, cc  // cc = lo, ul, last
  4048f0:	add	x1, x1, #0x1
  4048f4:	tst	w3, w2
  4048f8:	b.ne	4048bc <tigetstr@plt+0x2a2c>  // b.any
  4048fc:	mov	w24, #0x0                   	// #0
  404900:	cmp	w0, #0x0
  404904:	csel	w19, w4, w19, gt
  404908:	b	404914 <tigetstr@plt+0x2a84>
  40490c:	str	x28, [sp, #136]
  404910:	mov	w24, #0x1                   	// #1
  404914:	ldr	x0, [sp, #104]
  404918:	ldr	w0, [x0, #656]
  40491c:	cmp	w0, w19
  404920:	b.le	404cac <tigetstr@plt+0x2e1c>
  404924:	ldr	x1, [sp, #112]
  404928:	ldr	x0, [sp, #104]
  40492c:	bl	402224 <tigetstr@plt+0x394>
  404930:	mov	w21, w0
  404934:	b	404c2c <tigetstr@plt+0x2d9c>
  404938:	ldrsb	w0, [sp, #144]
  40493c:	strb	w0, [x20], #1
  404940:	str	x28, [sp, #136]
  404944:	add	w19, w19, #0x1
  404948:	add	x25, x25, #0x1
  40494c:	ldr	x0, [sp, #104]
  404950:	ldr	w0, [x0, #656]
  404954:	cmp	w19, w0
  404958:	b.ge	40497c <tigetstr@plt+0x2aec>  // b.tcont
  40495c:	sub	x22, x22, #0x1
  404960:	mov	x2, x22
  404964:	ldr	x1, [sp, #120]
  404968:	add	x0, sp, #0x90
  40496c:	bl	4019a0 <memmove@plt>
  404970:	cbz	x22, 4049c0 <tigetstr@plt+0x2b30>
  404974:	strb	wzr, [x21], #-1
  404978:	b	40485c <tigetstr@plt+0x29cc>
  40497c:	ldr	x0, [sp, #104]
  404980:	str	x25, [x0, #120]
  404984:	mov	w2, #0x0                   	// #0
  404988:	mov	x1, x25
  40498c:	ldr	x0, [sp, #112]
  404990:	bl	401bf0 <fseek@plt>
  404994:	mov	w24, #0x0                   	// #0
  404998:	b	4049b8 <tigetstr@plt+0x2b28>
  40499c:	ldr	x0, [sp, #104]
  4049a0:	str	x25, [x0, #120]
  4049a4:	mov	w2, #0x0                   	// #0
  4049a8:	mov	x1, x25
  4049ac:	ldr	x0, [sp, #112]
  4049b0:	bl	401bf0 <fseek@plt>
  4049b4:	mov	w24, #0x1                   	// #1
  4049b8:	cbnz	w24, 404cac <tigetstr@plt+0x2e1c>
  4049bc:	b	404914 <tigetstr@plt+0x2a84>
  4049c0:	mov	w24, #0x0                   	// #0
  4049c4:	b	404924 <tigetstr@plt+0x2a94>
  4049c8:	ldr	x1, [sp, #104]
  4049cc:	ldr	x0, [x1, #504]
  4049d0:	cmp	x0, x20
  4049d4:	b.cs	404e7c <tigetstr@plt+0x2fec>  // b.hs, b.nlast
  4049d8:	strb	wzr, [x20]
  4049dc:	ldr	x21, [x1, #504]
  4049e0:	sub	w21, w20, w21
  4049e4:	b	404ce8 <tigetstr@plt+0x2e58>
  4049e8:	ldr	x1, [sp, #104]
  4049ec:	ldr	w0, [x1, #152]
  4049f0:	add	w0, w0, #0x1
  4049f4:	str	w0, [x1, #152]
  4049f8:	b	404cac <tigetstr@plt+0x2e1c>
  4049fc:	ldr	x21, [sp, #104]
  404a00:	ldrb	w0, [x21, #1717]
  404a04:	tbz	w0, #2, 404a3c <tigetstr@plt+0x2bac>
  404a08:	ldr	w1, [x21, #148]
  404a0c:	cmp	w1, w19
  404a10:	b.le	404a88 <tigetstr@plt+0x2bf8>
  404a14:	tbnz	w0, #3, 404a88 <tigetstr@plt+0x2bf8>
  404a18:	ldr	x0, [x21, #536]
  404a1c:	cbz	x0, 404a3c <tigetstr@plt+0x2bac>
  404a20:	ldrb	w1, [x21, #1716]
  404a24:	tbnz	w1, #3, 404a3c <tigetstr@plt+0x2bac>
  404a28:	orr	w19, w19, #0x7
  404a2c:	add	w19, w19, #0x1
  404a30:	bl	401a30 <putp@plt>
  404a34:	str	wzr, [x21, #148]
  404a38:	b	404c90 <tigetstr@plt+0x2e00>
  404a3c:	mov	x23, x20
  404a40:	mov	w2, #0x20                  	// #32
  404a44:	ldr	x3, [sp, #104]
  404a48:	ldr	x0, [x3, #512]
  404a4c:	sub	x1, x0, #0x1
  404a50:	ldr	x0, [x3, #504]
  404a54:	add	x0, x0, x1
  404a58:	cmp	x23, x0
  404a5c:	b.cs	404a70 <tigetstr@plt+0x2be0>  // b.hs, b.nlast
  404a60:	strb	w2, [x23], #1
  404a64:	add	w19, w19, #0x1
  404a68:	tst	x19, #0x7
  404a6c:	b.ne	404a44 <tigetstr@plt+0x2bb4>  // b.any
  404a70:	ldr	x1, [sp, #104]
  404a74:	ldr	w0, [x1, #148]
  404a78:	cmp	w0, w19
  404a7c:	b.gt	404c90 <tigetstr@plt+0x2e00>
  404a80:	str	wzr, [x1, #148]
  404a84:	b	404c90 <tigetstr@plt+0x2e00>
  404a88:	orr	w19, w19, #0x7
  404a8c:	add	w19, w19, #0x1
  404a90:	b	404c90 <tigetstr@plt+0x2e00>
  404a94:	cmp	w21, #0xd
  404a98:	b.eq	404ac8 <tigetstr@plt+0x2c38>  // b.none
  404a9c:	cmp	w21, #0xc
  404aa0:	b.eq	404b14 <tigetstr@plt+0x2c84>  // b.none
  404aa4:	ldr	x0, [sp, #104]
  404aa8:	ldrb	w0, [x0, #1717]
  404aac:	tbnz	w0, #1, 404b48 <tigetstr@plt+0x2cb8>
  404ab0:	bl	401c70 <__ctype_b_loc@plt>
  404ab4:	ldr	x0, [x0]
  404ab8:	ldrh	w0, [x0, w21, sxtw #1]
  404abc:	ubfx	x0, x0, #14, #1
  404ac0:	add	w19, w19, w0
  404ac4:	b	404c90 <tigetstr@plt+0x2e00>
  404ac8:	ldr	x1, [sp, #112]
  404acc:	ldr	x0, [sp, #104]
  404ad0:	bl	402224 <tigetstr@plt+0x394>
  404ad4:	cmp	w0, #0xa
  404ad8:	b.eq	404b00 <tigetstr@plt+0x2c70>  // b.none
  404adc:	ldr	x1, [sp, #104]
  404ae0:	ldr	x0, [x1, #120]
  404ae4:	sub	x0, x0, #0x1
  404ae8:	str	x0, [x1, #120]
  404aec:	ldr	x1, [sp, #112]
  404af0:	mov	w0, #0xd                   	// #13
  404af4:	bl	401ca0 <ungetc@plt>
  404af8:	mov	w19, #0x0                   	// #0
  404afc:	b	404c90 <tigetstr@plt+0x2e00>
  404b00:	ldr	x1, [sp, #104]
  404b04:	ldr	w0, [x1, #152]
  404b08:	add	w0, w0, #0x1
  404b0c:	str	w0, [x1, #152]
  404b10:	b	404cac <tigetstr@plt+0x2e1c>
  404b14:	ldr	x1, [sp, #104]
  404b18:	ldrb	w0, [x1, #1718]
  404b1c:	tbz	w0, #6, 404aa4 <tigetstr@plt+0x2c14>
  404b20:	mov	x23, x20
  404b24:	mov	w0, #0x5e                  	// #94
  404b28:	strb	w0, [x23], #2
  404b2c:	mov	w0, #0x4c                  	// #76
  404b30:	strb	w0, [x20, #1]
  404b34:	add	w19, w19, #0x2
  404b38:	ldrb	w0, [x1, #1717]
  404b3c:	orr	w0, w0, #0x10
  404b40:	strb	w0, [x1, #1717]
  404b44:	b	404c90 <tigetstr@plt+0x2e00>
  404b48:	bl	401cb0 <__ctype_get_mb_cur_max@plt>
  404b4c:	cmp	x0, #0x1
  404b50:	b.ls	404ab0 <tigetstr@plt+0x2c20>  // b.plast
  404b54:	stp	xzr, xzr, [sp, #144]
  404b58:	strb	w28, [sp, #144]
  404b5c:	ldr	x28, [sp, #136]
  404b60:	add	x3, sp, #0x88
  404b64:	mov	x2, #0x1                   	// #1
  404b68:	add	x1, sp, #0x90
  404b6c:	add	x0, sp, #0x84
  404b70:	bl	401990 <mbrtowc@plt>
  404b74:	cmn	x0, #0x2
  404b78:	b.eq	404ba0 <tigetstr@plt+0x2d10>  // b.none
  404b7c:	cmn	x0, #0x1
  404b80:	b.eq	404be8 <tigetstr@plt+0x2d58>  // b.none
  404b84:	ldr	w0, [sp, #132]
  404b88:	bl	401b00 <wcwidth@plt>
  404b8c:	mov	x22, #0x1                   	// #1
  404b90:	cmp	w0, #0x0
  404b94:	b.le	404c90 <tigetstr@plt+0x2e00>
  404b98:	add	w19, w19, w0
  404b9c:	b	404c90 <tigetstr@plt+0x2e00>
  404ba0:	ldr	x0, [sp, #104]
  404ba4:	ldr	x25, [x0, #120]
  404ba8:	sub	x25, x25, #0x1
  404bac:	str	x28, [sp, #136]
  404bb0:	ldr	w0, [x0, #656]
  404bb4:	cmp	w19, w0
  404bb8:	b.lt	404bd8 <tigetstr@plt+0x2d48>  // b.tstop
  404bbc:	ldr	x0, [sp, #104]
  404bc0:	ldrb	w0, [x0, #1717]
  404bc4:	tbnz	w0, #1, 404cac <tigetstr@plt+0x2e1c>
  404bc8:	mov	x23, x20
  404bcc:	mov	x22, #0x1                   	// #1
  404bd0:	mov	w24, w22
  404bd4:	b	404c18 <tigetstr@plt+0x2d88>
  404bd8:	mov	x23, x20
  404bdc:	mov	x22, #0x1                   	// #1
  404be0:	mov	w24, w22
  404be4:	b	404c18 <tigetstr@plt+0x2d88>
  404be8:	str	x28, [sp, #136]
  404bec:	add	w19, w19, #0x1
  404bf0:	mov	x22, #0x1                   	// #1
  404bf4:	b	404c90 <tigetstr@plt+0x2e00>
  404bf8:	cbnz	w24, 404c18 <tigetstr@plt+0x2d88>
  404bfc:	ldr	x2, [sp, #104]
  404c00:	ldr	x0, [x2, #512]
  404c04:	sub	x1, x0, #0x5
  404c08:	ldr	x0, [x2, #504]
  404c0c:	add	x0, x0, x1
  404c10:	cmp	x23, x0
  404c14:	b.cs	404e28 <tigetstr@plt+0x2f98>  // b.hs, b.nlast
  404c18:	ldr	x1, [sp, #112]
  404c1c:	ldr	x0, [sp, #104]
  404c20:	bl	402224 <tigetstr@plt+0x394>
  404c24:	mov	w21, w0
  404c28:	mov	x20, x23
  404c2c:	ldr	x2, [sp, #104]
  404c30:	ldr	x0, [x2, #512]
  404c34:	sub	x1, x0, #0x1
  404c38:	ldr	x0, [x2, #504]
  404c3c:	add	x0, x0, x1
  404c40:	cmp	x20, x0
  404c44:	b.cs	404cac <tigetstr@plt+0x2e1c>  // b.hs, b.nlast
  404c48:	ldr	x0, [sp, #104]
  404c4c:	ldrb	w0, [x0, #1717]
  404c50:	tst	x0, #0x2
  404c54:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  404c58:	b.ne	40483c <tigetstr@plt+0x29ac>  // b.any
  404c5c:	cmn	w21, #0x1
  404c60:	b.eq	4049c8 <tigetstr@plt+0x2b38>  // b.none
  404c64:	cmp	w21, #0xa
  404c68:	b.eq	4049e8 <tigetstr@plt+0x2b58>  // b.none
  404c6c:	mov	x23, x20
  404c70:	sxtb	w28, w21
  404c74:	strb	w28, [x23], #1
  404c78:	cmp	w21, #0x9
  404c7c:	b.eq	4049fc <tigetstr@plt+0x2b6c>  // b.none
  404c80:	cmp	w19, #0x0
  404c84:	ccmp	w21, #0x8, #0x0, gt
  404c88:	b.ne	404a94 <tigetstr@plt+0x2c04>  // b.any
  404c8c:	sub	w19, w19, #0x1
  404c90:	ldr	x1, [sp, #104]
  404c94:	ldr	w0, [x1, #656]
  404c98:	cmp	w0, w19
  404c9c:	b.gt	404bf8 <tigetstr@plt+0x2d68>
  404ca0:	ldrb	w0, [x1, #1717]
  404ca4:	tbz	w0, #1, 404bf8 <tigetstr@plt+0x2d68>
  404ca8:	mov	x20, x23
  404cac:	ldr	x0, [sp, #104]
  404cb0:	ldr	w0, [x0, #656]
  404cb4:	cmp	w0, #0x0
  404cb8:	ccmp	w0, w19, #0x0, gt
  404cbc:	b.le	404e30 <tigetstr@plt+0x2fa0>
  404cc0:	ldr	x0, [sp, #104]
  404cc4:	ldr	w0, [x0, #656]
  404cc8:	cmp	w19, w0
  404ccc:	b.eq	404e48 <tigetstr@plt+0x2fb8>  // b.none
  404cd0:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  404cd4:	str	wzr, [x0, #720]
  404cd8:	ldr	x0, [sp, #104]
  404cdc:	ldr	x21, [x0, #504]
  404ce0:	sub	w21, w20, w21
  404ce4:	strb	wzr, [x20]
  404ce8:	cmn	w19, #0x1
  404cec:	b.eq	404e7c <tigetstr@plt+0x2fec>  // b.none
  404cf0:	ldr	x0, [sp, #104]
  404cf4:	ldrb	w0, [x0, #1718]
  404cf8:	tbnz	w0, #3, 404eac <tigetstr@plt+0x301c>
  404cfc:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  404d00:	str	w21, [x0, #664]
  404d04:	ldr	x1, [sp, #104]
  404d08:	ldrb	w0, [x1, #1716]
  404d0c:	tbnz	w0, #0, 404d30 <tigetstr@plt+0x2ea0>
  404d10:	ldr	x0, [x1, #544]
  404d14:	cbz	x0, 404d3c <tigetstr@plt+0x2eac>
  404d18:	ldrsb	w0, [x0]
  404d1c:	cmp	w0, #0x20
  404d20:	b.ne	404d3c <tigetstr@plt+0x2eac>  // b.any
  404d24:	ldr	w0, [x1, #148]
  404d28:	cmp	w0, #0x0
  404d2c:	b.le	404d3c <tigetstr@plt+0x2eac>
  404d30:	mov	w1, #0x0                   	// #0
  404d34:	ldr	x0, [sp, #104]
  404d38:	bl	402610 <tigetstr@plt+0x780>
  404d3c:	ldr	x1, [sp, #104]
  404d40:	ldrb	w0, [x1, #1716]
  404d44:	tbz	w0, #2, 404d50 <tigetstr@plt+0x2ec0>
  404d48:	ldr	x0, [x1, #536]
  404d4c:	bl	401a30 <putp@plt>
  404d50:	mov	w2, w21
  404d54:	ldr	x20, [sp, #104]
  404d58:	mov	x0, x20
  404d5c:	ldr	x1, [x20, #504]
  404d60:	bl	402c6c <tigetstr@plt+0xddc>
  404d64:	ldr	w0, [x20, #148]
  404d68:	cmp	w0, w19
  404d6c:	b.gt	404ec0 <tigetstr@plt+0x3030>
  404d70:	ldr	x0, [sp, #104]
  404d74:	str	wzr, [x0, #148]
  404d78:	ldr	x1, [sp, #104]
  404d7c:	ldr	w0, [x1, #656]
  404d80:	cmp	w0, w19
  404d84:	b.gt	404d90 <tigetstr@plt+0x2f00>
  404d88:	ldrb	w0, [x1, #1717]
  404d8c:	tbnz	w0, #1, 404da4 <tigetstr@plt+0x2f14>
  404d90:	mov	w2, #0x1                   	// #1
  404d94:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  404d98:	add	x1, x1, #0x9f0
  404d9c:	ldr	x0, [sp, #104]
  404da0:	bl	402c6c <tigetstr@plt+0xddc>
  404da4:	sub	w26, w26, #0x1
  404da8:	cmp	w26, #0x0
  404dac:	b.le	404ed0 <tigetstr@plt+0x3040>
  404db0:	ldr	x0, [sp, #104]
  404db4:	ldrb	w0, [x0, #1717]
  404db8:	tbnz	w0, #4, 404ed0 <tigetstr@plt+0x3040>
  404dbc:	ldr	x19, [sp, #104]
  404dc0:	mov	x0, x19
  404dc4:	ldr	x25, [x19, #120]
  404dc8:	str	xzr, [sp, #136]
  404dcc:	bl	4024f8 <tigetstr@plt+0x668>
  404dd0:	mov	x0, x19
  404dd4:	ldr	x20, [x19, #504]
  404dd8:	ldr	x1, [sp, #112]
  404ddc:	bl	402224 <tigetstr@plt+0x394>
  404de0:	mov	w21, w0
  404de4:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  404de8:	ldr	w0, [x0, #720]
  404dec:	cmp	w0, #0x0
  404df0:	ccmp	w21, #0xa, #0x0, ne  // ne = any
  404df4:	b.eq	404818 <tigetstr@plt+0x2988>  // b.none
  404df8:	ldr	x2, [sp, #104]
  404dfc:	ldr	x0, [x2, #512]
  404e00:	sub	x1, x0, #0x1
  404e04:	ldr	x0, [x2, #504]
  404e08:	add	x0, x0, x1
  404e0c:	mov	w19, #0x0                   	// #0
  404e10:	cmp	x20, x0
  404e14:	b.cs	404cac <tigetstr@plt+0x2e1c>  // b.hs, b.nlast
  404e18:	mov	w19, #0x0                   	// #0
  404e1c:	mov	x22, #0x0                   	// #0
  404e20:	mov	w24, #0x0                   	// #0
  404e24:	b	404c48 <tigetstr@plt+0x2db8>
  404e28:	mov	x20, x23
  404e2c:	b	404cac <tigetstr@plt+0x2e1c>
  404e30:	ldr	x0, [sp, #104]
  404e34:	ldrb	w0, [x0, #1719]
  404e38:	tbnz	w0, #4, 404cc0 <tigetstr@plt+0x2e30>
  404e3c:	mov	w0, #0xa                   	// #10
  404e40:	strb	w0, [x20], #1
  404e44:	b	404cc0 <tigetstr@plt+0x2e30>
  404e48:	ldr	x0, [sp, #104]
  404e4c:	ldrb	w0, [x0, #1717]
  404e50:	tbz	w0, #1, 404cd0 <tigetstr@plt+0x2e40>
  404e54:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  404e58:	mov	w1, #0x1                   	// #1
  404e5c:	str	w1, [x0, #720]
  404e60:	ldr	x0, [sp, #104]
  404e64:	ldr	w0, [x0, #1716]
  404e68:	bics	wzr, w27, w0
  404e6c:	b.ne	404cd8 <tigetstr@plt+0x2e48>  // b.any
  404e70:	mov	w0, #0xa                   	// #10
  404e74:	strb	w0, [x20], #1
  404e78:	b	404cd8 <tigetstr@plt+0x2e48>
  404e7c:	ldr	x1, [sp, #104]
  404e80:	ldrb	w0, [x1, #1716]
  404e84:	tbz	w0, #2, 404e90 <tigetstr@plt+0x3000>
  404e88:	ldr	x0, [x1, #648]
  404e8c:	bl	401a30 <putp@plt>
  404e90:	ldp	x19, x20, [sp, #16]
  404e94:	ldp	x21, x22, [sp, #32]
  404e98:	ldp	x23, x24, [sp, #48]
  404e9c:	ldp	x25, x26, [sp, #64]
  404ea0:	ldp	x27, x28, [sp, #80]
  404ea4:	ldp	x29, x30, [sp], #160
  404ea8:	ret
  404eac:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  404eb0:	ldr	w0, [x0, #664]
  404eb4:	orr	w0, w21, w0
  404eb8:	cbnz	w0, 404cfc <tigetstr@plt+0x2e6c>
  404ebc:	b	404da8 <tigetstr@plt+0x2f18>
  404ec0:	mov	w1, w19
  404ec4:	ldr	x0, [sp, #104]
  404ec8:	bl	402610 <tigetstr@plt+0x780>
  404ecc:	b	404d78 <tigetstr@plt+0x2ee8>
  404ed0:	ldr	x19, [sp, #104]
  404ed4:	ldrb	w0, [x19, #1719]
  404ed8:	tbz	w0, #1, 404ef0 <tigetstr@plt+0x3060>
  404edc:	ldr	x0, [x19, #568]
  404ee0:	bl	401a30 <putp@plt>
  404ee4:	ldrb	w0, [x19, #1719]
  404ee8:	and	w0, w0, #0xfffffffd
  404eec:	strb	w0, [x19, #1719]
  404ef0:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  404ef4:	ldr	x0, [x0, #680]
  404ef8:	bl	401d10 <fflush@plt>
  404efc:	ldr	x1, [sp, #112]
  404f00:	ldr	x0, [sp, #104]
  404f04:	bl	402224 <tigetstr@plt+0x394>
  404f08:	mov	w19, w0
  404f0c:	cmn	w0, #0x1
  404f10:	b.eq	404fec <tigetstr@plt+0x315c>  // b.none
  404f14:	ldr	x0, [sp, #104]
  404f18:	ldrh	w1, [x0, #1716]
  404f1c:	mov	w0, #0x1004                	// #4100
  404f20:	bics	wzr, w0, w1
  404f24:	b.eq	405004 <tigetstr@plt+0x3174>  // b.none
  404f28:	ldr	x20, [sp, #104]
  404f2c:	ldr	x0, [x20, #120]
  404f30:	sub	x0, x0, #0x1
  404f34:	str	x0, [x20, #120]
  404f38:	ldr	x1, [sp, #112]
  404f3c:	mov	w0, w19
  404f40:	bl	401ca0 <ungetc@plt>
  404f44:	mov	w1, #0x1                   	// #1
  404f48:	str	x20, [sp, #104]
  404f4c:	add	x0, x20, #0xc0
  404f50:	bl	401a20 <__sigsetjmp@plt>
  404f54:	ldr	x19, [sp, #104]
  404f58:	ldrb	w0, [x19, #1717]
  404f5c:	and	w0, w0, #0xffffffef
  404f60:	strb	w0, [x19, #1717]
  404f64:	ldrb	w0, [x19, #1718]
  404f68:	and	w0, w0, #0xffffffef
  404f6c:	strb	w0, [x19, #1718]
  404f70:	ldr	x2, [sp, #112]
  404f74:	mov	x1, #0x0                   	// #0
  404f78:	mov	x0, x19
  404f7c:	bl	403e0c <tigetstr@plt+0x1f7c>
  404f80:	mov	w26, w0
  404f84:	cbz	w0, 404e90 <tigetstr@plt+0x3000>
  404f88:	ldrb	w0, [x19, #1717]
  404f8c:	tbz	w0, #3, 404f9c <tigetstr@plt+0x310c>
  404f90:	ldr	w0, [x19, #148]
  404f94:	cmp	w0, #0x0
  404f98:	b.gt	405014 <tigetstr@plt+0x3184>
  404f9c:	ldr	x1, [sp, #104]
  404fa0:	ldrb	w0, [x1, #1717]
  404fa4:	tbz	w0, #6, 404fc4 <tigetstr@plt+0x3134>
  404fa8:	ldr	w0, [x1, #140]
  404fac:	cmp	w0, w26
  404fb0:	b.gt	404fc4 <tigetstr@plt+0x3134>
  404fb4:	ldrb	w0, [x1, #1716]
  404fb8:	tbz	w0, #2, 405024 <tigetstr@plt+0x3194>
  404fbc:	ldr	x0, [x1, #592]
  404fc0:	bl	401a30 <putp@plt>
  404fc4:	ldr	x1, [sp, #104]
  404fc8:	ldrsw	x0, [x1, #152]
  404fcc:	str	x0, [x1, #696]
  404fd0:	ldr	x0, [x1, #120]
  404fd4:	str	x0, [x1, #688]
  404fd8:	cmp	w26, #0x0
  404fdc:	b.le	404ed0 <tigetstr@plt+0x3040>
  404fe0:	mov	w27, #0x10                  	// #16
  404fe4:	movk	w27, #0x1000, lsl #16
  404fe8:	b	404db0 <tigetstr@plt+0x2f20>
  404fec:	ldr	x1, [sp, #104]
  404ff0:	ldrb	w0, [x1, #1716]
  404ff4:	tbz	w0, #2, 404e90 <tigetstr@plt+0x3000>
  404ff8:	ldr	x0, [x1, #648]
  404ffc:	bl	401a30 <putp@plt>
  405000:	b	404e90 <tigetstr@plt+0x3000>
  405004:	ldr	x0, [sp, #104]
  405008:	ldr	x0, [x0, #648]
  40500c:	bl	401a30 <putp@plt>
  405010:	b	404f28 <tigetstr@plt+0x3098>
  405014:	mov	w1, #0x0                   	// #0
  405018:	mov	x0, x19
  40501c:	bl	402610 <tigetstr@plt+0x780>
  405020:	b	404f9c <tigetstr@plt+0x310c>
  405024:	ldr	x0, [sp, #104]
  405028:	bl	4025c8 <tigetstr@plt+0x738>
  40502c:	b	404fc4 <tigetstr@plt+0x3134>
  405030:	sub	sp, sp, #0x7c0
  405034:	stp	x29, x30, [sp]
  405038:	mov	x29, sp
  40503c:	stp	x19, x20, [sp, #16]
  405040:	str	x21, [sp, #32]
  405044:	mov	w20, w0
  405048:	mov	x21, x1
  40504c:	str	wzr, [sp, #96]
  405050:	add	x19, sp, #0x108
  405054:	mov	x2, #0x6b8                 	// #1720
  405058:	mov	w1, #0x0                   	// #0
  40505c:	mov	x0, x19
  405060:	bl	401b70 <memset@plt>
  405064:	mov	w0, #0xb                   	// #11
  405068:	str	w0, [sp, #408]
  40506c:	mov	w0, #0x18                  	// #24
  405070:	str	w0, [sp, #784]
  405074:	mov	w0, #0x50                  	// #80
  405078:	str	w0, [sp, #920]
  40507c:	mov	w0, #0x20                  	// #32
  405080:	strb	w0, [sp, #1980]
  405084:	mov	w0, #0x23                  	// #35
  405088:	strb	w0, [sp, #1981]
  40508c:	mov	w0, #0x50                  	// #80
  405090:	strb	w0, [sp, #1982]
  405094:	mov	w0, #0x10                  	// #16
  405098:	strb	w0, [sp, #1983]
  40509c:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4050a0:	str	x19, [x0, #712]
  4050a4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4050a8:	add	x1, x1, #0xe58
  4050ac:	mov	w0, #0x6                   	// #6
  4050b0:	bl	401e70 <setlocale@plt>
  4050b4:	adrp	x19, 406000 <tigetstr@plt+0x4170>
  4050b8:	add	x19, x19, #0xa10
  4050bc:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4050c0:	add	x1, x1, #0x9f8
  4050c4:	mov	x0, x19
  4050c8:	bl	401b40 <bindtextdomain@plt>
  4050cc:	mov	x0, x19
  4050d0:	bl	401c30 <textdomain@plt>
  4050d4:	adrp	x0, 403000 <tigetstr@plt+0x1170>
  4050d8:	add	x0, x0, #0x3b8
  4050dc:	bl	4060e0 <tigetstr@plt+0x4250>
  4050e0:	cmp	w20, #0x1
  4050e4:	b.le	405114 <tigetstr@plt+0x3284>
  4050e8:	ldr	x19, [x21, #8]
  4050ec:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4050f0:	add	x1, x1, #0xa20
  4050f4:	mov	x0, x19
  4050f8:	bl	401c50 <strcmp@plt>
  4050fc:	cbz	w0, 40527c <tigetstr@plt+0x33ec>
  405100:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405104:	add	x1, x1, #0xd38
  405108:	mov	x0, x19
  40510c:	bl	401c50 <strcmp@plt>
  405110:	cbz	w0, 4054a0 <tigetstr@plt+0x3610>
  405114:	str	w20, [sp, #432]
  405118:	str	x21, [sp, #424]
  40511c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405120:	add	x1, x1, #0xe58
  405124:	mov	w0, #0x6                   	// #6
  405128:	bl	401e70 <setlocale@plt>
  40512c:	add	x1, sp, #0x108
  405130:	mov	w0, #0x1                   	// #1
  405134:	bl	401aa0 <tcgetattr@plt>
  405138:	ldrb	w1, [sp, #1982]
  40513c:	bfxil	w1, w0, #0, #1
  405140:	strb	w1, [sp, #1982]
  405144:	tbz	w1, #0, 4054d0 <tigetstr@plt+0x3640>
  405148:	add	x1, sp, #0x108
  40514c:	mov	w0, #0x0                   	// #0
  405150:	bl	401aa0 <tcgetattr@plt>
  405154:	ldrb	w1, [sp, #1981]
  405158:	bfi	w1, w0, #7, #1
  40515c:	strb	w1, [sp, #1981]
  405160:	add	x1, sp, #0x108
  405164:	mov	w0, #0x2                   	// #2
  405168:	bl	401aa0 <tcgetattr@plt>
  40516c:	add	x0, sp, #0x200
  405170:	ldp	x0, x1, [x0, #-248]
  405174:	add	x2, sp, #0x244
  405178:	stp	x0, x1, [x2, #-256]
  40517c:	add	x0, sp, #0x200
  405180:	ldp	x0, x1, [x0, #-232]
  405184:	stp	x0, x1, [x2, #-240]
  405188:	add	x0, sp, #0x200
  40518c:	ldp	x0, x1, [x0, #-216]
  405190:	stp	x0, x1, [x2, #-224]
  405194:	ldr	x0, [sp, #312]
  405198:	add	x1, sp, #0x240
  40519c:	stur	x0, [x1, #-204]
  4051a0:	ldr	w0, [sp, #320]
  4051a4:	str	w0, [sp, #380]
  4051a8:	ldr	w0, [sp, #268]
  4051ac:	and	w0, w0, #0x1800
  4051b0:	mov	w1, #0x1800                	// #6144
  4051b4:	cmp	w0, w1
  4051b8:	cset	w1, ne  // ne = any
  4051bc:	ldrb	w0, [sp, #1981]
  4051c0:	bfi	w0, w1, #2, #1
  4051c4:	strb	w0, [sp, #1981]
  4051c8:	ldrb	w0, [sp, #1982]
  4051cc:	tbnz	w0, #0, 4051ec <tigetstr@plt+0x335c>
  4051d0:	ldr	w0, [sp, #276]
  4051d4:	mov	w1, #0xfffffff5            	// #-11
  4051d8:	and	w0, w0, w1
  4051dc:	str	w0, [sp, #276]
  4051e0:	mov	w0, #0x1                   	// #1
  4051e4:	strb	w0, [sp, #287]
  4051e8:	strb	wzr, [sp, #286]
  4051ec:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4051f0:	add	x1, x1, #0xe08
  4051f4:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4051f8:	ldr	x0, [x0, #696]
  4051fc:	bl	401c50 <strcmp@plt>
  405200:	cbnz	w0, 405210 <tigetstr@plt+0x3380>
  405204:	ldrb	w0, [sp, #1981]
  405208:	eor	w0, w0, #0x40
  40520c:	strb	w0, [sp, #1981]
  405210:	add	x0, sp, #0x108
  405214:	bl	4024f8 <tigetstr@plt+0x668>
  405218:	ldr	w0, [sp, #784]
  40521c:	mov	w1, #0x2                   	// #2
  405220:	sdiv	w0, w0, w1
  405224:	sub	w0, w0, #0x1
  405228:	cmp	w0, #0x0
  40522c:	csinc	w0, w0, wzr, gt
  405230:	str	w0, [sp, #408]
  405234:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  405238:	add	x0, x0, #0xe10
  40523c:	bl	401e10 <getenv@plt>
  405240:	cbz	x0, 405250 <tigetstr@plt+0x33c0>
  405244:	mov	x1, x0
  405248:	add	x0, sp, #0x108
  40524c:	bl	402040 <tigetstr@plt+0x1b0>
  405250:	ldr	w2, [sp, #432]
  405254:	sub	w2, w2, #0x1
  405258:	str	w2, [sp, #432]
  40525c:	cmp	w2, #0x0
  405260:	b.le	4058fc <tigetstr@plt+0x3a6c>
  405264:	str	xzr, [sp, #88]
  405268:	str	wzr, [sp, #84]
  40526c:	str	wzr, [sp, #80]
  405270:	str	wzr, [sp, #76]
  405274:	mov	w21, #0x0                   	// #0
  405278:	b	405884 <tigetstr@plt+0x39f4>
  40527c:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  405280:	ldr	x19, [x0, #680]
  405284:	mov	w2, #0x5                   	// #5
  405288:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  40528c:	add	x1, x1, #0xa28
  405290:	mov	x0, #0x0                   	// #0
  405294:	bl	401d70 <dcgettext@plt>
  405298:	mov	x1, x19
  40529c:	bl	4019d0 <fputs@plt>
  4052a0:	mov	w2, #0x5                   	// #5
  4052a4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4052a8:	add	x1, x1, #0xa38
  4052ac:	mov	x0, #0x0                   	// #0
  4052b0:	bl	401d70 <dcgettext@plt>
  4052b4:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  4052b8:	ldr	x2, [x1, #696]
  4052bc:	mov	x1, x0
  4052c0:	mov	x0, x19
  4052c4:	bl	401e40 <fprintf@plt>
  4052c8:	mov	x1, x19
  4052cc:	mov	w0, #0xa                   	// #10
  4052d0:	bl	401a70 <fputc@plt>
  4052d4:	mov	w2, #0x5                   	// #5
  4052d8:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4052dc:	add	x1, x1, #0xa58
  4052e0:	mov	x0, #0x0                   	// #0
  4052e4:	bl	401d70 <dcgettext@plt>
  4052e8:	mov	x1, x19
  4052ec:	bl	4019d0 <fputs@plt>
  4052f0:	mov	w2, #0x5                   	// #5
  4052f4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4052f8:	add	x1, x1, #0xa80
  4052fc:	mov	x0, #0x0                   	// #0
  405300:	bl	401d70 <dcgettext@plt>
  405304:	mov	x1, x19
  405308:	bl	4019d0 <fputs@plt>
  40530c:	mov	w2, #0x5                   	// #5
  405310:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405314:	add	x1, x1, #0xa90
  405318:	mov	x0, #0x0                   	// #0
  40531c:	bl	401d70 <dcgettext@plt>
  405320:	mov	x1, x19
  405324:	bl	4019d0 <fputs@plt>
  405328:	mov	w2, #0x5                   	// #5
  40532c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405330:	add	x1, x1, #0xac8
  405334:	mov	x0, #0x0                   	// #0
  405338:	bl	401d70 <dcgettext@plt>
  40533c:	mov	x1, x19
  405340:	bl	4019d0 <fputs@plt>
  405344:	mov	w2, #0x5                   	// #5
  405348:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  40534c:	add	x1, x1, #0xb00
  405350:	mov	x0, #0x0                   	// #0
  405354:	bl	401d70 <dcgettext@plt>
  405358:	mov	x1, x19
  40535c:	bl	4019d0 <fputs@plt>
  405360:	mov	w2, #0x5                   	// #5
  405364:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405368:	add	x1, x1, #0xb30
  40536c:	mov	x0, #0x0                   	// #0
  405370:	bl	401d70 <dcgettext@plt>
  405374:	mov	x1, x19
  405378:	bl	4019d0 <fputs@plt>
  40537c:	mov	w2, #0x5                   	// #5
  405380:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405384:	add	x1, x1, #0xb70
  405388:	mov	x0, #0x0                   	// #0
  40538c:	bl	401d70 <dcgettext@plt>
  405390:	mov	x1, x19
  405394:	bl	4019d0 <fputs@plt>
  405398:	mov	w2, #0x5                   	// #5
  40539c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4053a0:	add	x1, x1, #0xbb0
  4053a4:	mov	x0, #0x0                   	// #0
  4053a8:	bl	401d70 <dcgettext@plt>
  4053ac:	mov	x1, x19
  4053b0:	bl	4019d0 <fputs@plt>
  4053b4:	mov	w2, #0x5                   	// #5
  4053b8:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4053bc:	add	x1, x1, #0xbe8
  4053c0:	mov	x0, #0x0                   	// #0
  4053c4:	bl	401d70 <dcgettext@plt>
  4053c8:	mov	x1, x19
  4053cc:	bl	4019d0 <fputs@plt>
  4053d0:	mov	w2, #0x5                   	// #5
  4053d4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4053d8:	add	x1, x1, #0xc10
  4053dc:	mov	x0, #0x0                   	// #0
  4053e0:	bl	401d70 <dcgettext@plt>
  4053e4:	mov	x1, x19
  4053e8:	bl	4019d0 <fputs@plt>
  4053ec:	mov	w2, #0x5                   	// #5
  4053f0:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4053f4:	add	x1, x1, #0xc40
  4053f8:	mov	x0, #0x0                   	// #0
  4053fc:	bl	401d70 <dcgettext@plt>
  405400:	mov	x1, x19
  405404:	bl	4019d0 <fputs@plt>
  405408:	mov	w2, #0x5                   	// #5
  40540c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405410:	add	x1, x1, #0xc78
  405414:	mov	x0, #0x0                   	// #0
  405418:	bl	401d70 <dcgettext@plt>
  40541c:	mov	x1, x19
  405420:	bl	4019d0 <fputs@plt>
  405424:	mov	x1, x19
  405428:	mov	w0, #0xa                   	// #10
  40542c:	bl	401a70 <fputc@plt>
  405430:	mov	w2, #0x5                   	// #5
  405434:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405438:	add	x1, x1, #0xcb8
  40543c:	mov	x0, #0x0                   	// #0
  405440:	bl	401d70 <dcgettext@plt>
  405444:	mov	x1, x0
  405448:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  40544c:	add	x0, x0, #0xcd0
  405450:	bl	401dd0 <printf@plt>
  405454:	mov	w2, #0x5                   	// #5
  405458:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  40545c:	add	x1, x1, #0xce8
  405460:	mov	x0, #0x0                   	// #0
  405464:	bl	401d70 <dcgettext@plt>
  405468:	mov	x1, x0
  40546c:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  405470:	add	x0, x0, #0xcf8
  405474:	bl	401dd0 <printf@plt>
  405478:	mov	w2, #0x5                   	// #5
  40547c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405480:	add	x1, x1, #0xd10
  405484:	mov	x0, #0x0                   	// #0
  405488:	bl	401d70 <dcgettext@plt>
  40548c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405490:	add	x1, x1, #0xd30
  405494:	bl	401dd0 <printf@plt>
  405498:	mov	w0, #0x0                   	// #0
  40549c:	bl	4019e0 <exit@plt>
  4054a0:	mov	w2, #0x5                   	// #5
  4054a4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4054a8:	add	x1, x1, #0x118
  4054ac:	mov	x0, #0x0                   	// #0
  4054b0:	bl	401d70 <dcgettext@plt>
  4054b4:	adrp	x2, 406000 <tigetstr@plt+0x4170>
  4054b8:	add	x2, x2, #0x128
  4054bc:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  4054c0:	ldr	x1, [x1, #696]
  4054c4:	bl	401dd0 <printf@plt>
  4054c8:	mov	w0, #0x0                   	// #0
  4054cc:	bl	4019e0 <exit@plt>
  4054d0:	ldrb	w0, [sp, #283]
  4054d4:	cmp	w0, #0xff
  4054d8:	cset	w1, ne  // ne = any
  4054dc:	ldrb	w0, [sp, #1980]
  4054e0:	bfi	w0, w1, #7, #1
  4054e4:	ldrb	w1, [sp, #284]
  4054e8:	cmp	w1, #0xff
  4054ec:	cset	w1, ne  // ne = any
  4054f0:	bfi	w0, w1, #6, #1
  4054f4:	strb	w0, [sp, #1980]
  4054f8:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4054fc:	add	x0, x0, #0xd48
  405500:	bl	401e10 <getenv@plt>
  405504:	cbz	x0, 405554 <tigetstr@plt+0x36c4>
  405508:	add	x2, sp, #0x7c
  40550c:	mov	w1, #0x1                   	// #1
  405510:	bl	401a00 <setupterm@plt>
  405514:	ldr	w0, [sp, #124]
  405518:	cmp	w0, #0x0
  40551c:	b.gt	405568 <tigetstr@plt+0x36d8>
  405520:	ldrb	w0, [sp, #1980]
  405524:	orr	w0, w0, #0x8
  405528:	and	w0, w0, #0xffffffdf
  40552c:	strb	w0, [sp, #1980]
  405530:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  405534:	add	x0, x0, #0xdf8
  405538:	bl	401e10 <getenv@plt>
  40553c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405540:	add	x1, x1, #0xe00
  405544:	cmp	x0, #0x0
  405548:	csel	x0, x1, x0, eq  // eq = none
  40554c:	str	x0, [sp, #440]
  405550:	b	405148 <tigetstr@plt+0x32b8>
  405554:	ldrb	w1, [sp, #1980]
  405558:	orr	w1, w1, #0x8
  40555c:	and	w1, w1, #0xffffffdf
  405560:	strb	w1, [sp, #1980]
  405564:	b	405508 <tigetstr@plt+0x3678>
  405568:	add	x2, sp, #0x80
  40556c:	mov	x1, #0x5413                	// #21523
  405570:	mov	w0, #0x1                   	// #1
  405574:	bl	401e60 <ioctl@plt>
  405578:	tbnz	w0, #31, 405768 <tigetstr@plt+0x38d8>
  40557c:	ldrh	w0, [sp, #128]
  405580:	str	w0, [sp, #784]
  405584:	cbz	w0, 40578c <tigetstr@plt+0x38fc>
  405588:	ldrh	w0, [sp, #130]
  40558c:	str	w0, [sp, #920]
  405590:	cbz	w0, 4057a0 <tigetstr@plt+0x3910>
  405594:	ldr	w0, [sp, #784]
  405598:	cmp	w0, #0x0
  40559c:	b.gt	4057b4 <tigetstr@plt+0x3924>
  4055a0:	ldrb	w0, [sp, #1981]
  4055a4:	orr	w0, w0, #0x8
  4055a8:	strb	w0, [sp, #1981]
  4055ac:	mov	w0, #0x18                  	// #24
  4055b0:	str	w0, [sp, #784]
  4055b4:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4055b8:	add	x0, x0, #0xd68
  4055bc:	bl	401b60 <tigetflag@plt>
  4055c0:	cbz	w0, 4055d0 <tigetstr@plt+0x3740>
  4055c4:	ldrb	w0, [sp, #1980]
  4055c8:	eor	w0, w0, #0x10
  4055cc:	strb	w0, [sp, #1980]
  4055d0:	ldr	w0, [sp, #920]
  4055d4:	cmp	w0, #0x0
  4055d8:	b.le	4057c8 <tigetstr@plt+0x3938>
  4055dc:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4055e0:	add	x0, x0, #0xd70
  4055e4:	bl	401b60 <tigetflag@plt>
  4055e8:	ldrb	w1, [sp, #1983]
  4055ec:	bfi	w1, w0, #4, #1
  4055f0:	strb	w1, [sp, #1983]
  4055f4:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4055f8:	add	x0, x0, #0xd78
  4055fc:	bl	401b60 <tigetflag@plt>
  405600:	ldrb	w1, [sp, #1980]
  405604:	bfxil	w1, w0, #0, #1
  405608:	strb	w1, [sp, #1980]
  40560c:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  405610:	add	x0, x0, #0xd80
  405614:	bl	401e90 <tigetstr@plt>
  405618:	str	x0, [sp, #800]
  40561c:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  405620:	add	x0, x0, #0xd88
  405624:	bl	401e90 <tigetstr@plt>
  405628:	str	x0, [sp, #792]
  40562c:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  405630:	add	x0, x0, #0xd90
  405634:	bl	401e90 <tigetstr@plt>
  405638:	str	x0, [sp, #808]
  40563c:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  405640:	add	x0, x0, #0xd98
  405644:	bl	401e90 <tigetstr@plt>
  405648:	str	x0, [sp, #816]
  40564c:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  405650:	add	x0, x0, #0xda0
  405654:	bl	401e30 <tigetnum@plt>
  405658:	cmp	w0, #0x0
  40565c:	b.le	40566c <tigetstr@plt+0x37dc>
  405660:	ldrb	w0, [sp, #1982]
  405664:	orr	w0, w0, #0x20
  405668:	strb	w0, [sp, #1982]
  40566c:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  405670:	add	x0, x0, #0xda8
  405674:	bl	401b60 <tigetflag@plt>
  405678:	cbz	w0, 4057d4 <tigetstr@plt+0x3944>
  40567c:	ldrb	w0, [sp, #1980]
  405680:	and	w0, w0, #0xffffffdf
  405684:	strb	w0, [sp, #1980]
  405688:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  40568c:	add	x0, x0, #0xdb8
  405690:	bl	401e90 <tigetstr@plt>
  405694:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405698:	add	x1, x1, #0xe58
  40569c:	cmp	x0, #0x0
  4056a0:	csel	x0, x1, x0, eq  // eq = none
  4056a4:	str	x0, [sp, #840]
  4056a8:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4056ac:	add	x0, x0, #0xdc0
  4056b0:	bl	401e90 <tigetstr@plt>
  4056b4:	str	x0, [sp, #824]
  4056b8:	cbz	x0, 4057e8 <tigetstr@plt+0x3958>
  4056bc:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4056c0:	add	x0, x0, #0xdc8
  4056c4:	bl	401e90 <tigetstr@plt>
  4056c8:	str	x0, [sp, #832]
  4056cc:	cbz	x0, 4057e8 <tigetstr@plt+0x3958>
  4056d0:	ldrb	w0, [sp, #1983]
  4056d4:	and	w0, w0, #0xfffffffe
  4056d8:	strb	w0, [sp, #1983]
  4056dc:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4056e0:	add	x0, x0, #0xdd0
  4056e4:	bl	401e90 <tigetstr@plt>
  4056e8:	str	x0, [sp, #856]
  4056ec:	cbz	x0, 4056f8 <tigetstr@plt+0x3868>
  4056f0:	ldrsb	w0, [x0]
  4056f4:	cbnz	w0, 405734 <tigetstr@plt+0x38a4>
  4056f8:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4056fc:	add	x0, x0, #0xdd8
  405700:	bl	401e90 <tigetstr@plt>
  405704:	str	x0, [sp, #864]
  405708:	cbz	x0, 405734 <tigetstr@plt+0x38a4>
  40570c:	mov	w2, #0x0                   	// #0
  405710:	mov	w1, #0x0                   	// #0
  405714:	bl	401b20 <tparm@plt>
  405718:	add	x19, sp, #0x368
  40571c:	mov	x2, #0x27                  	// #39
  405720:	mov	x1, x0
  405724:	mov	x0, x19
  405728:	bl	401db0 <strncpy@plt>
  40572c:	strb	wzr, [sp, #911]
  405730:	str	x19, [sp, #856]
  405734:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  405738:	add	x0, x0, #0xde0
  40573c:	bl	401e90 <tigetstr@plt>
  405740:	str	x0, [sp, #912]
  405744:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  405748:	add	x0, x0, #0xde8
  40574c:	bl	401e90 <tigetstr@plt>
  405750:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405754:	add	x1, x1, #0xdf0
  405758:	cmp	x0, #0x0
  40575c:	csel	x0, x1, x0, eq  // eq = none
  405760:	str	x0, [sp, #848]
  405764:	b	405530 <tigetstr@plt+0x36a0>
  405768:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  40576c:	add	x0, x0, #0xd50
  405770:	bl	401e30 <tigetnum@plt>
  405774:	str	w0, [sp, #784]
  405778:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  40577c:	add	x0, x0, #0xd58
  405780:	bl	401e30 <tigetnum@plt>
  405784:	str	w0, [sp, #920]
  405788:	b	405594 <tigetstr@plt+0x3704>
  40578c:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  405790:	add	x0, x0, #0xd50
  405794:	bl	401e30 <tigetnum@plt>
  405798:	str	w0, [sp, #784]
  40579c:	b	405588 <tigetstr@plt+0x36f8>
  4057a0:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4057a4:	add	x0, x0, #0xd58
  4057a8:	bl	401e30 <tigetnum@plt>
  4057ac:	str	w0, [sp, #920]
  4057b0:	b	405594 <tigetstr@plt+0x3704>
  4057b4:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4057b8:	add	x0, x0, #0xd60
  4057bc:	bl	401b60 <tigetflag@plt>
  4057c0:	cbz	w0, 4055b4 <tigetstr@plt+0x3724>
  4057c4:	b	4055a0 <tigetstr@plt+0x3710>
  4057c8:	mov	w0, #0x50                  	// #80
  4057cc:	str	w0, [sp, #920]
  4057d0:	b	4055dc <tigetstr@plt+0x374c>
  4057d4:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4057d8:	add	x0, x0, #0xdb0
  4057dc:	bl	401b60 <tigetflag@plt>
  4057e0:	cbz	w0, 405688 <tigetstr@plt+0x37f8>
  4057e4:	b	40567c <tigetstr@plt+0x37ec>
  4057e8:	ldr	x0, [sp, #840]
  4057ec:	ldrsb	w0, [x0]
  4057f0:	cbnz	w0, 4056d0 <tigetstr@plt+0x3840>
  4057f4:	ldr	x0, [sp, #808]
  4057f8:	str	x0, [sp, #824]
  4057fc:	cbz	x0, 405824 <tigetstr@plt+0x3994>
  405800:	ldr	x0, [sp, #816]
  405804:	str	x0, [sp, #832]
  405808:	cbz	x0, 405824 <tigetstr@plt+0x3994>
  40580c:	ldrb	w0, [sp, #1982]
  405810:	ldrb	w1, [sp, #1983]
  405814:	ubfx	x0, x0, #5, #1
  405818:	bfxil	w1, w0, #0, #1
  40581c:	strb	w1, [sp, #1983]
  405820:	b	4056dc <tigetstr@plt+0x384c>
  405824:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  405828:	add	x0, x0, #0xe58
  40582c:	str	x0, [sp, #824]
  405830:	str	x0, [sp, #832]
  405834:	b	4056dc <tigetstr@plt+0x384c>
  405838:	add	x1, x20, #0x1
  40583c:	add	x0, sp, #0x108
  405840:	bl	402040 <tigetstr@plt+0x1b0>
  405844:	b	405870 <tigetstr@plt+0x39e0>
  405848:	ldr	w0, [sp, #80]
  40584c:	add	w0, w0, #0x1
  405850:	str	w0, [sp, #80]
  405854:	add	x0, x20, #0x2
  405858:	bl	40257c <tigetstr@plt+0x6ec>
  40585c:	str	x0, [sp, #88]
  405860:	b	405870 <tigetstr@plt+0x39e0>
  405864:	mov	w1, w21
  405868:	sub	w0, w1, #0x1
  40586c:	str	w0, [sp, #84]
  405870:	ldr	w2, [sp, #432]
  405874:	sub	w2, w2, #0x1
  405878:	str	w2, [sp, #432]
  40587c:	cmp	w2, #0x0
  405880:	b.le	40590c <tigetstr@plt+0x3a7c>
  405884:	ldr	x0, [sp, #424]
  405888:	add	x1, x0, #0x8
  40588c:	str	x1, [sp, #424]
  405890:	ldr	x20, [x0, #8]
  405894:	ldrsb	w1, [x20]
  405898:	cmp	w1, #0x2d
  40589c:	b.eq	405838 <tigetstr@plt+0x39a8>  // b.none
  4058a0:	cmp	w1, #0x2b
  4058a4:	b.ne	40590c <tigetstr@plt+0x3a7c>  // b.any
  4058a8:	ldrsb	w19, [x20, #1]
  4058ac:	cmp	w19, #0x2f
  4058b0:	b.eq	405848 <tigetstr@plt+0x39b8>  // b.none
  4058b4:	ldr	w0, [sp, #76]
  4058b8:	add	w0, w0, #0x1
  4058bc:	str	w0, [sp, #76]
  4058c0:	cbz	w19, 405864 <tigetstr@plt+0x39d4>
  4058c4:	add	x20, x20, #0x1
  4058c8:	bl	401c70 <__ctype_b_loc@plt>
  4058cc:	ldr	x3, [x0]
  4058d0:	mov	w1, w21
  4058d4:	sxtb	x0, w19
  4058d8:	ldrh	w2, [x3, x0, lsl #1]
  4058dc:	add	w0, w1, w1, lsl #2
  4058e0:	add	w0, w19, w0, lsl #1
  4058e4:	sub	w0, w0, #0x30
  4058e8:	tst	x2, #0x800
  4058ec:	csel	w1, w0, w1, ne  // ne = any
  4058f0:	ldrsb	w19, [x20, #1]!
  4058f4:	cbnz	w19, 4058d4 <tigetstr@plt+0x3a44>
  4058f8:	b	405868 <tigetstr@plt+0x39d8>
  4058fc:	str	xzr, [sp, #88]
  405900:	str	wzr, [sp, #84]
  405904:	str	wzr, [sp, #80]
  405908:	str	wzr, [sp, #76]
  40590c:	ldrb	w0, [sp, #1980]
  405910:	tbz	w0, #2, 405950 <tigetstr@plt+0x3ac0>
  405914:	ldr	x0, [sp, #856]
  405918:	cbz	x0, 405944 <tigetstr@plt+0x3ab4>
  40591c:	ldrsb	w0, [x0]
  405920:	cbz	w0, 405944 <tigetstr@plt+0x3ab4>
  405924:	ldr	x0, [sp, #800]
  405928:	cbz	x0, 405944 <tigetstr@plt+0x3ab4>
  40592c:	ldrsb	w0, [x0]
  405930:	cbz	w0, 405944 <tigetstr@plt+0x3ab4>
  405934:	ldr	x0, [sp, #912]
  405938:	cbz	x0, 405944 <tigetstr@plt+0x3ab4>
  40593c:	ldrsb	w0, [x0]
  405940:	cbnz	w0, 4059b0 <tigetstr@plt+0x3b20>
  405944:	ldrb	w0, [sp, #1980]
  405948:	and	w0, w0, #0xfffffffb
  40594c:	strb	w0, [sp, #1980]
  405950:	ldr	w0, [sp, #404]
  405954:	cbnz	w0, 405964 <tigetstr@plt+0x3ad4>
  405958:	ldr	w0, [sp, #784]
  40595c:	sub	w0, w0, #0x1
  405960:	str	w0, [sp, #404]
  405964:	ldr	w0, [sp, #404]
  405968:	str	w0, [sp, #72]
  40596c:	cmp	w2, #0x1
  405970:	b.le	4059c0 <tigetstr@plt+0x3b30>
  405974:	mov	w0, #0x1                   	// #1
  405978:	str	w0, [sp, #96]
  40597c:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  405980:	ldr	x0, [x0, #688]
  405984:	str	x0, [sp, #56]
  405988:	ldrb	w0, [sp, #1982]
  40598c:	tbz	w0, #0, 405a20 <tigetstr@plt+0x3b90>
  405990:	ldrsb	w0, [sp, #1981]
  405994:	tbnz	w0, #31, 405af4 <tigetstr@plt+0x3c64>
  405998:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  40599c:	add	x0, x0, #0xe60
  4059a0:	str	x0, [sp, #104]
  4059a4:	add	x0, sp, #0x1c8
  4059a8:	str	x0, [sp, #64]
  4059ac:	b	405f94 <tigetstr@plt+0x4104>
  4059b0:	ldrb	w0, [sp, #1981]
  4059b4:	orr	w0, w0, #0x40
  4059b8:	strb	w0, [sp, #1981]
  4059bc:	b	405950 <tigetstr@plt+0x3ac0>
  4059c0:	ldrsb	w0, [sp, #1981]
  4059c4:	cmp	w0, #0x0
  4059c8:	ccmp	w2, #0x0, #0x0, ge  // ge = tcont
  4059cc:	b.ne	40597c <tigetstr@plt+0x3aec>  // b.any
  4059d0:	mov	w2, #0x5                   	// #5
  4059d4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4059d8:	add	x1, x1, #0xe18
  4059dc:	mov	x0, #0x0                   	// #0
  4059e0:	bl	401d70 <dcgettext@plt>
  4059e4:	bl	401d30 <warnx@plt>
  4059e8:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  4059ec:	ldr	x19, [x0, #672]
  4059f0:	mov	w2, #0x5                   	// #5
  4059f4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4059f8:	add	x1, x1, #0x158
  4059fc:	mov	x0, #0x0                   	// #0
  405a00:	bl	401d70 <dcgettext@plt>
  405a04:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  405a08:	ldr	x2, [x1, #696]
  405a0c:	mov	x1, x0
  405a10:	mov	x0, x19
  405a14:	bl	401e40 <fprintf@plt>
  405a18:	mov	w0, #0x1                   	// #1
  405a1c:	bl	4019e0 <exit@plt>
  405a20:	adrp	x1, 402000 <tigetstr@plt+0x170>
  405a24:	add	x1, x1, #0x934
  405a28:	mov	w0, #0x3                   	// #3
  405a2c:	bl	401ac0 <signal@plt>
  405a30:	adrp	x1, 402000 <tigetstr@plt+0x170>
  405a34:	add	x1, x1, #0xa30
  405a38:	mov	w0, #0x2                   	// #2
  405a3c:	bl	401ac0 <signal@plt>
  405a40:	adrp	x1, 402000 <tigetstr@plt+0x170>
  405a44:	add	x1, x1, #0x428
  405a48:	mov	w0, #0x1c                  	// #28
  405a4c:	bl	401ac0 <signal@plt>
  405a50:	mov	x1, #0x1                   	// #1
  405a54:	mov	w0, #0x14                  	// #20
  405a58:	bl	401ac0 <signal@plt>
  405a5c:	cbz	x0, 405ad4 <tigetstr@plt+0x3c44>
  405a60:	add	x2, sp, #0x108
  405a64:	mov	w1, #0x0                   	// #0
  405a68:	mov	w0, #0x2                   	// #2
  405a6c:	bl	401d50 <tcsetattr@plt>
  405a70:	ldrsb	w0, [sp, #1981]
  405a74:	tbz	w0, #31, 405998 <tigetstr@plt+0x3b08>
  405a78:	ldrb	w0, [sp, #1982]
  405a7c:	tbnz	w0, #0, 405af4 <tigetstr@plt+0x3c64>
  405a80:	ldr	x0, [sp, #56]
  405a84:	bl	401ba0 <getc@plt>
  405a88:	mov	w19, w0
  405a8c:	cmp	w0, #0xc
  405a90:	b.eq	405b1c <tigetstr@plt+0x3c8c>  // b.none
  405a94:	ldr	x1, [sp, #56]
  405a98:	bl	401ca0 <ungetc@plt>
  405a9c:	ldrb	w0, [sp, #1981]
  405aa0:	tst	x0, #0x40
  405aa4:	ccmn	w19, #0x1, #0x4, ne  // ne = any
  405aa8:	b.ne	405b28 <tigetstr@plt+0x3c98>  // b.any
  405aac:	ldr	w0, [sp, #80]
  405ab0:	cbnz	w0, 405b48 <tigetstr@plt+0x3cb8>
  405ab4:	ldr	w0, [sp, #76]
  405ab8:	cbnz	w0, 405b90 <tigetstr@plt+0x3d00>
  405abc:	ldr	w2, [sp, #72]
  405ac0:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  405ac4:	ldr	x1, [x0, #688]
  405ac8:	add	x0, sp, #0x108
  405acc:	bl	4047e4 <tigetstr@plt+0x2954>
  405ad0:	b	405b00 <tigetstr@plt+0x3c70>
  405ad4:	adrp	x1, 402000 <tigetstr@plt+0x170>
  405ad8:	add	x1, x1, #0x344
  405adc:	mov	w0, #0x14                  	// #20
  405ae0:	bl	401ac0 <signal@plt>
  405ae4:	ldrb	w0, [sp, #1980]
  405ae8:	eor	w0, w0, #0x2
  405aec:	strb	w0, [sp, #1980]
  405af0:	b	405a60 <tigetstr@plt+0x3bd0>
  405af4:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  405af8:	ldr	x0, [x0, #688]
  405afc:	bl	403348 <tigetstr@plt+0x14b8>
  405b00:	ldrb	w0, [sp, #1981]
  405b04:	ldr	w1, [sp, #96]
  405b08:	add	w1, w1, #0x1
  405b0c:	str	w1, [sp, #96]
  405b10:	and	w0, w0, #0x7e
  405b14:	strb	w0, [sp, #1981]
  405b18:	b	405998 <tigetstr@plt+0x3b08>
  405b1c:	add	x0, sp, #0x108
  405b20:	bl	4025c8 <tigetstr@plt+0x738>
  405b24:	b	405aac <tigetstr@plt+0x3c1c>
  405b28:	ldrb	w0, [sp, #1980]
  405b2c:	tbz	w0, #2, 405b3c <tigetstr@plt+0x3cac>
  405b30:	ldr	x0, [sp, #856]
  405b34:	bl	401a30 <putp@plt>
  405b38:	b	405aac <tigetstr@plt+0x3c1c>
  405b3c:	add	x0, sp, #0x108
  405b40:	bl	4025c8 <tigetstr@plt+0x738>
  405b44:	b	405aac <tigetstr@plt+0x3c1c>
  405b48:	ldr	x0, [sp, #928]
  405b4c:	bl	401c90 <free@plt>
  405b50:	ldr	x19, [sp, #88]
  405b54:	mov	x0, x19
  405b58:	bl	40257c <tigetstr@plt+0x6ec>
  405b5c:	str	x0, [sp, #928]
  405b60:	mov	w3, #0x1                   	// #1
  405b64:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  405b68:	ldr	x2, [x0, #688]
  405b6c:	mov	x1, x19
  405b70:	add	x0, sp, #0x108
  405b74:	bl	403b50 <tigetstr@plt+0x1cc0>
  405b78:	ldrb	w0, [sp, #1981]
  405b7c:	ubfx	x0, x0, #6, #1
  405b80:	ldr	w1, [sp, #72]
  405b84:	sub	w0, w1, w0
  405b88:	str	w0, [sp, #72]
  405b8c:	b	405abc <tigetstr@plt+0x3c2c>
  405b90:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  405b94:	ldr	x2, [x0, #688]
  405b98:	ldr	w1, [sp, #84]
  405b9c:	add	x0, sp, #0x108
  405ba0:	bl	40224c <tigetstr@plt+0x3bc>
  405ba4:	b	405abc <tigetstr@plt+0x3c2c>
  405ba8:	ldr	x1, [sp, #424]
  405bac:	ldr	x20, [x1, w0, sxtw #3]
  405bb0:	add	x2, sp, #0x88
  405bb4:	mov	x1, x20
  405bb8:	mov	w0, #0x0                   	// #0
  405bbc:	bl	401e20 <__xstat@plt>
  405bc0:	cmn	w0, #0x1
  405bc4:	b.eq	405c84 <tigetstr@plt+0x3df4>  // b.none
  405bc8:	ldr	w0, [sp, #152]
  405bcc:	and	w0, w0, #0xf000
  405bd0:	cmp	w0, #0x4, lsl #12
  405bd4:	b.eq	405cc4 <tigetstr@plt+0x3e34>  // b.none
  405bd8:	str	wzr, [sp, #416]
  405bdc:	str	xzr, [sp, #384]
  405be0:	ldr	x1, [sp, #104]
  405be4:	mov	x0, x20
  405be8:	bl	401ae0 <fopen@plt>
  405bec:	mov	x19, x0
  405bf0:	cbz	x0, 405ce4 <tigetstr@plt+0x3e54>
  405bf4:	mov	w2, #0x0                   	// #0
  405bf8:	mov	x1, #0x0                   	// #0
  405bfc:	bl	401bf0 <fseek@plt>
  405c00:	mov	w21, w0
  405c04:	cbz	w0, 405d10 <tigetstr@plt+0x3e80>
  405c08:	mov	x0, x19
  405c0c:	bl	401ab0 <fileno@plt>
  405c10:	mov	w2, #0x1                   	// #1
  405c14:	mov	w1, #0x2                   	// #2
  405c18:	bl	401ce0 <fcntl@plt>
  405c1c:	mov	x1, x19
  405c20:	add	x0, sp, #0x108
  405c24:	bl	402224 <tigetstr@plt+0x394>
  405c28:	cmp	w0, #0xc
  405c2c:	cset	w1, eq  // eq = none
  405c30:	str	w1, [sp, #100]
  405c34:	ldr	x1, [sp, #384]
  405c38:	sub	x1, x1, #0x1
  405c3c:	str	x1, [sp, #384]
  405c40:	mov	x1, x19
  405c44:	bl	401ca0 <ungetc@plt>
  405c48:	ldr	x1, [sp, #184]
  405c4c:	cmp	x1, #0x0
  405c50:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  405c54:	csel	x0, x0, x1, eq  // eq = none
  405c58:	str	x0, [sp, #392]
  405c5c:	str	xzr, [sp, #936]
  405c60:	str	xzr, [sp, #944]
  405c64:	str	wzr, [sp, #416]
  405c68:	ldrb	w0, [sp, #1981]
  405c6c:	tbz	w0, #0, 406010 <tigetstr@plt+0x4180>
  405c70:	str	x19, [sp, #56]
  405c74:	mov	w1, #0x1                   	// #1
  405c78:	ldr	x0, [sp, #64]
  405c7c:	bl	401a20 <__sigsetjmp@plt>
  405c80:	b	406014 <tigetstr@plt+0x4184>
  405c84:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  405c88:	ldr	x0, [x0, #680]
  405c8c:	bl	401d10 <fflush@plt>
  405c90:	ldrb	w0, [sp, #1980]
  405c94:	tbnz	w0, #2, 405cb8 <tigetstr@plt+0x3e28>
  405c98:	mov	w2, #0x5                   	// #5
  405c9c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405ca0:	add	x1, x1, #0xe28
  405ca4:	mov	x0, #0x0                   	// #0
  405ca8:	bl	401d70 <dcgettext@plt>
  405cac:	mov	x1, x20
  405cb0:	bl	401c60 <warn@plt>
  405cb4:	b	405f7c <tigetstr@plt+0x40ec>
  405cb8:	ldr	x0, [sp, #800]
  405cbc:	bl	401a30 <putp@plt>
  405cc0:	b	405c98 <tigetstr@plt+0x3e08>
  405cc4:	mov	w2, #0x5                   	// #5
  405cc8:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405ccc:	add	x1, x1, #0xe40
  405cd0:	mov	x0, #0x0                   	// #0
  405cd4:	bl	401d70 <dcgettext@plt>
  405cd8:	mov	x1, x20
  405cdc:	bl	401dd0 <printf@plt>
  405ce0:	b	405f7c <tigetstr@plt+0x40ec>
  405ce4:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  405ce8:	ldr	x0, [x0, #680]
  405cec:	bl	401d10 <fflush@plt>
  405cf0:	mov	w2, #0x5                   	// #5
  405cf4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405cf8:	add	x1, x1, #0xe68
  405cfc:	mov	x0, #0x0                   	// #0
  405d00:	bl	401d70 <dcgettext@plt>
  405d04:	mov	x1, x20
  405d08:	bl	401c60 <warn@plt>
  405d0c:	b	405f7c <tigetstr@plt+0x40ec>
  405d10:	mov	x3, x19
  405d14:	mov	x2, #0x1                   	// #1
  405d18:	mov	x1, #0x2                   	// #2
  405d1c:	add	x0, sp, #0x78
  405d20:	bl	401c80 <fread@plt>
  405d24:	cmp	x0, #0x1
  405d28:	b.ne	405d90 <tigetstr@plt+0x3f00>  // b.any
  405d2c:	ldrsb	w1, [sp, #121]
  405d30:	ldrsb	w2, [sp, #120]
  405d34:	add	w1, w2, w1, lsl #8
  405d38:	cmp	w1, #0x10b
  405d3c:	b.gt	405d84 <tigetstr@plt+0x3ef4>
  405d40:	cmp	w1, #0x104
  405d44:	b.le	405d90 <tigetstr@plt+0x3f00>
  405d48:	sub	w2, w1, #0x105
  405d4c:	mov	x1, #0x1                   	// #1
  405d50:	lsl	x1, x1, x2
  405d54:	mov	x2, #0x5d                  	// #93
  405d58:	tst	x1, x2
  405d5c:	b.eq	405d90 <tigetstr@plt+0x3f00>  // b.none
  405d60:	mov	w2, #0x5                   	// #5
  405d64:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405d68:	add	x1, x1, #0xe78
  405d6c:	mov	x0, #0x0                   	// #0
  405d70:	bl	401d70 <dcgettext@plt>
  405d74:	mov	x1, x20
  405d78:	bl	401dd0 <printf@plt>
  405d7c:	mov	w21, #0x1                   	// #1
  405d80:	b	405da0 <tigetstr@plt+0x3f10>
  405d84:	mov	w0, #0x457f                	// #17791
  405d88:	cmp	w1, w0
  405d8c:	b.eq	405d60 <tigetstr@plt+0x3ed0>  // b.none
  405d90:	mov	w2, #0x0                   	// #0
  405d94:	mov	x1, #0x0                   	// #0
  405d98:	mov	x0, x19
  405d9c:	bl	401bf0 <fseek@plt>
  405da0:	cbz	w21, 405c08 <tigetstr@plt+0x3d78>
  405da4:	mov	x0, x19
  405da8:	bl	401ad0 <fclose@plt>
  405dac:	b	405f7c <tigetstr@plt+0x40ec>
  405db0:	ldr	x0, [sp, #928]
  405db4:	bl	401c90 <free@plt>
  405db8:	ldr	x19, [sp, #88]
  405dbc:	mov	x0, x19
  405dc0:	bl	40257c <tigetstr@plt+0x6ec>
  405dc4:	str	x0, [sp, #928]
  405dc8:	mov	w3, #0x1                   	// #1
  405dcc:	ldr	x2, [sp, #56]
  405dd0:	mov	x1, x19
  405dd4:	add	x0, sp, #0x108
  405dd8:	bl	403b50 <tigetstr@plt+0x1cc0>
  405ddc:	ldrb	w0, [sp, #1981]
  405de0:	tbz	w0, #6, 40604c <tigetstr@plt+0x41bc>
  405de4:	ldr	w0, [sp, #72]
  405de8:	subs	w0, w0, #0x1
  405dec:	str	w0, [sp, #72]
  405df0:	b.ne	405e50 <tigetstr@plt+0x3fc0>  // b.any
  405df4:	b	405f4c <tigetstr@plt+0x40bc>
  405df8:	ldr	w1, [sp, #400]
  405dfc:	ldr	w0, [sp, #432]
  405e00:	cmp	w1, w0
  405e04:	b.ge	405e38 <tigetstr@plt+0x3fa8>  // b.tcont
  405e08:	ldrb	w0, [sp, #1982]
  405e0c:	tbnz	w0, #0, 405e38 <tigetstr@plt+0x3fa8>
  405e10:	mov	w1, #0x1                   	// #1
  405e14:	ldr	x0, [sp, #64]
  405e18:	bl	401a20 <__sigsetjmp@plt>
  405e1c:	ldrsw	x1, [sp, #400]
  405e20:	ldr	x2, [sp, #56]
  405e24:	ldr	x0, [sp, #424]
  405e28:	ldr	x1, [x0, x1, lsl #3]
  405e2c:	add	x0, sp, #0x108
  405e30:	bl	403e0c <tigetstr@plt+0x1f7c>
  405e34:	str	w0, [sp, #72]
  405e38:	ldr	w0, [sp, #72]
  405e3c:	cbz	w0, 405f4c <tigetstr@plt+0x40bc>
  405e40:	ldrb	w0, [sp, #1981]
  405e44:	tbnz	w0, #6, 405e50 <tigetstr@plt+0x3fc0>
  405e48:	ldr	w0, [sp, #100]
  405e4c:	cbz	w0, 405e70 <tigetstr@plt+0x3fe0>
  405e50:	ldr	x1, [sp, #392]
  405e54:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  405e58:	cmp	x1, x0
  405e5c:	b.eq	405e70 <tigetstr@plt+0x3fe0>  // b.none
  405e60:	ldrb	w0, [sp, #1980]
  405e64:	tbz	w0, #2, 405fc8 <tigetstr@plt+0x4138>
  405e68:	ldr	x0, [sp, #856]
  405e6c:	bl	401a30 <putp@plt>
  405e70:	ldr	w0, [sp, #96]
  405e74:	cbz	w0, 405f3c <tigetstr@plt+0x40ac>
  405e78:	ldrb	w0, [sp, #1980]
  405e7c:	tbnz	w0, #0, 405fd4 <tigetstr@plt+0x4144>
  405e80:	ldrb	w0, [sp, #1980]
  405e84:	tbz	w0, #2, 405e90 <tigetstr@plt+0x4000>
  405e88:	ldr	x0, [sp, #800]
  405e8c:	bl	401a30 <putp@plt>
  405e90:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  405e94:	ldr	x3, [x0, #680]
  405e98:	mov	x2, #0xe                   	// #14
  405e9c:	mov	x1, #0x1                   	// #1
  405ea0:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  405ea4:	add	x0, x0, #0xea8
  405ea8:	bl	401cd0 <fwrite@plt>
  405eac:	ldr	w0, [sp, #412]
  405eb0:	cmp	w0, #0xe
  405eb4:	b.le	405ec4 <tigetstr@plt+0x4034>
  405eb8:	mov	w1, #0xe                   	// #14
  405ebc:	add	x0, sp, #0x108
  405ec0:	bl	402610 <tigetstr@plt+0x780>
  405ec4:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  405ec8:	ldr	x1, [x0, #680]
  405ecc:	mov	w0, #0xa                   	// #10
  405ed0:	bl	401a50 <putc@plt>
  405ed4:	ldrb	w0, [sp, #1980]
  405ed8:	tbz	w0, #2, 405ee4 <tigetstr@plt+0x4054>
  405edc:	ldr	x0, [sp, #800]
  405ee0:	bl	401a30 <putp@plt>
  405ee4:	ldrsw	x1, [sp, #400]
  405ee8:	ldr	x0, [sp, #424]
  405eec:	ldr	x0, [x0, x1, lsl #3]
  405ef0:	bl	401c20 <puts@plt>
  405ef4:	ldrb	w0, [sp, #1980]
  405ef8:	tbz	w0, #2, 405f04 <tigetstr@plt+0x4074>
  405efc:	ldr	x0, [sp, #800]
  405f00:	bl	401a30 <putp@plt>
  405f04:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  405f08:	ldr	x3, [x0, #680]
  405f0c:	mov	x2, #0xf                   	// #15
  405f10:	mov	x1, #0x1                   	// #1
  405f14:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  405f18:	add	x0, x0, #0xeb8
  405f1c:	bl	401cd0 <fwrite@plt>
  405f20:	ldr	w0, [sp, #784]
  405f24:	sub	w1, w0, #0x3
  405f28:	ldr	w2, [sp, #72]
  405f2c:	cmp	w1, w2
  405f30:	b.gt	405f3c <tigetstr@plt+0x40ac>
  405f34:	sub	w0, w0, #0x4
  405f38:	str	w0, [sp, #72]
  405f3c:	ldrb	w0, [sp, #1982]
  405f40:	tbz	w0, #0, 405fe4 <tigetstr@plt+0x4154>
  405f44:	ldr	x0, [sp, #56]
  405f48:	bl	403348 <tigetstr@plt+0x14b8>
  405f4c:	mov	w1, #0x1                   	// #1
  405f50:	ldr	x0, [sp, #64]
  405f54:	bl	401a20 <__sigsetjmp@plt>
  405f58:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  405f5c:	ldr	x0, [x0, #680]
  405f60:	bl	401d10 <fflush@plt>
  405f64:	ldr	x0, [sp, #56]
  405f68:	bl	401ad0 <fclose@plt>
  405f6c:	str	xzr, [sp, #952]
  405f70:	str	xzr, [sp, #960]
  405f74:	str	xzr, [sp, #936]
  405f78:	str	xzr, [sp, #944]
  405f7c:	ldr	w0, [sp, #400]
  405f80:	add	w0, w0, #0x1
  405f84:	str	w0, [sp, #400]
  405f88:	ldrb	w0, [sp, #1981]
  405f8c:	and	w0, w0, #0xfffffffe
  405f90:	strb	w0, [sp, #1981]
  405f94:	ldr	w0, [sp, #400]
  405f98:	ldr	w1, [sp, #432]
  405f9c:	cmp	w0, w1
  405fa0:	b.lt	405ba8 <tigetstr@plt+0x3d18>  // b.tstop
  405fa4:	ldr	x0, [sp, #928]
  405fa8:	bl	401c90 <free@plt>
  405fac:	ldr	x0, [sp, #88]
  405fb0:	bl	401c90 <free@plt>
  405fb4:	ldr	x0, [sp, #768]
  405fb8:	bl	401c90 <free@plt>
  405fbc:	bl	4022b4 <tigetstr@plt+0x424>
  405fc0:	mov	w0, #0x0                   	// #0
  405fc4:	bl	4019e0 <exit@plt>
  405fc8:	add	x0, sp, #0x108
  405fcc:	bl	4025c8 <tigetstr@plt+0x738>
  405fd0:	b	405e70 <tigetstr@plt+0x3fe0>
  405fd4:	mov	w1, #0x0                   	// #0
  405fd8:	add	x0, sp, #0x108
  405fdc:	bl	402610 <tigetstr@plt+0x780>
  405fe0:	b	405e80 <tigetstr@plt+0x3ff0>
  405fe4:	ldrb	w0, [sp, #1983]
  405fe8:	orr	w0, w0, #0x8
  405fec:	strb	w0, [sp, #1983]
  405ff0:	ldr	w2, [sp, #72]
  405ff4:	ldr	x1, [sp, #56]
  405ff8:	add	x0, sp, #0x108
  405ffc:	bl	4047e4 <tigetstr@plt+0x2954>
  406000:	ldrb	w0, [sp, #1983]
  406004:	and	w0, w0, #0xfffffff7
  406008:	strb	w0, [sp, #1983]
  40600c:	b	405f4c <tigetstr@plt+0x40bc>
  406010:	str	x19, [sp, #56]
  406014:	ldrb	w0, [sp, #1981]
  406018:	tbz	w0, #0, 405df8 <tigetstr@plt+0x3f68>
  40601c:	ldrb	w0, [sp, #1981]
  406020:	and	w0, w0, #0xfffffffe
  406024:	strb	w0, [sp, #1981]
  406028:	ldr	w0, [sp, #80]
  40602c:	cbnz	w0, 405db0 <tigetstr@plt+0x3f20>
  406030:	ldr	w0, [sp, #76]
  406034:	cbz	w0, 405e38 <tigetstr@plt+0x3fa8>
  406038:	ldr	x2, [sp, #56]
  40603c:	ldr	w1, [sp, #84]
  406040:	add	x0, sp, #0x108
  406044:	bl	40224c <tigetstr@plt+0x3bc>
  406048:	b	405e38 <tigetstr@plt+0x3fa8>
  40604c:	ldr	w0, [sp, #72]
  406050:	cbnz	w0, 405e48 <tigetstr@plt+0x3fb8>
  406054:	b	405f4c <tigetstr@plt+0x40bc>
  406058:	stp	x29, x30, [sp, #-64]!
  40605c:	mov	x29, sp
  406060:	stp	x19, x20, [sp, #16]
  406064:	adrp	x20, 417000 <tigetstr@plt+0x15170>
  406068:	add	x20, x20, #0xde0
  40606c:	stp	x21, x22, [sp, #32]
  406070:	adrp	x21, 417000 <tigetstr@plt+0x15170>
  406074:	add	x21, x21, #0xdd8
  406078:	sub	x20, x20, x21
  40607c:	mov	w22, w0
  406080:	stp	x23, x24, [sp, #48]
  406084:	mov	x23, x1
  406088:	mov	x24, x2
  40608c:	bl	401950 <mbrtowc@plt-0x40>
  406090:	cmp	xzr, x20, asr #3
  406094:	b.eq	4060c0 <tigetstr@plt+0x4230>  // b.none
  406098:	asr	x20, x20, #3
  40609c:	mov	x19, #0x0                   	// #0
  4060a0:	ldr	x3, [x21, x19, lsl #3]
  4060a4:	mov	x2, x24
  4060a8:	add	x19, x19, #0x1
  4060ac:	mov	x1, x23
  4060b0:	mov	w0, w22
  4060b4:	blr	x3
  4060b8:	cmp	x20, x19
  4060bc:	b.ne	4060a0 <tigetstr@plt+0x4210>  // b.any
  4060c0:	ldp	x19, x20, [sp, #16]
  4060c4:	ldp	x21, x22, [sp, #32]
  4060c8:	ldp	x23, x24, [sp, #48]
  4060cc:	ldp	x29, x30, [sp], #64
  4060d0:	ret
  4060d4:	nop
  4060d8:	ret
  4060dc:	nop
  4060e0:	adrp	x2, 418000 <tigetstr@plt+0x16170>
  4060e4:	mov	x1, #0x0                   	// #0
  4060e8:	ldr	x2, [x2, #656]
  4060ec:	b	401a60 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004060f0 <.fini>:
  4060f0:	stp	x29, x30, [sp, #-16]!
  4060f4:	mov	x29, sp
  4060f8:	ldp	x29, x30, [sp], #16
  4060fc:	ret
