Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: main_scheme.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main_scheme.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main_scheme"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : main_scheme
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/ucisw2/pong_game/vga_module.vhd" in Library work.
Entity <vga_module> compiled.
Entity <vga_module> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/ucisw2/pong_game/main_scheme.vhf" in Library work.
Architecture behavioral of Entity main_scheme is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main_scheme> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga_module> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main_scheme> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/ucisw2/pong_game/main_scheme.vhf" line 52: Unconnected output port 'odbicie_x' of component 'vga_module'.
WARNING:Xst:753 - "F:/ucisw2/pong_game/main_scheme.vhf" line 52: Unconnected output port 'odbicie_y' of component 'vga_module'.
Entity <main_scheme> analyzed. Unit <main_scheme> generated.

Analyzing Entity <vga_module> in library <work> (Architecture <behavioral>).
Entity <vga_module> analyzed. Unit <vga_module> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_module>.
    Related source file is "F:/ucisw2/pong_game/vga_module.vhd".
WARNING:Xst:1305 - Output <odbicie_x> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <odbicie_y> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <x_cord> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pilka_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pilka_y> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <clk25>.
    Found 10-bit up counter for signal <h_counter>.
    Found 10-bit comparator greatequal for signal <h_counter$cmp_ge0000> created at line 88.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0000> created at line 143.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0001> created at line 143.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0002> created at line 136.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0003> created at line 136.
    Found 10-bit comparator greater for signal <RGB$cmp_gt0000> created at line 131.
    Found 10-bit comparator greater for signal <RGB$cmp_gt0001> created at line 131.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0000> created at line 143.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0001> created at line 143.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0002> created at line 136.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0003> created at line 136.
    Found 10-bit comparator less for signal <RGB$cmp_lt0000> created at line 131.
    Found 10-bit comparator less for signal <RGB$cmp_lt0001> created at line 131.
    Found 10-bit up counter for signal <v_counter>.
    Found 10-bit comparator greatequal for signal <v_counter$cmp_ge0000> created at line 93.
    Found 10-bit comparator lessequal for signal <VGA_HS$cmp_le0000> created at line 104.
    Found 10-bit comparator lessequal for signal <VGA_VS$cmp_le0000> created at line 117.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred  16 Comparator(s).
Unit <vga_module> synthesized.


Synthesizing Unit <main_scheme>.
    Related source file is "F:/ucisw2/pong_game/main_scheme.vhf".
WARNING:Xst:653 - Signal <XLXI_1_x_cord_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:653 - Signal <XLXI_1_pilka_y_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 000000000.
WARNING:Xst:653 - Signal <XLXI_1_pilka_x_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
Unit <main_scheme> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 1
 1-bit register                                        : 1
# Comparators                                          : 16
 10-bit comparator greatequal                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 16
 10-bit comparator greatequal                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main_scheme> ...

Optimizing unit <vga_module> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main_scheme, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main_scheme.ngr
Top Level Output File Name         : main_scheme
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 102
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 18
#      LUT2                        : 1
#      LUT3                        : 5
#      LUT3_D                      : 1
#      LUT4                        : 29
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 18
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 21
#      FDR                         : 11
#      FDRE                        : 10
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       32  out of   4656     0%  
 Number of Slice Flip Flops:             21  out of   9312     0%  
 Number of 4 input LUTs:                 58  out of   9312     0%  
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    232     2%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_1/clk251                      | BUFG                   | 20    |
CLK                                | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.157ns (Maximum Frequency: 193.911MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 10.662ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/clk251'
  Clock period: 5.157ns (frequency: 193.911MHz)
  Total number of paths / destination ports: 410 / 50
-------------------------------------------------------------------------
Delay:               5.157ns (Levels of Logic = 2)
  Source:            XLXI_1/h_counter_8 (FF)
  Destination:       XLXI_1/h_counter_9 (FF)
  Source Clock:      XLXI_1/clk251 rising
  Destination Clock: XLXI_1/clk251 rising

  Data Path: XLXI_1/h_counter_8 to XLXI_1/h_counter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.591   0.883  XLXI_1/h_counter_8 (XLXI_1/h_counter_8)
     LUT2:I0->O            2   0.704   0.482  XLXI_1/h_counter_cmp_ge0000218 (XLXI_1/h_counter_cmp_ge0000218)
     LUT4:I2->O           10   0.704   0.882  XLXI_1/h_counter_cmp_ge0000221 (XLXI_1/h_counter_cmp_ge0000)
     FDR:R                     0.911          XLXI_1/h_counter_0
    ----------------------------------------
    Total                      5.157ns (2.910ns logic, 2.247ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 1.949ns (frequency: 513.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            XLXI_1/clk25 (FF)
  Destination:       XLXI_1/clk25 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_1/clk25 to XLXI_1/clk25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  XLXI_1/clk25 (XLXI_1/clk251)
     FDR:R                     0.911          XLXI_1/clk25
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/clk251'
  Total number of paths / destination ports: 164 / 5
-------------------------------------------------------------------------
Offset:              10.662ns (Levels of Logic = 6)
  Source:            XLXI_1/h_counter_0 (FF)
  Destination:       RGB<1> (PAD)
  Source Clock:      XLXI_1/clk251 rising

  Data Path: XLXI_1/h_counter_0 to RGB<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.591   0.844  XLXI_1/h_counter_0 (XLXI_1/h_counter_0)
     LUT4:I0->O            2   0.704   0.482  XLXI_1/RGB_and0000111 (XLXI_1/N01)
     LUT4:I2->O            1   0.704   0.499  XLXI_1/RGB_and000036 (XLXI_1/RGB_and000036)
     LUT4:I1->O            1   0.704   0.424  XLXI_1/RGB_and000050 (XLXI_1/RGB_and000050)
     LUT4:I3->O            3   0.704   0.610  XLXI_1/RGB_and0000133 (RGB_2_OBUF)
     LUT3:I1->O            1   0.704   0.420  XLXI_1/RGB<1>133 (RGB_1_OBUF)
     OBUF:I->O                 3.272          RGB_1_OBUF (RGB<1>)
    ----------------------------------------
    Total                     10.662ns (7.383ns logic, 3.279ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.55 secs
 
--> 

Total memory usage is 206204 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    0 (   0 filtered)

