Running: /media/albert/Data/14.5/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/albert/SeqAlignFPGA/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/Engine_Ctrl_tb_isim_beh.exe -prj /home/albert/SeqAlignFPGA/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/Engine_Ctrl_tb_beh.prj work.Engine_Ctrl_tb work.glbl 
ISim P.58f (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/albert/SeqAlignFPGA/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/ipcore_dir/query_seq_bram.v" into library work
Analyzing Verilog file "/home/albert/SeqAlignFPGA/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/../Engine_Ctrl.v" into library work
Analyzing Verilog file "/home/albert/SeqAlignFPGA/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/../Engine_Ctrl_tb.v" into library work
Analyzing Verilog file "/media/albert/Data/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96584 KB
Fuse CPU Usage: 1070 ms
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module query_seq_bram
Compiling module Engine_Ctrl(NUM_PES=4,REF_LENGTH...
Compiling module Engine_Ctrl_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable /home/albert/SeqAlignFPGA/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/Engine_Ctrl_tb_isim_beh.exe
Fuse Memory Usage: 662312 KB
Fuse CPU Usage: 1230 ms
GCC CPU Usage: 3740 ms
