a_ 0.8-v_a 128-kb_a four-way_a set-associative_a two-level_a cmos_n cache_n memory_n using_v two-stage_a wordline/bitline-oriented_a tag-compare_a (_ wlotc/blotc_n )_ scheme_n this_ paper_n reports_v a_ 0.8-v_a 128-kb_a four-way_a set-associative_a two-level_a cmos_n cache_n memory_n using_v a_ novel_a two-stage_a wordline/bitline-oriented_a tag-compare_a (_ wlotc/blotc_n )_ and_ sense_n wordline/bitline_n (_ swl/sbl_n )_ tag-sense_n amplifiers_n with_ an_ eight-transistor_n (_ 8-t_a )_ tag_n cell_n in_ level_n 2_ (_ l2_n )_ and_ a_ 10-t_a shrunk_n logic_n swing_n (_ sls_n )_ memory_n cell_n ._ with_ the_ ground/floating_n (_ g/f_n )_ data_n sense_n amplifier_n in_ level_n 1_ (_ l1_n )_ for_ high-speed_a operation_n for_ low-voltage_n low-power_a vlsi_n system_n applications_n ._ owing_ to_ the_ reduced_v loading_n at_ the_ swl_n in_ the_ new_a 11-t_a tag_n cell_n using_v the_ wlotc_n scheme_n ,_ the_ 10-t_a sls_n memory_n cell_n with_ g/f_n sense_n amplifier_n in_ l1_n ,_ and_ the_ split_a comparison_n of_ the_ index_n signal_n in_ the_ 8-t_a tag_n cells_n with_ swl/sbl_a tag_n sense_n amplifiers_n in_ l2_ ,_ this_ 0.8-v_a cache_n memory_n implemented_v in_ a_ 1.8-v_ 0.18-_a mu_n m_n cmos_n technology_n has_v a_ measured_v l1/l2_n hit_v time_n of_ 11.6/20.5_ ns_n at_ the_ average_a dissipation_n of_ 0.77_ mw_n at_ 50_ mhz_n