```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  
); 

    assign out = (a' & b' & c' & d') | (a' & b' & c & d) | (a' & c' & d) | (a' & b & c & d') |
                 (b & c) | (a & b' & c') | (a & b' & d);

endmodule
```