Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date              : Mon Sep 21 18:23:11 2020
| Host              : MT-110483 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file timing_synth.log
| Design            : system_top
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.121        0.000                      0               183001       -0.330    -4592.173                 106141               182483        0.274        0.000                       0                 62999  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                ------------           ----------      --------------
clk_pl_0             {0.000 5.000}          10.000          100.000         
clk_pl_1             {0.000 2.000}          4.000           250.000         
clk_pl_2             {0.000 1.000}          2.000           500.000         
rx_div_clk           {0.000 2.000}          4.000           250.000         
  mmcm_clk_0_s       {0.000 2.000}          4.000           250.000         
  mmcm_clk_1_s       {0.000 3.000}          6.000           166.667         
  mmcm_clk_2_s       {0.000 1.000}          2.000           500.000         
  mmcm_fb_clk_s      {0.000 2.000}          4.000           250.000         
rx_os_div_clk        {0.000 2.000}          4.000           250.000         
  mmcm_clk_0_s_1     {0.000 2.000}          4.000           250.000         
  mmcm_clk_1_s_1     {0.000 3.000}          6.000           166.667         
  mmcm_clk_2_s_1     {0.000 1.000}          2.000           500.000         
  mmcm_fb_clk_s_1    {0.000 2.000}          4.000           250.000         
rx_ref_clk           {0.000 2.000}          4.000           250.000         
  qpll1_clk_0        {0.000 0.050}          0.100           10000.000       
    rx_out_clk_s     {0.000 1.000}          2.000           500.000         
    rx_out_clk_s_1   {0.000 1.000}          2.000           500.000         
    tx_out_clk_s     {0.000 1.000}          2.000           500.000         
    tx_out_clk_s_1   {0.000 1.000}          2.000           500.000         
    tx_out_clk_s_2   {0.000 1.000}          2.000           500.000         
  qpll1_ref_clk_0    {0.000 2.000}          4.000           250.000         
  qpll2ch_clk_0      {0.000 0.050}          0.100           10000.000       
  qpll2ch_ref_clk_0  {0.000 2.000}          4.000           250.000         
spi0_clk             {0.000 20.000}         40.000          25.000          
spi1_clk             {0.000 20.000}         40.000          25.000          
tx_div_clk           {0.000 2.000}          4.000           250.000         
  mmcm_clk_0_s_2     {0.000 2.000}          4.000           250.000         
  mmcm_clk_1_s_2     {0.000 3.000}          6.000           166.667         
  mmcm_clk_2_s_2     {0.000 1.000}          2.000           500.000         
  mmcm_fb_clk_s_2    {0.000 2.000}          4.000           250.000         
tx_ref_clk           {0.000 2.000}          4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                  7.333        0.000                      0                58337       -0.330    -1332.728                  28775                58337        3.000        0.000                       0                 22186  
clk_pl_1                  1.986        0.000                      0                31413       -0.099     -616.306                  16900                31393        0.498        0.000                       0                  7586  
clk_pl_2                  1.121        0.000                      0                   51       -0.044       -1.126                     34                   51        0.468        0.000                       0                    38  
rx_div_clk                                                                                                                                                            0.600        0.000                       0                     2  
  mmcm_clk_0_s            2.263        0.000                      0                19762       -0.214     -648.254                  13278                19762        0.296        0.000                       0                  6326  
  mmcm_clk_1_s                                                                                                                                                        4.710        0.000                       0                     2  
  mmcm_clk_2_s                                                                                                                                                        0.710        0.000                       0                     2  
  mmcm_fb_clk_s                                                                                                                                                       2.710        0.000                       0                     3  
rx_os_div_clk                                                                                                                                                         0.600        0.000                       0                     2  
  mmcm_clk_0_s_1          2.242        0.000                      0                 3299       -0.238      -62.757                   1695                 3299        0.295        0.000                       0                  1952  
  mmcm_clk_1_s_1                                                                                                                                                      4.710        0.000                       0                     2  
  mmcm_clk_2_s_1                                                                                                                                                      0.710        0.000                       0                     2  
  mmcm_fb_clk_s_1                                                                                                                                                     2.710        0.000                       0                     3  
    rx_out_clk_s                                                                                                                                                      0.710        0.000                       0                     1  
    rx_out_clk_s_1                                                                                                                                                    0.710        0.000                       0                     1  
    tx_out_clk_s                                                                                                                                                      0.710        0.000                       0                     1  
    tx_out_clk_s_1                                                                                                                                                    0.710        0.000                       0                     1  
    tx_out_clk_s_2                                                                                                                                                    0.710        0.000                       0                     1  
spi0_clk                                                                                                                                                             10.000        0.000                       0                     1  
spi1_clk                                                                                                                                                             10.000        0.000                       0                     1  
tx_div_clk                                                                                                                                                            0.600        0.000                       0                     2  
  mmcm_clk_0_s_2          1.735        0.000                      0                61864       -0.301    -1931.003                  45459                61864        0.274        0.000                       0                 24877  
  mmcm_clk_1_s_2                                                                                                                                                      4.710        0.000                       0                     2  
  mmcm_clk_2_s_2                                                                                                                                                      0.710        0.000                       0                     2  
  mmcm_fb_clk_s_2                                                                                                                                                     2.710        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1        clk_pl_0              3.664        0.000                      0                   43                                                                        
mmcm_clk_0_s    clk_pl_0              3.704        0.000                      0                  163                                                                        
mmcm_clk_0_s_1  clk_pl_0              3.704        0.000                      0                  163                                                                        
mmcm_clk_0_s_2  clk_pl_0              9.717        0.000                      0                    2                                                                        
clk_pl_0        clk_pl_1              3.138        0.000                      0                   53                                                                        
mmcm_clk_0_s    clk_pl_1              3.154        0.000                      0                   53                                                                        
mmcm_clk_0_s_1  clk_pl_1              3.154        0.000                      0                   53                                                                        
clk_pl_0        mmcm_clk_0_s          2.680        0.000                      0                  147                                                                        
clk_pl_1        mmcm_clk_0_s          3.666        0.000                      0                    8                                                                        
clk_pl_0        mmcm_clk_0_s_1        2.680        0.000                      0                  147                                                                        
clk_pl_1        mmcm_clk_0_s_1        3.666        0.000                      0                    8                                                                        
clk_pl_0        mmcm_clk_0_s_2        3.601        0.000                      0                  106                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.874        0.000                      0                 6145        0.179        0.000                      0                 6145  
**async_default**  mmcm_clk_0_s       mmcm_clk_0_s             3.200        0.000                      0                  452        0.137        0.000                      0                  452  
**async_default**  mmcm_clk_0_s_1     mmcm_clk_0_s_1           3.179        0.000                      0                  452        0.137        0.000                      0                  452  
**async_default**  mmcm_clk_0_s_2     mmcm_clk_0_s_2           3.168        0.000                      0                  728        0.142        0.000                      0                  728  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.333ns,  Total Violation        0.000ns
Hold  :        28775  Failing Endpoints,  Worst Slack       -0.330ns,  Total Violation    -1332.728ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps8/inst/PS8_i/MAXIGP2WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.308ns (21.330%)  route 1.136ns (78.670%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 12.504 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=22241, unplaced)     2.519     2.682    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
                         FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     2.761 f  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=60, unplaced)        0.212     2.973    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
                         LUT5 (Prop_LUT5_I0_O)        0.124     3.097 f  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[0]_INST_0_i_10/O
                         net (fo=40, unplaced)        0.244     3.341    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_1_3
                         LUT6 (Prop_LUT6_I3_O)        0.035     3.376 r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=2, unplaced)         0.225     3.601    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_2
                         LUT6 (Prop_LUT6_I5_O)        0.035     3.636 r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.225     3.861    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_1
                         LUT5 (Prop_LUT5_I0_O)        0.035     3.896 r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, unplaced)         0.230     4.126    i_system_wrapper/system_i/sys_ps8/inst/maxigp2_wready
                         PS8                                          r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/MAXIGP2WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
                         PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=22241, unplaced)     2.374    12.504    i_system_wrapper/system_i/sys_ps8/inst/maxihpm0_lpd_aclk
                         PS8                                          r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.033    12.537    
                         clock uncertainty           -0.130    12.408    
                         PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2WREADY)
                                                     -0.948    11.460    i_system_wrapper/system_i/sys_ps8/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -4.126    
  -------------------------------------------------------------------
                         slack                                  7.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.330ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xcm_0/up_wdata_int_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xcm_0/i_gthe4_common/DRPDI[6]
                            (rising edge-triggered cell GTHE4_COMMON clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.058ns (38.411%)  route 0.093ns (61.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.105     0.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=22241, unplaced)     2.374     2.504    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xcm_0/up_clk
                         FDCE                                         r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xcm_0/up_wdata_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.058     2.562 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xcm_0/up_wdata_int_reg[6]/Q
                         net (fo=1, unplaced)         0.093     2.655    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xcm_0/up_wdata_int[6]
                         GTHE4_COMMON                                 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xcm_0/i_gthe4_common/DRPDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=22241, unplaced)     2.519     2.682    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xcm_0/up_clk
                         GTHE4_COMMON                                 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xcm_0/i_gthe4_common/DRPCLK
                         clock pessimism             -0.033     2.649    
                         GTHE4_COMMON (Hold_GTHE4_COMMON_DRPCLK_DRPDI[6])
                                                      0.336     2.985    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xcm_0/i_gthe4_common
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                 -0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME4_ADV/DCLK  n/a            4.000         10.000      6.000                i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/DCLK
Low Pulse Width   Slow    MMCME4_ADV/DCLK  n/a            2.000         5.000       3.000                i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/DCLK
High Pulse Width  Slow    MMCME4_ADV/DCLK  n/a            2.000         5.000       3.000                i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        1.986ns,  Total Violation        0.000ns
Hold  :        16900  Failing Endpoints,  Worst Slack       -0.099ns,  Total Violation     -616.306ns
PW    :            0  Failing Endpoints,  Worst Slack        0.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.352ns (19.687%)  route 1.436ns (80.313%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 6.571 - 4.000 ) 
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=7594, unplaced)      2.584     2.747    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aclk
                         FDRE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     2.826 f  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt_reg[5]/Q
                         net (fo=7, unplaced)         0.157     2.983    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.b_cnt_reg[0][0]
                         LUT4 (Prop_LUT4_I0_O)        0.098     3.081 r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_axi_awvalid_INST_0/O
                         net (fo=9, unplaced)         0.256     3.337    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/s_axi_awvalid
                         LUT2 (Prop_LUT2_I0_O)        0.035     3.372 r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/m_axi_awvalid_INST_0/O
                         net (fo=9, unplaced)         0.256     3.628    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_send[0]
                         LUT2 (Prop_LUT2_I0_O)        0.035     3.663 r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/count_r[5]_i_1__0/O
                         net (fo=16, unplaced)        0.269     3.932    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/s_sc_valid
                         LUT6 (Prop_LUT6_I1_O)        0.035     3.967 r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_11/O
                         net (fo=1, unplaced)         0.225     4.192    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_11_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.035     4.227 r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_3/O
                         net (fo=1, unplaced)         0.225     4.452    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_3_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.035     4.487 r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_1/O
                         net (fo=1, unplaced)         0.048     4.535    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r0
                         FDSE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
                         PS8                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.107     4.107    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.132 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=7594, unplaced)      2.439     6.571    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
                         FDSE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/C
                         clock pessimism              0.031     6.602    
                         clock uncertainty           -0.106     6.496    
                         FDSE (Setup_FDSE_C_D)        0.025     6.521    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg
  -------------------------------------------------------------------
                         required time                          6.521    
                         arrival time                          -4.535    
  -------------------------------------------------------------------
                         slack                                  1.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.099ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_63_0_0/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.111%)  route 0.069ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.375ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=7594, unplaced)      1.114     1.207    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/m_src_axi_aclk
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.246 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[3]/Q
                         net (fo=16, unplaced)        0.069     1.315    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_63_0_0/A3
                         RAMD64E                                      r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_63_0_0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1]
                         net (fo=1, unplaced)         0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[1]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=7594, unplaced)      1.259     1.375    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_63_0_0/WCLK
                         RAMD64E                                      r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_63_0_0/DP/CLK
                         clock pessimism             -0.023     1.352    
                         RAMD64E (Hold_RAMD64E_CLK_WADR3)
                                                      0.062     1.414    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_63_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                 -0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/SAXIGP3RCLK  n/a            3.003         4.000       0.997                i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK  n/a            1.502         2.000       0.498                i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK  n/a            1.502         2.000       0.498                i_system_wrapper/system_i/sys_ps8/inst/PS8_i/SAXIGP3RCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        1.121ns,  Total Violation        0.000ns
Hold  :           34  Failing Endpoints,  Worst Slack       -0.044ns,  Total Violation       -1.126ns
PW    :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_pl_2  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_pl_2 rise@2.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.427ns (64.502%)  route 0.235ns (35.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 4.569 - 2.000 ) 
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[2]
                         net (fo=1, unplaced)         0.134     0.134    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[2]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.162 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
                         net (fo=38, unplaced)        2.584     2.746    i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/slowest_sync_clk
                         SRL16E                                       r  i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
                         SRL16E (Prop_SRL16E_CLK_Q)
                                                      0.392     3.138 r  i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, unplaced)         0.187     3.325    i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/Q
                         LUT4 (Prop_LUT4_I3_O)        0.035     3.360 r  i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, unplaced)         0.048     3.408    i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/lpf_int0__0
                         FDRE                                         r  i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      2.000     2.000 r  
                         PS8                          0.000     2.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[2]
                         net (fo=1, unplaced)         0.105     2.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[2]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
                         net (fo=38, unplaced)        2.439     4.569    i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.032     4.601    
                         clock uncertainty           -0.097     4.504    
                         FDRE (Setup_FDRE_C_D)        0.025     4.529    i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          4.529    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  1.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.061ns (41.497%)  route 0.086ns (58.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[2]
                         net (fo=1, unplaced)         0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[2]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
                         net (fo=38, unplaced)        1.114     1.207    i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.246 r  i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, unplaced)         0.070     1.316    i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/scndry_out
                         LUT5 (Prop_LUT5_I3_O)        0.022     1.338 r  i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, unplaced)         0.016     1.354    i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
                         FDRE                                         r  i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[2]
                         net (fo=1, unplaced)         0.097     0.097    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[2]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.115 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
                         net (fo=38, unplaced)        1.259     1.374    i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.022     1.352    
                         FDRE (Hold_FDRE_C_D)         0.046     1.398    i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                 -0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_2
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[2] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     SRL16E/CLK  n/a            1.064         2.000       0.936                i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.000       0.468                i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.000       0.468                i_system_wrapper/system_i/sys_500m_rstgen/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_div_clk
  To Clock:  rx_div_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_div_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG_GT/I          n/a            1.290         4.000       2.710                i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/I
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.400         2.000       0.600                i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.400         2.000       0.600                i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        2.263ns,  Total Violation        0.000ns
Hold  :        13278  Failing Endpoints,  Worst Slack       -0.214ns,  Total Violation     -648.254ns
PW    :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.332ns (28.596%)  route 0.829ns (71.404%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 6.804 - 4.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, unplaced)         2.584     2.828    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.655     0.173 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.198     0.371    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.399 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=6524, unplaced)      2.545     2.944    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.023 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[23]/Q
                         net (fo=3, unplaced)         0.154     3.177    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1[23]
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.326 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/ilas_config_data[7]_i_1__0/O
                         net (fo=5, unplaced)         0.243     3.569    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/data_aligned_s[7]
                         LUT6 (Prop_LUT6_I4_O)        0.035     3.604 f  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/mem_reg_i_34/O
                         net (fo=3, unplaced)         0.231     3.835    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/ifs_ready_reg
                         LUT2 (Prop_LUT2_I0_O)        0.069     3.904 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/mem_reg_i_33__0/O
                         net (fo=4, unplaced)         0.201     4.105    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/WEBWE[0]
                         RAMB18E2                                     r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, unplaced)         2.439     6.653    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.450     4.203 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.177     4.380    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.404 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=6524, unplaced)      2.400     6.804    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/clk
                         RAMB18E2                                     r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
                         clock pessimism              0.016     6.820    
                         clock uncertainty           -0.058     6.763    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_WEBWE[3])
                                                     -0.394     6.369    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                          6.369    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                  2.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.214ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_rx_ctrl/en_align_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.039ns (35.135%)  route 0.072ns (64.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.074     0.074    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, unplaced)         1.114     1.261    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -1.215     0.046 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.181 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=6524, unplaced)      1.414     1.595    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_rx_ctrl/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_rx_ctrl/en_align_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.634 r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_rx_ctrl/en_align_reg/Q
                         net (fo=4, unplaced)         0.072     1.706    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_calign_0
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.086     0.086    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, unplaced)         1.259     1.427    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -1.261     0.166 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.133     0.299    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.318 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=6524, unplaced)      1.537     1.855    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_clk_0
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXUSRCLK2
                         clock pessimism             -0.137     1.718    
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL (Hold_GTHE4_CHANNEL_RXUSRCLK2_RXMCOMMAALIGNEN)
                                                      0.202     1.920    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                 -0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FDRE/C                  n/a                      3.195         4.000       0.805      BITSLICE_RX_TX_X0Y78  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a                      1.438         2.000       0.562      BITSLICE_RX_TX_X0Y78  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg/C
High Pulse Width  Slow    FDRE/C                  n/a                      1.438         2.000       0.562      BITSLICE_RX_TX_X0Y78  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg/C
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.585         0.289       0.296      GTHE4_CHANNEL_X0Y14   i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s
  To Clock:  mmcm_clk_1_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_1_s
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT1 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         6.000       4.710                i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_1_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_2_s
  To Clock:  mmcm_clk_2_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_2_s
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT2 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         2.000       0.710                i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_2_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s
  To Clock:  mmcm_fb_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKFBOUT }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         4.000       2.710                i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  rx_os_div_clk
  To Clock:  rx_os_div_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_os_div_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG_GT/I          n/a            1.290         4.000       2.710                i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/I
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.400         2.000       0.600                i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.400         2.000       0.600                i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_1
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        2.242ns,  Total Violation        0.000ns
Hold  :         1695  Failing Endpoints,  Worst Slack       -0.238ns,  Total Violation      -62.757ns
PW    :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.332ns (28.596%)  route 0.829ns (71.404%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 6.787 - 4.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, unplaced)         2.584     2.828    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.655     0.173 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.198     0.371    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.399 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1950, unplaced)      2.528     2.927    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.006 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1_reg[23]/Q
                         net (fo=3, unplaced)         0.154     3.160    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/in_data_d1[23]
                         LUT6 (Prop_LUT6_I0_O)        0.149     3.309 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/ilas_config_data[7]_i_1__0/O
                         net (fo=5, unplaced)         0.243     3.552    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/data_aligned_s[7]
                         LUT6 (Prop_LUT6_I4_O)        0.035     3.587 f  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/mem_reg_i_34/O
                         net (fo=3, unplaced)         0.231     3.818    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/ifs_ready_reg
                         LUT2 (Prop_LUT2_I0_O)        0.069     3.887 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_align_mux/mem_reg_i_33__0/O
                         net (fo=4, unplaced)         0.201     4.088    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/WEBWE[0]
                         RAMB18E2                                     r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, unplaced)         2.439     6.653    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.450     4.203 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.177     4.380    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.404 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1950, unplaced)      2.383     6.787    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/clk
                         RAMB18E2                                     r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
                         clock pessimism             -0.005     6.782    
                         clock uncertainty           -0.058     6.724    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_WEBWE[3])
                                                     -0.394     6.330    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/gen_lane[0].i_lane/i_elastic_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                          6.330    
                         arrival time                          -4.088    
  -------------------------------------------------------------------
                         slack                                  2.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.238ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_rx_ctrl/en_align_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.039ns (35.135%)  route 0.072ns (64.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.074     0.074    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, unplaced)         1.114     1.261    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -1.215     0.046 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.181 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1950, unplaced)      1.396     1.577    i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_rx_ctrl/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_rx_ctrl/en_align_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.616 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_rx_ctrl/en_align_reg/Q
                         net (fo=4, unplaced)         0.072     1.688    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_calign_2
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.086     0.086    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, unplaced)         1.259     1.427    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -1.261     0.166 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.133     0.299    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.318 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1950, unplaced)      1.542     1.860    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_clk_2
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK2
                         clock pessimism             -0.137     1.723    
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL (Hold_GTHE4_CHANNEL_RXUSRCLK2_RXMCOMMAALIGNEN)
                                                      0.202     1.925    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                 -0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK  n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y15  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.585         0.290       0.295      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s_1
  To Clock:  mmcm_clk_1_s_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_1_s_1
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT1 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         6.000       4.710                i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_1_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_2_s_1
  To Clock:  mmcm_clk_2_s_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_2_s_1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT2 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         2.000       0.710                i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_2_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s_1
  To Clock:  mmcm_fb_clk_s_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKFBOUT }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         4.000       2.710                i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  rx_out_clk_s
  To Clock:  rx_out_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_out_clk_s
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710                i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_rx_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  rx_out_clk_s_1
  To Clock:  rx_out_clk_s_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_out_clk_s_1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710                i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_rx_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  tx_out_clk_s
  To Clock:  tx_out_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_out_clk_s
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710                i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_tx_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  tx_out_clk_s_1
  To Clock:  tx_out_clk_s_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_out_clk_s_1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710                i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_tx_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  tx_out_clk_s_2
  To Clock:  tx_out_clk_s_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_out_clk_s_2
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710                i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_tx_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  spi0_clk
  To Clock:  spi0_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi0_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/EMIOSPI0SCLKO  n/a            20.000        40.000      20.000               i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
Low Pulse Width   Slow    PS8/EMIOSPI0SCLKO  n/a            10.000        20.000      10.000               i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO
High Pulse Width  Slow    PS8/EMIOSPI0SCLKO  n/a            10.000        20.000      10.000               i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI0SCLKO



---------------------------------------------------------------------------------------------------
From Clock:  spi1_clk
  To Clock:  spi1_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi1_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI1SCLKO }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/EMIOSPI1SCLKO  n/a            20.000        40.000      20.000               i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI1SCLKO
Low Pulse Width   Slow    PS8/EMIOSPI1SCLKO  n/a            10.000        20.000      10.000               i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI1SCLKO
High Pulse Width  Slow    PS8/EMIOSPI1SCLKO  n/a            10.000        20.000      10.000               i_system_wrapper/system_i/sys_ps8/inst/PS8_i/EMIOSPI1SCLKO



---------------------------------------------------------------------------------------------------
From Clock:  tx_div_clk
  To Clock:  tx_div_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_div_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG_GT/I          n/a            1.290         4.000       2.710                i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/I
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.400         2.000       0.600                i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.400         2.000       0.600                i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_2
  To Clock:  mmcm_clk_0_s_2

Setup :            0  Failing Endpoints,  Worst Slack        1.735ns,  Total Violation        0.000ns
Hold  :        45459  Failing Endpoints,  Worst Slack       -0.301ns,  Total Violation    -1931.003ns
PW    :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/cdc_sync_stage2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_raddr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.319ns (16.046%)  route 1.669ns (83.954%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 6.779 - 4.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, unplaced)         2.584     2.827    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.655     0.172 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.198     0.370    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.398 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=25395, unplaced)     2.521     2.919    i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/out_clk
                         FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/cdc_sync_stage2_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     2.998 f  i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/cdc_sync_stage2_reg[0]/Q
                         net (fo=138, unplaced)       0.224     3.222    i_system_wrapper/system_i/tx_fir_interpolator/out_mux_2/select_path
                         LUT3 (Prop_LUT3_I1_O)        0.100     3.322 r  i_system_wrapper/system_i/tx_fir_interpolator/out_mux_2/valid_out_INST_0/O
                         net (fo=1, unplaced)         0.225     3.547    i_system_wrapper/system_i/logic_or/Op2[0]
                         LUT2 (Prop_LUT2_I1_O)        0.035     3.582 r  i_system_wrapper/system_i/logic_or/Res[0]_INST_0/O
                         net (fo=132, unplaced)       0.317     3.899    i_system_wrapper/system_i/util_adrv9009_tx_upack/inst/i_upack/i_pack_shell/fifo_rd_en
                         LUT3 (Prop_LUT3_I2_O)        0.035     3.934 r  i_system_wrapper/system_i/util_adrv9009_tx_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=197, unplaced)       0.326     4.260    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_valid
                         LUT4 (Prop_LUT4_I2_O)        0.035     4.295 f  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_raddr[0]_i_5/O
                         net (fo=1, unplaced)         0.225     4.520    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_raddr[0]_i_5_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.035     4.555 r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_raddr[0]_i_1/O
                         net (fo=500, unplaced)       0.352     4.907    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_raddr[0]_i_1_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_raddr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, unplaced)         2.439     6.652    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.450     4.202 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.177     4.379    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.403 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=25395, unplaced)     2.376     6.779    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_raddr_reg[0]/C
                         clock pessimism             -0.005     6.774    
                         clock uncertainty           -0.058     6.717    
                         FDRE (Setup_FDRE_C_R)       -0.074     6.643    i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/dac_raddr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.643    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                  1.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.301ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/gen_lane[2].i_lane/phy_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/TXDATA[17]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, unplaced)         1.114     1.260    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -1.215     0.045 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.163    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.180 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=25395, unplaced)     1.392     1.572    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/gen_lane[2].i_lane/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/gen_lane[2].i_lane/phy_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.611 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/gen_lane[2].i_lane/phy_data_reg[17]/Q
                         net (fo=1, unplaced)         0.066     1.677    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/tx_data_2[17]
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/TXDATA[17]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, unplaced)         1.259     1.426    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -1.261     0.165 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.133     0.298    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.317 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=25395, unplaced)     1.542     1.859    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/tx_clk_2
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                                r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/TXUSRCLK2
                         clock pessimism             -0.137     1.722    
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL (Hold_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[17])
                                                      0.256     1.978    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                 -0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK  n/a                      1.954         4.000       2.046      GTHE4_CHANNEL_X0Y13  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y13  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK  n/a                      0.880         2.000       1.120      GTHE4_CHANNEL_X0Y13  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.563         0.289       0.274      GTHE4_CHANNEL_X0Y12  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s_2
  To Clock:  mmcm_clk_1_s_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_1_s_2
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT1 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         6.000       4.710                i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_1_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_2_s_2
  To Clock:  mmcm_clk_2_s_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_2_s_2
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT2 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         2.000       0.710                i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_2_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s_2
  To Clock:  mmcm_fb_clk_s_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKFBOUT }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         4.000       2.710                i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.664ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.361ns  (logic 0.079ns (21.884%)  route 0.282ns (78.116%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]/Q
                         net (fo=24, unplaced)        0.282     0.361    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/id0_in[1]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         FDRE (Setup_FDRE_C_D)        0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  3.664    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.704ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.321ns  (logic 0.079ns (24.611%)  route 0.242ns (75.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/Q
                         net (fo=4, unplaced)         0.242     0.321    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         FDRE (Setup_FDRE_C_D)        0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  3.704    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.704ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.321ns  (logic 0.079ns (24.611%)  route 0.242ns (75.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/Q
                         net (fo=4, unplaced)         0.242     0.321    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         FDRE (Setup_FDRE_C_D)        0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  3.704    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_2
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        9.717ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.717ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.308ns  (logic 0.079ns (25.649%)  route 0.229ns (74.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[0]/Q
                         net (fo=1, unplaced)         0.229     0.308    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg_n_0_[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         FDRE (Setup_FDRE_C_D)        0.025    10.025    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  9.717    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        3.138ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.788ns  (logic 0.330ns (41.878%)  route 0.458ns (58.122%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                         RAMD64E (Prop_RAMD64E_CLK_O)
                                                      0.295     0.295 f  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=8, unplaced)         0.215     0.510    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/src_address_eot
                         LUT2 (Prop_LUT2_I1_O)        0.035     0.545 r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, unplaced)         0.243     0.788    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_1_n_0
                         FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         FDSE (Setup_FDSE_C_S)       -0.074     3.926    i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length_reg[0]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                  3.138    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        3.154ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.772ns  (logic 0.330ns (42.746%)  route 0.442ns (57.254%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
                         RAMD64E (Prop_RAMD64E_CLK_O)
                                                      0.295     0.295 f  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/O
                         net (fo=4, unplaced)         0.199     0.494    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
                         LUT2 (Prop_LUT2_I1_O)        0.035     0.529 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, unplaced)         0.243     0.772    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1_n_0
                         FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         FDSE (Setup_FDSE_C_S)       -0.074     3.926    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                  3.154    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        3.154ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.772ns  (logic 0.330ns (42.746%)  route 0.442ns (57.254%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/CLK
                         RAMD64E (Prop_RAMD64E_CLK_O)
                                                      0.295     0.295 f  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_63_0_0/DP/O
                         net (fo=4, unplaced)         0.199     0.494    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
                         LUT2 (Prop_LUT2_I1_O)        0.035     0.529 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, unplaced)         0.243     0.772    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1_n_0
                         FDSE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         FDSE (Setup_FDSE_C_S)       -0.074     3.926    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                  3.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        2.680ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.345ns  (logic 0.484ns (35.985%)  route 0.861ns (64.015%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                         RAMD64E (Prop_RAMD64E_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, unplaced)        0.174     0.469    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
                         LUT3 (Prop_LUT3_I1_O)        0.050     0.519 f  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fwd_data[1]_i_1/O
                         net (fo=4, unplaced)         0.238     0.757    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg_0
                         LUT5 (Prop_LUT5_I3_O)        0.069     0.826 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_6/O
                         net (fo=1, unplaced)         0.225     1.051    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_6_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.035     1.086 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_3/O
                         net (fo=1, unplaced)         0.176     1.262    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_3_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.035     1.297 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1/O
                         net (fo=1, unplaced)         0.048     1.345    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         FDRE (Setup_FDRE_C_D)        0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  2.680    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        3.666ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.359ns  (logic 0.079ns (22.006%)  route 0.280ns (77.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/Q
                         net (fo=22, unplaced)        0.280     0.359    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         FDRE (Setup_FDRE_C_D)        0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  3.666    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        2.680ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.345ns  (logic 0.484ns (35.985%)  route 0.861ns (64.015%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/CLK
                         RAMD64E (Prop_RAMD64E_CLK_O)
                                                      0.295     0.295 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_63_0_0/DP/O
                         net (fo=11, unplaced)        0.174     0.469    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
                         LUT3 (Prop_LUT3_I1_O)        0.050     0.519 f  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fwd_data[1]_i_1/O
                         net (fo=4, unplaced)         0.238     0.757    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg_0
                         LUT5 (Prop_LUT5_I3_O)        0.069     0.826 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_6/O
                         net (fo=1, unplaced)         0.225     1.051    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_6_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.035     1.086 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_3/O
                         net (fo=1, unplaced)         0.176     1.262    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_3_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.035     1.297 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1/O
                         net (fo=1, unplaced)         0.048     1.345    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1_n_0
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         FDRE (Setup_FDRE_C_D)        0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  2.680    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        3.666ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.359ns  (logic 0.079ns (22.006%)  route 0.280ns (77.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/Q
                         net (fo=22, unplaced)        0.280     0.359    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         FDRE (Setup_FDRE_C_D)        0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  3.666    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  mmcm_clk_0_s_2

Setup :            0  Failing Endpoints,  Worst Slack        3.601ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_fchk_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.424ns  (logic 0.228ns (53.774%)  route 0.196ns (46.226%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_fchk_reg[3][0]/C
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_fchk_reg[3][0]/Q
                         net (fo=2, unplaced)         0.148     0.227    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data[3][3][24]
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.376 r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[120]_i_1/O
                         net (fo=1, unplaced)         0.048     0.424    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/p_0_out[120]
                         FDRE                                         r  i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         FDRE (Setup_FDRE_C_D)        0.025     4.025    i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[120]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  3.601    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.874ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_os_xcvr/inst/i_es/FSM_onehot_up_fsm_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.114ns (14.522%)  route 0.671ns (85.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 12.504 - 10.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     0.135    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=22241, unplaced)     2.519     2.682    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     2.761 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=305, unplaced)       0.290     3.051    i_system_wrapper/system_i/axi_adrv9009_rx_os_xcvr/inst/i_up/s_axi_aresetn
                         LUT1 (Prop_LUT1_I0_O)        0.035     3.086 f  i_system_wrapper/system_i/axi_adrv9009_rx_os_xcvr/inst/i_up/up_addr[9]_i_2/O
                         net (fo=1802, unplaced)      0.381     3.467    i_system_wrapper/system_i/axi_adrv9009_rx_os_xcvr/inst/i_es/p_0_in
                         FDPE                                         f  i_system_wrapper/system_i/axi_adrv9009_rx_os_xcvr/inst/i_es/FSM_onehot_up_fsm_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
                         PS8                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.105    10.105    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=22241, unplaced)     2.374    12.504    i_system_wrapper/system_i/axi_adrv9009_rx_os_xcvr/inst/i_es/s_axi_aclk
                         FDPE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_os_xcvr/inst/i_es/FSM_onehot_up_fsm_reg[0]/C
                         clock pessimism              0.033    12.537    
                         clock uncertainty           -0.130    12.408    
                         FDPE (Recov_FDPE_C_PRE)     -0.066    12.342    i_system_wrapper/system_i/axi_adrv9009_rx_os_xcvr/inst/i_es/FSM_onehot_up_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                  8.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/up_reset_vector_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.053ns (17.434%)  route 0.251ns (82.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.076     0.076    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=22241, unplaced)     1.391     1.484    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.523 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=305, unplaced)       0.146     1.669    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/s_axi_aresetn
                         LUT1 (Prop_LUT1_I0_O)        0.014     1.683 f  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/up_reset_vector[2]_i_1/O
                         net (fo=3, unplaced)         0.105     1.788    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/up_reset_vector[2]_i_1_n_0
                         FDPE                                         f  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/up_reset_vector_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps8/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.098     0.098    i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  i_system_wrapper/system_i/sys_ps8/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=22241, unplaced)     1.536     1.652    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/s_axi_aclk
                         FDPE                                         r  i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/up_reset_vector_reg[0]/C
                         clock pessimism             -0.023     1.629    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     1.609    i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/up_reset_vector_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s rise@4.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.079ns (14.312%)  route 0.473ns (85.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 6.804 - 4.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, unplaced)         2.584     2.828    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.655     0.173 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.198     0.371    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.399 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=6524, unplaced)      2.545     2.944    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
                         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.023 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=454, unplaced)       0.473     3.496    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_rst
                         FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, unplaced)         2.439     6.653    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.450     4.203 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.177     4.380    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.404 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=6524, unplaced)      2.400     6.804    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_clk
                         FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism              0.016     6.820    
                         clock uncertainty           -0.058     6.763    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     6.697    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                          6.697    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                  3.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.039ns (14.885%)  route 0.223ns (85.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.074     0.074    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, unplaced)         1.114     1.261    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -1.215     0.046 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.181 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=6524, unplaced)      1.414     1.595    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
                         FDRE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.634 f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=454, unplaced)       0.223     1.857    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_rst
                         FDCE                                         f  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.086     0.086    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, unplaced)         1.259     1.427    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -1.261     0.166 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.133     0.299    i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.318 r  i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=6524, unplaced)      1.559     1.877    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_clk
                         FDCE                                         r  i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.137     1.740    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.720    i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_0_s_1
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        3.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.179ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_1 rise@4.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.079ns (14.312%)  route 0.473ns (85.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 6.787 - 4.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.114     0.114    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, unplaced)         2.584     2.828    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.655     0.173 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.198     0.371    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.399 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1950, unplaced)      2.528     2.927    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
                         FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     3.006 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=454, unplaced)       0.473     3.479    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_rst
                         FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.100     4.100    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.214 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, unplaced)         2.439     6.653    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.450     4.203 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.177     4.380    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.404 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1950, unplaced)      2.383     6.787    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_clk
                         FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.005     6.782    
                         clock uncertainty           -0.058     6.724    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     6.658    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  3.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.039ns (14.885%)  route 0.223ns (85.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.074     0.074    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, unplaced)         1.114     1.261    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -1.215     0.046 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.164    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.181 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1950, unplaced)      1.396     1.577    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/clk
                         FDRE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.616 f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=454, unplaced)       0.223     1.839    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_rst
                         FDCE                                         f  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y12  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK
                         net (fo=2, unplaced)         0.086     0.086    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/rx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, unplaced)         1.259     1.427    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -1.261     0.166 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.133     0.299    i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.318 r  i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1950, unplaced)      1.541     1.859    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_clk
                         FDCE                                         r  i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.137     1.722    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.702    i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_0_s_2
  To Clock:  mmcm_clk_0_s_2

Setup :            0  Failing Endpoints,  Worst Slack        3.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_clk_0_s_2 rise@4.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.079ns (14.032%)  route 0.484ns (85.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 6.779 - 4.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.113     0.113    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, unplaced)         2.584     2.827    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.655     0.172 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.198     0.370    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.398 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=25395, unplaced)     2.521     2.919    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
                         FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     2.998 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=729, unplaced)       0.484     3.482    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_rst
                         FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     4.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.099     4.099    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, unplaced)         2.439     6.652    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -2.450     4.202 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.177     4.379    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.403 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=25395, unplaced)     2.376     6.779    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_clk
                         FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.005     6.774    
                         clock uncertainty           -0.058     6.717    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     6.651    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                          6.651    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                  3.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.039ns (14.607%)  route 0.228ns (85.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.073     0.073    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, unplaced)         1.114     1.260    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -1.215     0.045 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.163    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.180 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=25395, unplaced)     1.392     1.572    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/clk
                         FDRE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.611 f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=729, unplaced)       0.228     1.839    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_rst
                         FDCE                                         f  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y13  GTHE4_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK
                         net (fo=2, unplaced)         0.085     0.085    i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/tx_out_clk_s
                         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, unplaced)         1.259     1.426    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/clk
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -1.261     0.165 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_mmcme4/CLKOUT0
                         net (fo=1, unplaced)         0.133     0.298    i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.317 r  i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=25395, unplaced)     1.537     1.854    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_clk
                         FDCE                                         r  i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.137     1.717    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.697    i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.142    





