// Seed: 2425148377
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output reg id_5;
  input wire id_4;
  output reg id_3;
  inout wire id_2;
  inout wire id_1;
  always @(*) id_5 <= -1;
  assign id_2 = id_4;
  always @id_6 id_3 = id_6;
  wire id_7 = id_7;
  wand [1 : -1] id_8 = -1;
endmodule
module module_1 (
    output wor   id_0,
    inout  logic id_1
);
  wire id_3;
  ;
  bit \id_4 ;
  ;
  always_comb @(-1)
    if (1) begin : LABEL_0
      if (-1) \id_4 = -1;
      else deassign id_0[1'b0];
    end else id_1 = \id_4 ;
  module_0 modCall_1 (
      id_3,
      id_3,
      \id_4 ,
      id_3,
      \id_4
  );
  assign modCall_1.id_8 = 0;
endmodule
