{"vcs1":{"timestamp_begin":1731407782.393405856, "rt":2.60, "ut":0.86, "st":0.26}}
{"vcselab":{"timestamp_begin":1731407785.056274087, "rt":1.04, "ut":0.27, "st":0.15}}
{"link":{"timestamp_begin":1731407786.161984609, "rt":0.36, "ut":0.13, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731407781.851203822}
{"VCS_COMP_START_TIME": 1731407781.851203822}
{"VCS_COMP_END_TIME": 1731407788.504789112}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334528}}
{"stitch_vcselab": {"peak_mem": 231596}}
