{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 08 15:19:41 2011 " "Info: Processing started: Mon Aug 08 15:19:41 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IOP_DIGITAL -c IOP_DIGITAL_MAIN " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IOP_DIGITAL -c IOP_DIGITAL_MAIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iop_digital_main.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file iop_digital_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOP_DIGITAL_MAIN-MAIN " "Info: Found design unit 1: IOP_DIGITAL_MAIN-MAIN" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 71 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IOP_DIGITAL_MAIN " "Info: Found entity 1: IOP_DIGITAL_MAIN" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "IOP_DIGITAL_MAIN " "Info: Elaborating entity \"IOP_DIGITAL_MAIN\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Warning: Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MPC_OEn " "Warning (15610): No output dependent on input pin \"MPC_OEn\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MPC_WE0n " "Warning (15610): No output dependent on input pin \"MPC_WE0n\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MPC_WE1n " "Warning (15610): No output dependent on input pin \"MPC_WE1n\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI1_OUT " "Warning (15610): No output dependent on input pin \"DI1_OUT\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI2_OUT " "Warning (15610): No output dependent on input pin \"DI2_OUT\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI3_OUT " "Warning (15610): No output dependent on input pin \"DI3_OUT\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI4_OUT " "Warning (15610): No output dependent on input pin \"DI4_OUT\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI5_OUT " "Warning (15610): No output dependent on input pin \"DI5_OUT\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI6_FQ1_OUT " "Warning (15610): No output dependent on input pin \"DI6_FQ1_OUT\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI7_FQ2_OUT " "Warning (15610): No output dependent on input pin \"DI7_FQ2_OUT\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI8_FQ3_OUT " "Warning (15610): No output dependent on input pin \"DI8_FQ3_OUT\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Info: Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Info: Implemented 29 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Info: Implemented 72 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 08 15:19:45 2011 " "Info: Processing ended: Mon Aug 08 15:19:45 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
