$version Generated by VerilatedVcd $end
$date Sun Oct 20 00:05:00 2019
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 % clock $end
  $var wire 32 + io_Data [31:0] $end
  $var wire  1 * io_MemoryRead $end
  $var wire  1 ) io_MemoryWrite $end
  $var wire  8 ' io_wrAddr [7:0] $end
  $var wire 32 ( io_wrData [31:0] $end
  $var wire  1 & reset $end
  $scope module LoadMemory $end
   $var wire  1 % clock $end
   $var wire 32 + io_Data [31:0] $end
   $var wire  1 * io_MemoryRead $end
   $var wire  1 ) io_MemoryWrite $end
   $var wire  8 ' io_wrAddr [7:0] $end
   $var wire 32 ( io_wrData [31:0] $end
   $var wire 10 , mem__T_20_addr [9:0] $end
   $var wire 32 ( mem__T_20_data [31:0] $end
   $var wire  1 ) mem__T_20_en $end
   $var wire  1 - mem__T_20_mask $end
   $var wire 10 $ mem__T_28_addr [9:0] $end
   $var wire 10 $ mem__T_28_addr_pipe_0 [9:0] $end
   $var wire 32 # mem__T_28_data [31:0] $end
   $var wire  1 & reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b0000000000 $
0%
1&
b00000000 '
b00000000000000000000000000000000 (
0)
0*
b00000000000000000000000000000000 +
b0000000000 ,
1-
#1
1%
#2
0%
#3
1%
#4
0%
#5
1%
#6
0%
#7
1%
#8
0%
#9
1%
#10
0%
0&
b11111111111111111111111111111110 (
1)
1*
#11
b11111111111111111111111111111110 #
1%
b11111111111111111111111111111110 +
#12
0%
#13
1%
