{
  "design": {
    "design_info": {
      "boundary_crc": "0x1E5E3542FF594E75",
      "design_src": "C:/Users/Bluex/Desktop/FPGA_Programming/Semesterprojekt/FPGA/block_designs/FPGA_SPI_Handler/FPGA_SPI_Handler.bd",
      "device": "xc7z020clg400-1",
      "name": "FPGA_SPI_Handler_inst_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true",
      "variant": "true"
    },
    "design_tree": {
      "SPI_rx_block_0": "",
      "busdmux_0": "",
      "n_to_m_splitter_0": "",
      "dlatch_0": "",
      "dlatch_1": "",
      "busmux_2x1_0": "",
      "d_flip_flop_1": "",
      "SPI_tx_block_0": "",
      "combiner_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst:sw_0",
            "value_src": "strong"
          },
          "CLK_DOMAIN": {
            "value": "FPGA_Main_task_ck_sck",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "strong"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "en": {
        "direction": "I"
      },
      "SPI_tx": {
        "direction": "O"
      },
      "motor_1": {
        "direction": "O",
        "left": "10",
        "right": "0"
      },
      "motor_2": {
        "direction": "O",
        "left": "10",
        "right": "0"
      },
      "SPI_rx": {
        "direction": "I"
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "encoder_1": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "encoder_2": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "SPI_rx_intr": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "strong"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "SPI_rx_block_0": {
        "vlnv": "xilinx.com:module_ref:SPI_rx_block:1.0",
        "ip_revision": "1",
        "xci_name": "FPGA_SPI_Handler_inst_0_SPI_rx_block_0_0",
        "xci_path": "ip\\FPGA_SPI_Handler_inst_0_SPI_rx_block_0_0\\FPGA_SPI_Handler_inst_0_SPI_rx_block_0_0.xci",
        "inst_hier_path": "SPI_rx_block_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SPI_rx_block",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "FPGA_Main_task_ck_sck",
                "value_src": "default_prop"
              }
            }
          },
          "data_to_read": {
            "direction": "I"
          },
          "en": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "received_data": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "intr": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "busdmux_0": {
        "vlnv": "xilinx.com:module_ref:busdmux:1.0",
        "ip_revision": "1",
        "xci_name": "FPGA_SPI_Handler_inst_0_busdmux_0_0",
        "xci_path": "ip\\FPGA_SPI_Handler_inst_0_busdmux_0_0\\FPGA_SPI_Handler_inst_0_busdmux_0_0.xci",
        "inst_hier_path": "busdmux_0",
        "parameters": {
          "BUS_WIDTH": {
            "value": "11"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "busdmux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data_in": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "sel": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "data_out_1": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "data_out_2": {
            "direction": "O",
            "left": "10",
            "right": "0"
          }
        }
      },
      "n_to_m_splitter_0": {
        "vlnv": "xilinx.com:module_ref:n_to_m_splitter:1.0",
        "ip_revision": "1",
        "xci_name": "FPGA_SPI_Handler_inst_0_n_to_m_splitter_0_0",
        "xci_path": "ip\\FPGA_SPI_Handler_inst_0_n_to_m_splitter_0_0\\FPGA_SPI_Handler_inst_0_n_to_m_splitter_0_0.xci",
        "inst_hier_path": "n_to_m_splitter_0",
        "parameters": {
          "input_size": {
            "value": "12"
          },
          "output_size_high": {
            "value": "1"
          },
          "output_size_low": {
            "value": "11"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "n_to_m_splitter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "o_h": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "o_l": {
            "direction": "O",
            "left": "10",
            "right": "0"
          }
        }
      },
      "dlatch_0": {
        "vlnv": "xilinx.com:module_ref:dlatch:1.0",
        "ip_revision": "1",
        "xci_name": "FPGA_SPI_Handler_inst_0_dlatch_0_0",
        "xci_path": "ip\\FPGA_SPI_Handler_inst_0_dlatch_0_0\\FPGA_SPI_Handler_inst_0_dlatch_0_0.xci",
        "inst_hier_path": "dlatch_0",
        "parameters": {
          "WIDTH": {
            "value": "16"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dlatch",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "FPGA_Main_task_ck_sck",
                "value_src": "default_prop"
              }
            }
          },
          "i": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "en": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "o": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "dlatch_1": {
        "vlnv": "xilinx.com:module_ref:dlatch:1.0",
        "ip_revision": "1",
        "xci_name": "FPGA_SPI_Handler_inst_0_dlatch_1_0",
        "xci_path": "ip\\FPGA_SPI_Handler_inst_0_dlatch_1_0\\FPGA_SPI_Handler_inst_0_dlatch_1_0.xci",
        "inst_hier_path": "dlatch_1",
        "parameters": {
          "WIDTH": {
            "value": "16"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dlatch",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "FPGA_Main_task_ck_sck",
                "value_src": "default_prop"
              }
            }
          },
          "i": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "en": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "o": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "busmux_2x1_0": {
        "vlnv": "xilinx.com:module_ref:busmux_2x1:1.0",
        "ip_revision": "1",
        "xci_name": "FPGA_SPI_Handler_inst_0_busmux_2x1_0_0",
        "xci_path": "ip\\FPGA_SPI_Handler_inst_0_busmux_2x1_0_0\\FPGA_SPI_Handler_inst_0_busmux_2x1_0_0.xci",
        "inst_hier_path": "busmux_2x1_0",
        "parameters": {
          "BIT_WIDTH": {
            "value": "16"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "busmux_2x1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "input_1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "input_2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "s": {
            "direction": "I"
          },
          "o": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "d_flip_flop_1": {
        "vlnv": "xilinx.com:module_ref:d_flip_flop:1.0",
        "ip_revision": "1",
        "xci_name": "FPGA_SPI_Handler_inst_0_d_flip_flop_1_0",
        "xci_path": "ip\\FPGA_SPI_Handler_inst_0_d_flip_flop_1_0\\FPGA_SPI_Handler_inst_0_d_flip_flop_1_0.xci",
        "inst_hier_path": "d_flip_flop_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "d_flip_flop",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "FPGA_Main_task_ck_sck",
                "value_src": "default_prop"
              }
            }
          },
          "D": {
            "direction": "I"
          },
          "Q": {
            "direction": "O"
          },
          "en": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "SPI_tx_block_0": {
        "vlnv": "xilinx.com:module_ref:SPI_tx_block:1.0",
        "ip_revision": "1",
        "xci_name": "FPGA_SPI_Handler_inst_0_SPI_tx_block_0_0",
        "xci_path": "ip\\FPGA_SPI_Handler_inst_0_SPI_tx_block_0_0\\FPGA_SPI_Handler_inst_0_SPI_tx_block_0_0.xci",
        "inst_hier_path": "SPI_tx_block_0",
        "parameters": {
          "BUS_WIDTH": {
            "value": "17"
          },
          "dir": {
            "value": "\"1\""
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SPI_tx_block",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "FPGA_Main_task_ck_sck",
                "value_src": "default_prop"
              }
            }
          },
          "data_in": {
            "direction": "I",
            "left": "16",
            "right": "0"
          },
          "en": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "bit_out": {
            "direction": "O"
          },
          "done": {
            "direction": "O"
          }
        }
      },
      "combiner_0": {
        "vlnv": "xilinx.com:module_ref:combiner:1.0",
        "ip_revision": "1",
        "xci_name": "FPGA_SPI_Handler_inst_0_combiner_0_0",
        "xci_path": "ip\\FPGA_SPI_Handler_inst_0_combiner_0_0\\FPGA_SPI_Handler_inst_0_combiner_0_0.xci",
        "inst_hier_path": "combiner_0",
        "parameters": {
          "lowbits": {
            "value": "16"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "combiner",
          "boundary_crc": "0x0"
        },
        "ports": {
          "h": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "l": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "o": {
            "direction": "O",
            "left": "16",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "SPI_rx_block_0_intr": {
        "ports": [
          "SPI_rx_block_0/intr",
          "SPI_rx_intr"
        ]
      },
      "SPI_rx_block_0_received_data": {
        "ports": [
          "SPI_rx_block_0/received_data",
          "n_to_m_splitter_0/i"
        ]
      },
      "SPI_tx_block_2_sent_bit": {
        "ports": [
          "SPI_tx_block_0/bit_out",
          "SPI_tx"
        ]
      },
      "busdmux_0_data_out_1": {
        "ports": [
          "busdmux_0/data_out_1",
          "motor_1"
        ]
      },
      "busdmux_0_data_out_2": {
        "ports": [
          "busdmux_0/data_out_2",
          "motor_2"
        ]
      },
      "busmux_2x1_0_o": {
        "ports": [
          "busmux_2x1_0/o",
          "combiner_0/l"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk",
          "dlatch_0/clk",
          "dlatch_1/clk",
          "d_flip_flop_1/clk",
          "SPI_tx_block_0/clk",
          "SPI_rx_block_0/clk"
        ]
      },
      "combiner_0_o": {
        "ports": [
          "combiner_0/o",
          "SPI_tx_block_0/data_in"
        ]
      },
      "d_flip_flop_1_Q": {
        "ports": [
          "d_flip_flop_1/Q",
          "busmux_2x1_0/s",
          "combiner_0/h"
        ]
      },
      "data_to_read_0_1": {
        "ports": [
          "SPI_rx",
          "SPI_rx_block_0/data_to_read"
        ]
      },
      "dlatch_0_o": {
        "ports": [
          "dlatch_0/o",
          "busmux_2x1_0/input_1"
        ]
      },
      "dlatch_1_o": {
        "ports": [
          "dlatch_1/o",
          "busmux_2x1_0/input_2"
        ]
      },
      "en_0_1": {
        "ports": [
          "en",
          "d_flip_flop_1/en",
          "SPI_tx_block_0/en",
          "SPI_rx_block_0/en"
        ]
      },
      "i_0_1": {
        "ports": [
          "encoder_1",
          "dlatch_0/i"
        ]
      },
      "i_0_2": {
        "ports": [
          "encoder_2",
          "dlatch_1/i"
        ]
      },
      "n_to_m_splitter_0_o_h": {
        "ports": [
          "n_to_m_splitter_0/o_h",
          "busdmux_0/sel"
        ]
      },
      "n_to_m_splitter_0_o_l": {
        "ports": [
          "n_to_m_splitter_0/o_l",
          "busdmux_0/data_in"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst",
          "dlatch_0/rst",
          "dlatch_1/rst",
          "d_flip_flop_1/rst",
          "SPI_tx_block_0/rst",
          "SPI_rx_block_0/rst"
        ]
      },
      "shifting_register_0_done": {
        "ports": [
          "SPI_tx_block_0/done",
          "dlatch_0/en",
          "dlatch_1/en",
          "d_flip_flop_1/D"
        ]
      }
    }
  }
}