\documentclass[pageno]{jpaper}

\usepackage[table,dvipsnames,usenames]{xcolor}
\usepackage{amsmath,amssymb}
\usepackage{xspace}
\usepackage{subfig}
\usepackage{caption}
\usepackage{textcomp}
\usepackage{svg}
\usepackage{calc}
\usepackage{tabularx}
\usepackage{soul}
\usepackage{marginnote}
\usepackage{mdframed}
\usepackage{textcomp}

\pretitle{\begin{center}\normalfont\Large\bfseries}
\posttitle{\end{center}}

\include{macros}

\author{Suyash Mahar$^{*}$, Hao Wang$^{\dagger}$, Wei Shu$^{\mathsection}$, Abhishek Dhanotia$^{\ddagger}$\\
$^{*}$UC San Diego\quad{}$^{\dagger}$NVIDIA\quad{}$^{\mathsection}$Tenstorrent\quad{}$^{\ddagger}$Meta Inc.}



\newcommand{\chtxt}[1]{#1}
\newcommand{\chpar}[1]{#1}



\renewcommand\marginfont{%
  \color{blue} \normalfont\tiny\itshape }

\newcommand{\AB}[1]{\abhishek{#1}}

\ignore{
Mapping table:
AdFinder        -> Ads1
AdRanker        -> Ads2
AdRetriever     -> Ads3
Web             -> Web2
Instagram       -> Web1
Memcache        -> Cache1
Tao             -> Cache2
DPP-Reader      -> Reader
Feed            -> Feed
}


\newcommand{\asplossubmissionnumber}{114}

\usepackage[normalem]{ulem}

\input{data}

\begin{document}

\newcounter{obscounter}

\title{Workload Behavior Driven Memory Subsystem Design for Hyperscale}

\ignore{



Motivation

1. IPC is low across the fleet
    → IPC vs %

1. Stalls are higher
    → Mem capacity and BW with generations
2. Latency
    → Mem latency as %
    → Perf sensitivity of latency stalls. (a) L2 HW prefetcher on vs off. Performance and %
    → 

Contribution

1. New profiling methodology
2. Fleet Characterization 
3. Code analysis
    → Code BW plots
    → i- and d-TLB MPKI with SMT enabled and disabled
    → Code execution similarity across cores (heatmap and correlation coefficient)
    → Perf projection based on increased cache size
    → Shared iTLB
4. BW Analysis
    → BW distribution plots using PEBS data
    → Use for tiering (High bandwidth, DDR, CXL)
    → Experimental evaluation using NUMA machine using DPP Reader
    → Distributed vs Unified L3 cache
5. HW Prefetcher accuracy (TODO: L2 prefetcher)
    → Disable and enable prefetcher for all cores and single core to study IPC impact
    → accuracy numbers
6. Latency (?)
7. Traces (?)






}

\date{}
\maketitle

\thispagestyle{empty}

\input{abstract}
\input{intro}
\input{motivation}
\input{impl}
\input{results}
\input{related}
\input{conclusion}


\bibliographystyle{plain}
\bibliography{references}


\end{document}
