
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 b6be8bb62, gcc 11.2.1 -fPIC -Os)


-- Executing script file `simple_testcase_with_neg_constant.ys' --

1. Executing Verilog with UHDM frontend.
Warning: Removing unelaborated module: \TDP_RAM36K from the design.
Warning: Removing unelaborated module: \TDP_RAM18KX2 from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_JTAG from the design.
Warning: Removing unelaborated module: \LATCHNR from the design.
Warning: Removing unelaborated module: \LATCHN from the design.
Warning: Removing unelaborated module: \O_SERDES_CLK from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD_REGIN_REGOUT from the design.
Warning: Removing unelaborated module: \LATCH from the design.
Warning: Removing unelaborated module: \LATCHS from the design.
Warning: Removing unelaborated module: \DFFNRE from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_IRQ from the design.
Warning: Removing unelaborated module: \BOOT_CLOCK from the design.
Warning: Removing unelaborated module: \LUT3 from the design.
Warning: Removing unelaborated module: \I_SERDES from the design.
Warning: Removing unelaborated module: \LUT6 from the design.
Warning: Removing unelaborated module: \LATCHNS from the design.
Warning: Removing unelaborated module: \LUT1 from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC_REGOUT from the design.
Warning: Removing unelaborated module: \FIFO18KX2 from the design.
Warning: Removing unelaborated module: \DSP19X2 from the design.
Warning: Removing unelaborated module: \O_BUFT from the design.
Warning: Removing unelaborated module: \LUT2 from the design.
Warning: Removing unelaborated module: \FIFO36K from the design.
Warning: Removing unelaborated module: \LATCHR from the design.
Warning: Removing unelaborated module: \SOC_FPGA_TEMPERATURE from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT_REGIN_REGOUT from the design.
Warning: Removing unelaborated module: \CARRY from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AXI_M0 from the design.
Warning: Removing unelaborated module: \CARRY_CHAIN from the design.
Warning: Removing unelaborated module: \I_BUF_DS from the design.
Warning: Removing unelaborated module: \DSP38 from the design.
Warning: Removing unelaborated module: \I_DELAY from the design.
Warning: Removing unelaborated module: \O_BUF from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_DMA from the design.
Warning: Removing unelaborated module: \O_BUFT_DS from the design.
Warning: Removing unelaborated module: \O_SERDES from the design.
Warning: Removing unelaborated module: \CLK_BUF from the design.
Warning: Removing unelaborated module: \O_BUF_DS from the design.
Warning: Removing unelaborated module: \LUT5 from the design.
Warning: Removing unelaborated module: \DFFRE from the design.
Warning: Removing unelaborated module: \O_DDR from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC_REGIN from the design.
Warning: Removing unelaborated module: \O_DELAY from the design.
Warning: Removing unelaborated module: \_$_mem_v2_asymmetric from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD_REGOUT from the design.
Warning: Removing unelaborated module: \I_DDR from the design.
Warning: Removing unelaborated module: \RS_DSP from the design.
Warning: Removing unelaborated module: \I_BUF from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC_REGIN_REGOUT from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT from the design.
Warning: Removing unelaborated module: \BRAM2x18_SDP from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD from the design.
Warning: Removing unelaborated module: \PLL from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AHB_M from the design.
Warning: Removing unelaborated module: \BRAM2x18_TDP from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD_REGIN from the design.
Warning: Removing unelaborated module: \LUT4 from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT_REGIN from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT_REGOUT from the design.
Warning: Removing unelaborated module: \RS_TDP36K from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AHB_S from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AXI_M1 from the design.
Generating RTLIL representation for module `\simple_testcase_with_neg_constant'.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \simple_testcase_with_neg_constant

2.2. Analyzing design hierarchy..
Top module:  \simple_testcase_with_neg_constant
Removed 0 unused modules.

3. Executing synth_rs pass: v0.4.218

3.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

3.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

3.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

3.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

3.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

3.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

3.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

3.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

3.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

3.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

3.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

3.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

3.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

3.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_06_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.17. Executing HIERARCHY pass (managing design hierarchy).

3.17.1. Analyzing design hierarchy..
Top module:  \simple_testcase_with_neg_constant

3.17.2. Analyzing design hierarchy..
Top module:  \simple_testcase_with_neg_constant
Removed 0 unused modules.

3.18. Executing PROC pass (convert processes to netlists).

3.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2477/simple_testcase/rtl/simple_testcase_with_neg_constant.v:9$1 in module simple_testcase_with_neg_constant.
Removed a total of 0 dead cases.

3.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

3.18.4. Executing PROC_INIT pass (extract init attributes).

3.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\simple_testcase_with_neg_constant.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2477/simple_testcase/rtl/simple_testcase_with_neg_constant.v:9$1'.

3.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

3.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\simple_testcase_with_neg_constant.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2477/simple_testcase/rtl/simple_testcase_with_neg_constant.v:9$1'.
     1/1: $0\out_value[7:0]

3.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\simple_testcase_with_neg_constant.\out_value' using process `\simple_testcase_with_neg_constant.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2477/simple_testcase/rtl/simple_testcase_with_neg_constant.v:9$1'.
  created $adff cell `$procdff$4' with positive edge clock and negative level reset.

3.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `simple_testcase_with_neg_constant.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2477/simple_testcase/rtl/simple_testcase_with_neg_constant.v:9$1'.
Cleaned up 0 empty switches.

3.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_testcase_with_neg_constant.

3.19. Executing DEMUXMAP pass.

3.20. Executing FLATTEN pass (flatten design).

3.21. Executing DEMUXMAP pass.

3.22. Executing TRIBUF pass.

3.23. Executing TRIBUF pass.

3.24. Executing DEMINOUT pass (demote inout ports to input or output).

3.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_testcase_with_neg_constant.
<suppressed ~1 debug messages>
ERROR: Found error in internal cell $mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2477/simple_testcase/rtl/simple_testcase_with_neg_constant.v:14$3 ($neg) at kernel/rtlil.cc:1063:
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2477/simple_testcase/rtl/simple_testcase_with_neg_constant.v:14.22-14.41"
  cell $neg $mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2477/simple_testcase/rtl/simple_testcase_with_neg_constant.v:14$3
    parameter \A_WIDTH 8
    parameter \A_SIGNED 1
    parameter \DSP_CLK ""
    parameter \DSP_RST ""
    parameter \DSP_RST_POL 0
    parameter \REG_OUT 0
    parameter \Y_WIDTH 8
    connect \A \in_value
    connect \Y $mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2477/simple_testcase/rtl/simple_testcase_with_neg_constant.v:14$3_Y
  end
