xpm_cdc.sv,systemverilog,xpm,../../usr/home/enstb1/Xilinx/Vivado2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,../../usr/home/enstb1/Xilinx/Vivado2019.2/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ipstatic"incdir="../../../ipstatic"
clk_wiz_vga_25MHz_clk_wiz.v,verilog,xil_defaultlib,../../../../sources/ip/clk_wiz_vga_25MHz/clk_wiz_vga_25MHz_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
clk_wiz_vga_25MHz.v,verilog,xil_defaultlib,../../../../sources/ip/clk_wiz_vga_25MHz/clk_wiz_vga_25MHz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
