read_verilog ../top.v
proc
 sat -prove x 2'b11  middle
