=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 93 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 92 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 167 8 2 1 154
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 96 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 94 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 153 8 2 1 141
=====================  add6n.aag =====================
[LOG] Relation determinization time: 4.84 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 707 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 705 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.84/5 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.1/0 sec, 0.82/1 sec, 3.28/3 sec, 0.01/0 sec, 0.03/0 sec, 0.07/0 sec, 0.15/0 sec, 0.36/1 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 0.88/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.7/0.7 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 3.92/4 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.12/0.12 sec, 3.26/3.26 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.28/0.28 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 4.84 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.19 sec (Real time) / 5.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 824 12 2 1 806
=====================  add6y.aag =====================
[LOG] Relation determinization time: 3.77 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 703 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 701 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.74/4 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.08/0 sec, 0.88/1 sec, 2.31/3 sec, 0.02/0 sec, 0.02/0 sec, 0.05/0 sec, 0.11/0 sec, 0.25/0 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 0.92/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.78/0.78 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 2.8/3 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.1/0.1 sec, 2.3/2.3 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.2/0.2 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 3.77 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.11 sec (Real time) / 3.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 794 12 2 1 776
=====================  add8n.aag =====================
[LOG] Relation determinization time: 32.61 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 3534 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3532 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 32.56/32 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.1/0 sec, 0.75/1 sec, 1.86/2 sec, 3.96/4 sec, 9.06/9 sec, 0.42/0 sec, 0.27/0 sec, 0.36/1 sec, 0.62/0 sec, 1.16/1 sec, 4.44/5 sec, 9.54/9 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 6.04/7 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.62/0.62 sec, 1.3/1.3 sec, 1.55/1.55 sec, 0.32/0.32 sec, 0.22/0.22 sec, 0.1/0.1 sec, 0.14/0.14 sec, 0.16/0.16 sec, 0.24/0.24 sec, 0.35/0.35 sec, 0.99/0.99 sec )
[LOG] Total clause minimization time: 25.92/24 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.13/0.13 sec, 0.54/0.54 sec, 2.31/2.31 sec, 8.74/8.74 sec, 0.2/0.2 sec, 0.17/0.17 sec, 0.21/0.21 sec, 0.44/0.44 sec, 0.87/0.87 sec, 4.02/4.02 sec, 8.22/8.22 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 32.61 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 33.46 sec (Real time) / 29.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.33 sec (Real time) / 1.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.53 sec (Real time) / 0.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3695 16 2 1 3671
=====================  add8y.aag =====================
[LOG] Relation determinization time: 33.18 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 3526 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3524 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 33.16/33 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.09/0 sec, 0.87/1 sec, 1.81/2 sec, 3.79/4 sec, 8.67/9 sec, 0.43/0 sec, 2.25/2 sec, 0.41/1 sec, 0.52/0 sec, 1.07/1 sec, 3.19/3 sec, 10.04/10 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 8.36/10 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.76/0.76 sec, 1.24/1.24 sec, 1.44/1.44 sec, 0.24/0.24 sec, 0.17/0.17 sec, 2.07/2.07 sec, 0.2/0.2 sec, 0.11/0.11 sec, 0.19/0.19 sec, 0.62/0.62 sec, 1.24/1.24 sec )
[LOG] Total clause minimization time: 24.2/22 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.1/0.1 sec, 0.54/0.54 sec, 2.25/2.25 sec, 8.42/8.42 sec, 0.26/0.26 sec, 0.18/0.18 sec, 0.19/0.19 sec, 0.37/0.37 sec, 0.83/0.83 sec, 2.45/2.45 sec, 8.58/8.58 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 33.18 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 34.03 sec (Real time) / 30.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.65 sec (Real time) / 1.65 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.47 sec (Real time) / 0.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3651 16 2 1 3627
=====================  add10n.aag =====================
[LOG] Relation determinization time: 567.18 sec CPU time.
[LOG] Relation determinization time: 571 sec real time.
[LOG] Final circuit size: 15681 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15679 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 567.04/567 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.1/0 sec, 0.92/1 sec, 1.9/2 sec, 3.93/3 sec, 13.67/14 sec, 56.03/56 sec, 62.57/63 sec, 6.28/6 sec, 3.16/3 sec, 3.15/3 sec, 3.12/4 sec, 5.02/5 sec, 11.22/11 sec, 27.53/27 sec, 85.06/85 sec, 283.35/284 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 68.76/64 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec, 0.77/0.77 sec, 1.31/1.31 sec, 1.49/1.49 sec, 2.63/2.63 sec, 6.75/6.75 sec, 5.24/5.24 sec, 2.47/2.47 sec, 1.77/1.77 sec, 1.56/1.56 sec, 1.12/1.12 sec, 1.15/1.15 sec, 1.99/1.99 sec, 3.65/3.65 sec, 11.09/11.09 sec, 25.7/25.7 sec )
[LOG] Total clause minimization time: 489.62/490 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.14/0.14 sec, 0.55/0.55 sec, 2.34/2.34 sec, 10.62/10.62 sec, 47.53/47.53 sec, 57.33/57.33 sec, 3.8/3.8 sec, 1.37/1.37 sec, 1.56/1.56 sec, 1.97/1.97 sec, 3.82/3.82 sec, 8.99/8.99 sec, 23.4/23.4 sec, 72.53/72.53 sec, 253.61/253.61 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 567.18 sec CPU time.
[LOG] Overall execution time: 571 sec real time.
Synthesis time: 571.06 sec (Real time) / 476.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.22 sec (Real time) / 3.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.44 sec (Real time) / 14.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 15886 20 2 1 15856
=====================  add10y.aag =====================
[LOG] Relation determinization time: 568.22 sec CPU time.
[LOG] Relation determinization time: 572 sec real time.
[LOG] Final circuit size: 15570 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15569 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 568.09/568 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.11/0 sec, 0.96/1 sec, 1.91/2 sec, 3.97/4 sec, 13.58/13 sec, 55.12/55 sec, 58.43/59 sec, 8.34/8 sec, 4.27/4 sec, 3.86/4 sec, 3.97/4 sec, 5.16/5 sec, 12.98/13 sec, 34.38/35 sec, 83.61/83 sec, 277.41/278 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 70.12/56 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.81/0.81 sec, 1.3/1.3 sec, 1.55/1.55 sec, 2.54/2.54 sec, 6.87/6.87 sec, 5.13/5.13 sec, 2.38/2.38 sec, 1.54/1.54 sec, 2.33/2.33 sec, 1.89/1.89 sec, 1.65/1.65 sec, 3.87/3.87 sec, 3.55/3.55 sec, 10.82/10.82 sec, 23.84/23.84 sec )
[LOG] Total clause minimization time: 489.48/508 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.14/0.14 sec, 0.61/0.61 sec, 2.3/2.3 sec, 10.64/10.64 sec, 46.52/46.52 sec, 53.3/53.3 sec, 5.96/5.96 sec, 2.71/2.71 sec, 1.52/1.52 sec, 2.02/2.02 sec, 3.41/3.41 sec, 8.87/8.87 sec, 30.39/30.39 sec, 71.5/71.5 sec, 249.51/249.51 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 568.22 sec CPU time.
[LOG] Overall execution time: 572 sec real time.
Synthesis time: 572.21 sec (Real time) / 477.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.43 sec (Real time) / 3.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.06 sec (Real time) / 10.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15730 20 2 1 15699
=====================  add12n.aag =====================
Command terminated by signal 6
Synthesis time: 1425.44 sec (Real time) / 1401.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  add12y.aag =====================
[LOG] Relation determinization time: 9234.95 sec CPU time.
[LOG] Relation determinization time: 9243 sec real time.
[LOG] Final circuit size: 68167 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 68165 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 9234.4/9233 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.11/0 sec, 0.86/1 sec, 1.95/2 sec, 3.92/4 sec, 12.58/12 sec, 49.77/50 sec, 222.78/223 sec, 982.64/982 sec, 262.94/263 sec, 115.01/115 sec, 45.9/46 sec, 25.22/25 sec, 29.52/29 sec, 89.07/89 sec, 49.96/50 sec, 96.48/97 sec, 212.63/212 sec, 535.68/536 sec, 1589.8/1590 sec, 4907.55/4907 sec )
[LOG] Nr of iterations: 40868 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556, 5116, 10236 )
[LOG] Total clause computation time: 1036.92/982 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.67/0.67 sec, 1.36/1.36 sec, 1.46/1.46 sec, 2.4/2.4 sec, 5.65/5.65 sec, 23.74/23.74 sec, 76.55/76.55 sec, 84.9/84.9 sec, 46.56/46.56 sec, 25.85/25.85 sec, 10.26/10.26 sec, 15.57/15.57 sec, 12.96/12.96 sec, 14.71/14.71 sec, 22.64/22.64 sec, 36.42/36.42 sec, 67/67 sec, 199.53/199.53 sec, 388.63/388.63 sec )
[LOG] Total clause minimization time: 8085.58/8115 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.18/0.18 sec, 0.57/0.57 sec, 2.33/2.33 sec, 9.95/9.95 sec, 43.22/43.22 sec, 194.74/194.74 sec, 886.07/886.07 sec, 178.04/178.04 sec, 68.45/68.45 sec, 20/20 sec, 14.89/14.89 sec, 13.81/13.81 sec, 75.79/75.79 sec, 34.51/34.51 sec, 72.44/72.44 sec, 173.1/173.1 sec, 461.77/461.77 sec, 1371.96/1371.96 sec, 4463.68/4463.68 sec )
[LOG] Total clause size reduction: 813290 --> 483144 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640, 60408 --> 60408, 131064 --> 131064 )
[LOG] Average clause size reduction: 19.9004 --> 11.8221 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138, 11.8077 --> 11.8077, 12.8042 --> 12.8042 )
[LOG] Overall execution time: 9234.95 sec CPU time.
[LOG] Overall execution time: 9243 sec real time.
Synthesis time: 9242.91 sec (Real time) / 7301.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.76 sec (Real time) / 11.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 203.77 sec (Real time) / 203.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 68360 24 2 1 68324
=====================  add14n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9869.31 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9864.32 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9857.69 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.23 sec (Real time) / 9854.13 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
=====================  add18y.aag =====================
=====================  add20n.aag =====================
=====================  add20y.aag =====================
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.58 sec (Real time) / 0.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.71 sec (Real time) / 1.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.18 sec (Real time) / 1.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.61 sec (Real time) / 6.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.26 sec (Real time) / 4.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1129.07 sec (Real time) / 1121.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1854.18 sec (Real time) / 1844.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.16 sec (Real time) / 1.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.27 sec (Real time) / 9967.81 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.10 sec (Real time) / 2.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.45 sec (Real time) / 9969.38 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 998.93 sec (Real time) / 992.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.24 sec (Real time) / 9970.84 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.02/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.4 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.4/0 sec (0.36/0 sec, 0.03/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.09/0 sec (0.06/0.06 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.3/0 sec (0.29/0.29 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.4 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.37 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.36/0 sec (0.3/0 sec, 0.06/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.09/0 sec (0.03/0.03 sec, 0.06/0.06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.27/0 sec (0.27/0.27 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.37 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.36 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.35/1 sec (0.3/1 sec, 0.04/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.1/0 sec (0.05/0.05 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.24/1 sec (0.24/0.24 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.36 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.33 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.32/0 sec (0.26/0 sec, 0.05/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.08/0 sec (0.03/0.03 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.22/0 sec (0.21/0.21 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.33 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 29.62 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 29.58/30 sec (14.41/15 sec, 12.73/13 sec, 1.67/1 sec, 0.61/1 sec, 0.13/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 16.85/20 sec (1.7/1.7 sec, 12.73/12.73 sec, 1.67/1.67 sec, 0.61/0.61 sec, 0.13/0.13 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 11.56/8 sec (11.54/11.54 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 29.62 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 29.82 sec (Real time) / 27.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 28.2 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 28.15/29 sec (13.16/14 sec, 12.57/12 sec, 2.09/2 sec, 0.29/0 sec, 0.02/1 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 16.61/18 sec (1.63/1.63 sec, 12.57/12.57 sec, 2.09/2.09 sec, 0.29/0.29 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 10.64/9 sec (10.63/10.63 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 28.2 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 28.40 sec (Real time) / 25.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 27.41 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 27.35/27 sec (13.34/13 sec, 10.48/11 sec, 2.78/2 sec, 0.65/1 sec, 0.09/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 15.72/16 sec (1.72/1.72 sec, 10.48/10.48 sec, 2.78/2.78 sec, 0.65/0.65 sec, 0.09/0.09 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 10.51/9 sec (10.51/10.51 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 27.41 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 27.61 sec (Real time) / 25.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 27.03 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 26.97/27 sec (12.38/12 sec, 11.17/11 sec, 2.58/3 sec, 0.66/0 sec, 0.16/1 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 16.08/16 sec (1.5/1.5 sec, 11.17/11.17 sec, 2.58/2.58 sec, 0.66/0.66 sec, 0.16/0.16 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 9.94/11 sec (9.93/9.93 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 27.03 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 27.22 sec (Real time) / 24.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 395.73 sec CPU time.
[LOG] Relation determinization time: 396 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 395.36/396 sec (119.93/120 sec, 208.51/209 sec, 48.12/48 sec, 13.01/13 sec, 4.39/4 sec, 1.12/1 sec, 0.24/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/1 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 296.21/291 sec (20.8/20.8 sec, 208.51/208.51 sec, 48.12/48.12 sec, 13.01/13.01 sec, 4.39/4.39 sec, 1.12/1.12 sec, 0.24/0.24 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 77.38/88 sec (77.37/77.37 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 395.73 sec CPU time.
[LOG] Overall execution time: 396 sec real time.
Synthesis time: 395.93 sec (Real time) / 361.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 592.19 sec CPU time.
[LOG] Relation determinization time: 592 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 591.85/591 sec (114.44/114 sec, 275.92/276 sec, 181.87/181 sec, 15.96/16 sec, 2.99/3 sec, 0.62/1 sec, 0.03/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 498.02/498 sec (20.63/20.63 sec, 275.92/275.92 sec, 181.87/181.87 sec, 15.96/15.96 sec, 2.98/2.98 sec, 0.62/0.62 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 71.85/79 sec (71.84/71.84 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 592.19 sec CPU time.
[LOG] Overall execution time: 592 sec real time.
Synthesis time: 592.37 sec (Real time) / 555.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9258.80 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
[LOG] Relation determinization time: 8696.63 sec CPU time.
[LOG] Relation determinization time: 8696 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8695.02/8694 sec (2140.5/2140 sec, 4559.47/4559 sec, 1631.68/1632 sec, 299.83/300 sec, 44.17/44 sec, 14.68/14 sec, 3.65/4 sec, 0.84/1 sec, 0.11/0 sec, 0.03/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 131092 (131073, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 7010.27/6986 sec (455.81/455.81 sec, 4559.46/4559.46 sec, 1631.68/1631.68 sec, 299.83/299.83 sec, 44.17/44.17 sec, 14.68/14.68 sec, 3.65/3.65 sec, 0.84/0.84 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 945.25/943 sec (945.24/945.24 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7733266 --> 2359297 (7733248 --> 2359296, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.9911 --> 17.9973 (58.9995 --> 17.9999, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 8696.63 sec CPU time.
[LOG] Overall execution time: 8696 sec real time.
Synthesis time: 8696.51 sec (Real time) / 8075.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 324 38 21 1 265
Raw AIGER output size: aag 324 19 21 1 284
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9288.21 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 7676.38 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 7421.31 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 7386.23 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32 (3, 6, 4, 5, 2, 5, 3, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 111 --> 44 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4, 2 --> 2, 12 --> 12, 4 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 3.46875 --> 1.375 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8, 1 --> 1, 2.4 --> 2.4, 1.33333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.88 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 392 new AND gates.
[LOG] Size before ABC: 856 AND gates.
[LOG] Size after ABC: 390 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.88/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.06/0 sec, 0.24/0 sec, 0.01/0 sec, 0.01/0 sec, 0.23/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.03/0 sec, 0.12/1 sec )
[LOG] Nr of iterations: 368 (3, 6, 13, 38, 46, 44, 26, 12, 2, 5, 12, 37, 45, 43, 25, 11 )
[LOG] Total clause computation time: 0.31/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.21/0.21 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.57/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.23/0.23 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.11/0.11 sec )
[LOG] Total clause size reduction: 2974 --> 1712 (32 --> 2, 75 --> 12, 168 --> 42, 481 --> 200, 540 --> 245, 473 --> 219, 250 --> 106, 99 --> 30, 2 --> 2, 12 --> 12, 42 --> 42, 200 --> 200, 245 --> 245, 219 --> 219, 106 --> 106, 30 --> 30 )
[LOG] Average clause size reduction: 8.08152 --> 4.65217 (10.6667 --> 0.666667, 12.5 --> 2, 12.9231 --> 3.23077, 12.6579 --> 5.26316, 11.7391 --> 5.32609, 10.75 --> 4.97727, 9.61538 --> 4.07692, 8.25 --> 2.5, 1 --> 1, 2.4 --> 2.4, 3.5 --> 3.5, 5.40541 --> 5.40541, 5.44444 --> 5.44444, 5.09302 --> 5.09302, 4.24 --> 4.24, 2.72727 --> 2.72727 )
[LOG] Overall execution time: 0.88 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.25 sec (Real time) / 1.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 534 8 0 1 520
=====================  mult5.aag =====================
[LOG] Relation determinization time: 40.44 sec CPU time.
[LOG] Relation determinization time: 41 sec real time.
[LOG] Final circuit size: 1764 new AND gates.
[LOG] Size before ABC: 4305 AND gates.
[LOG] Size after ABC: 1762 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 40.42/41 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.17/1 sec, 0.23/0 sec, 0.28/0 sec, 2.03/2 sec, 0.15/0 sec, 0.06/0 sec, 32.21/33 sec, 0.06/0 sec, 0.06/0 sec, 0.15/0 sec, 0.49/0 sec, 0.77/1 sec, 0.75/1 sec, 0.52/0 sec, 2.36/3 sec, 0.1/0 sec )
[LOG] Nr of iterations: 1324 (3, 6, 12, 36, 131, 160, 139, 99, 52, 29, 2, 5, 11, 35, 130, 159, 138, 98, 51, 28 )
[LOG] Total clause computation time: 2.67/4 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.04/0.04 sec, 1.79/1.79 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 37.61/37 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.14/0.14 sec, 0.23/0.23 sec, 0.23/0.23 sec, 0.14/0.14 sec, 0.06/0.06 sec, 32.19/32.19 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.37/0.37 sec, 0.61/0.61 sec, 0.58/0.58 sec, 0.43/0.43 sec, 2.32/2.32 sec, 0.08/0.08 sec )
[LOG] Total clause size reduction: 13824 --> 8610 (40 --> 2, 95 --> 12, 198 --> 41, 595 --> 190, 2080 --> 952, 2385 --> 1161, 1932 --> 972, 1274 --> 597, 612 --> 272, 308 --> 106, 2 --> 2, 12 --> 12, 41 --> 41, 190 --> 190, 952 --> 952, 1161 --> 1161, 972 --> 972, 597 --> 597, 272 --> 272, 106 --> 106 )
[LOG] Average clause size reduction: 10.4411 --> 6.50302 (13.3333 --> 0.666667, 15.8333 --> 2, 16.5 --> 3.41667, 16.5278 --> 5.27778, 15.8779 --> 7.26718, 14.9062 --> 7.25625, 13.8993 --> 6.99281, 12.8687 --> 6.0303, 11.7692 --> 5.23077, 10.6207 --> 3.65517, 1 --> 1, 2.4 --> 2.4, 3.72727 --> 3.72727, 5.42857 --> 5.42857, 7.32308 --> 7.32308, 7.30189 --> 7.30189, 7.04348 --> 7.04348, 6.09184 --> 6.09184, 5.33333 --> 5.33333, 3.78571 --> 3.78571 )
[LOG] Overall execution time: 40.44 sec CPU time.
[LOG] Overall execution time: 41 sec real time.
Synthesis time: 40.92 sec (Real time) / 40.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.19 sec (Real time) / 1.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 1999 10 0 1 1981
=====================  mult6.aag =====================
[LOG] Relation determinization time: 190.71 sec CPU time.
[LOG] Relation determinization time: 192 sec real time.
[LOG] Final circuit size: 7691 new AND gates.
[LOG] Size before ABC: 22438 AND gates.
[LOG] Size after ABC: 7690 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 190.67/191 sec (0.02/0 sec, 0/0 sec, 0/0 sec, 0.03/0 sec, 0.28/0 sec, 0.97/1 sec, 4.98/5 sec, 7.15/7 sec, 4.46/5 sec, 3.25/3 sec, 1.54/2 sec, 5.07/5 sec, 76.31/76 sec, 2.95/3 sec, 0.97/1 sec, 1.19/1 sec, 2.24/2 sec, 9.42/10 sec, 23.08/23 sec, 19.13/19 sec, 13.86/14 sec, 8.68/8 sec, 3.89/4 sec, 1.2/2 sec )
[LOG] Nr of iterations: 5334 (3, 6, 11, 44, 129, 478, 625, 582, 382, 247, 122, 44, 2, 5, 10, 43, 128, 477, 624, 581, 381, 246, 121, 43 )
[LOG] Total clause computation time: 30.36/28 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.16/0.16 sec, 0.15/0.15 sec, 2.47/2.47 sec, 2.83/2.83 sec, 0.47/0.47 sec, 0.44/0.44 sec, 0.21/0.21 sec, 4.65/4.65 sec, 0.29/0.29 sec, 0.32/0.32 sec, 0.53/0.53 sec, 0.4/0.4 sec, 0.49/0.49 sec, 1.26/1.26 sec, 9.02/9.02 sec, 2.44/2.44 sec, 2.12/2.12 sec, 1.35/1.35 sec, 0.52/0.52 sec, 0.22/0.22 sec )
[LOG] Total clause minimization time: 159.03/161 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.12/0.12 sec, 0.81/0.81 sec, 2.45/2.45 sec, 4.24/4.24 sec, 3.95/3.95 sec, 2.75/2.75 sec, 1.3/1.3 sec, 0.42/0.42 sec, 76.02/76.02 sec, 2.63/2.63 sec, 0.44/0.44 sec, 0.78/0.78 sec, 1.7/1.7 sec, 8.04/8.04 sec, 13.88/13.88 sec, 16.49/16.49 sec, 11.5/11.5 sec, 7.19/7.19 sec, 3.34/3.34 sec, 0.95/0.95 sec )
[LOG] Total clause size reduction: 68495 --> 44876 (48 --> 2, 115 --> 12, 220 --> 36, 903 --> 259, 2560 --> 925, 9063 --> 4316, 11232 --> 5764, 9877 --> 5245, 6096 --> 3131, 3690 --> 1795, 1694 --> 747, 559 --> 206, 2 --> 2, 12 --> 12, 36 --> 36, 259 --> 259, 925 --> 925, 4316 --> 4316, 5764 --> 5764, 5245 --> 5245, 3131 --> 3131, 1795 --> 1795, 747 --> 747, 206 --> 206 )
[LOG] Average clause size reduction: 12.8412 --> 8.4132 (16 --> 0.666667, 19.1667 --> 2, 20 --> 3.27273, 20.5227 --> 5.88636, 19.845 --> 7.17054, 18.9603 --> 9.02929, 17.9712 --> 9.2224, 16.9708 --> 9.01203, 15.9581 --> 8.19634, 14.9393 --> 7.26721, 13.8852 --> 6.12295, 12.7045 --> 4.68182, 1 --> 1, 2.4 --> 2.4, 3.6 --> 3.6, 6.02326 --> 6.02326, 7.22656 --> 7.22656, 9.04822 --> 9.04822, 9.23718 --> 9.23718, 9.02754 --> 9.02754, 8.21785 --> 8.21785, 7.29675 --> 7.29675, 6.17355 --> 6.17355, 4.7907 --> 4.7907 )
[LOG] Overall execution time: 190.71 sec CPU time.
[LOG] Overall execution time: 192 sec real time.
Synthesis time: 192.22 sec (Real time) / 173.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.52 sec (Real time) / 3.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.02 sec (Real time) / 3.99 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 8036 12 0 1 8013
=====================  mult7.aag =====================
[LOG] Relation determinization time: 2302.44 sec CPU time.
[LOG] Relation determinization time: 2315 sec real time.
[LOG] Final circuit size: 29657 new AND gates.
[LOG] Size before ABC: 104311 AND gates.
[LOG] Size after ABC: 29656 AND gates.
[LOG] Time for optimizing with ABC: 13 seconds.
[LOG] Total time for all control signals: 2302.2/2301 sec (0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.3/0 sec, 1.23/2 sec, 13.55/13 sec, 46.08/46 sec, 84.34/85 sec, 154.36/154 sec, 65.66/66 sec, 35.99/36 sec, 15.3/15 sec, 5.58/5 sec, 106.87/106 sec, 12.43/13 sec, 25.69/25 sec, 11.73/12 sec, 16.02/16 sec, 43.93/44 sec, 270.82/271 sec, 308.48/308 sec, 381.39/382 sec, 332.38/332 sec, 201.14/201 sec, 105.34/106 sec, 47.6/47 sec, 15.93/16 sec )
[LOG] Nr of iterations: 20364 (3, 6, 13, 38, 128, 478, 1797, 2272, 2091, 1593, 944, 501, 229, 96, 2, 5, 12, 37, 127, 477, 1796, 2271, 2090, 1592, 943, 500, 228, 95 )
[LOG] Total clause computation time: 413.6/411 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.17/0.17 sec, 3.44/3.44 sec, 5.7/5.7 sec, 9.19/9.19 sec, 9.58/9.58 sec, 6.71/6.71 sec, 3.92/3.92 sec, 1.72/1.72 sec, 0.68/0.68 sec, 9.22/9.22 sec, 5.23/5.23 sec, 19.52/19.52 sec, 6.09/6.09 sec, 6.02/6.02 sec, 11.6/11.6 sec, 115.41/115.41 sec, 40.24/40.24 sec, 53.13/53.13 sec, 46.86/46.86 sec, 30.52/30.52 sec, 17.43/17.43 sec, 8.74/8.74 sec, 2.43/2.43 sec )
[LOG] Total clause minimization time: 1859.84/1856 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.26/0.26 sec, 1.04/1.04 sec, 9.86/9.86 sec, 39.58/39.58 sec, 73.82/73.82 sec, 142.94/142.94 sec, 57.56/57.56 sec, 31.23/31.23 sec, 13.06/13.06 sec, 4.79/4.79 sec, 97.65/97.65 sec, 7.2/7.2 sec, 6.17/6.17 sec, 5.63/5.63 sec, 9.88/9.88 sec, 31.66/31.66 sec, 153.06/153.06 sec, 264.41/264.41 sec, 323.33/323.33 sec, 280.98/280.98 sec, 168.04/168.04 sec, 86.39/86.39 sec, 38.06/38.06 sec, 13.2/13.2 sec )
[LOG] Total clause size reduction: 309556 --> 208622 (56 --> 2, 135 --> 12, 312 --> 42, 925 --> 200, 3048 --> 930, 10971 --> 4320, 39512 --> 19540, 47691 --> 25175, 41800 --> 22832, 30248 --> 16362, 16974 --> 8652, 8500 --> 4079, 3648 --> 1623, 1425 --> 542, 2 --> 2, 12 --> 12, 42 --> 42, 200 --> 200, 930 --> 930, 4320 --> 4320, 19540 --> 19540, 25175 --> 25175, 22832 --> 22832, 16362 --> 16362, 8652 --> 8652, 4079 --> 4079, 1623 --> 1623, 542 --> 542 )
[LOG] Average clause size reduction: 15.2011 --> 10.2446 (18.6667 --> 0.666667, 22.5 --> 2, 24 --> 3.23077, 24.3421 --> 5.26316, 23.8125 --> 7.26562, 22.9519 --> 9.03766, 21.9878 --> 10.8737, 20.9908 --> 11.0805, 19.9904 --> 10.9192, 18.9881 --> 10.2712, 17.9809 --> 9.16525, 16.9661 --> 8.14172, 15.9301 --> 7.08734, 14.8438 --> 5.64583, 1 --> 1, 2.4 --> 2.4, 3.5 --> 3.5, 5.40541 --> 5.40541, 7.32283 --> 7.32283, 9.0566 --> 9.0566, 10.8797 --> 10.8797, 11.0854 --> 11.0854, 10.9244 --> 10.9244, 10.2776 --> 10.2776, 9.17497 --> 9.17497, 8.158 --> 8.158, 7.11842 --> 7.11842, 5.70526 --> 5.70526 )
[LOG] Overall execution time: 2302.44 sec CPU time.
[LOG] Overall execution time: 2315 sec real time.
Synthesis time: 2314.81 sec (Real time) / 1960.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 21.41 sec (Real time) / 21.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 47.51 sec (Real time) / 47.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 30139 14 0 1 30112
=====================  mult8.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9903.80 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Command terminated by signal 9
Synthesis time: 10000.06 sec (Real time) / 9911.76 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9920.49 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
=====================  mult12.aag =====================
=====================  mult13.aag =====================
=====================  mult14.aag =====================
=====================  mult15.aag =====================
=====================  mult16.aag =====================
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/1 sec (0.01/0 sec, 0/1 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/1 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.07/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.07/0 sec (0.07/0.07 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/1 sec (0.06/1 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.06/1 sec (0.06/0.06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.28 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.24/0 sec (0.2/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.2/0 sec (0.2/0.2 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.28 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.27 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.24/0 sec (0.2/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.2/0 sec (0.2/0.2 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.27 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.03/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0.04/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0.04/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0.05/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.13 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0.06/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0.06/0.06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.49 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 61 AND gates.
[LOG] Size after ABC: 38 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.46/1 sec (0.06/1 sec, 0.07/0 sec, 0/0 sec, 0/0 sec, 0.07/0 sec, 0/0 sec, 0.18/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0.06/0 sec, 0/0 sec )
[LOG] Nr of iterations: 74 (9, 9, 6, 2, 10, 5, 8, 8, 4, 1, 8, 4 )
[LOG] Total clause computation time: 0.27/1 sec (0.05/0.05 sec, 0.07/0.07 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.09/0.09 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.19/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0/0 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 1103 --> 129 (256 --> 12, 248 --> 17, 150 --> 10, 29 --> 0, 252 --> 23, 108 --> 7, 12 --> 12, 17 --> 17, 6 --> 6, 0 --> 0, 18 --> 18, 7 --> 7 )
[LOG] Average clause size reduction: 14.9054 --> 1.74324 (28.4444 --> 1.33333, 27.5556 --> 1.88889, 25 --> 1.66667, 14.5 --> 0, 25.2 --> 2.3, 21.6 --> 1.4, 1.5 --> 1.5, 2.125 --> 2.125, 1.5 --> 1.5, 0 --> 0, 2.25 --> 2.25, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.49 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 204 5 21 1 173
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 1.38 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 106 new AND gates.
[LOG] Size before ABC: 151 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.33/2 sec (0.39/1 sec, 0.04/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0/0 sec, 0.62/0 sec, 0.04/1 sec, 0.03/0 sec, 0.04/0 sec, 0.01/0 sec, 0.06/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 151 (16, 22, 9, 6, 7, 21, 5, 11, 15, 6, 5, 4, 20, 4 )
[LOG] Total clause computation time: 0.55/1 sec (0.37/0.37 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.78/1 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.6/0.6 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 2874 --> 365 (555 --> 38, 756 --> 64, 280 --> 28, 170 --> 11, 198 --> 16, 640 --> 50, 124 --> 7, 25 --> 25, 37 --> 37, 16 --> 16, 11 --> 11, 5 --> 5, 50 --> 50, 7 --> 7 )
[LOG] Average clause size reduction: 19.0331 --> 2.41722 (34.6875 --> 2.375, 34.3636 --> 2.90909, 31.1111 --> 3.11111, 28.3333 --> 1.83333, 28.2857 --> 2.28571, 30.4762 --> 2.38095, 24.8 --> 1.4, 2.27273 --> 2.27273, 2.46667 --> 2.46667, 2.66667 --> 2.66667, 2.2 --> 2.2, 1.25 --> 1.25, 2.5 --> 2.5, 1.75 --> 1.75 )
[LOG] Overall execution time: 1.38 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.57 sec (Real time) / 1.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 311 6 24 1 275
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 5.32 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 221 new AND gates.
[LOG] Size before ABC: 338 AND gates.
[LOG] Size after ABC: 221 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.18/6 sec (1.66/2 sec, 0.08/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.12/0 sec, 0.16/1 sec, 0.01/0 sec, 2.39/2 sec, 0.09/0 sec, 0.08/0 sec, 0.07/0 sec, 0.06/0 sec, 0.12/0 sec, 0.06/0 sec, 0.1/1 sec, 0.06/0 sec )
[LOG] Nr of iterations: 243 (24, 24, 7, 10, 8, 13, 9, 25, 10, 21, 22, 6, 8, 7, 11, 8, 22, 8 )
[LOG] Total clause computation time: 0.57/1 sec (0.13/0.13 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0/0 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 4.61/5 sec (1.53/1.53 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.01/0.01 sec, 2.33/2.33 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 5125 --> 748 (989 --> 86, 966 --> 79, 246 --> 9, 360 --> 20, 273 --> 18, 456 --> 62, 296 --> 33, 864 --> 86, 315 --> 17, 74 --> 74, 74 --> 72, 9 --> 9, 14 --> 14, 18 --> 17, 54 --> 44, 33 --> 24, 70 --> 70, 14 --> 14 )
[LOG] Average clause size reduction: 21.0905 --> 3.07819 (41.2083 --> 3.58333, 40.25 --> 3.29167, 35.1429 --> 1.28571, 36 --> 2, 34.125 --> 2.25, 35.0769 --> 4.76923, 32.8889 --> 3.66667, 34.56 --> 3.44, 31.5 --> 1.7, 3.52381 --> 3.52381, 3.36364 --> 3.27273, 1.5 --> 1.5, 1.75 --> 1.75, 2.57143 --> 2.42857, 4.90909 --> 4, 4.125 --> 3, 3.18182 --> 3.18182, 1.75 --> 1.75 )
[LOG] Overall execution time: 5.32 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.57 sec (Real time) / 5.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.88 sec (Real time) / 0.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 466 7 27 1 423
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 8.47 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 241 new AND gates.
[LOG] Size before ABC: 369 AND gates.
[LOG] Size after ABC: 241 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.06/8 sec (1.13/1 sec, 0.28/1 sec, 0.09/0 sec, 0.13/0 sec, 0.07/0 sec, 0.05/0 sec, 0.1/0 sec, 0.12/0 sec, 0.4/1 sec, 0.01/0 sec, 2.21/2 sec, 1.79/2 sec, 0.26/0 sec, 0.24/0 sec, 0.21/0 sec, 0.24/1 sec, 0.14/0 sec, 0.07/0 sec, 0.29/0 sec, 0.23/0 sec )
[LOG] Nr of iterations: 281 (18, 25, 11, 12, 8, 6, 19, 12, 37, 8, 14, 18, 10, 11, 6, 5, 15, 8, 32, 6 )
[LOG] Total clause computation time: 2.96/4 sec (0.37/0.37 sec, 0.17/0.17 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.14/0.14 sec, 0.01/0.01 sec, 0.15/0.15 sec, 1.5/1.5 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.12/0.12 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 5.09/4 sec (0.76/0.76 sec, 0.11/0.11 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.26/0.26 sec, 0/0 sec, 2.06/2.06 sec, 0.29/0.29 sec, 0.22/0.22 sec, 0.21/0.21 sec, 0.16/0.16 sec, 0.22/0.22 sec, 0.12/0.12 sec, 0.04/0.04 sec, 0.17/0.17 sec, 0.22/0.22 sec )
[LOG] Total clause size reduction: 6716 --> 862 (816 --> 68, 1128 --> 84, 460 --> 25, 495 --> 33, 308 --> 17, 215 --> 8, 756 --> 53, 451 --> 53, 1440 --> 139, 273 --> 13, 51 --> 51, 54 --> 53, 25 --> 25, 33 --> 33, 12 --> 12, 8 --> 8, 36 --> 33, 33 --> 32, 112 --> 112, 10 --> 10 )
[LOG] Average clause size reduction: 23.9004 --> 3.06762 (45.3333 --> 3.77778, 45.12 --> 3.36, 41.8182 --> 2.27273, 41.25 --> 2.75, 38.5 --> 2.125, 35.8333 --> 1.33333, 39.7895 --> 2.78947, 37.5833 --> 4.41667, 38.9189 --> 3.75676, 34.125 --> 1.625, 3.64286 --> 3.64286, 3 --> 2.94444, 2.5 --> 2.5, 3 --> 3, 2 --> 2, 1.6 --> 1.6, 2.4 --> 2.2, 4.125 --> 4, 3.5 --> 3.5, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 8.47 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.70 sec (Real time) / 8.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.64 sec (Real time) / 0.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 531 8 30 1 483
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 15.02 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 396 new AND gates.
[LOG] Size before ABC: 677 AND gates.
[LOG] Size after ABC: 396 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 14.23/14 sec (0.52/1 sec, 0.04/0 sec, 0.94/1 sec, 0.1/0 sec, 0.1/0 sec, 0.12/0 sec, 0.83/1 sec, 0.45/0 sec, 0.51/1 sec, 1.55/1 sec, 0.55/1 sec, 0.51/0 sec, 3.75/4 sec, 0.29/0 sec, 0.46/1 sec, 0.41/0 sec, 0.26/1 sec, 0.54/0 sec, 0.14/0 sec, 0.34/1 sec, 0.42/0 sec, 0.58/1 sec, 0.34/0 sec, 0.48/0 sec )
[LOG] Nr of iterations: 489 (6, 11, 71, 11, 13, 10, 12, 19, 28, 57, 25, 16, 4, 9, 43, 10, 8, 7, 11, 16, 25, 40, 22, 15 )
[LOG] Total clause computation time: 2.86/4 sec (0.52/0.52 sec, 0/0 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.25/0.25 sec, 0.16/0.16 sec, 0.83/0.83 sec, 0.11/0.11 sec, 0.04/0.04 sec, 0.14/0.14 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.13/0.13 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.06/0.06 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 11.34/10 sec (0/0 sec, 0.04/0.04 sec, 0.87/0.87 sec, 0.08/0.08 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.83/0.83 sec, 0.2/0.2 sec, 0.34/0.34 sec, 0.72/0.72 sec, 0.44/0.44 sec, 0.47/0.47 sec, 3.61/3.61 sec, 0.22/0.22 sec, 0.39/0.39 sec, 0.38/0.38 sec, 0.23/0.23 sec, 0.52/0.52 sec, 0.11/0.11 sec, 0.21/0.21 sec, 0.27/0.27 sec, 0.46/0.46 sec, 0.28/0.28 sec, 0.46/0.46 sec )
[LOG] Total clause size reduction: 13570 --> 1824 (270 --> 10, 530 --> 25, 3640 --> 291, 510 --> 16, 600 --> 23, 441 --> 24, 528 --> 20, 846 --> 80, 1242 --> 130, 2520 --> 392, 1056 --> 81, 645 --> 55, 7 --> 7, 21 --> 21, 136 --> 133, 16 --> 15, 12 --> 12, 14 --> 14, 20 --> 17, 63 --> 62, 114 --> 107, 216 --> 166, 68 --> 68, 55 --> 55 )
[LOG] Average clause size reduction: 27.7505 --> 3.73006 (45 --> 1.66667, 48.1818 --> 2.27273, 51.2676 --> 4.09859, 46.3636 --> 1.45455, 46.1538 --> 1.76923, 44.1 --> 2.4, 44 --> 1.66667, 44.5263 --> 4.21053, 44.3571 --> 4.64286, 44.2105 --> 6.87719, 42.24 --> 3.24, 40.3125 --> 3.4375, 1.75 --> 1.75, 2.33333 --> 2.33333, 3.16279 --> 3.09302, 1.6 --> 1.5, 1.5 --> 1.5, 2 --> 2, 1.81818 --> 1.54545, 3.9375 --> 3.875, 4.56 --> 4.28, 5.4 --> 4.15, 3.09091 --> 3.09091, 3.66667 --> 3.66667 )
[LOG] Overall execution time: 15.02 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 15.30 sec (Real time) / 14.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.26 sec (Real time) / 2.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 734 9 33 1 680
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 26.03 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 480 new AND gates.
[LOG] Size before ABC: 868 AND gates.
[LOG] Size after ABC: 480 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 24.92/25 sec (1.1/2 sec, 0.04/0 sec, 1.03/1 sec, 0.23/0 sec, 0.1/0 sec, 0.09/0 sec, 0.12/0 sec, 0.15/0 sec, 1.32/2 sec, 0.79/0 sec, 2.2/3 sec, 0.88/0 sec, 1.54/2 sec, 5/5 sec, 1.14/1 sec, 0.93/1 sec, 0.6/1 sec, 0.89/1 sec, 0.57/0 sec, 0.67/1 sec, 0.42/0 sec, 0.94/1 sec, 0.87/1 sec, 1.04/1 sec, 1.17/1 sec, 1.09/1 sec )
[LOG] Nr of iterations: 554 (5, 9, 43, 14, 8, 14, 19, 12, 16, 36, 56, 57, 18, 4, 7, 40, 11, 6, 12, 16, 8, 15, 27, 36, 49, 16 )
[LOG] Total clause computation time: 6.51/9 sec (1.1/1.1 sec, 0/0 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.3/0.3 sec, 0.37/0.37 sec, 0.94/0.94 sec, 0.25/0.25 sec, 0.43/0.43 sec, 0.71/0.71 sec, 0.34/0.34 sec, 0.14/0.14 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.35/0.35 sec, 0.38/0.38 sec, 0.14/0.14 sec, 0.32/0.32 sec, 0.24/0.24 sec )
[LOG] Total clause minimization time: 18.31/16 sec (0/0 sec, 0.04/0.04 sec, 0.95/0.95 sec, 0.16/0.16 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.15/0.15 sec, 1.02/1.02 sec, 0.41/0.41 sec, 1.23/1.23 sec, 0.63/0.63 sec, 1.11/1.11 sec, 4.28/4.28 sec, 0.8/0.8 sec, 0.79/0.79 sec, 0.5/0.5 sec, 0.8/0.8 sec, 0.47/0.47 sec, 0.62/0.62 sec, 0.39/0.39 sec, 0.59/0.59 sec, 0.49/0.49 sec, 0.9/0.9 sec, 0.85/0.85 sec, 0.85/0.85 sec )
[LOG] Total clause size reduction: 15751 --> 2130 (232 --> 7, 456 --> 24, 2352 --> 160, 715 --> 22, 378 --> 13, 689 --> 25, 936 --> 39, 561 --> 27, 750 --> 67, 1715 --> 165, 2640 --> 257, 2632 --> 378, 782 --> 78, 7 --> 7, 18 --> 18, 141 --> 140, 17 --> 17, 9 --> 9, 20 --> 20, 29 --> 28, 16 --> 16, 67 --> 67, 102 --> 100, 112 --> 105, 304 --> 270, 71 --> 71 )
[LOG] Average clause size reduction: 28.4314 --> 3.84477 (46.4 --> 1.4, 50.6667 --> 2.66667, 54.6977 --> 3.72093, 51.0714 --> 1.57143, 47.25 --> 1.625, 49.2143 --> 1.78571, 49.2632 --> 2.05263, 46.75 --> 2.25, 46.875 --> 4.1875, 47.6389 --> 4.58333, 47.1429 --> 4.58929, 46.1754 --> 6.63158, 43.4444 --> 4.33333, 1.75 --> 1.75, 2.57143 --> 2.57143, 3.525 --> 3.5, 1.54545 --> 1.54545, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.8125 --> 1.75, 2 --> 2, 4.46667 --> 4.46667, 3.77778 --> 3.7037, 3.11111 --> 2.91667, 6.20408 --> 5.5102, 4.4375 --> 4.4375 )
[LOG] Overall execution time: 26.03 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 26.30 sec (Real time) / 25.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.62 sec (Real time) / 2.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 861 10 35 1 803
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 42.86 sec CPU time.
[LOG] Relation determinization time: 44 sec real time.
[LOG] Final circuit size: 656 new AND gates.
[LOG] Size before ABC: 1268 AND gates.
[LOG] Size after ABC: 656 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 41.42/41 sec (1.01/1 sec, 0.06/0 sec, 1.16/1 sec, 0.18/0 sec, 0.18/0 sec, 0.28/1 sec, 0.21/0 sec, 0.12/0 sec, 2.08/2 sec, 0.18/0 sec, 0.96/1 sec, 2.2/2 sec, 1.75/2 sec, 4.62/5 sec, 5.7/6 sec, 1.57/1 sec, 1.82/2 sec, 1.79/2 sec, 1.26/1 sec, 0.9/1 sec, 0.51/0 sec, 0.99/1 sec, 1.6/2 sec, 1.44/1 sec, 1.27/2 sec, 2.02/2 sec, 2.18/2 sec, 3.38/3 sec )
[LOG] Nr of iterations: 666 (6, 10, 31, 16, 15, 13, 21, 12, 15, 11, 29, 72, 85, 16, 5, 7, 28, 14, 13, 10, 16, 9, 14, 9, 28, 69, 78, 14 )
[LOG] Total clause computation time: 11.31/11 sec (1/1 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.02/0.02 sec, 0.02/0.02 sec, 1.72/1.72 sec, 0.01/0.01 sec, 0.35/0.35 sec, 1.37/1.37 sec, 0.62/0.62 sec, 1.96/1.96 sec, 0.27/0.27 sec, 0.44/0.44 sec, 0.2/0.2 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.11/0.11 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.7/0.7 sec, 0.08/0.08 sec, 0.46/0.46 sec, 0.48/0.48 sec, 0.5/0.5 sec, 0.47/0.47 sec )
[LOG] Total clause minimization time: 29.98/30 sec (0.01/0.01 sec, 0.05/0.05 sec, 1.11/1.11 sec, 0.16/0.16 sec, 0.17/0.17 sec, 0.17/0.17 sec, 0.19/0.19 sec, 0.1/0.1 sec, 0.36/0.36 sec, 0.17/0.17 sec, 0.6/0.6 sec, 0.8/0.8 sec, 1.11/1.11 sec, 2.66/2.66 sec, 5.42/5.42 sec, 1.13/1.13 sec, 1.62/1.62 sec, 1.67/1.67 sec, 1.19/1.19 sec, 0.78/0.78 sec, 0.43/0.43 sec, 0.93/0.93 sec, 0.89/0.89 sec, 1.36/1.36 sec, 0.8/0.8 sec, 1.53/1.53 sec, 1.67/1.67 sec, 2.9/2.9 sec )
[LOG] Total clause size reduction: 19409 --> 2772 (310 --> 9, 549 --> 30, 1800 --> 101, 885 --> 25, 812 --> 24, 684 --> 26, 1120 --> 44, 605 --> 28, 756 --> 74, 530 --> 19, 1456 --> 164, 3621 --> 393, 4200 --> 498, 735 --> 69, 9 --> 9, 20 --> 20, 84 --> 83, 21 --> 21, 21 --> 21, 18 --> 18, 28 --> 28, 16 --> 16, 74 --> 74, 16 --> 16, 164 --> 154, 373 --> 335, 440 --> 411, 62 --> 62 )
[LOG] Average clause size reduction: 29.1426 --> 4.16216 (51.6667 --> 1.5, 54.9 --> 3, 58.0645 --> 3.25806, 55.3125 --> 1.5625, 54.1333 --> 1.6, 52.6154 --> 2, 53.3333 --> 2.09524, 50.4167 --> 2.33333, 50.4 --> 4.93333, 48.1818 --> 1.72727, 50.2069 --> 5.65517, 50.2917 --> 5.45833, 49.4118 --> 5.85882, 45.9375 --> 4.3125, 1.8 --> 1.8, 2.85714 --> 2.85714, 3 --> 2.96429, 1.5 --> 1.5, 1.61538 --> 1.61538, 1.8 --> 1.8, 1.75 --> 1.75, 1.77778 --> 1.77778, 5.28571 --> 5.28571, 1.77778 --> 1.77778, 5.85714 --> 5.5, 5.4058 --> 4.85507, 5.64103 --> 5.26923, 4.42857 --> 4.42857 )
[LOG] Overall execution time: 42.86 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
Synthesis time: 43.19 sec (Real time) / 40.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.63 sec (Real time) / 3.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1079 11 37 1 1017
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 107.22 sec CPU time.
[LOG] Relation determinization time: 107 sec real time.
[LOG] Final circuit size: 757 new AND gates.
[LOG] Size before ABC: 1379 AND gates.
[LOG] Size after ABC: 757 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 101.83/102 sec (3.36/3 sec, 0.12/0 sec, 2.85/3 sec, 0.41/1 sec, 0.62/0 sec, 0.62/1 sec, 0.37/0 sec, 3.18/3 sec, 3.08/4 sec, 0.45/0 sec, 3.22/3 sec, 0.67/1 sec, 4.3/4 sec, 4.18/4 sec, 3.89/4 sec, 20.3/21 sec, 5.05/5 sec, 4.16/4 sec, 2.65/2 sec, 1.99/2 sec, 2.74/3 sec, 3.42/4 sec, 2.27/2 sec, 4.26/4 sec, 3.94/4 sec, 6.83/7 sec, 3.5/3 sec, 3.16/4 sec, 3.38/3 sec, 2.86/3 sec )
[LOG] Nr of iterations: 721 (9, 9, 33, 10, 11, 11, 6, 10, 19, 6, 42, 12, 78, 85, 41, 8, 6, 28, 6, 10, 7, 5, 8, 18, 5, 41, 10, 76, 76, 35 )
[LOG] Total clause computation time: 20.98/19 sec (2.66/2.66 sec, 0.01/0.01 sec, 0.32/0.32 sec, 0.03/0.03 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0.01/0.01 sec, 1.3/1.3 sec, 0.04/0.04 sec, 1.34/1.34 sec, 0.12/0.12 sec, 2.46/2.46 sec, 1.18/1.18 sec, 0.72/0.72 sec, 0.85/0.85 sec, 3.16/3.16 sec, 0.4/0.4 sec, 0.31/0.31 sec, 0.26/0.26 sec, 0.41/0.41 sec, 0.18/0.18 sec, 0.12/0.12 sec, 1.21/1.21 sec, 0.32/0.32 sec, 1.59/1.59 sec, 0.19/0.19 sec, 0.63/0.63 sec, 0.58/0.58 sec, 0.37/0.37 sec )
[LOG] Total clause minimization time: 80.58/83 sec (0.7/0.7 sec, 0.11/0.11 sec, 2.52/2.52 sec, 0.38/0.38 sec, 0.5/0.5 sec, 0.54/0.54 sec, 0.35/0.35 sec, 3.17/3.17 sec, 1.76/1.76 sec, 0.4/0.4 sec, 1.87/1.87 sec, 0.54/0.54 sec, 1.81/1.81 sec, 2.96/2.96 sec, 3.14/3.14 sec, 19.45/19.45 sec, 1.89/1.89 sec, 3.76/3.76 sec, 2.34/2.34 sec, 1.73/1.73 sec, 2.33/2.33 sec, 3.23/3.23 sec, 2.15/2.15 sec, 3.04/3.04 sec, 3.62/3.62 sec, 5.23/5.23 sec, 3.31/3.31 sec, 2.48/2.48 sec, 2.79/2.79 sec, 2.48/2.48 sec )
[LOG] Total clause size reduction: 22653 --> 3246 (536 --> 15, 528 --> 38, 2080 --> 101, 576 --> 13, 630 --> 14, 620 --> 16, 305 --> 6, 540 --> 15, 1062 --> 101, 290 --> 8, 2337 --> 229, 616 --> 20, 4235 --> 540, 4536 --> 567, 2120 --> 184, 15 --> 15, 22 --> 22, 74 --> 74, 7 --> 7, 14 --> 14, 10 --> 10, 6 --> 6, 13 --> 13, 101 --> 101, 8 --> 8, 229 --> 207, 18 --> 18, 527 --> 396, 452 --> 342, 146 --> 146 )
[LOG] Average clause size reduction: 31.4189 --> 4.50208 (59.5556 --> 1.66667, 58.6667 --> 4.22222, 63.0303 --> 3.06061, 57.6 --> 1.3, 57.2727 --> 1.27273, 56.3636 --> 1.45455, 50.8333 --> 1, 54 --> 1.5, 55.8947 --> 5.31579, 48.3333 --> 1.33333, 55.6429 --> 5.45238, 51.3333 --> 1.66667, 54.2949 --> 6.92308, 53.3647 --> 6.67059, 51.7073 --> 4.4878, 1.875 --> 1.875, 3.66667 --> 3.66667, 2.64286 --> 2.64286, 1.16667 --> 1.16667, 1.4 --> 1.4, 1.42857 --> 1.42857, 1.2 --> 1.2, 1.625 --> 1.625, 5.61111 --> 5.61111, 1.6 --> 1.6, 5.58537 --> 5.04878, 1.8 --> 1.8, 6.93421 --> 5.21053, 5.94737 --> 4.5, 4.17143 --> 4.17143 )
[LOG] Overall execution time: 107.23 sec CPU time.
[LOG] Overall execution time: 107 sec real time.
Synthesis time: 107.54 sec (Real time) / 103.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.36 sec (Real time) / 4.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1230 12 40 1 1163
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 65.32 sec CPU time.
[LOG] Relation determinization time: 66 sec real time.
[LOG] Final circuit size: 798 new AND gates.
[LOG] Size before ABC: 1456 AND gates.
[LOG] Size after ABC: 798 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 63.51/63 sec (1.79/1 sec, 0.09/1 sec, 1.72/1 sec, 0.17/0 sec, 0.2/1 sec, 0.36/0 sec, 0.14/0 sec, 0.13/0 sec, 2.44/3 sec, 0.64/0 sec, 1.87/2 sec, 0.17/0 sec, 0.13/0 sec, 5.4/6 sec, 3.98/4 sec, 2.18/2 sec, 1.82/2 sec, 11.69/12 sec, 2.99/3 sec, 1.87/1 sec, 1.93/2 sec, 2.41/3 sec, 1.73/2 sec, 1.48/1 sec, 1.16/1 sec, 1.68/2 sec, 2.04/2 sec, 1.72/2 sec, 1.11/1 sec, 1.1/1 sec, 1.75/2 sec, 2.85/2 sec, 1.38/2 sec, 1.39/1 sec )
[LOG] Nr of iterations: 871 (7, 14, 64, 10, 22, 15, 12, 7, 22, 14, 50, 18, 12, 104, 57, 40, 26, 6, 10, 40, 8, 13, 13, 7, 6, 21, 9, 49, 14, 8, 76, 46, 29, 22 )
[LOG] Total clause computation time: 12.24/13 sec (1.66/1.66 sec, 0.03/0.03 sec, 0.1/0.1 sec, 0.02/0.02 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 1.9/1.9 sec, 0.07/0.07 sec, 1.1/1.1 sec, 0/0 sec, 0.02/0.02 sec, 1.15/1.15 sec, 0.59/0.59 sec, 0.64/0.64 sec, 0.23/0.23 sec, 0.27/0.27 sec, 1/1 sec, 0.23/0.23 sec, 0.19/0.19 sec, 0.1/0.1 sec, 0.14/0.14 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.6/0.6 sec, 0.11/0.11 sec, 0.66/0.66 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.39/0.39 sec, 0.22/0.22 sec, 0.36/0.36 sec, 0.11/0.11 sec )
[LOG] Total clause minimization time: 51.13/50 sec (0.13/0.13 sec, 0.06/0.06 sec, 1.62/1.62 sec, 0.15/0.15 sec, 0.19/0.19 sec, 0.32/0.32 sec, 0.13/0.13 sec, 0.13/0.13 sec, 0.54/0.54 sec, 0.57/0.57 sec, 0.77/0.77 sec, 0.17/0.17 sec, 0.11/0.11 sec, 4.25/4.25 sec, 3.37/3.37 sec, 1.53/1.53 sec, 1.59/1.59 sec, 11.42/11.42 sec, 1.98/1.98 sec, 1.64/1.64 sec, 1.74/1.74 sec, 2.31/2.31 sec, 1.59/1.59 sec, 1.38/1.38 sec, 1.09/1.09 sec, 1.08/1.08 sec, 1.93/1.93 sec, 1.04/1.04 sec, 1.04/1.04 sec, 1.02/1.02 sec, 1.35/1.35 sec, 2.61/2.61 sec, 1/1 sec, 1.28/1.28 sec )
[LOG] Total clause size reduction: 31818 --> 3774 (438 --> 11, 936 --> 42, 4473 --> 219, 630 --> 15, 1449 --> 44, 952 --> 28, 737 --> 21, 396 --> 10, 1365 --> 137, 832 --> 30, 3087 --> 351, 1054 --> 45, 671 --> 23, 6180 --> 777, 3304 --> 276, 2262 --> 179, 1425 --> 110, 11 --> 11, 23 --> 23, 116 --> 114, 13 --> 12, 20 --> 20, 24 --> 24, 11 --> 10, 10 --> 9, 137 --> 128, 17 --> 17, 351 --> 298, 28 --> 27, 14 --> 11, 463 --> 389, 198 --> 177, 101 --> 96, 90 --> 90 )
[LOG] Average clause size reduction: 36.5304 --> 4.33295 (62.5714 --> 1.57143, 66.8571 --> 3, 69.8906 --> 3.42188, 63 --> 1.5, 65.8636 --> 2, 63.4667 --> 1.86667, 61.4167 --> 1.75, 56.5714 --> 1.42857, 62.0455 --> 6.22727, 59.4286 --> 2.14286, 61.74 --> 7.02, 58.5556 --> 2.5, 55.9167 --> 1.91667, 59.4231 --> 7.47115, 57.9649 --> 4.84211, 56.55 --> 4.475, 54.8077 --> 4.23077, 1.83333 --> 1.83333, 2.3 --> 2.3, 2.9 --> 2.85, 1.625 --> 1.5, 1.53846 --> 1.53846, 1.84615 --> 1.84615, 1.57143 --> 1.42857, 1.66667 --> 1.5, 6.52381 --> 6.09524, 1.88889 --> 1.88889, 7.16327 --> 6.08163, 2 --> 1.92857, 1.75 --> 1.375, 6.09211 --> 5.11842, 4.30435 --> 3.84783, 3.48276 --> 3.31034, 4.09091 --> 4.09091 )
[LOG] Overall execution time: 65.32 sec CPU time.
[LOG] Overall execution time: 66 sec real time.
Synthesis time: 65.63 sec (Real time) / 63.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.50 sec (Real time) / 5.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1334 13 43 1 1261
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 79.32 sec CPU time.
[LOG] Relation determinization time: 80 sec real time.
[LOG] Final circuit size: 1053 new AND gates.
[LOG] Size before ABC: 1977 AND gates.
[LOG] Size after ABC: 1053 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 76.96/77 sec (1.54/1 sec, 0.13/0 sec, 2.01/2 sec, 0.25/1 sec, 0.2/0 sec, 0.21/0 sec, 0.18/0 sec, 0.13/0 sec, 2.61/3 sec, 0.26/0 sec, 2.27/3 sec, 0.26/0 sec, 0.19/0 sec, 0.27/0 sec, 4.7/5 sec, 5.98/6 sec, 3.09/3 sec, 3.36/3 sec, 10.22/11 sec, 3.15/3 sec, 3.69/3 sec, 1.69/2 sec, 1.83/2 sec, 2.02/2 sec, 3.21/3 sec, 1.64/2 sec, 1.87/2 sec, 2.46/2 sec, 1.81/2 sec, 1.79/2 sec, 1.79/2 sec, 1.36/1 sec, 1.33/1 sec, 2.19/2 sec, 5.62/6 sec, 1.65/2 sec )
[LOG] Nr of iterations: 1001 (5, 18, 57, 17, 19, 15, 9, 13, 25, 18, 47, 15, 10, 10, 58, 101, 61, 31, 4, 15, 55, 14, 15, 12, 7, 12, 23, 13, 46, 10, 7, 9, 57, 90, 54, 29 )
[LOG] Total clause computation time: 17.55/19 sec (1.39/1.39 sec, 0.03/0.03 sec, 0.19/0.19 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 2.01/2.01 sec, 0.03/0.03 sec, 1.27/1.27 sec, 0.03/0.03 sec, 0/0 sec, 0.06/0.06 sec, 0.38/0.38 sec, 3.01/3.01 sec, 0.78/0.78 sec, 0.58/0.58 sec, 0.66/0.66 sec, 1.84/1.84 sec, 0.25/0.25 sec, 0.18/0.18 sec, 0.22/0.22 sec, 0.12/0.12 sec, 0.15/0.15 sec, 0.16/0.16 sec, 0.67/0.67 sec, 0.17/0.17 sec, 0.69/0.69 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.16/0.16 sec, 0.46/0.46 sec, 1.23/1.23 sec, 0.43/0.43 sec )
[LOG] Total clause minimization time: 59.23/57 sec (0.15/0.15 sec, 0.1/0.1 sec, 1.81/1.81 sec, 0.22/0.22 sec, 0.17/0.17 sec, 0.2/0.2 sec, 0.17/0.17 sec, 0.11/0.11 sec, 0.6/0.6 sec, 0.23/0.23 sec, 0.98/0.98 sec, 0.23/0.23 sec, 0.19/0.19 sec, 0.2/0.2 sec, 4.32/4.32 sec, 2.94/2.94 sec, 2.31/2.31 sec, 2.78/2.78 sec, 9.56/9.56 sec, 1.29/1.29 sec, 3.44/3.44 sec, 1.51/1.51 sec, 1.61/1.61 sec, 1.9/1.9 sec, 3.06/3.06 sec, 1.48/1.48 sec, 1.19/1.19 sec, 2.29/2.29 sec, 1.1/1.1 sec, 1.66/1.66 sec, 1.68/1.68 sec, 1.29/1.29 sec, 1.16/1.16 sec, 1.72/1.72 sec, 4.38/4.38 sec, 1.2/1.2 sec )
[LOG] Total clause size reduction: 36111 --> 4409 (308 --> 7, 1292 --> 43, 4200 --> 232, 1184 --> 29, 1314 --> 31, 1008 --> 28, 568 --> 16, 840 --> 22, 1656 --> 181, 1156 --> 43, 3082 --> 351, 924 --> 35, 585 --> 15, 576 --> 16, 3591 --> 296, 6200 --> 672, 3660 --> 272, 1800 --> 143, 7 --> 7, 33 --> 33, 217 --> 201, 19 --> 19, 21 --> 21, 19 --> 19, 12 --> 11, 22 --> 21, 170 --> 168, 23 --> 23, 351 --> 300, 16 --> 16, 11 --> 11, 16 --> 15, 296 --> 235, 571 --> 522, 228 --> 220, 135 --> 135 )
[LOG] Average clause size reduction: 36.0749 --> 4.4046 (61.6 --> 1.4, 71.7778 --> 2.38889, 73.6842 --> 4.07018, 69.6471 --> 1.70588, 69.1579 --> 1.63158, 67.2 --> 1.86667, 63.1111 --> 1.77778, 64.6154 --> 1.69231, 66.24 --> 7.24, 64.2222 --> 2.38889, 65.5745 --> 7.46809, 61.6 --> 2.33333, 58.5 --> 1.5, 57.6 --> 1.6, 61.9138 --> 5.10345, 61.3861 --> 6.65347, 60 --> 4.45902, 58.0645 --> 4.6129, 1.75 --> 1.75, 2.2 --> 2.2, 3.94545 --> 3.65455, 1.35714 --> 1.35714, 1.4 --> 1.4, 1.58333 --> 1.58333, 1.71429 --> 1.57143, 1.83333 --> 1.75, 7.3913 --> 7.30435, 1.76923 --> 1.76923, 7.63043 --> 6.52174, 1.6 --> 1.6, 1.57143 --> 1.57143, 1.77778 --> 1.66667, 5.19298 --> 4.12281, 6.34444 --> 5.8, 4.22222 --> 4.07407, 4.65517 --> 4.65517 )
[LOG] Overall execution time: 79.32 sec CPU time.
[LOG] Overall execution time: 80 sec real time.
Synthesis time: 79.70 sec (Real time) / 76.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.06 sec (Real time) / 10.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1624 14 45 1 1547
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 98.91 sec CPU time.
[LOG] Relation determinization time: 99 sec real time.
[LOG] Final circuit size: 668 new AND gates.
[LOG] Size before ABC: 1312 AND gates.
[LOG] Size after ABC: 667 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 96.07/97 sec (5.85/6 sec, 1.54/2 sec, 0.02/0 sec, 2.53/2 sec, 3.55/4 sec, 0.51/1 sec, 0.6/0 sec, 0.46/1 sec, 0.29/0 sec, 0.38/0 sec, 0.38/1 sec, 0.4/0 sec, 0.28/0 sec, 0.65/1 sec, 0.43/0 sec, 0.45/1 sec, 2.58/2 sec, 19.59/20 sec, 1.17/1 sec, 10.66/11 sec, 3.55/3 sec, 2.09/2 sec, 2.67/3 sec, 2.69/3 sec, 3.06/3 sec, 3.2/3 sec, 2.76/3 sec, 1.89/2 sec, 1.73/1 sec, 1.93/2 sec, 2/2 sec, 3.87/4 sec, 1.73/2 sec, 1.97/2 sec, 1.73/2 sec, 2.36/2 sec, 1.78/2 sec, 2.74/3 sec )
[LOG] Nr of iterations: 789 (4, 2, 6, 33, 36, 15, 18, 22, 20, 26, 15, 28, 9, 19, 21, 15, 86, 26, 25, 3, 1, 5, 29, 18, 13, 17, 17, 17, 24, 13, 25, 7, 16, 20, 12, 78, 24, 24 )
[LOG] Total clause computation time: 30.39/28 sec (4.59/4.59 sec, 1.53/1.53 sec, 0.01/0.01 sec, 0.71/0.71 sec, 2.81/2.81 sec, 0.03/0.03 sec, 0.49/0.49 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.19/0.19 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.7/0.7 sec, 0.65/0.65 sec, 0.42/0.42 sec, 7.09/7.09 sec, 2.87/2.87 sec, 0.1/0.1 sec, 1.09/1.09 sec, 1.59/1.59 sec, 0.26/0.26 sec, 0.61/0.61 sec, 0.18/0.18 sec, 0.19/0.19 sec, 0.17/0.17 sec, 0.16/0.16 sec, 0.16/0.16 sec, 0.15/0.15 sec, 0.21/0.21 sec, 0.19/0.19 sec, 0.15/0.15 sec, 0.64/0.64 sec, 0.74/0.74 sec, 1.14/1.14 sec )
[LOG] Total clause minimization time: 65.54/69 sec (1.26/1.26 sec, 0.01/0.01 sec, 0.01/0.01 sec, 1.82/1.82 sec, 0.73/0.73 sec, 0.47/0.47 sec, 0.11/0.11 sec, 0.39/0.39 sec, 0.27/0.27 sec, 0.31/0.31 sec, 0.32/0.32 sec, 0.35/0.35 sec, 0.23/0.23 sec, 0.45/0.45 sec, 0.31/0.31 sec, 0.31/0.31 sec, 1.87/1.87 sec, 18.94/18.94 sec, 0.75/0.75 sec, 3.57/3.57 sec, 0.67/0.67 sec, 1.98/1.98 sec, 1.58/1.58 sec, 1.1/1.1 sec, 2.8/2.8 sec, 2.59/2.59 sec, 2.57/2.57 sec, 1.7/1.7 sec, 1.55/1.55 sec, 1.76/1.76 sec, 1.83/1.83 sec, 3.72/3.72 sec, 1.52/1.52 sec, 1.77/1.77 sec, 1.58/1.58 sec, 1.7/1.7 sec, 1.04/1.04 sec, 1.6/1.6 sec )
[LOG] Total clause size reduction: 29899 --> 3074 (243 --> 10, 80 --> 4, 395 --> 9, 2496 --> 248, 2695 --> 270, 1064 --> 16, 1275 --> 39, 1554 --> 46, 1387 --> 34, 1800 --> 58, 994 --> 38, 1890 --> 85, 552 --> 20, 1224 --> 82, 1340 --> 49, 924 --> 55, 5525 --> 462, 1600 --> 130, 1512 --> 107, 10 --> 10, 4 --> 4, 9 --> 9, 210 --> 200, 66 --> 66, 14 --> 14, 39 --> 39, 30 --> 30, 26 --> 26, 49 --> 49, 30 --> 29, 67 --> 65, 13 --> 13, 65 --> 63, 49 --> 48, 39 --> 35, 401 --> 401, 121 --> 104, 107 --> 107 )
[LOG] Average clause size reduction: 37.8948 --> 3.89607 (60.75 --> 2.5, 40 --> 2, 65.8333 --> 1.5, 75.6364 --> 7.51515, 74.8611 --> 7.5, 70.9333 --> 1.06667, 70.8333 --> 2.16667, 70.6364 --> 2.09091, 69.35 --> 1.7, 69.2308 --> 2.23077, 66.2667 --> 2.53333, 67.5 --> 3.03571, 61.3333 --> 2.22222, 64.4211 --> 4.31579, 63.8095 --> 2.33333, 61.6 --> 3.66667, 64.2442 --> 5.37209, 61.5385 --> 5, 60.48 --> 4.28, 3.33333 --> 3.33333, 4 --> 4, 1.8 --> 1.8, 7.24138 --> 6.89655, 3.66667 --> 3.66667, 1.07692 --> 1.07692, 2.29412 --> 2.29412, 1.76471 --> 1.76471, 1.52941 --> 1.52941, 2.04167 --> 2.04167, 2.30769 --> 2.23077, 2.68 --> 2.6, 1.85714 --> 1.85714, 4.0625 --> 3.9375, 2.45 --> 2.4, 3.25 --> 2.91667, 5.14103 --> 5.14103, 5.04167 --> 4.33333, 4.45833 --> 4.45833 )
[LOG] Overall execution time: 98.92 sec CPU time.
[LOG] Overall execution time: 99 sec real time.
Synthesis time: 99.21 sec (Real time) / 95.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.98 sec (Real time) / 4.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1279 15 47 1 1199
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 76.39 sec CPU time.
[LOG] Relation determinization time: 77 sec real time.
[LOG] Final circuit size: 1033 new AND gates.
[LOG] Size before ABC: 1894 AND gates.
[LOG] Size after ABC: 1031 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 74.21/75 sec (1.39/2 sec, 3.02/3 sec, 0.02/0 sec, 2.58/2 sec, 1.17/2 sec, 1.4/1 sec, 0.24/0 sec, 0.16/0 sec, 0.19/1 sec, 0.28/0 sec, 0.33/0 sec, 0.27/0 sec, 0.28/1 sec, 0.36/0 sec, 0.31/0 sec, 0.24/1 sec, 3.11/3 sec, 0.68/0 sec, 8.55/9 sec, 2.71/3 sec, 8.11/8 sec, 2.33/2 sec, 1.13/1 sec, 1.97/2 sec, 1.7/2 sec, 2.39/2 sec, 2.31/3 sec, 2.52/2 sec, 2.08/2 sec, 1.36/2 sec, 1.02/1 sec, 1.16/1 sec, 1.39/1 sec, 2.15/2 sec, 3.26/4 sec, 1.67/1 sec, 2.78/3 sec, 1.87/2 sec, 2.71/3 sec, 3.01/3 sec )
[LOG] Nr of iterations: 1019 (5, 2, 5, 74, 19, 17, 12, 13, 14, 11, 11, 13, 15, 28, 12, 12, 171, 40, 39, 45, 4, 1, 4, 56, 16, 15, 11, 11, 12, 10, 9, 11, 13, 26, 10, 11, 127, 37, 36, 41 )
[LOG] Total clause computation time: 21.35/23 sec (1.28/1.28 sec, 1.8/1.8 sec, 0.01/0.01 sec, 0.39/0.39 sec, 0.68/0.68 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.88/0.88 sec, 0.18/0.18 sec, 1.32/1.32 sec, 0.49/0.49 sec, 5.75/5.75 sec, 2.1/2.1 sec, 0.18/0.18 sec, 0.45/0.45 sec, 1.02/1.02 sec, 0.17/0.17 sec, 0.14/0.14 sec, 0.23/0.23 sec, 0.19/0.19 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.14/0.14 sec, 0.2/0.2 sec, 0.07/0.07 sec, 0.17/0.17 sec, 0.62/0.62 sec, 0.13/0.13 sec, 0.83/0.83 sec, 0.89/0.89 sec )
[LOG] Total clause minimization time: 52.64/52 sec (0.11/0.11 sec, 1.22/1.22 sec, 0.01/0.01 sec, 2.16/2.16 sec, 0.49/0.49 sec, 1.38/1.38 sec, 0.23/0.23 sec, 0.14/0.14 sec, 0.16/0.16 sec, 0.21/0.21 sec, 0.25/0.25 sec, 0.2/0.2 sec, 0.19/0.19 sec, 0.24/0.24 sec, 0.2/0.2 sec, 0.15/0.15 sec, 2.18/2.18 sec, 0.48/0.48 sec, 7.21/7.21 sec, 2.2/2.2 sec, 2.36/2.36 sec, 0.23/0.23 sec, 0.95/0.95 sec, 1.52/1.52 sec, 0.67/0.67 sec, 2.22/2.22 sec, 2.17/2.17 sec, 2.29/2.29 sec, 1.89/1.89 sec, 1.24/1.24 sec, 0.91/0.91 sec, 1.06/1.06 sec, 1.24/1.24 sec, 1.94/1.94 sec, 3.19/3.19 sec, 1.5/1.5 sec, 2.13/2.13 sec, 1.73/1.73 sec, 1.88/1.88 sec, 2.11/2.11 sec )
[LOG] Total clause size reduction: 41096 --> 4827 (340 --> 13, 84 --> 5, 332 --> 7, 5986 --> 643, 1458 --> 99, 1280 --> 25, 869 --> 15, 936 --> 17, 1001 --> 19, 760 --> 30, 750 --> 28, 888 --> 42, 1022 --> 51, 1944 --> 86, 781 --> 34, 770 --> 30, 11730 --> 1179, 2652 --> 158, 2546 --> 204, 2904 --> 248, 13 --> 13, 5 --> 5, 7 --> 7, 410 --> 330, 72 --> 72, 17 --> 17, 15 --> 15, 14 --> 14, 16 --> 16, 30 --> 24, 20 --> 20, 26 --> 26, 43 --> 42, 66 --> 65, 26 --> 26, 30 --> 30, 702 --> 644, 142 --> 139, 188 --> 168, 221 --> 221 )
[LOG] Average clause size reduction: 40.3297 --> 4.737 (68 --> 2.6, 42 --> 2.5, 66.4 --> 1.4, 80.8919 --> 8.68919, 76.7368 --> 5.21053, 75.2941 --> 1.47059, 72.4167 --> 1.25, 72 --> 1.30769, 71.5 --> 1.35714, 69.0909 --> 2.72727, 68.1818 --> 2.54545, 68.3077 --> 3.23077, 68.1333 --> 3.4, 69.4286 --> 3.07143, 65.0833 --> 2.83333, 64.1667 --> 2.5, 68.5965 --> 6.89474, 66.3 --> 3.95, 65.2821 --> 5.23077, 64.5333 --> 5.51111, 3.25 --> 3.25, 5 --> 5, 1.75 --> 1.75, 7.32143 --> 5.89286, 4.5 --> 4.5, 1.13333 --> 1.13333, 1.36364 --> 1.36364, 1.27273 --> 1.27273, 1.33333 --> 1.33333, 3 --> 2.4, 2.22222 --> 2.22222, 2.36364 --> 2.36364, 3.30769 --> 3.23077, 2.53846 --> 2.5, 2.6 --> 2.6, 2.72727 --> 2.72727, 5.52756 --> 5.07087, 3.83784 --> 3.75676, 5.22222 --> 4.66667, 5.39024 --> 5.39024 )
[LOG] Overall execution time: 76.39 sec CPU time.
[LOG] Overall execution time: 77 sec real time.
Synthesis time: 76.74 sec (Real time) / 73.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.76 sec (Real time) / 9.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1677 16 49 1 1594
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 124.43 sec CPU time.
[LOG] Relation determinization time: 124 sec real time.
[LOG] Final circuit size: 1330 new AND gates.
[LOG] Size before ABC: 2437 AND gates.
[LOG] Size after ABC: 1330 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 121.16/121 sec (3.03/3 sec, 0.03/0 sec, 0.05/0 sec, 3.83/4 sec, 3.74/4 sec, 1.96/1 sec, 0.44/1 sec, 0.33/0 sec, 0.33/1 sec, 0.34/0 sec, 0.67/1 sec, 0.31/0 sec, 0.34/0 sec, 0.48/1 sec, 0.28/0 sec, 0.42/0 sec, 2.26/3 sec, 0.92/1 sec, 0.89/1 sec, 9.97/9 sec, 5.34/6 sec, 17.05/17 sec, 4/4 sec, 2.57/2 sec, 3.92/4 sec, 5.19/6 sec, 4.63/4 sec, 2.62/3 sec, 2.65/2 sec, 3.57/4 sec, 2.87/3 sec, 3.22/3 sec, 5.52/6 sec, 2.24/2 sec, 2.84/3 sec, 3.61/3 sec, 2.63/3 sec, 3.6/4 sec, 2.43/2 sec, 2/2 sec, 4.25/4 sec, 3.79/4 sec )
[LOG] Nr of iterations: 1103 (6, 3, 7, 72, 50, 24, 19, 13, 13, 13, 12, 11, 15, 17, 11, 17, 105, 41, 43, 39, 49, 5, 2, 6, 66, 49, 17, 16, 11, 11, 12, 9, 9, 12, 14, 10, 15, 95, 39, 40, 37, 48 )
[LOG] Total clause computation time: 26.63/25 sec (1.88/1.88 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.9/0.9 sec, 2.55/2.55 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.17/0.17 sec, 0.1/0.1 sec, 0.15/0.15 sec, 0.45/0.45 sec, 0.16/0.16 sec, 0.2/0.2 sec, 1.44/1.44 sec, 1.11/1.11 sec, 4.78/4.78 sec, 1.71/1.71 sec, 0.26/0.26 sec, 0.94/0.94 sec, 3.19/3.19 sec, 0.3/0.3 sec, 0.22/0.22 sec, 0.32/0.32 sec, 0.18/0.18 sec, 0.23/0.23 sec, 0.31/0.31 sec, 0.2/0.2 sec, 0.2/0.2 sec, 0.2/0.2 sec, 0.24/0.24 sec, 0.24/0.24 sec, 0.55/0.55 sec, 0.22/0.22 sec, 0.23/0.23 sec, 1.63/1.63 sec, 0.79/0.79 sec )
[LOG] Total clause minimization time: 94.12/95 sec (1.15/1.15 sec, 0.01/0.01 sec, 0.02/0.02 sec, 2.89/2.89 sec, 1.18/1.18 sec, 1.9/1.9 sec, 0.4/0.4 sec, 0.32/0.32 sec, 0.3/0.3 sec, 0.21/0.21 sec, 0.53/0.53 sec, 0.21/0.21 sec, 0.26/0.26 sec, 0.29/0.29 sec, 0.18/0.18 sec, 0.27/0.27 sec, 1.77/1.77 sec, 0.75/0.75 sec, 0.68/0.68 sec, 8.52/8.52 sec, 4.21/4.21 sec, 12.27/12.27 sec, 2.29/2.29 sec, 2.31/2.31 sec, 2.95/2.95 sec, 2/2 sec, 4.33/4.33 sec, 2.4/2.4 sec, 2.33/2.33 sec, 3.39/3.39 sec, 2.64/2.64 sec, 2.91/2.91 sec, 5.31/5.31 sec, 2.02/2.02 sec, 2.64/2.64 sec, 3.37/3.37 sec, 2.39/2.39 sec, 3.01/3.01 sec, 2.19/2.19 sec, 1.75/1.75 sec, 2.6/2.6 sec, 2.97/2.97 sec )
[LOG] Total clause size reduction: 45702 --> 5380 (445 --> 15, 176 --> 9, 522 --> 11, 6106 --> 612, 4165 --> 447, 1932 --> 32, 1494 --> 29, 984 --> 20, 972 --> 20, 960 --> 23, 869 --> 35, 780 --> 30, 1078 --> 33, 1216 --> 61, 750 --> 27, 1184 --> 59, 7592 --> 694, 2880 --> 156, 2982 --> 171, 2660 --> 199, 3312 --> 260, 15 --> 15, 9 --> 9, 11 --> 11, 539 --> 441, 447 --> 430, 20 --> 20, 21 --> 21, 17 --> 17, 17 --> 17, 23 --> 23, 19 --> 19, 20 --> 20, 21 --> 21, 43 --> 41, 27 --> 27, 51 --> 48, 588 --> 530, 148 --> 146, 156 --> 150, 191 --> 171, 260 --> 260 )
[LOG] Average clause size reduction: 41.4343 --> 4.87761 (74.1667 --> 2.5, 58.6667 --> 3, 74.5714 --> 1.57143, 84.8056 --> 8.5, 83.3 --> 8.94, 80.5 --> 1.33333, 78.6316 --> 1.52632, 75.6923 --> 1.53846, 74.7692 --> 1.53846, 73.8462 --> 1.76923, 72.4167 --> 2.91667, 70.9091 --> 2.72727, 71.8667 --> 2.2, 71.5294 --> 3.58824, 68.1818 --> 2.45455, 69.6471 --> 3.47059, 72.3048 --> 6.60952, 70.2439 --> 3.80488, 69.3488 --> 3.97674, 68.2051 --> 5.10256, 67.5918 --> 5.30612, 3 --> 3, 4.5 --> 4.5, 1.83333 --> 1.83333, 8.16667 --> 6.68182, 9.12245 --> 8.77551, 1.17647 --> 1.17647, 1.3125 --> 1.3125, 1.54545 --> 1.54545, 1.54545 --> 1.54545, 1.91667 --> 1.91667, 2.11111 --> 2.11111, 2.22222 --> 2.22222, 1.75 --> 1.75, 3.07143 --> 2.92857, 2.7 --> 2.7, 3.4 --> 3.2, 6.18947 --> 5.57895, 3.79487 --> 3.74359, 3.9 --> 3.75, 5.16216 --> 4.62162, 5.41667 --> 5.41667 )
[LOG] Overall execution time: 124.44 sec CPU time.
[LOG] Overall execution time: 124 sec real time.
Synthesis time: 124.83 sec (Real time) / 120.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.43 sec (Real time) / 14.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2021 17 51 1 1932
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 169.51 sec CPU time.
[LOG] Relation determinization time: 169 sec real time.
[LOG] Final circuit size: 1173 new AND gates.
[LOG] Size before ABC: 2191 AND gates.
[LOG] Size after ABC: 1173 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 165.42/165 sec (3.63/3 sec, 0.04/0 sec, 0.02/0 sec, 2.39/3 sec, 3.2/3 sec, 0.35/0 sec, 0.22/0 sec, 0.22/1 sec, 0.39/0 sec, 0.45/0 sec, 0.33/1 sec, 0.27/0 sec, 0.42/0 sec, 1.43/2 sec, 0.36/0 sec, 0.36/1 sec, 6.42/6 sec, 2.47/3 sec, 1.83/1 sec, 3.18/4 sec, 12.37/12 sec, 11.46/11 sec, 24.88/25 sec, 5.44/6 sec, 6.19/6 sec, 3.96/4 sec, 4.27/4 sec, 3.75/4 sec, 8.25/8 sec, 4.42/5 sec, 4.26/4 sec, 3.4/3 sec, 4.52/5 sec, 4.24/4 sec, 6.82/7 sec, 2.98/3 sec, 2.49/2 sec, 2.16/2 sec, 2.96/3 sec, 2.75/3 sec, 4.53/5 sec, 2.99/3 sec, 2.92/3 sec, 5.43/5 sec )
[LOG] Nr of iterations: 1182 (6, 3, 8, 48, 28, 18, 16, 15, 27, 21, 16, 16, 21, 13, 17, 14, 144, 38, 35, 20, 67, 60, 5, 2, 7, 47, 24, 17, 15, 13, 22, 19, 12, 14, 15, 8, 14, 12, 75, 35, 34, 17, 65, 59 )
[LOG] Total clause computation time: 34.64/35 sec (2.22/2.22 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.82/0.82 sec, 2.45/2.45 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.24/0.24 sec, 0.17/0.17 sec, 0.18/0.18 sec, 2.48/2.48 sec, 0.21/0.21 sec, 0.19/0.19 sec, 0.21/0.21 sec, 2.69/2.69 sec, 2.86/2.86 sec, 4.44/4.44 sec, 1.95/1.95 sec, 0.47/0.47 sec, 1.17/1.17 sec, 2.27/2.27 sec, 0.27/0.27 sec, 3.47/3.47 sec, 0.26/0.26 sec, 0.3/0.3 sec, 0.29/0.29 sec, 0.19/0.19 sec, 0.24/0.24 sec, 0.27/0.27 sec, 0.16/0.16 sec, 0.17/0.17 sec, 0.23/0.23 sec, 0.78/0.78 sec, 0.35/0.35 sec, 0.32/0.32 sec, 0.15/0.15 sec, 0.28/0.28 sec, 1.31/1.31 sec )
[LOG] Total clause minimization time: 130.38/129 sec (1.41/1.41 sec, 0.02/0.02 sec, 0.01/0.01 sec, 1.56/1.56 sec, 0.75/0.75 sec, 0.31/0.31 sec, 0.21/0.21 sec, 0.2/0.2 sec, 0.34/0.34 sec, 0.34/0.34 sec, 0.22/0.22 sec, 0.16/0.16 sec, 0.29/0.29 sec, 1.19/1.19 sec, 0.18/0.18 sec, 0.16/0.16 sec, 3.88/3.88 sec, 2.25/2.25 sec, 1.63/1.63 sec, 2.97/2.97 sec, 9.64/9.64 sec, 8.58/8.58 sec, 20.44/20.44 sec, 3.49/3.49 sec, 5.72/5.72 sec, 2.77/2.77 sec, 1.99/1.99 sec, 3.46/3.46 sec, 4.78/4.78 sec, 4.16/4.16 sec, 3.96/3.96 sec, 3.11/3.11 sec, 4.33/4.33 sec, 4/4 sec, 6.55/6.55 sec, 2.81/2.81 sec, 2.3/2.3 sec, 1.93/1.93 sec, 2.17/2.17 sec, 2.39/2.39 sec, 4.2/4.2 sec, 2.84/2.84 sec, 2.63/2.63 sec, 4.05/4.05 sec )
[LOG] Total clause size reduction: 52398 --> 6212 (465 --> 16, 184 --> 9, 637 --> 12, 4230 --> 383, 2403 --> 173, 1496 --> 19, 1305 --> 19, 1204 --> 21, 2210 --> 53, 1680 --> 57, 1245 --> 51, 1230 --> 37, 1620 --> 90, 960 --> 58, 1264 --> 63, 1014 --> 51, 11011 --> 1918, 2812 --> 148, 2550 --> 113, 1406 --> 73, 4818 --> 330, 4248 --> 327, 16 --> 16, 9 --> 9, 12 --> 12, 383 --> 326, 128 --> 128, 19 --> 19, 19 --> 19, 18 --> 17, 39 --> 39, 49 --> 45, 25 --> 25, 29 --> 28, 45 --> 45, 23 --> 22, 45 --> 44, 42 --> 41, 558 --> 435, 130 --> 128, 113 --> 111, 55 --> 53, 322 --> 302, 327 --> 327 )
[LOG] Average clause size reduction: 44.3299 --> 5.2555 (77.5 --> 2.66667, 61.3333 --> 3, 79.625 --> 1.5, 88.125 --> 7.97917, 85.8214 --> 6.17857, 83.1111 --> 1.05556, 81.5625 --> 1.1875, 80.2667 --> 1.4, 81.8519 --> 1.96296, 80 --> 2.71429, 77.8125 --> 3.1875, 76.875 --> 2.3125, 77.1429 --> 4.28571, 73.8462 --> 4.46154, 74.3529 --> 3.70588, 72.4286 --> 3.64286, 76.4653 --> 13.3194, 74 --> 3.89474, 72.8571 --> 3.22857, 70.3 --> 3.65, 71.9104 --> 4.92537, 70.8 --> 5.45, 3.2 --> 3.2, 4.5 --> 4.5, 1.71429 --> 1.71429, 8.14894 --> 6.93617, 5.33333 --> 5.33333, 1.11765 --> 1.11765, 1.26667 --> 1.26667, 1.38462 --> 1.30769, 1.77273 --> 1.77273, 2.57895 --> 2.36842, 2.08333 --> 2.08333, 2.07143 --> 2, 3 --> 3, 2.875 --> 2.75, 3.21429 --> 3.14286, 3.5 --> 3.41667, 7.44 --> 5.8, 3.71429 --> 3.65714, 3.32353 --> 3.26471, 3.23529 --> 3.11765, 4.95385 --> 4.64615, 5.54237 --> 5.54237 )
[LOG] Overall execution time: 169.51 sec CPU time.
[LOG] Overall execution time: 169 sec real time.
Synthesis time: 169.88 sec (Real time) / 164.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.98 sec (Real time) / 9.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 1905 18 53 1 1812
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 210.22 sec CPU time.
[LOG] Relation determinization time: 211 sec real time.
[LOG] Final circuit size: 1481 new AND gates.
[LOG] Size before ABC: 2766 AND gates.
[LOG] Size after ABC: 1481 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 206.03/205 sec (2.97/3 sec, 0.03/0 sec, 0.04/0 sec, 2.29/2 sec, 3.47/4 sec, 0.46/0 sec, 0.58/1 sec, 0.39/0 sec, 1.2/2 sec, 0.48/0 sec, 0.39/0 sec, 0.27/1 sec, 0.35/0 sec, 0.46/0 sec, 0.38/1 sec, 0.33/0 sec, 4.9/5 sec, 1.72/2 sec, 1.67/1 sec, 0.72/1 sec, 2.94/3 sec, 4.09/4 sec, 18.26/18 sec, 31.33/31 sec, 5.41/5 sec, 11.41/12 sec, 4.43/4 sec, 5.82/6 sec, 7.88/8 sec, 5.45/5 sec, 7.23/7 sec, 5.66/6 sec, 4.42/5 sec, 4.06/4 sec, 3.88/3 sec, 5.76/6 sec, 6.2/6 sec, 8.99/9 sec, 5.72/6 sec, 5.32/5 sec, 4.9/5 sec, 3.09/3 sec, 4.72/5 sec, 4.16/4 sec, 5.8/6 sec, 6/6 sec )
[LOG] Nr of iterations: 1378 (4, 3, 11, 54, 36, 25, 24, 14, 12, 29, 26, 23, 18, 20, 14, 14, 144, 41, 40, 14, 24, 115, 45, 3, 2, 9, 53, 25, 22, 23, 11, 11, 28, 19, 21, 15, 16, 10, 12, 83, 40, 38, 13, 18, 112, 44 )
[LOG] Total clause computation time: 37.64/35 sec (2.27/2.27 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.79/0.79 sec, 2.68/2.68 sec, 0.03/0.03 sec, 0.44/0.44 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.19/0.19 sec, 0.13/0.13 sec, 0.12/0.12 sec, 0.95/0.95 sec, 0.21/0.21 sec, 0.2/0.2 sec, 0.21/0.21 sec, 2.05/2.05 sec, 1.34/1.34 sec, 3.26/3.26 sec, 4.81/4.81 sec, 1.7/1.7 sec, 0.37/0.37 sec, 1.13/1.13 sec, 3.98/3.98 sec, 0.76/0.76 sec, 0.77/0.77 sec, 0.38/0.38 sec, 0.54/0.54 sec, 0.26/0.26 sec, 0.27/0.27 sec, 0.34/0.34 sec, 0.25/0.25 sec, 0.19/0.19 sec, 0.37/0.37 sec, 0.3/0.3 sec, 0.96/0.96 sec, 0.32/0.32 sec, 0.29/0.29 sec, 0.25/0.25 sec, 0.34/0.34 sec, 1.9/1.9 sec, 1.87/1.87 sec )
[LOG] Total clause minimization time: 168.04/170 sec (0.7/0.7 sec, 0.01/0.01 sec, 0.02/0.02 sec, 1.5/1.5 sec, 0.79/0.79 sec, 0.42/0.42 sec, 0.14/0.14 sec, 0.36/0.36 sec, 1.18/1.18 sec, 0.38/0.38 sec, 0.3/0.3 sec, 0.21/0.21 sec, 0.26/0.26 sec, 0.27/0.27 sec, 0.25/0.25 sec, 0.21/0.21 sec, 3.91/3.91 sec, 1.51/1.51 sec, 1.47/1.47 sec, 0.5/0.5 sec, 0.89/0.89 sec, 2.72/2.72 sec, 14.98/14.98 sec, 26.51/26.51 sec, 3.71/3.71 sec, 11.04/11.04 sec, 3.29/3.29 sec, 1.82/1.82 sec, 7.12/7.12 sec, 4.67/4.67 sec, 6.85/6.85 sec, 5.12/5.12 sec, 4.15/4.15 sec, 3.79/3.79 sec, 3.54/3.54 sec, 5.51/5.51 sec, 6.01/6.01 sec, 8.62/8.62 sec, 5.41/5.41 sec, 4.33/4.33 sec, 4.57/4.57 sec, 2.79/2.79 sec, 4.46/4.46 sec, 3.82/3.82 sec, 3.84/3.84 sec, 4.09/4.09 sec )
[LOG] Total clause size reduction: 63646 --> 7701 (291 --> 12, 192 --> 10, 950 --> 19, 4982 --> 384, 3255 --> 316, 2208 --> 36, 2093 --> 58, 1170 --> 29, 979 --> 16, 2464 --> 94, 2175 --> 96, 1892 --> 49, 1445 --> 49, 1596 --> 95, 1079 --> 56, 1066 --> 42, 11583 --> 2047, 3200 --> 133, 3081 --> 164, 1014 --> 47, 1771 --> 109, 8664 --> 854, 3300 --> 220, 12 --> 12, 10 --> 10, 16 --> 16, 384 --> 293, 153 --> 151, 28 --> 28, 58 --> 58, 15 --> 15, 16 --> 16, 94 --> 84, 42 --> 40, 40 --> 40, 32 --> 32, 68 --> 65, 29 --> 29, 33 --> 33, 724 --> 509, 133 --> 130, 146 --> 139, 47 --> 46, 63 --> 61, 833 --> 739, 220 --> 220 )
[LOG] Average clause size reduction: 46.1872 --> 5.58853 (72.75 --> 3, 64 --> 3.33333, 86.3636 --> 1.72727, 92.2593 --> 7.11111, 90.4167 --> 8.77778, 88.32 --> 1.44, 87.2083 --> 2.41667, 83.5714 --> 2.07143, 81.5833 --> 1.33333, 84.9655 --> 3.24138, 83.6538 --> 3.69231, 82.2609 --> 2.13043, 80.2778 --> 2.72222, 79.8 --> 4.75, 77.0714 --> 4, 76.1429 --> 3, 80.4375 --> 14.2153, 78.0488 --> 3.2439, 77.025 --> 4.1, 72.4286 --> 3.35714, 73.7917 --> 4.54167, 75.3391 --> 7.42609, 73.3333 --> 4.88889, 4 --> 4, 5 --> 5, 1.77778 --> 1.77778, 7.24528 --> 5.5283, 6.12 --> 6.04, 1.27273 --> 1.27273, 2.52174 --> 2.52174, 1.36364 --> 1.36364, 1.45455 --> 1.45455, 3.35714 --> 3, 2.21053 --> 2.10526, 1.90476 --> 1.90476, 2.13333 --> 2.13333, 4.25 --> 4.0625, 2.9 --> 2.9, 2.75 --> 2.75, 8.72289 --> 6.13253, 3.325 --> 3.25, 3.84211 --> 3.65789, 3.61538 --> 3.53846, 3.5 --> 3.38889, 7.4375 --> 6.59821, 5 --> 5 )
[LOG] Overall execution time: 210.23 sec CPU time.
[LOG] Overall execution time: 211 sec real time.
Synthesis time: 210.63 sec (Real time) / 203.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.63 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.70 sec (Real time) / 23.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2263 19 55 1 2166
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 188.13 sec CPU time.
[LOG] Relation determinization time: 189 sec real time.
[LOG] Final circuit size: 1293 new AND gates.
[LOG] Size before ABC: 2526 AND gates.
[LOG] Size after ABC: 1293 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 183.1/183 sec (5.97/6 sec, 0.04/0 sec, 0.03/0 sec, 2.07/2 sec, 4.98/5 sec, 0.33/0 sec, 0.37/1 sec, 0.38/0 sec, 0.33/0 sec, 1.44/2 sec, 0.43/0 sec, 0.28/1 sec, 0.27/0 sec, 0.45/0 sec, 0.37/1 sec, 0.41/0 sec, 1.6/2 sec, 0.93/1 sec, 1.39/1 sec, 0.7/1 sec, 0.6/0 sec, 0.64/1 sec, 8.44/8 sec, 5.51/6 sec, 26.95/27 sec, 3.59/4 sec, 4.97/4 sec, 4.19/5 sec, 5.62/5 sec, 6.76/7 sec, 4.71/5 sec, 7.57/7 sec, 8.51/9 sec, 5.22/5 sec, 5.43/5 sec, 5.61/6 sec, 6.2/6 sec, 3.2/4 sec, 3.31/3 sec, 3.61/3 sec, 6.49/7 sec, 5.53/5 sec, 5.93/6 sec, 5.1/5 sec, 3.99/4 sec, 5.02/5 sec, 3.83/4 sec, 3.8/4 sec )
[LOG] Nr of iterations: 1221 (7, 3, 10, 48, 57, 20, 15, 16, 27, 22, 21, 14, 15, 23, 16, 14, 52, 13, 46, 13, 19, 19, 82, 83, 6, 2, 9, 47, 56, 19, 12, 15, 24, 21, 18, 13, 12, 20, 14, 12, 30, 10, 45, 12, 15, 17, 56, 81 )
[LOG] Total clause computation time: 34.02/28 sec (4.43/4.43 sec, 0/0 sec, 0/0 sec, 0.84/0.84 sec, 2.91/2.91 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.14/0.14 sec, 0.09/0.09 sec, 0.19/0.19 sec, 0.66/0.66 sec, 0.15/0.15 sec, 0.2/0.2 sec, 0.17/0.17 sec, 0.17/0.17 sec, 0.22/0.22 sec, 4.62/4.62 sec, 1.42/1.42 sec, 2.23/2.23 sec, 0.55/0.55 sec, 0.39/0.39 sec, 1.54/1.54 sec, 2.98/2.98 sec, 0.3/0.3 sec, 0.37/0.37 sec, 0.27/0.27 sec, 0.29/0.29 sec, 0.51/0.51 sec, 0.38/0.38 sec, 0.22/0.22 sec, 0.17/0.17 sec, 0.26/0.26 sec, 0.21/0.21 sec, 0.42/0.42 sec, 3.9/3.9 sec, 0.36/0.36 sec, 0.33/0.33 sec, 0.19/0.19 sec, 0.2/0.2 sec, 0.25/0.25 sec, 0.41/0.41 sec, 0.55/0.55 sec )
[LOG] Total clause minimization time: 148.69/155 sec (1.54/1.54 sec, 0.03/0.03 sec, 0.03/0.03 sec, 1.22/1.22 sec, 2.05/2.05 sec, 0.31/0.31 sec, 0.36/0.36 sec, 0.33/0.33 sec, 0.29/0.29 sec, 1.34/1.34 sec, 0.33/0.33 sec, 0.16/0.16 sec, 0.17/0.17 sec, 0.29/0.29 sec, 0.26/0.26 sec, 0.21/0.21 sec, 0.93/0.93 sec, 0.77/0.77 sec, 1.18/1.18 sec, 0.52/0.52 sec, 0.42/0.42 sec, 0.4/0.4 sec, 3.8/3.8 sec, 4.07/4.07 sec, 24.71/24.71 sec, 3.04/3.04 sec, 4.58/4.58 sec, 2.64/2.64 sec, 2.61/2.61 sec, 6.46/6.46 sec, 4.34/4.34 sec, 7.29/7.29 sec, 8.21/8.21 sec, 4.71/4.71 sec, 5.05/5.05 sec, 5.39/5.39 sec, 6.02/6.02 sec, 2.93/2.93 sec, 3.1/3.1 sec, 3.19/3.19 sec, 2.56/2.56 sec, 5.16/5.16 sec, 5.58/5.58 sec, 4.91/4.91 sec, 3.79/3.79 sec, 4.77/4.77 sec, 3.41/3.41 sec, 3.23/3.23 sec )
[LOG] Total clause size reduction: 58344 --> 6031 (612 --> 14, 202 --> 9, 900 --> 16, 4653 --> 338, 5488 --> 721, 1843 --> 21, 1344 --> 22, 1425 --> 21, 2444 --> 49, 1953 --> 43, 1840 --> 68, 1183 --> 31, 1260 --> 47, 1958 --> 63, 1320 --> 52, 1131 --> 46, 4386 --> 312, 1020 --> 53, 3780 --> 157, 996 --> 49, 1476 --> 82, 1458 --> 85, 6480 --> 729, 6478 --> 477, 14 --> 14, 9 --> 9, 16 --> 16, 338 --> 274, 721 --> 668, 21 --> 21, 15 --> 15, 21 --> 21, 41 --> 41, 43 --> 43, 50 --> 50, 31 --> 31, 30 --> 29, 47 --> 47, 43 --> 43, 37 --> 37, 113 --> 104, 36 --> 33, 157 --> 149, 49 --> 48, 55 --> 53, 76 --> 72, 283 --> 240, 468 --> 468 )
[LOG] Average clause size reduction: 47.7838 --> 4.93939 (87.4286 --> 2, 67.3333 --> 3, 90 --> 1.6, 96.9375 --> 7.04167, 96.2807 --> 12.6491, 92.15 --> 1.05, 89.6 --> 1.46667, 89.0625 --> 1.3125, 90.5185 --> 1.81481, 88.7727 --> 1.95455, 87.619 --> 3.2381, 84.5 --> 2.21429, 84 --> 3.13333, 85.1304 --> 2.73913, 82.5 --> 3.25, 80.7857 --> 3.28571, 84.3462 --> 6, 78.4615 --> 4.07692, 82.1739 --> 3.41304, 76.6154 --> 3.76923, 77.6842 --> 4.31579, 76.7368 --> 4.47368, 79.0244 --> 8.89024, 78.0482 --> 5.74699, 2.33333 --> 2.33333, 4.5 --> 4.5, 1.77778 --> 1.77778, 7.19149 --> 5.82979, 12.875 --> 11.9286, 1.10526 --> 1.10526, 1.25 --> 1.25, 1.4 --> 1.4, 1.70833 --> 1.70833, 2.04762 --> 2.04762, 2.77778 --> 2.77778, 2.38462 --> 2.38462, 2.5 --> 2.41667, 2.35 --> 2.35, 3.07143 --> 3.07143, 3.08333 --> 3.08333, 3.76667 --> 3.46667, 3.6 --> 3.3, 3.48889 --> 3.31111, 4.08333 --> 4, 3.66667 --> 3.53333, 4.47059 --> 4.23529, 5.05357 --> 4.28571, 5.77778 --> 5.77778 )
[LOG] Overall execution time: 188.15 sec CPU time.
[LOG] Overall execution time: 189 sec real time.
Synthesis time: 188.53 sec (Real time) / 181.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.18 sec (Real time) / 18.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2128 20 58 1 2026
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.25 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 52 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 51 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.24/1 sec (0.03/0 sec, 0/0 sec, 0.05/1 sec, 0.03/0 sec, 0.01/0 sec, 0/0 sec, 0.07/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 87 (14, 10, 6, 2, 11, 5, 11, 8, 5, 1, 10, 4 )
[LOG] Total clause computation time: 0.08/0 sec (0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.16/1 sec (0/0 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.07/0.07 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 1422 --> 168 (442 --> 31, 297 --> 19, 160 --> 9, 31 --> 0, 300 --> 26, 116 --> 7, 20 --> 20, 14 --> 14, 9 --> 9, 0 --> 0, 26 --> 26, 7 --> 7 )
[LOG] Average clause size reduction: 16.3448 --> 1.93103 (31.5714 --> 2.21429, 29.7 --> 1.9, 26.6667 --> 1.5, 15.5 --> 0, 27.2727 --> 2.36364, 23.2 --> 1.4, 1.81818 --> 1.81818, 1.75 --> 1.75, 1.8 --> 1.8, 0 --> 0, 2.6 --> 2.6, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.25 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 226 5 23 1 193
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.94 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 115 new AND gates.
[LOG] Size before ABC: 185 AND gates.
[LOG] Size after ABC: 115 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.91/1 sec (0.2/0 sec, 0.09/0 sec, 0/0 sec, 0.05/0 sec, 0.01/0 sec, 0.03/1 sec, 0.01/0 sec, 0.4/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 145 (14, 9, 7, 20, 6, 17, 6, 10, 7, 5, 19, 4, 16, 5 )
[LOG] Total clause computation time: 0.27/1 sec (0.17/0.17 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.63/0 sec (0.02/0.02 sec, 0.09/0.09 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.4/0.4 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 2786 --> 396 (507 --> 36, 304 --> 18, 222 --> 13, 684 --> 85, 175 --> 9, 544 --> 41, 165 --> 9, 22 --> 22, 13 --> 13, 9 --> 9, 85 --> 85, 6 --> 6, 41 --> 41, 9 --> 9 )
[LOG] Average clause size reduction: 19.2138 --> 2.73103 (36.2143 --> 2.57143, 33.7778 --> 2, 31.7143 --> 1.85714, 34.2 --> 4.25, 29.1667 --> 1.5, 32 --> 2.41176, 27.5 --> 1.5, 2.2 --> 2.2, 1.85714 --> 1.85714, 1.8 --> 1.8, 4.47368 --> 4.47368, 1.5 --> 1.5, 2.5625 --> 2.5625, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.94 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.16 sec (Real time) / 1.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 328 6 26 1 289
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 3.33 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 172 new AND gates.
[LOG] Size before ABC: 263 AND gates.
[LOG] Size after ABC: 172 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.28/3 sec (0.96/1 sec, 0.02/0 sec, 0.01/0 sec, 0.05/0 sec, 0.04/0 sec, 0.02/0 sec, 0.07/0 sec, 0.09/0 sec, 0.01/0 sec, 1.72/2 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.09/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 252 (8, 11, 8, 24, 19, 10, 15, 43, 10, 6, 8, 6, 8, 8, 8, 10, 41, 9 )
[LOG] Total clause computation time: 0.28/0 sec (0.15/0.15 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.99/3 sec (0.81/0.81 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.01/0.01 sec, 1.71/1.71 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 6002 --> 722 (322 --> 20, 450 --> 27, 308 --> 11, 989 --> 96, 756 --> 62, 369 --> 32, 560 --> 53, 1638 --> 142, 342 --> 16, 14 --> 14, 16 --> 16, 8 --> 8, 15 --> 15, 15 --> 13, 24 --> 21, 26 --> 26, 134 --> 134, 16 --> 16 )
[LOG] Average clause size reduction: 23.8175 --> 2.86508 (40.25 --> 2.5, 40.9091 --> 2.45455, 38.5 --> 1.375, 41.2083 --> 4, 39.7895 --> 3.26316, 36.9 --> 3.2, 37.3333 --> 3.53333, 38.093 --> 3.30233, 34.2 --> 1.6, 2.33333 --> 2.33333, 2 --> 2, 1.33333 --> 1.33333, 1.875 --> 1.875, 1.875 --> 1.625, 3 --> 2.625, 2.6 --> 2.6, 3.26829 --> 3.26829, 1.77778 --> 1.77778 )
[LOG] Overall execution time: 3.33 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.55 sec (Real time) / 3.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.59 sec (Real time) / 0.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 426 7 30 1 380
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 2.21 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 252 new AND gates.
[LOG] Size before ABC: 385 AND gates.
[LOG] Size after ABC: 252 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.14/2 sec (0.04/0 sec, 0.01/0 sec, 0.34/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.03/0 sec, 0.02/0 sec, 0.12/1 sec, 0.1/0 sec, 0.96/1 sec, 0.04/0 sec, 0.06/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.05/0 sec, 0.04/0 sec, 0.11/0 sec, 0.08/0 sec )
[LOG] Nr of iterations: 337 (6, 8, 31, 14, 16, 9, 8, 9, 60, 28, 5, 7, 19, 9, 11, 7, 7, 8, 48, 27 )
[LOG] Total clause computation time: 0.31/0 sec (0.04/0.04 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 1.82/2 sec (0/0 sec, 0.01/0.01 sec, 0.33/0.33 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.11/0.11 sec, 0.06/0.06 sec, 0.95/0.95 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 8500 --> 956 (255 --> 9, 350 --> 21, 1470 --> 110, 624 --> 32, 705 --> 43, 368 --> 16, 315 --> 16, 352 --> 18, 2537 --> 228, 1134 --> 78, 9 --> 9, 21 --> 21, 52 --> 49, 15 --> 15, 21 --> 21, 12 --> 12, 16 --> 16, 18 --> 18, 148 --> 146, 78 --> 78 )
[LOG] Average clause size reduction: 25.2226 --> 2.8368 (42.5 --> 1.5, 43.75 --> 2.625, 47.4194 --> 3.54839, 44.5714 --> 2.28571, 44.0625 --> 2.6875, 40.8889 --> 1.77778, 39.375 --> 2, 39.1111 --> 2, 42.2833 --> 3.8, 40.5 --> 2.78571, 1.8 --> 1.8, 3 --> 3, 2.73684 --> 2.57895, 1.66667 --> 1.66667, 1.90909 --> 1.90909, 1.71429 --> 1.71429, 2.28571 --> 2.28571, 2.25 --> 2.25, 3.08333 --> 3.04167, 2.88889 --> 2.88889 )
[LOG] Overall execution time: 2.21 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.43 sec (Real time) / 2.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.70 sec (Real time) / 0.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 548 8 33 1 497
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 8.64 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 710 new AND gates.
[LOG] Size before ABC: 1310 AND gates.
[LOG] Size after ABC: 710 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.53/9 sec (0.06/0 sec, 0.02/0 sec, 1.92/2 sec, 0.02/0 sec, 0.04/0 sec, 0.02/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/1 sec, 1.1/1 sec, 0.26/0 sec, 0.31/0 sec, 3/3 sec, 0.08/0 sec, 0.13/0 sec, 0.07/0 sec, 0.08/1 sec, 0.04/0 sec, 0.05/0 sec, 0.09/0 sec, 0.07/0 sec, 0.63/0 sec, 0.23/1 sec, 0.18/0 sec )
[LOG] Nr of iterations: 707 (7, 12, 34, 9, 18, 13, 23, 8, 12, 183, 53, 24, 6, 8, 33, 7, 9, 9, 14, 7, 8, 138, 49, 23 )
[LOG] Total clause computation time: 0.93/0 sec (0.06/0.06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.29/0.29 sec, 0.05/0.05 sec, 0.15/0.15 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 7.56/9 sec (0/0 sec, 0.02/0.02 sec, 1.92/1.92 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.79/0.79 sec, 0.21/0.21 sec, 0.16/0.16 sec, 2.98/2.98 sec, 0.07/0.07 sec, 0.11/0.11 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.54/0.54 sec, 0.17/0.17 sec, 0.13/0.13 sec )
[LOG] Total clause size reduction: 20905 --> 3555 (348 --> 10, 627 --> 35, 1848 --> 134, 440 --> 18, 918 --> 57, 636 --> 31, 1144 --> 71, 357 --> 18, 550 --> 47, 8918 --> 1566, 2496 --> 190, 1081 --> 68, 10 --> 10, 22 --> 22, 134 --> 124, 12 --> 12, 16 --> 16, 18 --> 18, 27 --> 21, 18 --> 18, 20 --> 20, 1034 --> 818, 163 --> 163, 68 --> 68 )
[LOG] Average clause size reduction: 29.5686 --> 5.02829 (49.7143 --> 1.42857, 52.25 --> 2.91667, 54.3529 --> 3.94118, 48.8889 --> 2, 51 --> 3.16667, 48.9231 --> 2.38462, 49.7391 --> 3.08696, 44.625 --> 2.25, 45.8333 --> 3.91667, 48.7322 --> 8.55738, 47.0943 --> 3.58491, 45.0417 --> 2.83333, 1.66667 --> 1.66667, 2.75 --> 2.75, 4.06061 --> 3.75758, 1.71429 --> 1.71429, 1.77778 --> 1.77778, 2 --> 2, 1.92857 --> 1.5, 2.57143 --> 2.57143, 2.5 --> 2.5, 7.49275 --> 5.92754, 3.32653 --> 3.32653, 2.95652 --> 2.95652 )
[LOG] Overall execution time: 8.64 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.17 sec (Real time) / 8.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.55 sec (Real time) / 1.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1050 9 37 1 992
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 14.02 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 1358 new AND gates.
[LOG] Size before ABC: 2622 AND gates.
[LOG] Size after ABC: 1358 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 13.81/14 sec (0.13/1 sec, 0.04/0 sec, 1.28/1 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.05/0 sec, 0.09/0 sec, 0.08/0 sec, 0.38/1 sec, 3.21/3 sec, 0.74/1 sec, 1.29/1 sec, 1.34/1 sec, 0.21/0 sec, 0.14/1 sec, 0.12/0 sec, 0.16/0 sec, 0.17/0 sec, 0.13/0 sec, 0.15/0 sec, 0.11/0 sec, 1.2/2 sec, 2.11/2 sec, 0.54/0 sec )
[LOG] Nr of iterations: 1014 (7, 14, 64, 8, 18, 6, 11, 10, 9, 14, 56, 292, 42, 6, 10, 38, 6, 12, 5, 8, 5, 7, 8, 49, 268, 41 )
[LOG] Total clause computation time: 2.7/3 sec (0.12/0.12 sec, 0/0 sec, 0.2/0.2 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.17/0.17 sec, 0.15/0.15 sec, 0.08/0.08 sec, 1.16/1.16 sec, 0.04/0.04 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.26/0.26 sec, 0.17/0.17 sec )
[LOG] Total clause minimization time: 11.06/11 sec (0.01/0.01 sec, 0.04/0.04 sec, 1.08/1.08 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.29/0.29 sec, 3.02/3.02 sec, 0.59/0.59 sec, 1.21/1.21 sec, 0.18/0.18 sec, 0.17/0.17 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.15/0.15 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.07/0.07 sec, 1.15/1.15 sec, 1.83/1.83 sec, 0.36/0.36 sec )
[LOG] Total clause size reduction: 32250 --> 6518 (378 --> 11, 806 --> 42, 3843 --> 340, 420 --> 15, 1003 --> 59, 290 --> 8, 570 --> 30, 504 --> 16, 440 --> 30, 702 --> 79, 2915 --> 259, 15132 --> 2834, 2091 --> 173, 11 --> 11, 26 --> 26, 120 --> 113, 9 --> 9, 20 --> 18, 8 --> 8, 14 --> 14, 8 --> 8, 21 --> 21, 22 --> 22, 198 --> 179, 2526 --> 2020, 173 --> 173 )
[LOG] Average clause size reduction: 31.8047 --> 6.42801 (54 --> 1.57143, 57.5714 --> 3, 60.0469 --> 5.3125, 52.5 --> 1.875, 55.7222 --> 3.27778, 48.3333 --> 1.33333, 51.8182 --> 2.72727, 50.4 --> 1.6, 48.8889 --> 3.33333, 50.1429 --> 5.64286, 52.0536 --> 4.625, 51.8219 --> 9.70548, 49.7857 --> 4.11905, 1.83333 --> 1.83333, 2.6 --> 2.6, 3.15789 --> 2.97368, 1.5 --> 1.5, 1.66667 --> 1.5, 1.6 --> 1.6, 1.75 --> 1.75, 1.6 --> 1.6, 3 --> 3, 2.75 --> 2.75, 4.04082 --> 3.65306, 9.42537 --> 7.53731, 4.21951 --> 4.21951 )
[LOG] Overall execution time: 14.02 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 14.41 sec (Real time) / 13.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.11 sec (Real time) / 4.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1743 10 40 1 1680
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 29.62 sec CPU time.
[LOG] Relation determinization time: 31 sec real time.
[LOG] Final circuit size: 2567 new AND gates.
[LOG] Size before ABC: 4827 AND gates.
[LOG] Size after ABC: 2567 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 29.41/29 sec (0.09/0 sec, 0.04/0 sec, 2.02/2 sec, 0.06/0 sec, 0.03/0 sec, 0.03/0 sec, 0.07/0 sec, 0.06/0 sec, 0.14/0 sec, 2.04/2 sec, 0.07/0 sec, 1.6/2 sec, 4.89/5 sec, 1.23/1 sec, 7.29/7 sec, 0.5/1 sec, 1.89/2 sec, 0.29/0 sec, 0.31/0 sec, 0.28/1 sec, 0.26/0 sec, 0.22/0 sec, 0.25/0 sec, 0.23/0 sec, 0.2/1 sec, 1.41/1 sec, 3.11/3 sec, 0.8/1 sec )
[LOG] Nr of iterations: 1499 (6, 13, 123, 16, 12, 19, 19, 15, 13, 13, 11, 238, 304, 35, 5, 9, 80, 10, 11, 15, 10, 11, 6, 6, 8, 166, 295, 30 )
[LOG] Total clause computation time: 2.81/5 sec (0.07/0.07 sec, 0/0 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.14/0.14 sec, 0.41/0.41 sec, 0.44/0.44 sec, 0.1/0.1 sec, 0.22/0.22 sec, 0.1/0.1 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.13/0.13 sec, 0.36/0.36 sec, 0.37/0.37 sec )
[LOG] Total clause minimization time: 26.39/24 sec (0.02/0.02 sec, 0.04/0.04 sec, 1.95/1.95 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.12/0.12 sec, 2.03/2.03 sec, 0.07/0.07 sec, 1.45/1.45 sec, 4.43/4.43 sec, 0.78/0.78 sec, 7.19/7.19 sec, 0.28/0.28 sec, 1.78/1.78 sec, 0.26/0.26 sec, 0.28/0.28 sec, 0.26/0.26 sec, 0.22/0.22 sec, 0.2/0.2 sec, 0.14/0.14 sec, 0.19/0.19 sec, 0.1/0.1 sec, 1.26/1.26 sec, 2.69/2.69 sec, 0.43/0.43 sec )
[LOG] Total clause size reduction: 53823 --> 12261 (340 --> 9, 804 --> 45, 8052 --> 1119, 975 --> 30, 704 --> 16, 1134 --> 40, 1116 --> 49, 854 --> 32, 720 --> 95, 708 --> 36, 580 --> 45, 13509 --> 2597, 16968 --> 3158, 1870 --> 163, 9 --> 9, 28 --> 28, 613 --> 484, 13 --> 13, 16 --> 16, 27 --> 27, 17 --> 17, 19 --> 19, 22 --> 22, 10 --> 10, 24 --> 24, 1537 --> 1274, 3030 --> 2760, 124 --> 124 )
[LOG] Average clause size reduction: 35.9059 --> 8.17945 (56.6667 --> 1.5, 61.8462 --> 3.46154, 65.4634 --> 9.09756, 60.9375 --> 1.875, 58.6667 --> 1.33333, 59.6842 --> 2.10526, 58.7368 --> 2.57895, 56.9333 --> 2.13333, 55.3846 --> 7.30769, 54.4615 --> 2.76923, 52.7273 --> 4.09091, 56.7605 --> 10.9118, 55.8158 --> 10.3882, 53.4286 --> 4.65714, 1.8 --> 1.8, 3.11111 --> 3.11111, 7.6625 --> 6.05, 1.3 --> 1.3, 1.45455 --> 1.45455, 1.8 --> 1.8, 1.7 --> 1.7, 1.72727 --> 1.72727, 3.66667 --> 3.66667, 1.66667 --> 1.66667, 3 --> 3, 9.25904 --> 7.6747, 10.2712 --> 9.35593, 4.13333 --> 4.13333 )
[LOG] Overall execution time: 29.62 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
Synthesis time: 30.20 sec (Real time) / 28.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.00 sec (Real time) / 0.99 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.96 sec (Real time) / 12.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 2993 11 43 1 2925
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 18.1 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 651 new AND gates.
[LOG] Size before ABC: 1091 AND gates.
[LOG] Size after ABC: 651 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.83/18 sec (0.12/0 sec, 0.02/0 sec, 0.67/1 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.16/0 sec, 0.04/0 sec, 0.11/0 sec, 0.03/0 sec, 1.84/2 sec, 4.01/4 sec, 0.59/1 sec, 3.02/3 sec, 1.95/2 sec, 0.26/0 sec, 0.26/0 sec, 0.21/0 sec, 0.25/1 sec, 0.28/0 sec, 0.19/0 sec, 0.18/0 sec, 0.25/0 sec, 0.17/1 sec, 0.15/0 sec, 1.83/2 sec, 0.66/0 sec, 0.46/1 sec )
[LOG] Nr of iterations: 751 (7, 9, 42, 15, 8, 8, 13, 9, 14, 10, 12, 7, 85, 117, 65, 6, 8, 39, 13, 6, 7, 11, 5, 6, 7, 7, 6, 71, 77, 61 )
[LOG] Total clause computation time: 1.43/3 sec (0.11/0.11 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.16/0.16 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.15/0.15 sec )
[LOG] Total clause minimization time: 16.36/15 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.65/0.65 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.03/0.03 sec, 1.75/1.75 sec, 3.86/3.86 sec, 0.43/0.43 sec, 2.95/2.95 sec, 1.87/1.87 sec, 0.2/0.2 sec, 0.23/0.23 sec, 0.2/0.2 sec, 0.24/0.24 sec, 0.26/0.26 sec, 0.16/0.16 sec, 0.12/0.12 sec, 0.24/0.24 sec, 0.11/0.11 sec, 0.13/0.13 sec, 1.71/1.71 sec, 0.56/0.56 sec, 0.31/0.31 sec )
[LOG] Total clause size reduction: 26672 --> 3026 (438 --> 11, 576 --> 23, 2911 --> 133, 980 --> 22, 483 --> 9, 476 --> 9, 804 --> 24, 528 --> 13, 845 --> 108, 576 --> 15, 693 --> 77, 372 --> 10, 5124 --> 402, 6960 --> 814, 3776 --> 265, 11 --> 11, 23 --> 23, 121 --> 118, 18 --> 18, 7 --> 7, 9 --> 9, 16 --> 16, 7 --> 7, 24 --> 24, 11 --> 11, 25 --> 25, 10 --> 10, 286 --> 268, 329 --> 311, 233 --> 233 )
[LOG] Average clause size reduction: 35.5153 --> 4.02929 (62.5714 --> 1.57143, 64 --> 2.55556, 69.3095 --> 3.16667, 65.3333 --> 1.46667, 60.375 --> 1.125, 59.5 --> 1.125, 61.8462 --> 1.84615, 58.6667 --> 1.44444, 60.3571 --> 7.71429, 57.6 --> 1.5, 57.75 --> 6.41667, 53.1429 --> 1.42857, 60.2824 --> 4.72941, 59.4872 --> 6.95726, 58.0923 --> 4.07692, 1.83333 --> 1.83333, 2.875 --> 2.875, 3.10256 --> 3.02564, 1.38462 --> 1.38462, 1.16667 --> 1.16667, 1.28571 --> 1.28571, 1.45455 --> 1.45455, 1.4 --> 1.4, 4 --> 4, 1.57143 --> 1.57143, 3.57143 --> 3.57143, 1.66667 --> 1.66667, 4.02817 --> 3.77465, 4.27273 --> 4.03896, 3.81967 --> 3.81967 )
[LOG] Overall execution time: 18.1 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 18.40 sec (Real time) / 17.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.26 sec (Real time) / 3.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1119 12 46 1 1046
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 24.77 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 1647 new AND gates.
[LOG] Size before ABC: 2990 AND gates.
[LOG] Size after ABC: 1647 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 24.31/24 sec (0.24/0 sec, 0.05/0 sec, 1.15/2 sec, 0.04/0 sec, 0.11/0 sec, 0.08/0 sec, 0.06/0 sec, 0.04/0 sec, 0.14/0 sec, 0.07/0 sec, 0.17/0 sec, 0.07/0 sec, 0.08/0 sec, 4.58/5 sec, 0.87/1 sec, 2.92/3 sec, 0.82/1 sec, 3.71/3 sec, 0.36/1 sec, 0.37/0 sec, 0.32/0 sec, 0.23/1 sec, 0.15/0 sec, 0.16/0 sec, 0.2/0 sec, 0.31/0 sec, 2.14/3 sec, 0.23/0 sec, 0.21/0 sec, 0.14/0 sec, 2.35/2 sec, 0.68/1 sec, 0.78/1 sec, 0.48/0 sec )
[LOG] Nr of iterations: 1175 (6, 19, 41, 9, 19, 20, 20, 11, 10, 23, 10, 11, 19, 235, 75, 88, 22, 5, 15, 35, 8, 15, 10, 7, 5, 8, 19, 8, 9, 12, 225, 65, 73, 18 )
[LOG] Total clause computation time: 3.67/4 sec (0.22/0.22 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0/0 sec, 0.01/0.01 sec, 1.37/1.37 sec, 0.1/0.1 sec, 0.24/0.24 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.06/0.06 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.11/0.11 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.33/0.33 sec, 0.11/0.11 sec, 0.17/0.17 sec, 0.08/0.08 sec )
[LOG] Total clause minimization time: 20.55/20 sec (0.02/0.02 sec, 0.03/0.03 sec, 1.1/1.1 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.06/0.06 sec, 3.2/3.2 sec, 0.77/0.77 sec, 2.68/2.68 sec, 0.69/0.69 sec, 3.6/3.6 sec, 0.22/0.22 sec, 0.3/0.3 sec, 0.32/0.32 sec, 0.21/0.21 sec, 0.13/0.13 sec, 0.14/0.14 sec, 0.2/0.2 sec, 0.2/0.2 sec, 2.12/2.12 sec, 0.15/0.15 sec, 0.19/0.19 sec, 0.13/0.13 sec, 1.99/1.99 sec, 0.56/0.56 sec, 0.6/0.6 sec, 0.4/0.4 sec )
[LOG] Total clause size reduction: 46126 --> 6976 (400 --> 9, 1422 --> 52, 3120 --> 150, 616 --> 11, 1368 --> 48, 1425 --> 57, 1406 --> 41, 730 --> 19, 648 --> 50, 1562 --> 50, 630 --> 40, 690 --> 22, 1224 --> 42, 15678 --> 2579, 4884 --> 360, 5655 --> 392, 1344 --> 64, 9 --> 9, 33 --> 33, 97 --> 91, 11 --> 11, 22 --> 22, 15 --> 15, 9 --> 9, 7 --> 7, 33 --> 33, 35 --> 34, 28 --> 28, 18 --> 17, 22 --> 20, 2434 --> 2116, 247 --> 241, 257 --> 257, 47 --> 47 )
[LOG] Average clause size reduction: 39.2562 --> 5.93702 (66.6667 --> 1.5, 74.8421 --> 2.73684, 76.0976 --> 3.65854, 68.4444 --> 1.22222, 72 --> 2.52632, 71.25 --> 2.85, 70.3 --> 2.05, 66.3636 --> 1.72727, 64.8 --> 5, 67.913 --> 2.17391, 63 --> 4, 62.7273 --> 2, 64.4211 --> 2.21053, 66.7149 --> 10.9745, 65.12 --> 4.8, 64.2614 --> 4.45455, 61.0909 --> 2.90909, 1.8 --> 1.8, 2.2 --> 2.2, 2.77143 --> 2.6, 1.375 --> 1.375, 1.46667 --> 1.46667, 1.5 --> 1.5, 1.28571 --> 1.28571, 1.4 --> 1.4, 4.125 --> 4.125, 1.84211 --> 1.78947, 3.5 --> 3.5, 2 --> 1.88889, 1.83333 --> 1.66667, 10.8178 --> 9.40444, 3.8 --> 3.70769, 3.52055 --> 3.52055, 2.61111 --> 2.61111 )
[LOG] Overall execution time: 24.77 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 25.21 sec (Real time) / 23.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.75 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.36 sec (Real time) / 5.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 2170 13 50 1 2090
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 66.43 sec CPU time.
[LOG] Relation determinization time: 67 sec real time.
[LOG] Final circuit size: 700 new AND gates.
[LOG] Size before ABC: 1235 AND gates.
[LOG] Size after ABC: 698 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 65.86/65 sec (2.42/2 sec, 0.1/0 sec, 0.01/0 sec, 0.19/0 sec, 0.11/0 sec, 0.08/0 sec, 0.08/1 sec, 0.05/0 sec, 1.4/1 sec, 11.22/11 sec, 0.36/1 sec, 0.23/0 sec, 0.2/0 sec, 19.51/20 sec, 0.16/0 sec, 2.68/2 sec, 3.23/4 sec, 2.55/2 sec, 12.79/13 sec, 0.25/0 sec, 0.27/1 sec, 0.26/0 sec, 0.27/0 sec, 0.32/0 sec, 0.24/1 sec, 0.33/0 sec, 0.31/0 sec, 0.36/1 sec, 0.59/0 sec, 0.24/0 sec, 0.18/1 sec, 0.27/0 sec, 0.29/0 sec, 3.05/3 sec, 0.63/1 sec, 0.63/0 sec )
[LOG] Nr of iterations: 2721 (5, 2, 8, 13, 11, 14, 20, 15, 16, 1052, 12, 21, 19, 920, 12, 142, 58, 45, 4, 1, 7, 7, 8, 13, 18, 13, 14, 12, 9, 12, 12, 11, 11, 130, 23, 31 )
[LOG] Total clause computation time: 8.37/9 sec (2.39/2.39 sec, 0.1/0.1 sec, 0/0 sec, 0.09/0.09 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.65/0.65 sec, 0.3/0.3 sec, 0.06/0.06 sec, 0.02/0.02 sec, 1.1/1.1 sec, 0.03/0.03 sec, 0.45/0.45 sec, 0.37/0.37 sec, 0.34/0.34 sec, 0.63/0.63 sec, 0.19/0.19 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.66/0.66 sec, 0.16/0.16 sec, 0.16/0.16 sec )
[LOG] Total clause minimization time: 56.89/56 sec (0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.03/0.03 sec, 1.38/1.38 sec, 10.42/10.42 sec, 0.06/0.06 sec, 0.17/0.17 sec, 0.18/0.18 sec, 18.09/18.09 sec, 0.13/0.13 sec, 2.2/2.2 sec, 2.83/2.83 sec, 2.19/2.19 sec, 12.16/12.16 sec, 0.06/0.06 sec, 0.23/0.23 sec, 0.19/0.19 sec, 0.21/0.21 sec, 0.29/0.29 sec, 0.17/0.17 sec, 0.26/0.26 sec, 0.3/0.3 sec, 0.32/0.32 sec, 0.57/0.57 sec, 0.2/0.2 sec, 0.14/0.14 sec, 0.24/0.24 sec, 0.26/0.26 sec, 2.35/2.35 sec, 0.47/0.47 sec, 0.46/0.46 sec )
[LOG] Total clause size reduction: 176070 --> 33736 (340 --> 12, 84 --> 3, 581 --> 12, 984 --> 105, 810 --> 68, 1040 --> 16, 1501 --> 33, 1092 --> 24, 1155 --> 26, 79876 --> 16534, 825 --> 31, 1480 --> 93, 1314 --> 87, 66168 --> 14076, 781 --> 27, 9870 --> 886, 3933 --> 299, 2992 --> 169, 12 --> 12, 3 --> 3, 12 --> 12, 29 --> 29, 40 --> 40, 16 --> 16, 27 --> 27, 18 --> 18, 20 --> 20, 23 --> 23, 17 --> 17, 21 --> 21, 22 --> 22, 23 --> 23, 27 --> 27, 754 --> 754, 88 --> 79, 92 --> 92 )
[LOG] Average clause size reduction: 64.7078 --> 12.3984 (68 --> 2.4, 42 --> 1.5, 72.625 --> 1.5, 75.6923 --> 8.07692, 73.6364 --> 6.18182, 74.2857 --> 1.14286, 75.05 --> 1.65, 72.8 --> 1.6, 72.1875 --> 1.625, 75.9278 --> 15.7167, 68.75 --> 2.58333, 70.4762 --> 4.42857, 69.1579 --> 4.57895, 71.9217 --> 15.3, 65.0833 --> 2.25, 69.507 --> 6.23944, 67.8103 --> 5.15517, 66.4889 --> 3.75556, 3 --> 3, 3 --> 3, 1.71429 --> 1.71429, 4.14286 --> 4.14286, 5 --> 5, 1.23077 --> 1.23077, 1.5 --> 1.5, 1.38462 --> 1.38462, 1.42857 --> 1.42857, 1.91667 --> 1.91667, 1.88889 --> 1.88889, 1.75 --> 1.75, 1.83333 --> 1.83333, 2.09091 --> 2.09091, 2.45455 --> 2.45455, 5.8 --> 5.8, 3.82609 --> 3.43478, 2.96774 --> 2.96774 )
[LOG] Overall execution time: 66.43 sec CPU time.
[LOG] Overall execution time: 67 sec real time.
Synthesis time: 66.75 sec (Real time) / 63.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.63 sec (Real time) / 2.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1258 14 53 1 1175
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 14.58 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 976 new AND gates.
[LOG] Size before ABC: 1628 AND gates.
[LOG] Size after ABC: 974 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 13.81/13 sec (0.85/0 sec, 0.18/1 sec, 0.01/0 sec, 0.12/0 sec, 0.15/0 sec, 0.11/0 sec, 0.05/0 sec, 0.06/0 sec, 0.04/0 sec, 0.13/0 sec, 0.11/0 sec, 0.07/0 sec, 0.13/1 sec, 0.17/0 sec, 0.07/0 sec, 0.14/0 sec, 1.17/1 sec, 1.47/2 sec, 1.71/1 sec, 1.54/2 sec, 0.27/0 sec, 0.2/0 sec, 0.22/1 sec, 0.23/0 sec, 0.28/0 sec, 0.2/0 sec, 0.23/1 sec, 0.17/0 sec, 0.21/0 sec, 0.18/0 sec, 0.26/0 sec, 0.25/1 sec, 0.24/0 sec, 0.13/0 sec, 0.25/0 sec, 1.23/1 sec, 0.42/1 sec, 0.56/0 sec )
[LOG] Nr of iterations: 908 (5, 2, 10, 8, 10, 23, 16, 12, 11, 24, 29, 17, 18, 29, 15, 18, 152, 29, 68, 4, 1, 9, 7, 9, 21, 14, 11, 10, 17, 27, 15, 9, 17, 12, 14, 151, 17, 47 )
[LOG] Total clause computation time: 3.76/5 sec (0.82/0.82 sec, 0.18/0.18 sec, 0/0 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.2/0.2 sec, 0.18/0.18 sec, 0.25/0.25 sec, 0.55/0.55 sec, 0.2/0.2 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.14/0.14 sec, 0.05/0.05 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0.03/0.03 sec, 0.35/0.35 sec, 0.12/0.12 sec, 0.14/0.14 sec )
[LOG] Total clause minimization time: 9.97/8 sec (0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.97/0.97 sec, 1.29/1.29 sec, 1.45/1.45 sec, 0.99/0.99 sec, 0.07/0.07 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.09/0.09 sec, 0.23/0.23 sec, 0.2/0.2 sec, 0.22/0.22 sec, 0.16/0.16 sec, 0.19/0.19 sec, 0.14/0.14 sec, 0.24/0.24 sec, 0.23/0.23 sec, 0.21/0.21 sec, 0.13/0.13 sec, 0.22/0.22 sec, 0.87/0.87 sec, 0.29/0.29 sec, 0.42/0.42 sec )
[LOG] Total clause size reduction: 38351 --> 3885 (360 --> 12, 89 --> 4, 792 --> 16, 609 --> 35, 774 --> 34, 1870 --> 52, 1260 --> 22, 913 --> 16, 820 --> 16, 1863 --> 126, 2240 --> 60, 1264 --> 31, 1326 --> 132, 2156 --> 95, 1064 --> 32, 1275 --> 76, 11174 --> 973, 2044 --> 154, 4824 --> 371, 12 --> 12, 4 --> 4, 16 --> 16, 35 --> 35, 34 --> 34, 46 --> 46, 18 --> 18, 16 --> 16, 16 --> 16, 35 --> 35, 56 --> 56, 27 --> 27, 17 --> 17, 38 --> 38, 24 --> 24, 35 --> 35, 973 --> 973, 62 --> 56, 170 --> 170 )
[LOG] Average clause size reduction: 42.2368 --> 4.27863 (72 --> 2.4, 44.5 --> 2, 79.2 --> 1.6, 76.125 --> 4.375, 77.4 --> 3.4, 81.3043 --> 2.26087, 78.75 --> 1.375, 76.0833 --> 1.33333, 74.5455 --> 1.45455, 77.625 --> 5.25, 77.2414 --> 2.06897, 74.3529 --> 1.82353, 73.6667 --> 7.33333, 74.3448 --> 3.27586, 70.9333 --> 2.13333, 70.8333 --> 4.22222, 73.5132 --> 6.40132, 70.4828 --> 5.31034, 70.9412 --> 5.45588, 3 --> 3, 4 --> 4, 1.77778 --> 1.77778, 5 --> 5, 3.77778 --> 3.77778, 2.19048 --> 2.19048, 1.28571 --> 1.28571, 1.45455 --> 1.45455, 1.6 --> 1.6, 2.05882 --> 2.05882, 2.07407 --> 2.07407, 1.8 --> 1.8, 1.88889 --> 1.88889, 2.23529 --> 2.23529, 2 --> 2, 2.5 --> 2.5, 6.44371 --> 6.44371, 3.64706 --> 3.29412, 3.61702 --> 3.61702 )
[LOG] Overall execution time: 14.58 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 14.93 sec (Real time) / 13.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.41 sec (Real time) / 3.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1574 15 56 1 1486
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 22.01 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 578 new AND gates.
[LOG] Size before ABC: 933 AND gates.
[LOG] Size after ABC: 576 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 21.38/22 sec (0.39/1 sec, 0.98/1 sec, 0/0 sec, 0.16/0 sec, 0.17/0 sec, 0.08/0 sec, 0.13/0 sec, 0.16/0 sec, 0.08/0 sec, 3.48/4 sec, 1.2/1 sec, 0.1/0 sec, 0.07/0 sec, 0.1/0 sec, 0.35/1 sec, 0.11/0 sec, 0.59/0 sec, 0.27/1 sec, 3/3 sec, 1.38/1 sec, 1.66/2 sec, 0.28/0 sec, 0.3/0 sec, 0.32/1 sec, 0.31/0 sec, 0.45/0 sec, 0.48/1 sec, 0.42/0 sec, 0.3/1 sec, 0.39/0 sec, 0.3/0 sec, 0.21/0 sec, 0.45/1 sec, 0.24/0 sec, 0.24/0 sec, 0.22/1 sec, 0.65/0 sec, 0.49/1 sec, 0.35/0 sec, 0.52/1 sec )
[LOG] Nr of iterations: 835 (7, 2, 5, 8, 14, 16, 19, 21, 11, 22, 13, 27, 15, 16, 42, 16, 83, 40, 56, 61, 6, 1, 4, 7, 9, 14, 17, 18, 10, 15, 11, 22, 12, 10, 19, 9, 68, 33, 16, 40 )
[LOG] Total clause computation time: 5.11/4 sec (0.35/0.35 sec, 0.97/0.97 sec, 0/0 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.54/0.54 sec, 0.22/0.22 sec, 1.13/1.13 sec, 0.24/0.24 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.27/0.27 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.19/0.19 sec )
[LOG] Total clause minimization time: 16.17/18 sec (0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.14/0.14 sec, 0.08/0.08 sec, 3.46/3.46 sec, 1.2/1.2 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.27/0.27 sec, 0.1/0.1 sec, 0.52/0.52 sec, 0.2/0.2 sec, 2.44/2.44 sec, 1.15/1.15 sec, 0.53/0.53 sec, 0.04/0.04 sec, 0.28/0.28 sec, 0.22/0.22 sec, 0.19/0.19 sec, 0.43/0.43 sec, 0.45/0.45 sec, 0.4/0.4 sec, 0.28/0.28 sec, 0.36/0.36 sec, 0.27/0.27 sec, 0.18/0.18 sec, 0.4/0.4 sec, 0.2/0.2 sec, 0.2/0.2 sec, 0.19/0.19 sec, 0.38/0.38 sec, 0.47/0.47 sec, 0.21/0.21 sec, 0.32/0.32 sec )
[LOG] Total clause size reduction: 39619 --> 3097 (570 --> 16, 94 --> 5, 372 --> 7, 644 --> 33, 1183 --> 120, 1350 --> 17, 1602 --> 25, 1760 --> 48, 870 --> 15, 1806 --> 82, 1020 --> 23, 2184 --> 69, 1162 --> 42, 1230 --> 56, 3321 --> 319, 1200 --> 70, 6478 --> 395, 3042 --> 132, 4235 --> 331, 4560 --> 359, 16 --> 16, 5 --> 5, 7 --> 7, 33 --> 33, 47 --> 47, 15 --> 15, 22 --> 22, 26 --> 26, 15 --> 15, 25 --> 25, 19 --> 19, 40 --> 40, 21 --> 21, 19 --> 19, 43 --> 43, 19 --> 19, 253 --> 252, 86 --> 86, 57 --> 55, 168 --> 168 )
[LOG] Average clause size reduction: 47.4479 --> 3.70898 (81.4286 --> 2.28571, 47 --> 2.5, 74.4 --> 1.4, 80.5 --> 4.125, 84.5 --> 8.57143, 84.375 --> 1.0625, 84.3158 --> 1.31579, 83.8095 --> 2.28571, 79.0909 --> 1.36364, 82.0909 --> 3.72727, 78.4615 --> 1.76923, 80.8889 --> 2.55556, 77.4667 --> 2.8, 76.875 --> 3.5, 79.0714 --> 7.59524, 75 --> 4.375, 78.0482 --> 4.75904, 76.05 --> 3.3, 75.625 --> 5.91071, 74.7541 --> 5.88525, 2.66667 --> 2.66667, 5 --> 5, 1.75 --> 1.75, 4.71429 --> 4.71429, 5.22222 --> 5.22222, 1.07143 --> 1.07143, 1.29412 --> 1.29412, 1.44444 --> 1.44444, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.72727 --> 1.72727, 1.81818 --> 1.81818, 1.75 --> 1.75, 1.9 --> 1.9, 2.26316 --> 2.26316, 2.11111 --> 2.11111, 3.72059 --> 3.70588, 2.60606 --> 2.60606, 3.5625 --> 3.4375, 4.2 --> 4.2 )
[LOG] Overall execution time: 22.02 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 22.29 sec (Real time) / 21.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.20 sec (Real time) / 2.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1218 16 59 1 1125
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 39.06 sec CPU time.
[LOG] Relation determinization time: 40 sec real time.
[LOG] Final circuit size: 1373 new AND gates.
[LOG] Size before ABC: 2504 AND gates.
[LOG] Size after ABC: 1373 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 38.21/38 sec (0.46/1 sec, 0.02/0 sec, 0.31/0 sec, 0.47/0 sec, 0.24/1 sec, 0.13/0 sec, 0.13/0 sec, 0.18/0 sec, 0.09/0 sec, 0.18/0 sec, 0.1/1 sec, 0.14/0 sec, 0.14/0 sec, 0.17/0 sec, 0.16/0 sec, 0.26/0 sec, 1.87/2 sec, 0.68/1 sec, 0.54/1 sec, 6.72/6 sec, 5.17/5 sec, 5.23/6 sec, 0.48/0 sec, 0.43/1 sec, 0.41/0 sec, 0.43/0 sec, 2.46/3 sec, 0.62/0 sec, 0.48/1 sec, 0.41/0 sec, 0.29/1 sec, 0.32/0 sec, 0.38/0 sec, 0.36/1 sec, 0.33/0 sec, 1.28/1 sec, 0.46/1 sec, 2.49/2 sec, 0.79/1 sec, 0.68/1 sec, 0.66/0 sec, 1.06/1 sec )
[LOG] Nr of iterations: 1287 (6, 3, 7, 9, 11, 17, 20, 18, 11, 17, 14, 18, 21, 20, 26, 32, 201, 72, 57, 72, 72, 5, 2, 6, 7, 9, 16, 19, 16, 10, 14, 10, 13, 14, 12, 16, 14, 186, 54, 42, 32, 66 )
[LOG] Total clause computation time: 6.63/6 sec (0.42/0.42 sec, 0/0 sec, 0.3/0.3 sec, 0.21/0.21 sec, 0.11/0.11 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.05/0.05 sec, 2.27/2.27 sec, 0.38/0.38 sec, 0.33/0.33 sec, 0.17/0.17 sec, 0.05/0.05 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.6/0.6 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.38/0.38 sec )
[LOG] Total clause minimization time: 31.4/32 sec (0.04/0.04 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.26/0.26 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.18/0.18 sec, 0.09/0.09 sec, 0.16/0.16 sec, 0.07/0.07 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.22/0.22 sec, 1.73/1.73 sec, 0.56/0.56 sec, 0.48/0.48 sec, 4.42/4.42 sec, 4.77/4.77 sec, 4.9/4.9 sec, 0.31/0.31 sec, 0.38/0.38 sec, 0.25/0.25 sec, 0.29/0.29 sec, 2.44/2.44 sec, 0.6/0.6 sec, 0.45/0.45 sec, 0.4/0.4 sec, 0.25/0.25 sec, 0.31/0.31 sec, 0.35/0.35 sec, 0.34/0.34 sec, 0.33/0.33 sec, 1.23/1.23 sec, 0.43/0.43 sec, 1.85/1.85 sec, 0.68/0.68 sec, 0.57/0.57 sec, 0.52/0.52 sec, 0.67/0.67 sec )
[LOG] Total clause size reduction: 62419 --> 6339 (500 --> 15, 198 --> 9, 588 --> 11, 776 --> 53, 960 --> 67, 1520 --> 18, 1786 --> 26, 1581 --> 27, 920 --> 14, 1456 --> 50, 1170 --> 58, 1513 --> 81, 1760 --> 112, 1653 --> 88, 2150 --> 103, 2635 --> 208, 16800 --> 1711, 5893 --> 265, 4592 --> 221, 5751 --> 398, 5680 --> 300, 15 --> 15, 9 --> 9, 11 --> 11, 36 --> 36, 50 --> 50, 18 --> 18, 26 --> 26, 24 --> 24, 14 --> 14, 24 --> 24, 16 --> 16, 23 --> 23, 25 --> 25, 26 --> 26, 32 --> 32, 30 --> 29, 1501 --> 1483, 157 --> 157, 112 --> 112, 126 --> 112, 262 --> 262 )
[LOG] Average clause size reduction: 48.4996 --> 4.92541 (83.3333 --> 2.5, 66 --> 3, 84 --> 1.57143, 86.2222 --> 5.88889, 87.2727 --> 6.09091, 89.4118 --> 1.05882, 89.3 --> 1.3, 87.8333 --> 1.5, 83.6364 --> 1.27273, 85.6471 --> 2.94118, 83.5714 --> 4.14286, 84.0556 --> 4.5, 83.8095 --> 5.33333, 82.65 --> 4.4, 82.6923 --> 3.96154, 82.3438 --> 6.5, 83.5821 --> 8.51244, 81.8472 --> 3.68056, 80.5614 --> 3.87719, 79.875 --> 5.52778, 78.8889 --> 4.16667, 3 --> 3, 4.5 --> 4.5, 1.83333 --> 1.83333, 5.14286 --> 5.14286, 5.55556 --> 5.55556, 1.125 --> 1.125, 1.36842 --> 1.36842, 1.5 --> 1.5, 1.4 --> 1.4, 1.71429 --> 1.71429, 1.6 --> 1.6, 1.76923 --> 1.76923, 1.78571 --> 1.78571, 2.16667 --> 2.16667, 2 --> 2, 2.14286 --> 2.07143, 8.06989 --> 7.97312, 2.90741 --> 2.90741, 2.66667 --> 2.66667, 3.9375 --> 3.5, 3.9697 --> 3.9697 )
[LOG] Overall execution time: 39.06 sec CPU time.
[LOG] Overall execution time: 40 sec real time.
Synthesis time: 39.45 sec (Real time) / 38.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.57 sec (Real time) / 5.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2055 17 62 1 1955
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 44.02 sec CPU time.
[LOG] Relation determinization time: 44 sec real time.
[LOG] Final circuit size: 1300 new AND gates.
[LOG] Size before ABC: 2318 AND gates.
[LOG] Size after ABC: 1300 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 42.84/43 sec (0.97/1 sec, 0.02/0 sec, 0.01/0 sec, 0.69/1 sec, 0.25/0 sec, 0.21/0 sec, 0.1/0 sec, 0.15/1 sec, 0.11/0 sec, 0.17/0 sec, 0.8/1 sec, 1.3/1 sec, 0.08/0 sec, 0.2/0 sec, 0.13/0 sec, 0.18/1 sec, 1.64/1 sec, 0.59/1 sec, 0.81/1 sec, 0.44/0 sec, 6.42/6 sec, 6.26/7 sec, 5.94/6 sec, 0.91/1 sec, 0.45/0 sec, 0.7/1 sec, 0.68/0 sec, 0.75/1 sec, 0.68/1 sec, 0.62/0 sec, 0.52/1 sec, 0.41/0 sec, 0.36/1 sec, 1.43/1 sec, 0.34/1 sec, 0.43/0 sec, 0.45/0 sec, 0.41/1 sec, 1.77/2 sec, 0.78/0 sec, 0.87/1 sec, 0.52/1 sec, 1.27/1 sec, 1.02/1 sec )
[LOG] Nr of iterations: 1441 (4, 3, 6, 9, 9, 20, 13, 17, 17, 16, 17, 21, 16, 28, 21, 20, 186, 60, 67, 36, 129, 71, 3, 2, 5, 8, 7, 17, 11, 11, 15, 14, 11, 16, 14, 18, 13, 12, 177, 39, 58, 30, 115, 59 )
[LOG] Total clause computation time: 7.93/9 sec (0.51/0.51 sec, 0.01/0.01 sec, 0/0 sec, 0.19/0.19 sec, 0.17/0.17 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec, 0.03/0.03 sec, 0.22/0.22 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.4/0.4 sec, 3.02/3.02 sec, 0.48/0.48 sec, 0.5/0.5 sec, 0.05/0.05 sec, 0.28/0.28 sec, 0.28/0.28 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.43/0.43 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0.29/0.29 sec, 0.26/0.26 sec )
[LOG] Total clause minimization time: 34.69/34 sec (0.46/0.46 sec, 0.01/0.01 sec, 0/0 sec, 0.5/0.5 sec, 0.08/0.08 sec, 0.19/0.19 sec, 0.1/0.1 sec, 0.14/0.14 sec, 0.08/0.08 sec, 0.16/0.16 sec, 0.8/0.8 sec, 1.3/1.3 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.13/0.13 sec, 0.15/0.15 sec, 1.4/1.4 sec, 0.47/0.47 sec, 0.74/0.74 sec, 0.37/0.37 sec, 5.98/5.98 sec, 3.22/3.22 sec, 5.46/5.46 sec, 0.41/0.41 sec, 0.4/0.4 sec, 0.41/0.41 sec, 0.4/0.4 sec, 0.7/0.7 sec, 0.66/0.66 sec, 0.6/0.6 sec, 0.51/0.51 sec, 0.39/0.39 sec, 0.32/0.32 sec, 1.41/1.41 sec, 0.31/0.31 sec, 0.4/0.4 sec, 0.42/0.42 sec, 0.41/0.41 sec, 1.28/1.28 sec, 0.73/0.73 sec, 0.78/0.78 sec, 0.47/0.47 sec, 0.97/0.97 sec, 0.75/0.75 sec )
[LOG] Total clause size reduction: 70699 --> 5652 (315 --> 12, 208 --> 9, 515 --> 8, 816 --> 41, 808 --> 55, 1900 --> 27, 1188 --> 20, 1568 --> 28, 1552 --> 27, 1440 --> 33, 1520 --> 68, 1880 --> 59, 1395 --> 34, 2484 --> 137, 1820 --> 69, 1710 --> 96, 16465 --> 1140, 5192 --> 184, 5742 --> 203, 3010 --> 128, 10880 --> 647, 5880 --> 309, 12 --> 12, 9 --> 9, 8 --> 8, 41 --> 41, 37 --> 37, 19 --> 19, 16 --> 16, 14 --> 14, 23 --> 23, 24 --> 23, 16 --> 16, 29 --> 28, 26 --> 25, 40 --> 39, 35 --> 35, 27 --> 26, 1009 --> 956, 91 --> 91, 160 --> 158, 91 --> 84, 480 --> 454, 204 --> 204 )
[LOG] Average clause size reduction: 49.0625 --> 3.92228 (78.75 --> 3, 69.3333 --> 3, 85.8333 --> 1.33333, 90.6667 --> 4.55556, 89.7778 --> 6.11111, 95 --> 1.35, 91.3846 --> 1.53846, 92.2353 --> 1.64706, 91.2941 --> 1.58824, 90 --> 2.0625, 89.4118 --> 4, 89.5238 --> 2.80952, 87.1875 --> 2.125, 88.7143 --> 4.89286, 86.6667 --> 3.28571, 85.5 --> 4.8, 88.5215 --> 6.12903, 86.5333 --> 3.06667, 85.7015 --> 3.02985, 83.6111 --> 3.55556, 84.3411 --> 5.0155, 82.8169 --> 4.35211, 4 --> 4, 4.5 --> 4.5, 1.6 --> 1.6, 5.125 --> 5.125, 5.28571 --> 5.28571, 1.11765 --> 1.11765, 1.45455 --> 1.45455, 1.27273 --> 1.27273, 1.53333 --> 1.53333, 1.71429 --> 1.64286, 1.45455 --> 1.45455, 1.8125 --> 1.75, 1.85714 --> 1.78571, 2.22222 --> 2.16667, 2.69231 --> 2.69231, 2.25 --> 2.16667, 5.70056 --> 5.40113, 2.33333 --> 2.33333, 2.75862 --> 2.72414, 3.03333 --> 2.8, 4.17391 --> 3.94783, 3.45763 --> 3.45763 )
[LOG] Overall execution time: 44.03 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
Synthesis time: 44.43 sec (Real time) / 42.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.32 sec (Real time) / 7.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2022 18 65 1 1917
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 1349.31 sec CPU time.
[LOG] Relation determinization time: 1353 sec real time.
[LOG] Final circuit size: 15756 new AND gates.
[LOG] Size before ABC: 42817 AND gates.
[LOG] Size after ABC: 15756 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 1348/1348 sec (1.02/1 sec, 0.03/0 sec, 0.01/0 sec, 0.44/0 sec, 0.61/1 sec, 0.15/0 sec, 0.15/0 sec, 0.13/0 sec, 0.1/0 sec, 2.33/3 sec, 0.21/0 sec, 0.11/0 sec, 0.13/0 sec, 0.46/0 sec, 6.54/7 sec, 3.84/4 sec, 1.33/1 sec, 0.79/1 sec, 1.35/1 sec, 0.38/1 sec, 0.48/0 sec, 72.8/73 sec, 18.22/18 sec, 55.52/56 sec, 8.75/9 sec, 5.26/5 sec, 6.16/6 sec, 4.41/4 sec, 15.25/16 sec, 5.72/5 sec, 5.13/5 sec, 3.56/4 sec, 3.8/4 sec, 3.58/3 sec, 2.59/3 sec, 3.14/3 sec, 2.36/2 sec, 1.58/2 sec, 2.13/2 sec, 15.17/15 sec, 38.67/39 sec, 12.86/13 sec, 2.83/3 sec, 3.23/3 sec, 1020.75/1021 sec, 13.94/14 sec )
[LOG] Nr of iterations: 6276 (5, 4, 6, 14, 9, 18, 17, 13, 12, 179, 18, 13, 18, 37, 27, 20, 105, 87, 107, 22, 30, 2552, 45, 4, 3, 5, 9, 8, 17, 16, 11, 11, 16, 14, 12, 16, 20, 18, 19, 101, 86, 104, 16, 17, 2356, 39 )
[LOG] Total clause computation time: 99.17/104 sec (0.48/0.48 sec, 0/0 sec, 0/0 sec, 0.2/0.2 sec, 0.52/0.52 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.17/0.17 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.25/0.25 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.07/0.07 sec, 3.38/3.38 sec, 13.08/13.08 sec, 1.1/1.1 sec, 0.63/0.63 sec, 0.58/0.58 sec, 1.15/1.15 sec, 2.41/2.41 sec, 0.4/0.4 sec, 0.26/0.26 sec, 1.09/1.09 sec, 0.33/0.33 sec, 0.25/0.25 sec, 0.24/0.24 sec, 0.25/0.25 sec, 0.27/0.27 sec, 0.3/0.3 sec, 0.28/0.28 sec, 0.29/0.29 sec, 3.48/3.48 sec, 1.06/1.06 sec, 1.32/1.32 sec, 0.22/0.22 sec, 0.33/0.33 sec, 52.93/52.93 sec, 11.27/11.27 sec )
[LOG] Total clause minimization time: 1245.83/1241 sec (0.54/0.54 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.23/0.23 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.14/0.14 sec, 0.12/0.12 sec, 0.08/0.08 sec, 2.16/2.16 sec, 0.17/0.17 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.42/0.42 sec, 6.46/6.46 sec, 3.81/3.81 sec, 1.08/1.08 sec, 0.68/0.68 sec, 1.25/1.25 sec, 0.29/0.29 sec, 0.41/0.41 sec, 68.94/68.94 sec, 5.13/5.13 sec, 54.42/54.42 sec, 8.12/8.12 sec, 4.68/4.68 sec, 5.01/5.01 sec, 2/2 sec, 14.84/14.84 sec, 5.46/5.46 sec, 4.03/4.03 sec, 3.23/3.23 sec, 3.55/3.55 sec, 3.34/3.34 sec, 2.34/2.34 sec, 2.87/2.87 sec, 2.06/2.06 sec, 1.3/1.3 sec, 1.84/1.84 sec, 11.63/11.63 sec, 37.57/37.57 sec, 11.51/11.51 sec, 2.56/2.56 sec, 2.88/2.88 sec, 965.61/965.61 sec, 2.64/2.64 sec )
[LOG] Total clause size reduction: 351399 --> 99438 (440 --> 14, 327 --> 12, 540 --> 9, 1391 --> 140, 848 --> 40, 1785 --> 18, 1664 --> 18, 1236 --> 18, 1122 --> 14, 17978 --> 2721, 1700 --> 59, 1188 --> 20, 1666 --> 32, 3492 --> 278, 2496 --> 149, 1805 --> 38, 9776 --> 729, 7998 --> 396, 9752 --> 604, 1911 --> 125, 2610 --> 170, 227039 --> 50782, 3872 --> 235, 14 --> 14, 12 --> 12, 9 --> 9, 71 --> 71, 40 --> 40, 18 --> 18, 18 --> 18, 14 --> 14, 14 --> 14, 23 --> 23, 23 --> 23, 20 --> 20, 28 --> 28, 47 --> 47, 38 --> 38, 38 --> 38, 675 --> 607, 396 --> 385, 566 --> 560, 49 --> 48, 40 --> 40, 46454 --> 40594, 156 --> 156 )
[LOG] Average clause size reduction: 55.9909 --> 15.8442 (88 --> 2.8, 81.75 --> 3, 90 --> 1.5, 99.3571 --> 10, 94.2222 --> 4.44444, 99.1667 --> 1, 97.8824 --> 1.05882, 95.0769 --> 1.38462, 93.5 --> 1.16667, 100.436 --> 15.2011, 94.4444 --> 3.27778, 91.3846 --> 1.53846, 92.5556 --> 1.77778, 94.3784 --> 7.51351, 92.4444 --> 5.51852, 90.25 --> 1.9, 93.1048 --> 6.94286, 91.931 --> 4.55172, 91.1402 --> 5.64486, 86.8636 --> 5.68182, 87 --> 5.66667, 88.9651 --> 19.8989, 86.0444 --> 5.22222, 3.5 --> 3.5, 4 --> 4, 1.8 --> 1.8, 7.88889 --> 7.88889, 5 --> 5, 1.05882 --> 1.05882, 1.125 --> 1.125, 1.27273 --> 1.27273, 1.27273 --> 1.27273, 1.4375 --> 1.4375, 1.64286 --> 1.64286, 1.66667 --> 1.66667, 1.75 --> 1.75, 2.35 --> 2.35, 2.11111 --> 2.11111, 2 --> 2, 6.68317 --> 6.0099, 4.60465 --> 4.47674, 5.44231 --> 5.38462, 3.0625 --> 3, 2.35294 --> 2.35294, 19.7173 --> 17.2301, 4 --> 4 )
[LOG] Overall execution time: 1349.31 sec CPU time.
[LOG] Overall execution time: 1353 sec real time.
Synthesis time: 1352.49 sec (Real time) / 1263.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.69 sec (Real time) / 2.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 123.19 sec (Real time) / 123.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 16518 19 68 1 16408
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 48.27 sec CPU time.
[LOG] Relation determinization time: 49 sec real time.
[LOG] Final circuit size: 959 new AND gates.
[LOG] Size before ABC: 1540 AND gates.
[LOG] Size after ABC: 959 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 46.62/46 sec (1.17/1 sec, 0.01/0 sec, 0.02/0 sec, 0.94/1 sec, 0.47/0 sec, 0.18/0 sec, 0.27/1 sec, 0.2/0 sec, 0.2/0 sec, 0.22/0 sec, 0.1/0 sec, 0.21/1 sec, 0.1/0 sec, 0.22/0 sec, 0.22/0 sec, 0.11/0 sec, 0.71/1 sec, 2.55/2 sec, 0.54/1 sec, 0.29/0 sec, 0.27/1 sec, 0.52/0 sec, 2.64/3 sec, 6.19/6 sec, 5.58/6 sec, 1.37/1 sec, 0.96/1 sec, 0.84/1 sec, 2.06/2 sec, 1.16/1 sec, 1.1/1 sec, 0.89/1 sec, 0.78/1 sec, 0.85/1 sec, 1.99/2 sec, 0.69/0 sec, 0.46/1 sec, 0.37/0 sec, 0.59/1 sec, 0.41/0 sec, 0.93/1 sec, 0.81/1 sec, 0.67/0 sec, 0.47/1 sec, 0.68/1 sec, 0.54/0 sec, 1.56/2 sec, 2.51/2 sec )
[LOG] Nr of iterations: 1155 (4, 3, 7, 10, 15, 19, 12, 16, 14, 20, 11, 22, 14, 19, 25, 13, 47, 28, 57, 18, 20, 26, 136, 90, 3, 2, 6, 8, 8, 18, 7, 14, 13, 17, 7, 16, 12, 14, 21, 10, 42, 17, 43, 8, 12, 11, 123, 77 )
[LOG] Total clause computation time: 8.82/11 sec (0.68/0.68 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.51/0.51 sec, 0.23/0.23 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.1/0.1 sec, 1.28/1.28 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.67/0.67 sec, 0.62/0.62 sec, 0.31/0.31 sec, 0.16/0.16 sec, 0.1/0.1 sec, 0.35/0.35 sec, 1.39/1.39 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.39/0.39 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.44/0.44 sec, 0.45/0.45 sec )
[LOG] Total clause minimization time: 37.7/35 sec (0.49/0.49 sec, 0/0 sec, 0/0 sec, 0.42/0.42 sec, 0.24/0.24 sec, 0.16/0.16 sec, 0.24/0.24 sec, 0.19/0.19 sec, 0.19/0.19 sec, 0.18/0.18 sec, 0.06/0.06 sec, 0.16/0.16 sec, 0.07/0.07 sec, 0.19/0.19 sec, 0.16/0.16 sec, 0.09/0.09 sec, 0.61/0.61 sec, 1.27/1.27 sec, 0.45/0.45 sec, 0.26/0.26 sec, 0.19/0.19 sec, 0.47/0.47 sec, 1.97/1.97 sec, 5.57/5.57 sec, 5.27/5.27 sec, 1.21/1.21 sec, 0.86/0.86 sec, 0.49/0.49 sec, 0.66/0.66 sec, 1.09/1.09 sec, 1.09/1.09 sec, 0.83/0.83 sec, 0.73/0.73 sec, 0.79/0.79 sec, 1.95/1.95 sec, 0.66/0.66 sec, 0.45/0.45 sec, 0.34/0.34 sec, 0.58/0.58 sec, 0.38/0.38 sec, 0.54/0.54 sec, 0.78/0.78 sec, 0.62/0.62 sec, 0.46/0.46 sec, 0.64/0.64 sec, 0.51/0.51 sec, 1.09/1.09 sec, 2.05/2.05 sec )
[LOG] Total clause size reduction: 62802 --> 4422 (345 --> 11, 228 --> 9, 678 --> 10, 1008 --> 78, 1554 --> 191, 1980 --> 19, 1199 --> 19, 1620 --> 20, 1391 --> 19, 2014 --> 55, 1050 --> 26, 2184 --> 105, 1339 --> 28, 1836 --> 50, 2424 --> 80, 1200 --> 34, 4554 --> 262, 2646 --> 153, 5432 --> 190, 1632 --> 66, 1805 --> 79, 2350 --> 188, 12555 --> 748, 8188 --> 442, 11 --> 11, 9 --> 9, 10 --> 10, 46 --> 46, 58 --> 58, 19 --> 19, 8 --> 8, 18 --> 18, 19 --> 19, 23 --> 23, 10 --> 10, 25 --> 25, 20 --> 20, 26 --> 26, 42 --> 42, 20 --> 20, 185 --> 160, 36 --> 36, 109 --> 109, 16 --> 16, 25 --> 25, 26 --> 26, 549 --> 524, 280 --> 280 )
[LOG] Average clause size reduction: 54.374 --> 3.82857 (86.25 --> 2.75, 76 --> 3, 96.8571 --> 1.42857, 100.8 --> 7.8, 103.6 --> 12.7333, 104.211 --> 1, 99.9167 --> 1.58333, 101.25 --> 1.25, 99.3571 --> 1.35714, 100.7 --> 2.75, 95.4545 --> 2.36364, 99.2727 --> 4.77273, 95.6429 --> 2, 96.6316 --> 2.63158, 96.96 --> 3.2, 92.3077 --> 2.61538, 96.8936 --> 5.57447, 94.5 --> 5.46429, 95.2982 --> 3.33333, 90.6667 --> 3.66667, 90.25 --> 3.95, 90.3846 --> 7.23077, 92.3162 --> 5.5, 90.9778 --> 4.91111, 3.66667 --> 3.66667, 4.5 --> 4.5, 1.66667 --> 1.66667, 5.75 --> 5.75, 7.25 --> 7.25, 1.05556 --> 1.05556, 1.14286 --> 1.14286, 1.28571 --> 1.28571, 1.46154 --> 1.46154, 1.35294 --> 1.35294, 1.42857 --> 1.42857, 1.5625 --> 1.5625, 1.66667 --> 1.66667, 1.85714 --> 1.85714, 2 --> 2, 2 --> 2, 4.40476 --> 3.80952, 2.11765 --> 2.11765, 2.53488 --> 2.53488, 2 --> 2, 2.08333 --> 2.08333, 2.36364 --> 2.36364, 4.46341 --> 4.26016, 3.63636 --> 3.63636 )
[LOG] Overall execution time: 48.27 sec CPU time.
[LOG] Overall execution time: 49 sec real time.
Synthesis time: 48.61 sec (Real time) / 46.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.14 sec (Real time) / 8.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 1761 20 71 1 1646
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.26 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 88 AND gates.
[LOG] Size after ABC: 62 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.25/0 sec (0.03/0 sec, 0.01/0 sec, 0.04/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.07/0 sec, 0.03/0 sec, 0.03/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 90 (11, 9, 5, 2, 12, 9, 10, 8, 4, 1, 11, 8 )
[LOG] Total clause computation time: 0.07/0 sec (0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.18/0 sec (0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 1412 --> 174 (340 --> 20, 264 --> 14, 128 --> 8, 31 --> 0, 330 --> 30, 232 --> 15, 20 --> 20, 14 --> 14, 8 --> 8, 0 --> 0, 30 --> 30, 15 --> 15 )
[LOG] Average clause size reduction: 15.6889 --> 1.93333 (30.9091 --> 1.81818, 29.3333 --> 1.55556, 25.6 --> 1.6, 15.5 --> 0, 27.5 --> 2.5, 25.7778 --> 1.66667, 2 --> 2, 1.75 --> 1.75, 2 --> 2, 0 --> 0, 2.72727 --> 2.72727, 1.875 --> 1.875 )
[LOG] Overall execution time: 0.26 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 234 5 23 1 201
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 1.14 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 85 new AND gates.
[LOG] Size before ABC: 127 AND gates.
[LOG] Size after ABC: 85 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.09/1 sec (0.25/0 sec, 0.12/0 sec, 0.04/0 sec, 0/0 sec, 0.02/0 sec, 0.18/0 sec, 0/0 sec, 0.32/1 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 135 (15, 11, 6, 10, 10, 17, 6, 14, 10, 5, 5, 5, 16, 5 )
[LOG] Total clause computation time: 0.58/0 sec (0.22/0.22 sec, 0.12/0.12 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec, 0.15/0.15 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.51/1 sec (0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.31/0.31 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 2586 --> 290 (546 --> 28, 380 --> 21, 185 --> 7, 324 --> 31, 315 --> 21, 544 --> 46, 165 --> 9, 28 --> 28, 21 --> 21, 7 --> 7, 10 --> 10, 6 --> 6, 46 --> 46, 9 --> 9 )
[LOG] Average clause size reduction: 19.1556 --> 2.14815 (36.4 --> 1.86667, 34.5455 --> 1.90909, 30.8333 --> 1.16667, 32.4 --> 3.1, 31.5 --> 2.1, 32 --> 2.70588, 27.5 --> 1.5, 2 --> 2, 2.1 --> 2.1, 1.4 --> 1.4, 2 --> 2, 1.2 --> 1.2, 2.875 --> 2.875, 1.8 --> 1.8 )
[LOG] Overall execution time: 1.14 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.34 sec (Real time) / 1.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.37 sec (Real time) / 0.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 292 6 26 1 253
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 2.55 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 143 new AND gates.
[LOG] Size before ABC: 229 AND gates.
[LOG] Size after ABC: 142 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.47/2 sec (0.45/0 sec, 0.03/0 sec, 0.03/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.07/0 sec, 0.08/1 sec, 0.02/0 sec, 1/1 sec, 0.07/0 sec, 0.06/0 sec, 0.04/0 sec, 0.22/0 sec, 0.22/0 sec, 0.01/0 sec, 0.08/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 222 (12, 21, 14, 9, 11, 17, 7, 27, 9, 11, 16, 10, 6, 9, 7, 3, 25, 8 )
[LOG] Total clause computation time: 0.28/2 sec (0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 2.19/0 sec (0.41/0.41 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.97/0.97 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.21/0.21 sec, 0.21/0.21 sec, 0/0 sec, 0.04/0.04 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 5185 --> 580 (506 --> 26, 900 --> 67, 572 --> 29, 344 --> 19, 420 --> 23, 656 --> 63, 240 --> 20, 1014 --> 90, 304 --> 14, 26 --> 26, 40 --> 40, 16 --> 16, 10 --> 10, 18 --> 18, 15 --> 15, 6 --> 6, 84 --> 84, 14 --> 14 )
[LOG] Average clause size reduction: 23.3559 --> 2.61261 (42.1667 --> 2.16667, 42.8571 --> 3.19048, 40.8571 --> 2.07143, 38.2222 --> 2.11111, 38.1818 --> 2.09091, 38.5882 --> 3.70588, 34.2857 --> 2.85714, 37.5556 --> 3.33333, 33.7778 --> 1.55556, 2.36364 --> 2.36364, 2.5 --> 2.5, 1.6 --> 1.6, 1.66667 --> 1.66667, 2 --> 2, 2.14286 --> 2.14286, 2 --> 2, 3.36 --> 3.36, 1.75 --> 1.75 )
[LOG] Overall execution time: 2.55 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.77 sec (Real time) / 2.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.15 sec (Real time) / 1.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 388 7 30 1 343
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 12.96 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 446 new AND gates.
[LOG] Size before ABC: 785 AND gates.
[LOG] Size after ABC: 446 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.71/13 sec (0.12/0 sec, 0.01/0 sec, 2.36/2 sec, 0.09/1 sec, 0.1/0 sec, 0.1/0 sec, 0.16/0 sec, 2.86/3 sec, 0.21/0 sec, 0.23/0 sec, 2.99/3 sec, 0.81/1 sec, 0.37/0 sec, 0.24/1 sec, 0.22/0 sec, 0.22/0 sec, 0.32/0 sec, 0.34/1 sec, 0.48/0 sec, 0.48/1 sec )
[LOG] Nr of iterations: 470 (6, 5, 57, 17, 25, 26, 21, 19, 43, 27, 5, 4, 55, 15, 18, 22, 20, 18, 41, 26 )
[LOG] Total clause computation time: 2.24/1 sec (0.1/0.1 sec, 0/0 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.08/0.08 sec, 1.18/1.18 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.1/0.1 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.04/0.04 sec, 0.08/0.08 sec )
[LOG] Total clause minimization time: 10.46/12 sec (0.02/0.02 sec, 0.01/0.01 sec, 2.27/2.27 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.08/0.08 sec, 1.68/1.68 sec, 0.16/0.16 sec, 0.17/0.17 sec, 2.91/2.91 sec, 0.73/0.73 sec, 0.27/0.27 sec, 0.22/0.22 sec, 0.2/0.2 sec, 0.21/0.21 sec, 0.22/0.22 sec, 0.22/0.22 sec, 0.44/0.44 sec, 0.4/0.4 sec )
[LOG] Total clause size reduction: 11650 --> 1674 (255 --> 8, 200 --> 13, 2744 --> 253, 768 --> 49, 1128 --> 96, 1150 --> 85, 900 --> 84, 792 --> 70, 1806 --> 151, 1092 --> 80, 8 --> 8, 13 --> 13, 243 --> 221, 44 --> 43, 60 --> 58, 69 --> 68, 84 --> 84, 70 --> 70, 144 --> 140, 80 --> 80 )
[LOG] Average clause size reduction: 24.7872 --> 3.5617 (42.5 --> 1.33333, 40 --> 2.6, 48.1404 --> 4.4386, 45.1765 --> 2.88235, 45.12 --> 3.84, 44.2308 --> 3.26923, 42.8571 --> 4, 41.6842 --> 3.68421, 42 --> 3.51163, 40.4444 --> 2.96296, 1.6 --> 1.6, 3.25 --> 3.25, 4.41818 --> 4.01818, 2.93333 --> 2.86667, 3.33333 --> 3.22222, 3.13636 --> 3.09091, 4.2 --> 4.2, 3.88889 --> 3.88889, 3.5122 --> 3.41463, 3.07692 --> 3.07692 )
[LOG] Overall execution time: 12.96 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 13.23 sec (Real time) / 12.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.02 sec (Real time) / 4.99 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 732 8 33 1 681
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 37.2 sec CPU time.
[LOG] Relation determinization time: 38 sec real time.
[LOG] Final circuit size: 811 new AND gates.
[LOG] Size before ABC: 1559 AND gates.
[LOG] Size after ABC: 811 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 36.41/36 sec (0.31/0 sec, 0.05/0 sec, 1.97/2 sec, 0.42/1 sec, 0.41/0 sec, 0.38/1 sec, 0.36/0 sec, 0.97/1 sec, 2.58/2 sec, 3.51/4 sec, 1.54/1 sec, 5.4/6 sec, 3.69/4 sec, 1.24/1 sec, 1.25/1 sec, 1.48/2 sec, 1.13/1 sec, 0.64/0 sec, 1.11/1 sec, 1.39/2 sec, 1.3/1 sec, 2.78/3 sec, 1.39/1 sec, 1.11/1 sec )
[LOG] Nr of iterations: 829 (7, 11, 56, 39, 44, 30, 31, 21, 20, 115, 37, 15, 6, 10, 55, 32, 41, 28, 28, 20, 19, 114, 36, 14 )
[LOG] Total clause computation time: 7.12/11 sec (0.28/0.28 sec, 0/0 sec, 0.27/0.27 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.62/0.62 sec, 0.19/0.19 sec, 1.19/1.19 sec, 0.22/0.22 sec, 0.22/0.22 sec, 0.34/0.34 sec, 0.41/0.41 sec, 0.29/0.29 sec, 0.19/0.19 sec, 0.14/0.14 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.4/0.4 sec, 0.35/0.35 sec, 1.18/1.18 sec, 0.17/0.17 sec, 0.15/0.15 sec )
[LOG] Total clause minimization time: 29.26/25 sec (0.03/0.03 sec, 0.05/0.05 sec, 1.7/1.7 sec, 0.36/0.36 sec, 0.34/0.34 sec, 0.3/0.3 sec, 0.3/0.3 sec, 0.35/0.35 sec, 2.39/2.39 sec, 2.32/2.32 sec, 1.31/1.31 sec, 5.18/5.18 sec, 3.35/3.35 sec, 0.83/0.83 sec, 0.95/0.95 sec, 1.29/1.29 sec, 0.99/0.99 sec, 0.51/0.51 sec, 1/1 sec, 0.99/0.99 sec, 0.95/0.95 sec, 1.6/1.6 sec, 1.21/1.21 sec, 0.96/0.96 sec )
[LOG] Total clause size reduction: 23323 --> 3498 (348 --> 11, 570 --> 27, 3080 --> 272, 2090 --> 147, 2322 --> 141, 1537 --> 92, 1560 --> 105, 1020 --> 92, 950 --> 100, 5586 --> 810, 1728 --> 104, 658 --> 38, 11 --> 11, 27 --> 27, 272 --> 260, 109 --> 101, 131 --> 127, 87 --> 84, 93 --> 80, 92 --> 90, 100 --> 96, 810 --> 541, 104 --> 104, 38 --> 38 )
[LOG] Average clause size reduction: 28.1339 --> 4.21954 (49.7143 --> 1.57143, 51.8182 --> 2.45455, 55 --> 4.85714, 53.5897 --> 3.76923, 52.7727 --> 3.20455, 51.2333 --> 3.06667, 50.3226 --> 3.3871, 48.5714 --> 4.38095, 47.5 --> 5, 48.5739 --> 7.04348, 46.7027 --> 2.81081, 43.8667 --> 2.53333, 1.83333 --> 1.83333, 2.7 --> 2.7, 4.94545 --> 4.72727, 3.40625 --> 3.15625, 3.19512 --> 3.09756, 3.10714 --> 3, 3.32143 --> 2.85714, 4.6 --> 4.5, 5.26316 --> 5.05263, 7.10526 --> 4.74561, 2.88889 --> 2.88889, 2.71429 --> 2.71429 )
[LOG] Overall execution time: 37.2 sec CPU time.
[LOG] Overall execution time: 38 sec real time.
Synthesis time: 37.53 sec (Real time) / 35.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.06 sec (Real time) / 11.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1141 9 37 1 1083
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 160.95 sec CPU time.
[LOG] Relation determinization time: 162 sec real time.
[LOG] Final circuit size: 1567 new AND gates.
[LOG] Size before ABC: 3184 AND gates.
[LOG] Size after ABC: 1567 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 158.49/158 sec (1.97/2 sec, 1.46/1 sec, 2.94/3 sec, 2.82/3 sec, 1.66/1 sec, 0.74/1 sec, 0.86/1 sec, 0.83/1 sec, 6.47/6 sec, 2.84/3 sec, 10.41/11 sec, 12.05/12 sec, 6.46/6 sec, 23.99/24 sec, 5.88/6 sec, 8.04/8 sec, 5.5/6 sec, 5.54/5 sec, 5.29/5 sec, 5.69/6 sec, 5.29/5 sec, 9.55/10 sec, 4.95/5 sec, 7.89/8 sec, 13.43/13 sec, 5.94/6 sec )
[LOG] Nr of iterations: 1412 (7, 15, 96, 30, 46, 26, 36, 32, 24, 23, 51, 327, 10, 6, 13, 94, 27, 40, 25, 33, 26, 23, 22, 50, 321, 9 )
[LOG] Total clause computation time: 32.1/27 sec (1.78/1.78 sec, 1.33/1.33 sec, 1.1/1.1 sec, 0.18/0.18 sec, 0.38/0.38 sec, 0.28/0.28 sec, 0.15/0.15 sec, 0.15/0.15 sec, 4.48/4.48 sec, 0.87/0.87 sec, 1.23/1.23 sec, 2.25/2.25 sec, 1.52/1.52 sec, 1.69/1.69 sec, 1.7/1.7 sec, 1.75/1.75 sec, 0.75/0.75 sec, 0.49/0.49 sec, 0.6/0.6 sec, 0.48/0.48 sec, 0.21/0.21 sec, 2.48/2.48 sec, 1.76/1.76 sec, 0.75/0.75 sec, 2.01/2.01 sec, 1.73/1.73 sec )
[LOG] Total clause minimization time: 126.07/131 sec (0.19/0.19 sec, 0.13/0.13 sec, 1.84/1.84 sec, 2.63/2.63 sec, 1.26/1.26 sec, 0.46/0.46 sec, 0.7/0.7 sec, 0.68/0.68 sec, 1.98/1.98 sec, 1.96/1.96 sec, 9.17/9.17 sec, 9.75/9.75 sec, 4.94/4.94 sec, 22.29/22.29 sec, 4.18/4.18 sec, 6.25/6.25 sec, 4.74/4.74 sec, 5.05/5.05 sec, 4.69/4.69 sec, 5.21/5.21 sec, 5.08/5.08 sec, 7.07/7.07 sec, 3.18/3.18 sec, 7.13/7.13 sec, 11.3/11.3 sec, 4.21/4.21 sec )
[LOG] Total clause size reduction: 43121 --> 7354 (378 --> 11, 868 --> 42, 5795 --> 537, 1740 --> 96, 2655 --> 185, 1450 --> 78, 1995 --> 118, 1736 --> 102, 1265 --> 136, 1188 --> 114, 2650 --> 196, 16952 --> 2531, 459 --> 24, 11 --> 11, 35 --> 35, 525 --> 508, 83 --> 77, 146 --> 137, 78 --> 70, 103 --> 99, 75 --> 74, 136 --> 133, 114 --> 112, 196 --> 188, 2464 --> 1716, 24 --> 24 )
[LOG] Average clause size reduction: 30.539 --> 5.20822 (54 --> 1.57143, 57.8667 --> 2.8, 60.3646 --> 5.59375, 58 --> 3.2, 57.7174 --> 4.02174, 55.7692 --> 3, 55.4167 --> 3.27778, 54.25 --> 3.1875, 52.7083 --> 5.66667, 51.6522 --> 4.95652, 51.9608 --> 3.84314, 51.841 --> 7.74006, 45.9 --> 2.4, 1.83333 --> 1.83333, 2.69231 --> 2.69231, 5.58511 --> 5.40426, 3.07407 --> 2.85185, 3.65 --> 3.425, 3.12 --> 2.8, 3.12121 --> 3, 2.88462 --> 2.84615, 5.91304 --> 5.78261, 5.18182 --> 5.09091, 3.92 --> 3.76, 7.67601 --> 5.34579, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 160.95 sec CPU time.
[LOG] Overall execution time: 162 sec real time.
Synthesis time: 161.38 sec (Real time) / 154.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 36.83 sec (Real time) / 36.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 1939 10 40 1 1876
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 529.75 sec CPU time.
[LOG] Relation determinization time: 530 sec real time.
[LOG] Final circuit size: 2130 new AND gates.
[LOG] Size before ABC: 4474 AND gates.
[LOG] Size after ABC: 2130 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 522.63/523 sec (4.96/5 sec, 1.78/2 sec, 5.73/5 sec, 5.99/6 sec, 2.73/3 sec, 3.66/4 sec, 2.39/2 sec, 1.72/2 sec, 13.39/13 sec, 2.17/2 sec, 8.9/9 sec, 21.87/22 sec, 28.94/29 sec, 58.97/59 sec, 73.36/74 sec, 21.29/21 sec, 19.83/20 sec, 16.54/16 sec, 20.56/21 sec, 27.57/27 sec, 19.61/20 sec, 17.64/18 sec, 17.62/17 sec, 30.75/31 sec, 23.76/24 sec, 22.07/22 sec, 29.36/29 sec, 19.47/20 sec )
[LOG] Nr of iterations: 1700 (9, 15, 53, 27, 29, 36, 35, 30, 31, 28, 25, 211, 339, 6, 7, 14, 52, 24, 26, 32, 31, 29, 28, 26, 24, 190, 338, 5 )
[LOG] Total clause computation time: 117.76/116 sec (4.87/4.87 sec, 0.01/0.01 sec, 3.22/3.22 sec, 3.42/3.42 sec, 0.46/0.46 sec, 1.28/1.28 sec, 0.41/0.41 sec, 0.35/0.35 sec, 9.89/9.89 sec, 0.25/0.25 sec, 2.94/2.94 sec, 5.65/5.65 sec, 7.02/7.02 sec, 7.47/7.47 sec, 5.49/5.49 sec, 10.48/10.48 sec, 4.12/4.12 sec, 1.93/1.93 sec, 1.96/1.96 sec, 1.76/1.76 sec, 2.05/2.05 sec, 0.95/0.95 sec, 6.08/6.08 sec, 0.92/0.92 sec, 13.74/13.74 sec, 4.91/4.91 sec, 7.93/7.93 sec, 8.2/8.2 sec )
[LOG] Total clause minimization time: 403.99/407 sec (0.09/0.09 sec, 1.76/1.76 sec, 2.48/2.48 sec, 2.55/2.55 sec, 2.27/2.27 sec, 2.38/2.38 sec, 1.98/1.98 sec, 1.36/1.36 sec, 3.49/3.49 sec, 1.92/1.92 sec, 5.95/5.95 sec, 16.12/16.12 sec, 21.74/21.74 sec, 51.5/51.5 sec, 67.87/67.87 sec, 10.81/10.81 sec, 15.68/15.68 sec, 14.57/14.57 sec, 18.59/18.59 sec, 25.79/25.79 sec, 17.54/17.54 sec, 16.67/16.67 sec, 11.49/11.49 sec, 29.81/29.81 sec, 10.01/10.01 sec, 17.07/17.07 sec, 21.24/21.24 sec, 11.26/11.26 sec )
[LOG] Total clause size reduction: 55811 --> 10233 (544 --> 16, 938 --> 63, 3432 --> 246, 1690 --> 88, 1792 --> 98, 2205 --> 121, 2108 --> 118, 1769 --> 75, 1800 --> 224, 1593 --> 77, 1392 --> 131, 11970 --> 1775, 18928 --> 2713, 275 --> 14, 12 --> 12, 63 --> 63, 246 --> 232, 74 --> 72, 78 --> 78, 100 --> 99, 92 --> 92, 75 --> 75, 193 --> 192, 71 --> 71, 131 --> 131, 1513 --> 1244, 2713 --> 2099, 14 --> 14 )
[LOG] Average clause size reduction: 32.83 --> 6.01941 (60.4444 --> 1.77778, 62.5333 --> 4.2, 64.7547 --> 4.64151, 62.5926 --> 3.25926, 61.7931 --> 3.37931, 61.25 --> 3.36111, 60.2286 --> 3.37143, 58.9667 --> 2.5, 58.0645 --> 7.22581, 56.8929 --> 2.75, 55.68 --> 5.24, 56.7299 --> 8.41232, 55.8348 --> 8.00295, 45.8333 --> 2.33333, 1.71429 --> 1.71429, 4.5 --> 4.5, 4.73077 --> 4.46154, 3.08333 --> 3, 3 --> 3, 3.125 --> 3.09375, 2.96774 --> 2.96774, 2.58621 --> 2.58621, 6.89286 --> 6.85714, 2.73077 --> 2.73077, 5.45833 --> 5.45833, 7.96316 --> 6.54737, 8.02663 --> 6.21006, 2.8 --> 2.8 )
[LOG] Overall execution time: 529.76 sec CPU time.
[LOG] Overall execution time: 530 sec real time.
Synthesis time: 530.27 sec (Real time) / 510.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.94 sec (Real time) / 0.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 143.46 sec (Real time) / 143.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 2542 11 43 1 2474
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 5.97 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 975 new AND gates.
[LOG] Size before ABC: 1802 AND gates.
[LOG] Size after ABC: 974 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.92/6 sec (0.45/0 sec, 0.19/0 sec, 0.03/0 sec, 0.01/0 sec, 0.04/0 sec, 0.01/1 sec, 0.79/0 sec, 1.55/2 sec, 0.98/1 sec, 0.09/0 sec, 0.09/0 sec, 0.08/0 sec, 0.13/0 sec, 0.06/0 sec, 0.96/1 sec, 0.46/1 sec )
[LOG] Nr of iterations: 667 (9, 5, 11, 8, 18, 12, 238, 59, 5, 4, 4, 6, 14, 6, 210, 58 )
[LOG] Total clause computation time: 3.1/4 sec (0.45/0.45 sec, 0.19/0.19 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.3/0.3 sec, 1.27/1.27 sec, 0.28/0.28 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.18/0.18 sec, 0.21/0.21 sec )
[LOG] Total clause minimization time: 2.79/2 sec (0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.49/0.49 sec, 0.27/0.27 sec, 0.7/0.7 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0.77/0.77 sec, 0.25/0.25 sec )
[LOG] Total clause size reduction: 15053 --> 4082 (344 --> 19, 168 --> 16, 410 --> 41, 280 --> 15, 663 --> 61, 418 --> 48, 8769 --> 1776, 2088 --> 304, 9 --> 9, 16 --> 16, 9 --> 9, 11 --> 11, 43 --> 32, 19 --> 19, 1502 --> 1402, 304 --> 304 )
[LOG] Average clause size reduction: 22.5682 --> 6.11994 (38.2222 --> 2.11111, 33.6 --> 3.2, 37.2727 --> 3.72727, 35 --> 1.875, 36.8333 --> 3.38889, 34.8333 --> 4, 36.8445 --> 7.46218, 35.3898 --> 5.15254, 1.8 --> 1.8, 4 --> 4, 2.25 --> 2.25, 1.83333 --> 1.83333, 3.07143 --> 2.28571, 3.16667 --> 3.16667, 7.15238 --> 6.67619, 5.24138 --> 5.24138 )
[LOG] Overall execution time: 5.97 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.30 sec (Real time) / 5.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.26 sec (Real time) / 3.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1194 7 28 1 1152
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 19.73 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 1221 new AND gates.
[LOG] Size before ABC: 2280 AND gates.
[LOG] Size after ABC: 1220 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 19.55/19 sec (0.06/0 sec, 0.33/0 sec, 0/0 sec, 0.56/1 sec, 0/0 sec, 2.19/2 sec, 0.4/0 sec, 0.8/1 sec, 2.95/3 sec, 0.45/1 sec, 5.15/5 sec, 0.36/0 sec, 0.26/0 sec, 0.41/1 sec, 0.14/0 sec, 0.81/1 sec, 2.32/2 sec, 0.78/1 sec, 0.96/1 sec, 0.62/0 sec )
[LOG] Nr of iterations: 1084 (5, 16, 5, 92, 6, 153, 52, 113, 90, 44, 3, 12, 4, 54, 5, 152, 34, 112, 89, 43 )
[LOG] Total clause computation time: 6.69/7 sec (0.05/0.05 sec, 0.06/0.06 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.08/0.08 sec, 0.13/0.13 sec, 0.2/0.2 sec, 0.35/0.35 sec, 0.09/0.09 sec, 2.32/2.32 sec, 0.29/0.29 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.07/0.07 sec, 0.15/0.15 sec, 2.02/2.02 sec, 0.12/0.12 sec, 0.21/0.21 sec, 0.24/0.24 sec )
[LOG] Total clause minimization time: 12.65/12 sec (0.01/0.01 sec, 0.27/0.27 sec, 0/0 sec, 0.52/0.52 sec, 0/0 sec, 2.1/2.1 sec, 0.25/0.25 sec, 0.58/0.58 sec, 2.55/2.55 sec, 0.35/0.35 sec, 2.83/2.83 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.27/0.27 sec, 0.07/0.07 sec, 0.64/0.64 sec, 0.3/0.3 sec, 0.63/0.63 sec, 0.74/0.74 sec, 0.37/0.37 sec )
[LOG] Total clause size reduction: 29166 --> 5199 (212 --> 8, 780 --> 66, 204 --> 7, 4550 --> 573, 245 --> 9, 7296 --> 665, 2397 --> 331, 5152 --> 488, 4005 --> 516, 1892 --> 256, 5 --> 5, 48 --> 48, 7 --> 7, 258 --> 239, 9 --> 9, 665 --> 584, 181 --> 170, 488 --> 454, 516 --> 508, 256 --> 256 )
[LOG] Average clause size reduction: 26.9059 --> 4.79613 (42.4 --> 1.6, 48.75 --> 4.125, 40.8 --> 1.4, 49.4565 --> 6.22826, 40.8333 --> 1.5, 47.6863 --> 4.34641, 46.0962 --> 6.36538, 45.5929 --> 4.31858, 44.5 --> 5.73333, 43 --> 5.81818, 1.66667 --> 1.66667, 4 --> 4, 1.75 --> 1.75, 4.77778 --> 4.42593, 1.8 --> 1.8, 4.375 --> 3.84211, 5.32353 --> 5, 4.35714 --> 4.05357, 5.79775 --> 5.70787, 5.95349 --> 5.95349 )
[LOG] Overall execution time: 19.73 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 20.10 sec (Real time) / 18.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.82 sec (Real time) / 6.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 1510 9 34 1 1458
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 713.11 sec CPU time.
[LOG] Relation determinization time: 715 sec real time.
[LOG] Final circuit size: 12886 new AND gates.
[LOG] Size before ABC: 27146 AND gates.
[LOG] Size after ABC: 12885 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 712.66/713 sec (0.16/1 sec, 0.64/0 sec, 0.01/0 sec, 0.68/1 sec, 0.01/0 sec, 1.85/2 sec, 0.08/0 sec, 10.47/10 sec, 57.05/57 sec, 99.61/100 sec, 80.63/81 sec, 57.07/57 sec, 28.61/28 sec, 33.3/34 sec, 18.13/18 sec, 15.46/15 sec, 15.82/16 sec, 13.15/13 sec, 32.18/32 sec, 113.87/114 sec, 86.08/86 sec, 47.8/48 sec )
[LOG] Nr of iterations: 7323 (5, 12, 6, 20, 6, 200, 23, 812, 1372, 1050, 276, 4, 10, 5, 16, 4, 44, 16, 791, 1351, 1027, 273 )
[LOG] Total clause computation time: 341.8/350 sec (0.16/0.16 sec, 0.25/0.25 sec, 0/0 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.28/0.28 sec, 0.01/0.01 sec, 2.7/2.7 sec, 18.1/18.1 sec, 42.29/42.29 sec, 62.59/62.59 sec, 42.02/42.02 sec, 25.51/25.51 sec, 25.44/25.44 sec, 6.75/6.75 sec, 9.9/9.9 sec, 8.57/8.57 sec, 7.52/7.52 sec, 4.2/4.2 sec, 44.05/44.05 sec, 15.05/15.05 sec, 26.31/26.31 sec )
[LOG] Total clause minimization time: 366.77/360 sec (0/0 sec, 0.39/0.39 sec, 0.01/0.01 sec, 0.59/0.59 sec, 0/0 sec, 1.52/1.52 sec, 0.07/0.07 sec, 7.67/7.67 sec, 38.57/38.57 sec, 56.66/56.66 sec, 17.79/17.79 sec, 15.05/15.05 sec, 3.1/3.1 sec, 7.86/7.86 sec, 11.37/11.37 sec, 5.55/5.55 sec, 7.24/7.24 sec, 5.62/5.62 sec, 27.66/27.66 sec, 68.81/68.81 sec, 70.08/70.08 sec, 21.16/21.16 sec )
[LOG] Total clause size reduction: 226464 --> 59209 (240 --> 7, 649 --> 51, 290 --> 11, 1083 --> 74, 280 --> 12, 10945 --> 992, 1188 --> 114, 42983 --> 6817, 71292 --> 11742, 53499 --> 10063, 13750 --> 2180, 7 --> 7, 42 --> 42, 11 --> 11, 57 --> 57, 7 --> 7, 113 --> 69, 72 --> 72, 6569 --> 5767, 11482 --> 9839, 9750 --> 9120, 2155 --> 2155 )
[LOG] Average clause size reduction: 30.925 --> 8.08535 (48 --> 1.4, 54.0833 --> 4.25, 48.3333 --> 1.83333, 54.15 --> 3.7, 46.6667 --> 2, 54.725 --> 4.96, 51.6522 --> 4.95652, 52.9347 --> 8.39532, 51.9621 --> 8.55831, 50.9514 --> 9.58381, 49.8188 --> 7.89855, 1.75 --> 1.75, 4.2 --> 4.2, 2.2 --> 2.2, 3.5625 --> 3.5625, 1.75 --> 1.75, 2.56818 --> 1.56818, 4.5 --> 4.5, 8.30468 --> 7.29077, 8.49889 --> 7.28275, 9.49367 --> 8.88023, 7.89377 --> 7.89377 )
[LOG] Overall execution time: 713.11 sec CPU time.
[LOG] Overall execution time: 715 sec real time.
Synthesis time: 715.22 sec (Real time) / 671.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.06 sec (Real time) / 2.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 644.77 sec (Real time) / 644.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 13224 11 38 1 13165
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 72.76 sec CPU time.
[LOG] Relation determinization time: 74 sec real time.
[LOG] Final circuit size: 2373 new AND gates.
[LOG] Size before ABC: 4874 AND gates.
[LOG] Size after ABC: 2373 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 72.18/72 sec (3.4/3 sec, 2.63/3 sec, 3.3/3 sec, 0.53/1 sec, 2.58/2 sec, 2.68/3 sec, 2.6/3 sec, 1.66/1 sec, 9.41/10 sec, 0.06/0 sec, 0.94/1 sec, 0.8/0 sec, 0.09/1 sec, 11.47/11 sec, 2.9/3 sec, 2.08/2 sec, 3.66/4 sec, 2.24/2 sec, 2.11/2 sec, 2.08/2 sec, 2.26/2 sec, 2.62/3 sec, 1.75/2 sec, 1.22/1 sec, 5.82/6 sec, 1.29/1 sec )
[LOG] Nr of iterations: 1964 (164, 158, 128, 25, 115, 144, 124, 46, 69, 11, 9, 6, 17, 156, 145, 113, 22, 114, 143, 120, 41, 64, 9, 8, 5, 8 )
[LOG] Total clause computation time: 31.28/37 sec (0.68/0.68 sec, 0.38/0.38 sec, 1.49/1.49 sec, 0.4/0.4 sec, 0.3/0.3 sec, 0.3/0.3 sec, 0.29/0.29 sec, 0.54/0.54 sec, 7.44/7.44 sec, 0.02/0.02 sec, 0.9/0.9 sec, 0.36/0.36 sec, 0.02/0.02 sec, 3.95/3.95 sec, 0.39/0.39 sec, 0.57/0.57 sec, 3.17/3.17 sec, 0.28/0.28 sec, 0.31/0.31 sec, 0.32/0.32 sec, 1.02/1.02 sec, 1.28/1.28 sec, 0.58/0.58 sec, 0.64/0.64 sec, 5.13/5.13 sec, 0.52/0.52 sec )
[LOG] Total clause minimization time: 40.56/34 sec (2.68/2.68 sec, 2.23/2.23 sec, 1.81/1.81 sec, 0.13/0.13 sec, 2.28/2.28 sec, 2.37/2.37 sec, 2.26/2.26 sec, 1.11/1.11 sec, 1.95/1.95 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.44/0.44 sec, 0.06/0.06 sec, 7.51/7.51 sec, 2.48/2.48 sec, 1.47/1.47 sec, 0.49/0.49 sec, 1.95/1.95 sec, 1.75/1.75 sec, 1.76/1.76 sec, 1.24/1.24 sec, 1.3/1.3 sec, 1.17/1.17 sec, 0.58/0.58 sec, 0.69/0.69 sec, 0.77/0.77 sec )
[LOG] Total clause size reduction: 71596 --> 11498 (11247 --> 1952, 10676 --> 802, 8509 --> 1164, 1584 --> 122, 7410 --> 490, 9152 --> 650, 7749 --> 542, 2790 --> 287, 4148 --> 524, 600 --> 22, 472 --> 19, 290 --> 9, 912 --> 41, 1831 --> 1288, 693 --> 518, 982 --> 779, 106 --> 106, 490 --> 394, 650 --> 549, 514 --> 451, 249 --> 249, 482 --> 480, 17 --> 17, 19 --> 19, 9 --> 9, 15 --> 15 )
[LOG] Average clause size reduction: 36.4542 --> 5.85438 (68.5793 --> 11.9024, 67.5696 --> 5.07595, 66.4766 --> 9.09375, 63.36 --> 4.88, 64.4348 --> 4.26087, 63.5556 --> 4.51389, 62.4919 --> 4.37097, 60.6522 --> 6.23913, 60.1159 --> 7.5942, 54.5455 --> 2, 52.4444 --> 2.11111, 48.3333 --> 1.5, 53.6471 --> 2.41176, 11.7372 --> 8.25641, 4.77931 --> 3.57241, 8.69027 --> 6.89381, 4.81818 --> 4.81818, 4.29825 --> 3.45614, 4.54545 --> 3.83916, 4.28333 --> 3.75833, 6.07317 --> 6.07317, 7.53125 --> 7.5, 1.88889 --> 1.88889, 2.375 --> 2.375, 1.8 --> 1.8, 1.875 --> 1.875 )
[LOG] Overall execution time: 72.76 sec CPU time.
[LOG] Overall execution time: 74 sec real time.
Synthesis time: 73.35 sec (Real time) / 69.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.00 sec (Real time) / 1.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 33.58 sec (Real time) / 33.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 2787 13 43 1 2718
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 98.07 sec CPU time.
[LOG] Relation determinization time: 99 sec real time.
[LOG] Final circuit size: 3072 new AND gates.
[LOG] Size before ABC: 6572 AND gates.
[LOG] Size after ABC: 3072 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 97.38/97 sec (4.23/4 sec, 3.59/4 sec, 4.06/4 sec, 1.16/1 sec, 3/3 sec, 2.58/3 sec, 2.72/2 sec, 2.74/3 sec, 6.1/6 sec, 5.81/6 sec, 0.09/0 sec, 0.1/0 sec, 1.51/2 sec, 0.05/0 sec, 20.41/20 sec, 5.2/5 sec, 5.25/6 sec, 1.98/2 sec, 2.58/2 sec, 2.22/2 sec, 2.37/3 sec, 2.08/2 sec, 2.65/3 sec, 3.03/3 sec, 1.93/1 sec, 7.11/8 sec, 1.65/1 sec, 1.18/1 sec )
[LOG] Nr of iterations: 2539 (212, 206, 186, 26, 141, 137, 122, 120, 42, 64, 15, 16, 15, 10, 210, 204, 154, 23, 136, 131, 120, 113, 39, 60, 12, 12, 6, 7 )
[LOG] Total clause computation time: 31.85/34 sec (0.84/0.84 sec, 0.38/0.38 sec, 0.51/0.51 sec, 0.96/0.96 sec, 0.35/0.35 sec, 0.28/0.28 sec, 0.28/0.28 sec, 0.29/0.29 sec, 5.06/5.06 sec, 3.62/3.62 sec, 0/0 sec, 0.02/0.02 sec, 0.61/0.61 sec, 0/0 sec, 7.03/7.03 sec, 0.41/0.41 sec, 3.09/3.09 sec, 1.33/1.33 sec, 0.31/0.31 sec, 0.33/0.33 sec, 0.36/0.36 sec, 0.34/0.34 sec, 1.08/1.08 sec, 1.48/1.48 sec, 0.75/0.75 sec, 0.65/0.65 sec, 0.86/0.86 sec, 0.63/0.63 sec )
[LOG] Total clause minimization time: 65.03/63 sec (3.39/3.39 sec, 3.18/3.18 sec, 3.54/3.54 sec, 0.19/0.19 sec, 2.64/2.64 sec, 2.28/2.28 sec, 2.41/2.41 sec, 2.43/2.43 sec, 1.03/1.03 sec, 2.19/2.19 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.9/0.9 sec, 0.05/0.05 sec, 13.36/13.36 sec, 4.76/4.76 sec, 2.11/2.11 sec, 0.64/0.64 sec, 2.23/2.23 sec, 1.86/1.86 sec, 1.96/1.96 sec, 1.71/1.71 sec, 1.54/1.54 sec, 1.54/1.54 sec, 1.15/1.15 sec, 6.46/6.46 sec, 0.79/0.79 sec, 0.55/0.55 sec )
[LOG] Total clause size reduction: 101826 --> 15402 (16036 --> 2605, 15375 --> 1190, 13690 --> 1759, 1825 --> 121, 10080 --> 605, 9656 --> 619, 8470 --> 548, 8211 --> 521, 2788 --> 250, 4221 --> 477, 924 --> 32, 975 --> 35, 896 --> 49, 567 --> 19, 2586 --> 1947, 1178 --> 903, 1356 --> 1096, 101 --> 101, 567 --> 456, 574 --> 482, 539 --> 428, 468 --> 416, 228 --> 228, 445 --> 445, 23 --> 23, 23 --> 23, 11 --> 11, 13 --> 13 )
[LOG] Average clause size reduction: 40.1048 --> 6.06617 (75.6415 --> 12.2877, 74.6359 --> 5.7767, 73.6022 --> 9.45699, 70.1923 --> 4.65385, 71.4894 --> 4.29078, 70.4818 --> 4.51825, 69.4262 --> 4.4918, 68.425 --> 4.34167, 66.381 --> 5.95238, 65.9531 --> 7.45312, 61.6 --> 2.13333, 60.9375 --> 2.1875, 59.7333 --> 3.26667, 56.7 --> 1.9, 12.3143 --> 9.27143, 5.77451 --> 4.42647, 8.80519 --> 7.11688, 4.3913 --> 4.3913, 4.16912 --> 3.35294, 4.38168 --> 3.67939, 4.49167 --> 3.56667, 4.14159 --> 3.68142, 5.84615 --> 5.84615, 7.41667 --> 7.41667, 1.91667 --> 1.91667, 1.91667 --> 1.91667, 1.83333 --> 1.83333, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 98.07 sec CPU time.
[LOG] Overall execution time: 99 sec real time.
Synthesis time: 98.78 sec (Real time) / 93.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.14 sec (Real time) / 1.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 67.87 sec (Real time) / 67.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 3543 15 47 1 3467
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 189.08 sec CPU time.
[LOG] Relation determinization time: 190 sec real time.
[LOG] Final circuit size: 3892 new AND gates.
[LOG] Size before ABC: 8359 AND gates.
[LOG] Size after ABC: 3892 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 187.94/188 sec (6.14/7 sec, 6.34/6 sec, 6.21/6 sec, 2.01/2 sec, 4.51/5 sec, 4.87/4 sec, 9.56/10 sec, 4.4/4 sec, 4.09/5 sec, 1.98/2 sec, 12.86/12 sec, 0.15/1 sec, 0.05/0 sec, 0.1/0 sec, 0.04/0 sec, 38.64/38 sec, 10.03/10 sec, 6.79/7 sec, 3.36/4 sec, 4.91/4 sec, 10.66/11 sec, 4.48/5 sec, 4.24/4 sec, 4.4/4 sec, 4.61/5 sec, 5.82/6 sec, 3.6/3 sec, 2.94/3 sec, 16.92/17 sec, 3.23/3 sec )
[LOG] Nr of iterations: 3265 (192, 230, 227, 29, 178, 187, 147, 144, 134, 52, 110, 17, 8, 11, 6, 190, 203, 224, 28, 171, 182, 143, 139, 125, 51, 106, 11, 7, 8, 5 )
[LOG] Total clause computation time: 63.71/59 sec (1.1/1.1 sec, 0.77/0.77 sec, 0.77/0.77 sec, 1.72/1.72 sec, 0.43/0.43 sec, 0.51/0.51 sec, 0.45/0.45 sec, 0.46/0.46 sec, 0.46/0.46 sec, 0.36/0.36 sec, 7.31/7.31 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 10.56/10.56 sec, 1.83/1.83 sec, 2.26/2.26 sec, 2.09/2.09 sec, 0.52/0.52 sec, 6.72/6.72 sec, 0.54/0.54 sec, 0.49/0.49 sec, 0.48/0.48 sec, 1.71/1.71 sec, 2.43/2.43 sec, 1.87/1.87 sec, 1.7/1.7 sec, 14.28/14.28 sec, 1.79/1.79 sec )
[LOG] Total clause minimization time: 123.43/129 sec (5/5 sec, 5.55/5.55 sec, 5.43/5.43 sec, 0.29/0.29 sec, 4.05/4.05 sec, 4.33/4.33 sec, 9.09/9.09 sec, 3.93/3.93 sec, 3.6/3.6 sec, 1.6/1.6 sec, 5.52/5.52 sec, 0.1/0.1 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.03/0.03 sec, 28.01/28.01 sec, 8.14/8.14 sec, 4.5/4.5 sec, 1.27/1.27 sec, 4.31/4.31 sec, 3.89/3.89 sec, 3.9/3.9 sec, 3.71/3.71 sec, 3.87/3.87 sec, 2.88/2.88 sec, 3.3/3.3 sec, 1.73/1.73 sec, 1.24/1.24 sec, 2.63/2.63 sec, 1.44/1.44 sec )
[LOG] Total clause size reduction: 142172 --> 19284 (16044 --> 2455, 19007 --> 1184, 18532 --> 2332, 2268 --> 129, 14160 --> 851, 14694 --> 840, 11388 --> 662, 11011 --> 622, 10108 --> 634, 3825 --> 311, 8066 --> 817, 1168 --> 41, 504 --> 13, 710 --> 25, 350 --> 9, 2435 --> 1772, 949 --> 703, 2301 --> 1759, 129 --> 129, 795 --> 638, 802 --> 669, 628 --> 539, 585 --> 519, 561 --> 479, 311 --> 311, 783 --> 783, 21 --> 21, 13 --> 13, 15 --> 15, 9 --> 9 )
[LOG] Average clause size reduction: 43.5443 --> 5.90628 (83.5625 --> 12.7865, 82.6391 --> 5.14783, 81.6388 --> 10.2731, 78.2069 --> 4.44828, 79.5506 --> 4.7809, 78.5775 --> 4.49198, 77.4694 --> 4.5034, 76.4653 --> 4.31944, 75.4328 --> 4.73134, 73.5577 --> 5.98077, 73.3273 --> 7.42727, 68.7059 --> 2.41176, 63 --> 1.625, 64.5455 --> 2.27273, 58.3333 --> 1.5, 12.8158 --> 9.32632, 4.67488 --> 3.46305, 10.2723 --> 7.85268, 4.60714 --> 4.60714, 4.64912 --> 3.73099, 4.40659 --> 3.67582, 4.39161 --> 3.76923, 4.20863 --> 3.73381, 4.488 --> 3.832, 6.09804 --> 6.09804, 7.38679 --> 7.38679, 1.90909 --> 1.90909, 1.85714 --> 1.85714, 1.875 --> 1.875, 1.8 --> 1.8 )
[LOG] Overall execution time: 189.08 sec CPU time.
[LOG] Overall execution time: 190 sec real time.
Synthesis time: 189.94 sec (Real time) / 181.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.29 sec (Real time) / 1.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 83.37 sec (Real time) / 83.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 4425 17 52 1 4341
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 9906.65 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 359.78 sec CPU time.
[LOG] Relation determinization time: 361 sec real time.
[LOG] Final circuit size: 5044 new AND gates.
[LOG] Size before ABC: 11046 AND gates.
[LOG] Size after ABC: 5043 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 357.31/357 sec (14.18/14 sec, 10.18/10 sec, 9.52/9 sec, 5.55/6 sec, 15.44/15 sec, 6.45/7 sec, 6.23/6 sec, 7.58/8 sec, 8.18/8 sec, 6.41/6 sec, 6.7/7 sec, 27.83/28 sec, 21.85/22 sec, 0.24/0 sec, 2.73/3 sec, 4.9/5 sec, 1.99/2 sec, 0.16/0 sec, 48.36/48 sec, 12.92/13 sec, 9.48/9 sec, 11.6/12 sec, 10.57/11 sec, 5.97/6 sec, 5.32/5 sec, 6.57/7 sec, 7.81/7 sec, 8.1/8 sec, 8.6/9 sec, 10.1/10 sec, 27.32/27 sec, 6.82/7 sec, 5.88/6 sec, 6.85/7 sec, 4.79/5 sec, 4.13/4 sec )
[LOG] Nr of iterations: 4622 (270, 247, 228, 41, 255, 186, 164, 198, 200, 170, 152, 87, 125, 21, 17, 19, 10, 13, 186, 227, 217, 40, 243, 179, 159, 181, 197, 169, 149, 86, 123, 18, 14, 15, 8, 8 )
[LOG] Total clause computation time: 89.97/83 sec (3.27/3.27 sec, 1.2/1.2 sec, 1.15/1.15 sec, 5.03/5.03 sec, 0.9/0.9 sec, 0.73/0.73 sec, 0.63/0.63 sec, 0.75/0.75 sec, 0.85/0.85 sec, 0.57/0.57 sec, 0.61/0.61 sec, 1.61/1.61 sec, 12.5/12.5 sec, 0.04/0.04 sec, 2.3/2.3 sec, 0.66/0.66 sec, 0.6/0.6 sec, 0/0 sec, 17.5/17.5 sec, 1.02/1.02 sec, 3.13/3.13 sec, 9.66/9.66 sec, 1.07/1.07 sec, 0.74/0.74 sec, 0.87/0.87 sec, 1.01/1.01 sec, 0.91/0.91 sec, 0.82/0.82 sec, 0.83/0.83 sec, 3.29/3.29 sec, 4.35/4.35 sec, 2.39/2.39 sec, 3.09/3.09 sec, 1.93/1.93 sec, 1.82/1.82 sec, 2.14/2.14 sec )
[LOG] Total clause minimization time: 265.76/274 sec (10.87/10.87 sec, 8.94/8.94 sec, 8.32/8.32 sec, 0.5/0.5 sec, 14.49/14.49 sec, 5.66/5.66 sec, 5.55/5.55 sec, 6.8/6.8 sec, 7.33/7.33 sec, 5.77/5.77 sec, 6.01/6.01 sec, 26.21/26.21 sec, 9.28/9.28 sec, 0.2/0.2 sec, 0.41/0.41 sec, 4.24/4.24 sec, 1.38/1.38 sec, 0.15/0.15 sec, 30.8/30.8 sec, 11.85/11.85 sec, 6.26/6.26 sec, 1.94/1.94 sec, 9.38/9.38 sec, 5.16/5.16 sec, 4.44/4.44 sec, 5.5/5.5 sec, 6.84/6.84 sec, 7.09/7.09 sec, 7.69/7.69 sec, 6.77/6.77 sec, 22.89/22.89 sec, 4.42/4.42 sec, 2.75/2.75 sec, 4.92/4.92 sec, 2.97/2.97 sec, 1.98/1.98 sec )
[LOG] Total clause size reduction: 238720 --> 26965 (26900 --> 4027, 24354 --> 1261, 22246 --> 2563, 3880 --> 174, 24384 --> 1330, 17575 --> 848, 15322 --> 724, 18321 --> 921, 18308 --> 953, 15379 --> 773, 13590 --> 667, 7654 --> 564, 10912 --> 936, 1740 --> 43, 1376 --> 50, 1530 --> 38, 756 --> 19, 996 --> 28, 2443 --> 1951, 1073 --> 787, 2394 --> 1725, 174 --> 174, 1209 --> 977, 782 --> 630, 680 --> 549, 780 --> 633, 929 --> 791, 773 --> 660, 641 --> 561, 564 --> 562, 921 --> 912, 35 --> 35, 40 --> 40, 29 --> 29, 15 --> 15, 15 --> 15 )
[LOG] Average clause size reduction: 51.6486 --> 5.83405 (99.6296 --> 14.9148, 98.5992 --> 5.10526, 97.5702 --> 11.2412, 94.6341 --> 4.2439, 95.6235 --> 5.21569, 94.4892 --> 4.55914, 93.4268 --> 4.41463, 92.5303 --> 4.65152, 91.54 --> 4.765, 90.4647 --> 4.54706, 89.4079 --> 4.38816, 87.977 --> 6.48276, 87.296 --> 7.488, 82.8571 --> 2.04762, 80.9412 --> 2.94118, 80.5263 --> 2, 75.6 --> 1.9, 76.6154 --> 2.15385, 13.1344 --> 10.4892, 4.72687 --> 3.46696, 11.0323 --> 7.94931, 4.35 --> 4.35, 4.97531 --> 4.02058, 4.36872 --> 3.51955, 4.27673 --> 3.45283, 4.30939 --> 3.49724, 4.71574 --> 4.01523, 4.57396 --> 3.90533, 4.30201 --> 3.7651, 6.55814 --> 6.53488, 7.4878 --> 7.41463, 1.94444 --> 1.94444, 2.85714 --> 2.85714, 1.93333 --> 1.93333, 1.875 --> 1.875, 1.875 --> 1.875 )
[LOG] Overall execution time: 359.78 sec CPU time.
[LOG] Overall execution time: 361 sec real time.
Synthesis time: 360.86 sec (Real time) / 344.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.51 sec (Real time) / 1.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 195.32 sec (Real time) / 195.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 5726 21 61 1 5627
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 623.64 sec CPU time.
[LOG] Relation determinization time: 625 sec real time.
[LOG] Final circuit size: 6751 new AND gates.
[LOG] Size before ABC: 15639 AND gates.
[LOG] Size after ABC: 6751 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 620.56/621 sec (17.39/17 sec, 16.35/17 sec, 10.92/11 sec, 14.02/14 sec, 8.4/8 sec, 6.98/7 sec, 8.08/8 sec, 8.31/8 sec, 9.37/10 sec, 9.23/9 sec, 8.41/9 sec, 32.84/32 sec, 11.44/12 sec, 37.3/37 sec, 0.23/0 sec, 2.87/3 sec, 3.08/3 sec, 41.52/42 sec, 0.34/0 sec, 91.38/92 sec, 19.2/19 sec, 12.73/12 sec, 21.52/22 sec, 13.12/13 sec, 10.35/10 sec, 11.9/12 sec, 9.63/10 sec, 14.97/15 sec, 33.01/33 sec, 12.79/13 sec, 9.68/9 sec, 13.74/14 sec, 19.24/19 sec, 9.9/10 sec, 10.02/10 sec, 8.11/8 sec, 10.44/11 sec, 41.75/42 sec )
[LOG] Nr of iterations: 5828 (291, 544, 191, 45, 233, 196, 195, 206, 231, 202, 143, 159, 88, 183, 18, 14, 12, 10, 17, 288, 542, 177, 44, 187, 194, 192, 204, 229, 201, 123, 147, 87, 182, 17, 12, 11, 8, 5 )
[LOG] Total clause computation time: 210.63/210 sec (3.22/3.22 sec, 2.08/2.08 sec, 1.48/1.48 sec, 13.5/13.5 sec, 0.79/0.79 sec, 0.81/0.81 sec, 0.78/0.78 sec, 0.93/0.93 sec, 1.02/1.02 sec, 0.83/0.83 sec, 0.65/0.65 sec, 24.26/24.26 sec, 2.77/2.77 sec, 23.12/23.12 sec, 0.06/0.06 sec, 2.69/2.69 sec, 0.46/0.46 sec, 1.52/1.52 sec, 0.05/0.05 sec, 27.46/27.46 sec, 2.02/2.02 sec, 4.9/4.9 sec, 18.13/18.13 sec, 1.09/1.09 sec, 1.02/1.02 sec, 1.18/1.18 sec, 1.09/1.09 sec, 1.39/1.39 sec, 1.15/1.15 sec, 0.99/0.99 sec, 1.05/1.05 sec, 4.2/4.2 sec, 8.45/8.45 sec, 3.8/3.8 sec, 4.85/4.85 sec, 2.51/2.51 sec, 5.1/5.1 sec, 39.23/39.23 sec )
[LOG] Total clause minimization time: 407.06/409 sec (14.05/14.05 sec, 14.12/14.12 sec, 9.33/9.33 sec, 0.51/0.51 sec, 7.53/7.53 sec, 6.13/6.13 sec, 7.22/7.22 sec, 7.3/7.3 sec, 8.24/8.24 sec, 8.31/8.31 sec, 7.73/7.73 sec, 8.5/8.5 sec, 8.57/8.57 sec, 14.09/14.09 sec, 0.17/0.17 sec, 0.17/0.17 sec, 2.6/2.6 sec, 39.97/39.97 sec, 0.28/0.28 sec, 63.82/63.82 sec, 16.96/16.96 sec, 7.72/7.72 sec, 3.35/3.35 sec, 11.94/11.94 sec, 9.16/9.16 sec, 10.66/10.66 sec, 8.43/8.43 sec, 13.38/13.38 sec, 31.74/31.74 sec, 11.73/11.73 sec, 8.51/8.51 sec, 9.48/9.48 sec, 10.68/10.68 sec, 6.09/6.09 sec, 5.16/5.16 sec, 5.6/5.6 sec, 5.33/5.33 sec, 2.5/2.5 sec )
[LOG] Total clause size reduction: 319555 --> 36723 (31030 --> 4410, 57558 --> 3949, 19950 --> 2382, 4576 --> 221, 23896 --> 1538, 19890 --> 876, 19594 --> 978, 20500 --> 1081, 22770 --> 1112, 19698 --> 943, 13774 --> 725, 15168 --> 743, 8265 --> 591, 17108 --> 1361, 1581 --> 33, 1196 --> 33, 1001 --> 21, 810 --> 19, 1424 --> 68, 4361 --> 3191, 3935 --> 2714, 2133 --> 1554, 221 --> 221, 971 --> 819, 863 --> 726, 954 --> 782, 1068 --> 874, 1100 --> 918, 943 --> 794, 531 --> 456, 628 --> 533, 591 --> 591, 1361 --> 1360, 33 --> 33, 28 --> 28, 21 --> 21, 15 --> 15, 9 --> 9 )
[LOG] Average clause size reduction: 54.831 --> 6.30113 (106.632 --> 15.1546, 105.805 --> 7.25919, 104.45 --> 12.4712, 101.689 --> 4.91111, 102.558 --> 6.60086, 101.48 --> 4.46939, 100.482 --> 5.01538, 99.5146 --> 5.24757, 98.5714 --> 4.81385, 97.5149 --> 4.66832, 96.3217 --> 5.06993, 95.3962 --> 4.67296, 93.9205 --> 6.71591, 93.4863 --> 7.43716, 87.8333 --> 1.83333, 85.4286 --> 2.35714, 83.4167 --> 1.75, 81 --> 1.9, 83.7647 --> 4, 15.1424 --> 11.0799, 7.26015 --> 5.00738, 12.0508 --> 8.77966, 5.02273 --> 5.02273, 5.19251 --> 4.37968, 4.44845 --> 3.74227, 4.96875 --> 4.07292, 5.23529 --> 4.28431, 4.80349 --> 4.00873, 4.69154 --> 3.95025, 4.31707 --> 3.70732, 4.27211 --> 3.62585, 6.7931 --> 6.7931, 7.47802 --> 7.47253, 1.94118 --> 1.94118, 2.33333 --> 2.33333, 1.90909 --> 1.90909, 1.875 --> 1.875, 1.8 --> 1.8 )
[LOG] Overall execution time: 623.64 sec CPU time.
[LOG] Overall execution time: 625 sec real time.
Synthesis time: 625.06 sec (Real time) / 601.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.69 sec (Real time) / 1.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 572.44 sec (Real time) / 572.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 7488 23 65 1 7381
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 6.77 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 1112 new AND gates.
[LOG] Size before ABC: 1991 AND gates.
[LOG] Size after ABC: 1111 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.71/7 sec (0.03/0 sec, 0.89/1 sec, 0.04/0 sec, 0.01/0 sec, 0.05/0 sec, 0.01/0 sec, 1.01/1 sec, 0.55/1 sec, 1.33/1 sec, 0.2/1 sec, 0.13/0 sec, 0.12/0 sec, 0.15/0 sec, 0.13/0 sec, 1.07/1 sec, 0.99/1 sec )
[LOG] Nr of iterations: 689 (6, 6, 12, 9, 18, 13, 216, 74, 5, 4, 7, 7, 16, 11, 212, 73 )
[LOG] Total clause computation time: 2.32/3 sec (0.03/0.03 sec, 0.88/0.88 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.12/0.12 sec, 0.17/0.17 sec, 0.39/0.39 sec, 0.17/0.17 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.19/0.19 sec, 0.12/0.12 sec )
[LOG] Total clause minimization time: 4.32/4 sec (0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.85/0.85 sec, 0.38/0.38 sec, 0.94/0.94 sec, 0.03/0.03 sec, 0.11/0.11 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.87/0.87 sec, 0.85/0.85 sec )
[LOG] Total clause size reduction: 16039 --> 4173 (230 --> 9, 225 --> 27, 484 --> 42, 344 --> 16, 714 --> 51, 492 --> 40, 8600 --> 1598, 2847 --> 399, 9 --> 9, 16 --> 16, 18 --> 17, 13 --> 13, 47 --> 39, 36 --> 36, 1565 --> 1462, 399 --> 399 )
[LOG] Average clause size reduction: 23.2787 --> 6.0566 (38.3333 --> 1.5, 37.5 --> 4.5, 40.3333 --> 3.5, 38.2222 --> 1.77778, 39.6667 --> 2.83333, 37.8462 --> 3.07692, 39.8148 --> 7.39815, 38.473 --> 5.39189, 1.8 --> 1.8, 4 --> 4, 2.57143 --> 2.42857, 1.85714 --> 1.85714, 2.9375 --> 2.4375, 3.27273 --> 3.27273, 7.38208 --> 6.89623, 5.46575 --> 5.46575 )
[LOG] Overall execution time: 6.77 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.10 sec (Real time) / 6.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.05 sec (Real time) / 6.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1346 7 31 1 1301
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 34.7 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 2080 new AND gates.
[LOG] Size before ABC: 4087 AND gates.
[LOG] Size after ABC: 2080 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.56/35 sec (0.06/0 sec, 3.54/4 sec, 0/0 sec, 0.29/0 sec, 0.02/0 sec, 2.34/2 sec, 0.86/1 sec, 3.75/4 sec, 1.78/2 sec, 0.85/1 sec, 11.66/11 sec, 1.26/2 sec, 0.32/0 sec, 0.53/0 sec, 1.58/2 sec, 1.39/1 sec, 0.58/1 sec, 1.44/1 sec, 1.43/2 sec, 0.88/1 sec )
[LOG] Nr of iterations: 1623 (6, 129, 10, 41, 8, 222, 94, 183, 108, 62, 5, 115, 9, 35, 4, 215, 38, 176, 106, 57 )
[LOG] Total clause computation time: 9.88/9 sec (0.05/0.05 sec, 1.63/1.63 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 1.25/1.25 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.41/0.41 sec, 0.19/0.19 sec, 2.36/2.36 sec, 0.46/0.46 sec, 0.19/0.19 sec, 0.26/0.26 sec, 1.52/1.52 sec, 0.2/0.2 sec, 0.19/0.19 sec, 0.36/0.36 sec, 0.32/0.32 sec, 0.23/0.23 sec )
[LOG] Total clause minimization time: 24.47/26 sec (0.01/0.01 sec, 1.91/1.91 sec, 0/0 sec, 0.26/0.26 sec, 0.02/0.02 sec, 1.07/1.07 sec, 0.75/0.75 sec, 3.59/3.59 sec, 1.34/1.34 sec, 0.65/0.65 sec, 9.3/9.3 sec, 0.8/0.8 sec, 0.13/0.13 sec, 0.27/0.27 sec, 0.06/0.06 sec, 1.16/1.16 sec, 0.39/0.39 sec, 1.04/1.04 sec, 1.08/1.08 sec, 0.64/0.64 sec )
[LOG] Total clause size reduction: 46856 --> 9565 (275 --> 9, 6912 --> 1396, 477 --> 17, 2080 --> 212, 357 --> 20, 11050 --> 1065, 4557 --> 708, 8736 --> 953, 5029 --> 693, 2806 --> 405, 9 --> 9, 1214 --> 966, 17 --> 17, 164 --> 156, 7 --> 7, 1015 --> 905, 217 --> 207, 891 --> 777, 682 --> 682, 361 --> 361 )
[LOG] Average clause size reduction: 28.87 --> 5.89341 (45.8333 --> 1.5, 53.5814 --> 10.8217, 47.7 --> 1.7, 50.7317 --> 5.17073, 44.625 --> 2.5, 49.7748 --> 4.7973, 48.4787 --> 7.53191, 47.7377 --> 5.20765, 46.5648 --> 6.41667, 45.2581 --> 6.53226, 1.8 --> 1.8, 10.5565 --> 8.4, 1.88889 --> 1.88889, 4.68571 --> 4.45714, 1.75 --> 1.75, 4.72093 --> 4.2093, 5.71053 --> 5.44737, 5.0625 --> 4.41477, 6.43396 --> 6.43396, 6.33333 --> 6.33333 )
[LOG] Overall execution time: 34.7 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.20 sec (Real time) / 33.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.93 sec (Real time) / 0.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.71 sec (Real time) / 17.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 2366 9 36 1 2311
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 2895.73 sec CPU time.
[LOG] Relation determinization time: 2899 sec real time.
[LOG] Final circuit size: 18579 new AND gates.
[LOG] Size before ABC: 39991 AND gates.
[LOG] Size after ABC: 18578 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 2894.74/2895 sec (0.42/0 sec, 1.59/2 sec, 0.02/0 sec, 1.3/1 sec, 0.01/0 sec, 5.01/5 sec, 0.21/0 sec, 31.47/32 sec, 88.85/89 sec, 330.28/330 sec, 130.89/131 sec, 261.18/261 sec, 150.75/151 sec, 137.1/137 sec, 68.15/68 sec, 41.36/41 sec, 63.26/64 sec, 66.56/66 sec, 300.95/301 sec, 442.89/443 sec, 529.14/529 sec, 243.35/244 sec )
[LOG] Nr of iterations: 9689 (7, 11, 12, 9, 6, 350, 34, 1174, 1165, 1882, 444, 5, 10, 9, 7, 5, 77, 24, 1095, 1143, 1777, 443 )
[LOG] Total clause computation time: 916.22/907 sec (0.39/0.39 sec, 1.58/1.58 sec, 0/0 sec, 0.45/0.45 sec, 0/0 sec, 0.56/0.56 sec, 0.04/0.04 sec, 2.84/2.84 sec, 14.71/14.71 sec, 47.32/47.32 sec, 63.88/63.88 sec, 224.79/224.79 sec, 140.4/140.4 sec, 44.6/44.6 sec, 36.06/36.06 sec, 22.63/22.63 sec, 25.48/25.48 sec, 43.76/43.76 sec, 33.09/33.09 sec, 32.74/32.74 sec, 60.81/60.81 sec, 120.09/120.09 sec )
[LOG] Total clause minimization time: 1970.8/1983 sec (0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.85/0.85 sec, 0.01/0.01 sec, 4.39/4.39 sec, 0.17/0.17 sec, 28.42/28.42 sec, 73.7/73.7 sec, 281.81/281.81 sec, 66.52/66.52 sec, 36.39/36.39 sec, 10.35/10.35 sec, 92.49/92.49 sec, 32.07/32.07 sec, 18.73/18.73 sec, 37.74/37.74 sec, 22.78/22.78 sec, 266.8/266.8 sec, 408.93/408.93 sec, 465.97/465.97 sec, 122.62/122.62 sec )
[LOG] Total clause size reduction: 329088 --> 90166 (384 --> 13, 630 --> 43, 682 --> 24, 488 --> 26, 300 --> 9, 20591 --> 2657, 1914 --> 191, 66861 --> 11359, 65184 --> 11458, 103455 --> 20320, 23922 --> 4075, 9 --> 9, 43 --> 43, 18 --> 18, 20 --> 20, 9 --> 9, 319 --> 242, 120 --> 120, 10216 --> 8836, 11134 --> 9313, 18714 --> 17306, 4075 --> 4075 )
[LOG] Average clause size reduction: 33.9651 --> 9.30602 (54.8571 --> 1.85714, 57.2727 --> 3.90909, 56.8333 --> 2, 54.2222 --> 2.88889, 50 --> 1.5, 58.8314 --> 7.59143, 56.2941 --> 5.61765, 56.9514 --> 9.67547, 55.9519 --> 9.83519, 54.9708 --> 10.797, 53.8784 --> 9.17793, 1.8 --> 1.8, 4.3 --> 4.3, 2 --> 2, 2.85714 --> 2.85714, 1.8 --> 1.8, 4.14286 --> 3.14286, 5 --> 5, 9.32968 --> 8.06941, 9.74103 --> 8.14786, 10.5312 --> 9.73889, 9.19865 --> 9.19865 )
[LOG] Overall execution time: 2895.73 sec CPU time.
[LOG] Overall execution time: 2899 sec real time.
Synthesis time: 2898.93 sec (Real time) / 2793.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.74 sec (Real time) / 2.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1318.00 sec (Real time) / 1317.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 18928 11 42 1 18865
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 80.97 sec CPU time.
[LOG] Relation determinization time: 82 sec real time.
[LOG] Final circuit size: 3161 new AND gates.
[LOG] Size before ABC: 6666 AND gates.
[LOG] Size after ABC: 3161 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 80.48/81 sec (2.51/3 sec, 3.87/4 sec, 4.28/4 sec, 0.57/1 sec, 4.89/4 sec, 6.88/7 sec, 5.27/6 sec, 7.4/7 sec, 4.61/5 sec, 0.07/0 sec, 0.83/1 sec, 1.23/1 sec, 0.02/0 sec, 9.19/9 sec, 3.28/3 sec, 4.39/5 sec, 1.14/1 sec, 5.28/5 sec, 3.06/3 sec, 3.37/3 sec, 2.3/3 sec, 2.39/2 sec, 1.25/1 sec, 1.02/1 sec, 0.57/1 sec, 0.81/1 sec )
[LOG] Nr of iterations: 2837 (132, 288, 249, 27, 214, 206, 224, 66, 54, 11, 11, 24, 5, 126, 234, 224, 20, 213, 198, 172, 54, 52, 10, 10, 9, 4 )
[LOG] Total clause computation time: 27.84/29 sec (0.87/0.87 sec, 0.29/0.29 sec, 0.68/0.68 sec, 0.42/0.42 sec, 0.45/0.45 sec, 2.72/2.72 sec, 0.42/0.42 sec, 5.71/5.71 sec, 2.48/2.48 sec, 0.01/0.01 sec, 0.74/0.74 sec, 0.22/0.22 sec, 0.02/0.02 sec, 5.81/5.81 sec, 0.43/0.43 sec, 0.93/0.93 sec, 0.74/0.74 sec, 0.52/0.52 sec, 0.44/0.44 sec, 0.52/0.52 sec, 0.93/0.93 sec, 1.05/1.05 sec, 0.42/0.42 sec, 0.44/0.44 sec, 0.18/0.18 sec, 0.4/0.4 sec )
[LOG] Total clause minimization time: 52.27/51 sec (1.63/1.63 sec, 3.54/3.54 sec, 3.59/3.59 sec, 0.15/0.15 sec, 4.42/4.42 sec, 4.16/4.16 sec, 4.83/4.83 sec, 1.67/1.67 sec, 2.11/2.11 sec, 0.05/0.05 sec, 0.09/0.09 sec, 1.01/1.01 sec, 0/0 sec, 3.34/3.34 sec, 2.82/2.82 sec, 3.41/3.41 sec, 0.4/0.4 sec, 4.75/4.75 sec, 2.6/2.6 sec, 2.83/2.83 sec, 1.36/1.36 sec, 1.31/1.31 sec, 0.83/0.83 sec, 0.57/0.57 sec, 0.39/0.39 sec, 0.41/0.41 sec )
[LOG] Total clause size reduction: 112042 --> 16588 (9563 --> 1530, 20664 --> 1581, 17608 --> 2311, 1820 --> 136, 14697 --> 1021, 13940 --> 1028, 14941 --> 1403, 4290 --> 387, 3445 --> 405, 640 --> 19, 630 --> 25, 1426 --> 69, 244 --> 7, 1442 --> 1084, 1079 --> 834, 1936 --> 1672, 90 --> 90, 1021 --> 807, 961 --> 738, 844 --> 689, 300 --> 292, 393 --> 392, 19 --> 19, 25 --> 25, 17 --> 17, 7 --> 7 )
[LOG] Average clause size reduction: 39.4931 --> 5.84702 (72.447 --> 11.5909, 71.75 --> 5.48958, 70.7149 --> 9.28112, 67.4074 --> 5.03704, 68.6776 --> 4.77103, 67.6699 --> 4.99029, 66.7009 --> 6.26339, 65 --> 5.86364, 63.7963 --> 7.5, 58.1818 --> 1.72727, 57.2727 --> 2.27273, 59.4167 --> 2.875, 48.8 --> 1.4, 11.4444 --> 8.60317, 4.61111 --> 3.5641, 8.64286 --> 7.46429, 4.5 --> 4.5, 4.79343 --> 3.78873, 4.85354 --> 3.72727, 4.90698 --> 4.00581, 5.55556 --> 5.40741, 7.55769 --> 7.53846, 1.9 --> 1.9, 2.5 --> 2.5, 1.88889 --> 1.88889, 1.75 --> 1.75 )
[LOG] Overall execution time: 80.97 sec CPU time.
[LOG] Overall execution time: 82 sec real time.
Synthesis time: 81.68 sec (Real time) / 76.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.14 sec (Real time) / 1.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 46.45 sec (Real time) / 46.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 3578 13 47 1 3505
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 138.96 sec CPU time.
[LOG] Relation determinization time: 140 sec real time.
[LOG] Final circuit size: 4668 new AND gates.
[LOG] Size before ABC: 9683 AND gates.
[LOG] Size after ABC: 4668 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 138.37/138 sec (3/3 sec, 7.13/7 sec, 5/5 sec, 2.94/3 sec, 5.58/5 sec, 10.62/11 sec, 8.15/8 sec, 6.35/7 sec, 2.1/2 sec, 16.36/16 sec, 0.06/0 sec, 0.08/0 sec, 0.9/1 sec, 0.08/0 sec, 15.18/15 sec, 8.03/8 sec, 7.66/8 sec, 2/2 sec, 4.75/5 sec, 4.48/4 sec, 4.73/5 sec, 5.11/5 sec, 2.84/3 sec, 4.07/4 sec, 6.86/7 sec, 1.59/2 sec, 1.43/1 sec, 1.29/1 sec )
[LOG] Nr of iterations: 3837 (146, 487, 247, 24, 241, 253, 247, 185, 50, 88, 10, 11, 10, 10, 130, 429, 220, 18, 238, 230, 231, 180, 48, 76, 9, 9, 7, 3 )
[LOG] Total clause computation time: 33.44/37 sec (1.11/1.11 sec, 0.56/0.56 sec, 0.46/0.46 sec, 2.78/2.78 sec, 0.52/0.52 sec, 0.49/0.49 sec, 0.73/0.73 sec, 0.63/0.63 sec, 0.81/0.81 sec, 3.18/3.18 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.29/0.29 sec, 0.02/0.02 sec, 2.9/2.9 sec, 0.83/0.83 sec, 3.22/3.22 sec, 1.4/1.4 sec, 0.6/0.6 sec, 0.71/0.71 sec, 0.89/0.89 sec, 0.6/0.6 sec, 0.77/0.77 sec, 1.66/1.66 sec, 6.06/6.06 sec, 0.77/0.77 sec, 0.65/0.65 sec, 0.76/0.76 sec )
[LOG] Total clause minimization time: 104.09/100 sec (1.88/1.88 sec, 6.54/6.54 sec, 4.44/4.44 sec, 0.16/0.16 sec, 5.01/5.01 sec, 10.13/10.13 sec, 7.34/7.34 sec, 5.71/5.71 sec, 1.27/1.27 sec, 13.14/13.14 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.6/0.6 sec, 0.06/0.06 sec, 12.24/12.24 sec, 7.1/7.1 sec, 4.41/4.41 sec, 0.58/0.58 sec, 4.11/4.11 sec, 3.73/3.73 sec, 3.73/3.73 sec, 4.42/4.42 sec, 2.06/2.06 sec, 2.4/2.4 sec, 0.8/0.8 sec, 0.82/0.82 sec, 0.78/0.78 sec, 0.53/0.53 sec )
[LOG] Total clause size reduction: 165550 --> 23349 (11745 --> 1874, 38880 --> 3132, 19434 --> 2497, 1794 --> 117, 18480 --> 1171, 19152 --> 1446, 18450 --> 1351, 13616 --> 985, 3577 --> 303, 6264 --> 709, 639 --> 17, 700 --> 20, 621 --> 19, 612 --> 25, 1616 --> 1241, 2505 --> 2000, 2079 --> 1774, 80 --> 80, 1152 --> 938, 1157 --> 984, 1143 --> 942, 940 --> 811, 292 --> 291, 570 --> 570, 17 --> 17, 17 --> 17, 13 --> 13, 5 --> 5 )
[LOG] Average clause size reduction: 43.1457 --> 6.08522 (80.4452 --> 12.8356, 79.8357 --> 6.43121, 78.6802 --> 10.1093, 74.75 --> 4.875, 76.6805 --> 4.85892, 75.6996 --> 5.71542, 74.6964 --> 5.46964, 73.6 --> 5.32432, 71.54 --> 6.06, 71.1818 --> 8.05682, 63.9 --> 1.7, 63.6364 --> 1.81818, 62.1 --> 1.9, 61.2 --> 2.5, 12.4308 --> 9.54615, 5.83916 --> 4.662, 9.45 --> 8.06364, 4.44444 --> 4.44444, 4.84034 --> 3.94118, 5.03043 --> 4.27826, 4.94805 --> 4.07792, 5.22222 --> 4.50556, 6.08333 --> 6.0625, 7.5 --> 7.5, 1.88889 --> 1.88889, 1.88889 --> 1.88889, 1.85714 --> 1.85714, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 138.96 sec CPU time.
[LOG] Overall execution time: 140 sec real time.
Synthesis time: 139.92 sec (Real time) / 130.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.39 sec (Real time) / 1.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 108.60 sec (Real time) / 108.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 5140 15 52 1 5059
=====================  amba7b5y.aag =====================
[LOG] Relation determinization time: 188.82 sec CPU time.
[LOG] Relation determinization time: 190 sec real time.
[LOG] Final circuit size: 4500 new AND gates.
[LOG] Size before ABC: 9604 AND gates.
[LOG] Size after ABC: 4500 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 187.75/188 sec (5.18/6 sec, 5.39/5 sec, 8.85/9 sec, 1.07/1 sec, 5.72/6 sec, 7.01/7 sec, 12.3/12 sec, 8.67/9 sec, 10.92/10 sec, 2.39/3 sec, 24.59/24 sec, 0.19/1 sec, 0.12/0 sec, 0.09/0 sec, 0.05/0 sec, 28.9/29 sec, 8/8 sec, 7.37/7 sec, 3.41/4 sec, 4.6/4 sec, 3.86/4 sec, 4.11/4 sec, 11.85/12 sec, 4.59/5 sec, 3.8/3 sec, 6.29/7 sec, 2.29/2 sec, 2.18/2 sec, 1.8/2 sec, 2.16/2 sec )
[LOG] Nr of iterations: 3761 (169, 273, 280, 27, 194, 214, 188, 242, 206, 59, 132, 16, 16, 10, 6, 157, 183, 244, 26, 161, 174, 177, 193, 199, 58, 123, 11, 13, 7, 3 )
[LOG] Total clause computation time: 49.22/54 sec (0.93/0.93 sec, 0.62/0.62 sec, 0.95/0.95 sec, 0.86/0.86 sec, 0.51/0.51 sec, 0.59/0.59 sec, 0.62/0.62 sec, 0.77/0.77 sec, 0.71/0.71 sec, 0.4/0.4 sec, 17.75/17.75 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.03/0.03 sec, 7.45/7.45 sec, 2.77/2.77 sec, 1.4/1.4 sec, 2.33/2.33 sec, 0.53/0.53 sec, 0.56/0.56 sec, 0.52/0.52 sec, 0.64/0.64 sec, 0.66/0.66 sec, 1.14/1.14 sec, 1.81/1.81 sec, 1.2/1.2 sec, 1.06/1.06 sec, 1.03/1.03 sec, 1.25/1.25 sec )
[LOG] Total clause minimization time: 137.78/134 sec (4.25/4.25 sec, 4.74/4.74 sec, 7.86/7.86 sec, 0.21/0.21 sec, 5.18/5.18 sec, 6.41/6.41 sec, 11.68/11.68 sec, 7.88/7.88 sec, 10.19/10.19 sec, 1.98/1.98 sec, 6.79/6.79 sec, 0.13/0.13 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.02/0.02 sec, 21.4/21.4 sec, 5.21/5.21 sec, 5.85/5.85 sec, 1.07/1.07 sec, 4.03/4.03 sec, 3.25/3.25 sec, 3.52/3.52 sec, 11.13/11.13 sec, 3.91/3.91 sec, 2.62/2.62 sec, 4.45/4.45 sec, 1.09/1.09 sec, 1.12/1.12 sec, 0.77/0.77 sec, 0.91/0.91 sec )
[LOG] Total clause size reduction: 181314 --> 24668 (14952 --> 2365, 23936 --> 1941, 24273 --> 3098, 2236 --> 119, 16405 --> 1121, 17892 --> 1300, 15521 --> 984, 19762 --> 1468, 16605 --> 981, 4640 --> 357, 10349 --> 1215, 1170 --> 49, 1155 --> 31, 684 --> 24, 375 --> 11, 2150 --> 1688, 927 --> 717, 2477 --> 2172, 119 --> 119, 709 --> 578, 776 --> 633, 854 --> 684, 903 --> 734, 923 --> 758, 357 --> 357, 1100 --> 1100, 21 --> 21, 25 --> 25, 13 --> 13, 5 --> 5 )
[LOG] Average clause size reduction: 48.209 --> 6.55889 (88.4734 --> 13.9941, 87.6777 --> 7.10989, 86.6893 --> 11.0643, 82.8148 --> 4.40741, 84.5619 --> 5.77835, 83.6075 --> 6.07477, 82.5585 --> 5.23404, 81.6612 --> 6.06612, 80.6068 --> 4.76214, 78.6441 --> 6.05085, 78.4015 --> 9.20455, 73.125 --> 3.0625, 72.1875 --> 1.9375, 68.4 --> 2.4, 62.5 --> 1.83333, 13.6943 --> 10.7516, 5.06557 --> 3.91803, 10.1516 --> 8.90164, 4.57692 --> 4.57692, 4.40373 --> 3.59006, 4.45977 --> 3.63793, 4.82486 --> 3.86441, 4.67876 --> 3.80311, 4.63819 --> 3.80905, 6.15517 --> 6.15517, 8.94309 --> 8.94309, 1.90909 --> 1.90909, 1.92308 --> 1.92308, 1.85714 --> 1.85714, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 188.82 sec CPU time.
[LOG] Overall execution time: 190 sec real time.
Synthesis time: 189.76 sec (Real time) / 180.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.37 sec (Real time) / 1.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 111.47 sec (Real time) / 111.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 527 32 57 1 438
Raw AIGER output size: aag 5027 17 57 1 4938
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
[LOG] Relation determinization time: 706.49 sec CPU time.
[LOG] Relation determinization time: 708 sec real time.
[LOG] Final circuit size: 6802 new AND gates.
[LOG] Size before ABC: 15309 AND gates.
[LOG] Size after ABC: 6802 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 702.66/703 sec (9.97/10 sec, 45.94/46 sec, 19.48/19 sec, 3.99/4 sec, 17.08/17 sec, 18.37/19 sec, 20.47/20 sec, 15.95/16 sec, 30.5/31 sec, 80.12/80 sec, 39.91/40 sec, 14.71/14 sec, 35.42/36 sec, 0.29/0 sec, 2.82/3 sec, 2.1/2 sec, 2.03/2 sec, 0.1/0 sec, 78.27/78 sec, 27.36/28 sec, 20.11/20 sec, 24.14/24 sec, 18.06/18 sec, 12.49/13 sec, 15.33/15 sec, 10.08/10 sec, 16.71/17 sec, 19.35/19 sec, 17.52/18 sec, 40.56/40 sec, 17.91/18 sec, 6.74/7 sec, 4.9/5 sec, 4.83/4 sec, 5.18/6 sec, 3.87/4 sec )
[LOG] Nr of iterations: 8137 (110, 2102, 252, 46, 287, 261, 266, 193, 355, 465, 358, 110, 167, 16, 12, 9, 11, 5, 107, 422, 232, 39, 282, 251, 265, 190, 318, 382, 311, 108, 158, 15, 11, 8, 9, 4 )
[LOG] Total clause computation time: 129.3/134 sec (3.32/3.32 sec, 3.39/3.39 sec, 3.59/3.59 sec, 3.19/3.19 sec, 1.43/1.43 sec, 1.47/1.47 sec, 1.55/1.55 sec, 1.23/1.23 sec, 2.4/2.4 sec, 3.14/3.14 sec, 2.62/2.62 sec, 2.65/2.65 sec, 15.99/15.99 sec, 0.1/0.1 sec, 2.26/2.26 sec, 1.05/1.05 sec, 1.07/1.07 sec, 0.01/0.01 sec, 27.94/27.94 sec, 2.58/2.58 sec, 4.53/4.53 sec, 6.31/6.31 sec, 1.91/1.91 sec, 1.59/1.59 sec, 1.88/1.88 sec, 1.37/1.37 sec, 2.29/2.29 sec, 2.87/2.87 sec, 2.71/2.71 sec, 6.01/6.01 sec, 5.76/5.76 sec, 2.58/2.58 sec, 2.31/2.31 sec, 2.32/2.32 sec, 2.02/2.02 sec, 1.86/1.86 sec )
[LOG] Total clause minimization time: 568.44/567 sec (6.63/6.63 sec, 42.07/42.07 sec, 15.8/15.8 sec, 0.79/0.79 sec, 15.55/15.55 sec, 16.76/16.76 sec, 18.8/18.8 sec, 14.65/14.65 sec, 27.9/27.9 sec, 76.75/76.75 sec, 36.98/36.98 sec, 11.96/11.96 sec, 19.24/19.24 sec, 0.18/0.18 sec, 0.55/0.55 sec, 1.04/1.04 sec, 0.96/0.96 sec, 0.08/0.08 sec, 50.27/50.27 sec, 24.48/24.48 sec, 15.4/15.4 sec, 17.79/17.79 sec, 16.01/16.01 sec, 10.61/10.61 sec, 13.17/13.17 sec, 8.6/8.6 sec, 14.1/14.1 sec, 16.08/16.08 sec, 14.5/14.5 sec, 34.41/34.41 sec, 11.96/11.96 sec, 4.16/4.16 sec, 2.56/2.56 sec, 2.49/2.49 sec, 3.15/3.15 sec, 2.01/2.01 sec )
[LOG] Total clause size reduction: 531795 --> 60631 (11663 --> 1667, 222706 --> 26051, 26355 --> 3049, 4680 --> 241, 29458 --> 1233, 26520 --> 1278, 26765 --> 1362, 19200 --> 850, 35046 --> 2016, 45472 --> 3225, 34629 --> 2109, 10464 --> 764, 15770 --> 1379, 1410 --> 29, 1023 --> 27, 736 --> 15, 910 --> 20, 360 --> 7, 1623 --> 1331, 2543 --> 2031, 2699 --> 2220, 192 --> 192, 1190 --> 972, 1145 --> 902, 1362 --> 1087, 829 --> 687, 1519 --> 1180, 1940 --> 1464, 1487 --> 1160, 749 --> 739, 1255 --> 1249, 29 --> 29, 27 --> 27, 15 --> 15, 17 --> 17, 7 --> 7 )
[LOG] Average clause size reduction: 65.3552 --> 7.45127 (106.027 --> 15.1545, 105.95 --> 12.3934, 104.583 --> 12.0992, 101.739 --> 5.23913, 102.641 --> 4.29617, 101.609 --> 4.89655, 100.62 --> 5.1203, 99.4819 --> 4.40415, 98.7211 --> 5.67887, 97.7892 --> 6.93548, 96.7291 --> 5.89106, 95.1273 --> 6.94545, 94.4311 --> 8.25749, 88.125 --> 1.8125, 85.25 --> 2.25, 81.7778 --> 1.66667, 82.7273 --> 1.81818, 72 --> 1.4, 15.1682 --> 12.4393, 6.02607 --> 4.8128, 11.6336 --> 9.56897, 4.92308 --> 4.92308, 4.21986 --> 3.44681, 4.56175 --> 3.59363, 5.13962 --> 4.10189, 4.36316 --> 3.61579, 4.77673 --> 3.71069, 5.07853 --> 3.83246, 4.78135 --> 3.7299, 6.93519 --> 6.84259, 7.94304 --> 7.90506, 1.93333 --> 1.93333, 2.45455 --> 2.45455, 1.875 --> 1.875, 1.88889 --> 1.88889, 1.75 --> 1.75 )
[LOG] Overall execution time: 706.5 sec CPU time.
[LOG] Overall execution time: 708 sec real time.
Synthesis time: 707.84 sec (Real time) / 663.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.74 sec (Real time) / 1.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 364.26 sec (Real time) / 364.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 665 39 68 1 558
Raw AIGER output size: aag 7467 21 68 1 7360
=====================  amba10b5y.aag =====================
[LOG] Relation determinization time: 1421.93 sec CPU time.
[LOG] Relation determinization time: 1424 sec real time.
[LOG] Final circuit size: 9316 new AND gates.
[LOG] Size before ABC: 21588 AND gates.
[LOG] Size after ABC: 9316 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 1418.12/1418 sec (12.84/13 sec, 126.72/126 sec, 35.28/36 sec, 8.85/8 sec, 36.56/37 sec, 31.96/32 sec, 32.09/32 sec, 38.84/39 sec, 96.37/96 sec, 59.98/60 sec, 60.43/61 sec, 142.34/142 sec, 24.22/24 sec, 79.98/80 sec, 0.59/1 sec, 3.57/3 sec, 3.08/3 sec, 3.43/4 sec, 0.11/0 sec, 122.39/122 sec, 49.2/50 sec, 34.63/34 sec, 31.38/32 sec, 31.07/31 sec, 25.69/25 sec, 24.04/24 sec, 27.73/28 sec, 30.46/31 sec, 36.51/36 sec, 70.16/70 sec, 32.65/33 sec, 21.87/22 sec, 44.29/44 sec, 9.52/10 sec, 7.83/7 sec, 7.35/8 sec, 8.38/8 sec, 5.73/6 sec )
[LOG] Nr of iterations: 13210 (230, 5253, 255, 44, 360, 306, 303, 336, 393, 420, 366, 345, 112, 237, 18, 17, 12, 12, 4, 226, 539, 234, 39, 359, 300, 296, 333, 377, 375, 364, 343, 111, 236, 16, 15, 11, 10, 3 )
[LOG] Total clause computation time: 262.41/260 sec (5.17/5.17 sec, 8.9/8.9 sec, 6.75/6.75 sec, 7.54/7.54 sec, 3.72/3.72 sec, 2.56/2.56 sec, 2.82/2.82 sec, 3.33/3.33 sec, 3.71/3.71 sec, 4.4/4.4 sec, 3.97/3.97 sec, 4.33/4.33 sec, 9.42/9.42 sec, 35.17/35.17 sec, 0.17/0.17 sec, 3.04/3.04 sec, 1.15/1.15 sec, 1.22/1.22 sec, 0.04/0.04 sec, 51.44/51.44 sec, 5.76/5.76 sec, 6.25/6.25 sec, 25.71/25.71 sec, 4.24/4.24 sec, 3.41/3.41 sec, 3.44/3.44 sec, 3.7/3.7 sec, 4.44/4.44 sec, 4.89/4.89 sec, 4.66/4.66 sec, 4.6/4.6 sec, 5.34/5.34 sec, 10.04/10.04 sec, 3.38/3.38 sec, 3.61/3.61 sec, 3.58/3.58 sec, 3.91/3.91 sec, 2.6/2.6 sec )
[LOG] Total clause minimization time: 1143.67/1146 sec (7.65/7.65 sec, 116.49/116.49 sec, 28.25/28.25 sec, 1.28/1.28 sec, 32.5/32.5 sec, 29.14/29.14 sec, 28.99/28.99 sec, 35.15/35.15 sec, 92.26/92.26 sec, 55.11/55.11 sec, 55.97/55.97 sec, 137.69/137.69 sec, 14.57/14.57 sec, 44.42/44.42 sec, 0.41/0.41 sec, 0.49/0.49 sec, 1.9/1.9 sec, 2.2/2.2 sec, 0.06/0.06 sec, 70.75/70.75 sec, 42.49/42.49 sec, 28.11/28.11 sec, 5.62/5.62 sec, 26.21/26.21 sec, 21.87/21.87 sec, 20.08/20.08 sec, 23.42/23.42 sec, 25.3/25.3 sec, 31.15/31.15 sec, 64.98/64.98 sec, 27.49/27.49 sec, 16.27/16.27 sec, 33.73/33.73 sec, 6.13/6.13 sec, 4.19/4.19 sec, 3.77/3.77 sec, 4.45/4.45 sec, 3.13/3.13 sec )
[LOG] Total clause size reduction: 1029538 --> 120724 (26335 --> 3629, 598728 --> 73814, 28702 --> 3370, 4816 --> 225, 39849 --> 1702, 33550 --> 1450, 32918 --> 1587, 36180 --> 1760, 41944 --> 2141, 44414 --> 2688, 38325 --> 1891, 35776 --> 1720, 11433 --> 786, 24072 --> 2245, 1717 --> 37, 1600 --> 40, 1089 --> 21, 1078 --> 25, 291 --> 5, 3558 --> 2352, 3122 --> 2442, 2959 --> 2385, 192 --> 192, 1702 --> 1385, 1385 --> 1097, 1511 --> 1196, 1738 --> 1414, 1885 --> 1543, 1936 --> 1597, 1880 --> 1522, 1709 --> 1327, 786 --> 780, 2245 --> 2243, 31 --> 31, 37 --> 37, 21 --> 21, 19 --> 19, 5 --> 5 )
[LOG] Average clause size reduction: 77.9363 --> 9.13883 (114.5 --> 15.7783, 113.978 --> 14.0518, 112.557 --> 13.2157, 109.455 --> 5.11364, 110.692 --> 4.72778, 109.641 --> 4.73856, 108.64 --> 5.23762, 107.679 --> 5.2381, 106.728 --> 5.44784, 105.748 --> 6.4, 104.713 --> 5.16667, 103.699 --> 4.98551, 102.08 --> 7.01786, 101.57 --> 9.47257, 95.3889 --> 2.05556, 94.1176 --> 2.35294, 90.75 --> 1.75, 89.8333 --> 2.08333, 72.75 --> 1.25, 15.7434 --> 10.4071, 5.79221 --> 4.53061, 12.6453 --> 10.1923, 4.92308 --> 4.92308, 4.74095 --> 3.85794, 4.61667 --> 3.65667, 5.10473 --> 4.04054, 5.21922 --> 4.24625, 5 --> 4.09284, 5.16267 --> 4.25867, 5.16484 --> 4.18132, 4.98251 --> 3.8688, 7.08108 --> 7.02703, 9.51271 --> 9.50424, 1.9375 --> 1.9375, 2.46667 --> 2.46667, 1.90909 --> 1.90909, 1.9 --> 1.9, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 1421.93 sec CPU time.
[LOG] Overall execution time: 1424 sec real time.
Synthesis time: 1423.73 sec (Real time) / 1318.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.92 sec (Real time) / 1.91 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 620.97 sec (Real time) / 620.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 721 42 73 1 606
Raw AIGER output size: aag 10037 23 73 1 9922
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 9.53 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 1350 new AND gates.
[LOG] Size before ABC: 2513 AND gates.
[LOG] Size after ABC: 1348 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.46/9 sec (0.04/0 sec, 0.68/1 sec, 0.04/0 sec, 0/0 sec, 0.1/0 sec, 0.01/0 sec, 1.2/1 sec, 0.65/1 sec, 2.83/2 sec, 0.13/1 sec, 0.16/0 sec, 0.14/0 sec, 0.18/0 sec, 0.12/0 sec, 1.21/1 sec, 1.97/2 sec )
[LOG] Nr of iterations: 901 (6, 5, 11, 4, 36, 6, 295, 100, 5, 4, 7, 3, 32, 5, 284, 98 )
[LOG] Total clause computation time: 1.97/1 sec (0.03/0.03 sec, 0.68/0.68 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.2/0.2 sec, 0.16/0.16 sec, 0.15/0.15 sec, 0.11/0.11 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.2/0.2 sec, 0.18/0.18 sec )
[LOG] Total clause minimization time: 7.41/8 sec (0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.99/0.99 sec, 0.48/0.48 sec, 2.68/2.68 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.05/0.05 sec, 0.97/0.97 sec, 1.77/1.77 sec )
[LOG] Total clause size reduction: 20936 --> 5320 (230 --> 9, 180 --> 16, 440 --> 35, 129 --> 5, 1470 --> 138, 205 --> 16, 11760 --> 2059, 3861 --> 529, 9 --> 9, 16 --> 16, 18 --> 17, 5 --> 5, 120 --> 103, 16 --> 16, 1957 --> 1827, 520 --> 520 )
[LOG] Average clause size reduction: 23.2364 --> 5.90455 (38.3333 --> 1.5, 36 --> 3.2, 40 --> 3.18182, 32.25 --> 1.25, 40.8333 --> 3.83333, 34.1667 --> 2.66667, 39.8644 --> 6.97966, 38.61 --> 5.29, 1.8 --> 1.8, 4 --> 4, 2.57143 --> 2.42857, 1.66667 --> 1.66667, 3.75 --> 3.21875, 3.2 --> 3.2, 6.89085 --> 6.4331, 5.30612 --> 5.30612 )
[LOG] Overall execution time: 9.53 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.90 sec (Real time) / 9.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.83 sec (Real time) / 5.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1575 7 31 1 1531
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 170.51 sec CPU time.
[LOG] Relation determinization time: 172 sec real time.
[LOG] Final circuit size: 6328 new AND gates.
[LOG] Size before ABC: 12543 AND gates.
[LOG] Size after ABC: 6328 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 170.07/170 sec (0.16/0 sec, 1.65/1 sec, 0.01/0 sec, 1/1 sec, 0.05/0 sec, 7.33/8 sec, 1.75/2 sec, 14.46/14 sec, 31.58/32 sec, 6.77/6 sec, 26.76/27 sec, 5.62/6 sec, 3.6/3 sec, 3.96/4 sec, 7.2/8 sec, 9.91/9 sec, 3.64/4 sec, 10.84/11 sec, 24.65/25 sec, 9.13/9 sec )
[LOG] Nr of iterations: 4127 (6, 72, 5, 51, 19, 552, 62, 499, 726, 167, 5, 28, 4, 47, 9, 477, 45, 468, 723, 162 )
[LOG] Total clause computation time: 56.31/54 sec (0.15/0.15 sec, 0.27/0.27 sec, 0/0 sec, 0.14/0.14 sec, 0.01/0.01 sec, 0.97/0.97 sec, 0.61/0.61 sec, 1.18/1.18 sec, 15.11/15.11 sec, 1.86/1.86 sec, 9.68/9.68 sec, 4.03/4.03 sec, 2.27/2.27 sec, 1.52/1.52 sec, 5.94/5.94 sec, 1.88/1.88 sec, 1.46/1.46 sec, 1.45/1.45 sec, 4.23/4.23 sec, 3.55/3.55 sec )
[LOG] Total clause minimization time: 112.7/115 sec (0.01/0.01 sec, 1.38/1.38 sec, 0.01/0.01 sec, 0.86/0.86 sec, 0.03/0.03 sec, 6.36/6.36 sec, 1.14/1.14 sec, 13.26/13.26 sec, 16.24/16.24 sec, 4.84/4.84 sec, 17.08/17.08 sec, 1.58/1.58 sec, 1.33/1.33 sec, 2.42/2.42 sec, 1.25/1.25 sec, 7.94/7.94 sec, 2.17/2.17 sec, 9.23/9.23 sec, 20.08/20.08 sec, 5.49/5.49 sec )
[LOG] Total clause size reduction: 119768 --> 28179 (280 --> 9, 3905 --> 855, 216 --> 7, 2650 --> 281, 936 --> 53, 28101 --> 4063, 3050 --> 435, 24402 --> 3375, 34800 --> 5330, 7802 --> 1228, 9 --> 9, 218 --> 186, 7 --> 7, 251 --> 219, 17 --> 17, 3309 --> 2947, 256 --> 229, 3068 --> 2536, 5306 --> 5208, 1185 --> 1185 )
[LOG] Average clause size reduction: 29.0206 --> 6.82796 (46.6667 --> 1.5, 54.2361 --> 11.875, 43.2 --> 1.4, 51.9608 --> 5.5098, 49.2632 --> 2.78947, 50.9076 --> 7.36051, 49.1935 --> 7.01613, 48.9018 --> 6.76353, 47.9339 --> 7.3416, 46.7186 --> 7.35329, 1.8 --> 1.8, 7.78571 --> 6.64286, 1.75 --> 1.75, 5.34043 --> 4.65957, 1.88889 --> 1.88889, 6.93711 --> 6.1782, 5.68889 --> 5.08889, 6.55556 --> 5.4188, 7.33887 --> 7.20332, 7.31481 --> 7.31481 )
[LOG] Overall execution time: 170.51 sec CPU time.
[LOG] Overall execution time: 172 sec real time.
Synthesis time: 171.59 sec (Real time) / 157.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.61 sec (Real time) / 1.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 195.03 sec (Real time) / 194.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 6613 9 37 1 6557
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 8253.89 sec CPU time.
[LOG] Relation determinization time: 8266 sec real time.
[LOG] Final circuit size: 28431 new AND gates.
[LOG] Size before ABC: 62325 AND gates.
[LOG] Size after ABC: 28430 AND gates.
[LOG] Time for optimizing with ABC: 12 seconds.
[LOG] Total time for all control signals: 8251.82/8252 sec (1.02/1 sec, 4.93/5 sec, 0.02/0 sec, 5.21/6 sec, 0.03/0 sec, 15.12/15 sec, 0.22/0 sec, 47.81/48 sec, 218.63/218 sec, 755.57/756 sec, 601.34/601 sec, 964.03/964 sec, 602.23/603 sec, 234.43/234 sec, 226.1/226 sec, 163.47/164 sec, 251.92/251 sec, 234.99/235 sec, 619.05/619 sec, 905.46/906 sec, 1543.51/1543 sec, 856.73/857 sec )
[LOG] Nr of iterations: 14539 (5, 11, 4, 22, 8, 388, 25, 1307, 1902, 3255, 558, 4, 9, 3, 18, 5, 40, 20, 1301, 1889, 3208, 557 )
[LOG] Total clause computation time: 3483.41/3490 sec (1/1 sec, 4.88/4.88 sec, 0.01/0.01 sec, 1.28/1.28 sec, 0/0 sec, 1.19/1.19 sec, 0.06/0.06 sec, 7.37/7.37 sec, 65.27/65.27 sec, 213.13/213.13 sec, 396.95/396.95 sec, 719.42/719.42 sec, 568.04/568.04 sec, 171.19/171.19 sec, 77.52/77.52 sec, 103.69/103.69 sec, 87.6/87.6 sec, 161.41/161.41 sec, 72.75/72.75 sec, 91.24/91.24 sec, 190.14/190.14 sec, 549.27/549.27 sec )
[LOG] Total clause minimization time: 4748.91/4747 sec (0.02/0.02 sec, 0.05/0.05 sec, 0.01/0.01 sec, 3.93/3.93 sec, 0.03/0.03 sec, 13.79/13.79 sec, 0.15/0.15 sec, 40.07/40.07 sec, 152.24/152.24 sec, 538.83/538.83 sec, 203.29/203.29 sec, 244.6/244.6 sec, 34.19/34.19 sec, 63.23/63.23 sec, 148.57/148.57 sec, 59.78/59.78 sec, 164.3/164.3 sec, 73.58/73.58 sec, 544.64/544.64 sec, 811.03/811.03 sec, 1346.48/1346.48 sec, 306.1/306.1 sec )
[LOG] Total clause size reduction: 493022 --> 134877 (260 --> 7, 640 --> 44, 189 --> 6, 1302 --> 81, 427 --> 19, 23220 --> 3013, 1416 --> 126, 75748 --> 12199, 108357 --> 17843, 182224 --> 34387, 30635 --> 4827, 7 --> 7, 38 --> 38, 6 --> 6, 63 --> 59, 9 --> 9, 99 --> 65, 96 --> 96, 12124 --> 10590, 17672 --> 15356, 33663 --> 31272, 4827 --> 4827 )
[LOG] Average clause size reduction: 33.9103 --> 9.27691 (52 --> 1.4, 58.1818 --> 4, 47.25 --> 1.5, 59.1818 --> 3.68182, 53.375 --> 2.375, 59.8454 --> 7.76546, 56.64 --> 5.04, 57.9556 --> 9.33359, 56.97 --> 9.38118, 55.9828 --> 10.5644, 54.9014 --> 8.65054, 1.75 --> 1.75, 4.22222 --> 4.22222, 2 --> 2, 3.5 --> 3.27778, 1.8 --> 1.8, 2.475 --> 1.625, 4.8 --> 4.8, 9.31899 --> 8.13989, 9.35521 --> 8.12917, 10.4935 --> 9.74813, 8.66607 --> 8.66607 )
[LOG] Overall execution time: 8253.9 sec CPU time.
[LOG] Overall execution time: 8266 sec real time.
Synthesis time: 8265.95 sec (Real time) / 7977.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.07 sec (Real time) / 4.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7746.29 sec (Real time) / 7743.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 28777 11 43 1 28713
=====================  amba5f17y.aag =====================
[LOG] Relation determinization time: 7831.81 sec CPU time.
[LOG] Relation determinization time: 7837 sec real time.
[LOG] Final circuit size: 23563 new AND gates.
[LOG] Size before ABC: 55217 AND gates.
[LOG] Size after ABC: 23563 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 7824.05/7823 sec (126.78/126 sec, 93.14/94 sec, 301.94/301 sec, 88.72/89 sec, 206.18/206 sec, 425.89/426 sec, 389.89/390 sec, 245.62/246 sec, 1056.93/1057 sec, 0.77/0 sec, 37.69/38 sec, 134.73/135 sec, 0.17/0 sec, 1054.54/1055 sec, 308.95/308 sec, 488.75/489 sec, 323.64/324 sec, 275.04/275 sec, 308.58/308 sec, 389.71/390 sec, 284.4/285 sec, 428.52/428 sec, 191.38/191 sec, 261.21/262 sec, 183.63/183 sec, 217.25/217 sec )
[LOG] Nr of iterations: 14619 (1268, 663, 1562, 26, 725, 1007, 809, 215, 1186, 14, 16, 13, 5, 1124, 649, 1525, 23, 694, 948, 783, 142, 1185, 10, 13, 10, 4 )
[LOG] Total clause computation time: 2810.51/2797 sec (22.49/22.49 sec, 14.04/14.04 sec, 62.44/62.44 sec, 87.64/87.64 sec, 21.91/21.91 sec, 31.44/31.44 sec, 28.81/28.81 sec, 50.76/50.76 sec, 452.6/452.6 sec, 0.16/0.16 sec, 36.69/36.69 sec, 35.57/35.57 sec, 0.04/0.04 sec, 800.77/800.77 sec, 32.32/32.32 sec, 84.62/84.62 sec, 275.22/275.22 sec, 22.83/22.83 sec, 26.75/26.75 sec, 26.17/26.17 sec, 132.37/132.37 sec, 141.32/141.32 sec, 65.37/65.37 sec, 177.89/177.89 sec, 82.84/82.84 sec, 97.45/97.45 sec )
[LOG] Total clause minimization time: 4993.49/5002 sec (103.78/103.78 sec, 78.57/78.57 sec, 237.9/237.9 sec, 1.05/1.05 sec, 183.49/183.49 sec, 393.31/393.31 sec, 359.93/359.93 sec, 194.58/194.58 sec, 602.39/602.39 sec, 0.59/0.59 sec, 0.99/0.99 sec, 99.14/99.14 sec, 0.13/0.13 sec, 252.47/252.47 sec, 275.77/275.77 sec, 401.95/401.95 sec, 48.37/48.37 sec, 251.07/251.07 sec, 280.03/280.03 sec, 361.96/361.96 sec, 151.65/151.65 sec, 284.55/284.55 sec, 125.98/125.98 sec, 83.29/83.29 sec, 100.75/100.75 sec, 119.8/119.8 sec )
[LOG] Total clause size reduction: 601847 --> 128368 (95025 --> 18056, 48988 --> 5498, 113953 --> 18097, 1800 --> 125, 51404 --> 5184, 70420 --> 7297, 55752 --> 5761, 14552 --> 1702, 79395 --> 11312, 858 --> 36, 975 --> 47, 768 --> 29, 252 --> 7, 15474 --> 11291, 5318 --> 4053, 17475 --> 13886, 107 --> 107, 4838 --> 3910, 6638 --> 5324, 5467 --> 4326, 995 --> 932, 11312 --> 11307, 19 --> 19, 34 --> 34, 21 --> 21, 7 --> 7 )
[LOG] Average clause size reduction: 41.1688 --> 8.7809 (74.9409 --> 14.2397, 73.8884 --> 8.29261, 72.9533 --> 11.5858, 69.2308 --> 4.80769, 70.9021 --> 7.15034, 69.9305 --> 7.24628, 68.9147 --> 7.12114, 67.6837 --> 7.91628, 66.9435 --> 9.53794, 61.2857 --> 2.57143, 60.9375 --> 2.9375, 59.0769 --> 2.23077, 50.4 --> 1.4, 13.7669 --> 10.0454, 8.19414 --> 6.24499, 11.459 --> 9.10557, 4.65217 --> 4.65217, 6.97118 --> 5.63401, 7.00211 --> 5.61603, 6.98212 --> 5.5249, 7.00704 --> 6.56338, 9.54599 --> 9.54177, 1.9 --> 1.9, 2.61538 --> 2.61538, 2.1 --> 2.1, 1.75 --> 1.75 )
[LOG] Overall execution time: 7831.82 sec CPU time.
[LOG] Overall execution time: 7837 sec real time.
Synthesis time: 7836.83 sec (Real time) / 7642.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.62 sec (Real time) / 3.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7383.89 sec (Real time) / 7381.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 421 26 49 1 346
Raw AIGER output size: aag 23984 13 49 1 23909
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9876.06 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
