Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver intc 2.05.a for instance xps_intc_0
xps_intc_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver tmrctr 2.04.a for instance xps_timer_0
xps_timer_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.gui
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance ring_osc_0
ring_osc_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_intc (xps_intc_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_intc (xps_intc_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 
WARNING:EDK:3967 - xps_intc (xps_intc_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 

********************************************************************************
At Local date and time: Wed Nov 19 14:14:26 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed Nov 19 14:14:39 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4107 - IPNAME: xps_intc, INSTANCE: xps_intc_0 - base address
   C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000)
   - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 154 
WARNING:EDK:4107 - IPNAME: xps_intc, INSTANCE: xps_intc_0 - base address
   C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000)
   - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 154 
WARNING:EDK:3967 - xps_intc (xps_intc_0) - ADDRESS specified by PARAMETER
   C_BASEADDR is ignored -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4107 - IPNAME: xps_intc, INSTANCE: xps_intc_0 - base address
   C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000)
   - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 154 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_intc;v=v2_01_a;d=xps_intc.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_timer;v=v1_02_a;d=xps_timer.pd
   f
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4107 - IPNAME: xps_intc, INSTANCE: xps_intc_0 - base address
   C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000)
   - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 154 
WARNING:EDK:4107 - IPNAME: xps_intc, INSTANCE: xps_intc_0 - base address
   C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000)
   - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 154 

Overriding IP level properties ...
WARNING:EDK:3967 - xps_intc (xps_intc_0) - ADDRESS specified by PARAMETER
   C_BASEADDR is ignored -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcd000000-0xcd00ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 63 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 72 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 88 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 138 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:xps_intc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:xps_timer_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 160 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 167 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 49 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 56 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/xps_intc_0_wrap
per/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 576.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
.... Copying flowfile E:/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation 

Using Flow File:
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/fpga.flw 
Using Option File(s): 
 E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-11 -nt timestamp -bm system.bmm
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc4vlx60ff668-11 -nt timestamp -bm system.bmm
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" ...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dut_cont
rol_core_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_microbla
ze_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mb_plb_w
rapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_lmb_bram
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_rs232_ua
rt_1_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_orgate_1
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_clock_ge
nerator_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mdm_0_wr
apper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_proc_sys
_reset_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_xps_intc
_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_xps_time
r_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ring_osc
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(10)]).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  25 sec
Total CPU time to NGDBUILD completion:   25 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vlx60ff668-11".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 16 secs 
Total CPU  time at the beginning of Placer: 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7cd1e10c) REAL time: 17 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7cd1e10c) REAL time: 17 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5eca32cc) REAL time: 17 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:3a25834) REAL time: 18 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:3a25834) REAL time: 18 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:3a25834) REAL time: 18 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:3a25834) REAL time: 18 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3a25834) REAL time: 18 secs 

Phase 9.8  Global Placement
..........................................................
.............................................................................
Phase 9.8  Global Placement (Checksum:4c74479e) REAL time: 24 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:4c74479e) REAL time: 25 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c00240aa) REAL time: 44 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c00240aa) REAL time: 44 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:c00240aa) REAL time: 44 secs 

Total REAL time to Placer completion: 44 secs 
Total CPU  time to Placer completion: 43 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Number of Slice Flip Flops:         2,146 out of  53,248    4
  Number of 4 input LUTs:             3,466 out of  53,248    6
Logic Distribution:
  Number of occupied Slices:          2,815 out of  26,624   10
    Number of Slices containing only related logic:   2,815 out of   2,815 100
    Number of Slices containing unrelated logic:          0 out of   2,815   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,613 out of  53,248    6
    Number used as logic:             2,951
    Number used as a route-thru:        147
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     131

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                  9 out of     448    2
    IOB Flip Flops:                       2
  Number of BUFG/BUFGCTRLs:               2 out of      32    6
    Number used as BUFGs:                 2
  Number of FIFO16/RAMB16s:              16 out of     160   10
    Number used as RAMB16s:              16
  Number of DSP48s:                       3 out of      64    4
  Number of DCM_ADVs:                     1 out of       8   12
  Number of BSCAN_VIRTEX4s:               1 out of       4   25

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  571 MB
Total REAL time to MAP completion:  47 secs 
Total CPU time to MAP completion:   46 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2012-12-04".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DCM_ADVs                        1 out of 8      12
   Number of DSP48s                          3 out of 64      4
   Number of ILOGICs                         1 out of 640     1
   Number of External IOBs                   9 out of 448     2
      Number of LOCed IOBs                   9 out of 9     100

   Number of OLOGICs                         1 out of 640     1
   Number of RAMB16s                        16 out of 160    10
   Number of Slices                       2815 out of 26624  10
      Number of SLICEMs                    266 out of 13312   1



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 20024 unrouted;      REAL time: 11 secs 

Phase  2  : 17326 unrouted;      REAL time: 12 secs 

Phase  3  : 6193 unrouted;      REAL time: 14 secs 

Phase  4  : 6193 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 18 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 
Total REAL time to Router completion: 24 secs 
Total CPU time to Router completion: 23 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 1947 |  0.471     |  2.697      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGCTRL_X0Y0| No   |  167 |  0.276     |  2.509      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_0/ring_osc_ |              |      |      |            |             |
|0/USER_LOGIC_I/ring_ |              |      |      |            |             |
|              osc<2> |         Local|      |   47 |  1.365     |  1.987      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.623     |  2.299      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   38 |  2.007     |  2.668      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.394      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.561ns|     9.439ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.368ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     8.835ns|     1.165ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.300ns|            |       0|           0
                                            | MINPERIOD   |     3.334ns|     6.666ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|      9.439ns|            0|            0|            3|       294185|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.439ns|          N/A|            0|            0|       294185|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 26 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  504 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc4vlx60,-11 (PRODUCTION 1.71 2012-12-04, STEPPING
level 1)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 294188 paths, 0 nets, and 18008 connections

Design statistics:
   Minimum period:   9.439ns (Maximum frequency: 105.943MHz)


Analysis completed Wed Nov 19 14:29:14 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 12 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Opened constraints file system.pcf.

Wed Nov 19 14:29:22 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc<2> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_release is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_request is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_test_done is set but the tri state is not configured. 
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 14:29:51 2014
 xsdk.exe -hwspec E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 15:07:52 2014
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 15:07:52 2014
 xsdk.exe -hwspec E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 15:21:04 2014
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 15:21:04 2014
 xsdk.exe -hwspec E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:3967 - xps_intc (xps_intc_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 

********************************************************************************
At Local date and time: Wed Nov 19 15:46:51 2014
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 15:46:52 2014
 xsdk.exe -hwspec E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Deleting Internal port xps_intc_0:Intr 
Deleting Internal port xps_timer_0:Interrupt 
xps_intc_0 has been deleted from the project
Assigned Driver intc 2.05.a for instance xps_intc_0
xps_intc_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f - address space overlap!
ERROR:EDK:4056 - INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f - address space overlap!
ERROR:EDK:4056 - INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f and INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f and INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f - address space overlap!
ERROR:EDK:4056 - INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f and INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f and INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f - address space overlap!
ERROR:EDK:4056 - INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:xps_intc_0 BASEADDR-HIGHADDR:0000000000-0x0000001f and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:xps_timer_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000000ff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000000ff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 

********************************************************************************
At Local date and time: Wed Nov 19 16:36:16 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
xps_intc_0 has been deleted from the project
xps_timer_0 has been deleted from the project

********************************************************************************
At Local date and time: Wed Nov 19 16:36:53 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcd000000-0xcd00ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Overriding Xilinx file <TextEditor.cfg> with local file <E:/Xilinx/14.4/ISE_DS/EDK/data/TextEditor.cfg>
INSTANCE:mb_plb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 63 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 72 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 88 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 138 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 49 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 56 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 482.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
.... Copying flowfile E:/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation 

Using Flow File:
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/fpga.flw 
Using Option File(s): 
 E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-11 -nt timestamp -bm system.bmm
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc4vlx60ff668-11 -nt timestamp -bm system.bmm
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" ...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dut_cont
rol_core_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_microbla
ze_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mb_plb_w
rapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_lmb_bram
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_rs232_ua
rt_1_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_orgate_1
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_clock_ge
nerator_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mdm_0_wr
apper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_proc_sys
_reset_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ring_osc
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(10)]).
Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  22 sec
Total CPU time to NGDBUILD completion:   22 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vlx60ff668-11".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 17 secs 
Total CPU  time at the beginning of Placer: 12 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1eec6529) REAL time: 19 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1eec6529) REAL time: 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e0701669) REAL time: 19 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:3c37c99) REAL time: 20 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:3c37c99) REAL time: 20 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:3c37c99) REAL time: 20 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:3c37c99) REAL time: 20 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3c37c99) REAL time: 20 secs 

Phase 9.8  Global Placement
........................................................
..........
Phase 9.8  Global Placement (Checksum:55e181c3) REAL time: 23 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:55e181c3) REAL time: 23 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:69d9f5e3) REAL time: 39 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:69d9f5e3) REAL time: 39 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:69d9f5e3) REAL time: 39 secs 

Total REAL time to Placer completion: 39 secs 
Total CPU  time to Placer completion: 33 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Number of Slice Flip Flops:         1,738 out of  53,248    3
  Number of 4 input LUTs:             3,005 out of  53,248    5
Logic Distribution:
  Number of occupied Slices:          2,210 out of  26,624    8
    Number of Slices containing only related logic:   2,210 out of   2,210 100
    Number of Slices containing unrelated logic:          0 out of   2,210   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,148 out of  53,248    5
    Number used as logic:             2,490
    Number used as a route-thru:        143
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     131

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                  9 out of     448    2
    IOB Flip Flops:                       2
  Number of BUFG/BUFGCTRLs:               2 out of      32    6
    Number used as BUFGs:                 2
  Number of FIFO16/RAMB16s:              16 out of     160   10
    Number used as RAMB16s:              16
  Number of DSP48s:                       3 out of      64    4
  Number of DCM_ADVs:                     1 out of       8   12
  Number of BSCAN_VIRTEX4s:               1 out of       4   25

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  556 MB
Total REAL time to MAP completion:  41 secs 
Total CPU time to MAP completion:   35 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2012-12-04".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DCM_ADVs                        1 out of 8      12
   Number of DSP48s                          3 out of 64      4
   Number of ILOGICs                         1 out of 640     1
   Number of External IOBs                   9 out of 448     2
      Number of LOCed IOBs                   9 out of 9     100

   Number of OLOGICs                         1 out of 640     1
   Number of RAMB16s                        16 out of 160    10
   Number of Slices                       2210 out of 26624   8
      Number of SLICEMs                    266 out of 13312   1



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 16998 unrouted;      REAL time: 10 secs 

Phase  2  : 14788 unrouted;      REAL time: 10 secs 

Phase  3  : 5139 unrouted;      REAL time: 12 secs 

Phase  4  : 5139 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 
Total REAL time to Router completion: 20 secs 
Total CPU time to Router completion: 19 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 1502 |  0.418     |  2.670      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGCTRL_X0Y0| No   |  163 |  0.283     |  2.507      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   37 |  2.358     |  2.869      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_0/ring_osc_ |              |      |      |            |             |
|0/USER_LOGIC_I/ring_ |              |      |      |            |             |
|              osc<2> |         Local|      |   43 |  1.289     |  1.705      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.775     |  2.449      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.705ns|     9.295ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.410ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     8.824ns|     1.176ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.300ns|            |       0|           0
                                            | MINPERIOD   |     3.334ns|     6.666ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|      9.295ns|            0|            0|            3|       275459|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.295ns|          N/A|            0|            0|       275459|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 23 secs 
Total CPU time to PAR completion: 21 secs 

Peak Memory Usage:  490 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc4vlx60,-11 (PRODUCTION 1.71 2012-12-04, STEPPING
level 1)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 275462 paths, 0 nets, and 15040 connections

Design statistics:
   Minimum period:   9.295ns (Maximum frequency: 107.585MHz)


Analysis completed Wed Nov 19 16:49:21 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Opened constraints file system.pcf.

Wed Nov 19 16:49:28 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc<2> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_release is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_request is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_test_done is set but the tri state is not configured. 
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Nov 19 16:49:53 2014
 xsdk.exe -hwspec E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
ring_osc_0 has been deleted from the project

********************************************************************************
At Local date and time: Thu Nov 20 13:55:44 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Thu Nov 20 13:55:51 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcd000000-0xcd00ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 63 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 72 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 88 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 138 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 49 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 56 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 443.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
.... Copying flowfile E:/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation 

Using Flow File:
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/fpga.flw 
Using Option File(s): 
 E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-11 -nt timestamp -bm system.bmm
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc4vlx60ff668-11 -nt timestamp -bm system.bmm
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" ...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dut_cont
rol_core_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_microbla
ze_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mb_plb_w
rapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_lmb_bram
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_rs232_ua
rt_1_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_orgate_1
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_clock_ge
nerator_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mdm_0_wr
apper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_proc_sys
_reset_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(10)]).
Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  24 sec
Total CPU time to NGDBUILD completion:   23 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vlx60ff668-11".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 15 secs 
Total CPU  time at the beginning of Placer: 13 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5a788ef7) REAL time: 16 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5a788ef7) REAL time: 16 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2758cc37) REAL time: 16 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:fcd107a7) REAL time: 16 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:fcd107a7) REAL time: 16 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:fcd107a7) REAL time: 16 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:fcd107a7) REAL time: 17 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:fcd107a7) REAL time: 17 secs 

Phase 9.8  Global Placement
.............................................................................
................
Phase 9.8  Global Placement (Checksum:35d57ce3) REAL time: 20 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:35d57ce3) REAL time: 20 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:49cd14ab) REAL time: 37 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:49cd14ab) REAL time: 37 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:49cd14ab) REAL time: 37 secs 

Total REAL time to Placer completion: 37 secs 
Total CPU  time to Placer completion: 36 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    5
Logic Utilization:
  Number of Slice Flip Flops:         1,530 out of  53,248    2
  Number of 4 input LUTs:             2,794 out of  53,248    5
Logic Distribution:
  Number of occupied Slices:          1,911 out of  26,624    7
    Number of Slices containing only related logic:   1,911 out of   1,911 100
    Number of Slices containing unrelated logic:          0 out of   1,911   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,906 out of  53,248    5
    Number used as logic:             2,279
    Number used as a route-thru:        112
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     131

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                  9 out of     448    2
    IOB Flip Flops:                       2
  Number of BUFG/BUFGCTRLs:               2 out of      32    6
    Number used as BUFGs:                 2
  Number of FIFO16/RAMB16s:              16 out of     160   10
    Number used as RAMB16s:              16
  Number of DSP48s:                       3 out of      64    4
  Number of DCM_ADVs:                     1 out of       8   12
  Number of BSCAN_VIRTEX4s:               1 out of       4   25

Average Fanout of Non-Clock Nets:                4.01

Peak Memory Usage:  554 MB
Total REAL time to MAP completion:  39 secs 
Total CPU time to MAP completion:   38 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2012-12-04".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DCM_ADVs                        1 out of 8      12
   Number of DSP48s                          3 out of 64      4
   Number of ILOGICs                         1 out of 640     1
   Number of External IOBs                   9 out of 448     2
      Number of LOCed IOBs                   9 out of 9     100

   Number of OLOGICs                         1 out of 640     1
   Number of RAMB16s                        16 out of 160    10
   Number of Slices                       1911 out of 26624   7
      Number of SLICEMs                    266 out of 13312   1



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 16003 unrouted;      REAL time: 10 secs 

Phase  2  : 13892 unrouted;      REAL time: 10 secs 

Phase  3  : 5223 unrouted;      REAL time: 12 secs 

Phase  4  : 5223 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 16 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 
Total REAL time to Router completion: 22 secs 
Total CPU time to Router completion: 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 1414 |  0.439     |  2.672      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGCTRL_X0Y0| No   |  155 |  0.280     |  2.504      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.509     |  2.383      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   37 |  0.922     |  1.628      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.455ns|     8.545ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.377ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     8.281ns|     1.719ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.290ns|            |       0|           0
                                            | MINPERIOD   |     3.334ns|     6.666ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|      8.545ns|            0|            0|            3|       273978|
| TS_clock_generator_0_clock_gen|     10.000ns|      8.545ns|          N/A|            0|            0|       273978|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 24 secs 
Total CPU time to PAR completion: 24 secs 

Peak Memory Usage:  487 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc4vlx60,-11 (PRODUCTION 1.71 2012-12-04, STEPPING
level 1)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 273981 paths, 0 nets, and 14424 connections

Design statistics:
   Minimum period:   8.545ns (Maximum frequency: 117.028MHz)


Analysis completed Thu Nov 20 14:07:46 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Opened constraints file system.pcf.

Thu Nov 20 14:07:53 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_release is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_request is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_test_done is set but the tri state is not configured. 
DRC detected 0 errors and 5 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Nov 20 14:08:20 2014
 xsdk.exe -hwspec E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Assigned Driver generic 1.00.a for instance ring_osc_0
ring_osc_0 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

********************************************************************************
At Local date and time: Thu Nov 20 15:24:30 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcd000000-0xcd00ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:dut_control_core INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 49 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 56 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 63 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 72 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 88 - Copying
cache implementation netlist
IPNAME:util_reduced_logic INSTANCE:orgate_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 102 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 126 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 138 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 63.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Using Flow File:
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/fpga.flw 
Using Option File(s): 
 E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-11 -nt timestamp -bm system.bmm
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc4vlx60ff668-11 -nt timestamp -bm system.bmm
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" ...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dut_cont
rol_core_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_microbla
ze_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mb_plb_w
rapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_lmb_bram
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_rs232_ua
rt_1_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_orgate_1
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_clock_ge
nerator_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mdm_0_wr
apper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_proc_sys
_reset_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ring_osc
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(10)]).
Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  24 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vlx60ff668-11".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 14 secs 
Total CPU  time at the beginning of Placer: 13 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1eec6529) REAL time: 15 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1eec6529) REAL time: 15 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e0701669) REAL time: 15 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:3c37c99) REAL time: 15 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:3c37c99) REAL time: 15 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:3c37c99) REAL time: 15 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:3c37c99) REAL time: 16 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3c37c99) REAL time: 16 secs 

Phase 9.8  Global Placement
........................................................
..........
Phase 9.8  Global Placement (Checksum:55e181c3) REAL time: 18 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:55e181c3) REAL time: 19 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:69d9f5e3) REAL time: 36 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:69d9f5e3) REAL time: 36 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:69d9f5e3) REAL time: 36 secs 

Total REAL time to Placer completion: 37 secs 
Total CPU  time to Placer completion: 36 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Number of Slice Flip Flops:         1,738 out of  53,248    3
  Number of 4 input LUTs:             3,005 out of  53,248    5
Logic Distribution:
  Number of occupied Slices:          2,210 out of  26,624    8
    Number of Slices containing only related logic:   2,210 out of   2,210 100
    Number of Slices containing unrelated logic:          0 out of   2,210   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,148 out of  53,248    5
    Number used as logic:             2,490
    Number used as a route-thru:        143
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     131

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                  9 out of     448    2
    IOB Flip Flops:                       2
  Number of BUFG/BUFGCTRLs:               2 out of      32    6
    Number used as BUFGs:                 2
  Number of FIFO16/RAMB16s:              16 out of     160   10
    Number used as RAMB16s:              16
  Number of DSP48s:                       3 out of      64    4
  Number of DCM_ADVs:                     1 out of       8   12
  Number of BSCAN_VIRTEX4s:               1 out of       4   25

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  559 MB
Total REAL time to MAP completion:  39 secs 
Total CPU time to MAP completion:   38 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2012-12-04".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DCM_ADVs                        1 out of 8      12
   Number of DSP48s                          3 out of 64      4
   Number of ILOGICs                         1 out of 640     1
   Number of External IOBs                   9 out of 448     2
      Number of LOCed IOBs                   9 out of 9     100

   Number of OLOGICs                         1 out of 640     1
   Number of RAMB16s                        16 out of 160    10
   Number of Slices                       2210 out of 26624   8
      Number of SLICEMs                    266 out of 13312   1



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 16998 unrouted;      REAL time: 10 secs 

Phase  2  : 14788 unrouted;      REAL time: 10 secs 

Phase  3  : 5139 unrouted;      REAL time: 13 secs 

Phase  4  : 5139 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 16 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 
Total REAL time to Router completion: 22 secs 
Total CPU time to Router completion: 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 1502 |  0.418     |  2.670      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGCTRL_X0Y0| No   |  163 |  0.283     |  2.507      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   37 |  2.358     |  2.869      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_0/ring_osc_ |              |      |      |            |             |
|0/USER_LOGIC_I/ring_ |              |      |      |            |             |
|              osc<2> |         Local|      |   43 |  1.289     |  1.705      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.775     |  2.449      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.705ns|     9.295ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.410ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     8.824ns|     1.176ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.300ns|            |       0|           0
                                            | MINPERIOD   |     3.334ns|     6.666ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|      9.295ns|            0|            0|            3|       275459|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.295ns|          N/A|            0|            0|       275459|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 24 secs 
Total CPU time to PAR completion: 24 secs 

Peak Memory Usage:  492 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc4vlx60,-11 (PRODUCTION 1.71 2012-12-04, STEPPING
level 1)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 275462 paths, 0 nets, and 15040 connections

Design statistics:
   Minimum period:   9.295ns (Maximum frequency: 107.585MHz)


Analysis completed Thu Nov 20 15:30:12 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Opened constraints file system.pcf.

Thu Nov 20 15:30:20 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc<2> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_release is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_request is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_test_done is set but the tri state is not configured. 
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Nov 20 15:30:46 2014
 xsdk.exe -hwspec E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Nov 20 15:31:40 2014
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Thu Nov 20 15:31:40 2014
 xsdk.exe -hwspec E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
ring_osc_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.gui
Overriding Xilinx file <TextEditor.cfg> with local file <E:/Xilinx/14.4/ISE_DS/EDK/data/TextEditor.cfg>
Assigned Driver ring_osc 1.00.a for instance ring_osc_0
ring_osc_0 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ring_osc_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.gui
Assigned Driver ring_osc 1.00.a for instance ring_osc_0
ring_osc_0 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

********************************************************************************
At Local date and time: Fri Nov 21 11:22:33 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Fri Nov 21 11:22:46 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xcd000000-0xcd00ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 63 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 72 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 88 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 138 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 49 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 56 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 535.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
.... Copying flowfile E:/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation 

Using Flow File:
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/fpga.flw 
Using Option File(s): 
 E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-11 -nt timestamp -bm system.bmm
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc4vlx60ff668-11 -nt timestamp -bm system.bmm
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" ...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dut_cont
rol_core_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_microbla
ze_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mb_plb_w
rapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_lmb_bram
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_rs232_ua
rt_1_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_orgate_1
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_clock_ge
nerator_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mdm_0_wr
apper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_proc_sys
_reset_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ring_osc
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(10)]).
Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  25 sec
Total CPU time to NGDBUILD completion:   25 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vlx60ff668-11".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 16 secs 
Total CPU  time at the beginning of Placer: 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1eec6529) REAL time: 18 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1eec6529) REAL time: 18 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e0701669) REAL time: 18 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:3c37c99) REAL time: 19 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:3c37c99) REAL time: 19 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:3c37c99) REAL time: 19 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:3c37c99) REAL time: 19 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3c37c99) REAL time: 19 secs 

Phase 9.8  Global Placement
........................................................
..........
Phase 9.8  Global Placement (Checksum:55e181c3) REAL time: 22 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:55e181c3) REAL time: 22 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:69d9f5e3) REAL time: 42 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:69d9f5e3) REAL time: 42 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:69d9f5e3) REAL time: 42 secs 

Total REAL time to Placer completion: 42 secs 
Total CPU  time to Placer completion: 40 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Number of Slice Flip Flops:         1,738 out of  53,248    3
  Number of 4 input LUTs:             3,005 out of  53,248    5
Logic Distribution:
  Number of occupied Slices:          2,210 out of  26,624    8
    Number of Slices containing only related logic:   2,210 out of   2,210 100
    Number of Slices containing unrelated logic:          0 out of   2,210   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,148 out of  53,248    5
    Number used as logic:             2,490
    Number used as a route-thru:        143
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     131

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                  9 out of     448    2
    IOB Flip Flops:                       2
  Number of BUFG/BUFGCTRLs:               2 out of      32    6
    Number used as BUFGs:                 2
  Number of FIFO16/RAMB16s:              16 out of     160   10
    Number used as RAMB16s:              16
  Number of DSP48s:                       3 out of      64    4
  Number of DCM_ADVs:                     1 out of       8   12
  Number of BSCAN_VIRTEX4s:               1 out of       4   25

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  557 MB
Total REAL time to MAP completion:  45 secs 
Total CPU time to MAP completion:   42 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2012-12-04".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DCM_ADVs                        1 out of 8      12
   Number of DSP48s                          3 out of 64      4
   Number of ILOGICs                         1 out of 640     1
   Number of External IOBs                   9 out of 448     2
      Number of LOCed IOBs                   9 out of 9     100

   Number of OLOGICs                         1 out of 640     1
   Number of RAMB16s                        16 out of 160    10
   Number of Slices                       2210 out of 26624   8
      Number of SLICEMs                    266 out of 13312   1



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 16998 unrouted;      REAL time: 11 secs 

Phase  2  : 14788 unrouted;      REAL time: 12 secs 

Phase  3  : 5139 unrouted;      REAL time: 14 secs 

Phase  4  : 5139 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 18 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 
Total REAL time to Router completion: 24 secs 
Total CPU time to Router completion: 23 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 1502 |  0.418     |  2.670      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGCTRL_X0Y0| No   |  163 |  0.283     |  2.507      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   37 |  2.358     |  2.869      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_0/ring_osc_ |              |      |      |            |             |
|0/USER_LOGIC_I/ring_ |              |      |      |            |             |
|              osc<2> |         Local|      |   43 |  1.289     |  1.705      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.775     |  2.449      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.705ns|     9.295ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.410ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     8.824ns|     1.176ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.300ns|            |       0|           0
                                            | MINPERIOD   |     3.334ns|     6.666ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|      9.295ns|            0|            0|            3|       275459|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.295ns|          N/A|            0|            0|       275459|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 27 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  490 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc4vlx60,-11 (PRODUCTION 1.71 2012-12-04, STEPPING
level 1)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 275462 paths, 0 nets, and 15040 connections

Design statistics:
   Minimum period:   9.295ns (Maximum frequency: 107.585MHz)


Analysis completed Fri Nov 21 11:36:33 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 12 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Opened constraints file system.pcf.

Fri Nov 21 11:36:41 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc<2> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_release is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_request is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_test_done is set but the tri state is not configured. 
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000007ff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000007ff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000007ff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000007ff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000007ff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000007ff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000007ff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x000007ff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ring_osc_0 has been deleted from the project
Assigned Driver ring_osc 1.00.a for instance ring_osc_0
ring_osc_0 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4055 - INST:ring_osc_0 BASEADDR-HIGHADDR:0x00008fff-0x000097fe -  For the memory size of 0x00000800, the least significant 11-bits of BASEADDR must be '0'. BASEADDR must align on a 2^N boundary! - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 
ring_osc_0 has been deleted from the project
Assigned Driver ring_osc 1.00.a for instance ring_osc_0
ring_osc_0 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4055 - INST:ring_osc_0 BASEADDR-HIGHADDR:0x0000fff0-0x000ffff0 -  For the current memory size of 0x000f0001, memory size is not of size 2^N! For the memory size of 0x000f0001, the least significant 19-bits of BASEADDR must be '0'. BASEADDR must align on a 2^N boundary! - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 
ring_osc_0 has been deleted from the project
Assigned Driver ring_osc 1.00.a for instance ring_osc_0
ring_osc_0 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Fri Nov 21 11:54:55 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Fri Nov 21 11:55:01 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 63 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 72 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 88 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 138 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 49 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 56 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 535.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
.... Copying flowfile E:/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation 

Using Flow File:
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/fpga.flw 
Using Option File(s): 
 E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-11 -nt timestamp -bm system.bmm
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc4vlx60ff668-11 -nt timestamp -bm system.bmm
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" ...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dut_cont
rol_core_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_microbla
ze_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mb_plb_w
rapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_lmb_bram
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_rs232_ua
rt_1_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_orgate_1
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_clock_ge
nerator_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mdm_0_wr
apper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_proc_sys
_reset_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ring_osc
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(10)]).
Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  24 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vlx60ff668-11".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 14 secs 
Total CPU  time at the beginning of Placer: 14 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7356f85f) REAL time: 15 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7356f85f) REAL time: 15 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:950f941f) REAL time: 15 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:95f9cde7) REAL time: 16 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:95f9cde7) REAL time: 16 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:95f9cde7) REAL time: 16 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:95f9cde7) REAL time: 16 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:95f9cde7) REAL time: 16 secs 

Phase 9.8  Global Placement
..........................................................
..........
Phase 9.8  Global Placement (Checksum:95fda5a7) REAL time: 18 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:95fda5a7) REAL time: 19 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:79a570c3) REAL time: 37 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:79a570c3) REAL time: 37 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:79a570c3) REAL time: 37 secs 

Total REAL time to Placer completion: 37 secs 
Total CPU  time to Placer completion: 37 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Number of Slice Flip Flops:         1,750 out of  53,248    3
  Number of 4 input LUTs:             3,017 out of  53,248    5
Logic Distribution:
  Number of occupied Slices:          2,180 out of  26,624    8
    Number of Slices containing only related logic:   2,180 out of   2,180 100
    Number of Slices containing unrelated logic:          0 out of   2,180   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,160 out of  53,248    5
    Number used as logic:             2,502
    Number used as a route-thru:        143
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     131

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                  9 out of     448    2
    IOB Flip Flops:                       2
  Number of BUFG/BUFGCTRLs:               2 out of      32    6
    Number used as BUFGs:                 2
  Number of FIFO16/RAMB16s:              16 out of     160   10
    Number used as RAMB16s:              16
  Number of DSP48s:                       3 out of      64    4
  Number of DCM_ADVs:                     1 out of       8   12
  Number of BSCAN_VIRTEX4s:               1 out of       4   25

Average Fanout of Non-Clock Nets:                3.87

Peak Memory Usage:  557 MB
Total REAL time to MAP completion:  39 secs 
Total CPU time to MAP completion:   39 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2012-12-04".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DCM_ADVs                        1 out of 8      12
   Number of DSP48s                          3 out of 64      4
   Number of ILOGICs                         1 out of 640     1
   Number of External IOBs                   9 out of 448     2
      Number of LOCed IOBs                   9 out of 9     100

   Number of OLOGICs                         1 out of 640     1
   Number of RAMB16s                        16 out of 160    10
   Number of Slices                       2180 out of 26624   8
      Number of SLICEMs                    265 out of 13312   1



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 17050 unrouted;      REAL time: 10 secs 

Phase  2  : 14841 unrouted;      REAL time: 11 secs 

Phase  3  : 5288 unrouted;      REAL time: 13 secs 

Phase  4  : 5288 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 16 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 
Total REAL time to Router completion: 22 secs 
Total CPU time to Router completion: 22 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 1504 |  0.439     |  2.682      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGCTRL_X0Y0| No   |  160 |  0.264     |  2.538      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   37 |  1.451     |  2.306      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_0/ring_osc_ |              |      |      |            |             |
|0/USER_LOGIC_I/ring_ |              |      |      |            |             |
|              osc<2> |         Local|      |   43 |  0.689     |  1.122      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.699     |  2.141      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.364ns|     8.636ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.410ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     7.856ns|     2.144ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.308ns|            |       0|           0
                                            | MINPERIOD   |     3.334ns|     6.666ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|      8.636ns|            0|            0|            3|       278091|
| TS_clock_generator_0_clock_gen|     10.000ns|      8.636ns|          N/A|            0|            0|       278091|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 25 secs 
Total CPU time to PAR completion: 24 secs 

Peak Memory Usage:  491 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc4vlx60,-11 (PRODUCTION 1.71 2012-12-04, STEPPING
level 1)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 278094 paths, 0 nets, and 15103 connections

Design statistics:
   Minimum period:   8.636ns (Maximum frequency: 115.794MHz)


Analysis completed Fri Nov 21 12:08:36 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Opened constraints file system.pcf.

Fri Nov 21 12:08:43 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc<2> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_release is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_request is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_test_done is set but the tri state is not configured. 
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
ring_osc_0 has been deleted from the project
Assigned Driver ring_osc 1.00.a for instance ring_osc_0
ring_osc_0 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Fri Nov 21 12:30:20 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:dut_control_core INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 42 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 49 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 56 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 63 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 72 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 88 - Copying
cache implementation netlist
IPNAME:util_reduced_logic INSTANCE:orgate_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 102 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 126 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 138 - Copying
cache implementation netlist
IPNAME:ring_osc INSTANCE:ring_osc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 42.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Using Flow File:
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/fpga.flw 
Using Option File(s): 
 E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-11 -nt timestamp -bm system.bmm
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc4vlx60ff668-11 -nt timestamp -bm system.bmm
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" ...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dut_cont
rol_core_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_microbla
ze_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mb_plb_w
rapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_lmb_bram
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_rs232_ua
rt_1_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_orgate_1
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_clock_ge
nerator_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mdm_0_wr
apper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_proc_sys
_reset_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ring_osc
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(10)]).
Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  22 sec
Total CPU time to NGDBUILD completion:   22 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vlx60ff668-11".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 13 secs 
Total CPU  time at the beginning of Placer: 12 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7356f85f) REAL time: 14 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7356f85f) REAL time: 14 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:950f941f) REAL time: 14 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:95f9cde7) REAL time: 14 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:95f9cde7) REAL time: 14 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:95f9cde7) REAL time: 14 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:95f9cde7) REAL time: 14 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:95f9cde7) REAL time: 15 secs 

Phase 9.8  Global Placement
..........................................................
..........
Phase 9.8  Global Placement (Checksum:95fda5a7) REAL time: 17 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:95fda5a7) REAL time: 17 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:79a570c3) REAL time: 32 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:79a570c3) REAL time: 32 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:79a570c3) REAL time: 32 secs 

Total REAL time to Placer completion: 32 secs 
Total CPU  time to Placer completion: 32 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Number of Slice Flip Flops:         1,750 out of  53,248    3
  Number of 4 input LUTs:             3,017 out of  53,248    5
Logic Distribution:
  Number of occupied Slices:          2,180 out of  26,624    8
    Number of Slices containing only related logic:   2,180 out of   2,180 100
    Number of Slices containing unrelated logic:          0 out of   2,180   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,160 out of  53,248    5
    Number used as logic:             2,502
    Number used as a route-thru:        143
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     131

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                  9 out of     448    2
    IOB Flip Flops:                       2
  Number of BUFG/BUFGCTRLs:               2 out of      32    6
    Number used as BUFGs:                 2
  Number of FIFO16/RAMB16s:              16 out of     160   10
    Number used as RAMB16s:              16
  Number of DSP48s:                       3 out of      64    4
  Number of DCM_ADVs:                     1 out of       8   12
  Number of BSCAN_VIRTEX4s:               1 out of       4   25

Average Fanout of Non-Clock Nets:                3.87

Peak Memory Usage:  557 MB
Total REAL time to MAP completion:  34 secs 
Total CPU time to MAP completion:   34 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2012-12-04".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DCM_ADVs                        1 out of 8      12
   Number of DSP48s                          3 out of 64      4
   Number of ILOGICs                         1 out of 640     1
   Number of External IOBs                   9 out of 448     2
      Number of LOCed IOBs                   9 out of 9     100

   Number of OLOGICs                         1 out of 640     1
   Number of RAMB16s                        16 out of 160    10
   Number of Slices                       2180 out of 26624   8
      Number of SLICEMs                    265 out of 13312   1



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 17050 unrouted;      REAL time: 9 secs 

Phase  2  : 14841 unrouted;      REAL time: 10 secs 

Phase  3  : 5288 unrouted;      REAL time: 12 secs 

Phase  4  : 5288 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 
Total REAL time to Router completion: 20 secs 
Total CPU time to Router completion: 20 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 1504 |  0.439     |  2.682      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGCTRL_X0Y0| No   |  160 |  0.264     |  2.538      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   37 |  1.451     |  2.306      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_0/ring_osc_ |              |      |      |            |             |
|0/USER_LOGIC_I/ring_ |              |      |      |            |             |
|              osc<2> |         Local|      |   43 |  0.689     |  1.122      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.699     |  2.141      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.364ns|     8.636ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.410ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     7.856ns|     2.144ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.308ns|            |       0|           0
                                            | MINPERIOD   |     3.334ns|     6.666ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|      8.636ns|            0|            0|            3|       278091|
| TS_clock_generator_0_clock_gen|     10.000ns|      8.636ns|          N/A|            0|            0|       278091|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 23 secs 
Total CPU time to PAR completion: 22 secs 

Peak Memory Usage:  492 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc4vlx60,-11 (PRODUCTION 1.71 2012-12-04, STEPPING
level 1)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 278094 paths, 0 nets, and 15103 connections

Design statistics:
   Minimum period:   8.636ns (Maximum frequency: 115.794MHz)


Analysis completed Fri Nov 21 12:35:24 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Opened constraints file system.pcf.

Fri Nov 21 12:35:31 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc<2> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_release is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_request is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_test_done is set but the tri state is not configured. 
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
ring_osc_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.gui
Assigned Driver ring_osc 1.00.a for instance ring_osc_0
ring_osc_0 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Fri Nov 21 14:42:57 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Fri Nov 21 14:43:05 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 63 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 72 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 88 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 138 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <ring_osc<70>>; this signal is connected to multiple drivers.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\synthesis\system_ring_osc_0_
   wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 49 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 56 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
ring_osc_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.gui
Assigned Driver ring_osc 1.00.a for instance ring_osc_0
ring_osc_0 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Fri Nov 21 14:57:17 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Fri Nov 21 14:57:22 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 63 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 72 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 88 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 138 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 49 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 56 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 517.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
.... Copying flowfile E:/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation 

Using Flow File:
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/fpga.flw 
Using Option File(s): 
 E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-11 -nt timestamp -bm system.bmm
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc4vlx60ff668-11 -nt timestamp -bm system.bmm
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" ...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dut_cont
rol_core_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_microbla
ze_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mb_plb_w
rapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_lmb_bram
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_rs232_ua
rt_1_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_orgate_1
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_clock_ge
nerator_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mdm_0_wr
apper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_proc_sys
_reset_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ring_osc
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(10)]).
Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  24 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vlx60ff668-11".
Mapping design into LUTs...
WARNING:LIT:178 - Clock buffer BUFG symbol
   "ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc<0>_BUFG" (output
   signal=ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc<0>) does not drive clock
   loads. Driving only non-clock loads with a clock buffer will cause ALL of the
   dedicated clock routing resources for this buffer to be wasted. The non-clock
   loads are:
   Pin I0 of ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc_1_not00001
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 14 secs 
Total CPU  time at the beginning of Placer: 14 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:52287a4e) REAL time: 16 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:52287a4e) REAL time: 16 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:104273de) REAL time: 16 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:9bede3f4) REAL time: 16 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:9bede3f4) REAL time: 16 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:9bede3f4) REAL time: 16 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:9bede3f4) REAL time: 16 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:9bede3f4) REAL time: 16 secs 

Phase 9.8  Global Placement
.............................................................................
...........
Phase 9.8  Global Placement (Checksum:9b3fda5b) REAL time: 19 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:9b3fda5b) REAL time: 19 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:7d4b720f) REAL time: 29 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:7d4b720f) REAL time: 29 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:7d4b720f) REAL time: 29 secs 

Total REAL time to Placer completion: 29 secs 
Total CPU  time to Placer completion: 29 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    7
Logic Utilization:
  Number of Slice Flip Flops:         1,790 out of  53,248    3
  Number of 4 input LUTs:             3,060 out of  53,248    5
Logic Distribution:
  Number of occupied Slices:          2,294 out of  26,624    8
    Number of Slices containing only related logic:   2,294 out of   2,294 100
    Number of Slices containing unrelated logic:          0 out of   2,294   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,173 out of  53,248    5
    Number used as logic:             2,545
    Number used as a route-thru:        113
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     131

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                  9 out of     448    2
    IOB Flip Flops:                       2
  Number of BUFG/BUFGCTRLs:               3 out of      32    9
    Number used as BUFGs:                 3
  Number of FIFO16/RAMB16s:              16 out of     160   10
    Number used as RAMB16s:              16
  Number of DSP48s:                       3 out of      64    4
  Number of DCM_ADVs:                     1 out of       8   12
  Number of BSCAN_VIRTEX4s:               1 out of       4   25

Average Fanout of Non-Clock Nets:                3.80

Peak Memory Usage:  555 MB
Total REAL time to MAP completion:  32 secs 
Total CPU time to MAP completion:   31 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2012-12-04".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           3 out of 32      9
   Number of DCM_ADVs                        1 out of 8      12
   Number of DSP48s                          3 out of 64      4
   Number of ILOGICs                         1 out of 640     1
   Number of External IOBs                   9 out of 448     2
      Number of LOCed IOBs                   9 out of 9     100

   Number of OLOGICs                         1 out of 640     1
   Number of RAMB16s                        16 out of 160    10
   Number of Slices                       2294 out of 26624   8
      Number of SLICEMs                    266 out of 13312   1



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 17064 unrouted;      REAL time: 11 secs 

Phase  2  : 14840 unrouted;      REAL time: 11 secs 

Phase  3  : 5122 unrouted;      REAL time: 13 secs 

Phase  4  : 5122 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 17 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 
Total REAL time to Router completion: 22 secs 
Total CPU time to Router completion: 22 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 1517 |  0.385     |  2.684      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGCTRL_X0Y1| No   |  161 |  0.343     |  2.562      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_0/ring_osc_ |              |      |      |            |             |
|0/USER_LOGIC_I/ring_ |              |      |      |            |             |
|              osc<2> |         Local|      |   63 |  1.132     |  1.813      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.735     |  2.060      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   39 |  1.368     |  2.797      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.308ns|     8.692ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.330ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     8.058ns|     1.942ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.442ns|            |       0|           0
                                            | MINPERIOD   |     3.334ns|     6.666ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|      8.692ns|            0|            0|            3|       277896|
| TS_clock_generator_0_clock_gen|     10.000ns|      8.692ns|          N/A|            0|            0|       277896|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 25 secs 
Total CPU time to PAR completion: 24 secs 

Peak Memory Usage:  491 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc4vlx60,-11 (PRODUCTION 1.71 2012-12-04, STEPPING
level 1)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 277899 paths, 0 nets, and 14986 connections

Design statistics:
   Minimum period:   8.692ns (Maximum frequency: 115.048MHz)


Analysis completed Fri Nov 21 15:10:32 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Opened constraints file system.pcf.

Fri Nov 21 15:10:39 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc<2> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_release is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_request is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_test_done is set but the tri state is not configured. 
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Nov 24 09:51:17 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
ring_osc_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.gui
Assigned Driver ring_osc 1.00.a for instance ring_osc_0
ring_osc_0 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Mon Nov 24 09:52:06 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 63 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 72 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 88 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 138 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
ERROR:HDLParsers:821 - "E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/pcores/ring_osc_v1_00_a/hdl/vhdl/user_logic.vhd" Line 168. Wrong index type for ring_osc.
ERROR:HDLParsers:3329 - "E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/pcores/ring_osc_v1_00_a/hdl/vhdl/user_logic.vhd" Line 173. Expression in type conversion to std_logic_vector has 2 possible definitions in this scope, for example, UNSIGNED and std_logic_vector.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\synthesis\system_ring_osc_0_
   wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 49 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 56 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Nov 24 10:01:45 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
ring_osc_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.gui
Assigned Driver ring_osc 1.00.a for instance ring_osc_0
ring_osc_0 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Mon Nov 24 10:02:15 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Mon Nov 24 10:02:24 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 63 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 72 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 88 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 138 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
ERROR:HDLParsers:3329 - "E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/pcores/ring_osc_v1_00_a/hdl/vhdl/user_logic.vhd" Line 174. Expression in type conversion to std_logic_vector has 2 possible definitions in this scope, for example, UNSIGNED and std_logic_vector.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\synthesis\system_ring_osc_0_
   wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 49 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 56 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Nov 24 10:27:58 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
ring_osc_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.gui
Assigned Driver ring_osc 1.00.a for instance ring_osc_0
ring_osc_0 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Mon Nov 24 10:28:47 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 63 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 72 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 88 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 138 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<9>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<10>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<11>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<12>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<13>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<14>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<15>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<16>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<17>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<18>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<19>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<20>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<21>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<22>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<23>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<24>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<25>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<26>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<27>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<28>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<29>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<30>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <slv_reg1<31>>; this signal is connected to multiple drivers.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\synthesis\system_ring_osc_0_
   wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 49 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 56 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Nov 24 10:39:33 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
ring_osc_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.gui
Assigned Driver ring_osc 1.00.a for instance ring_osc_0
ring_osc_0 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ring_osc_0 has been deleted from the project
Assigned Driver ring_osc 1.00.a for instance ring_osc_0
ring_osc_0 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Mon Nov 24 10:40:37 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Mon Nov 24 10:40:49 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 63 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 72 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 88 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 138 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 49 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 56 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 459.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
.... Copying flowfile E:/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation 

Using Flow File:
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/fpga.flw 
Using Option File(s): 
 E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-11 -nt timestamp -bm system.bmm
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc4vlx60ff668-11 -nt timestamp -bm system.bmm
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" ...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dut_cont
rol_core_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_microbla
ze_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mb_plb_w
rapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_lmb_bram
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_rs232_ua
rt_1_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_orgate_1
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_clock_ge
nerator_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mdm_0_wr
apper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_proc_sys
_reset_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ring_osc
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(10)]).
Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  23 sec
Total CPU time to NGDBUILD completion:   23 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vlx60ff668-11".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 14 secs 
Total CPU  time at the beginning of Placer: 13 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bdeea8dd) REAL time: 15 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bdeea8dd) REAL time: 15 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9a07361d) REAL time: 15 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:f4a3b48d) REAL time: 16 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:f4a3b48d) REAL time: 16 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:f4a3b48d) REAL time: 16 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:f4a3b48d) REAL time: 16 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:f4a3b48d) REAL time: 16 secs 

Phase 9.8  Global Placement
........................................
...........
Phase 9.8  Global Placement (Checksum:80fea492) REAL time: 19 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:80fea492) REAL time: 19 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:bf50794a) REAL time: 37 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:bf50794a) REAL time: 37 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:bf50794a) REAL time: 37 secs 

Total REAL time to Placer completion: 37 secs 
Total CPU  time to Placer completion: 35 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Number of Slice Flip Flops:         1,750 out of  53,248    3
  Number of 4 input LUTs:             3,048 out of  53,248    5
Logic Distribution:
  Number of occupied Slices:          2,238 out of  26,624    8
    Number of Slices containing only related logic:   2,238 out of   2,238 100
    Number of Slices containing unrelated logic:          0 out of   2,238   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,160 out of  53,248    5
    Number used as logic:             2,533
    Number used as a route-thru:        112
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     131

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                  9 out of     448    2
    IOB Flip Flops:                       2
  Number of BUFG/BUFGCTRLs:               2 out of      32    6
    Number used as BUFGs:                 2
  Number of FIFO16/RAMB16s:              16 out of     160   10
    Number used as RAMB16s:              16
  Number of DSP48s:                       3 out of      64    4
  Number of DCM_ADVs:                     1 out of       8   12
  Number of BSCAN_VIRTEX4s:               1 out of       4   25

Average Fanout of Non-Clock Nets:                3.86

Peak Memory Usage:  556 MB
Total REAL time to MAP completion:  40 secs 
Total CPU time to MAP completion:   38 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2012-12-04".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DCM_ADVs                        1 out of 8      12
   Number of DSP48s                          3 out of 64      4
   Number of ILOGICs                         1 out of 640     1
   Number of External IOBs                   9 out of 448     2
      Number of LOCed IOBs                   9 out of 9     100

   Number of OLOGICs                         1 out of 640     1
   Number of RAMB16s                        16 out of 160    10
   Number of Slices                       2238 out of 26624   8
      Number of SLICEMs                    266 out of 13312   1



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 17082 unrouted;      REAL time: 11 secs 

Phase  2  : 14845 unrouted;      REAL time: 11 secs 

Phase  3  : 5428 unrouted;      REAL time: 13 secs 

Phase  4  : 5432 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 18 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 
Total REAL time to Router completion: 24 secs 
Total CPU time to Router completion: 23 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 1527 |  0.389     |  2.651      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGCTRL_X0Y0| No   |  165 |  0.222     |  2.452      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   39 |  1.112     |  1.844      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.477     |  1.970      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_0/ring_osc_ |              |      |      |            |             |
|0/USER_LOGIC_I/ring_ |              |      |      |            |             |
|              osc<2> |         Local|      |   48 |  0.887     |  1.516      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.300ns|     9.700ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.351ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     8.367ns|     1.633ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.426ns|            |       0|           0
                                            | MINPERIOD   |     3.334ns|     6.666ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|      9.700ns|            0|            0|            3|       278091|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.700ns|          N/A|            0|            0|       278091|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 26 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  492 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc4vlx60,-11 (PRODUCTION 1.71 2012-12-04, STEPPING
level 1)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 278094 paths, 0 nets, and 15154 connections

Design statistics:
   Minimum period:   9.700ns (Maximum frequency: 103.093MHz)


Analysis completed Mon Nov 24 10:53:02 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Opened constraints file system.pcf.

Mon Nov 24 10:53:09 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc<2> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_release is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_request is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_test_done is set but the tri state is not configured. 
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Assigned Driver tmrctr 2.04.a for instance xps_timer_0
xps_timer_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver intc 2.05.a for instance xps_intc_0
xps_intc_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_intc (xps_intc_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 164 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_intc (xps_intc_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 164 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Mon Nov 24 11:27:46 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Mon Nov 24 11:27:54 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_timer;v=v1_02_a;d=xps_timer.pd
   f
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_intc;v=v2_01_a;d=xps_intc.pdf
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 63 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 72 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 88 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 138 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:xps_timer_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 159 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:xps_intc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 167 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 49 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 56 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 167 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/xps_intc_0_wrap
per/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 519.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
.... Copying flowfile E:/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation 

Using Flow File:
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/fpga.flw 
Using Option File(s): 
 E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-11 -nt timestamp -bm system.bmm
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc4vlx60ff668-11 -nt timestamp -bm system.bmm
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" ...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dut_cont
rol_core_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_microbla
ze_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mb_plb_w
rapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_lmb_bram
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_rs232_ua
rt_1_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_orgate_1
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_clock_ge
nerator_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mdm_0_wr
apper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_proc_sys
_reset_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ring_osc
_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_xps_time
r_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_xps_intc
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(10)]).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  23 sec
Total CPU time to NGDBUILD completion:   23 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vlx60ff668-11".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 15 secs 
Total CPU  time at the beginning of Placer: 14 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:35578fd8) REAL time: 16 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:35578fd8) REAL time: 16 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:af1bd218) REAL time: 16 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:517889b8) REAL time: 16 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:517889b8) REAL time: 16 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:517889b8) REAL time: 16 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:517889b8) REAL time: 16 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:517889b8) REAL time: 16 secs 

Phase 9.8  Global Placement
..............................................................
..........................................................
Phase 9.8  Global Placement (Checksum:1d0b3d9d) REAL time: 21 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:1d0b3d9d) REAL time: 21 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c68cf06d) REAL time: 39 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c68cf06d) REAL time: 39 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:c68cf06d) REAL time: 40 secs 

Total REAL time to Placer completion: 40 secs 
Total CPU  time to Placer completion: 39 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Number of Slice Flip Flops:         2,141 out of  53,248    4
  Number of 4 input LUTs:             3,518 out of  53,248    6
Logic Distribution:
  Number of occupied Slices:          2,861 out of  26,624   10
    Number of Slices containing only related logic:   2,861 out of   2,861 100
    Number of Slices containing unrelated logic:          0 out of   2,861   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,632 out of  53,248    6
    Number used as logic:             3,003
    Number used as a route-thru:        114
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     131

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                  9 out of     448    2
    IOB Flip Flops:                       2
  Number of BUFG/BUFGCTRLs:               2 out of      32    6
    Number used as BUFGs:                 2
  Number of FIFO16/RAMB16s:              16 out of     160   10
    Number used as RAMB16s:              16
  Number of DSP48s:                       3 out of      64    4
  Number of DCM_ADVs:                     1 out of       8   12
  Number of BSCAN_VIRTEX4s:               1 out of       4   25

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  571 MB
Total REAL time to MAP completion:  42 secs 
Total CPU time to MAP completion:   41 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2012-12-04".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DCM_ADVs                        1 out of 8      12
   Number of DSP48s                          3 out of 64      4
   Number of ILOGICs                         1 out of 640     1
   Number of External IOBs                   9 out of 448     2
      Number of LOCed IOBs                   9 out of 9     100

   Number of OLOGICs                         1 out of 640     1
   Number of RAMB16s                        16 out of 160    10
   Number of Slices                       2861 out of 26624  10
      Number of SLICEMs                    266 out of 13312   1



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 20045 unrouted;      REAL time: 10 secs 

Phase  2  : 17338 unrouted;      REAL time: 10 secs 

Phase  3  : 6060 unrouted;      REAL time: 12 secs 

Phase  4  : 6060 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 16 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 
Total REAL time to Router completion: 21 secs 
Total CPU time to Router completion: 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 1951 |  0.453     |  2.698      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGCTRL_X0Y0| No   |  172 |  0.285     |  2.511      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_0/ring_osc_ |              |      |      |            |             |
|0/USER_LOGIC_I/ring_ |              |      |      |            |             |
|              osc<2> |         Local|      |   47 |  1.608     |  2.069      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.211     |  1.886      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   38 |  1.244     |  1.959      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.221ns|     9.779ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.400ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     8.554ns|     1.446ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.659ns|            |       0|           0
                                            | MINPERIOD   |     3.334ns|     6.666ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|      9.779ns|            0|            0|            3|       296088|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.779ns|          N/A|            0|            0|       296088|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 24 secs 
Total CPU time to PAR completion: 23 secs 

Peak Memory Usage:  504 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc4vlx60,-11 (PRODUCTION 1.71 2012-12-04, STEPPING
level 1)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 296091 paths, 0 nets, and 18065 connections

Design statistics:
   Minimum period:   9.779ns (Maximum frequency: 102.260MHz)


Analysis completed Mon Nov 24 11:41:09 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Opened constraints file system.pcf.

Mon Nov 24 11:41:16 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc<2> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_release is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_request is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_test_done is set but the tri state is not configured. 
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Nov 24 11:45:29 2014
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Nov 24 11:45:29 2014
 xsdk.exe -hwspec E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Mon Nov 24 11:51:13 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Mon Nov 24 11:51:24 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 
FATAL_ERROR:EDK:Portability/export/Port_Main.h:159:1.1.2.32 - This application
   has discovered an exceptional condition from which it cannot recover. 
   Process will terminate. For technical support on this issue, please open a
   WebCase with this project attached at http://www.xilinx.com/support.
make: *** [SDK\SDK_Export\hw/system.xml] Error -1073741819
Done!
Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Nov 24 11:54:33 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Mon Nov 24 11:54:54 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 
FATAL_ERROR:EDK:Portability/export/Port_Main.h:159:1.1.2.32 - This application
   has discovered an exceptional condition from which it cannot recover. 
   Process will terminate. For technical support on this issue, please open a
   WebCase with this project attached at http://www.xilinx.com/support.
make: *** [SDK\SDK_Export\hw/system.xml] Error -1073741819
Done!

********************************************************************************
At Local date and time: Mon Nov 24 11:55:37 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
WARNING:EDK:4181 - PORT: Interrupt, CONNECTOR: xps_timer_0_Interrupt - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   165 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 
FATAL_ERROR:EDK:Portability/export/Port_Main.h:159:1.1.2.32 - This application
   has discovered an exceptional condition from which it cannot recover. 
   Process will terminate. For technical support on this issue, please open a
   WebCase with this project attached at http://www.xilinx.com/support.
make: *** [SDK\SDK_Export\hw/system.xml] Error -1073741819
Done!
Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Nov 24 12:01:38 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Mon Nov 24 12:01:46 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
WARNING:EDK:4181 - PORT: Interrupt, CONNECTOR: xps_timer_0_Interrupt - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   165 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_timer;v=v1_02_a;d=xps_timer.pd
   f
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_intc;v=v2_01_a;d=xps_intc.pdf
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
WARNING:EDK:4181 - PORT: Interrupt, CONNECTOR: xps_timer_0_Interrupt - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   165 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 63 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 72 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 88 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 138 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:xps_timer_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 159 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:xps_intc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 168 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 49 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 56 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 168 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/xps_intc_0_wrap
per/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 559.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
.... Copying flowfile E:/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation 

Using Flow File:
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/fpga.flw 
Using Option File(s): 
 E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-11 -nt timestamp -bm system.bmm
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc4vlx60ff668-11 -nt timestamp -bm system.bmm
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" ...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dut_cont
rol_core_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_microbla
ze_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mb_plb_w
rapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_lmb_bram
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_rs232_ua
rt_1_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_orgate_1
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_clock_ge
nerator_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mdm_0_wr
apper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_proc_sys
_reset_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ring_osc
_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_xps_time
r_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_xps_intc
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(10)]).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  25 sec
Total CPU time to NGDBUILD completion:   25 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vlx60ff668-11".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 16 secs 
Total CPU  time at the beginning of Placer: 14 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:35578fd8) REAL time: 18 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:35578fd8) REAL time: 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:af1bd218) REAL time: 19 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:517889b8) REAL time: 19 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:517889b8) REAL time: 19 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:517889b8) REAL time: 19 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:517889b8) REAL time: 19 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:517889b8) REAL time: 19 secs 

Phase 9.8  Global Placement
..............................................................
..........................................................
Phase 9.8  Global Placement (Checksum:1d0b3d9d) REAL time: 25 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:1d0b3d9d) REAL time: 25 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c68cf06d) REAL time: 42 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c68cf06d) REAL time: 42 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:c68cf06d) REAL time: 43 secs 

Total REAL time to Placer completion: 43 secs 
Total CPU  time to Placer completion: 39 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Number of Slice Flip Flops:         2,141 out of  53,248    4
  Number of 4 input LUTs:             3,518 out of  53,248    6
Logic Distribution:
  Number of occupied Slices:          2,861 out of  26,624   10
    Number of Slices containing only related logic:   2,861 out of   2,861 100
    Number of Slices containing unrelated logic:          0 out of   2,861   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,632 out of  53,248    6
    Number used as logic:             3,003
    Number used as a route-thru:        114
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     131

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                  9 out of     448    2
    IOB Flip Flops:                       2
  Number of BUFG/BUFGCTRLs:               2 out of      32    6
    Number used as BUFGs:                 2
  Number of FIFO16/RAMB16s:              16 out of     160   10
    Number used as RAMB16s:              16
  Number of DSP48s:                       3 out of      64    4
  Number of DCM_ADVs:                     1 out of       8   12
  Number of BSCAN_VIRTEX4s:               1 out of       4   25

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  571 MB
Total REAL time to MAP completion:  45 secs 
Total CPU time to MAP completion:   42 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2012-12-04".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DCM_ADVs                        1 out of 8      12
   Number of DSP48s                          3 out of 64      4
   Number of ILOGICs                         1 out of 640     1
   Number of External IOBs                   9 out of 448     2
      Number of LOCed IOBs                   9 out of 9     100

   Number of OLOGICs                         1 out of 640     1
   Number of RAMB16s                        16 out of 160    10
   Number of Slices                       2861 out of 26624  10
      Number of SLICEMs                    266 out of 13312   1



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 20045 unrouted;      REAL time: 11 secs 

Phase  2  : 17338 unrouted;      REAL time: 11 secs 

Phase  3  : 6060 unrouted;      REAL time: 14 secs 

Phase  4  : 6060 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 17 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 
Total REAL time to Router completion: 23 secs 
Total CPU time to Router completion: 23 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 1951 |  0.453     |  2.698      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGCTRL_X0Y0| No   |  172 |  0.285     |  2.511      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_0/ring_osc_ |              |      |      |            |             |
|0/USER_LOGIC_I/ring_ |              |      |      |            |             |
|              osc<2> |         Local|      |   47 |  1.608     |  2.069      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.211     |  1.886      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   38 |  1.244     |  1.959      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.221ns|     9.779ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.400ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     8.554ns|     1.446ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.659ns|            |       0|           0
                                            | MINPERIOD   |     3.334ns|     6.666ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|      9.779ns|            0|            0|            3|       296088|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.779ns|          N/A|            0|            0|       296088|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 26 secs 
Total CPU time to PAR completion: 25 secs 

Peak Memory Usage:  504 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc4vlx60,-11 (PRODUCTION 1.71 2012-12-04, STEPPING
level 1)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 296091 paths, 0 nets, and 18065 connections

Design statistics:
   Minimum period:   9.779ns (Maximum frequency: 102.260MHz)


Analysis completed Mon Nov 24 12:16:03 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 12 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Opened constraints file system.pcf.

Mon Nov 24 12:16:11 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc<2> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_release is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_request is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_test_done is set but the tri state is not configured. 
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Nov 24 12:16:38 2014
 xsdk.exe -hwspec E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <E:/Xilinx/14.4/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Mon Nov 24 12:20:50 2014
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Nov 24 12:20:50 2014
 xsdk.exe -hwspec E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
xps_intc_0 has been deleted from the project
Deleting Internal port xps_timer_0:Interrupt 
xps_timer_0 has been deleted from the project

********************************************************************************
At Local date and time: Mon Nov 24 12:22:58 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Mon Nov 24 12:23:04 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 63 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 72 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 88 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 138 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 49 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 56 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 472.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
.... Copying flowfile E:/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation 

Using Flow File:
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/fpga.flw 
Using Option File(s): 
 E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-11 -nt timestamp -bm system.bmm
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc4vlx60ff668-11 -nt timestamp -bm system.bmm
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" ...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dut_cont
rol_core_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_microbla
ze_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mb_plb_w
rapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_lmb_bram
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_rs232_ua
rt_1_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_orgate_1
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_clock_ge
nerator_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mdm_0_wr
apper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_proc_sys
_reset_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ring_osc
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(10)]).
Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  23 sec
Total CPU time to NGDBUILD completion:   23 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vlx60ff668-11".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 13 secs 
Total CPU  time at the beginning of Placer: 13 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bdeea8dd) REAL time: 14 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bdeea8dd) REAL time: 14 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9a07361d) REAL time: 14 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:f4a3b48d) REAL time: 15 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:f4a3b48d) REAL time: 15 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:f4a3b48d) REAL time: 15 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:f4a3b48d) REAL time: 15 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:f4a3b48d) REAL time: 15 secs 

Phase 9.8  Global Placement
........................................
...........
Phase 9.8  Global Placement (Checksum:80fea492) REAL time: 18 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:80fea492) REAL time: 18 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:bf50794a) REAL time: 33 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:bf50794a) REAL time: 33 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:bf50794a) REAL time: 33 secs 

Total REAL time to Placer completion: 34 secs 
Total CPU  time to Placer completion: 33 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Number of Slice Flip Flops:         1,750 out of  53,248    3
  Number of 4 input LUTs:             3,048 out of  53,248    5
Logic Distribution:
  Number of occupied Slices:          2,238 out of  26,624    8
    Number of Slices containing only related logic:   2,238 out of   2,238 100
    Number of Slices containing unrelated logic:          0 out of   2,238   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,160 out of  53,248    5
    Number used as logic:             2,533
    Number used as a route-thru:        112
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     131

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                  9 out of     448    2
    IOB Flip Flops:                       2
  Number of BUFG/BUFGCTRLs:               2 out of      32    6
    Number used as BUFGs:                 2
  Number of FIFO16/RAMB16s:              16 out of     160   10
    Number used as RAMB16s:              16
  Number of DSP48s:                       3 out of      64    4
  Number of DCM_ADVs:                     1 out of       8   12
  Number of BSCAN_VIRTEX4s:               1 out of       4   25

Average Fanout of Non-Clock Nets:                3.86

Peak Memory Usage:  557 MB
Total REAL time to MAP completion:  35 secs 
Total CPU time to MAP completion:   35 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2012-12-04".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DCM_ADVs                        1 out of 8      12
   Number of DSP48s                          3 out of 64      4
   Number of ILOGICs                         1 out of 640     1
   Number of External IOBs                   9 out of 448     2
      Number of LOCed IOBs                   9 out of 9     100

   Number of OLOGICs                         1 out of 640     1
   Number of RAMB16s                        16 out of 160    10
   Number of Slices                       2238 out of 26624   8
      Number of SLICEMs                    266 out of 13312   1



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 17082 unrouted;      REAL time: 10 secs 

Phase  2  : 14845 unrouted;      REAL time: 10 secs 

Phase  3  : 5428 unrouted;      REAL time: 12 secs 

Phase  4  : 5432 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 16 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 
Total REAL time to Router completion: 22 secs 
Total CPU time to Router completion: 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 1527 |  0.389     |  2.651      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGCTRL_X0Y0| No   |  165 |  0.222     |  2.452      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   39 |  1.112     |  1.844      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.477     |  1.970      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_0/ring_osc_ |              |      |      |            |             |
|0/USER_LOGIC_I/ring_ |              |      |      |            |             |
|              osc<2> |         Local|      |   48 |  0.887     |  1.516      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.300ns|     9.700ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.351ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     8.367ns|     1.633ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.426ns|            |       0|           0
                                            | MINPERIOD   |     3.334ns|     6.666ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|      9.700ns|            0|            0|            3|       278091|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.700ns|          N/A|            0|            0|       278091|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 24 secs 
Total CPU time to PAR completion: 23 secs 

Peak Memory Usage:  492 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc4vlx60,-11 (PRODUCTION 1.71 2012-12-04, STEPPING
level 1)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 278094 paths, 0 nets, and 15154 connections

Design statistics:
   Minimum period:   9.700ns (Maximum frequency: 103.093MHz)


Analysis completed Mon Nov 24 12:35:18 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Opened constraints file system.pcf.

Mon Nov 24 12:35:25 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc<2> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_release is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_request is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_test_done is set but the tri state is not configured. 
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Assigned Driver intc 2.05.a for instance xps_intc_0
xps_intc_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_intc (xps_intc_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 159 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
Generated Addresses Successfully
Assigned Driver tmrctr 2.04.a for instance xps_timer_0
xps_timer_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Deleting Internal port xps_intc_0:Irq 
Deleting Internal port xps_intc_0:Intr 
xps_intc_0 has been deleted from the project
Deleting Internal port xps_timer_0:Interrupt 
xps_timer_0 has been deleted from the project
Assigned Driver tmrctr 2.04.a for instance xps_timer_0
xps_timer_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
xps_timer_0 has been deleted from the project
fit_timer_0 has been added to the project
fit_timer_0 has been deleted from the project
Assigned Driver intc 2.05.a for instance dcr_intc_0
dcr_intc_0 has been added to the project
WARNING:EDK:2137 - Peripheral dcr_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral dcr_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral dcr_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Deleting Internal port dcr_intc_0:Irq 
Deleting Internal port dcr_intc_0:Intr 
dcr_intc_0 has been deleted from the project
Assigned Driver tmrctr 2.04.a for instance xps_timer_0
xps_timer_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver intc 2.05.a for instance xps_intc_0
xps_intc_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
xps_intc_0 has been deleted from the project
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver intc 2.05.a for instance xps_intc_0
xps_intc_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
xps_intc_0 has been deleted from the project
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
xps_timer_0 has been deleted from the project

********************************************************************************
At Local date and time: Mon Nov 24 14:31:21 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Mon Nov 24 14:31:28 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 4 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 63 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 72 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 88 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 138 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 49 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 56 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 483.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
.... Copying flowfile E:/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation 

Using Flow File:
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/fpga.flw 
Using Option File(s): 
 E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-11 -nt timestamp -bm system.bmm
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc4vlx60ff668-11 -nt timestamp -bm system.bmm
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" ...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dut_cont
rol_core_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_microbla
ze_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mb_plb_w
rapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_lmb_bram
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_rs232_ua
rt_1_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_orgate_1
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_clock_ge
nerator_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mdm_0_wr
apper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_proc_sys
_reset_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ring_osc
_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(10)]).
Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  23 sec
Total CPU time to NGDBUILD completion:   23 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vlx60ff668-11".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 13 secs 
Total CPU  time at the beginning of Placer: 13 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bdeea8dd) REAL time: 14 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bdeea8dd) REAL time: 14 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9a07361d) REAL time: 14 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:f4a3b48d) REAL time: 15 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:f4a3b48d) REAL time: 15 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:f4a3b48d) REAL time: 15 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:f4a3b48d) REAL time: 15 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:f4a3b48d) REAL time: 15 secs 

Phase 9.8  Global Placement
........................................
...........
Phase 9.8  Global Placement (Checksum:80fea492) REAL time: 18 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:80fea492) REAL time: 18 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:bf50794a) REAL time: 33 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:bf50794a) REAL time: 33 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:bf50794a) REAL time: 34 secs 

Total REAL time to Placer completion: 34 secs 
Total CPU  time to Placer completion: 33 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Number of Slice Flip Flops:         1,750 out of  53,248    3
  Number of 4 input LUTs:             3,048 out of  53,248    5
Logic Distribution:
  Number of occupied Slices:          2,238 out of  26,624    8
    Number of Slices containing only related logic:   2,238 out of   2,238 100
    Number of Slices containing unrelated logic:          0 out of   2,238   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,160 out of  53,248    5
    Number used as logic:             2,533
    Number used as a route-thru:        112
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     131

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                  9 out of     448    2
    IOB Flip Flops:                       2
  Number of BUFG/BUFGCTRLs:               2 out of      32    6
    Number used as BUFGs:                 2
  Number of FIFO16/RAMB16s:              16 out of     160   10
    Number used as RAMB16s:              16
  Number of DSP48s:                       3 out of      64    4
  Number of DCM_ADVs:                     1 out of       8   12
  Number of BSCAN_VIRTEX4s:               1 out of       4   25

Average Fanout of Non-Clock Nets:                3.86

Peak Memory Usage:  557 MB
Total REAL time to MAP completion:  36 secs 
Total CPU time to MAP completion:   35 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2012-12-04".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DCM_ADVs                        1 out of 8      12
   Number of DSP48s                          3 out of 64      4
   Number of ILOGICs                         1 out of 640     1
   Number of External IOBs                   9 out of 448     2
      Number of LOCed IOBs                   9 out of 9     100

   Number of OLOGICs                         1 out of 640     1
   Number of RAMB16s                        16 out of 160    10
   Number of Slices                       2238 out of 26624   8
      Number of SLICEMs                    266 out of 13312   1



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 17082 unrouted;      REAL time: 10 secs 

Phase  2  : 14845 unrouted;      REAL time: 10 secs 

Phase  3  : 5428 unrouted;      REAL time: 12 secs 

Phase  4  : 5432 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 16 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 
Total REAL time to Router completion: 22 secs 
Total CPU time to Router completion: 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 1527 |  0.389     |  2.651      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGCTRL_X0Y0| No   |  165 |  0.222     |  2.452      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   39 |  1.112     |  1.844      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.477     |  1.970      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_0/ring_osc_ |              |      |      |            |             |
|0/USER_LOGIC_I/ring_ |              |      |      |            |             |
|              osc<2> |         Local|      |   48 |  0.887     |  1.516      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.300ns|     9.700ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.351ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     8.367ns|     1.633ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.426ns|            |       0|           0
                                            | MINPERIOD   |     3.334ns|     6.666ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|      9.700ns|            0|            0|            3|       278091|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.700ns|          N/A|            0|            0|       278091|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 24 secs 
Total CPU time to PAR completion: 24 secs 

Peak Memory Usage:  492 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc4vlx60,-11 (PRODUCTION 1.71 2012-12-04, STEPPING
level 1)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 278094 paths, 0 nets, and 15154 connections

Design statistics:
   Minimum period:   9.700ns (Maximum frequency: 103.093MHz)


Analysis completed Mon Nov 24 14:43:59 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Opened constraints file system.pcf.

Mon Nov 24 14:44:06 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc<2> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_release is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_request is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_test_done is set but the tri state is not configured. 
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Assigned Driver intc 2.05.a for instance xps_intc_0
xps_intc_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_intc (xps_intc_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 159 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
Generated Addresses Successfully
The project's MHS file has changed on disk.
Assigned Driver tmrctr 2.04.a for instance xps_timer_0
xps_timer_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
Generated Addresses Successfully
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Mon Nov 24 15:47:20 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Mon Nov 24 15:48:00 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: INTERRUPT, CONNECTOR: xps_intc_0_Irq - No driver found.
   Port will be driven to GND -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 40 
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   109 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 149 
WARNING:EDK:4181 - PORT: Irq, CONNECTOR: microblaze_0_Interrupt - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   166 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_intc;v=v2_01_a;d=xps_intc.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_timer;v=v1_02_a;d=xps_timer.pd
   f
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 88 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: INTERRUPT, CONNECTOR: xps_intc_0_Irq - No driver found.
   Port will be driven to GND -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 40 
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   109 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 149 
WARNING:EDK:4181 - PORT: Irq, CONNECTOR: microblaze_0_Interrupt - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   166 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 82 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 112 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: microblaze_0, PORT: INTERRUPT - port is driven by a
   sourceless connector -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 
Completion time: 1.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Mon Nov 24 15:49:32 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Mon Nov 24 15:49:47 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
WARNING:EDK:4181 - PORT: Irq, CONNECTOR: microblaze_0_Interrupt - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   165 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_intc;v=v2_01_a;d=xps_intc.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_timer;v=v1_02_a;d=xps_timer.pd
   f
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 88 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
WARNING:EDK:4181 - PORT: Irq, CONNECTOR: microblaze_0_Interrupt - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   165 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 63 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 72 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 88 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 138 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:xps_intc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 159 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:xps_timer_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 169 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 49 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 56 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 159 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/xps_intc_0_wrap
per/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 499.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
.... Copying flowfile E:/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation 

Using Flow File:
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/fpga.flw 
Using Option File(s): 
 E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-11 -nt timestamp -bm system.bmm
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc4vlx60ff668-11 -nt timestamp -bm system.bmm
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" ...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dut_cont
rol_core_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_microbla
ze_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mb_plb_w
rapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_lmb_bram
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_rs232_ua
rt_1_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_orgate_1
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_clock_ge
nerator_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mdm_0_wr
apper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_proc_sys
_reset_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ring_osc
_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_xps_intc
_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_xps_time
r_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(10)]).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  22 sec
Total CPU time to NGDBUILD completion:   22 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vlx60ff668-11".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 14 secs 
Total CPU  time at the beginning of Placer: 13 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:355891c1) REAL time: 15 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:355891c1) REAL time: 15 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:af1cd401) REAL time: 15 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:51798ba1) REAL time: 15 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:51798ba1) REAL time: 15 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:51798ba1) REAL time: 15 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:51798ba1) REAL time: 15 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:51798ba1) REAL time: 15 secs 

Phase 9.8  Global Placement
...................................................
........................................
...........................................................
..........................
................
Phase 9.8  Global Placement (Checksum:258af569) REAL time: 26 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:258af569) REAL time: 26 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:9d00c40d) REAL time: 46 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:9d00c40d) REAL time: 47 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:9d00c40d) REAL time: 47 secs 

Total REAL time to Placer completion: 47 secs 
Total CPU  time to Placer completion: 46 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Number of Slice Flip Flops:         2,148 out of  53,248    4
  Number of 4 input LUTs:             3,521 out of  53,248    6
Logic Distribution:
  Number of occupied Slices:          2,597 out of  26,624    9
    Number of Slices containing only related logic:   2,597 out of   2,597 100
    Number of Slices containing unrelated logic:          0 out of   2,597   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,635 out of  53,248    6
    Number used as logic:             3,006
    Number used as a route-thru:        114
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     131

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                  9 out of     448    2
    IOB Flip Flops:                       2
  Number of BUFG/BUFGCTRLs:               2 out of      32    6
    Number used as BUFGs:                 2
  Number of FIFO16/RAMB16s:              16 out of     160   10
    Number used as RAMB16s:              16
  Number of DSP48s:                       3 out of      64    4
  Number of DCM_ADVs:                     1 out of       8   12
  Number of BSCAN_VIRTEX4s:               1 out of       4   25

Average Fanout of Non-Clock Nets:                3.87

Peak Memory Usage:  572 MB
Total REAL time to MAP completion:  49 secs 
Total CPU time to MAP completion:   48 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2012-12-04".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DCM_ADVs                        1 out of 8      12
   Number of DSP48s                          3 out of 64      4
   Number of ILOGICs                         1 out of 640     1
   Number of External IOBs                   9 out of 448     2
      Number of LOCed IOBs                   9 out of 9     100

   Number of OLOGICs                         1 out of 640     1
   Number of RAMB16s                        16 out of 160    10
   Number of Slices                       2597 out of 26624   9
      Number of SLICEMs                    266 out of 13312   1



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 19686 unrouted;      REAL time: 10 secs 

Phase  2  : 17115 unrouted;      REAL time: 10 secs 

Phase  3  : 6031 unrouted;      REAL time: 12 secs 

Phase  4  : 6031 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 
Total REAL time to Router completion: 21 secs 
Total CPU time to Router completion: 20 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 1825 |  0.377     |  2.681      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGCTRL_X0Y0| No   |  160 |  0.300     |  2.523      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_0/ring_osc_ |              |      |      |            |             |
|0/USER_LOGIC_I/ring_ |              |      |      |            |             |
|              osc<2> |         Local|      |   44 |  1.179     |  1.616      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.180     |  2.025      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   37 |  1.617     |  2.331      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  0.989      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.521ns|     9.479ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.403ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     8.795ns|     1.205ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.420ns|            |       0|           0
                                            | MINPERIOD   |     3.334ns|     6.666ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|      9.479ns|            0|            0|            3|       296109|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.479ns|          N/A|            0|            0|       296109|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 24 secs 
Total CPU time to PAR completion: 23 secs 

Peak Memory Usage:  502 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc4vlx60,-11 (PRODUCTION 1.71 2012-12-04, STEPPING
level 1)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 296112 paths, 0 nets, and 17744 connections

Design statistics:
   Minimum period:   9.479ns (Maximum frequency: 105.496MHz)


Analysis completed Mon Nov 24 16:02:42 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Opened constraints file system.pcf.

Mon Nov 24 16:02:49 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc<2> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_release is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_request is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_test_done is set but the tri state is not configured. 
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Deleting Internal port xps_intc_0:Intr 
Deleting Internal port xps_timer_0:Interrupt 
xps_timer_0 has been deleted from the project
Deleting Internal port xps_intc_0:Irq 
xps_intc_0 has been deleted from the project
Assigned Driver tmrctr 2.04.a for instance xps_timer_0
xps_timer_0 has been added to the project
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Tue Nov 25 10:47:04 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Nov 25 10:47:15 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_timer;v=v1_02_a;d=xps_timer.pd
   f
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 88 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:dlmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 63 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb_cntlr -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 72 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:lmb_bram - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:rs232_uart_1 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 88 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:orgate_1 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mdm_0 - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:proc_sys_reset_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 138 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 151 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:xps_timer_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 159 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/microblaze_0_wr
apper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 49 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/ilmb_wrapper/sy
stem_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 56 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/dlmb_wrapper/sy
stem_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc4vlx60ff668-11 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/clock_generator
_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 501.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc4vlx60ff668-11 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
.... Copying flowfile E:/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation 

Using Flow File:
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/fpga.flw 
Using Option File(s): 
 E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-11 -nt timestamp -bm system.bmm
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc4vlx60ff668-11 -nt timestamp -bm system.bmm
E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system.ngc" ...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dut_cont
rol_core_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_microbla
ze_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mb_plb_w
rapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_wra
pper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_dlmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ilmb_cnt
lr_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_lmb_bram
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_rs232_ua
rt_1_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_orgate_1
_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_clock_ge
nerator_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_mdm_0_wr
apper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_proc_sys
_reset_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_ring_osc
_0_wrapper.ngc"...
Loading design module
"E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/implementation/system_xps_time
r_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(10)]).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  23 sec
Total CPU time to NGDBUILD completion:   23 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vlx60ff668-11".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 15 secs 
Total CPU  time at the beginning of Placer: 13 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b3e0c40d) REAL time: 18 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b3e0c40d) REAL time: 18 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:4115c6cd) REAL time: 18 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:c61bcba5) REAL time: 18 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:c61bcba5) REAL time: 18 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:c61bcba5) REAL time: 18 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:c61bcba5) REAL time: 18 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:c61bcba5) REAL time: 18 secs 

Phase 9.8  Global Placement
..........................................................................
.................................................
Phase 9.8  Global Placement (Checksum:90794723) REAL time: 24 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:90794723) REAL time: 24 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:370cae2b) REAL time: 39 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:370cae2b) REAL time: 39 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:370cae2b) REAL time: 39 secs 

Total REAL time to Placer completion: 39 secs 
Total CPU  time to Placer completion: 36 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Number of Slice Flip Flops:         2,050 out of  53,248    3
  Number of 4 input LUTs:             3,435 out of  53,248    6
Logic Distribution:
  Number of occupied Slices:          2,709 out of  26,624   10
    Number of Slices containing only related logic:   2,709 out of   2,709 100
    Number of Slices containing unrelated logic:          0 out of   2,709   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,549 out of  53,248    6
    Number used as logic:             2,920
    Number used as a route-thru:        114
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     131

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                  9 out of     448    2
    IOB Flip Flops:                       2
  Number of BUFG/BUFGCTRLs:               2 out of      32    6
    Number used as BUFGs:                 2
  Number of FIFO16/RAMB16s:              16 out of     160   10
    Number used as RAMB16s:              16
  Number of DSP48s:                       3 out of      64    4
  Number of DCM_ADVs:                     1 out of       8   12
  Number of BSCAN_VIRTEX4s:               1 out of       4   25

Average Fanout of Non-Clock Nets:                3.90

Peak Memory Usage:  567 MB
Total REAL time to MAP completion:  42 secs 
Total CPU time to MAP completion:   38 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2012-12-04".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DCM_ADVs                        1 out of 8      12
   Number of DSP48s                          3 out of 64      4
   Number of ILOGICs                         1 out of 640     1
   Number of External IOBs                   9 out of 448     2
      Number of LOCed IOBs                   9 out of 9     100

   Number of OLOGICs                         1 out of 640     1
   Number of RAMB16s                        16 out of 160    10
   Number of Slices                       2709 out of 26624  10
      Number of SLICEMs                    266 out of 13312   1



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 19393 unrouted;      REAL time: 10 secs 

Phase  2  : 16805 unrouted;      REAL time: 10 secs 

Phase  3  : 5959 unrouted;      REAL time: 13 secs 

Phase  4  : 5966 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 17 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 
Total REAL time to Router completion: 23 secs 
Total CPU time to Router completion: 22 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 1842 |  0.435     |  2.694      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 | BUFGCTRL_X0Y0| No   |  164 |  0.285     |  2.514      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.477     |  2.149      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   39 |  2.850     |  3.568      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_0/ring_osc_ |              |      |      |            |             |
|0/USER_LOGIC_I/ring_ |              |      |      |            |             |
|              osc<2> |         Local|      |   47 |  1.792     |  2.417      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.562ns|     9.438ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.404ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     8.785ns|     1.215ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.343ns|            |       0|           0
                                            | MINPERIOD   |     3.334ns|     6.666ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|      9.438ns|            0|            0|            3|       294848|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.438ns|          N/A|            0|            0|       294848|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 26 secs 
Total CPU time to PAR completion: 24 secs 

Peak Memory Usage:  502 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc4vlx60,-11 (PRODUCTION 1.71 2012-12-04, STEPPING
level 1)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 294851 paths, 0 nets, and 17429 connections

Design statistics:
   Minimum period:   9.438ns (Maximum frequency: 105.955MHz)


Analysis completed Tue Nov 25 11:00:27 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
E:\Xilinx\14.4\ISE_DS\ISE\;E:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Opened constraints file system.pcf.

Tue Nov 25 11:00:35 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc<2> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_release is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_request is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_test_done is set but the tri state is not configured. 
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Assigned Driver intc 2.05.a for instance xps_intc_0
xps_intc_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_intc (xps_intc_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 167 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Tue Nov 25 11:51:49 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Nov 25 11:51:58 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_timer;v=v1_02_a;d=xps_timer.pd
   f
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_intc;v=v2_01_a;d=xps_intc.pdf
Generated Block Diagram.
Rasterizing dut_control_core_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing ORGate_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing ring_osc_0.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-11 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse E:/Adam/Characterizing/dut_mb_v4lx60_template/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\dut_control_core_v1_0
   0_a\data\dut_control_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\pcores\ring_osc_v1_00_a\data
   \ring_osc_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
   108 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 148 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 81 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 111 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 16 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:microblaze_0 -
E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line 29 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:mb_plb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs
line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ilmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Trying to terminate Process...
INSTANCE:dlmb - E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\system.mhs line
56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
<E:/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Done!

********************************************************************************
At Local date and time: Tue Nov 25 11:58:17 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc
rm -f platgen.log
rm: cannot remove `platgen.log': Permission denied
make: *** [netlistclean] Error 1
Done!

********************************************************************************
At Local date and time: Tue Nov 25 11:58:25 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_dut_control_core_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_orgate_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_ring_osc_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc
rm -f platgen.log
rm: cannot remove `platgen.log': Permission denied
make: *** [netlistclean] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.filters
Done writing Tab View settings to:
	E:\Adam\Characterizing\dut_mb_v4lx60_template\hw\etc\system.gui
