// Seed: 1368109056
module module_1 (
    input  wire id_0
    , id_3,
    output wor  module_0
);
  assign id_3 = 1;
endmodule
module module_1 (
    input uwire id_0
    , id_42,
    output tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    input wire id_4,
    output wand id_5,
    input uwire id_6,
    input wor id_7,
    input tri id_8,
    input supply0 id_9,
    output wire id_10,
    input tri id_11,
    input tri id_12,
    input wor id_13,
    input supply1 id_14,
    input tri0 id_15,
    input wand id_16,
    output uwire id_17,
    input supply1 id_18,
    input supply1 id_19,
    output tri0 id_20,
    input wor id_21,
    output supply1 id_22,
    input supply1 id_23,
    input supply0 id_24,
    output supply0 id_25,
    output uwire id_26,
    input tri id_27
    , id_43,
    output tri1 id_28,
    input tri id_29,
    input supply0 id_30,
    input tri1 id_31,
    input supply0 id_32,
    output uwire id_33,
    input supply0 id_34,
    input tri1 id_35,
    output wor id_36,
    input uwire id_37,
    input tri0 id_38,
    input tri1 id_39,
    output tri1 id_40
);
  wire id_44;
  nand (
      id_17,
      id_14,
      id_21,
      id_8,
      id_15,
      id_13,
      id_23,
      id_4,
      id_37,
      id_44,
      id_39,
      id_0,
      id_2,
      id_42,
      id_19,
      id_34,
      id_24,
      id_29,
      id_11,
      id_16,
      id_35,
      id_43,
      id_18,
      id_31,
      id_32,
      id_30,
      id_6
  );
  module_0(
      id_4, id_17
  ); id_45(
      .id_0(id_12), .id_1(1)
  );
endmodule
