Simulator report for PLIS
Sat Sep 19 12:16:40 2020
Quartus II 64-Bit Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 131 nodes    ;
; Simulation Coverage         ;      81.25 % ;
; Total Number of Transitions ; 7754         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Option                                                                                     ; Setting      ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Simulation mode                                                                            ; Functional   ; Timing        ;
; Start time                                                                                 ; 0 ns         ; 0 ns          ;
; Simulation results format                                                                  ; CVWF         ;               ;
; Vector input source                                                                        ; IMITATOR.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On           ; On            ;
; Check outputs                                                                              ; Off          ; Off           ;
; Report simulation coverage                                                                 ; On           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On           ; On            ;
; Display missing 1-value coverage report                                                    ; On           ; On            ;
; Display missing 0-value coverage report                                                    ; On           ; On            ;
; Detect setup and hold time violations                                                      ; Off          ; Off           ;
; Detect glitches                                                                            ; Off          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off          ; Off           ;
; Generate Signal Activity File                                                              ; Off          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off          ; Off           ;
; Group bus channels in simulation results                                                   ; Off          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto         ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      81.25 % ;
; Total nodes checked                                 ; 131          ;
; Total output ports checked                          ; 128          ;
; Total output ports with complete 1/0-value coverage ; 104          ;
; Total output ports with no 1/0-value coverage       ; 22           ;
; Total output ports with no 1-value coverage         ; 22           ;
; Total output ports with no 0-value coverage         ; 24           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                      ; Output Port Name                                                                               ; Output Port Type ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+
; |IMITATOR|OUT                                                                                  ; |IMITATOR|OUT                                                                                  ; pin_out          ;
; |IMITATOR|CLK_IN                                                                               ; |IMITATOR|CLK_IN                                                                               ; out              ;
; |IMITATOR|block1:inst|counter:inst2|tmp[5]                                                     ; |IMITATOR|block1:inst|counter:inst2|tmp[5]                                                     ; regout           ;
; |IMITATOR|block1:inst|counter:inst2|tmp[4]                                                     ; |IMITATOR|block1:inst|counter:inst2|tmp[4]                                                     ; regout           ;
; |IMITATOR|block1:inst|counter:inst2|tmp[3]                                                     ; |IMITATOR|block1:inst|counter:inst2|tmp[3]                                                     ; regout           ;
; |IMITATOR|block1:inst|counter:inst2|tmp[2]                                                     ; |IMITATOR|block1:inst|counter:inst2|tmp[2]                                                     ; regout           ;
; |IMITATOR|block1:inst|counter:inst2|tmp[1]                                                     ; |IMITATOR|block1:inst|counter:inst2|tmp[1]                                                     ; regout           ;
; |IMITATOR|block1:inst|marker1:inst1|tmp[1]                                                     ; |IMITATOR|block1:inst|marker1:inst1|tmp[1]                                                     ; regout           ;
; |IMITATOR|block1:inst|marker1:inst1|tmp[2]                                                     ; |IMITATOR|block1:inst|marker1:inst1|tmp[2]                                                     ; regout           ;
; |IMITATOR|block1:inst|marker1:inst1|tmp[3]                                                     ; |IMITATOR|block1:inst|marker1:inst1|tmp[3]                                                     ; regout           ;
; |IMITATOR|block1:inst|data1:inst3|tmp[1]                                                       ; |IMITATOR|block1:inst|data1:inst3|tmp[1]                                                       ; regout           ;
; |IMITATOR|block1:inst|data1:inst3|tmp[2]                                                       ; |IMITATOR|block1:inst|data1:inst3|tmp[2]                                                       ; regout           ;
; |IMITATOR|block1:inst|multipleks:inst|DOUT                                                     ; |IMITATOR|block1:inst|multipleks:inst|DOUT                                                     ; out              ;
; |IMITATOR|switch:inst4|DOUT                                                                    ; |IMITATOR|switch:inst4|DOUT                                                                    ; regout           ;
; |IMITATOR|block1:inst|counter:inst2|LessThan0~0                                                ; |IMITATOR|block1:inst|counter:inst2|LessThan0~0                                                ; out0             ;
; |IMITATOR|block1:inst|counter:inst2|LessThan0~1                                                ; |IMITATOR|block1:inst|counter:inst2|LessThan0~1                                                ; out0             ;
; |IMITATOR|block1:inst|counter:inst2|LessThan0~3                                                ; |IMITATOR|block1:inst|counter:inst2|LessThan0~3                                                ; out0             ;
; |IMITATOR|block1:inst|counter:inst2|Add0~0                                                     ; |IMITATOR|block1:inst|counter:inst2|Add0~0                                                     ; out0             ;
; |IMITATOR|block1:inst|counter:inst2|Add0~1                                                     ; |IMITATOR|block1:inst|counter:inst2|Add0~1                                                     ; out0             ;
; |IMITATOR|block1:inst|counter:inst2|Add0~2                                                     ; |IMITATOR|block1:inst|counter:inst2|Add0~2                                                     ; out0             ;
; |IMITATOR|block1:inst|counter:inst2|Add0~3                                                     ; |IMITATOR|block1:inst|counter:inst2|Add0~3                                                     ; out0             ;
; |IMITATOR|block1:inst|counter:inst2|Add0~4                                                     ; |IMITATOR|block1:inst|counter:inst2|Add0~4                                                     ; out0             ;
; |IMITATOR|block1:inst|counter:inst2|Add0~5                                                     ; |IMITATOR|block1:inst|counter:inst2|Add0~5                                                     ; out0             ;
; |IMITATOR|block1:inst|counter:inst2|Add0~6                                                     ; |IMITATOR|block1:inst|counter:inst2|Add0~6                                                     ; out0             ;
; |IMITATOR|block1:inst|counter:inst2|Add0~7                                                     ; |IMITATOR|block1:inst|counter:inst2|Add0~7                                                     ; out0             ;
; |IMITATOR|block1:inst|counter:inst2|Add0~8                                                     ; |IMITATOR|block1:inst|counter:inst2|Add0~8                                                     ; out0             ;
; |IMITATOR|block1:inst|counter:inst2|Add0~9                                                     ; |IMITATOR|block1:inst|counter:inst2|Add0~9                                                     ; out0             ;
; |IMITATOR|block1:inst|counter:inst2|Add0~10                                                    ; |IMITATOR|block1:inst|counter:inst2|Add0~10                                                    ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|Add0~0                                                     ; |IMITATOR|block1:inst|marker1:inst1|Add0~0                                                     ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|Add0~1                                                     ; |IMITATOR|block1:inst|marker1:inst1|Add0~1                                                     ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|Add0~2                                                     ; |IMITATOR|block1:inst|marker1:inst1|Add0~2                                                     ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|Add0~3                                                     ; |IMITATOR|block1:inst|marker1:inst1|Add0~3                                                     ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|Add0~4                                                     ; |IMITATOR|block1:inst|marker1:inst1|Add0~4                                                     ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|Add0~0                                                       ; |IMITATOR|block1:inst|data1:inst3|Add0~0                                                       ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|Add0~1                                                       ; |IMITATOR|block1:inst|data1:inst3|Add0~1                                                       ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|Add0~2                                                       ; |IMITATOR|block1:inst|data1:inst3|Add0~2                                                       ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|_~0                      ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|_~0                      ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1   ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1   ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout     ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout     ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0   ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0   ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|_~1                      ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|_~1                      ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1   ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1   ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout     ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout     ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0   ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0   ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|_~2                      ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|_~2                      ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1   ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1   ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout     ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout     ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|_~3                      ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|_~3                      ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0   ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0   ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|_~4                      ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|_~4                      ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1   ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1   ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout     ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout     ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|_~5                      ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|_~5                      ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1   ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1   ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout     ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout     ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0   ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0   ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|_~6                      ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|_~6                      ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1   ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1   ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout     ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout     ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~0                    ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~0                    ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout~1 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~1                    ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~1                    ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~2                    ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~2                    ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n2_mux_dataout~1 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n2_mux_dataout   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n3_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~3                    ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~3                    ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n3_mux_dataout~1 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n3_mux_dataout   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~4                    ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~4                    ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~5                    ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~5                    ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n5_mux_dataout~1 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n5_mux_dataout~1 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n5_mux_dataout   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n5_mux_dataout   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~6                    ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~6                    ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n7_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n7_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~7                    ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~7                    ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n7_mux_dataout~1 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n7_mux_dataout~1 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n7_mux_dataout   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n7_mux_dataout   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~8                    ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~8                    ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n0_mux_dataout~1 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n0_mux_dataout   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n1_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~9                    ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~9                    ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n1_mux_dataout~1 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n1_mux_dataout   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n2_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n2_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~10                   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~10                   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n2_mux_dataout   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n2_mux_dataout   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n3_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n3_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~11                   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~11                   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n3_mux_dataout   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n3_mux_dataout   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n0_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~12                   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~12                   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n0_mux_dataout~1 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n0_mux_dataout   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n1_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n1_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~13                   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~13                   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n1_mux_dataout~1 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n1_mux_dataout~1 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n1_mux_dataout   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l3_w0_n1_mux_dataout   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~14                   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|_~14                   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout~1 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout~1 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l4_w0_n0_mux_dataout   ; out0             ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                      ; Output Port Name                                                                               ; Output Port Type ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+
; |IMITATOR|EN_IN                                                                                ; |IMITATOR|EN_IN                                                                                ; out              ;
; |IMITATOR|R_IN                                                                                 ; |IMITATOR|R_IN                                                                                 ; out              ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0   ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0   ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0   ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0   ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1   ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1   ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout     ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout     ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0   ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout~1 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n2_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout~1 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout~1 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n5_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n5_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout~1 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout~1 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n0_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n2_mux_dataout~1 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n2_mux_dataout~1 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n3_mux_dataout~1 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n3_mux_dataout~1 ; out0             ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                      ; Output Port Name                                                                               ; Output Port Type ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+
; |IMITATOR|EN_IN                                                                                ; |IMITATOR|EN_IN                                                                                ; out              ;
; |IMITATOR|R_IN                                                                                 ; |IMITATOR|R_IN                                                                                 ; out              ;
; |IMITATOR|block1:inst|counter:inst2|tmp[6]                                                     ; |IMITATOR|block1:inst|counter:inst2|tmp[6]                                                     ; regout           ;
; |IMITATOR|block1:inst|counter:inst2|LessThan0~2                                                ; |IMITATOR|block1:inst|counter:inst2|LessThan0~2                                                ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0   ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0   ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0   ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0   ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1   ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1   ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout     ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout     ; out0             ;
; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0   ; |IMITATOR|block1:inst|data1:inst3|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout~1 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n2_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout~1 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout~1 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n4_mux_dataout   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n5_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n5_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout~1 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout~1 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout   ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l1_w0_n6_mux_dataout   ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n0_mux_dataout~0 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n2_mux_dataout~1 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n2_mux_dataout~1 ; out0             ;
; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n3_mux_dataout~1 ; |IMITATOR|block1:inst|marker1:inst1|lpm_mux:Mux0|mux_lpc:auto_generated|l2_w0_n3_mux_dataout~1 ; out0             ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Sep 19 12:16:40 2020
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off PLIS -c PLIS
Info: Using vector source file "C:/Users/Admin/Desktop/проект/IMITATOR.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of IMITATOR.vwf called PLIS.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      81.25 %
Info: Number of transitions in simulation is 7754
Info: Vector file IMITATOR.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4326 megabytes
    Info: Processing ended: Sat Sep 19 12:16:40 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


