irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun	15.20-s022: Started on Apr 28, 2020 at 01:15:20 CDT
irun
	-f run_vm.f
		+access+rwc
		-timescale 1ns/1ns
		-coverage A
		-covoverwrite
		-covfile ./cov_conf.ccf
		-covworkdir /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_46_14_1722/chain_0/all_test/run_96/cov_work
		-uvmhome /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv
		+UVM_VERBOSITY=UVM_LOW
		-f file_list.f
			-incdir ../uvm
			-incdir ../test
			../design/lv2/def_lv2.sv
			../design/common/addr_segregator_proc.sv
			../design/lv2/lru_block_lv2.sv
			../design/common/blk_hit_proc_md.sv
			../design/common/access_blk_proc_md.sv
			../design/common/free_blk_md.sv
			../design/common/blk_to_be_accessed_md.sv
			../design/lv2/main_func_lv2.sv
			../design/lv2/cache_block_lv2.sv
			../design/lv2/cache_controller_lv2.sv
			../design/lv2/cache_wrapper_lv2.sv
			../design/lv1/def_lv1.sv
			../design/lv1/access_blk_snoop_md.sv
			../design/lv1/addr_segregator_snoop.sv
			../design/lv1/blk_hit_snoop_md.sv
			../design/lv1/blk_to_be_accessed_snoop_md.sv
			../design/lv1/lru_block_lv1.sv
			../design/lv1/mesi_fsm_lv1.sv
			../design/lv1/main_func_lv1_il.sv
			../design/lv1/main_func_lv1_dl.sv
			../design/lv1/cache_controller_lv1_il.sv
			../design/lv1/cache_controller_lv1_dl.sv
			../design/lv1/cache_block_lv1_il.sv
			../design/lv1/cache_block_lv1_dl.sv
			../design/lv1/cache_wrapper_lv1_il.sv
			../design/lv1/cache_wrapper_lv1_dl.sv
			../design/lv1/cache_lv1_unicore.sv
			../design/lv1/cache_lv1_multicore.sv
			../design/cache_top.sv
			../gold/memory.sv
			../gold/lrs_arbiter.sv
			../uvm/cpu_lv1_interface.sv
			../uvm/system_bus_interface.sv
			../uvm/cpu_mesi_lru_interface.sv
			../uvm/cpu_pkg.sv
			../uvm/top.sv
	+UVM_TESTNAME=r0_w1_r2_same_addr_dcache
	-define TEST20

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_LOW

Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv
file: ../uvm/top.sv
        expected.bus_req_proc_num = i;
                                    |
ncvlog: *W,ENUMERR (../uvm/cache_scoreboard_c.sv,307|36): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_46_14_1722/chain_0/all_test/run_96/.SRvSof/ncvlog_2020_04_28_01_15_22.vsof
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		cpu_pkg
		top
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

	Extracting FSMs for coverage:
		worklib.memory
		worklib.lrs_arbiter
		worklib.blk_hit_proc_md
		worklib.addr_segregator_proc
		worklib.free_blk_md
		worklib.access_blk_proc_md
		worklib.blk_to_be_accessed_md
		worklib.main_func_lv2
		worklib.cache_block_lv2
		worklib.lru_block_lv2
		worklib.cache_controller_lv2
		worklib.cache_wrapper_lv2
		worklib.lru_block_lv1
		worklib.mesi_fsm_lv1
		worklib.cache_controller_lv1_dl
		worklib.blk_hit_snoop_md
		worklib.addr_segregator_snoop
		worklib.access_blk_snoop_md
		worklib.blk_to_be_accessed_snoop_md
		worklib.main_func_lv1_dl
		worklib.cache_block_lv1_dl
		worklib.cache_wrapper_lv1_dl
		worklib.cache_controller_lv1_il
		worklib.main_func_lv1_il
		worklib.cache_block_lv1_il
		worklib.cache_wrapper_lv1_il
		worklib.cache_lv1_unicore
		worklib.cache_lv1_multicore
		worklib.cache_top
		worklib.top
	Total FSMs extracted = 0
        expected.bus_req_proc_num = i;
                                    |
ncelab: *W,ENUMERR (../uvm/cache_scoreboard_c.sv,307|36): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
	Building instance overlay tables: ...........
class sbus_packet_c extends uvm_sequence_item;
                  |
ncelab: *W,COVUCC (../uvm/sbus_packet_c.sv,12|18): Block and Expression coverage types are not supported inside SystemVerilog classes. Use CCF command to enable type-based block coverage. There may also be other such classes in the design.
......... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
ncelab: *W,COVDCL: By default expression coverage is scored only for Verilog logical operators (|| and &&) and VHDL logical operators (OR, AND, NOR, and NAND), and is scored only in condition expressions. To score coverage for other operators and for expressions in other statements, use the "set_expr_coverable_operators" and "set_expr_coverable_statements" coverage configuration file commands with suitable options at elaboration.
    integer i;
            |
ncelab: *W,COVUTA (../design/common/access_blk_proc_md.sv,31|12): Toggle coverage is not supported for SystemVerilog integer, real, string, dynamic array, sparse memory, and array of enum. It is also not supported for VHDL multi-dimensional array and array of record. There may also be other such objects in the design.
    wire [MESI_WID - 1 : 0] cache_mesi [ASSOC - 1 : 0];
                                     |
ncelab: *W,COVMDD (../design/common/access_blk_proc_md.sv,32|37): Toggle coverage for bit, logic, reg, wire, and struct multi-dimensional static arrays and vectors is not supported by default. To enable toggle coverage on for these types specify 'set_toggle_scoring -sv_mda [<max_bit_base2_exponent>] [-sv_mda_of_struct]' ccf command in the coverage configuration file.
	Building instance specific data structures.
ncelab: *W,CGPIDF: Covergroup "per_instance" option , by default, is set as 0.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                     128      30
		Interfaces:                    9       3
		Verilog packages:              5       5
		Resolved nets:                 0       3
		Registers:                 21222   13118
		Scalar wires:                340       -
		Expanded wires:              472      20
		Vectored wires:              496       -
		Named events:                 77      58
		Always blocks:               451     223
		Initial blocks:              827     364
		Parallel blocks:              30      31
		Cont. assignments:           366     104
		Pseudo assignments:           29      23
		Assertions:                   75      48
		Covergroup Instances:          0       2
		SV Class declarations:       327     441
		SV Class specializations:    649     649
		Simulation timescale:        1ns
	Writing initial simulation snapshot: worklib.top:sv
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_46_14_1722/chain_0/all_test/run_96/cov_work/scope/test/ies.vsof
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_46_14_1722/chain_0/all_test/run_96/.SRvSof/ncsim_2020_04_28_01_15_25.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test r0_w1_r2_same_addr_dcache...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
-----------------------------------------------------------------------
Name                        Type                       Size  Value     
-----------------------------------------------------------------------
uvm_test_top                r0_w1_r2_same_addr_dcache  -     @3281     
  tb                        env                        -     @3391     
    cpu[0]                  cpu_agent_c                -     @3429     
      driver                cpu_driver_c               -     @5239     
        rsp_port            uvm_analysis_port          -     @5390     
          recording_detail  integral                   32    'd1       
        seq_item_port       uvm_seq_item_pull_port     -     @5341     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
      monitor               cpu_monitor_c              -     @4567     
        mon_out             uvm_analysis_port          -     @4622     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
      sequencer             cpu_sequencer_c            -     @4654     
        rsp_export          uvm_analysis_export        -     @4710     
          recording_detail  integral                   32    'd1       
        seq_item_export     uvm_seq_item_pull_imp      -     @5260     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
        arbitration_queue   array                      0     -         
        lock_queue          array                      0     -         
        num_last_reqs       integral                   32    'd1       
        num_last_rsps       integral                   32    'd1       
      is_active             uvm_active_passive_enum    1     UVM_ACTIVE
      recording_detail      integral                   32    'd1       
    cpu[1]                  cpu_agent_c                -     @3427     
      driver                cpu_driver_c               -     @6100     
        rsp_port            uvm_analysis_port          -     @6245     
          recording_detail  integral                   32    'd1       
        seq_item_port       uvm_seq_item_pull_port     -     @6197     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
      monitor               cpu_monitor_c              -     @5446     
        mon_out             uvm_analysis_port          -     @5494     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
      sequencer             cpu_sequencer_c            -     @5524     
        rsp_export          uvm_analysis_export        -     @5580     
          recording_detail  integral                   32    'd1       
        seq_item_export     uvm_seq_item_pull_imp      -     @6120     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
        arbitration_queue   array                      0     -         
        lock_queue          array                      0     -         
        num_last_reqs       integral                   32    'd1       
        num_last_rsps       integral                   32    'd1       
      is_active             uvm_active_passive_enum    1     UVM_ACTIVE
      recording_detail      integral                   32    'd1       
    cpu[2]                  cpu_agent_c                -     @3459     
      driver                cpu_driver_c               -     @6948     
        rsp_port            uvm_analysis_port          -     @7093     
          recording_detail  integral                   32    'd1       
        seq_item_port       uvm_seq_item_pull_port     -     @7045     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
      monitor               cpu_monitor_c              -     @6294     
        mon_out             uvm_analysis_port          -     @6342     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
      sequencer             cpu_sequencer_c            -     @6372     
        rsp_export          uvm_analysis_export        -     @6428     
          recording_detail  integral                   32    'd1       
        seq_item_export     uvm_seq_item_pull_imp      -     @6968     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
        arbitration_queue   array                      0     -         
        lock_queue          array                      0     -         
        num_last_reqs       integral                   32    'd1       
        num_last_rsps       integral                   32    'd1       
      is_active             uvm_active_passive_enum    1     UVM_ACTIVE
      recording_detail      integral                   32    'd1       
    cpu[3]                  cpu_agent_c                -     @3489     
      driver                cpu_driver_c               -     @7796     
        rsp_port            uvm_analysis_port          -     @7941     
          recording_detail  integral                   32    'd1       
        seq_item_port       uvm_seq_item_pull_port     -     @7893     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
      monitor               cpu_monitor_c              -     @7142     
        mon_out             uvm_analysis_port          -     @7190     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
      sequencer             cpu_sequencer_c            -     @7220     
        rsp_export          uvm_analysis_export        -     @7276     
          recording_detail  integral                   32    'd1       
        seq_item_export     uvm_seq_item_pull_imp      -     @7816     
          recording_detail  integral                   32    'd1       
        recording_detail    integral                   32    'd1       
        arbitration_queue   array                      0     -         
        lock_queue          array                      0     -         
        num_last_reqs       integral                   32    'd1       
        num_last_rsps       integral                   32    'd1       
      is_active             uvm_active_passive_enum    1     UVM_ACTIVE
      recording_detail      integral                   32    'd1       
    sb                      cache_scoreboard_c         -     @4221     
      sb_cpu0m              uvm_analysis_imp_cpu0m     -     @4338     
        recording_detail    integral                   32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m     -     @4389     
        recording_detail    integral                   32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m     -     @4438     
        recording_detail    integral                   32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m     -     @4487     
        recording_detail    integral                   32    'd1       
      sb_sbus               uvm_analysis_imp_sbus      -     @4536     
        recording_detail    integral                   32    'd1       
      recording_detail      integral                   32    'd1       
    sbus_monitor            system_bus_monitor_c       -     @4137     
      sbus_out              uvm_analysis_port          -     @4239     
        recording_detail    integral                   32    'd1       
      recording_detail      integral                   32    'd1       
    vsequencer              virtual_sequencer_c        -     @3519     
      rsp_export            uvm_analysis_export        -     @3608     
        recording_detail    integral                   32    'd1       
      seq_item_export       uvm_seq_item_pull_imp      -     @4158     
        recording_detail    integral                   32    'd1       
      recording_detail      integral                   32    'd1       
      arbitration_queue     array                      0     -         
      lock_queue            array                      0     -         
      num_last_reqs         integral                   32    'd1       
      num_last_rsps         integral                   32    'd1       
    recording_detail        integral                   32    'd1       
-----------------------------------------------------------------------

UVM_INFO ../test/r0_w1_r2_same_addr_dcache.sv(26) @ 0: uvm_test_top [r0_w1_r2_same_addr_dcache] Executing r0_w1_r2_same_addr_dcache test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@r0_w1_r2_same_addr_dcache_seq [r0_w1_r2_same_addr_dcache_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@r0_w1_r2_same_addr_dcache_seq [r0_w1_r2_same_addr_dcache_seq] Main Processor=3	SP1=2	SP2=1
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                   
----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8419                                                   
  data                         integral           32    'h5555aaaa                                              
  address                      integral           32    'haabbccdd                                              
  request_type                 request_t          1     READ_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                              
  begin_time                   time               64    0                                                       
  depth                        int                32    'd2                                                     
  parent sequence (name)       string             29    r0_w1_r2_same_addr_dcache_seq                           
  parent sequence (full name)  string             56    uvm_test_top.tb.vsequencer.r0_w1_r2_same_addr_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                        
----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8330     
  dat           integral          32    'h5555aaaa
  address       integral          32    'haabbccdd
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8334     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'haabbccdc
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 305: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                   
----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8236                                                   
  data                         integral           32    'h40000004                                              
  address                      integral           32    'haabbccdd                                              
  request_type                 request_t          1     WRITE_REQ                                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                                              
  begin_time                   time               64    305                                                     
  depth                        int                32    'd2                                                     
  parent sequence (name)       string             29    r0_w1_r2_same_addr_dcache_seq                           
  parent sequence (full name)  string             56    uvm_test_top.tb.vsequencer.r0_w1_r2_same_addr_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer                        
----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(222) @ 435: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] BUS_RDX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 445: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 465: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8227     
  dat           integral          32    'h40000004
  address       integral          32    'haabbccdd
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 465: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 465: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 465: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8229     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'haabbccdc
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 485: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 485: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                   
----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8196                                                   
  data                         integral           32    'h5555aaaa                                              
  address                      integral           32    'haabbccdd                                              
  request_type                 request_t          1     READ_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                              
  begin_time                   time               64    485                                                     
  depth                        int                32    'd2                                                     
  parent sequence (name)       string             29    r0_w1_r2_same_addr_dcache_seq                           
  parent sequence (full name)  string             56    uvm_test_top.tb.vsequencer.r0_w1_r2_same_addr_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                        
----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 685: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(166) @ 745: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(242) @ 755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 775: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8298     
  dat           integral          32    'h40000004
  address       integral          32    'haabbccdd
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 775: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 775: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 40000004 received = 40000004
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 775: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 775: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8307      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2  
  req_address                integral        32    'haabbccdc 
  bus_req_snoop              integral        4     'h2        
  req_serviced_by            serv_by_t       32    SERV_SNOOP1
  rd_data                    integral        32    'h40000004 
  wr_data_snoop              integral        32    'h40000004 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 795: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 795: uvm_test_top.tb.vsequencer@@r0_w1_r2_same_addr_dcache_seq [r0_w1_r2_same_addr_dcache_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 795: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   47
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    15
[cpu_driver_c]    10
[cpu_monitor_c]     4
[r0_w1_r2_same_addr_dcache]     1
[r0_w1_r2_same_addr_dcache_seq]     3
[system_bus_monitor_c]    10
Simulation complete via $finish(1) at time 795 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_46_14_1722/chain_0/all_test/run_96/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_46_14_1722/model_dir/icc_7bfd3f05_60e87bfb.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_46_14_1722/chain_0/all_test/run_96/cov_work/scope/test/icc_7bfd3f05_60e87bfb.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_00_46_14_1722/chain_0/all_test/run_96/cov_work/scope/test/ies.vsof
TOOL:	irun	15.20-s022: Exiting on Apr 28, 2020 at 01:15:26 CDT  (total: 00:00:06)
