<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_f_s_m_c___bank3___type_def" xml:lang="en-US">
<title>FSMC_Bank3_TypeDef Struct Reference</title>
<indexterm><primary>FSMC_Bank3_TypeDef</primary></indexterm>
<para>

<para>Flexible Static Memory Controller Bank3. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f4xx.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank3___type_def_1a73861fa74b83973fa1b5f92735c042ef">PCR3</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank3___type_def_1af30c34f7c606cb9416a413ec5fa36491">SR3</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank3___type_def_1aba8981e4f06cfb3db7d9959242052f80">PMEM3</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank3___type_def_1aba03fea9c1bb2242d963e29f1b94d25e">PATT3</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_f_s_m_c___bank3___type_def_1af86c61a5d38a4fc9cef942a12744486b">RESERVED0</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank3___type_def_1a6062be7dc144c07e01c303cb49d69ce2">ECCR3</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Flexible Static Memory Controller Bank3. </para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_f_s_m_c___bank3___type_def_1a6062be7dc144c07e01c303cb49d69ce2"/><section>
    <title>ECCR3</title>
<indexterm><primary>ECCR3</primary><secondary>FSMC_Bank3_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank3_TypeDef</primary><secondary>ECCR3</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t ECCR3</computeroutput></para>
<para>NAND Flash ECC result registers 3, Address offset: 0x94 </para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank3___type_def_1aba03fea9c1bb2242d963e29f1b94d25e"/><section>
    <title>PATT3</title>
<indexterm><primary>PATT3</primary><secondary>FSMC_Bank3_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank3_TypeDef</primary><secondary>PATT3</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PATT3</computeroutput></para>
<para>NAND Flash Attribute memory space timing register 3, Address offset: 0x8C </para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank3___type_def_1a73861fa74b83973fa1b5f92735c042ef"/><section>
    <title>PCR3</title>
<indexterm><primary>PCR3</primary><secondary>FSMC_Bank3_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank3_TypeDef</primary><secondary>PCR3</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PCR3</computeroutput></para>
<para>NAND Flash control register 3, Address offset: 0x80 </para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank3___type_def_1aba8981e4f06cfb3db7d9959242052f80"/><section>
    <title>PMEM3</title>
<indexterm><primary>PMEM3</primary><secondary>FSMC_Bank3_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank3_TypeDef</primary><secondary>PMEM3</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PMEM3</computeroutput></para>
<para>NAND Flash Common memory space timing register 3, Address offset: 0x88 </para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank3___type_def_1af86c61a5d38a4fc9cef942a12744486b"/><section>
    <title>RESERVED0</title>
<indexterm><primary>RESERVED0</primary><secondary>FSMC_Bank3_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank3_TypeDef</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0</computeroutput></para>
<para>Reserved, 0x90 <?linebreak?> </para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank3___type_def_1af30c34f7c606cb9416a413ec5fa36491"/><section>
    <title>SR3</title>
<indexterm><primary>SR3</primary><secondary>FSMC_Bank3_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank3_TypeDef</primary><secondary>SR3</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SR3</computeroutput></para>
<para>NAND Flash FIFO status and interrupt register 3, Address offset: 0x84 </para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
CUBE_IDE/VGA/Core/Inc/<link linkend="_stm32f4xx_8h">stm32f4xx.h</link></section>
</section>
