{
  "totalCount" : 5626,
  "totalCountFiltered" : 5626,
  "duration" : 771,
  "indexDuration" : 620,
  "requestDuration" : 734,
  "searchUid" : "fbacfe79-57f6-4bc7-b5ff-0db1c297756e",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-1-wgnm24jnfsfaxved5qtkhdcmiu",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTEtd2dubTI0am5mc2ZheHZlZDVxdGtoZGNtaXU=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "Using DWT and other methods to count executed instructions on Cortex-M.",
    "uri" : "https://developer.arm.com/documentation/ka001499/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001499/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001499/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001499/1-0/en",
    "excerpt" : "DWT_FOLDCNT - cycles saved by instructions which execute in zero cycles\\n\\n Note that some of ... asserted High. Using DWT and other methods to count executed instructions on Cortex-M.",
    "firstSentences" : "KBA Article ID: KA001499 Applies To: Cortex-M3, Cortex-M3 with ETM, Cortex-M33, Cortex-M33 with FPU\\/ETM\\/MTB, Cortex-M4, Cortex-M4 with FPU\\/ETM, Cortex-M55, Cortex-M55 with FPU, Cortex-M7, ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Using DWT and other methods to count executed instructions on Cortex-M. ",
      "document_number" : "ka001499",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3810666",
      "sysurihash" : "1Uf5FtGBj6rXV5nS",
      "urihash" : "1Uf5FtGBj6rXV5nS",
      "sysuri" : "https://developer.arm.com/documentation/ka001499/1-0/en",
      "systransactionid" : 863682,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1603126764000,
      "topparentid" : 3810666,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1603126784000,
      "sysconcepts" : "cycles ; instructions ; chip designers ; Cortex-M processors ; trace ; profiling counters ; Cortex ; capabilities ; ETMIVALID signal ; simulation run ; channel capacity ; intermittent gaps ; Reference Manual",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b2598", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b2598" ],
      "concepts" : "cycles ; instructions ; chip designers ; Cortex-M processors ; trace ; profiling counters ; Cortex ; capabilities ; ETMIVALID signal ; simulation run ; channel capacity ; intermittent gaps ; Reference Manual",
      "documenttype" : "html",
      "sysindexeddate" : 1649080880000,
      "permanentid" : "93755deb56c31a511065dea3a83ce0b5ff4d069419e7befba63de20d80f0",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8dc600f86e16515cdbc0b9",
      "transactionid" : 863682,
      "title" : "Using DWT and other methods to count executed instructions on Cortex-M. ",
      "products" : [ "AT420", "AT425-GRP", "AT623", "AT624-GRP", "AT520", "AT521-GRP", "AT633", "AT634", "AT610", "AT611-GRP" ],
      "date" : 1649080880000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001499:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080880397846169,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3796,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001499/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080769106,
      "syssize" : 3796,
      "sysdate" : 1649080880000,
      "haslayout" : "1",
      "topparent" : "3810666",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3810666,
      "wordcount" : 251,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3", "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4", "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55", "IP Products|Processors|Cortex-M|Cortex-M7", "Cortex-M|Cortex-M7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M7", "IP Products|Processors|Cortex-M|Cortex-M4", "IP Products|Processors|Cortex-M|Cortex-M3", "IP Products|Processors|Cortex-M|Cortex-M55" ],
      "document_revision" : "1.3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080880000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001499/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001499/1-0/?lang=en",
      "modified" : 1603126784000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080880397846169,
      "uri" : "https://developer.arm.com/documentation/ka001499/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Using DWT and other methods to count executed instructions on Cortex-M.",
    "Uri" : "https://developer.arm.com/documentation/ka001499/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001499/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001499/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001499/1-0/en",
    "Excerpt" : "DWT_FOLDCNT - cycles saved by instructions which execute in zero cycles\\n\\n Note that some of ... asserted High. Using DWT and other methods to count executed instructions on Cortex-M.",
    "FirstSentences" : "KBA Article ID: KA001499 Applies To: Cortex-M3, Cortex-M3 with ETM, Cortex-M33, Cortex-M33 with FPU\\/ETM\\/MTB, Cortex-M4, Cortex-M4 with FPU\\/ETM, Cortex-M55, Cortex-M55 with FPU, Cortex-M7, ..."
  }, {
    "title" : "LX51: WarningL43 Using SRC Mode with Philips MX",
    "uri" : "https://developer.arm.com/documentation/ka004236/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004236/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004236/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004236/1-0/en",
    "excerpt" : "Article ID: KA004236 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... I generate from all C modules assembler source files (selected in the Properties dialog), ...",
    "firstSentences" : "Article ID: KA004236 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: CX51 Version 7 SYMPTOMS I'm starting with a Philips MX ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "LX51: WarningL43 Using SRC Mode with Philips MX ",
      "document_number" : "ka004236",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524287",
      "sysurihash" : "hCYEQ3MzeswzNFES",
      "urihash" : "hCYEQ3MzeswzNFES",
      "sysuri" : "https://developer.arm.com/documentation/ka004236/1-0/en",
      "systransactionid" : 863682,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614714246000,
      "topparentid" : 4524287,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614714308000,
      "sysconcepts" : "ECRM mode ; OBJ file ; assembler ; ROM ; compiler ; settings ; device datasheet ; Philips P8xC51MA ; applications",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "ECRM mode ; OBJ file ; assembler ; ROM ; compiler ; settings ; device datasheet ; Philips P8xC51MA ; applications",
      "documenttype" : "html",
      "sysindexeddate" : 1649080875000,
      "permanentid" : "aeff74db620a4f8fbb34fa7dc06098f6f55f17fd6a5b1687878c5a054cee",
      "syslanguage" : [ "English" ],
      "itemid" : "603e95c4ee937942ba300144",
      "transactionid" : 863682,
      "title" : "LX51: WarningL43 Using SRC Mode with Philips MX ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649080875000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004236:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080875116874878,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1818,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004236/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080681947,
      "syssize" : 1818,
      "sysdate" : 1649080875000,
      "haslayout" : "1",
      "topparent" : "4524287",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524287,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 159,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080875000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004236/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004236/1-0/?lang=en",
      "modified" : 1614714308000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080875116874878,
      "uri" : "https://developer.arm.com/documentation/ka004236/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "LX51: WarningL43 Using SRC Mode with Philips MX",
    "Uri" : "https://developer.arm.com/documentation/ka004236/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004236/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004236/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004236/1-0/en",
    "Excerpt" : "Article ID: KA004236 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... I generate from all C modules assembler source files (selected in the Properties dialog), ...",
    "FirstSentences" : "Article ID: KA004236 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: CX51 Version 7 SYMPTOMS I'm starting with a Philips MX ..."
  }, {
    "title" : "Arm Cortex-X2 Core Software Optimization Guide",
    "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en/pdf/Arm_Cortex-X2_Core_Software_Optimization_Guide.pdf",
    "printableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en/pdf/Arm_Cortex-X2_Core_Software_Optimization_Guide.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61ba286576bb7f0e683c2d45",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en/pdf/Arm_Cortex-X2_Core_Software_Optimization_Guide.pdf",
    "excerpt" : "4.0 ... Issue 5.0 ... ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... POSSIBILITY OF SUCH DAMAGES. This document consists solely of commercial items.",
    "firstSentences" : "Arm® Cortex®-X2 Core Revision: r2p1 Software Optimization Guide Non-Confidential Copyright © 2021 Arm Limited (or its affiliates). All rights reserved. Issue 5.0 PJDOC-466751330-14955 Arm® Cortex® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-X2 Core Software Optimization Guide",
      "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en",
      "printableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en",
      "clickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en",
      "excerpt" : "Arm Cortex-X2 Core Software Optimization Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Cortex-X2 Core Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Cortex-X2 Core Software Optimization Guide Arm Cortex-X2",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-X2 Core Software Optimization Guide ",
        "document_number" : "PJDOC-466751330-14955",
        "document_version" : "r2p1",
        "content_type" : "Software Optimization Guide",
        "systopparent" : "4961269",
        "sysurihash" : "B3cPOsNHDRNLr0dC",
        "urihash" : "B3cPOsNHDRNLr0dC",
        "sysuri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en",
        "systransactionid" : 861210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1639094400000,
        "topparentid" : 4961269,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639589989000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715160000,
        "permanentid" : "05481120cc0804ba391c66dd899450d115012d47fc2618c60501c7b44e14",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba286576bb7f0e683c2d43",
        "transactionid" : 861210,
        "title" : "Arm Cortex-X2 Core Software Optimization Guide ",
        "products" : [ "Arm Cortex-X2" ],
        "date" : 1648715160000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Optimization" ],
        "document_id" : "PJDOC-466751330-14955:r2p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Software Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715160297059534,
        "navigationhierarchiescontenttype" : "Software Optimization Guide",
        "size" : 181,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715123560,
        "syssize" : 181,
        "sysdate" : 1648715160000,
        "haslayout" : "1",
        "topparent" : "4961269",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4961269,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document describes elements of the Cortex-X2 core micro-architecture that influence software performance so that software and compilers can be optimized accordingly.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "5.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715160000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/PJDOC-466751330-14955/r2p1/?lang=en",
        "modified" : 1643278266000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715160297059534,
        "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X2 Core Software Optimization Guide",
      "Uri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en",
      "Excerpt" : "Arm Cortex-X2 Core Software Optimization Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Cortex-X2 Core Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Cortex-X2 Core Software Optimization Guide Arm Cortex-X2"
    },
    "childResults" : [ {
      "title" : "Arm Cortex-X2 Core Software Optimization Guide",
      "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en",
      "printableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en",
      "clickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en",
      "excerpt" : "Arm Cortex-X2 Core Software Optimization Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Cortex-X2 Core Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Cortex-X2 Core Software Optimization Guide Arm Cortex-X2",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-X2 Core Software Optimization Guide ",
        "document_number" : "PJDOC-466751330-14955",
        "document_version" : "r2p1",
        "content_type" : "Software Optimization Guide",
        "systopparent" : "4961269",
        "sysurihash" : "B3cPOsNHDRNLr0dC",
        "urihash" : "B3cPOsNHDRNLr0dC",
        "sysuri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en",
        "systransactionid" : 861210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1639094400000,
        "topparentid" : 4961269,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639589989000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715160000,
        "permanentid" : "05481120cc0804ba391c66dd899450d115012d47fc2618c60501c7b44e14",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba286576bb7f0e683c2d43",
        "transactionid" : 861210,
        "title" : "Arm Cortex-X2 Core Software Optimization Guide ",
        "products" : [ "Arm Cortex-X2" ],
        "date" : 1648715160000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Optimization" ],
        "document_id" : "PJDOC-466751330-14955:r2p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Software Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715160297059534,
        "navigationhierarchiescontenttype" : "Software Optimization Guide",
        "size" : 181,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715123560,
        "syssize" : 181,
        "sysdate" : 1648715160000,
        "haslayout" : "1",
        "topparent" : "4961269",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4961269,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document describes elements of the Cortex-X2 core micro-architecture that influence software performance so that software and compilers can be optimized accordingly.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "5.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715160000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/PJDOC-466751330-14955/r2p1/?lang=en",
        "modified" : 1643278266000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715160297059534,
        "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X2 Core Software Optimization Guide",
      "Uri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en",
      "Excerpt" : "Arm Cortex-X2 Core Software Optimization Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Cortex-X2 Core Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Cortex-X2 Core Software Optimization Guide Arm Cortex-X2"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Cortex-X2 Core Software Optimization Guide ",
      "document_number" : "PJDOC-466751330-14955",
      "document_version" : "r2p1",
      "content_type" : "Software Optimization Guide",
      "systopparent" : "4961269",
      "sysauthor" : "Franklin Lassandro",
      "sysurihash" : "erBw1It8udj7nhl3",
      "urihash" : "erBw1It8udj7nhl3",
      "sysuri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en/pdf/Arm_Cortex-X2_Core_Software_Optimization_Guide.pdf",
      "systransactionid" : 861210,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1639094400000,
      "topparentid" : 4961269,
      "numberofpages" : 66,
      "sysconcepts" : "instructions ; μOPs ; iterative algorithm ; latencies ; registers written ; memory access ; pipelines ; X2 core ; cycles ; parentheses ; typical sequence ; support late-forwarding ; block subsequent ; loads ; Arithmetic ; maximum throughput",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 4961269,
      "parentitem" : "61ba286576bb7f0e683c2d43",
      "concepts" : "instructions ; μOPs ; iterative algorithm ; latencies ; registers written ; memory access ; pipelines ; X2 core ; cycles ; parentheses ; typical sequence ; support late-forwarding ; block subsequent ; loads ; Arithmetic ; maximum throughput",
      "documenttype" : "pdf",
      "isattachment" : "4961269",
      "sysindexeddate" : 1648715161000,
      "permanentid" : "0c4c09b9b9b4c50a0c53293cebcf6dc75cbf0ee494ed2f7b058b093dbe92",
      "syslanguage" : [ "English" ],
      "itemid" : "61ba286576bb7f0e683c2d45",
      "transactionid" : 861210,
      "title" : "Arm Cortex-X2 Core Software Optimization Guide ",
      "subject" : "Software Optimization Guide ",
      "date" : 1648715161000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "PJDOC-466751330-14955:r2p1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "Software Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715161293209968,
      "sysisattachment" : "4961269",
      "navigationhierarchiescontenttype" : "Software Optimization Guide",
      "sysattachmentparentid" : 4961269,
      "size" : 1132870,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61ba286576bb7f0e683c2d45",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715124736,
      "syssubject" : "Software Optimization Guide ",
      "syssize" : 1132870,
      "sysdate" : 1648715161000,
      "topparent" : "4961269",
      "author" : "Franklin Lassandro",
      "label_version" : "r2p1",
      "systopparentid" : 4961269,
      "content_description" : "This document describes elements of the Cortex-X2 core micro-architecture that influence software performance so that software and compilers can be optimized accordingly.",
      "wordcount" : 2086,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715161000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61ba286576bb7f0e683c2d45",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715161293209968,
      "uri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en/pdf/Arm_Cortex-X2_Core_Software_Optimization_Guide.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-X2 Core Software Optimization Guide",
    "Uri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en/pdf/Arm_Cortex-X2_Core_Software_Optimization_Guide.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en/pdf/Arm_Cortex-X2_Core_Software_Optimization_Guide.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61ba286576bb7f0e683c2d45",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/PJDOC-466751330-14955/r2p1/en/pdf/Arm_Cortex-X2_Core_Software_Optimization_Guide.pdf",
    "Excerpt" : "4.0 ... Issue 5.0 ... ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... POSSIBILITY OF SUCH DAMAGES. This document consists solely of commercial items.",
    "FirstSentences" : "Arm® Cortex®-X2 Core Revision: r2p1 Software Optimization Guide Non-Confidential Copyright © 2021 Arm Limited (or its affiliates). All rights reserved. Issue 5.0 PJDOC-466751330-14955 Arm® Cortex® ..."
  }, {
    "title" : "Big-Endian / Little-Endian Operation",
    "uri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation",
    "printableUri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation",
    "clickUri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/big-endian---little-endian-operation?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation",
    "excerpt" : "Big-Endian \\/ Little-Endian Operation The ARM720T treats words in memory as being ... Load and store are the only instructions affected by the endianness. ... Figure 11.5. ... Figure 11.6.",
    "firstSentences" : "Big-Endian \\/ Little-Endian Operation The ARM720T treats words in memory as being stored in big-endian or little-endian format depending on the value of the bigend bit in the control register, see ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM 720T Datasheet",
      "uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0087/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en",
      "excerpt" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "firstSentences" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM 720T Datasheet ",
        "document_number" : "ddi0087",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4339523",
        "sysurihash" : "pPð7qKAYZaOX7ðyf",
        "urihash" : "pPð7qKAYZaOX7ðyf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182264202000,
        "topparentid" : 4339523,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371783000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085121000,
        "permanentid" : "ebaf76dfda49c42e596ff83b9fd368d3f77c2b0587451cdf32eadecd5971",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc788295d1e18d361d2",
        "transactionid" : 863769,
        "title" : "ARM 720T Datasheet ",
        "products" : [ "ARM720T" ],
        "date" : 1649085121000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0087:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085121815193434,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1937,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084965149,
        "syssize" : 1937,
        "sysdate" : 1649085121000,
        "haslayout" : "1",
        "topparent" : "4339523",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4339523,
        "content_description" : "Datasheet providing key information for the ARM 720T.",
        "wordcount" : 152,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085121000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0087/e/?lang=en",
        "modified" : 1638964410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085121815193434,
        "uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 720T Datasheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0087/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en",
      "Excerpt" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "FirstSentences" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ..."
    },
    "childResults" : [ {
      "title" : "Byte operations",
      "uri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation/byte-operations",
      "printableUri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation/byte-operations",
      "clickUri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/big-endian---little-endian-operation/byte-operations?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation/byte-operations",
      "excerpt" : "Byte operations A byte store (STRB) repeats the bottom 8 bits of the source register ... The external memory system should activate the appropriate byte subsystem to store ... See Figure 11.5.",
      "firstSentences" : "Byte operations A byte store (STRB) repeats the bottom 8 bits of the source register four times across data bus outputs 31 through 0. The external memory system should activate the appropriate ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM 720T Datasheet",
        "uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en",
        "excerpt" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "firstSentences" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM 720T Datasheet ",
          "document_number" : "ddi0087",
          "document_version" : "e",
          "content_type" : "Datasheet",
          "systopparent" : "4339523",
          "sysurihash" : "pPð7qKAYZaOX7ðyf",
          "urihash" : "pPð7qKAYZaOX7ðyf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0087/e/en",
          "systransactionid" : 863769,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182264202000,
          "topparentid" : 4339523,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371783000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085121000,
          "permanentid" : "ebaf76dfda49c42e596ff83b9fd368d3f77c2b0587451cdf32eadecd5971",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1cc788295d1e18d361d2",
          "transactionid" : 863769,
          "title" : "ARM 720T Datasheet ",
          "products" : [ "ARM720T" ],
          "date" : 1649085121000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0087:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085121815193434,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1937,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084965149,
          "syssize" : 1937,
          "sysdate" : 1649085121000,
          "haslayout" : "1",
          "topparent" : "4339523",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4339523,
          "content_description" : "Datasheet providing key information for the ARM 720T.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085121000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0087/e/?lang=en",
          "modified" : 1638964410000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085121815193434,
          "uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM 720T Datasheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en",
        "Excerpt" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "FirstSentences" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Byte operations ",
        "document_number" : "ddi0087",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4339523",
        "sysurihash" : "BðvIEMDzIUTXpñyK",
        "urihash" : "BðvIEMDzIUTXpñyK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation/byte-operations",
        "systransactionid" : 863767,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182264202000,
        "topparentid" : 4339523,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371783000,
        "sysconcepts" : "data bus ; memory system ; databus ; bottom ; destination register ; word boundary ; load ; control logic ; subsystem",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 4339523,
        "parentitem" : "5e8e1cc788295d1e18d361d2",
        "concepts" : "data bus ; memory system ; databus ; bottom ; destination register ; word boundary ; load ; control logic ; subsystem",
        "documenttype" : "html",
        "isattachment" : "4339523",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085011000,
        "permanentid" : "87aee1fda354521f130374ba907eaca7e3d5ce26f12cc20c06e7c2697eb3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc888295d1e18d3629e",
        "transactionid" : 863767,
        "title" : "Byte operations ",
        "products" : [ "ARM720T" ],
        "date" : 1649085011000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0087:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085011729715573,
        "sysisattachment" : "4339523",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4339523,
        "size" : 1369,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/big-endian---little-endian-operation/byte-operations?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084965149,
        "syssize" : 1369,
        "sysdate" : 1649085011000,
        "haslayout" : "1",
        "topparent" : "4339523",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4339523,
        "content_description" : "Datasheet providing key information for the ARM 720T.",
        "wordcount" : 105,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085011000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/big-endian---little-endian-operation/byte-operations?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0087/e/amba-interface/big-endian---little-endian-operation/byte-operations?lang=en",
        "modified" : 1638964410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085011729715573,
        "uri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation/byte-operations",
        "syscollection" : "default"
      },
      "Title" : "Byte operations",
      "Uri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation/byte-operations",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation/byte-operations",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/big-endian---little-endian-operation/byte-operations?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation/byte-operations",
      "Excerpt" : "Byte operations A byte store (STRB) repeats the bottom 8 bits of the source register ... The external memory system should activate the appropriate byte subsystem to store ... See Figure 11.5.",
      "FirstSentences" : "Byte operations A byte store (STRB) repeats the bottom 8 bits of the source register four times across data bus outputs 31 through 0. The external memory system should activate the appropriate ..."
    }, {
      "title" : "Multi-master Operation",
      "uri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/multi-master-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/multi-master-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/multi-master-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/multi-master-operation",
      "excerpt" : "Multi-master Operation The AMBA bus specification supports multiple bus masters on the high performance ... A simple two wire request\\/grant mechanism is implemented between the arbiter and ...",
      "firstSentences" : "Multi-master Operation The AMBA bus specification supports multiple bus masters on the high performance Advanced System Bus (ASB). A simple two wire request\\/grant mechanism is implemented between ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM 720T Datasheet",
        "uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en",
        "excerpt" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "firstSentences" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM 720T Datasheet ",
          "document_number" : "ddi0087",
          "document_version" : "e",
          "content_type" : "Datasheet",
          "systopparent" : "4339523",
          "sysurihash" : "pPð7qKAYZaOX7ðyf",
          "urihash" : "pPð7qKAYZaOX7ðyf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0087/e/en",
          "systransactionid" : 863769,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182264202000,
          "topparentid" : 4339523,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371783000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085121000,
          "permanentid" : "ebaf76dfda49c42e596ff83b9fd368d3f77c2b0587451cdf32eadecd5971",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1cc788295d1e18d361d2",
          "transactionid" : 863769,
          "title" : "ARM 720T Datasheet ",
          "products" : [ "ARM720T" ],
          "date" : 1649085121000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0087:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085121815193434,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1937,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084965149,
          "syssize" : 1937,
          "sysdate" : 1649085121000,
          "haslayout" : "1",
          "topparent" : "4339523",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4339523,
          "content_description" : "Datasheet providing key information for the ARM 720T.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085121000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0087/e/?lang=en",
          "modified" : 1638964410000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085121815193434,
          "uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM 720T Datasheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en",
        "Excerpt" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "FirstSentences" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Multi-master Operation ",
        "document_number" : "ddi0087",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4339523",
        "sysurihash" : "Gz1BZLnial5KXgTJ",
        "urihash" : "Gz1BZLnial5KXgTJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/multi-master-operation",
        "systransactionid" : 863767,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182264202000,
        "topparentid" : 4339523,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371783000,
        "sysconcepts" : "bus masters ; transfers ; arbiter ; gaining access ; grant mechanism ; wire request",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 4339523,
        "parentitem" : "5e8e1cc788295d1e18d361d2",
        "concepts" : "bus masters ; transfers ; arbiter ; gaining access ; grant mechanism ; wire request",
        "documenttype" : "html",
        "isattachment" : "4339523",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085011000,
        "permanentid" : "cac55c6e3eb395e92d3afc5f1cc2e0215eb1293279a95946460e36f21308",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc888295d1e18d3629f",
        "transactionid" : 863767,
        "title" : "Multi-master Operation ",
        "products" : [ "ARM720T" ],
        "date" : 1649085011000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0087:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085011560099514,
        "sysisattachment" : "4339523",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4339523,
        "size" : 681,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/multi-master-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084965135,
        "syssize" : 681,
        "sysdate" : 1649085011000,
        "haslayout" : "1",
        "topparent" : "4339523",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4339523,
        "content_description" : "Datasheet providing key information for the ARM 720T.",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085011000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/multi-master-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0087/e/amba-interface/multi-master-operation?lang=en",
        "modified" : 1638964410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085011560099514,
        "uri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/multi-master-operation",
        "syscollection" : "default"
      },
      "Title" : "Multi-master Operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/multi-master-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/multi-master-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/multi-master-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/multi-master-operation",
      "Excerpt" : "Multi-master Operation The AMBA bus specification supports multiple bus masters on the high performance ... A simple two wire request\\/grant mechanism is implemented between the arbiter and ...",
      "FirstSentences" : "Multi-master Operation The AMBA bus specification supports multiple bus masters on the high performance Advanced System Bus (ASB). A simple two wire request\\/grant mechanism is implemented between ..."
    }, {
      "title" : "Synchronous and asynchronous modes",
      "uri" : "https://developer.arm.com/documentation/ddi0087/e/en/bus-clocking/standard-mode/synchronous-and-asynchronous-modes",
      "printableUri" : "https://developer.arm.com/documentation/ddi0087/e/en/bus-clocking/standard-mode/synchronous-and-asynchronous-modes",
      "clickUri" : "https://developer.arm.com/documentation/ddi0087/e/bus-clocking/standard-mode/synchronous-and-asynchronous-modes?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en/bus-clocking/standard-mode/synchronous-and-asynchronous-modes",
      "excerpt" : "Synchronous and asynchronous modes When not using the fastbus extension, the ARM720T bus interface has two ... FCLK and BCLK The two modes differ in the relationship between FCLK and BCLK: In ...",
      "firstSentences" : "Synchronous and asynchronous modes When not using the fastbus extension, the ARM720T bus interface has two distinct modes of operation: synchronous asynchronous These are selected by tying SnA ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM 720T Datasheet",
        "uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en",
        "excerpt" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "firstSentences" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM 720T Datasheet ",
          "document_number" : "ddi0087",
          "document_version" : "e",
          "content_type" : "Datasheet",
          "systopparent" : "4339523",
          "sysurihash" : "pPð7qKAYZaOX7ðyf",
          "urihash" : "pPð7qKAYZaOX7ðyf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0087/e/en",
          "systransactionid" : 863769,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182264202000,
          "topparentid" : 4339523,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371783000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085121000,
          "permanentid" : "ebaf76dfda49c42e596ff83b9fd368d3f77c2b0587451cdf32eadecd5971",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1cc788295d1e18d361d2",
          "transactionid" : 863769,
          "title" : "ARM 720T Datasheet ",
          "products" : [ "ARM720T" ],
          "date" : 1649085121000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0087:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085121815193434,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1937,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084965149,
          "syssize" : 1937,
          "sysdate" : 1649085121000,
          "haslayout" : "1",
          "topparent" : "4339523",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4339523,
          "content_description" : "Datasheet providing key information for the ARM 720T.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085121000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0087/e/?lang=en",
          "modified" : 1638964410000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085121815193434,
          "uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM 720T Datasheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en",
        "Excerpt" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "FirstSentences" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Synchronous and asynchronous modes ",
        "document_number" : "ddi0087",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4339523",
        "sysurihash" : "j8c8grLnyMlbap94",
        "urihash" : "j8c8grLnyMlbap94",
        "sysuri" : "https://developer.arm.com/documentation/ddi0087/e/en/bus-clocking/standard-mode/synchronous-and-asynchronous-modes",
        "systransactionid" : 863767,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182264202000,
        "topparentid" : 4339523,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371783000,
        "sysconcepts" : "asynchronous modes ; clocks ; falling edge ; unrelated frequency ; SnA LOW ; transitions ; resynchronisation penalty ; core ; requirements relative ; bus interface ; fastbus extension ; resynchronizing",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 4339523,
        "parentitem" : "5e8e1cc788295d1e18d361d2",
        "concepts" : "asynchronous modes ; clocks ; falling edge ; unrelated frequency ; SnA LOW ; transitions ; resynchronisation penalty ; core ; requirements relative ; bus interface ; fastbus extension ; resynchronizing",
        "documenttype" : "html",
        "isattachment" : "4339523",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085011000,
        "permanentid" : "a912521ba4e7ec37ef15f304a789135d715e37a22540a1e7aa07a8c3ab59",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc888295d1e18d3628b",
        "transactionid" : 863767,
        "title" : "Synchronous and asynchronous modes ",
        "products" : [ "ARM720T" ],
        "date" : 1649085011000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0087:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085011449516266,
        "sysisattachment" : "4339523",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4339523,
        "size" : 1667,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0087/e/bus-clocking/standard-mode/synchronous-and-asynchronous-modes?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084965117,
        "syssize" : 1667,
        "sysdate" : 1649085011000,
        "haslayout" : "1",
        "topparent" : "4339523",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4339523,
        "content_description" : "Datasheet providing key information for the ARM 720T.",
        "wordcount" : 102,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085011000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0087/e/bus-clocking/standard-mode/synchronous-and-asynchronous-modes?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0087/e/bus-clocking/standard-mode/synchronous-and-asynchronous-modes?lang=en",
        "modified" : 1638964410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085011449516266,
        "uri" : "https://developer.arm.com/documentation/ddi0087/e/en/bus-clocking/standard-mode/synchronous-and-asynchronous-modes",
        "syscollection" : "default"
      },
      "Title" : "Synchronous and asynchronous modes",
      "Uri" : "https://developer.arm.com/documentation/ddi0087/e/en/bus-clocking/standard-mode/synchronous-and-asynchronous-modes",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0087/e/en/bus-clocking/standard-mode/synchronous-and-asynchronous-modes",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0087/e/bus-clocking/standard-mode/synchronous-and-asynchronous-modes?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en/bus-clocking/standard-mode/synchronous-and-asynchronous-modes",
      "Excerpt" : "Synchronous and asynchronous modes When not using the fastbus extension, the ARM720T bus interface has two ... FCLK and BCLK The two modes differ in the relationship between FCLK and BCLK: In ...",
      "FirstSentences" : "Synchronous and asynchronous modes When not using the fastbus extension, the ARM720T bus interface has two distinct modes of operation: synchronous asynchronous These are selected by tying SnA ..."
    } ],
    "totalNumberOfChildResults" : 182,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Big-Endian / Little-Endian Operation ",
      "document_number" : "ddi0087",
      "document_version" : "e",
      "content_type" : "Datasheet",
      "systopparent" : "4339523",
      "sysurihash" : "4sneAoCyIFPF9IRB",
      "urihash" : "4sneAoCyIFPF9IRB",
      "sysuri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation",
      "systransactionid" : 863767,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1182264202000,
      "topparentid" : 4339523,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586371783000,
      "sysconcepts" : "little-endian format ; memory ; big-endian ; instructions ; Architecture Reference Manual ; control register ; ARM720T treats ; endianness",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
      "attachmentparentid" : 4339523,
      "parentitem" : "5e8e1cc788295d1e18d361d2",
      "concepts" : "little-endian format ; memory ; big-endian ; instructions ; Architecture Reference Manual ; control register ; ARM720T treats ; endianness",
      "documenttype" : "html",
      "isattachment" : "4339523",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085012000,
      "permanentid" : "7d5408eb9c6f557fcb4db824b8d939985476106ee9e26cbed352a85fe4fd",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1cc888295d1e18d3629b",
      "transactionid" : 863767,
      "title" : "Big-Endian / Little-Endian Operation ",
      "products" : [ "ARM720T" ],
      "date" : 1649085011000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0087:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085011920077670,
      "sysisattachment" : "4339523",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4339523,
      "size" : 1104,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/big-endian---little-endian-operation?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084965149,
      "syssize" : 1104,
      "sysdate" : 1649085011000,
      "haslayout" : "1",
      "topparent" : "4339523",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4339523,
      "content_description" : "Datasheet providing key information for the ARM 720T.",
      "wordcount" : 77,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085012000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/big-endian---little-endian-operation?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0087/e/amba-interface/big-endian---little-endian-operation?lang=en",
      "modified" : 1638964410000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085011920077670,
      "uri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation",
      "syscollection" : "default"
    },
    "Title" : "Big-Endian / Little-Endian Operation",
    "Uri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/big-endian---little-endian-operation?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation",
    "Excerpt" : "Big-Endian \\/ Little-Endian Operation The ARM720T treats words in memory as being ... Load and store are the only instructions affected by the endianness. ... Figure 11.5. ... Figure 11.6.",
    "FirstSentences" : "Big-Endian \\/ Little-Endian Operation The ARM720T treats words in memory as being stored in big-endian or little-endian format depending on the value of the bigend bit in the control register, see ..."
  }, {
    "title" : "C51: Interrupts Not Generated",
    "uri" : "https://developer.arm.com/documentation/ka004209/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004209/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004209/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004209/1-0/en",
    "excerpt" : "Article ID: KA004209 Applies To: C51 Development Tools Confidentiality: Customer Non- ... What's going on? ... For example: C51 COMPILER V6.12, COMPILATION OF MODULE IOFUNCTIONS\\nOBJECT MODULE ...",
    "firstSentences" : "Article ID: KA004209 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 6.12 and later \\u00B5Vision Version 2.12 and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "C51: Interrupts Not Generated ",
      "document_number" : "ka004209",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524169",
      "sysurihash" : "SHm0SM6BV7K5Ss1D",
      "urihash" : "SHm0SM6BV7K5Ss1D",
      "sysuri" : "https://developer.arm.com/documentation/ka004209/1-0/en",
      "systransactionid" : 863767,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614712970000,
      "topparentid" : 4524169,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614713068000,
      "sysconcepts" : "compiler ; C51 Development Tools Confidentiality ; IOFunctions ; routines ; u00B5Vision ; Project Options ; Non-confidential Information ; check",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "compiler ; C51 Development Tools Confidentiality ; IOFunctions ; routines ; u00B5Vision ; Project Options ; Non-confidential Information ; check",
      "documenttype" : "html",
      "sysindexeddate" : 1649085002000,
      "permanentid" : "2f4f1682e4a5328121048912d0ac6235854fad75327b8d6a424382266d61",
      "syslanguage" : [ "English" ],
      "itemid" : "603e90ecee937942ba300069",
      "transactionid" : 863767,
      "title" : "C51: Interrupts Not Generated ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649085002000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004209:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085002406847095,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1200,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004209/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084955240,
      "syssize" : 1200,
      "sysdate" : 1649085002000,
      "haslayout" : "1",
      "topparent" : "4524169",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524169,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 110,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085002000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004209/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004209/1-0/?lang=en",
      "modified" : 1614713068000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085002406847095,
      "uri" : "https://developer.arm.com/documentation/ka004209/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C51: Interrupts Not Generated",
    "Uri" : "https://developer.arm.com/documentation/ka004209/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004209/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004209/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004209/1-0/en",
    "Excerpt" : "Article ID: KA004209 Applies To: C51 Development Tools Confidentiality: Customer Non- ... What's going on? ... For example: C51 COMPILER V6.12, COMPILATION OF MODULE IOFUNCTIONS\\nOBJECT MODULE ...",
    "FirstSentences" : "Article ID: KA004209 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 6.12 and later \\u00B5Vision Version 2.12 and ..."
  }, {
    "title" : "A166: RET Is Replaced with RETI or RETS",
    "uri" : "https://developer.arm.com/documentation/ka004199/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004199/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004199/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004199/1-0/en",
    "excerpt" : "Article ID: KA004199 Applies To: C166 Development Tools Confidentiality: Customer Non- ... When I assemble my code, the RET instruction is replaced with RETI or RETS. What is going on?",
    "firstSentences" : "Article ID: KA004199 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: A166 SYMPTOMS I have written a procedure in assembler and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "A166: RET Is Replaced with RETI or RETS ",
      "document_number" : "ka004199",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524470",
      "sysurihash" : "IAVuL0Ik8iSYQXN7",
      "urihash" : "IAVuL0Ik8iSYQXN7",
      "sysuri" : "https://developer.arm.com/documentation/ka004199/1-0/en",
      "systransactionid" : 863767,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614716082000,
      "topparentid" : 4524470,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614716171000,
      "sysconcepts" : "RET instruction ; RETS ; RETI ; Returns ; ENDP statements ; reason ; PROC",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "RET instruction ; RETS ; RETI ; Returns ; ENDP statements ; reason ; PROC",
      "documenttype" : "html",
      "sysindexeddate" : 1649085002000,
      "permanentid" : "e01a6f0e58127c73585e2df0bb570dd61d3469c654130b781758c85c888c",
      "syslanguage" : [ "English" ],
      "itemid" : "603e9d0b492bde1625aa9c66",
      "transactionid" : 863767,
      "title" : "A166: RET Is Replaced with RETI or RETS ",
      "products" : [ "A166", "CA166", "PK166" ],
      "date" : 1649085002000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004199:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085002181347726,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 902,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004199/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084822309,
      "syssize" : 902,
      "sysdate" : 1649085002000,
      "haslayout" : "1",
      "topparent" : "4524470",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524470,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 77,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085002000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004199/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004199/1-0/?lang=en",
      "modified" : 1614716171000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085002181347726,
      "uri" : "https://developer.arm.com/documentation/ka004199/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "A166: RET Is Replaced with RETI or RETS",
    "Uri" : "https://developer.arm.com/documentation/ka004199/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004199/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004199/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004199/1-0/en",
    "Excerpt" : "Article ID: KA004199 Applies To: C166 Development Tools Confidentiality: Customer Non- ... When I assemble my code, the RET instruction is replaced with RETI or RETS. What is going on?",
    "FirstSentences" : "Article ID: KA004199 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: A166 SYMPTOMS I have written a procedure in assembler and ..."
  }, {
    "title" : "Debugging High Performance Embedded Memories Research paper",
    "uri" : "https://developer.arm.com/documentation/arp0020/a/en/pdf/aitken_sdd04.pdf",
    "printableUri" : "https://developer.arm.com/documentation/arp0020/a/en/pdf/aitken_sdd04.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed0fd36ca06a95ce53f8481",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/arp0020/a/en/pdf/aitken_sdd04.pdf",
    "excerpt" : "C3 ... B3 ... See [1][2] for more information on memory architecture and design. ... A systematic yield problem can cause observed yield for one or more parts to be ... 2. How memories fail",
    "firstSentences" : "Debugging High Performance Embedded Memories Rob Aitken Artisan Components Sunnyvale, CA, USA aitken@artisan.com Abstract Embedded memories fail because of defects, process variation and design ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Debugging High Performance Embedded Memories Research paper",
      "uri" : "https://developer.arm.com/documentation/arp0020/a/en",
      "printableUri" : "https://developer.arm.com/documentation/arp0020/a/en",
      "clickUri" : "https://developer.arm.com/documentation/arp0020/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/arp0020/a/en",
      "excerpt" : "Debugging High Performance Embedded Memories Research paper This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Debugging High Performance Embedded Memories Research paper This document is only available in a PDF version. Click Download to view. Debugging High Performance Embedded Memories Research paper ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debugging High Performance Embedded Memories Research paper ",
        "document_number" : "arp0020",
        "document_version" : "a",
        "content_type" : "Research Paper",
        "systopparent" : "4629186",
        "sysurihash" : "NBG7axðtSfLYp6Zs",
        "urihash" : "NBG7axðtSfLYp6Zs",
        "sysuri" : "https://developer.arm.com/documentation/arp0020/a/en",
        "systransactionid" : 863767,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1259629261000,
        "topparentid" : 4629186,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590754614000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085001000,
        "permanentid" : "5bef5f510bb71d1c3dcb412db49879b265d05866deb3bfe885e9a8938e01",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed0fd36ca06a95ce53f847f",
        "transactionid" : 863767,
        "title" : "Debugging High Performance Embedded Memories Research paper ",
        "products" : [ "Research" ],
        "date" : 1649085001000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "arp0020:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085001783476606,
        "navigationhierarchiescontenttype" : "Research Paper",
        "size" : 202,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/arp0020/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084811389,
        "syssize" : 202,
        "sysdate" : 1649085001000,
        "haslayout" : "1",
        "topparent" : "4629186",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4629186,
        "content_description" : "Embedded memories fail because of defects, process variation and design marginality. Finding root cause requires a solid design methodology, the correct design-for-debug features, and a structured debug process. This paper/presentation will show some proven techniques for doing this.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085001000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/arp0020/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/arp0020/a/?lang=en",
        "modified" : 1638268024000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085001783476606,
        "uri" : "https://developer.arm.com/documentation/arp0020/a/en",
        "syscollection" : "default"
      },
      "Title" : "Debugging High Performance Embedded Memories Research paper",
      "Uri" : "https://developer.arm.com/documentation/arp0020/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/arp0020/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/arp0020/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/arp0020/a/en",
      "Excerpt" : "Debugging High Performance Embedded Memories Research paper This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Debugging High Performance Embedded Memories Research paper This document is only available in a PDF version. Click Download to view. Debugging High Performance Embedded Memories Research paper ..."
    },
    "childResults" : [ {
      "title" : "Debugging High Performance Embedded Memories Research paper",
      "uri" : "https://developer.arm.com/documentation/arp0020/a/en",
      "printableUri" : "https://developer.arm.com/documentation/arp0020/a/en",
      "clickUri" : "https://developer.arm.com/documentation/arp0020/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/arp0020/a/en",
      "excerpt" : "Debugging High Performance Embedded Memories Research paper This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Debugging High Performance Embedded Memories Research paper This document is only available in a PDF version. Click Download to view. Debugging High Performance Embedded Memories Research paper ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debugging High Performance Embedded Memories Research paper ",
        "document_number" : "arp0020",
        "document_version" : "a",
        "content_type" : "Research Paper",
        "systopparent" : "4629186",
        "sysurihash" : "NBG7axðtSfLYp6Zs",
        "urihash" : "NBG7axðtSfLYp6Zs",
        "sysuri" : "https://developer.arm.com/documentation/arp0020/a/en",
        "systransactionid" : 863767,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1259629261000,
        "topparentid" : 4629186,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590754614000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085001000,
        "permanentid" : "5bef5f510bb71d1c3dcb412db49879b265d05866deb3bfe885e9a8938e01",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed0fd36ca06a95ce53f847f",
        "transactionid" : 863767,
        "title" : "Debugging High Performance Embedded Memories Research paper ",
        "products" : [ "Research" ],
        "date" : 1649085001000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "arp0020:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085001783476606,
        "navigationhierarchiescontenttype" : "Research Paper",
        "size" : 202,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/arp0020/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084811389,
        "syssize" : 202,
        "sysdate" : 1649085001000,
        "haslayout" : "1",
        "topparent" : "4629186",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4629186,
        "content_description" : "Embedded memories fail because of defects, process variation and design marginality. Finding root cause requires a solid design methodology, the correct design-for-debug features, and a structured debug process. This paper/presentation will show some proven techniques for doing this.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085001000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/arp0020/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/arp0020/a/?lang=en",
        "modified" : 1638268024000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085001783476606,
        "uri" : "https://developer.arm.com/documentation/arp0020/a/en",
        "syscollection" : "default"
      },
      "Title" : "Debugging High Performance Embedded Memories Research paper",
      "Uri" : "https://developer.arm.com/documentation/arp0020/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/arp0020/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/arp0020/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/arp0020/a/en",
      "Excerpt" : "Debugging High Performance Embedded Memories Research paper This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Debugging High Performance Embedded Memories Research paper This document is only available in a PDF version. Click Download to view. Debugging High Performance Embedded Memories Research paper ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Debugging High Performance Embedded Memories Research paper ",
      "document_number" : "arp0020",
      "document_version" : "a",
      "content_type" : "Research Paper",
      "systopparent" : "4629186",
      "sysurihash" : "lu4c8nwAlvW3vTDR",
      "urihash" : "lu4c8nwAlvW3vTDR",
      "sysuri" : "https://developer.arm.com/documentation/arp0020/a/en/pdf/aitken_sdd04.pdf",
      "systransactionid" : 863767,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1259629261000,
      "topparentid" : 4629186,
      "numberofpages" : 6,
      "sysconcepts" : "process variations ; design marginality ; memories ; cells ; root cause ; failing ; features ; failures ; temperatures ; operating range ; self-timing path ; resistance ; generators ; complements",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 4629186,
      "parentitem" : "5ed0fd36ca06a95ce53f847f",
      "concepts" : "process variations ; design marginality ; memories ; cells ; root cause ; failing ; features ; failures ; temperatures ; operating range ; self-timing path ; resistance ; generators ; complements",
      "documenttype" : "pdf",
      "isattachment" : "4629186",
      "sysindexeddate" : 1649085002000,
      "permanentid" : "499d6697bdacd84a3eb0c84ccb815e7cf86bafe523208c6bc0acc32f9b21",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed0fd36ca06a95ce53f8481",
      "transactionid" : 863767,
      "title" : "Debugging High Performance Embedded Memories Research paper ",
      "date" : 1649085002000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "arp0020:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085002036602967,
      "sysisattachment" : "4629186",
      "navigationhierarchiescontenttype" : "Research Paper",
      "sysattachmentparentid" : 4629186,
      "size" : 27548,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed0fd36ca06a95ce53f8481",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084812363,
      "syssize" : 27548,
      "sysdate" : 1649085002000,
      "topparent" : "4629186",
      "label_version" : "1.0",
      "systopparentid" : 4629186,
      "content_description" : "Embedded memories fail because of defects, process variation and design marginality. Finding root cause requires a solid design methodology, the correct design-for-debug features, and a structured debug process. This paper/presentation will show some proven techniques for doing this.",
      "wordcount" : 770,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085002000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed0fd36ca06a95ce53f8481",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085002036602967,
      "uri" : "https://developer.arm.com/documentation/arp0020/a/en/pdf/aitken_sdd04.pdf",
      "syscollection" : "default"
    },
    "Title" : "Debugging High Performance Embedded Memories Research paper",
    "Uri" : "https://developer.arm.com/documentation/arp0020/a/en/pdf/aitken_sdd04.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/arp0020/a/en/pdf/aitken_sdd04.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed0fd36ca06a95ce53f8481",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/arp0020/a/en/pdf/aitken_sdd04.pdf",
    "Excerpt" : "C3 ... B3 ... See [1][2] for more information on memory architecture and design. ... A systematic yield problem can cause observed yield for one or more parts to be ... 2. How memories fail",
    "FirstSentences" : "Debugging High Performance Embedded Memories Rob Aitken Artisan Components Sunnyvale, CA, USA aitken@artisan.com Abstract Embedded memories fail because of defects, process variation and design ..."
  }, {
    "title" : "OH51: Combining Code Banking Hex Files",
    "uri" : "https://developer.arm.com/documentation/ka004583/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004583/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004583/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004583/1-0/en",
    "excerpt" : "How can I do this? ... You can even use comments -- starting with '#' extending to the end of the line. ... take bank 5 and move it up to 0x028000-0x02FFFF\\n.\\\\OBJ\\\\MyProject.H05 -Intel -crop ...",
    "firstSentences" : "Article ID: KA004583 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 all Versions QUESTION I can create one HEX file for ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "OH51: Combining Code Banking Hex Files ",
      "document_number" : "ka004583",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524159",
      "sysurihash" : "lVXFOMlIF7P8ZudP",
      "urihash" : "lVXFOMlIF7P8ZudP",
      "sysuri" : "https://developer.arm.com/documentation/ka004583/1-0/en",
      "systransactionid" : 861289,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614712723000,
      "topparentid" : 4524159,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614712814000,
      "sysconcepts" : "hex files ; OHX51 ; memory ; OH51 ; BL51 ; u00B5Vision ; Flash ; LX51 ; common area ; StartAddress EndAddress ; MyProject ; invocation ; Fills unused",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "hex files ; OHX51 ; memory ; OH51 ; BL51 ; u00B5Vision ; Flash ; LX51 ; common area ; StartAddress EndAddress ; MyProject ; invocation ; Fills unused",
      "documenttype" : "html",
      "sysindexeddate" : 1648719053000,
      "permanentid" : "b4f12203674a7d04f05115fe42aa3ed773fb921ff1c181841e69b50213ed",
      "syslanguage" : [ "English" ],
      "itemid" : "603e8fee492bde1625aa995b",
      "transactionid" : 861289,
      "title" : "OH51: Combining Code Banking Hex Files ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1648719053000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004583:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719053860310585,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 8736,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004583/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719033464,
      "syssize" : 8736,
      "sysdate" : 1648719053000,
      "haslayout" : "1",
      "topparent" : "4524159",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524159,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 332,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719053000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004583/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004583/1-0/?lang=en",
      "modified" : 1614712814000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719053860310585,
      "uri" : "https://developer.arm.com/documentation/ka004583/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "OH51: Combining Code Banking Hex Files",
    "Uri" : "https://developer.arm.com/documentation/ka004583/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004583/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004583/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004583/1-0/en",
    "Excerpt" : "How can I do this? ... You can even use comments -- starting with '#' extending to the end of the line. ... take bank 5 and move it up to 0x028000-0x02FFFF\\n.\\\\OBJ\\\\MyProject.H05 -Intel -crop ...",
    "FirstSentences" : "Article ID: KA004583 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 all Versions QUESTION I can create one HEX file for ..."
  }, {
    "title" : "UVISION DEBUGGER: Port 1 Error Message Box",
    "uri" : "https://developer.arm.com/documentation/ka004570/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004570/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004570/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004570/1-0/en",
    "excerpt" : "Article ID: KA004570 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... ANSWER This error happens when you try to input some data into Port PIN and, at the same ...",
    "firstSentences" : "Article ID: KA004570 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: Keil PK51 All Versions QUESTION I'm running the debugger ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "UVISION DEBUGGER: Port 1 Error Message Box ",
      "document_number" : "ka004570",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524191",
      "sysurihash" : "Oo7FDwN1CaGWWaVr",
      "urihash" : "Oo7FDwN1CaGWWaVr",
      "sysuri" : "https://developer.arm.com/documentation/ka004570/1-0/en",
      "systransactionid" : 864207,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614713154000,
      "topparentid" : 4524191,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614713269000,
      "sysconcepts" : "port pin ; outputting data ; error message ; Toggle P1 ; instruction ; inputting ; Keil PK51 ; Customer Non-confidential Information ; Tools Confidentiality",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "port pin ; outputting data ; error message ; Toggle P1 ; instruction ; inputting ; Keil PK51 ; Customer Non-confidential Information ; Tools Confidentiality",
      "documenttype" : "html",
      "sysindexeddate" : 1649146066000,
      "permanentid" : "c155218624721faaa3f38d2313fbb3435dba585e09301f72cf508c437a9a",
      "syslanguage" : [ "English" ],
      "itemid" : "603e91b5ee937942ba300090",
      "transactionid" : 864207,
      "title" : "UVISION DEBUGGER: Port 1 Error Message Box ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649146066000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004570:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146066037401330,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 940,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004570/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145777461,
      "syssize" : 940,
      "sysdate" : 1649146066000,
      "haslayout" : "1",
      "topparent" : "4524191",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524191,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 94,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146066000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004570/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004570/1-0/?lang=en",
      "modified" : 1614713269000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146066037401330,
      "uri" : "https://developer.arm.com/documentation/ka004570/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "UVISION DEBUGGER: Port 1 Error Message Box",
    "Uri" : "https://developer.arm.com/documentation/ka004570/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004570/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004570/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004570/1-0/en",
    "Excerpt" : "Article ID: KA004570 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... ANSWER This error happens when you try to input some data into Port PIN and, at the same ...",
    "FirstSentences" : "Article ID: KA004570 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: Keil PK51 All Versions QUESTION I'm running the debugger ..."
  }, {
    "title" : "RTX51: Will RTX51 Version 7 work with C51 Version 5?",
    "uri" : "https://developer.arm.com/documentation/ka002638/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002638/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002638/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002638/1-0/en",
    "excerpt" : "Article ID: KA002638 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... ANSWER No. RTX51 Version 7 is designed to work with C51 Version 6 and 7. ... KBA",
    "firstSentences" : "Article ID: KA002638 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: RTX51 Version 7 QUESTION Can I use RTX51 Version 7 with ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "RTX51: Will RTX51 Version 7 work with C51 Version 5? ",
      "document_number" : "ka002638",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522611",
      "sysurihash" : "ra78Qg2vufI9ugJh",
      "urihash" : "ra78Qg2vufI9ugJh",
      "sysuri" : "https://developer.arm.com/documentation/ka002638/1-0/en",
      "systransactionid" : 861208,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614690481000,
      "topparentid" : 4522611,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614690550000,
      "sysconcepts" : "C51 ; RTX51",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "C51 ; RTX51",
      "documenttype" : "html",
      "sysindexeddate" : 1648715090000,
      "permanentid" : "3bc4026d5f59a8f9594632d63ffc070067655d04e8a536b0e30ec52eb44a",
      "syslanguage" : [ "English" ],
      "itemid" : "603e38f6ee937942ba2ff17f",
      "transactionid" : 861208,
      "title" : "RTX51: Will RTX51 Version 7 work with C51 Version 5? ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1648715090000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002638:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715090816954237,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 379,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002638/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715080016,
      "syssize" : 379,
      "sysdate" : 1648715090000,
      "haslayout" : "1",
      "topparent" : "4522611",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522611,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 36,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715090000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002638/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002638/1-0/?lang=en",
      "modified" : 1614690550000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715090816954237,
      "uri" : "https://developer.arm.com/documentation/ka002638/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "RTX51: Will RTX51 Version 7 work with C51 Version 5?",
    "Uri" : "https://developer.arm.com/documentation/ka002638/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002638/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002638/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002638/1-0/en",
    "Excerpt" : "Article ID: KA002638 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... ANSWER No. RTX51 Version 7 is designed to work with C51 Version 6 and 7. ... KBA",
    "FirstSentences" : "Article ID: KA002638 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: RTX51 Version 7 QUESTION Can I use RTX51 Version 7 with ..."
  }, {
    "title" : "How do I redirect the semihosting output to a file?",
    "uri" : "https://developer.arm.com/documentation/ka001834/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001834/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001834/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001834/1-0/en",
    "excerpt" : "KBA Article ID: KA001834 Applies To: DS-5 Development Studio Confidentiality: Customer ... How do I do this? The following figure shows the view of the App Console: Answer To redirect the ...",
    "firstSentences" : "KBA Article ID: KA001834 Applies To: DS-5 Development Studio Confidentiality: Customer non-confidential Scenario In the automated test environment, I want to save the messages displayed in the App ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How do I redirect the semihosting output to a file? ",
      "document_number" : "ka001834",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4913811",
      "sysurihash" : "Lyf4XñFLðqAZIYeZ",
      "urihash" : "Lyf4XñFLðqAZIYeZ",
      "sysuri" : "https://developer.arm.com/documentation/ka001834/1-0/en",
      "systransactionid" : 861208,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1600162389000,
      "topparentid" : 4913811,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1600162462000,
      "sysconcepts" : "semihosting ; Arm Development Studio ; target ; App ; command ; stdout ; stderr ; temp ; test environment ; non-confidential Scenario ; configuration",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72f6e24a5e02d07b2744", "5fbba11bcd74e712c4497246|5fbba1208e527a03a85ed252", "5fbba162cd74e712c449725c|5fbba1208e527a03a85ed252", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e" ],
      "concepts" : "semihosting ; Arm Development Studio ; target ; App ; command ; stdout ; stderr ; temp ; test environment ; non-confidential Scenario ; configuration",
      "documenttype" : "html",
      "sysindexeddate" : 1648715086000,
      "permanentid" : "7ca9de0070b07432bc2eb0f00a3a5aac0bde1ef7235146df10aea08d57a2",
      "syslanguage" : [ "English" ],
      "itemid" : "5f608a9e235b3560a01eb8ad",
      "transactionid" : 861208,
      "title" : "How do I redirect the semihosting output to a file? ",
      "products" : [ "DS500" ],
      "date" : 1648715085000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001834:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715085977795328,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1269,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001834/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715083049,
      "syssize" : 1269,
      "sysdate" : 1648715085000,
      "haslayout" : "1",
      "topparent" : "4913811",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4913811,
      "wordcount" : 86,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Legacy Tools|Arm Developer Suite", "Debug Tools|Legacy Debug Tools", "Tools Licensing|Legacy Debug Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Arm Developer Suite", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
      "document_revision" : "1.4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715086000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001834/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001834/1-0/?lang=en",
      "modified" : 1600162462000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715085977795328,
      "uri" : "https://developer.arm.com/documentation/ka001834/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I redirect the semihosting output to a file?",
    "Uri" : "https://developer.arm.com/documentation/ka001834/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001834/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001834/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001834/1-0/en",
    "Excerpt" : "KBA Article ID: KA001834 Applies To: DS-5 Development Studio Confidentiality: Customer ... How do I do this? The following figure shows the view of the App Console: Answer To redirect the ...",
    "FirstSentences" : "KBA Article ID: KA001834 Applies To: DS-5 Development Studio Confidentiality: Customer non-confidential Scenario In the automated test environment, I want to save the messages displayed in the App ..."
  }, {
    "title" : "KAN140 - Using the MAC Unit of the ST10-272",
    "uri" : "https://developer.arm.com/documentation/kan140/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/kan140/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/kan140/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/kan140/1-0/en",
    "excerpt" : "KAN140 - Using the MAC Unit of the ST10-272 Keil Application Note 140 This ... Download example code: apnt_140ex.zip This document is only available in a PDF ... Click Download to view.",
    "firstSentences" : "KAN140 - Using the MAC Unit of the ST10-272 Keil Application Note 140 This application note shows how to use the Keil C166 Compiler and A166 Assembler to program the MAC unit found on many C16x\\/ ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "KAN140 - Using the MAC Unit of the ST10-272",
      "uri" : "https://developer.arm.com/documentation/kan140/1-0/en/pdf/apnt_140.pdf",
      "printableUri" : "https://developer.arm.com/documentation/kan140/1-0/en/pdf/apnt_140.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/6112e74ed5c3af0155491660",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/kan140/1-0/en/pdf/apnt_140.pdf",
      "excerpt" : "Example: MAC (MOV, INTR) will enable the usage of CoMOV and the save/restore of MAC ... C166 SAMPLE.C MAC ... #pragma MAC (MUL, MOV) ... stmt lvl ... 1 ... 2 ... 3 ... 4 ... 5 ... 6 ... 15",
      "firstSentences" : "C Compilers Real-Time OS Simulators Education Evaluation Boards Using the ST10 MAC Unit (on the ST10-272) with Keil C166 Development Tools July 26, 1999, Munich, Germany by Application Note 140",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "KAN140 - Using the MAC Unit of the ST10-272",
        "uri" : "https://developer.arm.com/documentation/kan140/1-0/en",
        "printableUri" : "https://developer.arm.com/documentation/kan140/1-0/en",
        "clickUri" : "https://developer.arm.com/documentation/kan140/1-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/kan140/1-0/en",
        "excerpt" : "KAN140 - Using the MAC Unit of the ST10-272 Keil Application Note 140 This ... Download example code: apnt_140ex.zip This document is only available in a PDF ... Click Download to view.",
        "firstSentences" : "KAN140 - Using the MAC Unit of the ST10-272 Keil Application Note 140 This application note shows how to use the Keil C166 Compiler and A166 Assembler to program the MAC unit found on many C16x\\/ ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "KAN140 - Using the MAC Unit of the ST10-272 ",
          "document_number" : "kan140",
          "document_version" : "1-0",
          "content_type" : "Application Note",
          "systopparent" : "4721998",
          "sysurihash" : "Wwn2iKodqJñzYMpD",
          "urihash" : "Wwn2iKodqJñzYMpD",
          "sysuri" : "https://developer.arm.com/documentation/kan140/1-0/en",
          "systransactionid" : 863681,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 968112000000,
          "topparentid" : 4721998,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1628628813000,
          "sysconcepts" : "MAC unit ; Keil C166 Compiler ; ST10 ; A166 Assembler ; note shows ; apnt ; C16x ; KAN140",
          "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
          "concepts" : "MAC unit ; Keil C166 Compiler ; ST10 ; A166 Assembler ; note shows ; apnt ; C16x ; KAN140",
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649080855000,
          "permanentid" : "517ab420992dc6a43f575cc1c02006889aa88167ae65626ab826bd05bc74",
          "syslanguage" : [ "English" ],
          "itemid" : "6112e74dd5c3af015549165e",
          "transactionid" : 863681,
          "title" : "KAN140 - Using the MAC Unit of the ST10-272 ",
          "products" : [ "PK166", "CA166", "A166" ],
          "date" : 1649080855000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "kan140:1-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers" ],
          "audience" : [ "Embedded Software Developers", "Firmware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080855103410800,
          "navigationhierarchiescontenttype" : "Application Note",
          "size" : 381,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/kan140/1-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080752206,
          "syssize" : 381,
          "sysdate" : 1649080855000,
          "haslayout" : "1",
          "topparent" : "4721998",
          "label_version" : "v1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4721998,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This application note shows how to use the Keil C166 Compiler and A166 Assembler to program the MAC unit found on many C16x/ST10 devices.",
          "wordcount" : 45,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools" ],
          "document_revision" : "1.0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080855000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/kan140/1-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/kan140/1-0/?lang=en",
          "modified" : 1628628813000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080855103410800,
          "uri" : "https://developer.arm.com/documentation/kan140/1-0/en",
          "syscollection" : "default"
        },
        "Title" : "KAN140 - Using the MAC Unit of the ST10-272",
        "Uri" : "https://developer.arm.com/documentation/kan140/1-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/kan140/1-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/kan140/1-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/kan140/1-0/en",
        "Excerpt" : "KAN140 - Using the MAC Unit of the ST10-272 Keil Application Note 140 This ... Download example code: apnt_140ex.zip This document is only available in a PDF ... Click Download to view.",
        "FirstSentences" : "KAN140 - Using the MAC Unit of the ST10-272 Keil Application Note 140 This application note shows how to use the Keil C166 Compiler and A166 Assembler to program the MAC unit found on many C16x\\/ ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "KAN140 - Using the MAC Unit of the ST10-272 ",
        "document_number" : "kan140",
        "document_version" : "1-0",
        "content_type" : "Application Note",
        "systopparent" : "4721998",
        "sysauthor" : "Keil Software",
        "sysurihash" : "3NA0ixao89BgAseT",
        "urihash" : "3NA0ixao89BgAseT",
        "sysuri" : "https://developer.arm.com/documentation/kan140/1-0/en/pdf/apnt_140.pdf",
        "systransactionid" : 863681,
        "is_confidential" : 0,
        "validityscore" : 0.75,
        "published" : 968112000000,
        "topparentid" : 4721998,
        "numberofpages" : 5,
        "sysconcepts" : "MAC ; ST10 ; intrinsic functions ; header file ; C166 Compiler ; CoMOV ; ST10MAC ; mul ; word-aligned objects ; parameters indentical ; form CoXXX ; μVision2 Debugger ; software tools ; memory moves ; performance of multiplication ; co-processor",
        "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
        "attachmentparentid" : 4721998,
        "parentitem" : "6112e74dd5c3af015549165e",
        "concepts" : "MAC ; ST10 ; intrinsic functions ; header file ; C166 Compiler ; CoMOV ; ST10MAC ; mul ; word-aligned objects ; parameters indentical ; form CoXXX ; μVision2 Debugger ; software tools ; memory moves ; performance of multiplication ; co-processor",
        "documenttype" : "pdf",
        "isattachment" : "4721998",
        "sysindexeddate" : 1649080856000,
        "permanentid" : "55b1556855026f48bb6aa09c1b841bab9f95e7634f50942f4de606425cad",
        "syslanguage" : [ "English" ],
        "itemid" : "6112e74ed5c3af0155491660",
        "transactionid" : 863681,
        "title" : "KAN140 - Using the MAC Unit of the ST10-272 ",
        "subject" : "Using the ST10 MAC Unit on ST10-272 Devices",
        "date" : 1649080856000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "kan140:1-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers" ],
        "audience" : [ "Embedded Software Developers", "Firmware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080856239306021,
        "sysisattachment" : "4721998",
        "navigationhierarchiescontenttype" : "Application Note",
        "sysattachmentparentid" : 4721998,
        "size" : 194486,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/6112e74ed5c3af0155491660",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080753543,
        "syssubject" : "Using the ST10 MAC Unit on ST10-272 Devices",
        "syssize" : 194486,
        "sysdate" : 1649080856000,
        "topparent" : "4721998",
        "author" : "Keil Software",
        "label_version" : "v1.0",
        "systopparentid" : 4721998,
        "content_description" : "This application note shows how to use the Keil C166 Compiler and A166 Assembler to program the MAC unit found on many C16x/ST10 devices.",
        "wordcount" : 457,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080856000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/6112e74ed5c3af0155491660",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080856239306021,
        "uri" : "https://developer.arm.com/documentation/kan140/1-0/en/pdf/apnt_140.pdf",
        "syscollection" : "default"
      },
      "Title" : "KAN140 - Using the MAC Unit of the ST10-272",
      "Uri" : "https://developer.arm.com/documentation/kan140/1-0/en/pdf/apnt_140.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/kan140/1-0/en/pdf/apnt_140.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/6112e74ed5c3af0155491660",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/kan140/1-0/en/pdf/apnt_140.pdf",
      "Excerpt" : "Example: MAC (MOV, INTR) will enable the usage of CoMOV and the save/restore of MAC ... C166 SAMPLE.C MAC ... #pragma MAC (MUL, MOV) ... stmt lvl ... 1 ... 2 ... 3 ... 4 ... 5 ... 6 ... 15",
      "FirstSentences" : "C Compilers Real-Time OS Simulators Education Evaluation Boards Using the ST10 MAC Unit (on the ST10-272) with Keil C166 Development Tools July 26, 1999, Munich, Germany by Application Note 140"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "KAN140 - Using the MAC Unit of the ST10-272 ",
      "document_number" : "kan140",
      "document_version" : "1-0",
      "content_type" : "Application Note",
      "systopparent" : "4721998",
      "sysurihash" : "Wwn2iKodqJñzYMpD",
      "urihash" : "Wwn2iKodqJñzYMpD",
      "sysuri" : "https://developer.arm.com/documentation/kan140/1-0/en",
      "systransactionid" : 863681,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 968112000000,
      "topparentid" : 4721998,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1628628813000,
      "sysconcepts" : "MAC unit ; Keil C166 Compiler ; ST10 ; A166 Assembler ; note shows ; apnt ; C16x ; KAN140",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "MAC unit ; Keil C166 Compiler ; ST10 ; A166 Assembler ; note shows ; apnt ; C16x ; KAN140",
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649080855000,
      "permanentid" : "517ab420992dc6a43f575cc1c02006889aa88167ae65626ab826bd05bc74",
      "syslanguage" : [ "English" ],
      "itemid" : "6112e74dd5c3af015549165e",
      "transactionid" : 863681,
      "title" : "KAN140 - Using the MAC Unit of the ST10-272 ",
      "products" : [ "PK166", "CA166", "A166" ],
      "date" : 1649080855000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "kan140:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Firmware Engineers" ],
      "audience" : [ "Embedded Software Developers", "Firmware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080855103410800,
      "navigationhierarchiescontenttype" : "Application Note",
      "size" : 381,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/kan140/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080752206,
      "syssize" : 381,
      "sysdate" : 1649080855000,
      "haslayout" : "1",
      "topparent" : "4721998",
      "label_version" : "v1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4721998,
      "navigationhierarchiescategories" : [ "IoT" ],
      "content_description" : "This application note shows how to use the Keil C166 Compiler and A166 Assembler to program the MAC unit found on many C16x/ST10 devices.",
      "wordcount" : 45,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools" ],
      "document_revision" : "1.0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080855000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/kan140/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/kan140/1-0/?lang=en",
      "modified" : 1628628813000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080855103410800,
      "uri" : "https://developer.arm.com/documentation/kan140/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "KAN140 - Using the MAC Unit of the ST10-272",
    "Uri" : "https://developer.arm.com/documentation/kan140/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/kan140/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/kan140/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/kan140/1-0/en",
    "Excerpt" : "KAN140 - Using the MAC Unit of the ST10-272 Keil Application Note 140 This ... Download example code: apnt_140ex.zip This document is only available in a PDF ... Click Download to view.",
    "FirstSentences" : "KAN140 - Using the MAC Unit of the ST10-272 Keil Application Note 140 This application note shows how to use the Keil C166 Compiler and A166 Assembler to program the MAC unit found on many C16x\\/ ..."
  }, {
    "title" : "C51: Wrong Code Generated for Double Indirection",
    "uri" : "https://developer.arm.com/documentation/ka002471/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002471/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002471/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002471/1-0/en",
    "excerpt" : "Article ID: KA002471 Applies To: C51 Development Tools Confidentiality: Customer Non- ... ANSWER This is not a compiler problem. ... C51: Wrong Code Generated for Double Indirection KBA",
    "firstSentences" : "Article ID: KA002471 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 5.50 and Later QUESTION I have noticed that ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "C51: Wrong Code Generated for Double Indirection ",
      "document_number" : "ka002471",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522395",
      "sysurihash" : "VBoðLyaZNFFxWOeV",
      "urihash" : "VBoðLyaZNFFxWOeV",
      "sysuri" : "https://developer.arm.com/documentation/ka002471/1-0/en",
      "systransactionid" : 864206,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614687382000,
      "topparentid" : 4522395,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614687476000,
      "sysconcepts" : "ANSI specification ; compiler problem",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "ANSI specification ; compiler problem",
      "documenttype" : "html",
      "sysindexeddate" : 1649146053000,
      "permanentid" : "ff82f413cf02a38e327b50cc3af0eae0052d6b22d425b20122ed384c2755",
      "syslanguage" : [ "English" ],
      "itemid" : "603e2cf4ee937942ba2fef02",
      "transactionid" : 864206,
      "title" : "C51: Wrong Code Generated for Double Indirection ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649146053000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002471:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146053219114306,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 510,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002471/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145794075,
      "syssize" : 510,
      "sysdate" : 1649146053000,
      "haslayout" : "1",
      "topparent" : "4522395",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522395,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 54,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146053000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002471/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002471/1-0/?lang=en",
      "modified" : 1614687476000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146053219114306,
      "uri" : "https://developer.arm.com/documentation/ka002471/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C51: Wrong Code Generated for Double Indirection",
    "Uri" : "https://developer.arm.com/documentation/ka002471/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002471/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002471/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002471/1-0/en",
    "Excerpt" : "Article ID: KA002471 Applies To: C51 Development Tools Confidentiality: Customer Non- ... ANSWER This is not a compiler problem. ... C51: Wrong Code Generated for Double Indirection KBA",
    "FirstSentences" : "Article ID: KA002471 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 5.50 and Later QUESTION I have noticed that ..."
  }, {
    "title" : "C51: Using 1K SRAM on Dallas DS89C420",
    "uri" : "https://developer.arm.com/documentation/ka003305/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003305/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003305/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003305/1-0/en",
    "excerpt" : "The on-chip SRAM must be enabled before you use it. ... ; add SFR definition\\n\\nSTARTUP1:\\n ... ; enable on-chip xdata RAM\\n ORL PMR,#1 ; PMR.DME0 = 1 (set to 1 to enable SRAM)\\n SEE ALSO C51: ...",
    "firstSentences" : "Article ID: KA003305 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51, any version SYMPTOMS Some users have reported ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "C51: Using 1K SRAM on Dallas DS89C420 ",
      "document_number" : "ka003305",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523861",
      "sysurihash" : "79u31dBEj0mlY0Yð",
      "urihash" : "79u31dBEj0mlY0Yð",
      "sysuri" : "https://developer.arm.com/documentation/ka003305/1-0/en",
      "systransactionid" : 863681,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614706176000,
      "topparentid" : 4523861,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614706234000,
      "sysconcepts" : "on-chip SRAM ; XDATA ; memory ; startup ; A51 ; u00B5Vision ; CPU reset ; LIB ; Target-Target ; Project-Options",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "on-chip SRAM ; XDATA ; memory ; startup ; A51 ; u00B5Vision ; CPU reset ; LIB ; Target-Target ; Project-Options",
      "documenttype" : "html",
      "sysindexeddate" : 1649080853000,
      "permanentid" : "911c63cfab9ed89c4b0d71c95dfb162146a053444dd0a0962d4ce8385338",
      "syslanguage" : [ "English" ],
      "itemid" : "603e763aee937942ba2ffbb6",
      "transactionid" : 863681,
      "title" : "C51: Using 1K SRAM on Dallas DS89C420 ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649080853000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003305:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080853829135719,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1754,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003305/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080727840,
      "syssize" : 1754,
      "sysdate" : 1649080853000,
      "haslayout" : "1",
      "topparent" : "4523861",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523861,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 133,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080853000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003305/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003305/1-0/?lang=en",
      "modified" : 1614706234000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080853829135719,
      "uri" : "https://developer.arm.com/documentation/ka003305/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C51: Using 1K SRAM on Dallas DS89C420",
    "Uri" : "https://developer.arm.com/documentation/ka003305/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003305/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003305/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003305/1-0/en",
    "Excerpt" : "The on-chip SRAM must be enabled before you use it. ... ; add SFR definition\\n\\nSTARTUP1:\\n ... ; enable on-chip xdata RAM\\n ORL PMR,#1 ; PMR.DME0 = 1 (set to 1 to enable SRAM)\\n SEE ALSO C51: ...",
    "FirstSentences" : "Article ID: KA003305 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51, any version SYMPTOMS Some users have reported ..."
  }, {
    "title" : "Cortex-M1 (AT470) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/prdc008575/b/en/pdf/Cortex-M1_Errata_v3.0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/prdc008575/b/en/pdf/Cortex-M1_Errata_v3.0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed6416eca06a95ce53f92a3",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc008575/b/en/pdf/Cortex-M1_Errata_v3.0.pdf",
    "excerpt" : "The documents number ... PR244-PRDC-008575 v3.0 ... © Copyright ARM Limited 2008. All rights reserved. Non Confidential ... Page 3 of 15 ... Date of Issue: 10-Jun-2008 ... Contents",
    "firstSentences" : "Date of Issue: 10-Jun-2008 ... ARM Errata Notice Cortex™-M1 (AT470) Document Revision 3.0 ARM Core Cortex™-M1 (AT470) Errata Notice This document contains all errata known at the date of issue in ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-M1 (AT470) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/prdc008575/b/en",
      "printableUri" : "https://developer.arm.com/documentation/prdc008575/b/en",
      "clickUri" : "https://developer.arm.com/documentation/prdc008575/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc008575/b/en",
      "excerpt" : "Cortex-M1 (AT470) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Cortex-M1 (AT470) Errata Notice This document is only available in a PDF version. Click Download to view. Cortex-M1 (AT470) Errata Notice Cortex-M1",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-M1 (AT470) Errata Notice ",
        "document_number" : "prdc008575",
        "document_version" : "b",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3687295",
        "sysurihash" : "24MqJmZBdnKr4VsJ",
        "urihash" : "24MqJmZBdnKr4VsJ",
        "sysuri" : "https://developer.arm.com/documentation/prdc008575/b/en",
        "systransactionid" : 863681,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1232499661000,
        "topparentid" : 3687295,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1591099758000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080851000,
        "permanentid" : "662827672897bdfc5515ca54961fb2bbb52daac8dab2288730f71bb23567",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed6416eca06a95ce53f929e",
        "transactionid" : 863681,
        "title" : "Cortex-M1 (AT470) Errata Notice ",
        "products" : [ "Cortex-M1" ],
        "date" : 1649080851000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "prdc008575:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080851317080678,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 147,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/prdc008575/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080692333,
        "syssize" : 147,
        "sysdate" : 1649080851000,
        "haslayout" : "1",
        "topparent" : "3687295",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687295,
        "content_description" : "This document contains all errata known at the date of issue in supported releases up to and including revision r1p0 of Cortex-M1",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M1" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080851000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/prdc008575/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/prdc008575/b/?lang=en",
        "modified" : 1644250334000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080851317080678,
        "uri" : "https://developer.arm.com/documentation/prdc008575/b/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-M1 (AT470) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/prdc008575/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/prdc008575/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/prdc008575/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc008575/b/en",
      "Excerpt" : "Cortex-M1 (AT470) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Cortex-M1 (AT470) Errata Notice This document is only available in a PDF version. Click Download to view. Cortex-M1 (AT470) Errata Notice Cortex-M1"
    },
    "childResults" : [ {
      "title" : "Cortex-M1 (AT470) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/prdc008575/b/en",
      "printableUri" : "https://developer.arm.com/documentation/prdc008575/b/en",
      "clickUri" : "https://developer.arm.com/documentation/prdc008575/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc008575/b/en",
      "excerpt" : "Cortex-M1 (AT470) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Cortex-M1 (AT470) Errata Notice This document is only available in a PDF version. Click Download to view. Cortex-M1 (AT470) Errata Notice Cortex-M1",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-M1 (AT470) Errata Notice ",
        "document_number" : "prdc008575",
        "document_version" : "b",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3687295",
        "sysurihash" : "24MqJmZBdnKr4VsJ",
        "urihash" : "24MqJmZBdnKr4VsJ",
        "sysuri" : "https://developer.arm.com/documentation/prdc008575/b/en",
        "systransactionid" : 863681,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1232499661000,
        "topparentid" : 3687295,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1591099758000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080851000,
        "permanentid" : "662827672897bdfc5515ca54961fb2bbb52daac8dab2288730f71bb23567",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed6416eca06a95ce53f929e",
        "transactionid" : 863681,
        "title" : "Cortex-M1 (AT470) Errata Notice ",
        "products" : [ "Cortex-M1" ],
        "date" : 1649080851000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "prdc008575:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080851317080678,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 147,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/prdc008575/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080692333,
        "syssize" : 147,
        "sysdate" : 1649080851000,
        "haslayout" : "1",
        "topparent" : "3687295",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687295,
        "content_description" : "This document contains all errata known at the date of issue in supported releases up to and including revision r1p0 of Cortex-M1",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M1" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080851000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/prdc008575/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/prdc008575/b/?lang=en",
        "modified" : 1644250334000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080851317080678,
        "uri" : "https://developer.arm.com/documentation/prdc008575/b/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-M1 (AT470) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/prdc008575/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/prdc008575/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/prdc008575/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc008575/b/en",
      "Excerpt" : "Cortex-M1 (AT470) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Cortex-M1 (AT470) Errata Notice This document is only available in a PDF version. Click Download to view. Cortex-M1 (AT470) Errata Notice Cortex-M1"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Cortex-M1 (AT470) Errata Notice ",
      "document_number" : "prdc008575",
      "document_version" : "b",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3687295",
      "sysauthor" : "Œe2�à�%",
      "sysurihash" : "UpyT036cQ7Xc75Xn",
      "urihash" : "UpyT036cQ7Xc75Xn",
      "sysuri" : "https://developer.arm.com/documentation/prdc008575/b/en/pdf/Cortex-M1_Errata_v3.0.pdf",
      "systransactionid" : 863681,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1232499661000,
      "topparentid" : 3687295,
      "numberofpages" : 15,
      "sysconcepts" : "M1 ; erratum ; workaround ; implications ; errata ; Cortex ; LOCKUP state ; halting mode ; stack pointer ; NMI ; registers ; majority of applications ; instruction ; configuration ; breakpoint ; configuration of the processor",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259e" ],
      "syscompany" : "ARM",
      "attachmentparentid" : 3687295,
      "parentitem" : "5ed6416eca06a95ce53f929e",
      "concepts" : "M1 ; erratum ; workaround ; implications ; errata ; Cortex ; LOCKUP state ; halting mode ; stack pointer ; NMI ; registers ; majority of applications ; instruction ; configuration ; breakpoint ; configuration of the processor",
      "documenttype" : "pdf",
      "isattachment" : "3687295",
      "sysindexeddate" : 1649080852000,
      "permanentid" : "d95d429592b39049a4bae979317ba3d2c70824a8bce0b978b49e92ae7d5b",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed6416eca06a95ce53f92a3",
      "transactionid" : 863681,
      "title" : "Cortex-M1 (AT470) Errata Notice ",
      "date" : 1649080852000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "prdc008575:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080852711172157,
      "sysisattachment" : "3687295",
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "company" : "ARM",
      "sysattachmentparentid" : 3687295,
      "size" : 81933,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed6416eca06a95ce53f92a3",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080693688,
      "syssize" : 81933,
      "sysdate" : 1649080852000,
      "topparent" : "3687295",
      "author" : "Œe2�à�%",
      "label_version" : "r1p0",
      "systopparentid" : 3687295,
      "content_description" : "This document contains all errata known at the date of issue in supported releases up to and including revision r1p0 of Cortex-M1",
      "wordcount" : 532,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M1", "Cortex-M|Cortex-M1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M1" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080852000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed6416eca06a95ce53f92a3",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080852711172157,
      "uri" : "https://developer.arm.com/documentation/prdc008575/b/en/pdf/Cortex-M1_Errata_v3.0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Cortex-M1 (AT470) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/prdc008575/b/en/pdf/Cortex-M1_Errata_v3.0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/prdc008575/b/en/pdf/Cortex-M1_Errata_v3.0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed6416eca06a95ce53f92a3",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc008575/b/en/pdf/Cortex-M1_Errata_v3.0.pdf",
    "Excerpt" : "The documents number ... PR244-PRDC-008575 v3.0 ... © Copyright ARM Limited 2008. All rights reserved. Non Confidential ... Page 3 of 15 ... Date of Issue: 10-Jun-2008 ... Contents",
    "FirstSentences" : "Date of Issue: 10-Jun-2008 ... ARM Errata Notice Cortex™-M1 (AT470) Document Revision 3.0 ARM Core Cortex™-M1 (AT470) Errata Notice This document contains all errata known at the date of issue in ..."
  }, {
    "title" : "RTX51: Is Source Code Included in RTX Operating Systems?",
    "uri" : "https://developer.arm.com/documentation/ka004545/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004545/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004545/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004545/1-0/en",
    "excerpt" : "Article ID: KA004545 Applies To: AR166 Advanced Operating System, C166 Development Tools, C51 Development Tools ... ANSWER Yes. RTX Tiny operating systems include source code. ... KBA",
    "firstSentences" : "Article ID: KA004545 Applies To: AR166 Advanced Operating System, C166 Development Tools, C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "RTX51: Is Source Code Included in RTX Operating Systems? ",
      "document_number" : "ka004545",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524052",
      "sysurihash" : "s74v1ud6MBIAZu6F",
      "urihash" : "s74v1ud6MBIAZu6F",
      "sysuri" : "https://developer.arm.com/documentation/ka004545/1-0/en",
      "systransactionid" : 863681,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614711604000,
      "topparentid" : 4524052,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614711669000,
      "sysconcepts" : "source code ; operating systems ; exception",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|602ab22ed6f3ea0b00e84791", "5fbba08ccd74e712c4497211|602ab22ed6f3ea0b00e84791" ],
      "concepts" : "source code ; operating systems ; exception",
      "documenttype" : "html",
      "sysindexeddate" : 1649080852000,
      "permanentid" : "9a30d6aaf7decc3f42972c0f8dbcc3944f523f23fc97c1e7367ea808c4d1",
      "syslanguage" : [ "English" ],
      "itemid" : "603e8b75ee937942ba2ffea4",
      "transactionid" : 863681,
      "title" : "RTX51: Is Source Code Included in RTX Operating Systems? ",
      "products" : [ "A166", "A51", "AR166", "CA166", "CA51", "PK166", "PK51" ],
      "date" : 1649080852000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004545:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080852471807235,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 652,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004545/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080686270,
      "syssize" : 652,
      "sysdate" : 1649080852000,
      "haslayout" : "1",
      "topparent" : "4524052",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524052,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 55,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|AR166 Advanced Operating System", "Keil Products|AR166 Advanced Operating System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|AR166 Advanced Operating System" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080852000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004545/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004545/1-0/?lang=en",
      "modified" : 1614711669000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080852471807235,
      "uri" : "https://developer.arm.com/documentation/ka004545/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "RTX51: Is Source Code Included in RTX Operating Systems?",
    "Uri" : "https://developer.arm.com/documentation/ka004545/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004545/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004545/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004545/1-0/en",
    "Excerpt" : "Article ID: KA004545 Applies To: AR166 Advanced Operating System, C166 Development Tools, C51 Development Tools ... ANSWER Yes. RTX Tiny operating systems include source code. ... KBA",
    "FirstSentences" : "Article ID: KA004545 Applies To: AR166 Advanced Operating System, C166 Development Tools, C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: ..."
  }, {
    "title" : "BL51: SYMBOL vs. PUBLIC Variables",
    "uri" : "https://developer.arm.com/documentation/ka002600/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002600/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002600/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002600/1-0/en",
    "excerpt" : "Article ID: KA002600 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... A sample declaration occurs below: #define MAX_MESSAGE_LENGTH 0x40\\nstatic xdata unsigned ...",
    "firstSentences" : "Article ID: KA002600 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 All Versions C251 All Versions C51 All Versions ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "BL51: SYMBOL vs. PUBLIC Variables ",
      "document_number" : "ka002600",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522567",
      "sysurihash" : "EMCBðVz8s0XXe28b",
      "urihash" : "EMCBðVz8s0XXe28b",
      "sysuri" : "https://developer.arm.com/documentation/ka002600/1-0/en",
      "systransactionid" : 861208,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614689987000,
      "topparentid" : 4522567,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614690031000,
      "sysconcepts" : "C51 Development Tools Confidentiality ; static keyword ; scope ; global declaration ; desired output ; linker map ; Customer Non-confidential Information ; Remember",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "C51 Development Tools Confidentiality ; static keyword ; scope ; global declaration ; desired output ; linker map ; Customer Non-confidential Information ; Remember",
      "documenttype" : "html",
      "sysindexeddate" : 1648715063000,
      "permanentid" : "3c277a6c230cde6bfd4823f175e1c28ff95aa2021f31728738d498bd7f0c",
      "syslanguage" : [ "English" ],
      "itemid" : "603e36efee937942ba2ff10d",
      "transactionid" : 861208,
      "title" : "BL51: SYMBOL vs. PUBLIC Variables ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1648715063000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002600:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715063170706613,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1125,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002600/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715061379,
      "syssize" : 1125,
      "sysdate" : 1648715063000,
      "haslayout" : "1",
      "topparent" : "4522567",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522567,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 112,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715063000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002600/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002600/1-0/?lang=en",
      "modified" : 1614690031000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715063170706613,
      "uri" : "https://developer.arm.com/documentation/ka002600/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "BL51: SYMBOL vs. PUBLIC Variables",
    "Uri" : "https://developer.arm.com/documentation/ka002600/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002600/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002600/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002600/1-0/en",
    "Excerpt" : "Article ID: KA002600 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... A sample declaration occurs below: #define MAX_MESSAGE_LENGTH 0x40\\nstatic xdata unsigned ...",
    "FirstSentences" : "Article ID: KA002600 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 All Versions C251 All Versions C51 All Versions ..."
  }, {
    "title" : "C166: Reusing Inline Functions",
    "uri" : "https://developer.arm.com/documentation/ka002487/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002487/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002487/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002487/1-0/en",
    "excerpt" : "Article ID: KA002487 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential ... ANSWER The following steps describe the procedure to re-use inline functions: Create a ...",
    "firstSentences" : "Article ID: KA002487 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 4.25 and Later QUESTION How can I call an ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "C166: Reusing Inline Functions ",
      "document_number" : "ka002487",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522404",
      "sysurihash" : "vSqtVPSITmñkEtY6",
      "urihash" : "vSqtVPSITmñkEtY6",
      "sysuri" : "https://developer.arm.com/documentation/ka002487/1-0/en",
      "systransactionid" : 861208,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614687591000,
      "topparentid" : 4522404,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614687670000,
      "sysconcepts" : "inline functions",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "inline functions",
      "documenttype" : "html",
      "sysindexeddate" : 1648715059000,
      "permanentid" : "9e19f45ca95bca1fd0c29d1977bebe7384a4def073c0b7ad412abb364303",
      "syslanguage" : [ "English" ],
      "itemid" : "603e2db6ee937942ba2fef19",
      "transactionid" : 861208,
      "title" : "C166: Reusing Inline Functions ",
      "products" : [ "A166", "CA166", "PK166" ],
      "date" : 1648715059000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002487:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715059644406413,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 738,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002487/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715058426,
      "syssize" : 738,
      "sysdate" : 1648715059000,
      "haslayout" : "1",
      "topparent" : "4522404",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522404,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 70,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715059000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002487/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002487/1-0/?lang=en",
      "modified" : 1614687670000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715059644406413,
      "uri" : "https://developer.arm.com/documentation/ka002487/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C166: Reusing Inline Functions",
    "Uri" : "https://developer.arm.com/documentation/ka002487/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002487/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002487/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002487/1-0/en",
    "Excerpt" : "Article ID: KA002487 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential ... ANSWER The following steps describe the procedure to re-use inline functions: Create a ...",
    "FirstSentences" : "Article ID: KA002487 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 4.25 and Later QUESTION How can I call an ..."
  }, {
    "title" : "C51: Passing Parameters to Indirectly Called Functions",
    "uri" : "https://developer.arm.com/documentation/ka004078/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004078/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004078/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004078/1-0/en",
    "excerpt" : "The compiler simulates a stack-based architecture which makes it possible to pass a virtually unlimited ... SEE ALSO C51: Indirect Function Calls with Code Banking C51: Indirectly called ...",
    "firstSentences" : "Article ID: KA004078 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 All Versions Cx51 All Versions SYMPTOMS I'm using ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "C51: Passing Parameters to Indirectly Called Functions ",
      "document_number" : "ka004078",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523951",
      "sysurihash" : "3903bpcdRYiBqoRL",
      "urihash" : "3903bpcdRYiBqoRL",
      "sysuri" : "https://developer.arm.com/documentation/ka004078/1-0/en",
      "systransactionid" : 864297,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614710598000,
      "topparentid" : 4523951,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614710706000,
      "sysconcepts" : "programming ; function pointers ; char ; Cx51 Compiler ; CPU registers ; void ; nvoid ; C51 ; complete discussion ; utmost performance ; stack-based architecture ; efficient code",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "programming ; function pointers ; char ; Cx51 Compiler ; CPU registers ; void ; nvoid ; C51 ; complete discussion ; utmost performance ; stack-based architecture ; efficient code",
      "documenttype" : "html",
      "sysindexeddate" : 1649150613000,
      "permanentid" : "3a4d6df93ad0affc96689722738da4aa34f9abf305e594eb7551769b8bed",
      "syslanguage" : [ "English" ],
      "itemid" : "603e87b2492bde1625aa981a",
      "transactionid" : 864297,
      "title" : "C51: Passing Parameters to Indirectly Called Functions ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649150613000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004078:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150613481997161,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4036,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004078/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150586432,
      "syssize" : 4036,
      "sysdate" : 1649150613000,
      "haslayout" : "1",
      "topparent" : "4523951",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523951,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 190,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150613000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004078/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004078/1-0/?lang=en",
      "modified" : 1614710706000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150613481997161,
      "uri" : "https://developer.arm.com/documentation/ka004078/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C51: Passing Parameters to Indirectly Called Functions",
    "Uri" : "https://developer.arm.com/documentation/ka004078/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004078/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004078/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004078/1-0/en",
    "Excerpt" : "The compiler simulates a stack-based architecture which makes it possible to pass a virtually unlimited ... SEE ALSO C51: Indirect Function Calls with Code Banking C51: Indirectly called ...",
    "FirstSentences" : "Article ID: KA004078 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 All Versions Cx51 All Versions SYMPTOMS I'm using ..."
  }, {
    "title" : "C51: Locating Function Tables in Code Memory",
    "uri" : "https://developer.arm.com/documentation/ka003936/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003936/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003936/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003936/1-0/en",
    "excerpt" : "for example, the following locations: foo: 50H bar: 70H You also see that functable is ... That is because it was never located in memory. ... C51: Locating Function Tables in Code Memory KBA",
    "firstSentences" : "Article ID: KA003936 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 QUESTION I have defined a structure that contains an ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "C51: Locating Function Tables in Code Memory ",
      "document_number" : "ka003936",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524516",
      "sysurihash" : "FEu40oDpfðySSY81",
      "urihash" : "FEu40oDpfðySSY81",
      "sysuri" : "https://developer.arm.com/documentation/ka003936/1-0/en",
      "systransactionid" : 863681,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614716668000,
      "topparentid" : 4524516,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614716750000,
      "sysconcepts" : "code memory ; function pointers ; bar ; foo ; dsfHardwareFunc ; void ; command ; template ; ntypedef struct ; complete objects ; syntax errors ; Simulator ; u00B5Vision ; nHARDWARE",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "code memory ; function pointers ; bar ; foo ; dsfHardwareFunc ; void ; command ; template ; ntypedef struct ; complete objects ; syntax errors ; Simulator ; u00B5Vision ; nHARDWARE",
      "documenttype" : "html",
      "sysindexeddate" : 1649080851000,
      "permanentid" : "647f2752fc1a97823eb9a420768fffe019d2214712141733e92b10412730",
      "syslanguage" : [ "English" ],
      "itemid" : "603e9f4e492bde1625aa9cef",
      "transactionid" : 863681,
      "title" : "C51: Locating Function Tables in Code Memory ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649080851000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003936:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080851219793220,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3104,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003936/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080675603,
      "syssize" : 3104,
      "sysdate" : 1649080851000,
      "haslayout" : "1",
      "topparent" : "4524516",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524516,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 214,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080851000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003936/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003936/1-0/?lang=en",
      "modified" : 1614716750000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080851219793220,
      "uri" : "https://developer.arm.com/documentation/ka003936/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C51: Locating Function Tables in Code Memory",
    "Uri" : "https://developer.arm.com/documentation/ka003936/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003936/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003936/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003936/1-0/en",
    "Excerpt" : "for example, the following locations: foo: 50H bar: 70H You also see that functable is ... That is because it was never located in memory. ... C51: Locating Function Tables in Code Memory KBA",
    "FirstSentences" : "Article ID: KA003936 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 QUESTION I have defined a structure that contains an ..."
  }, {
    "title" : "Do ARM supply a Linux reference driver for PL330?",
    "uri" : "https://developer.arm.com/documentation/ka001933/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001933/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001933/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001933/1-0/en",
    "excerpt" : "KBA Article ID: KA001933 Applies To: DMA-330 AXI DMA Controller - TRM Confidentiality: Customer non- ... PL330 is highly configurable and it would be impractical to supply a large driver for ...",
    "firstSentences" : "KBA Article ID: KA001933 Applies To: DMA-330 AXI DMA Controller - TRM Confidentiality: Customer non-confidential Answer ARM do not supply any reference drivers for PL330. PL330 is highly ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Do ARM supply a Linux reference driver for PL330? ",
      "document_number" : "ka001933",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949159",
      "sysurihash" : "LbnVMdRbjVvoGdTK",
      "urihash" : "LbnVMdRbjVvoGdTK",
      "sysuri" : "https://developer.arm.com/documentation/ka001933/1-0/en",
      "systransactionid" : 861208,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1602174767000,
      "topparentid" : 4949159,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602174792000,
      "sysconcepts" : "driver ; configurations ; complexity of the device ; Attempts ; implementations ; own ; customers ; PL330",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
      "concepts" : "driver ; configurations ; complexity of the device ; Attempts ; implementations ; own ; customers ; PL330",
      "documenttype" : "html",
      "sysindexeddate" : 1648715057000,
      "permanentid" : "3ee69f83daa6c22c602c0ae5c20b3bb6ac1b7365c477bd7fa5435f5cb9bb",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7f3f48d3be967f7be46e7a",
      "transactionid" : 861208,
      "title" : "Do ARM supply a Linux reference driver for PL330? ",
      "products" : [ "PL330" ],
      "date" : 1648715057000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001933:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715057890014738,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 611,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001933/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715051986,
      "syssize" : 611,
      "sysdate" : 1648715057000,
      "haslayout" : "1",
      "topparent" : "4949159",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949159,
      "wordcount" : 70,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715057000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001933/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001933/1-0/?lang=en",
      "modified" : 1602174792000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715057890014738,
      "uri" : "https://developer.arm.com/documentation/ka001933/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Do ARM supply a Linux reference driver for PL330?",
    "Uri" : "https://developer.arm.com/documentation/ka001933/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001933/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001933/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001933/1-0/en",
    "Excerpt" : "KBA Article ID: KA001933 Applies To: DMA-330 AXI DMA Controller - TRM Confidentiality: Customer non- ... PL330 is highly configurable and it would be impractical to supply a large driver for ...",
    "FirstSentences" : "KBA Article ID: KA001933 Applies To: DMA-330 AXI DMA Controller - TRM Confidentiality: Customer non-confidential Answer ARM do not supply any reference drivers for PL330. PL330 is highly ..."
  }, {
    "title" : "LX51: Finding the End of the Binary",
    "uri" : "https://developer.arm.com/documentation/ka004421/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004421/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004421/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004421/1-0/en",
    "excerpt" : "Article ID: KA004421 Applies To: C51 Development Tools Confidentiality: Customer Non- ... CAUSE Set a given segment as the last, in the link order. ... To use this feature: Create a .",
    "firstSentences" : "Article ID: KA004421 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 All Versions SYMPTOM I need to locate the end of my ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "LX51: Finding the End of the Binary ",
      "document_number" : "ka004421",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524039",
      "sysurihash" : "f3NmVWVA6qDHCZl2",
      "urihash" : "f3NmVWVA6qDHCZl2",
      "sysuri" : "https://developer.arm.com/documentation/ka004421/1-0/en",
      "systransactionid" : 863681,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614711535000,
      "topparentid" : 4524039,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614711547000,
      "sysconcepts" : "binary image ; feature ; LX51 ; segment ; C51 Development ; foo ; EOM ; explicitly placed ; Non-confidential Information",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "binary image ; feature ; LX51 ; segment ; C51 Development ; foo ; EOM ; explicitly placed ; Non-confidential Information",
      "documenttype" : "html",
      "sysindexeddate" : 1649080848000,
      "permanentid" : "2ab8bd8df2dede5e6d44ac344a822c6e0a3ee2b01ddcf999b040d834f0d3",
      "syslanguage" : [ "English" ],
      "itemid" : "603e8afb492bde1625aa98c9",
      "transactionid" : 863681,
      "title" : "LX51: Finding the End of the Binary ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649080848000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004421:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080848712479929,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 859,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004421/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080672656,
      "syssize" : 859,
      "sysdate" : 1649080848000,
      "haslayout" : "1",
      "topparent" : "4524039",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524039,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 92,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080848000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004421/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004421/1-0/?lang=en",
      "modified" : 1614711547000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080848712479929,
      "uri" : "https://developer.arm.com/documentation/ka004421/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "LX51: Finding the End of the Binary",
    "Uri" : "https://developer.arm.com/documentation/ka004421/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004421/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004421/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004421/1-0/en",
    "Excerpt" : "Article ID: KA004421 Applies To: C51 Development Tools Confidentiality: Customer Non- ... CAUSE Set a given segment as the last, in the link order. ... To use this feature: Create a .",
    "FirstSentences" : "Article ID: KA004421 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 All Versions SYMPTOM I need to locate the end of my ..."
  }, {
    "title" : "MON166: How Much RAM is Required?",
    "uri" : "https://developer.arm.com/documentation/ka003373/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003373/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003373/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003373/1-0/en",
    "excerpt" : "Article ID: KA003373 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article ... ANSWER Very little RAM is required to use MON166. ... KBA",
    "firstSentences" : "Article ID: KA003373 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 3.12 C166 Version 4.05 QUESTION How much RAM ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "MON166: How Much RAM is Required? ",
      "document_number" : "ka003373",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523357",
      "sysurihash" : "rd99evGZ0upjab2U",
      "urihash" : "rd99evGZ0upjab2U",
      "sysuri" : "https://developer.arm.com/documentation/ka003373/1-0/en",
      "systransactionid" : 864297,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614700947000,
      "topparentid" : 4523357,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614701042000,
      "sysconcepts" : "bootstrap loader ; monitor program ; memory ; RAM ; C166 User ; total amount ; internal use ; GS166",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "bootstrap loader ; monitor program ; memory ; RAM ; C166 User ; total amount ; internal use ; GS166",
      "documenttype" : "html",
      "sysindexeddate" : 1649150611000,
      "permanentid" : "ceeb24ee0bf9b6cb4081be3696c8f7411876dbc73f593934ef58e9cec127",
      "syslanguage" : [ "English" ],
      "itemid" : "603e61f2ee937942ba2ff757",
      "transactionid" : 864297,
      "title" : "MON166: How Much RAM is Required? ",
      "products" : [ "A166", "CA166", "PK166" ],
      "date" : 1649150611000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003373:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150611972302095,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1168,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003373/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150562774,
      "syssize" : 1168,
      "sysdate" : 1649150611000,
      "haslayout" : "1",
      "topparent" : "4523357",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523357,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 100,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150611000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003373/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003373/1-0/?lang=en",
      "modified" : 1614701042000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150611972302095,
      "uri" : "https://developer.arm.com/documentation/ka003373/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "MON166: How Much RAM is Required?",
    "Uri" : "https://developer.arm.com/documentation/ka003373/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003373/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003373/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003373/1-0/en",
    "Excerpt" : "Article ID: KA003373 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article ... ANSWER Very little RAM is required to use MON166. ... KBA",
    "FirstSentences" : "Article ID: KA003373 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 3.12 C166 Version 4.05 QUESTION How much RAM ..."
  }, {
    "title" : "C51: Initializing the Dallas 320/520 2nd Serial Port",
    "uri" : "https://developer.arm.com/documentation/ka003302/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003302/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003302/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003302/1-0/en",
    "excerpt" : "Article ID: KA003302 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in ... ANSWER Use the following register values for serial Port 1 initialization.",
    "firstSentences" : "Article ID: KA003302 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 5.50 and later QUESTION How can I set up the ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "C51: Initializing the Dallas 320/520 2nd Serial Port ",
      "document_number" : "ka003302",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523875",
      "sysurihash" : "QiiM7mOwHGYXWzyA",
      "urihash" : "QiiM7mOwHGYXWzyA",
      "sysuri" : "https://developer.arm.com/documentation/ka003302/1-0/en",
      "systransactionid" : 864297,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1614706429000,
      "topparentid" : 4523875,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614706443000,
      "sysconcepts" : "initialization ; register",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "initialization ; register",
      "documenttype" : "html",
      "sysindexeddate" : 1649150611000,
      "permanentid" : "605c14108c55569b15f925e8a34c3902f27c56637b63db8ca1330bfe9ffc",
      "syslanguage" : [ "English" ],
      "itemid" : "603e770b492bde1625aa978c",
      "transactionid" : 864297,
      "title" : "C51: Initializing the Dallas 320/520 2nd Serial Port ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649150611000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003302:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150611290493214,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 903,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003302/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150531441,
      "syssize" : 903,
      "sysdate" : 1649150611000,
      "haslayout" : "1",
      "topparent" : "4523875",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523875,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 100,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150611000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003302/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003302/1-0/?lang=en",
      "modified" : 1614706443000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150611290493214,
      "uri" : "https://developer.arm.com/documentation/ka003302/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C51: Initializing the Dallas 320/520 2nd Serial Port",
    "Uri" : "https://developer.arm.com/documentation/ka003302/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003302/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003302/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003302/1-0/en",
    "Excerpt" : "Article ID: KA003302 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in ... ANSWER Use the following register values for serial Port 1 initialization.",
    "FirstSentences" : "Article ID: KA003302 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 5.50 and later QUESTION How can I set up the ..."
  }, {
    "title" : "UVISION1: Automatically Renaming Object Files",
    "uri" : "https://developer.arm.com/documentation/ka004246/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004246/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004246/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004246/1-0/en",
    "excerpt" : "Article ID: KA004246 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... Is there a way the extension can be added to the file automatically every time I build my ...",
    "firstSentences" : "Article ID: KA004246 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: \\u00B5Vision Version 1 QUESTION My emulator software ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "UVISION1: Automatically Renaming Object Files ",
      "document_number" : "ka004246",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524239",
      "sysurihash" : "cjVivñgMqzXPsKCz",
      "urihash" : "cjVivñgMqzXPsKCz",
      "sysuri" : "https://developer.arm.com/documentation/ka004246/1-0/en",
      "systransactionid" : 864297,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1619467457000,
      "topparentid" : 4524239,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1619467517000,
      "sysconcepts" : "bat ; batch ; foo ; DOS window ; Run User ; folder called ; Browse ; Check ; u00B5Vision ; filename ; extension",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "bat ; batch ; foo ; DOS window ; Run User ; folder called ; Browse ; Check ; u00B5Vision ; filename ; extension",
      "documenttype" : "html",
      "sysindexeddate" : 1649150611000,
      "permanentid" : "f089778c3b23605a28a40f2cfe5528821cc23e05b5246f348ce02d445d22",
      "syslanguage" : [ "English" ],
      "itemid" : "60871cfd5e70d934bc69f1ac",
      "transactionid" : 864297,
      "title" : "UVISION1: Automatically Renaming Object Files ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649150610000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004246:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150610996307598,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1084,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004246/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150532590,
      "syssize" : 1084,
      "sysdate" : 1649150610000,
      "haslayout" : "1",
      "topparent" : "4524239",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524239,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 105,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150611000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004246/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004246/1-0/?lang=en",
      "modified" : 1619467517000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150610996307598,
      "uri" : "https://developer.arm.com/documentation/ka004246/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "UVISION1: Automatically Renaming Object Files",
    "Uri" : "https://developer.arm.com/documentation/ka004246/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004246/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004246/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004246/1-0/en",
    "Excerpt" : "Article ID: KA004246 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... Is there a way the extension can be added to the file automatically every time I build my ...",
    "FirstSentences" : "Article ID: KA004246 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: \\u00B5Vision Version 1 QUESTION My emulator software ..."
  }, {
    "title" : "Which Cortex-R cores support Split/Lock mode ?",
    "uri" : "https://developer.arm.com/documentation/ka001823/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001823/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001823/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001823/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Which Cortex-R cores support Split/Lock mode ? ",
      "document_number" : "ka001823",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3873142",
      "sysurihash" : "tBloiJ6vR5dYeO2R",
      "urihash" : "tBloiJ6vR5dYeO2R",
      "sysuri" : "https://developer.arm.com/documentation/ka001823/1-0/en",
      "systransactionid" : 863761,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1599136844000,
      "topparentid" : 3873142,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1599136901000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649084660000,
      "permanentid" : "539b10a4a00929f68c434192581eee318188a91dd5c6e3ecb4c959144412",
      "syslanguage" : [ "English" ],
      "itemid" : "5f50e485235b3560a01dfbd0",
      "transactionid" : 863761,
      "title" : "Which Cortex-R cores support Split/Lock mode ? ",
      "products" : [ "AT570", "MP040", "MP014", "MP088" ],
      "date" : 1649084660000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001823:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084660752784970,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001823/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084582154,
      "syssize" : 63,
      "sysdate" : 1649084660000,
      "haslayout" : "1",
      "topparent" : "3873142",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3873142,
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5", "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52", "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7", "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52", "IP Products|Processors|Cortex-R|Cortex-R8", "IP Products|Processors|Cortex-R|Cortex-R7", "IP Products|Processors|Cortex-R|Cortex-R5" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084660000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001823/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001823/1-0/?lang=en",
      "modified" : 1599136901000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084660752784970,
      "uri" : "https://developer.arm.com/documentation/ka001823/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Which Cortex-R cores support Split/Lock mode ?",
    "Uri" : "https://developer.arm.com/documentation/ka001823/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001823/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001823/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001823/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Arm Musca-B1 Test Chip and Board",
    "uri" : "https://developer.arm.com/documentation/101311/0000/en/pdf/musca_b1_to_101311_0000_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101311/0000/en/pdf/musca_b1_to_101311_0000_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60af3c8ee022752339b44a49",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101311/0000/en/pdf/musca_b1_to_101311_0000_02_en.pdf",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Copyright © 2018–2020 Arm Limited (or its affiliates). All rights reserved. Arm Limited.",
    "firstSentences" : "Arm® Musca-B1 Test Chip and Board Technical Overview Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101311_0000_02_en Arm® Musca-B1 Test Chip and Board Technical Overview",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Musca-B1 Test Chip and Board",
      "uri" : "https://developer.arm.com/documentation/101311/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101311/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101311/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101311/0000/en",
      "excerpt" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Overview This document is only available in a PDF ... Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "firstSentences" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Overview This document is only available in a PDF version. Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Musca-B1 Test Chip and Board ",
        "document_number" : "101311",
        "document_version" : "0000",
        "content_type" : "Technical Overview",
        "systopparent" : "3467689",
        "sysurihash" : "ZgzR9Gmw7L7PrZka",
        "urihash" : "ZgzR9Gmw7L7PrZka",
        "sysuri" : "https://developer.arm.com/documentation/101311/0000/en",
        "systransactionid" : 1003844,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1622073600000,
        "topparentid" : 3467689,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622097038000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1666609653000,
        "permanentid" : "591d8dc6a4b7b93523ebfd57f57db95aac5cbb1016c99883b20e88b0339f",
        "syslanguage" : [ "English" ],
        "itemid" : "60af3c8ee022752339b44a47",
        "transactionid" : 1003844,
        "title" : "Arm Musca-B1 Test Chip and Board ",
        "products" : [ "Musca-B Test Chip Board" ],
        "date" : 1666609653000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101311:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
        "audience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666609653957779858,
        "navigationhierarchiescontenttype" : "Technical Overview",
        "size" : 188,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101311/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609651734,
        "syssize" : 188,
        "sysdate" : 1666609653000,
        "haslayout" : "1",
        "topparent" : "3467689",
        "label_version" : "0000-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467689,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "The Technical Overview (TO) gives a high-level description of the features and functionality of the product.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666609653000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101311/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101311/0000/?lang=en",
        "modified" : 1666609648000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666609653957779858,
        "uri" : "https://developer.arm.com/documentation/101311/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Musca-B1 Test Chip and Board",
      "Uri" : "https://developer.arm.com/documentation/101311/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101311/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101311/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101311/0000/en",
      "Excerpt" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Overview This document is only available in a PDF ... Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "FirstSentences" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Overview This document is only available in a PDF version. Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board"
    },
    "childResults" : [ {
      "title" : "Arm Musca-B1 Test Chip and Board",
      "uri" : "https://developer.arm.com/documentation/101311/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101311/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101311/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101311/0000/en",
      "excerpt" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Overview This document is only available in a PDF ... Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "firstSentences" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Overview This document is only available in a PDF version. Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Musca-B1 Test Chip and Board ",
        "document_number" : "101311",
        "document_version" : "0000",
        "content_type" : "Technical Overview",
        "systopparent" : "3467689",
        "sysurihash" : "ZgzR9Gmw7L7PrZka",
        "urihash" : "ZgzR9Gmw7L7PrZka",
        "sysuri" : "https://developer.arm.com/documentation/101311/0000/en",
        "systransactionid" : 1003844,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1622073600000,
        "topparentid" : 3467689,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622097038000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1666609653000,
        "permanentid" : "591d8dc6a4b7b93523ebfd57f57db95aac5cbb1016c99883b20e88b0339f",
        "syslanguage" : [ "English" ],
        "itemid" : "60af3c8ee022752339b44a47",
        "transactionid" : 1003844,
        "title" : "Arm Musca-B1 Test Chip and Board ",
        "products" : [ "Musca-B Test Chip Board" ],
        "date" : 1666609653000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101311:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
        "audience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666609653957779858,
        "navigationhierarchiescontenttype" : "Technical Overview",
        "size" : 188,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101311/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609651734,
        "syssize" : 188,
        "sysdate" : 1666609653000,
        "haslayout" : "1",
        "topparent" : "3467689",
        "label_version" : "0000-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467689,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "The Technical Overview (TO) gives a high-level description of the features and functionality of the product.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666609653000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101311/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101311/0000/?lang=en",
        "modified" : 1666609648000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666609653957779858,
        "uri" : "https://developer.arm.com/documentation/101311/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Musca-B1 Test Chip and Board",
      "Uri" : "https://developer.arm.com/documentation/101311/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101311/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101311/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101311/0000/en",
      "Excerpt" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Overview This document is only available in a PDF ... Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "FirstSentences" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Overview This document is only available in a PDF version. Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Musca-B1 Test Chip and Board ",
      "document_number" : "101311",
      "document_version" : "0000",
      "content_type" : "Technical Overview",
      "systopparent" : "3467689",
      "sysauthor" : "ARM",
      "sysurihash" : "F6bAau3Ppt4eeKHH",
      "urihash" : "F6bAau3Ppt4eeKHH",
      "sysuri" : "https://developer.arm.com/documentation/101311/0000/en/pdf/musca_b1_to_101311_0000_02_en.pdf",
      "keywords" : "System Design, Hardware Platforms, Boards, Musca B1",
      "systransactionid" : 1003844,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1622073600000,
      "topparentid" : 3467689,
      "numberofpages" : 26,
      "sysconcepts" : "test chip ; musca ; B1 board ; documentation ; arm ; free collection ; equipment ; harmful interference ; written agreement ; third party ; monospace ; precautions ; provisions ; temperature ; Adobe Acrobat ; active-LOW",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271e" ],
      "attachmentparentid" : 3467689,
      "parentitem" : "60af3c8ee022752339b44a47",
      "concepts" : "test chip ; musca ; B1 board ; documentation ; arm ; free collection ; equipment ; harmful interference ; written agreement ; third party ; monospace ; precautions ; provisions ; temperature ; Adobe Acrobat ; active-LOW",
      "documenttype" : "pdf",
      "isattachment" : "3467689",
      "sysindexeddate" : 1666609654000,
      "permanentid" : "cddbf781605b755c3163bdd7242828682ac051e8cf49ceb20b531b38400b",
      "syslanguage" : [ "English" ],
      "itemid" : "60af3c8ee022752339b44a49",
      "transactionid" : 1003844,
      "title" : "Arm Musca-B1 Test Chip and Board ",
      "subject" : "This book gives an overview of the Arm® Musca-B1 test chip and board.",
      "date" : 1666609654000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101311:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
      "audience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666609654338797411,
      "sysisattachment" : "3467689",
      "navigationhierarchiescontenttype" : "Technical Overview",
      "sysattachmentparentid" : 3467689,
      "size" : 433836,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60af3c8ee022752339b44a49",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666609653089,
      "syssubject" : "This book gives an overview of the Arm® Musca-B1 test chip and board.",
      "syssize" : 433836,
      "sysdate" : 1666609654000,
      "topparent" : "3467689",
      "author" : "ARM",
      "label_version" : "0000-02",
      "systopparentid" : 3467689,
      "content_description" : "The Technical Overview (TO) gives a high-level description of the features and functionality of the product.",
      "wordcount" : 1105,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666609654000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60af3c8ee022752339b44a49",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666609654338797411,
      "uri" : "https://developer.arm.com/documentation/101311/0000/en/pdf/musca_b1_to_101311_0000_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Musca-B1 Test Chip and Board",
    "Uri" : "https://developer.arm.com/documentation/101311/0000/en/pdf/musca_b1_to_101311_0000_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101311/0000/en/pdf/musca_b1_to_101311_0000_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60af3c8ee022752339b44a49",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101311/0000/en/pdf/musca_b1_to_101311_0000_02_en.pdf",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Copyright © 2018–2020 Arm Limited (or its affiliates). All rights reserved. Arm Limited.",
    "FirstSentences" : "Arm® Musca-B1 Test Chip and Board Technical Overview Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101311_0000_02_en Arm® Musca-B1 Test Chip and Board Technical Overview"
  }, {
    "title" : "C51: Code Generator Support for Multiple Data Pointers",
    "uri" : "https://developer.arm.com/documentation/ka004403/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004403/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004403/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004403/1-0/en",
    "excerpt" : "Article ID: KA004403 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... ANSWER Support for multiple data pointers is provided by the library routines strcpy, ...",
    "firstSentences" : "Article ID: KA004403 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 5.50a and later QUESTION Why doesn't the C51 ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "C51: Code Generator Support for Multiple Data Pointers ",
      "document_number" : "ka004403",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524385",
      "sysurihash" : "oyAPw38Crl7QDpbn",
      "urihash" : "oyAPw38Crl7QDpbn",
      "sysuri" : "https://developer.arm.com/documentation/ka004403/1-0/en",
      "systransactionid" : 864297,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614715311000,
      "topparentid" : 4524385,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614715348000,
      "sysconcepts" : "data pointers ; libraries ; buffers ; chip ; performance test ; launching development ; routines strcpy ; compiler",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "data pointers ; libraries ; buffers ; chip ; performance test ; launching development ; routines strcpy ; compiler",
      "documenttype" : "html",
      "sysindexeddate" : 1649150610000,
      "permanentid" : "9def2129e9bbab6011bbbe80fe78504ed8e5620c130a44274d0be9194be5",
      "syslanguage" : [ "English" ],
      "itemid" : "603e99d4ee937942ba300288",
      "transactionid" : 864297,
      "title" : "C51: Code Generator Support for Multiple Data Pointers ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649150610000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004403:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150610064311049,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1535,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004403/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150519166,
      "syssize" : 1535,
      "sysdate" : 1649150610000,
      "haslayout" : "1",
      "topparent" : "4524385",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524385,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 136,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150610000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004403/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004403/1-0/?lang=en",
      "modified" : 1614715348000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150610064311049,
      "uri" : "https://developer.arm.com/documentation/ka004403/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C51: Code Generator Support for Multiple Data Pointers",
    "Uri" : "https://developer.arm.com/documentation/ka004403/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004403/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004403/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004403/1-0/en",
    "Excerpt" : "Article ID: KA004403 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... ANSWER Support for multiple data pointers is provided by the library routines strcpy, ...",
    "FirstSentences" : "Article ID: KA004403 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 5.50a and later QUESTION Why doesn't the C51 ..."
  }, {
    "title" : "Arm Musca-S1 Test Chip and Board Technical Overview",
    "uri" : "https://developer.arm.com/documentation/101756/0000/en",
    "printableUri" : "https://developer.arm.com/documentation/101756/0000/en",
    "clickUri" : "https://developer.arm.com/documentation/101756/0000/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101756/0000/en",
    "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
    "firstSentences" : "Arm Musca-S1 Test Chip and Board Technical Overview Copyright 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "The Musca-S1 development board at a glance",
      "uri" : "https://developer.arm.com/documentation/101756/0000/en/introduction/the-musca-s1-development-board-at-a-glance",
      "printableUri" : "https://developer.arm.com/documentation/101756/0000/en/introduction/the-musca-s1-development-board-at-a-glance",
      "clickUri" : "https://developer.arm.com/documentation/101756/0000/introduction/the-musca-s1-development-board-at-a-glance?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101756/0000/en/introduction/the-musca-s1-development-board-at-a-glance",
      "excerpt" : "Next to nRST button. CHRG LED Orange status LED. Li-ion battery charging in progress. Next to ON LED. DAP LED Blue status LED. DAP activity. ... Next to DAP LED.",
      "firstSentences" : "The Musca-S1 development board at a glance The following figure shows the physical layout of the upper face of the Musca-S1 development board. Figure 1-1 Musca-S1 development board Note The figure ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Musca-S1 Test Chip and Board Technical Overview",
        "uri" : "https://developer.arm.com/documentation/101756/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101756/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101756/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101756/0000/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm Musca-S1 Test Chip and Board Technical Overview Copyright 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Musca-S1 Test Chip and Board Technical Overview ",
          "document_number" : "101756",
          "document_version" : "0000",
          "content_type" : "Technical Overview",
          "systopparent" : "3470242",
          "sysurihash" : "yQvm5aIXznðvp57k",
          "urihash" : "yQvm5aIXznðvp57k",
          "sysuri" : "https://developer.arm.com/documentation/101756/0000/en",
          "systransactionid" : 1003840,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1576601495000,
          "topparentid" : 3470242,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585845517000,
          "sysconcepts" : "patents ; express ; implementations ; arm ; free collection ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|60daf91e7d1ce24e9cae0fb3" ],
          "concepts" : "patents ; express ; implementations ; arm ; free collection ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666609511000,
          "permanentid" : "391cf338e4de0cc45476c7e9cb4697ebe84e1e32776a2de1e2016c926f66",
          "syslanguage" : [ "English" ],
          "itemid" : "5e86150da57aac7b03f74b8e",
          "transactionid" : 1003840,
          "title" : "Arm Musca-S1 Test Chip and Board Technical Overview ",
          "products" : [ "Musca-S1 Test Chip Board" ],
          "date" : 1666609511000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "101756:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666609511171464758,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 6255,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101756/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666609491350,
          "syssize" : 6255,
          "sysdate" : 1666609511000,
          "haslayout" : "1",
          "topparent" : "3470242",
          "label_version" : "00",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3470242,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book gives an overview of the Arm Musca-S1 Test Chip and Board.",
          "wordcount" : 419,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666609511000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101756/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101756/0000/?lang=en",
          "modified" : 1666609485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666609511171464758,
          "uri" : "https://developer.arm.com/documentation/101756/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Musca-S1 Test Chip and Board Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/101756/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101756/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101756/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101756/0000/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm Musca-S1 Test Chip and Board Technical Overview Copyright 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "The Musca-S1 development board at a glance ",
        "document_number" : "101756",
        "document_version" : "0000",
        "content_type" : "Technical Overview",
        "systopparent" : "3470242",
        "sysurihash" : "YQKnpMMbWEmDlyKX",
        "urihash" : "YQKnpMMbWEmDlyKX",
        "sysuri" : "https://developer.arm.com/documentation/101756/0000/en/introduction/the-musca-s1-development-board-at-a-glance",
        "systransactionid" : 1003840,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1576601495000,
        "topparentid" : 3470242,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585845517000,
        "sysconcepts" : "development board ; Musca ; Expansion Shield ; power supplies ; jumper link ; LED ; Labeled ; PBON ; conjunction ; Li-ion battery ; system reset ; upper face ; physical layout",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|60daf91e7d1ce24e9cae0fb3" ],
        "attachmentparentid" : 3470242,
        "parentitem" : "5e86150da57aac7b03f74b8e",
        "concepts" : "development board ; Musca ; Expansion Shield ; power supplies ; jumper link ; LED ; Labeled ; PBON ; conjunction ; Li-ion battery ; system reset ; upper face ; physical layout",
        "documenttype" : "html",
        "isattachment" : "3470242",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666609511000,
        "permanentid" : "64ea03b189f977d3e2feb01b12b07401f7e17b867d9f604656ce15ed6717",
        "syslanguage" : [ "English" ],
        "itemid" : "5e86150ea57aac7b03f74b99",
        "transactionid" : 1003840,
        "title" : "The Musca-S1 development board at a glance ",
        "products" : [ "Musca-S1 Test Chip Board" ],
        "date" : 1666609511000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101756:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666609511147645225,
        "sysisattachment" : "3470242",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 3470242,
        "size" : 2108,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101756/0000/introduction/the-musca-s1-development-board-at-a-glance?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609491335,
        "syssize" : 2108,
        "sysdate" : 1666609511000,
        "haslayout" : "1",
        "topparent" : "3470242",
        "label_version" : "00",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3470242,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book gives an overview of the Arm Musca-S1 Test Chip and Board.",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666609511000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101756/0000/introduction/the-musca-s1-development-board-at-a-glance?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101756/0000/introduction/the-musca-s1-development-board-at-a-glance?lang=en",
        "modified" : 1666609485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666609511147645225,
        "uri" : "https://developer.arm.com/documentation/101756/0000/en/introduction/the-musca-s1-development-board-at-a-glance",
        "syscollection" : "default"
      },
      "Title" : "The Musca-S1 development board at a glance",
      "Uri" : "https://developer.arm.com/documentation/101756/0000/en/introduction/the-musca-s1-development-board-at-a-glance",
      "PrintableUri" : "https://developer.arm.com/documentation/101756/0000/en/introduction/the-musca-s1-development-board-at-a-glance",
      "ClickUri" : "https://developer.arm.com/documentation/101756/0000/introduction/the-musca-s1-development-board-at-a-glance?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101756/0000/en/introduction/the-musca-s1-development-board-at-a-glance",
      "Excerpt" : "Next to nRST button. CHRG LED Orange status LED. Li-ion battery charging in progress. Next to ON LED. DAP LED Blue status LED. DAP activity. ... Next to DAP LED.",
      "FirstSentences" : "The Musca-S1 development board at a glance The following figure shows the physical layout of the upper face of the Musca-S1 development board. Figure 1-1 Musca-S1 development board Note The figure ..."
    }, {
      "title" : "Hardware and software",
      "uri" : "https://developer.arm.com/documentation/101756/0000/en/hardware-and-software",
      "printableUri" : "https://developer.arm.com/documentation/101756/0000/en/hardware-and-software",
      "clickUri" : "https://developer.arm.com/documentation/101756/0000/hardware-and-software?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101756/0000/en/hardware-and-software",
      "excerpt" : "Hardware and software This chapter gives an overview of the Musca-S1 development board hardware ... It contains the following sections: Board hardware. Overview of the Musca-S1 test chip.",
      "firstSentences" : "Hardware and software This chapter gives an overview of the Musca-S1 development board hardware and software. It contains the following sections: Board hardware. Overview of the Musca-S1 test chip.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Musca-S1 Test Chip and Board Technical Overview",
        "uri" : "https://developer.arm.com/documentation/101756/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101756/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101756/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101756/0000/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm Musca-S1 Test Chip and Board Technical Overview Copyright 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Musca-S1 Test Chip and Board Technical Overview ",
          "document_number" : "101756",
          "document_version" : "0000",
          "content_type" : "Technical Overview",
          "systopparent" : "3470242",
          "sysurihash" : "yQvm5aIXznðvp57k",
          "urihash" : "yQvm5aIXznðvp57k",
          "sysuri" : "https://developer.arm.com/documentation/101756/0000/en",
          "systransactionid" : 1003840,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1576601495000,
          "topparentid" : 3470242,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585845517000,
          "sysconcepts" : "patents ; express ; implementations ; arm ; free collection ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|60daf91e7d1ce24e9cae0fb3" ],
          "concepts" : "patents ; express ; implementations ; arm ; free collection ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666609511000,
          "permanentid" : "391cf338e4de0cc45476c7e9cb4697ebe84e1e32776a2de1e2016c926f66",
          "syslanguage" : [ "English" ],
          "itemid" : "5e86150da57aac7b03f74b8e",
          "transactionid" : 1003840,
          "title" : "Arm Musca-S1 Test Chip and Board Technical Overview ",
          "products" : [ "Musca-S1 Test Chip Board" ],
          "date" : 1666609511000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "101756:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666609511171464758,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 6255,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101756/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666609491350,
          "syssize" : 6255,
          "sysdate" : 1666609511000,
          "haslayout" : "1",
          "topparent" : "3470242",
          "label_version" : "00",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3470242,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book gives an overview of the Arm Musca-S1 Test Chip and Board.",
          "wordcount" : 419,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666609511000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101756/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101756/0000/?lang=en",
          "modified" : 1666609485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666609511171464758,
          "uri" : "https://developer.arm.com/documentation/101756/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Musca-S1 Test Chip and Board Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/101756/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101756/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101756/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101756/0000/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm Musca-S1 Test Chip and Board Technical Overview Copyright 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Hardware and software ",
        "document_number" : "101756",
        "document_version" : "0000",
        "content_type" : "Technical Overview",
        "systopparent" : "3470242",
        "sysurihash" : "THskjYZIG9pñVBq1",
        "urihash" : "THskjYZIG9pñVBq1",
        "sysuri" : "https://developer.arm.com/documentation/101756/0000/en/hardware-and-software",
        "systransactionid" : 1003840,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1576601495000,
        "topparentid" : 3470242,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585845517000,
        "sysconcepts" : "overview of the Musca ; hardware ; S1 ; test chip ; development board",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|60daf91e7d1ce24e9cae0fb3" ],
        "attachmentparentid" : 3470242,
        "parentitem" : "5e86150da57aac7b03f74b8e",
        "concepts" : "overview of the Musca ; hardware ; S1 ; test chip ; development board",
        "documenttype" : "html",
        "isattachment" : "3470242",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666609511000,
        "permanentid" : "694da3a0fe35cac49110dbee757ab4e1753f486e884a099d999f74474f6f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e86150ea57aac7b03f74b9b",
        "transactionid" : 1003840,
        "title" : "Hardware and software ",
        "products" : [ "Musca-S1 Test Chip Board" ],
        "date" : 1666609511000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101756:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666609511059280879,
        "sysisattachment" : "3470242",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 3470242,
        "size" : 288,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101756/0000/hardware-and-software?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609491335,
        "syssize" : 288,
        "sysdate" : 1666609511000,
        "haslayout" : "1",
        "topparent" : "3470242",
        "label_version" : "00",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3470242,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book gives an overview of the Arm Musca-S1 Test Chip and Board.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666609511000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101756/0000/hardware-and-software?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101756/0000/hardware-and-software?lang=en",
        "modified" : 1666609485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666609511059280879,
        "uri" : "https://developer.arm.com/documentation/101756/0000/en/hardware-and-software",
        "syscollection" : "default"
      },
      "Title" : "Hardware and software",
      "Uri" : "https://developer.arm.com/documentation/101756/0000/en/hardware-and-software",
      "PrintableUri" : "https://developer.arm.com/documentation/101756/0000/en/hardware-and-software",
      "ClickUri" : "https://developer.arm.com/documentation/101756/0000/hardware-and-software?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101756/0000/en/hardware-and-software",
      "Excerpt" : "Hardware and software This chapter gives an overview of the Musca-S1 development board hardware ... It contains the following sections: Board hardware. Overview of the Musca-S1 test chip.",
      "FirstSentences" : "Hardware and software This chapter gives an overview of the Musca-S1 development board hardware and software. It contains the following sections: Board hardware. Overview of the Musca-S1 test chip."
    }, {
      "title" : "Preface",
      "uri" : "https://developer.arm.com/documentation/101756/0000/en/preface",
      "printableUri" : "https://developer.arm.com/documentation/101756/0000/en/preface",
      "clickUri" : "https://developer.arm.com/documentation/101756/0000/preface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101756/0000/en/preface",
      "excerpt" : "Preface This preface introduces the Arm Musca-S1 Test Chip and Board Technical Overview. It contains the following: About this book. Feedback.",
      "firstSentences" : "Preface This preface introduces the Arm Musca-S1 Test Chip and Board Technical Overview. It contains the following: About this book. Feedback. Preface Musca-S1 Test Chip Board",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Musca-S1 Test Chip and Board Technical Overview",
        "uri" : "https://developer.arm.com/documentation/101756/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101756/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101756/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101756/0000/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm Musca-S1 Test Chip and Board Technical Overview Copyright 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Musca-S1 Test Chip and Board Technical Overview ",
          "document_number" : "101756",
          "document_version" : "0000",
          "content_type" : "Technical Overview",
          "systopparent" : "3470242",
          "sysurihash" : "yQvm5aIXznðvp57k",
          "urihash" : "yQvm5aIXznðvp57k",
          "sysuri" : "https://developer.arm.com/documentation/101756/0000/en",
          "systransactionid" : 1003840,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1576601495000,
          "topparentid" : 3470242,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585845517000,
          "sysconcepts" : "patents ; express ; implementations ; arm ; free collection ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|60daf91e7d1ce24e9cae0fb3" ],
          "concepts" : "patents ; express ; implementations ; arm ; free collection ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1666609511000,
          "permanentid" : "391cf338e4de0cc45476c7e9cb4697ebe84e1e32776a2de1e2016c926f66",
          "syslanguage" : [ "English" ],
          "itemid" : "5e86150da57aac7b03f74b8e",
          "transactionid" : 1003840,
          "title" : "Arm Musca-S1 Test Chip and Board Technical Overview ",
          "products" : [ "Musca-S1 Test Chip Board" ],
          "date" : 1666609511000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Development Boards",
          "navigationhierarchiestopics" : [ "Software development" ],
          "document_id" : "101756:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666609511171464758,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 6255,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101756/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666609491350,
          "syssize" : 6255,
          "sysdate" : 1666609511000,
          "haslayout" : "1",
          "topparent" : "3470242",
          "label_version" : "00",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3470242,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book gives an overview of the Arm Musca-S1 Test Chip and Board.",
          "wordcount" : 419,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666609511000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101756/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101756/0000/?lang=en",
          "modified" : 1666609485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1666609511171464758,
          "uri" : "https://developer.arm.com/documentation/101756/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Musca-S1 Test Chip and Board Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/101756/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101756/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101756/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101756/0000/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm Musca-S1 Test Chip and Board Technical Overview Copyright 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Preface ",
        "document_number" : "101756",
        "document_version" : "0000",
        "content_type" : "Technical Overview",
        "systopparent" : "3470242",
        "sysurihash" : "X0Ih7HaWZCzC1PER",
        "urihash" : "X0Ih7HaWZCzC1PER",
        "sysuri" : "https://developer.arm.com/documentation/101756/0000/en/preface",
        "systransactionid" : 1003840,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1576601495000,
        "topparentid" : 3470242,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585845517000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|60daf91e7d1ce24e9cae0fb3" ],
        "attachmentparentid" : 3470242,
        "parentitem" : "5e86150da57aac7b03f74b8e",
        "documenttype" : "html",
        "isattachment" : "3470242",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1666609511000,
        "permanentid" : "0801842259fb0f0476c12e208071ae322ce5e7a0cf01806c16e807301d9a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e86150ea57aac7b03f74b90",
        "transactionid" : 1003840,
        "title" : "Preface ",
        "products" : [ "Musca-S1 Test Chip Board" ],
        "date" : 1666609511000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Development Boards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "101756:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666609511039341923,
        "sysisattachment" : "3470242",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 3470242,
        "size" : 175,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101756/0000/preface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666609491335,
        "syssize" : 175,
        "sysdate" : 1666609511000,
        "haslayout" : "1",
        "topparent" : "3470242",
        "label_version" : "00",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3470242,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book gives an overview of the Arm Musca-S1 Test Chip and Board.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666609511000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101756/0000/preface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101756/0000/preface?lang=en",
        "modified" : 1666609485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1666609511039341923,
        "uri" : "https://developer.arm.com/documentation/101756/0000/en/preface",
        "syscollection" : "default"
      },
      "Title" : "Preface",
      "Uri" : "https://developer.arm.com/documentation/101756/0000/en/preface",
      "PrintableUri" : "https://developer.arm.com/documentation/101756/0000/en/preface",
      "ClickUri" : "https://developer.arm.com/documentation/101756/0000/preface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101756/0000/en/preface",
      "Excerpt" : "Preface This preface introduces the Arm Musca-S1 Test Chip and Board Technical Overview. It contains the following: About this book. Feedback.",
      "FirstSentences" : "Preface This preface introduces the Arm Musca-S1 Test Chip and Board Technical Overview. It contains the following: About this book. Feedback. Preface Musca-S1 Test Chip Board"
    } ],
    "totalNumberOfChildResults" : 17,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Musca-S1 Test Chip and Board Technical Overview ",
      "document_number" : "101756",
      "document_version" : "0000",
      "content_type" : "Technical Overview",
      "systopparent" : "3470242",
      "sysurihash" : "yQvm5aIXznðvp57k",
      "urihash" : "yQvm5aIXznðvp57k",
      "sysuri" : "https://developer.arm.com/documentation/101756/0000/en",
      "systransactionid" : 1003840,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1576601495000,
      "topparentid" : 3470242,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585845517000,
      "sysconcepts" : "patents ; express ; implementations ; arm ; free collection ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|60daf91e7d1ce24e9cae0fb3" ],
      "concepts" : "patents ; express ; implementations ; arm ; free collection ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1666609511000,
      "permanentid" : "391cf338e4de0cc45476c7e9cb4697ebe84e1e32776a2de1e2016c926f66",
      "syslanguage" : [ "English" ],
      "itemid" : "5e86150da57aac7b03f74b8e",
      "transactionid" : 1003840,
      "title" : "Arm Musca-S1 Test Chip and Board Technical Overview ",
      "products" : [ "Musca-S1 Test Chip Board" ],
      "date" : 1666609511000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Development Boards",
      "navigationhierarchiestopics" : [ "Software development" ],
      "document_id" : "101756:0000:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666609511171464758,
      "navigationhierarchiescontenttype" : "Technical Overview",
      "size" : 6255,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101756/0000/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666609491350,
      "syssize" : 6255,
      "sysdate" : 1666609511000,
      "haslayout" : "1",
      "topparent" : "3470242",
      "label_version" : "00",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3470242,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This book gives an overview of the Arm Musca-S1 Test Chip and Board.",
      "wordcount" : 419,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-S1 Test Chip Board" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666609511000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101756/0000/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101756/0000/?lang=en",
      "modified" : 1666609485000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666609511171464758,
      "uri" : "https://developer.arm.com/documentation/101756/0000/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Musca-S1 Test Chip and Board Technical Overview",
    "Uri" : "https://developer.arm.com/documentation/101756/0000/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101756/0000/en",
    "ClickUri" : "https://developer.arm.com/documentation/101756/0000/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101756/0000/en",
    "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
    "FirstSentences" : "Arm Musca-S1 Test Chip and Board Technical Overview Copyright 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
  }, {
    "title" : "How do I check an MBIST .mbif file?",
    "uri" : "https://developer.arm.com/documentation/ka001812/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001812/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001812/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001812/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How do I check an MBIST .mbif file? ",
      "document_number" : "ka001812",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3872795",
      "sysurihash" : "NqOUBUZ7KNVQzxNF",
      "urihash" : "NqOUBUZ7KNVQzxNF",
      "sysuri" : "https://developer.arm.com/documentation/ka001812/1-0/en",
      "systransactionid" : 861207,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1598996149000,
      "topparentid" : 3872795,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1598996218000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648715028000,
      "permanentid" : "cbc79734babac7ef16e75d3a44e8fba8924c6fbb89c3048edf3c952684d2",
      "syslanguage" : [ "English" ],
      "itemid" : "5f4ebefaca7b6a33993781b0",
      "transactionid" : 861207,
      "title" : "How do I check an MBIST .mbif file? ",
      "products" : [ "MP090" ],
      "date" : 1648715028000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001812:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715028088051434,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001812/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715026184,
      "syssize" : 63,
      "sysdate" : 1648715028000,
      "haslayout" : "1",
      "topparent" : "3872795",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3872795,
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715028000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001812/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001812/1-0/?lang=en",
      "modified" : 1598996218000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715028088051434,
      "uri" : "https://developer.arm.com/documentation/ka001812/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I check an MBIST .mbif file?",
    "Uri" : "https://developer.arm.com/documentation/ka001812/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001812/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001812/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001812/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Application Note 119: Implementing AHB Peripherals in Logic Tiles",
    "uri" : "https://developer.arm.com/documentation/dai0119/e/en/pdf/AN119_Implementing_AHB_Peripherals_in_Logic_Tiles.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dai0119/e/en/pdf/AN119_Implementing_AHB_Peripherals_in_Logic_Tiles.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed0fbdcca06a95ce53f83ca",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0119/e/en/pdf/AN119_Implementing_AHB_Peripherals_in_Logic_Tiles.pdf",
    "excerpt" : "Date ... General suggestions for additions and improvements are also welcome. ... ii ... All rights reserved. ... Table of Contents ... Application Note 119 ... ARM DAI 0119E ... 1 ... 2 ... 5",
    "firstSentences" : "Application Note 119 Implementing AHB Peripherals in Logic Tiles Document number: ARM DAI 0119E Copyright © 2006 ARM Limited. All rights reserved. Issued: January 2006 Copyright ARM Limited 2006",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Application Note 119: Implementing AHB Peripherals in Logic Tiles",
      "uri" : "https://developer.arm.com/documentation/dai0119/e/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0119/e/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0119/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0119/e/en",
      "excerpt" : "Application Note 119: Implementing AHB Peripherals in Logic Tiles This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Application Note 119: Implementing AHB Peripherals in Logic Tiles This document is only available in a PDF version. Click Download to view. Application Note 119: Implementing AHB Peripherals in ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Application Note 119: Implementing AHB Peripherals in Logic Tiles ",
        "document_number" : "dai0119",
        "document_version" : "e",
        "content_type" : "appNote",
        "systopparent" : "5020494",
        "sysurihash" : "5hOat5ua5jGP16xt",
        "urihash" : "5hOat5ua5jGP16xt",
        "sysuri" : "https://developer.arm.com/documentation/dai0119/e/en",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1589454876000,
        "topparentid" : 5020494,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590754268000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715020000,
        "permanentid" : "7d0a86047dcbd258374c65dc5e874aafbb2c5dae13b0308751cb10b0d1a5",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed0fbdcca06a95ce53f83c8",
        "transactionid" : 861207,
        "title" : "Application Note 119: Implementing AHB Peripherals in Logic Tiles ",
        "products" : [ "Logictile Express" ],
        "date" : 1648715020000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0119:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715020500592932,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 223,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0119/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715019005,
        "syssize" : 223,
        "sysdate" : 1648715020000,
        "haslayout" : "1",
        "topparent" : "5020494",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5020494,
        "content_description" : "This application note explains the tri-state implementation of AHB.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715020000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0119/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0119/e/?lang=en",
        "modified" : 1638437269000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715020500592932,
        "uri" : "https://developer.arm.com/documentation/dai0119/e/en",
        "syscollection" : "default"
      },
      "Title" : "Application Note 119: Implementing AHB Peripherals in Logic Tiles",
      "Uri" : "https://developer.arm.com/documentation/dai0119/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0119/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0119/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0119/e/en",
      "Excerpt" : "Application Note 119: Implementing AHB Peripherals in Logic Tiles This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Application Note 119: Implementing AHB Peripherals in Logic Tiles This document is only available in a PDF version. Click Download to view. Application Note 119: Implementing AHB Peripherals in ..."
    },
    "childResults" : [ {
      "title" : "Application Note 119: Implementing AHB Peripherals in Logic Tiles",
      "uri" : "https://developer.arm.com/documentation/dai0119/e/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0119/e/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0119/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0119/e/en",
      "excerpt" : "Application Note 119: Implementing AHB Peripherals in Logic Tiles This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Application Note 119: Implementing AHB Peripherals in Logic Tiles This document is only available in a PDF version. Click Download to view. Application Note 119: Implementing AHB Peripherals in ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Application Note 119: Implementing AHB Peripherals in Logic Tiles ",
        "document_number" : "dai0119",
        "document_version" : "e",
        "content_type" : "appNote",
        "systopparent" : "5020494",
        "sysurihash" : "5hOat5ua5jGP16xt",
        "urihash" : "5hOat5ua5jGP16xt",
        "sysuri" : "https://developer.arm.com/documentation/dai0119/e/en",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1589454876000,
        "topparentid" : 5020494,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590754268000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715020000,
        "permanentid" : "7d0a86047dcbd258374c65dc5e874aafbb2c5dae13b0308751cb10b0d1a5",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed0fbdcca06a95ce53f83c8",
        "transactionid" : 861207,
        "title" : "Application Note 119: Implementing AHB Peripherals in Logic Tiles ",
        "products" : [ "Logictile Express" ],
        "date" : 1648715020000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0119:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715020500592932,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 223,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0119/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715019005,
        "syssize" : 223,
        "sysdate" : 1648715020000,
        "haslayout" : "1",
        "topparent" : "5020494",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5020494,
        "content_description" : "This application note explains the tri-state implementation of AHB.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715020000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0119/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0119/e/?lang=en",
        "modified" : 1638437269000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715020500592932,
        "uri" : "https://developer.arm.com/documentation/dai0119/e/en",
        "syscollection" : "default"
      },
      "Title" : "Application Note 119: Implementing AHB Peripherals in Logic Tiles",
      "Uri" : "https://developer.arm.com/documentation/dai0119/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0119/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0119/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0119/e/en",
      "Excerpt" : "Application Note 119: Implementing AHB Peripherals in Logic Tiles This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Application Note 119: Implementing AHB Peripherals in Logic Tiles This document is only available in a PDF version. Click Download to view. Application Note 119: Implementing AHB Peripherals in ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Application Note 119: Implementing AHB Peripherals in Logic Tiles ",
      "document_number" : "dai0119",
      "document_version" : "e",
      "content_type" : "appNote",
      "systopparent" : "5020494",
      "sysurihash" : "BMV4f0PuaVdSIyWX",
      "urihash" : "BMV4f0PuaVdSIyWX",
      "sysuri" : "https://developer.arm.com/documentation/dai0119/e/en/pdf/AN119_Implementing_AHB_Peripherals_in_Logic_Tiles.pdf",
      "systransactionid" : 861207,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1589454876000,
      "topparentid" : 5020494,
      "numberofpages" : 46,
      "sysconcepts" : "logic tiles ; tri-state buffers ; configurations ; motherboard ; slaves ; data phases ; core modules ; Integrator ; AHB ; memory map ; arbitration ; development chip ; SDRAM alias ; accesses ; baseboard ; ARM926EJ",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
      "attachmentparentid" : 5020494,
      "parentitem" : "5ed0fbdcca06a95ce53f83c8",
      "concepts" : "logic tiles ; tri-state buffers ; configurations ; motherboard ; slaves ; data phases ; core modules ; Integrator ; AHB ; memory map ; arbitration ; development chip ; SDRAM alias ; accesses ; baseboard ; ARM926EJ",
      "documenttype" : "pdf",
      "isattachment" : "5020494",
      "sysindexeddate" : 1648715020000,
      "permanentid" : "f2dfbc529f169930d654fa27d86118f436aba2a3c5af212a0c42d3a2cb70",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed0fbdcca06a95ce53f83ca",
      "transactionid" : 861207,
      "title" : "Application Note 119: Implementing AHB Peripherals in Logic Tiles ",
      "date" : 1648715020000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dai0119:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715020911941433,
      "sysisattachment" : "5020494",
      "navigationhierarchiescontenttype" : "Application Note",
      "sysattachmentparentid" : 5020494,
      "size" : 348468,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed0fbdcca06a95ce53f83ca",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715020342,
      "syssize" : 348468,
      "sysdate" : 1648715020000,
      "topparent" : "5020494",
      "label_version" : "1.0",
      "systopparentid" : 5020494,
      "content_description" : "This application note explains the tri-state implementation of AHB.",
      "wordcount" : 1362,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715020000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed0fbdcca06a95ce53f83ca",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715020911941433,
      "uri" : "https://developer.arm.com/documentation/dai0119/e/en/pdf/AN119_Implementing_AHB_Peripherals_in_Logic_Tiles.pdf",
      "syscollection" : "default"
    },
    "Title" : "Application Note 119: Implementing AHB Peripherals in Logic Tiles",
    "Uri" : "https://developer.arm.com/documentation/dai0119/e/en/pdf/AN119_Implementing_AHB_Peripherals_in_Logic_Tiles.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dai0119/e/en/pdf/AN119_Implementing_AHB_Peripherals_in_Logic_Tiles.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed0fbdcca06a95ce53f83ca",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0119/e/en/pdf/AN119_Implementing_AHB_Peripherals_in_Logic_Tiles.pdf",
    "Excerpt" : "Date ... General suggestions for additions and improvements are also welcome. ... ii ... All rights reserved. ... Table of Contents ... Application Note 119 ... ARM DAI 0119E ... 1 ... 2 ... 5",
    "FirstSentences" : "Application Note 119 Implementing AHB Peripherals in Logic Tiles Document number: ARM DAI 0119E Copyright © 2006 ARM Limited. All rights reserved. Issued: January 2006 Copyright ARM Limited 2006"
  }, {
    "title" : "ARMLINK: Prevent Constant Literal Pool Sharing Over Region Borders",
    "uri" : "https://developer.arm.com/documentation/ka002273/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002273/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002273/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002273/1-0/en",
    "excerpt" : "ANY (+RO)\\n . ... ANSWER Constant literal pool sharing between one and the other regions can be prevented by using ... ARMLINK: Prevent Constant Literal Pool Sharing Over Region Borders KBA",
    "firstSentences" : "Article ID: KA002273 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK Arm Compiler 6 QUESTION In our ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARMLINK: Prevent Constant Literal Pool Sharing Over Region Borders ",
      "document_number" : "ka002273",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522230",
      "sysurihash" : "CPsQkbdt5dav10e4",
      "urihash" : "CPsQkbdt5dav10e4",
      "sysuri" : "https://developer.arm.com/documentation/ka002273/1-0/en",
      "systransactionid" : 1076427,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614683637000,
      "topparentid" : 4522230,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614683647000,
      "sysconcepts" : "literal pool ; r0 ; linker ; IROM2 ; PROTECTED load ; BF00 NOP ; BD80 POP ; n0x00000452 F000F9D5 ; access rights ; n0x00000806",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "literal pool ; r0 ; linker ; IROM2 ; PROTECTED load ; BF00 NOP ; BD80 POP ; n0x00000452 F000F9D5 ; access rights ; n0x00000806",
      "documenttype" : "html",
      "sysindexeddate" : 1670946540000,
      "permanentid" : "65a3b9305605f2ed59171289678f84022ac8c98c001aa4b845b70268ce3c",
      "syslanguage" : [ "English" ],
      "itemid" : "603e1dff4a3e106e578bd5c7",
      "transactionid" : 1076427,
      "title" : "ARMLINK: Prevent Constant Literal Pool Sharing Over Region Borders ",
      "products" : [ "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "KM000", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1670946540000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002273:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670946540801516543,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3871,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002273/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670946536804,
      "syssize" : 3871,
      "sysdate" : 1670946540000,
      "haslayout" : "1",
      "topparent" : "4522230",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522230,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 242,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670946540000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002273/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002273/1-0/?lang=en",
      "modified" : 1614683647000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670946540801516543,
      "uri" : "https://developer.arm.com/documentation/ka002273/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ARMLINK: Prevent Constant Literal Pool Sharing Over Region Borders",
    "Uri" : "https://developer.arm.com/documentation/ka002273/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002273/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002273/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002273/1-0/en",
    "Excerpt" : "ANY (+RO)\\n . ... ANSWER Constant literal pool sharing between one and the other regions can be prevented by using ... ARMLINK: Prevent Constant Literal Pool Sharing Over Region Borders KBA",
    "FirstSentences" : "Article ID: KA002273 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK Arm Compiler 6 QUESTION In our ..."
  }, {
    "title" : "ARM: Application Builds Without Error, But Does Not Run",
    "uri" : "https://developer.arm.com/documentation/ka002219/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002219/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002219/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002219/1-0/en",
    "excerpt" : "Solve by turning on Microlib: Microlib already has semihosting libraries removed. ... Review the schematics of a similar evaluation board to verify the design.",
    "firstSentences" : "Article ID: KA002219 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 5.14 and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM: Application Builds Without Error, But Does Not Run ",
      "document_number" : "ka002219",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4806334",
      "sysurihash" : "omksw70qoñFbggW6",
      "urihash" : "omksw70qoñFbggW6",
      "sysuri" : "https://developer.arm.com/documentation/ka002219/1-0/en",
      "systransactionid" : 1076427,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614681388000,
      "topparentid" : 4806334,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614681426000,
      "sysconcepts" : "semihosting ; reset ; heap ; standard interface ; libraries ; programming ; connection ; Microlib ; non-semihosting ; allocation ; Support Guide ; custom boards ; Compiler pack ; pragma import ; evaluation ; schematics",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "semihosting ; reset ; heap ; standard interface ; libraries ; programming ; connection ; Microlib ; non-semihosting ; allocation ; Support Guide ; custom boards ; Compiler pack ; pragma import ; evaluation ; schematics",
      "documenttype" : "html",
      "sysindexeddate" : 1670946539000,
      "permanentid" : "33eeadc360a466dc700c1071da92551ef00f0751620b49eac86aa1bd4b05",
      "syslanguage" : [ "English" ],
      "itemid" : "603e15522f8f872058cbd385",
      "transactionid" : 1076427,
      "title" : "ARM: Application Builds Without Error, But Does Not Run ",
      "products" : [ "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "DS5AC-KD-4S50C", "KM000", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1670946539000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002219:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670946539652873368,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 6328,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002219/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670946533452,
      "syssize" : 6328,
      "sysdate" : 1670946539000,
      "haslayout" : "1",
      "topparent" : "4806334",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4806334,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 391,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 5", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 5", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670946539000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002219/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002219/1-0/?lang=en",
      "modified" : 1614681426000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670946539652873368,
      "uri" : "https://developer.arm.com/documentation/ka002219/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ARM: Application Builds Without Error, But Does Not Run",
    "Uri" : "https://developer.arm.com/documentation/ka002219/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002219/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002219/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002219/1-0/en",
    "Excerpt" : "Solve by turning on Microlib: Microlib already has semihosting libraries removed. ... Review the schematics of a similar evaluation board to verify the design.",
    "FirstSentences" : "Article ID: KA002219 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 5.14 and ..."
  }, {
    "title" : "DS-5: DS-5 Applications Fail to Run on Security Enhanced Linux",
    "uri" : "https://developer.arm.com/documentation/ka003948/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003948/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003948/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003948/1-0/en",
    "excerpt" : "Article ID: KA003948 Applies To: DS-5 Development Studio Confidentiality: Customer Non-confidential ... When the failure occurs you may see the following error message when trying to run an ...",
    "firstSentences" : "Article ID: KA003948 Applies To: DS-5 Development Studio Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: ARM Development Studio 5 SYMPTOM Some DS-5 ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "DS-5: DS-5 Applications Fail to Run on Security Enhanced Linux ",
      "document_number" : "ka003948",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5040427",
      "sysurihash" : "5G5snE35sxbrUPb4",
      "urihash" : "5G5snE35sxbrUPb4",
      "sysuri" : "https://developer.arm.com/documentation/ka003948/1-0/en",
      "systransactionid" : 863760,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614710252000,
      "topparentid" : 5040427,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614710328000,
      "sysconcepts" : "relocation ; SELinux policy ; shared libraries ; applications ; Linux KBA ; installation directory ; execution context ; user account ; Permission denied ; segment prot",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72f6e24a5e02d07b2744", "5fbba11bcd74e712c4497246|5fbba1208e527a03a85ed252", "5fbba162cd74e712c449725c|5fbba1208e527a03a85ed252", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e" ],
      "concepts" : "relocation ; SELinux policy ; shared libraries ; applications ; Linux KBA ; installation directory ; execution context ; user account ; Permission denied ; segment prot",
      "documenttype" : "html",
      "sysindexeddate" : 1649084579000,
      "permanentid" : "9c386d36df443b4659874ac27c73a650aa2959d668549056ff674fabf470",
      "syslanguage" : [ "English" ],
      "itemid" : "603e8638ee937942ba2ffcd3",
      "transactionid" : 863760,
      "title" : "DS-5: DS-5 Applications Fail to Run on Security Enhanced Linux ",
      "products" : [ "DS500" ],
      "date" : 1649084579000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003948:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084579922888163,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1043,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003948/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084323655,
      "syssize" : 1043,
      "sysdate" : 1649084579000,
      "haslayout" : "1",
      "topparent" : "5040427",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5040427,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 104,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Legacy Tools|Arm Developer Suite", "Debug Tools|Legacy Debug Tools", "Tools Licensing|Legacy Debug Tools", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Arm Developer Suite", "Tools and Software|Legacy Tools|DS-5 Development Studio" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084579000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003948/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003948/1-0/?lang=en",
      "modified" : 1614710328000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084579922888163,
      "uri" : "https://developer.arm.com/documentation/ka003948/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "DS-5: DS-5 Applications Fail to Run on Security Enhanced Linux",
    "Uri" : "https://developer.arm.com/documentation/ka003948/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003948/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003948/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003948/1-0/en",
    "Excerpt" : "Article ID: KA003948 Applies To: DS-5 Development Studio Confidentiality: Customer Non-confidential ... When the failure occurs you may see the following error message when trying to run an ...",
    "FirstSentences" : "Article ID: KA003948 Applies To: DS-5 Development Studio Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: ARM Development Studio 5 SYMPTOM Some DS-5 ..."
  }, {
    "title" : "ARMCLANG: Can I change the optimization level within a C source file?",
    "uri" : "https://developer.arm.com/documentation/ka002242/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002242/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002242/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002242/1-0/en",
    "excerpt" : "Article ID: KA002242 Applies To: Arm Compiler 6 Confidentiality: Customer Non-confidential ... With Arm compiler 5.x I was able to use the #pragma Onum directive multiple times in my C ... KBA",
    "firstSentences" : "Article ID: KA002242 Applies To: Arm Compiler 6 Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: MDK-ARM with Arm compiler 6.x QUESTION I want to ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARMCLANG: Can I change the optimization level within a C source file? ",
      "document_number" : "ka002242",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522188",
      "sysurihash" : "KInQg803ðiUlV96c",
      "urihash" : "KInQg803ðiUlV96c",
      "sysuri" : "https://developer.arm.com/documentation/ka002242/1-0/en",
      "systransactionid" : 1076427,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614681158000,
      "topparentid" : 4522188,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614681188000,
      "sysconcepts" : "Arm compiler ; optimization ; Customer Non-confidential Information ; Compatibility Guide ; u00B5Vision ; basis using ; Migration ; pragmas ; Confidentiality",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
      "concepts" : "Arm compiler ; optimization ; Customer Non-confidential Information ; Compatibility Guide ; u00B5Vision ; basis using ; Migration ; pragmas ; Confidentiality",
      "documenttype" : "html",
      "sysindexeddate" : 1670946528000,
      "permanentid" : "02e9fa572d8e1fa03b56b211f593ac0416eb190977e3420b7adb3ee8c7c5",
      "syslanguage" : [ "English" ],
      "itemid" : "603e14644a3e106e578bd53c",
      "transactionid" : 1076427,
      "title" : "ARMCLANG: Can I change the optimization level within a C source file? ",
      "products" : [ "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027" ],
      "date" : 1670946528000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002242:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670946528660391269,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1735,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002242/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670946527734,
      "syssize" : 1735,
      "sysdate" : 1670946528000,
      "haslayout" : "1",
      "topparent" : "4522188",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522188,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 137,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670946528000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002242/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002242/1-0/?lang=en",
      "modified" : 1614681188000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670946528660391269,
      "uri" : "https://developer.arm.com/documentation/ka002242/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ARMCLANG: Can I change the optimization level within a C source file?",
    "Uri" : "https://developer.arm.com/documentation/ka002242/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002242/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002242/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002242/1-0/en",
    "Excerpt" : "Article ID: KA002242 Applies To: Arm Compiler 6 Confidentiality: Customer Non-confidential ... With Arm compiler 5.x I was able to use the #pragma Onum directive multiple times in my C ... KBA",
    "FirstSentences" : "Article ID: KA002242 Applies To: Arm Compiler 6 Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: MDK-ARM with Arm compiler 6.x QUESTION I want to ..."
  }, {
    "title" : "ARMCLANG: Arm FuSa RTS - Arm Compiler 6 Optimization Levels",
    "uri" : "https://developer.arm.com/documentation/ka002240/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002240/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002240/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002240/1-0/en",
    "excerpt" : "Article ID: KA002240 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential ... ANSWER The Run-Time System for Functional Safety Applications is verified with ...",
    "firstSentences" : "Article ID: KA002240 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Fusa RTS MDK v5.x QUESTION \\u00B5Vision ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARMCLANG: Arm FuSa RTS - Arm Compiler 6 Optimization Levels ",
      "document_number" : "ka002240",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4806333",
      "sysurihash" : "XlJtIlMhh6tLblIZ",
      "urihash" : "XlJtIlMhh6tLblIZ",
      "sysuri" : "https://developer.arm.com/documentation/ka002240/1-0/en",
      "systransactionid" : 1076427,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614681159000,
      "topparentid" : 4806333,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614681188000,
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "documenttype" : "html",
      "sysindexeddate" : 1670946526000,
      "permanentid" : "a712e87e96131a28eae03a244b92c0c43aa2602ebd0e83995ff49308b80e",
      "syslanguage" : [ "English" ],
      "itemid" : "603e14644a3e106e578bd531",
      "transactionid" : 1076427,
      "title" : "ARMCLANG: Arm FuSa RTS - Arm Compiler 6 Optimization Levels ",
      "products" : [ "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "KM000", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1670946526000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002240:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670946526422980987,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 659,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002240/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670946524531,
      "syssize" : 659,
      "sysdate" : 1670946526000,
      "haslayout" : "1",
      "topparent" : "4806333",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4806333,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 59,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670946526000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002240/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002240/1-0/?lang=en",
      "modified" : 1614681188000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670946526422980987,
      "uri" : "https://developer.arm.com/documentation/ka002240/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ARMCLANG: Arm FuSa RTS - Arm Compiler 6 Optimization Levels",
    "Uri" : "https://developer.arm.com/documentation/ka002240/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002240/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002240/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002240/1-0/en",
    "Excerpt" : "Article ID: KA002240 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential ... ANSWER The Run-Time System for Functional Safety Applications is verified with ...",
    "FirstSentences" : "Article ID: KA002240 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Fusa RTS MDK v5.x QUESTION \\u00B5Vision ..."
  }, {
    "title" : "Revisions",
    "uri" : "https://developer.arm.com/documentation/100131/0000/en/revisions",
    "printableUri" : "https://developer.arm.com/documentation/100131/0000/en/revisions",
    "clickUri" : "https://developer.arm.com/documentation/100131/0000/revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100131/0000/en/revisions",
    "excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following sections: Revisions. Revisions CoreLink DMC-500",
    "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following sections: Revisions. Revisions CoreLink DMC-500",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview",
      "uri" : "https://developer.arm.com/documentation/100131/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100131/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100131/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100131/0000/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview ...",
      "firstSentences" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview Copyright 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview ",
        "document_number" : "100131",
        "document_version" : "0000",
        "content_type" : "Technical Overview",
        "systopparent" : "3438990",
        "sysurihash" : "rDM2xPHQG6IG7G1p",
        "urihash" : "rDM2xPHQG6IG7G1p",
        "sysuri" : "https://developer.arm.com/documentation/100131/0000/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1453061535000,
        "topparentid" : 3438990,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585211978000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262b" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084615000,
        "permanentid" : "2ffc9f1992f1523b0676e5a3895d3d5d17ca9ce02044afdb64b45c951cfc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c6a4a7158f500bd5c259c",
        "transactionid" : 863760,
        "title" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview ",
        "products" : [ "CoreLink DMC-500" ],
        "date" : 1649084615000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100131:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084615180628568,
        "navigationhierarchiescontenttype" : "Technical Overview",
        "size" : 4243,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100131/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084319881,
        "syssize" : 4243,
        "sysdate" : 1649084615000,
        "haslayout" : "1",
        "topparent" : "3438990",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3438990,
        "content_description" : "This book is for the ARM CoreLink DMC-500 Dynamic Memory Controller.",
        "wordcount" : 282,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-500", "System IP|Memory Controllers|CoreLink DMC-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-500" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084615000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100131/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100131/0000/?lang=en",
        "modified" : 1645002536000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084615180628568,
        "uri" : "https://developer.arm.com/documentation/100131/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/100131/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100131/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100131/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100131/0000/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview ...",
      "FirstSentences" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview Copyright 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
    },
    "childResults" : [ {
      "title" : "Constraints and limitations of use",
      "uri" : "https://developer.arm.com/documentation/100131/0000/en/functional-description/constraints-and-limitations-of-use",
      "printableUri" : "https://developer.arm.com/documentation/100131/0000/en/functional-description/constraints-and-limitations-of-use",
      "clickUri" : "https://developer.arm.com/documentation/100131/0000/functional-description/constraints-and-limitations-of-use?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100131/0000/en/functional-description/constraints-and-limitations-of-use",
      "excerpt" : "Constraints and limitations of use The constraints and limitations of the DMC-500 ... This, in turn, depends on the DFI parameters. ... Constraints and limitations of use CoreLink DMC-500",
      "firstSentences" : "Constraints and limitations of use The constraints and limitations of the DMC-500 depend on the SDRAMS used, and the interoperability within the PHYs. This, in turn, depends on the DFI parameters.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview",
        "uri" : "https://developer.arm.com/documentation/100131/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100131/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100131/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100131/0000/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview ...",
        "firstSentences" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview Copyright 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview ",
          "document_number" : "100131",
          "document_version" : "0000",
          "content_type" : "Technical Overview",
          "systopparent" : "3438990",
          "sysurihash" : "rDM2xPHQG6IG7G1p",
          "urihash" : "rDM2xPHQG6IG7G1p",
          "sysuri" : "https://developer.arm.com/documentation/100131/0000/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1453061535000,
          "topparentid" : 3438990,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585211978000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262b" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084615000,
          "permanentid" : "2ffc9f1992f1523b0676e5a3895d3d5d17ca9ce02044afdb64b45c951cfc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c6a4a7158f500bd5c259c",
          "transactionid" : 863760,
          "title" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview ",
          "products" : [ "CoreLink DMC-500" ],
          "date" : 1649084615000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100131:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084615180628568,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 4243,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100131/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084319881,
          "syssize" : 4243,
          "sysdate" : 1649084615000,
          "haslayout" : "1",
          "topparent" : "3438990",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3438990,
          "content_description" : "This book is for the ARM CoreLink DMC-500 Dynamic Memory Controller.",
          "wordcount" : 282,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-500", "System IP|Memory Controllers|CoreLink DMC-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-500" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084615000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100131/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100131/0000/?lang=en",
          "modified" : 1645002536000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084615180628568,
          "uri" : "https://developer.arm.com/documentation/100131/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/100131/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100131/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100131/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100131/0000/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview ...",
        "FirstSentences" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview Copyright 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Constraints and limitations of use ",
        "document_number" : "100131",
        "document_version" : "0000",
        "content_type" : "Technical Overview",
        "systopparent" : "3438990",
        "sysurihash" : "lEeX8ItwlIñtKpgY",
        "urihash" : "lEeX8ItwlIñtKpgY",
        "sysuri" : "https://developer.arm.com/documentation/100131/0000/en/functional-description/constraints-and-limitations-of-use",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1453061535000,
        "topparentid" : 3438990,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585211978000,
        "sysconcepts" : "limitations ; constraints ; SDRAM ; microelectronics industry ; global standards ; JEDEC specifications ; device function ; PHYs ; interoperability",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262b" ],
        "attachmentparentid" : 3438990,
        "parentitem" : "5e7c6a4a7158f500bd5c259c",
        "concepts" : "limitations ; constraints ; SDRAM ; microelectronics industry ; global standards ; JEDEC specifications ; device function ; PHYs ; interoperability",
        "documenttype" : "html",
        "isattachment" : "3438990",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084573000,
        "permanentid" : "0a7cb96fea9c47ecbcb002590afae0f606c7d282a3f17b0d500fa6d7ef66",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c6a4b7158f500bd5c25ba",
        "transactionid" : 863760,
        "title" : "Constraints and limitations of use ",
        "products" : [ "CoreLink DMC-500" ],
        "date" : 1649084573000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100131:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084573490663712,
        "sysisattachment" : "3438990",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 3438990,
        "size" : 381,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100131/0000/functional-description/constraints-and-limitations-of-use?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084319881,
        "syssize" : 381,
        "sysdate" : 1649084573000,
        "haslayout" : "1",
        "topparent" : "3438990",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3438990,
        "content_description" : "This book is for the ARM CoreLink DMC-500 Dynamic Memory Controller.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-500", "System IP|Memory Controllers|CoreLink DMC-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-500" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084573000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100131/0000/functional-description/constraints-and-limitations-of-use?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100131/0000/functional-description/constraints-and-limitations-of-use?lang=en",
        "modified" : 1645002536000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084573490663712,
        "uri" : "https://developer.arm.com/documentation/100131/0000/en/functional-description/constraints-and-limitations-of-use",
        "syscollection" : "default"
      },
      "Title" : "Constraints and limitations of use",
      "Uri" : "https://developer.arm.com/documentation/100131/0000/en/functional-description/constraints-and-limitations-of-use",
      "PrintableUri" : "https://developer.arm.com/documentation/100131/0000/en/functional-description/constraints-and-limitations-of-use",
      "ClickUri" : "https://developer.arm.com/documentation/100131/0000/functional-description/constraints-and-limitations-of-use?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100131/0000/en/functional-description/constraints-and-limitations-of-use",
      "Excerpt" : "Constraints and limitations of use The constraints and limitations of the DMC-500 ... This, in turn, depends on the DFI parameters. ... Constraints and limitations of use CoreLink DMC-500",
      "FirstSentences" : "Constraints and limitations of use The constraints and limitations of the DMC-500 depend on the SDRAMS used, and the interoperability within the PHYs. This, in turn, depends on the DFI parameters."
    }, {
      "title" : "Resets",
      "uri" : "https://developer.arm.com/documentation/100131/0000/en/functional-description/clocking-and-resets/resets",
      "printableUri" : "https://developer.arm.com/documentation/100131/0000/en/functional-description/clocking-and-resets/resets",
      "clickUri" : "https://developer.arm.com/documentation/100131/0000/functional-description/clocking-and-resets/resets?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100131/0000/en/functional-description/clocking-and-resets/resets",
      "excerpt" : "Resets The DMC-500 has one reset input signal for each clock domain. They are s0resetn, s1resetn, mresetn, and cfgresetn. ... Note To assert any DMC-500 reset signal, you must set it LOW.",
      "firstSentences" : "Resets The DMC-500 has one reset input signal for each clock domain. They are s0resetn, s1resetn, mresetn, and cfgresetn. The reset signals can be asserted asynchronously to their respective clock ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview",
        "uri" : "https://developer.arm.com/documentation/100131/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100131/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100131/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100131/0000/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview ...",
        "firstSentences" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview Copyright 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview ",
          "document_number" : "100131",
          "document_version" : "0000",
          "content_type" : "Technical Overview",
          "systopparent" : "3438990",
          "sysurihash" : "rDM2xPHQG6IG7G1p",
          "urihash" : "rDM2xPHQG6IG7G1p",
          "sysuri" : "https://developer.arm.com/documentation/100131/0000/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1453061535000,
          "topparentid" : 3438990,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585211978000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262b" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084615000,
          "permanentid" : "2ffc9f1992f1523b0676e5a3895d3d5d17ca9ce02044afdb64b45c951cfc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c6a4a7158f500bd5c259c",
          "transactionid" : 863760,
          "title" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview ",
          "products" : [ "CoreLink DMC-500" ],
          "date" : 1649084615000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100131:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084615180628568,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 4243,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100131/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084319881,
          "syssize" : 4243,
          "sysdate" : 1649084615000,
          "haslayout" : "1",
          "topparent" : "3438990",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3438990,
          "content_description" : "This book is for the ARM CoreLink DMC-500 Dynamic Memory Controller.",
          "wordcount" : 282,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-500", "System IP|Memory Controllers|CoreLink DMC-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-500" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084615000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100131/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100131/0000/?lang=en",
          "modified" : 1645002536000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084615180628568,
          "uri" : "https://developer.arm.com/documentation/100131/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/100131/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100131/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100131/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100131/0000/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview ...",
        "FirstSentences" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview Copyright 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Resets ",
        "document_number" : "100131",
        "document_version" : "0000",
        "content_type" : "Technical Overview",
        "systopparent" : "3438990",
        "sysurihash" : "EeiNuC7B9M3eðDle",
        "urihash" : "EeiNuC7B9M3eðDle",
        "sysuri" : "https://developer.arm.com/documentation/100131/0000/en/functional-description/clocking-and-resets/resets",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1453061535000,
        "topparentid" : 3438990,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585211978000,
        "sysconcepts" : "reset ; deassertion ; clock ; SLEEP ; AXI transactions ; positive edge ; ARM ; cfgresetn",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262b" ],
        "attachmentparentid" : 3438990,
        "parentitem" : "5e7c6a4a7158f500bd5c259c",
        "concepts" : "reset ; deassertion ; clock ; SLEEP ; AXI transactions ; positive edge ; ARM ; cfgresetn",
        "documenttype" : "html",
        "isattachment" : "3438990",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084573000,
        "permanentid" : "f22d57f4acd39fab8197f2b3d58b2fffea6af8e8d46e4dbb9729808917cc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c6a4b7158f500bd5c25b4",
        "transactionid" : 863760,
        "title" : "Resets ",
        "products" : [ "CoreLink DMC-500" ],
        "date" : 1649084573000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100131:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084573423571313,
        "sysisattachment" : "3438990",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 3438990,
        "size" : 1260,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100131/0000/functional-description/clocking-and-resets/resets?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084319881,
        "syssize" : 1260,
        "sysdate" : 1649084573000,
        "haslayout" : "1",
        "topparent" : "3438990",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3438990,
        "content_description" : "This book is for the ARM CoreLink DMC-500 Dynamic Memory Controller.",
        "wordcount" : 97,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-500", "System IP|Memory Controllers|CoreLink DMC-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-500" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084573000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100131/0000/functional-description/clocking-and-resets/resets?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100131/0000/functional-description/clocking-and-resets/resets?lang=en",
        "modified" : 1645002536000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084573423571313,
        "uri" : "https://developer.arm.com/documentation/100131/0000/en/functional-description/clocking-and-resets/resets",
        "syscollection" : "default"
      },
      "Title" : "Resets",
      "Uri" : "https://developer.arm.com/documentation/100131/0000/en/functional-description/clocking-and-resets/resets",
      "PrintableUri" : "https://developer.arm.com/documentation/100131/0000/en/functional-description/clocking-and-resets/resets",
      "ClickUri" : "https://developer.arm.com/documentation/100131/0000/functional-description/clocking-and-resets/resets?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100131/0000/en/functional-description/clocking-and-resets/resets",
      "Excerpt" : "Resets The DMC-500 has one reset input signal for each clock domain. They are s0resetn, s1resetn, mresetn, and cfgresetn. ... Note To assert any DMC-500 reset signal, you must set it LOW.",
      "FirstSentences" : "Resets The DMC-500 has one reset input signal for each clock domain. They are s0resetn, s1resetn, mresetn, and cfgresetn. The reset signals can be asserted asynchronously to their respective clock ..."
    }, {
      "title" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview",
      "uri" : "https://developer.arm.com/documentation/100131/0000/en/pdf/corelink_dmc500_technical_overview_100131_0000_02_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100131/0000/en/pdf/corelink_dmc500_technical_overview_100131_0000_02_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7c6a4b7158f500bd5c25c3",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100131/0000/en/pdf/corelink_dmc500_technical_overview_100131_0000_02_en.pdf",
      "excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to ARM’s customers is not intended to create ... All rights reserved. ... Copyright © [2015, 2016], ARM Limited or its affiliates.",
      "firstSentences" : "ARM® CoreLink™ DMC-500 Dynamic Memory Controller Revision: r0p0 Technical Overview Copyright © 2015, 2016 ARM. All rights reserved. ARM 100131_0000_02_en ARM® CoreLink™ DMC-500 Dynamic Memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview",
        "uri" : "https://developer.arm.com/documentation/100131/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100131/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100131/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100131/0000/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview ...",
        "firstSentences" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview Copyright 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview ",
          "document_number" : "100131",
          "document_version" : "0000",
          "content_type" : "Technical Overview",
          "systopparent" : "3438990",
          "sysurihash" : "rDM2xPHQG6IG7G1p",
          "urihash" : "rDM2xPHQG6IG7G1p",
          "sysuri" : "https://developer.arm.com/documentation/100131/0000/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1453061535000,
          "topparentid" : 3438990,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585211978000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262b" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084615000,
          "permanentid" : "2ffc9f1992f1523b0676e5a3895d3d5d17ca9ce02044afdb64b45c951cfc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c6a4a7158f500bd5c259c",
          "transactionid" : 863760,
          "title" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview ",
          "products" : [ "CoreLink DMC-500" ],
          "date" : 1649084615000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100131:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084615180628568,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 4243,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100131/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084319881,
          "syssize" : 4243,
          "sysdate" : 1649084615000,
          "haslayout" : "1",
          "topparent" : "3438990",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3438990,
          "content_description" : "This book is for the ARM CoreLink DMC-500 Dynamic Memory Controller.",
          "wordcount" : 282,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-500", "System IP|Memory Controllers|CoreLink DMC-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-500" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084615000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100131/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100131/0000/?lang=en",
          "modified" : 1645002536000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084615180628568,
          "uri" : "https://developer.arm.com/documentation/100131/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/100131/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100131/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100131/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100131/0000/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview ...",
        "FirstSentences" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview Copyright 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview ",
        "document_number" : "100131",
        "document_version" : "0000",
        "content_type" : "Technical Overview",
        "systopparent" : "3438990",
        "sysauthor" : "ARM",
        "sysurihash" : "TñEE41OnzHU9EDLD",
        "urihash" : "TñEE41OnzHU9EDLD",
        "sysuri" : "https://developer.arm.com/documentation/100131/0000/en/pdf/corelink_dmc500_technical_overview_100131_0000_02_en.pdf",
        "keywords" : "AMBA, Memory Controllers, Dynamic Memory",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1453061535000,
        "topparentid" : 3438990,
        "numberofpages" : 31,
        "sysconcepts" : "system interfaces ; signals ; transactions ; deassertion ; documentation ; arm ; SDRAM devices ; written agreement ; party patents ; memory ; monospace ; controller ; provisions ; configuration ; Adobe Acrobat ; infocenter",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262b" ],
        "attachmentparentid" : 3438990,
        "parentitem" : "5e7c6a4a7158f500bd5c259c",
        "concepts" : "system interfaces ; signals ; transactions ; deassertion ; documentation ; arm ; SDRAM devices ; written agreement ; party patents ; memory ; monospace ; controller ; provisions ; configuration ; Adobe Acrobat ; infocenter",
        "documenttype" : "pdf",
        "isattachment" : "3438990",
        "sysindexeddate" : 1649084570000,
        "permanentid" : "3c0eff3540ce371258d0f5ffd8474667dada410a56bf938d5f624889ed02",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c6a4b7158f500bd5c25c3",
        "transactionid" : 863760,
        "title" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview ",
        "subject" : "This book is for the ARM® CoreLink DMC-500 Dynamic Memory Controller.",
        "date" : 1649084570000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100131:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084570748287893,
        "sysisattachment" : "3438990",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 3438990,
        "size" : 413884,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7c6a4b7158f500bd5c25c3",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084321380,
        "syssubject" : "This book is for the ARM® CoreLink DMC-500 Dynamic Memory Controller.",
        "syssize" : 413884,
        "sysdate" : 1649084570000,
        "topparent" : "3438990",
        "author" : "ARM",
        "label_version" : "r0p0",
        "systopparentid" : 3438990,
        "content_description" : "This book is for the ARM CoreLink DMC-500 Dynamic Memory Controller.",
        "wordcount" : 1073,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-500", "System IP|Memory Controllers|CoreLink DMC-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-500" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084570000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7c6a4b7158f500bd5c25c3",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084570748287893,
        "uri" : "https://developer.arm.com/documentation/100131/0000/en/pdf/corelink_dmc500_technical_overview_100131_0000_02_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink DMC-500 Dynamic Memory Controller Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/100131/0000/en/pdf/corelink_dmc500_technical_overview_100131_0000_02_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100131/0000/en/pdf/corelink_dmc500_technical_overview_100131_0000_02_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7c6a4b7158f500bd5c25c3",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100131/0000/en/pdf/corelink_dmc500_technical_overview_100131_0000_02_en.pdf",
      "Excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to ARM’s customers is not intended to create ... All rights reserved. ... Copyright © [2015, 2016], ARM Limited or its affiliates.",
      "FirstSentences" : "ARM® CoreLink™ DMC-500 Dynamic Memory Controller Revision: r0p0 Technical Overview Copyright © 2015, 2016 ARM. All rights reserved. ARM 100131_0000_02_en ARM® CoreLink™ DMC-500 Dynamic Memory ..."
    } ],
    "totalNumberOfChildResults" : 35,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Revisions ",
      "document_number" : "100131",
      "document_version" : "0000",
      "content_type" : "Technical Overview",
      "systopparent" : "3438990",
      "sysurihash" : "MbPqy8PfVRhTtFñL",
      "urihash" : "MbPqy8PfVRhTtFñL",
      "sysuri" : "https://developer.arm.com/documentation/100131/0000/en/revisions",
      "systransactionid" : 863760,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1453061535000,
      "topparentid" : 3438990,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585211978000,
      "sysconcepts" : "technical changes",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262b" ],
      "attachmentparentid" : 3438990,
      "parentitem" : "5e7c6a4a7158f500bd5c259c",
      "concepts" : "technical changes",
      "documenttype" : "html",
      "isattachment" : "3438990",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084579000,
      "permanentid" : "cd8e7a69ddd2073b20a11ab4f21681e20ccfd40364efb18851634abed12d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7c6a4b7158f500bd5c25c0",
      "transactionid" : 863760,
      "title" : "Revisions ",
      "products" : [ "CoreLink DMC-500" ],
      "date" : 1649084579000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100131:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084579767719072,
      "sysisattachment" : "3438990",
      "navigationhierarchiescontenttype" : "Technical Overview",
      "sysattachmentparentid" : 3438990,
      "size" : 167,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100131/0000/revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084319849,
      "syssize" : 167,
      "sysdate" : 1649084579000,
      "haslayout" : "1",
      "topparent" : "3438990",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3438990,
      "content_description" : "This book is for the ARM CoreLink DMC-500 Dynamic Memory Controller.",
      "wordcount" : 19,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-500", "System IP|Memory Controllers|CoreLink DMC-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-500" ],
      "document_revision" : "02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084579000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100131/0000/revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100131/0000/revisions?lang=en",
      "modified" : 1645002536000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084579767719072,
      "uri" : "https://developer.arm.com/documentation/100131/0000/en/revisions",
      "syscollection" : "default"
    },
    "Title" : "Revisions",
    "Uri" : "https://developer.arm.com/documentation/100131/0000/en/revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/100131/0000/en/revisions",
    "ClickUri" : "https://developer.arm.com/documentation/100131/0000/revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100131/0000/en/revisions",
    "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following sections: Revisions. Revisions CoreLink DMC-500",
    "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following sections: Revisions. Revisions CoreLink DMC-500"
  }, {
    "title" : "Why does Arm Compiler 6 report an undefined reference error for a call to an inline function?",
    "uri" : "https://developer.arm.com/documentation/ka002210/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002210/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002210/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002210/1-0/en",
    "excerpt" : "Article ID: KA002210 Applies To: Arm Compiler 6 Confidentiality: Customer Non-confidential ... When I build the project with Arm Compiler 6, armlink reports an undefined reference ... KBA",
    "firstSentences" : "Article ID: KA002210 Applies To: Arm Compiler 6 Confidentiality: Customer Non-confidential Summary I'm using the inline or __inline__ keyword to declare inline functions in my project. When I ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Why does Arm Compiler 6 report an undefined reference error for a call to an inline function? ",
      "document_number" : "ka002210",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4517395",
      "sysurihash" : "rXfMfRKDiwlcfp5N",
      "urihash" : "rXfMfRKDiwlcfp5N",
      "sysuri" : "https://developer.arm.com/documentation/ka002210/1-0/en",
      "systransactionid" : 1076427,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614156650000,
      "topparentid" : 4517395,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614156699000,
      "sysconcepts" : "inlining ; compiler ; reference error ; keyword ; C99 ; means ; armclang ; gnu90 option ; language mode ; suggestion ; useinline ; workarounds ; incomplete ; narmlink ; arm-arm-none-eabi ; commands",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
      "concepts" : "inlining ; compiler ; reference error ; keyword ; C99 ; means ; armclang ; gnu90 option ; language mode ; suggestion ; useinline ; workarounds ; incomplete ; narmlink ; arm-arm-none-eabi ; commands",
      "documenttype" : "html",
      "sysindexeddate" : 1670946522000,
      "permanentid" : "222ea721c44f092f2babd85ae83918925d20435168656f988feffe24a2ec",
      "syslanguage" : [ "English" ],
      "itemid" : "6036139b5319e554d4ba0c00",
      "transactionid" : 1076427,
      "title" : "Why does Arm Compiler 6 report an undefined reference error for a call to an inline function? ",
      "products" : [ "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027" ],
      "date" : 1670946522000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002210:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670946522281166001,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1982,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002210/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670946515013,
      "syssize" : 1982,
      "sysdate" : 1670946522000,
      "haslayout" : "1",
      "topparent" : "4517395",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4517395,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 156,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670946522000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002210/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002210/1-0/?lang=en",
      "modified" : 1614156699000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670946522281166001,
      "uri" : "https://developer.arm.com/documentation/ka002210/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Why does Arm Compiler 6 report an undefined reference error for a call to an inline function?",
    "Uri" : "https://developer.arm.com/documentation/ka002210/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002210/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002210/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002210/1-0/en",
    "Excerpt" : "Article ID: KA002210 Applies To: Arm Compiler 6 Confidentiality: Customer Non-confidential ... When I build the project with Arm Compiler 6, armlink reports an undefined reference ... KBA",
    "FirstSentences" : "Article ID: KA002210 Applies To: Arm Compiler 6 Confidentiality: Customer Non-confidential Summary I'm using the inline or __inline__ keyword to declare inline functions in my project. When I ..."
  }, {
    "title" : "C166: Return(0) in a Void Function",
    "uri" : "https://developer.arm.com/documentation/ka002622/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002622/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002622/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002622/1-0/en",
    "excerpt" : "Article ID: KA002622 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential QUESTION ... Why is it impossible to use return(0); in a function which is declared as: void ...",
    "firstSentences" : "Article ID: KA002622 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential QUESTION I have C166 compiler v1.13. Why is it impossible to use return(0); in a function which ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "C166: Return(0) in a Void Function ",
      "document_number" : "ka002622",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522604",
      "sysurihash" : "ffZXJBPJGydTgz9D",
      "urihash" : "ffZXJBPJGydTgz9D",
      "sysuri" : "https://developer.arm.com/documentation/ka002622/1-0/en",
      "systransactionid" : 861206,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614690384000,
      "topparentid" : 4522604,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614690449000,
      "sysconcepts" : "void function ; compiler ; contradicting declaration ; warning message ; saying ; reason",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "void function ; compiler ; contradicting declaration ; warning message ; saying ; reason",
      "documenttype" : "html",
      "sysindexeddate" : 1648714939000,
      "permanentid" : "2cead1a8292d57c1ffe884ca3f2c07111ae24986d4bbf46c35f151bd1b1b",
      "syslanguage" : [ "English" ],
      "itemid" : "603e3891492bde1625aa87ce",
      "transactionid" : 861206,
      "title" : "C166: Return(0) in a Void Function ",
      "products" : [ "A166", "CA166", "PK166" ],
      "date" : 1648714937000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002622:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714937357374217,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 660,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002622/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714936158,
      "syssize" : 660,
      "sysdate" : 1648714937000,
      "haslayout" : "1",
      "topparent" : "4522604",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522604,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 68,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714939000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002622/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002622/1-0/?lang=en",
      "modified" : 1614690449000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714937357374217,
      "uri" : "https://developer.arm.com/documentation/ka002622/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C166: Return(0) in a Void Function",
    "Uri" : "https://developer.arm.com/documentation/ka002622/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002622/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002622/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002622/1-0/en",
    "Excerpt" : "Article ID: KA002622 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential QUESTION ... Why is it impossible to use return(0); in a function which is declared as: void ...",
    "FirstSentences" : "Article ID: KA002622 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential QUESTION I have C166 compiler v1.13. Why is it impossible to use return(0); in a function which ..."
  }, {
    "title" : "ARM9E-S (AT170) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/prdc000671/a/en",
    "printableUri" : "https://developer.arm.com/documentation/prdc000671/a/en",
    "clickUri" : "https://developer.arm.com/documentation/prdc000671/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc000671/a/en",
    "excerpt" : "ARM9E-S (AT170) Errata Notice This document is only available in a PDF version. Click Download to view. ARM9E-S (AT170) Errata Notice Arm9",
    "firstSentences" : "ARM9E-S (AT170) Errata Notice This document is only available in a PDF version. Click Download to view. ARM9E-S (AT170) Errata Notice Arm9",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM9E-S (AT170) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/prdc000671/a/en/pdf/ARM9E-S_ERRATA.pdf",
      "printableUri" : "https://developer.arm.com/documentation/prdc000671/a/en/pdf/ARM9E-S_ERRATA.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5ed4c9b9ca06a95ce53f91ca",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc000671/a/en/pdf/ARM9E-S_ERRATA.pdf",
      "excerpt" : "The document title ... A concise explanation of your comments ... ARM9E-PRDC-000671 1.0 ... © Copyright ARM Limited 2004. All rights reserved. Non Confidential ... Page 3 of 10 ... 7",
      "firstSentences" : "Date of Issue: 22 Jul 2004 ARM Errata Notice ARM9E-S (AT170) Document Revision 1.0 ARM Core ARM9E-S (AT170) Errata Notice This document contains all errata known at the date of issue in Rev.2 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S (AT170) Errata Notice",
        "uri" : "https://developer.arm.com/documentation/prdc000671/a/en",
        "printableUri" : "https://developer.arm.com/documentation/prdc000671/a/en",
        "clickUri" : "https://developer.arm.com/documentation/prdc000671/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc000671/a/en",
        "excerpt" : "ARM9E-S (AT170) Errata Notice This document is only available in a PDF version. Click Download to view. ARM9E-S (AT170) Errata Notice Arm9",
        "firstSentences" : "ARM9E-S (AT170) Errata Notice This document is only available in a PDF version. Click Download to view. ARM9E-S (AT170) Errata Notice Arm9",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9E-S (AT170) Errata Notice ",
          "document_number" : "prdc000671",
          "document_version" : "a",
          "content_type" : "Product Errata Notice",
          "systopparent" : "3687071",
          "sysurihash" : "C4ofEñgdN9cñO66R",
          "urihash" : "C4ofEñgdN9cñO66R",
          "sysuri" : "https://developer.arm.com/documentation/prdc000671/a/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.5,
          "published" : 1168390861000,
          "topparentid" : 3687071,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1591003577000,
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649084579000,
          "permanentid" : "bac8eaa11050035a881d8b96ae5a69bdcf5fd0f9b072da1ec9baf735a3da",
          "syslanguage" : [ "English" ],
          "itemid" : "5ed4c9b9ca06a95ce53f91c8",
          "transactionid" : 863760,
          "title" : "ARM9E-S (AT170) Errata Notice ",
          "products" : [ "Arm9" ],
          "date" : 1649084579000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "prdc000671:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084579090646382,
          "navigationhierarchiescontenttype" : "Product Errata Notice",
          "size" : 138,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/prdc000671/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084234095,
          "syssize" : 138,
          "sysdate" : 1649084579000,
          "haslayout" : "1",
          "topparent" : "3687071",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3687071,
          "content_description" : "This document contains all errata known at the date of issue in Rev.2 ARM9E-S product releases up to and including revision.r2p1.",
          "wordcount" : 19,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084579000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/prdc000671/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/prdc000671/a/?lang=en",
          "modified" : 1643282181000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084579090646382,
          "uri" : "https://developer.arm.com/documentation/prdc000671/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S (AT170) Errata Notice",
        "Uri" : "https://developer.arm.com/documentation/prdc000671/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/prdc000671/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/prdc000671/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc000671/a/en",
        "Excerpt" : "ARM9E-S (AT170) Errata Notice This document is only available in a PDF version. Click Download to view. ARM9E-S (AT170) Errata Notice Arm9",
        "FirstSentences" : "ARM9E-S (AT170) Errata Notice This document is only available in a PDF version. Click Download to view. ARM9E-S (AT170) Errata Notice Arm9"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM9E-S (AT170) Errata Notice ",
        "document_number" : "prdc000671",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3687071",
        "sysauthor" : "nsimmond",
        "sysurihash" : "UmðPd0SD7bICUzfh",
        "urihash" : "UmðPd0SD7bICUzfh",
        "sysuri" : "https://developer.arm.com/documentation/prdc000671/a/en/pdf/ARM9E-S_ERRATA.pdf",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1168390861000,
        "topparentid" : 3687071,
        "numberofpages" : 10,
        "sysconcepts" : "errata ; ARM9E ; Monitor mode ; word address ; Thumb instruction ; majority of applications ; levels of severity ; breakpoints ; code sequence ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties of merchantability",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3687071,
        "parentitem" : "5ed4c9b9ca06a95ce53f91c8",
        "concepts" : "errata ; ARM9E ; Monitor mode ; word address ; Thumb instruction ; majority of applications ; levels of severity ; breakpoints ; code sequence ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties of merchantability",
        "documenttype" : "pdf",
        "isattachment" : "3687071",
        "sysindexeddate" : 1649084578000,
        "permanentid" : "a2c3ab747bab5ed1c0cbece55b037327b0c03549744b32aa1a7266f45b91",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed4c9b9ca06a95ce53f91ca",
        "transactionid" : 863760,
        "title" : "ARM9E-S (AT170) Errata Notice ",
        "date" : 1649084578000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "prdc000671:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084578728055315,
        "sysisattachment" : "3687071",
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "sysattachmentparentid" : 3687071,
        "size" : 85934,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5ed4c9b9ca06a95ce53f91ca",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084235066,
        "syssize" : 85934,
        "sysdate" : 1649084578000,
        "topparent" : "3687071",
        "author" : "nsimmond",
        "label_version" : "r2p1",
        "systopparentid" : 3687071,
        "content_description" : "This document contains all errata known at the date of issue in Rev.2 ARM9E-S product releases up to and including revision.r2p1.",
        "wordcount" : 315,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084578000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5ed4c9b9ca06a95ce53f91ca",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084578728055315,
        "uri" : "https://developer.arm.com/documentation/prdc000671/a/en/pdf/ARM9E-S_ERRATA.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM9E-S (AT170) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/prdc000671/a/en/pdf/ARM9E-S_ERRATA.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/prdc000671/a/en/pdf/ARM9E-S_ERRATA.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5ed4c9b9ca06a95ce53f91ca",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc000671/a/en/pdf/ARM9E-S_ERRATA.pdf",
      "Excerpt" : "The document title ... A concise explanation of your comments ... ARM9E-PRDC-000671 1.0 ... © Copyright ARM Limited 2004. All rights reserved. Non Confidential ... Page 3 of 10 ... 7",
      "FirstSentences" : "Date of Issue: 22 Jul 2004 ARM Errata Notice ARM9E-S (AT170) Document Revision 1.0 ARM Core ARM9E-S (AT170) Errata Notice This document contains all errata known at the date of issue in Rev.2 ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM9E-S (AT170) Errata Notice ",
      "document_number" : "prdc000671",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3687071",
      "sysurihash" : "C4ofEñgdN9cñO66R",
      "urihash" : "C4ofEñgdN9cñO66R",
      "sysuri" : "https://developer.arm.com/documentation/prdc000671/a/en",
      "systransactionid" : 863760,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.5,
      "published" : 1168390861000,
      "topparentid" : 3687071,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1591003577000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649084579000,
      "permanentid" : "bac8eaa11050035a881d8b96ae5a69bdcf5fd0f9b072da1ec9baf735a3da",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed4c9b9ca06a95ce53f91c8",
      "transactionid" : 863760,
      "title" : "ARM9E-S (AT170) Errata Notice ",
      "products" : [ "Arm9" ],
      "date" : 1649084579000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "prdc000671:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084579090646382,
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "size" : 138,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/prdc000671/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084234095,
      "syssize" : 138,
      "sysdate" : 1649084579000,
      "haslayout" : "1",
      "topparent" : "3687071",
      "label_version" : "r2p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3687071,
      "content_description" : "This document contains all errata known at the date of issue in Rev.2 ARM9E-S product releases up to and including revision.r2p1.",
      "wordcount" : 19,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084579000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/prdc000671/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/prdc000671/a/?lang=en",
      "modified" : 1643282181000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084579090646382,
      "uri" : "https://developer.arm.com/documentation/prdc000671/a/en",
      "syscollection" : "default"
    },
    "Title" : "ARM9E-S (AT170) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/prdc000671/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/prdc000671/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/prdc000671/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc000671/a/en",
    "Excerpt" : "ARM9E-S (AT170) Errata Notice This document is only available in a PDF version. Click Download to view. ARM9E-S (AT170) Errata Notice Arm9",
    "FirstSentences" : "ARM9E-S (AT170) Errata Notice This document is only available in a PDF version. Click Download to view. ARM9E-S (AT170) Errata Notice Arm9"
  }, {
    "title" : "SoC-C: Efficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Research paper",
    "uri" : "https://developer.arm.com/documentation/arp0012/a/en/pdf/p99-reid.pdf",
    "printableUri" : "https://developer.arm.com/documentation/arp0012/a/en/pdf/p99-reid.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed109c0ca06a95ce53f8adf",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/arp0012/a/en/pdf/p99-reid.pdf",
    "excerpt" : "ARM Ltd ... signiﬁcantly reduces the amount of annotation required to map an application onto a ... The ﬁrst is that the mechanism used to choose a mapping is largely orthogonal to the ... 100",
    "firstSentences" : "SoC-C: Efﬁcient Programming Abstractions for Heterogeneous Multicore Systems on Chip ABSTRACT Alastair D. Reid Krisztian Flautner Edmund Grimley-Evans ARM Ltd The architectures of system-on-chip ( ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "SoC-C: Efficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Research paper",
      "uri" : "https://developer.arm.com/documentation/arp0012/a/en",
      "printableUri" : "https://developer.arm.com/documentation/arp0012/a/en",
      "clickUri" : "https://developer.arm.com/documentation/arp0012/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/arp0012/a/en",
      "excerpt" : "SoC-C: Efficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Research paper This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "SoC-C: Efficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Research paper This document is only available in a PDF version. Click Download to view. SoC-C: Efficient ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SoC-C: Efficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Research paper ",
        "document_number" : "arp0012",
        "document_version" : "a",
        "content_type" : "Research Paper",
        "systopparent" : "5022715",
        "sysurihash" : "be3ðRRx4hvZDbtfz",
        "urihash" : "be3ðRRx4hvZDbtfz",
        "sysuri" : "https://developer.arm.com/documentation/arp0012/a/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1255568461000,
        "topparentid" : 5022715,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590757824000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084576000,
        "permanentid" : "dfff7ddfecdb3c70ca63ad121f58fe0ef97fcf6613b448225e84adcdca61",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed109c0ca06a95ce53f8add",
        "transactionid" : 863760,
        "title" : "SoC-C: Efficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Research paper ",
        "products" : [ "Research" ],
        "date" : 1649084576000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "arp0012:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084576603117418,
        "navigationhierarchiescontenttype" : "Research Paper",
        "size" : 284,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/arp0012/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084212804,
        "syssize" : 284,
        "sysdate" : 1649084576000,
        "haslayout" : "1",
        "topparent" : "5022715",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5022715,
        "content_description" : "The key insight of this paper is that many of the problems experienced in mapping applications onto SoC platforms come not from deciding how to map a program onto the hardware but from the need to restructure the program and the number of interdependencies introduced in the process of implementing those decisions.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084576000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/arp0012/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/arp0012/a/?lang=en",
        "modified" : 1638263027000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084576603117418,
        "uri" : "https://developer.arm.com/documentation/arp0012/a/en",
        "syscollection" : "default"
      },
      "Title" : "SoC-C: Efficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Research paper",
      "Uri" : "https://developer.arm.com/documentation/arp0012/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/arp0012/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/arp0012/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/arp0012/a/en",
      "Excerpt" : "SoC-C: Efficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Research paper This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "SoC-C: Efficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Research paper This document is only available in a PDF version. Click Download to view. SoC-C: Efficient ..."
    },
    "childResults" : [ {
      "title" : "SoC-C: Efficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Research paper",
      "uri" : "https://developer.arm.com/documentation/arp0012/a/en",
      "printableUri" : "https://developer.arm.com/documentation/arp0012/a/en",
      "clickUri" : "https://developer.arm.com/documentation/arp0012/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/arp0012/a/en",
      "excerpt" : "SoC-C: Efficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Research paper This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "SoC-C: Efficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Research paper This document is only available in a PDF version. Click Download to view. SoC-C: Efficient ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SoC-C: Efficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Research paper ",
        "document_number" : "arp0012",
        "document_version" : "a",
        "content_type" : "Research Paper",
        "systopparent" : "5022715",
        "sysurihash" : "be3ðRRx4hvZDbtfz",
        "urihash" : "be3ðRRx4hvZDbtfz",
        "sysuri" : "https://developer.arm.com/documentation/arp0012/a/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1255568461000,
        "topparentid" : 5022715,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590757824000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084576000,
        "permanentid" : "dfff7ddfecdb3c70ca63ad121f58fe0ef97fcf6613b448225e84adcdca61",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed109c0ca06a95ce53f8add",
        "transactionid" : 863760,
        "title" : "SoC-C: Efficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Research paper ",
        "products" : [ "Research" ],
        "date" : 1649084576000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "arp0012:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084576603117418,
        "navigationhierarchiescontenttype" : "Research Paper",
        "size" : 284,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/arp0012/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084212804,
        "syssize" : 284,
        "sysdate" : 1649084576000,
        "haslayout" : "1",
        "topparent" : "5022715",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5022715,
        "content_description" : "The key insight of this paper is that many of the problems experienced in mapping applications onto SoC platforms come not from deciding how to map a program onto the hardware but from the need to restructure the program and the number of interdependencies introduced in the process of implementing those decisions.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084576000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/arp0012/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/arp0012/a/?lang=en",
        "modified" : 1638263027000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084576603117418,
        "uri" : "https://developer.arm.com/documentation/arp0012/a/en",
        "syscollection" : "default"
      },
      "Title" : "SoC-C: Efficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Research paper",
      "Uri" : "https://developer.arm.com/documentation/arp0012/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/arp0012/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/arp0012/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/arp0012/a/en",
      "Excerpt" : "SoC-C: Efficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Research paper This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "SoC-C: Efficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Research paper This document is only available in a PDF version. Click Download to view. SoC-C: Efficient ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "SoC-C: Efficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Research paper ",
      "document_number" : "arp0012",
      "document_version" : "a",
      "content_type" : "Research Paper",
      "systopparent" : "5022715",
      "sysurihash" : "2BT3pZh6DYvQbCqK",
      "urihash" : "2BT3pZh6DYvQbCqK",
      "sysuri" : "https://developer.arm.com/documentation/arp0012/a/en/pdf/p99-reid.pdf",
      "systransactionid" : 863760,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1255568461000,
      "topparentid" : 5022715,
      "numberofpages" : 10,
      "sysconcepts" : "programmers ; decoupling ; annotations ; fifo channel ; optimizations ; processing element ; complexity ; architectures ; dataflow analysis ; compiler ; data engines ; memories ; platforms ; hardware ; energy ; workload",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 5022715,
      "parentitem" : "5ed109c0ca06a95ce53f8add",
      "concepts" : "programmers ; decoupling ; annotations ; fifo channel ; optimizations ; processing element ; complexity ; architectures ; dataflow analysis ; compiler ; data engines ; memories ; platforms ; hardware ; energy ; workload",
      "documenttype" : "pdf",
      "isattachment" : "5022715",
      "sysindexeddate" : 1649084577000,
      "permanentid" : "0c710be4a7a91ac9bd5841d580a11423371d70bb7c043835624d3ed6eb71",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed109c0ca06a95ce53f8adf",
      "transactionid" : 863760,
      "title" : "SoC-C: Efficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Research paper ",
      "date" : 1649084577000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "arp0012:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084577216504344,
      "sysisattachment" : "5022715",
      "navigationhierarchiescontenttype" : "Research Paper",
      "sysattachmentparentid" : 5022715,
      "size" : 388522,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed109c0ca06a95ce53f8adf",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084214166,
      "syssize" : 388522,
      "sysdate" : 1649084577000,
      "topparent" : "5022715",
      "label_version" : "1.0",
      "systopparentid" : 5022715,
      "content_description" : "The key insight of this paper is that many of the problems experienced in mapping applications onto SoC platforms come not from deciding how to map a program onto the hardware but from the need to restructure the program and the number of interdependencies introduced in the process of implementing those decisions.",
      "wordcount" : 1774,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084577000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed109c0ca06a95ce53f8adf",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084577216504344,
      "uri" : "https://developer.arm.com/documentation/arp0012/a/en/pdf/p99-reid.pdf",
      "syscollection" : "default"
    },
    "Title" : "SoC-C: Efficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Research paper",
    "Uri" : "https://developer.arm.com/documentation/arp0012/a/en/pdf/p99-reid.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/arp0012/a/en/pdf/p99-reid.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed109c0ca06a95ce53f8adf",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/arp0012/a/en/pdf/p99-reid.pdf",
    "Excerpt" : "ARM Ltd ... signiﬁcantly reduces the amount of annotation required to map an application onto a ... The ﬁrst is that the mechanism used to choose a mapping is largely orthogonal to the ... 100",
    "FirstSentences" : "SoC-C: Efﬁcient Programming Abstractions for Heterogeneous Multicore Systems on Chip ABSTRACT Alastair D. Reid Krisztian Flautner Edmund Grimley-Evans ARM Ltd The architectures of system-on-chip ( ..."
  }, {
    "title" : "What are EXREQD/EXREQS/EXRESPD/EXRESPS? What is an exclusive monitor?",
    "uri" : "https://developer.arm.com/documentation/ka001586/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001586/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001586/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001586/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What are EXREQD/EXREQS/EXRESPD/EXRESPS? What is an exclusive monitor? ",
      "document_number" : "ka001586",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3840905",
      "sysurihash" : "M7NhT3CyemxExr6T",
      "urihash" : "M7NhT3CyemxExr6T",
      "sysuri" : "https://developer.arm.com/documentation/ka001586/1-0/en",
      "systransactionid" : 863760,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1596723107000,
      "topparentid" : 3840905,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596723208000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649084577000,
      "permanentid" : "da014e3aea5ae8f0a1e5dbc1ae199b6afebc21c380fc62e2dd7c46e5e25d",
      "syslanguage" : [ "English" ],
      "itemid" : "5f2c100860a93e65927bc918",
      "transactionid" : 863760,
      "title" : "What are EXREQD/EXREQS/EXRESPD/EXRESPS? What is an exclusive monitor? ",
      "products" : [ "AT420", "AT421", "AT422", "AT423", "AT424", "AT425-GRP", "AT425", "AT520", "AT522", "AT521", "AT521-GRP" ],
      "date" : 1649084577000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001586:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084577048010475,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001586/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084409835,
      "syssize" : 63,
      "sysdate" : 1649084577000,
      "haslayout" : "1",
      "topparent" : "3840905",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3840905,
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4", "IP Products|Processors|Cortex-M|Cortex-M3", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084577000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001586/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001586/1-0/?lang=en",
      "modified" : 1596723208000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084577048010475,
      "uri" : "https://developer.arm.com/documentation/ka001586/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What are EXREQD/EXREQS/EXRESPD/EXRESPS? What is an exclusive monitor?",
    "Uri" : "https://developer.arm.com/documentation/ka001586/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001586/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001586/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001586/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Avoiding RTTI, and support for -fno-rtti in Arm Compiler 6",
    "uri" : "https://developer.arm.com/documentation/ka002203/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002203/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002203/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002203/1-0/en",
    "excerpt" : "The -fno-rtti option is ignored if -fexceptions is used because C++ exceptions ... The example can be built with the following commands: armclang --target=arm-arm-none-eabi - ... Symbol table.",
    "firstSentences" : "Article ID: KA002203 Applies To: Arm Compiler 6 Confidentiality: Customer Non-confidential Summary This article is a placeholder to provide further information about: Run-Time Type Information ( ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Avoiding RTTI, and support for -fno-rtti in Arm Compiler 6  ",
      "document_number" : "ka002203",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4517929",
      "sysurihash" : "Tw2b8IQYoNBIuu6U",
      "urihash" : "Tw2b8IQYoNBIuu6U",
      "sysuri" : "https://developer.arm.com/documentation/ka002203/1-0/en",
      "systransactionid" : 1076427,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614187429000,
      "topparentid" : 4517929,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614187475000,
      "sysconcepts" : "Arm Compiler ; rtti ; fno-rtti option ; applications ; basic types ; abi ; foo ; object files ; run-time library ; exceptions ; references ; fno-exceptions ; targeting ; arm-arm-none-eabi ; fexceptions ; programs written",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
      "concepts" : "Arm Compiler ; rtti ; fno-rtti option ; applications ; basic types ; abi ; foo ; object files ; run-time library ; exceptions ; references ; fno-exceptions ; targeting ; arm-arm-none-eabi ; fexceptions ; programs written",
      "documenttype" : "html",
      "sysindexeddate" : 1670946519000,
      "permanentid" : "0457e29e1ed09d5f1377c3a9d39ff7a309db3c92aac9ce28d6caa5b6a2c2",
      "syslanguage" : [ "English" ],
      "itemid" : "60368bd35319e554d4ba1740",
      "transactionid" : 1076427,
      "title" : "Avoiding RTTI, and support for -fno-rtti in Arm Compiler 6  ",
      "products" : [ "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027" ],
      "date" : 1670946519000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002203:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670946519438335792,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 5440,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002203/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670946517815,
      "syssize" : 5440,
      "sysdate" : 1670946519000,
      "haslayout" : "1",
      "topparent" : "4517929",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4517929,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 307,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670946519000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002203/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002203/1-0/?lang=en",
      "modified" : 1614187475000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670946519438335792,
      "uri" : "https://developer.arm.com/documentation/ka002203/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Avoiding RTTI, and support for -fno-rtti in Arm Compiler 6",
    "Uri" : "https://developer.arm.com/documentation/ka002203/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002203/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002203/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002203/1-0/en",
    "Excerpt" : "The -fno-rtti option is ignored if -fexceptions is used because C++ exceptions ... The example can be built with the following commands: armclang --target=arm-arm-none-eabi - ... Symbol table.",
    "FirstSentences" : "Article ID: KA002203 Applies To: Arm Compiler 6 Confidentiality: Customer Non-confidential Summary This article is a placeholder to provide further information about: Run-Time Type Information ( ..."
  }, {
    "title" : "C51: Variables in Large and Compact Memory Model Don't Work",
    "uri" : "https://developer.arm.com/documentation/ka002425/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002425/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002425/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002425/1-0/en",
    "excerpt" : "Article ID: KA002425 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... If I use SMALL memory model with some variable explicitly defined to use external data ...",
    "firstSentences" : "Article ID: KA002425 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 3.12 or later C166 Version 4.01 or later C251 ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "C51: Variables in Large and Compact Memory Model Don't Work ",
      "document_number" : "ka002425",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522432",
      "sysurihash" : "W8YqThn9XSG9dake",
      "urihash" : "W8YqThn9XSG9dake",
      "sysuri" : "https://developer.arm.com/documentation/ka002425/1-0/en",
      "systransactionid" : 863760,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614687999000,
      "topparentid" : 4522432,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614688075000,
      "sysconcepts" : "memory ; xdata ; C166 ; C51 Development ; compact ; option controls ; Customer Non-confidential Information ; performing",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "memory ; xdata ; C166 ; C51 Development ; compact ; option controls ; Customer Non-confidential Information ; performing",
      "documenttype" : "html",
      "sysindexeddate" : 1649084570000,
      "permanentid" : "f80ade31b4f0929b8281b7d034bb335dff97fc9a82904b03e46bf7552f17",
      "syslanguage" : [ "English" ],
      "itemid" : "603e2f4bee937942ba2fef73",
      "transactionid" : 863760,
      "title" : "C51: Variables in Large and Compact Memory Model Don't Work ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649084570000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002425:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084570436166708,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1015,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002425/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084304607,
      "syssize" : 1015,
      "sysdate" : 1649084570000,
      "haslayout" : "1",
      "topparent" : "4522432",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522432,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 113,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084570000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002425/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002425/1-0/?lang=en",
      "modified" : 1614688075000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084570436166708,
      "uri" : "https://developer.arm.com/documentation/ka002425/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C51: Variables in Large and Compact Memory Model Don't Work",
    "Uri" : "https://developer.arm.com/documentation/ka002425/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002425/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002425/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002425/1-0/en",
    "Excerpt" : "Article ID: KA002425 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... If I use SMALL memory model with some variable explicitly defined to use external data ...",
    "FirstSentences" : "Article ID: KA002425 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 3.12 or later C166 Version 4.01 or later C251 ..."
  }, {
    "title" : "GENERAL: Startup Designs for Embedded Programs",
    "uri" : "https://developer.arm.com/documentation/ka003515/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003515/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003515/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003515/1-0/en",
    "excerpt" : "ANSWER Yes. ... The easiest way to avoid reset problems due to noisy power systems is to insert a ... This is an easy test to perform. ... GENERAL: Startup Designs for Embedded Programs KBA",
    "firstSentences" : "Article ID: KA003515 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 All ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "GENERAL: Startup Designs for Embedded Programs ",
      "document_number" : "ka003515",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523887",
      "sysurihash" : "TJSqSUXiXpAkoGpi",
      "urihash" : "TJSqSUXiXpAkoGpi",
      "sysuri" : "https://developer.arm.com/documentation/ka003515/1-0/en",
      "systransactionid" : 863760,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614708307000,
      "topparentid" : 4523887,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614708396000,
      "sysconcepts" : "power ; startup code ; ROM checksum ; A51 ; storage scope ; power-up sequence ; reset problems ; Stabilization Delay ; Self Test ; method of verifying ; customize ; Compilers",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214" ],
      "concepts" : "power ; startup code ; ROM checksum ; A51 ; storage scope ; power-up sequence ; reset problems ; Stabilization Delay ; Self Test ; method of verifying ; customize ; Compilers",
      "documenttype" : "html",
      "sysindexeddate" : 1649084569000,
      "permanentid" : "a712ff672ea88f52f4c9d5fc22a23b844524aadb9e7b1294b59eaf5c22e8",
      "syslanguage" : [ "English" ],
      "itemid" : "603e7eac492bde1625aa97ba",
      "transactionid" : 863760,
      "title" : "GENERAL: Startup Designs for Embedded Programs ",
      "products" : [ "A166", "A251", "A51", "CA166", "CA251", "CA51", "DK251", "PK166", "PK51" ],
      "date" : 1649084569000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003515:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084569326208867,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1725,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003515/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084196422,
      "syssize" : 1725,
      "sysdate" : 1649084569000,
      "haslayout" : "1",
      "topparent" : "4523887",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523887,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 150,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084569000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003515/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003515/1-0/?lang=en",
      "modified" : 1614708396000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084569326208867,
      "uri" : "https://developer.arm.com/documentation/ka003515/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "GENERAL: Startup Designs for Embedded Programs",
    "Uri" : "https://developer.arm.com/documentation/ka003515/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003515/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003515/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003515/1-0/en",
    "Excerpt" : "ANSWER Yes. ... The easiest way to avoid reset problems due to noisy power systems is to insert a ... This is an easy test to perform. ... GENERAL: Startup Designs for Embedded Programs KBA",
    "FirstSentences" : "Article ID: KA003515 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 All ..."
  }, {
    "title" : "Simple 1-D wave equation solver",
    "uri" : "https://developer.arm.com/documentation/102733/1910/en/Simple-1-D-wave-equation-solver",
    "printableUri" : "https://developer.arm.com/documentation/102733/1910/en/Simple-1-D-wave-equation-solver",
    "clickUri" : "https://developer.arm.com/documentation/102733/1910/Simple-1-D-wave-equation-solver?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102733/1910/en/Simple-1-D-wave-equation-solver",
    "excerpt" : "Simple 1-D wave equation solver running on a 16-core machine (32-cores with hyperthreading) This 8 ... There are clear opportunities to improve it - 74% of time spent moving memory and 0% ...",
    "firstSentences" : "Simple 1-D wave equation solver running on a 16-core machine (32-cores with hyperthreading) This 8 process run managed 639000 iterations. There are clear opportunities to improve it - 74% of time ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Explore hyperthreading with Arm Performance Reports",
      "uri" : "https://developer.arm.com/documentation/102733/1910/en",
      "printableUri" : "https://developer.arm.com/documentation/102733/1910/en",
      "clickUri" : "https://developer.arm.com/documentation/102733/1910/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102733/1910/en",
      "excerpt" : "Exploring hyperthreading with Arm Performance Reports A processor with hyperthreading enabled appears to have twice as ... Let's see what really happens to a code using hyperthreaded cores.",
      "firstSentences" : "Exploring hyperthreading with Arm Performance Reports A processor with hyperthreading enabled appears to have twice as many cores as usual, but those cores don't behave in the same way as real cores.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Explore hyperthreading with Arm Performance Reports ",
        "document_number" : "102733",
        "document_version" : "1910",
        "content_type" : "Tutorial",
        "systopparent" : "4804248",
        "sysurihash" : "Mcn9myJaR1I0BIkc",
        "urihash" : "Mcn9myJaR1I0BIkc",
        "sysuri" : "https://developer.arm.com/documentation/102733/1910/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1575849660000,
        "topparentid" : 4804248,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1635520190000,
        "sysconcepts" : "cores ; hyperthreading ; code using ; Arm Performance ; twice",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
        "concepts" : "cores ; hyperthreading ; code using ; Arm Performance ; twice",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649084638000,
        "permanentid" : "5043895a1fad74097b2c48f6c4af5724dca238e1f6508af972dbce2b301f",
        "syslanguage" : [ "English" ],
        "itemid" : "617c0ebe83e60c5c768e230b",
        "transactionid" : 863761,
        "title" : "Explore hyperthreading with Arm Performance Reports ",
        "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
        "date" : 1649084637000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging", "Optimization", "Profiling", "Benchmarking" ],
        "document_id" : "102733:1910:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084637998535789,
        "navigationhierarchiescontenttype" : "Tutorial",
        "size" : 369,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102733/1910/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084362974,
        "syssize" : 369,
        "sysdate" : 1649084637000,
        "haslayout" : "1",
        "topparent" : "4804248",
        "label_version" : "19.10",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4804248,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "A processor with hyperthreading enabled appears to have twice as many cores as usual, but those cores don't behave in the same way as real cores. Let's see what really happens to a code using hyperthreaded cores.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084638000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102733/1910/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102733/1910/?lang=en",
        "modified" : 1643980637000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084637998535789,
        "uri" : "https://developer.arm.com/documentation/102733/1910/en",
        "syscollection" : "default"
      },
      "Title" : "Explore hyperthreading with Arm Performance Reports",
      "Uri" : "https://developer.arm.com/documentation/102733/1910/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102733/1910/en",
      "ClickUri" : "https://developer.arm.com/documentation/102733/1910/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102733/1910/en",
      "Excerpt" : "Exploring hyperthreading with Arm Performance Reports A processor with hyperthreading enabled appears to have twice as ... Let's see what really happens to a code using hyperthreaded cores.",
      "FirstSentences" : "Exploring hyperthreading with Arm Performance Reports A processor with hyperthreading enabled appears to have twice as many cores as usual, but those cores don't behave in the same way as real cores."
    },
    "childResults" : [ {
      "title" : "Running with 16 processes",
      "uri" : "https://developer.arm.com/documentation/102733/1910/en/Running-with-16-processes",
      "printableUri" : "https://developer.arm.com/documentation/102733/1910/en/Running-with-16-processes",
      "clickUri" : "https://developer.arm.com/documentation/102733/1910/Running-with-16-processes?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102733/1910/en/Running-with-16-processes",
      "excerpt" : "Running with 16 processes follows the classic HPC advice to avoid hyperthreading In this example, we ... We see another inefficiency in this code - the MPI performance shows a poor point-to- ...",
      "firstSentences" : "Running with 16 processes follows the classic HPC advice to avoid hyperthreading In this example, we can see that the CPU breakdown is still very similar to the 8-process performance, a sign that ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Explore hyperthreading with Arm Performance Reports",
        "uri" : "https://developer.arm.com/documentation/102733/1910/en",
        "printableUri" : "https://developer.arm.com/documentation/102733/1910/en",
        "clickUri" : "https://developer.arm.com/documentation/102733/1910/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102733/1910/en",
        "excerpt" : "Exploring hyperthreading with Arm Performance Reports A processor with hyperthreading enabled appears to have twice as ... Let's see what really happens to a code using hyperthreaded cores.",
        "firstSentences" : "Exploring hyperthreading with Arm Performance Reports A processor with hyperthreading enabled appears to have twice as many cores as usual, but those cores don't behave in the same way as real cores.",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Explore hyperthreading with Arm Performance Reports ",
          "document_number" : "102733",
          "document_version" : "1910",
          "content_type" : "Tutorial",
          "systopparent" : "4804248",
          "sysurihash" : "Mcn9myJaR1I0BIkc",
          "urihash" : "Mcn9myJaR1I0BIkc",
          "sysuri" : "https://developer.arm.com/documentation/102733/1910/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1575849660000,
          "topparentid" : 4804248,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1635520190000,
          "sysconcepts" : "cores ; hyperthreading ; code using ; Arm Performance ; twice",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
          "concepts" : "cores ; hyperthreading ; code using ; Arm Performance ; twice",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649084638000,
          "permanentid" : "5043895a1fad74097b2c48f6c4af5724dca238e1f6508af972dbce2b301f",
          "syslanguage" : [ "English" ],
          "itemid" : "617c0ebe83e60c5c768e230b",
          "transactionid" : 863761,
          "title" : "Explore hyperthreading with Arm Performance Reports ",
          "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
          "date" : 1649084637000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging", "Optimization", "Profiling", "Benchmarking" ],
          "document_id" : "102733:1910:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers" ],
          "audience" : [ "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084637998535789,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 369,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102733/1910/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084362974,
          "syssize" : 369,
          "sysdate" : 1649084637000,
          "haslayout" : "1",
          "topparent" : "4804248",
          "label_version" : "19.10",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4804248,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "A processor with hyperthreading enabled appears to have twice as many cores as usual, but those cores don't behave in the same way as real cores. Let's see what really happens to a code using hyperthreaded cores.",
          "wordcount" : 40,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084638000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102733/1910/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102733/1910/?lang=en",
          "modified" : 1643980637000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084637998535789,
          "uri" : "https://developer.arm.com/documentation/102733/1910/en",
          "syscollection" : "default"
        },
        "Title" : "Explore hyperthreading with Arm Performance Reports",
        "Uri" : "https://developer.arm.com/documentation/102733/1910/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102733/1910/en",
        "ClickUri" : "https://developer.arm.com/documentation/102733/1910/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102733/1910/en",
        "Excerpt" : "Exploring hyperthreading with Arm Performance Reports A processor with hyperthreading enabled appears to have twice as ... Let's see what really happens to a code using hyperthreaded cores.",
        "FirstSentences" : "Exploring hyperthreading with Arm Performance Reports A processor with hyperthreading enabled appears to have twice as many cores as usual, but those cores don't behave in the same way as real cores."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Running with 16 processes ",
        "document_number" : "102733",
        "document_version" : "1910",
        "content_type" : "Tutorial",
        "systopparent" : "4804248",
        "sysurihash" : "ehLW80sDWWeSCkIy",
        "urihash" : "ehLW80sDWWeSCkIy",
        "sysuri" : "https://developer.arm.com/documentation/102733/1910/en/Running-with-16-processes",
        "systransactionid" : 863755,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1575849660000,
        "topparentid" : 4804248,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1635520190000,
        "sysconcepts" : "run ; hyperthreading ; communication overhead ; transfer rate ; per-core characteristics ; CPU breakdown ; hardware ; iterations ; inefficiency",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
        "attachmentparentid" : 4804248,
        "parentitem" : "617c0ebe83e60c5c768e230b",
        "concepts" : "run ; hyperthreading ; communication overhead ; transfer rate ; per-core characteristics ; CPU breakdown ; hardware ; iterations ; inefficiency",
        "documenttype" : "html",
        "isattachment" : "4804248",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649084463000,
        "permanentid" : "e2a723381065a80493355225b25c985d389d2cb73b030af8ecc5399af4d0",
        "syslanguage" : [ "English" ],
        "itemid" : "617c0ebe83e60c5c768e230e",
        "transactionid" : 863755,
        "title" : "Running with 16 processes ",
        "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
        "date" : 1649084463000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging", "Optimization", "Profiling", "Benchmarking" ],
        "document_id" : "102733:1910:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084463148404516,
        "sysisattachment" : "4804248",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4804248,
        "size" : 827,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102733/1910/Running-with-16-processes?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084362974,
        "syssize" : 827,
        "sysdate" : 1649084463000,
        "haslayout" : "1",
        "topparent" : "4804248",
        "label_version" : "19.10",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4804248,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "A processor with hyperthreading enabled appears to have twice as many cores as usual, but those cores don't behave in the same way as real cores. Let's see what really happens to a code using hyperthreaded cores.",
        "wordcount" : 97,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084463000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102733/1910/Running-with-16-processes?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102733/1910/Running-with-16-processes?lang=en",
        "modified" : 1643980637000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084463148404516,
        "uri" : "https://developer.arm.com/documentation/102733/1910/en/Running-with-16-processes",
        "syscollection" : "default"
      },
      "Title" : "Running with 16 processes",
      "Uri" : "https://developer.arm.com/documentation/102733/1910/en/Running-with-16-processes",
      "PrintableUri" : "https://developer.arm.com/documentation/102733/1910/en/Running-with-16-processes",
      "ClickUri" : "https://developer.arm.com/documentation/102733/1910/Running-with-16-processes?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102733/1910/en/Running-with-16-processes",
      "Excerpt" : "Running with 16 processes follows the classic HPC advice to avoid hyperthreading In this example, we ... We see another inefficiency in this code - the MPI performance shows a poor point-to- ...",
      "FirstSentences" : "Running with 16 processes follows the classic HPC advice to avoid hyperthreading In this example, we can see that the CPU breakdown is still very similar to the 8-process performance, a sign that ..."
    }, {
      "title" : "Hyperthreading hides memory latency issues",
      "uri" : "https://developer.arm.com/documentation/102733/1910/en/Hyperthreading-hides-memory-latency-issues",
      "printableUri" : "https://developer.arm.com/documentation/102733/1910/en/Hyperthreading-hides-memory-latency-issues",
      "clickUri" : "https://developer.arm.com/documentation/102733/1910/Hyperthreading-hides-memory-latency-issues?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102733/1910/en/Hyperthreading-hides-memory-latency-issues",
      "excerpt" : "Hyperthreading hides memory latency issues It seems crazy, right? We have 16 real cores and 32 hyperthreaded cores, so why would we submit a job with 24 ... Isn't that asking for trouble?",
      "firstSentences" : "Hyperthreading hides memory latency issues It seems crazy, right? We have 16 real cores and 32 hyperthreaded cores, so why would we submit a job with 24 processes per node? Isn't that asking for ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Explore hyperthreading with Arm Performance Reports",
        "uri" : "https://developer.arm.com/documentation/102733/1910/en",
        "printableUri" : "https://developer.arm.com/documentation/102733/1910/en",
        "clickUri" : "https://developer.arm.com/documentation/102733/1910/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102733/1910/en",
        "excerpt" : "Exploring hyperthreading with Arm Performance Reports A processor with hyperthreading enabled appears to have twice as ... Let's see what really happens to a code using hyperthreaded cores.",
        "firstSentences" : "Exploring hyperthreading with Arm Performance Reports A processor with hyperthreading enabled appears to have twice as many cores as usual, but those cores don't behave in the same way as real cores.",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Explore hyperthreading with Arm Performance Reports ",
          "document_number" : "102733",
          "document_version" : "1910",
          "content_type" : "Tutorial",
          "systopparent" : "4804248",
          "sysurihash" : "Mcn9myJaR1I0BIkc",
          "urihash" : "Mcn9myJaR1I0BIkc",
          "sysuri" : "https://developer.arm.com/documentation/102733/1910/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1575849660000,
          "topparentid" : 4804248,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1635520190000,
          "sysconcepts" : "cores ; hyperthreading ; code using ; Arm Performance ; twice",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
          "concepts" : "cores ; hyperthreading ; code using ; Arm Performance ; twice",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649084638000,
          "permanentid" : "5043895a1fad74097b2c48f6c4af5724dca238e1f6508af972dbce2b301f",
          "syslanguage" : [ "English" ],
          "itemid" : "617c0ebe83e60c5c768e230b",
          "transactionid" : 863761,
          "title" : "Explore hyperthreading with Arm Performance Reports ",
          "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
          "date" : 1649084637000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging", "Optimization", "Profiling", "Benchmarking" ],
          "document_id" : "102733:1910:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers" ],
          "audience" : [ "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084637998535789,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 369,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102733/1910/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084362974,
          "syssize" : 369,
          "sysdate" : 1649084637000,
          "haslayout" : "1",
          "topparent" : "4804248",
          "label_version" : "19.10",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4804248,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "A processor with hyperthreading enabled appears to have twice as many cores as usual, but those cores don't behave in the same way as real cores. Let's see what really happens to a code using hyperthreaded cores.",
          "wordcount" : 40,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084638000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102733/1910/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102733/1910/?lang=en",
          "modified" : 1643980637000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084637998535789,
          "uri" : "https://developer.arm.com/documentation/102733/1910/en",
          "syscollection" : "default"
        },
        "Title" : "Explore hyperthreading with Arm Performance Reports",
        "Uri" : "https://developer.arm.com/documentation/102733/1910/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102733/1910/en",
        "ClickUri" : "https://developer.arm.com/documentation/102733/1910/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102733/1910/en",
        "Excerpt" : "Exploring hyperthreading with Arm Performance Reports A processor with hyperthreading enabled appears to have twice as ... Let's see what really happens to a code using hyperthreaded cores.",
        "FirstSentences" : "Exploring hyperthreading with Arm Performance Reports A processor with hyperthreading enabled appears to have twice as many cores as usual, but those cores don't behave in the same way as real cores."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Hyperthreading hides memory latency issues ",
        "document_number" : "102733",
        "document_version" : "1910",
        "content_type" : "Tutorial",
        "systopparent" : "4804248",
        "sysurihash" : "cJRcu8qOMUYfEjY0",
        "urihash" : "cJRcu8qOMUYfEjY0",
        "sysuri" : "https://developer.arm.com/documentation/102733/1910/en/Hyperthreading-hides-memory-latency-issues",
        "systransactionid" : 863757,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1575849660000,
        "topparentid" : 4804248,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1635520190000,
        "sysconcepts" : "memory latency ; MPI ; amount ; cores ; hyperthreading ; hardware ; run ; shows ; numeric operations ; applications ; increase ; iterations ; Altogether",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
        "attachmentparentid" : 4804248,
        "parentitem" : "617c0ebe83e60c5c768e230b",
        "concepts" : "memory latency ; MPI ; amount ; cores ; hyperthreading ; hardware ; run ; shows ; numeric operations ; applications ; increase ; iterations ; Altogether",
        "documenttype" : "html",
        "isattachment" : "4804248",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649084499000,
        "permanentid" : "931ebcad621038287ceeaf04889f5a047219302916a80af7209f7414c183",
        "syslanguage" : [ "English" ],
        "itemid" : "617c0ebe83e60c5c768e2310",
        "transactionid" : 863757,
        "title" : "Hyperthreading hides memory latency issues ",
        "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
        "date" : 1649084499000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging", "Optimization", "Profiling", "Benchmarking" ],
        "document_id" : "102733:1910:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084499862351159,
        "sysisattachment" : "4804248",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4804248,
        "size" : 1352,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102733/1910/Hyperthreading-hides-memory-latency-issues?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084362974,
        "syssize" : 1352,
        "sysdate" : 1649084499000,
        "haslayout" : "1",
        "topparent" : "4804248",
        "label_version" : "19.10",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4804248,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "A processor with hyperthreading enabled appears to have twice as many cores as usual, but those cores don't behave in the same way as real cores. Let's see what really happens to a code using hyperthreaded cores.",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084499000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102733/1910/Hyperthreading-hides-memory-latency-issues?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102733/1910/Hyperthreading-hides-memory-latency-issues?lang=en",
        "modified" : 1643980637000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084499862351159,
        "uri" : "https://developer.arm.com/documentation/102733/1910/en/Hyperthreading-hides-memory-latency-issues",
        "syscollection" : "default"
      },
      "Title" : "Hyperthreading hides memory latency issues",
      "Uri" : "https://developer.arm.com/documentation/102733/1910/en/Hyperthreading-hides-memory-latency-issues",
      "PrintableUri" : "https://developer.arm.com/documentation/102733/1910/en/Hyperthreading-hides-memory-latency-issues",
      "ClickUri" : "https://developer.arm.com/documentation/102733/1910/Hyperthreading-hides-memory-latency-issues?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102733/1910/en/Hyperthreading-hides-memory-latency-issues",
      "Excerpt" : "Hyperthreading hides memory latency issues It seems crazy, right? We have 16 real cores and 32 hyperthreaded cores, so why would we submit a job with 24 ... Isn't that asking for trouble?",
      "FirstSentences" : "Hyperthreading hides memory latency issues It seems crazy, right? We have 16 real cores and 32 hyperthreaded cores, so why would we submit a job with 24 processes per node? Isn't that asking for ..."
    }, {
      "title" : "Using one thread for each logical core",
      "uri" : "https://developer.arm.com/documentation/102733/1910/en/Using-one-thread-for-each-logical-core",
      "printableUri" : "https://developer.arm.com/documentation/102733/1910/en/Using-one-thread-for-each-logical-core",
      "clickUri" : "https://developer.arm.com/documentation/102733/1910/Using-one-thread-for-each-logical-core?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102733/1910/en/Using-one-thread-for-each-logical-core",
      "excerpt" : "Using one thread for each logical core If you weren't aware that this node had ... The effective point-to-point transfer rate has dropped to just 168k\\/s, which is unlikely to ... Not so fast.",
      "firstSentences" : "Using one thread for each logical core If you weren't aware that this node had hyperthreading enabled, this is exactly how you would use it - with one thread per logical core However, now the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Explore hyperthreading with Arm Performance Reports",
        "uri" : "https://developer.arm.com/documentation/102733/1910/en",
        "printableUri" : "https://developer.arm.com/documentation/102733/1910/en",
        "clickUri" : "https://developer.arm.com/documentation/102733/1910/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102733/1910/en",
        "excerpt" : "Exploring hyperthreading with Arm Performance Reports A processor with hyperthreading enabled appears to have twice as ... Let's see what really happens to a code using hyperthreaded cores.",
        "firstSentences" : "Exploring hyperthreading with Arm Performance Reports A processor with hyperthreading enabled appears to have twice as many cores as usual, but those cores don't behave in the same way as real cores.",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Explore hyperthreading with Arm Performance Reports ",
          "document_number" : "102733",
          "document_version" : "1910",
          "content_type" : "Tutorial",
          "systopparent" : "4804248",
          "sysurihash" : "Mcn9myJaR1I0BIkc",
          "urihash" : "Mcn9myJaR1I0BIkc",
          "sysuri" : "https://developer.arm.com/documentation/102733/1910/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1575849660000,
          "topparentid" : 4804248,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1635520190000,
          "sysconcepts" : "cores ; hyperthreading ; code using ; Arm Performance ; twice",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
          "concepts" : "cores ; hyperthreading ; code using ; Arm Performance ; twice",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649084638000,
          "permanentid" : "5043895a1fad74097b2c48f6c4af5724dca238e1f6508af972dbce2b301f",
          "syslanguage" : [ "English" ],
          "itemid" : "617c0ebe83e60c5c768e230b",
          "transactionid" : 863761,
          "title" : "Explore hyperthreading with Arm Performance Reports ",
          "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
          "date" : 1649084637000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging", "Optimization", "Profiling", "Benchmarking" ],
          "document_id" : "102733:1910:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers" ],
          "audience" : [ "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084637998535789,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 369,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102733/1910/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084362974,
          "syssize" : 369,
          "sysdate" : 1649084637000,
          "haslayout" : "1",
          "topparent" : "4804248",
          "label_version" : "19.10",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4804248,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "A processor with hyperthreading enabled appears to have twice as many cores as usual, but those cores don't behave in the same way as real cores. Let's see what really happens to a code using hyperthreaded cores.",
          "wordcount" : 40,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084638000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102733/1910/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102733/1910/?lang=en",
          "modified" : 1643980637000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084637998535789,
          "uri" : "https://developer.arm.com/documentation/102733/1910/en",
          "syscollection" : "default"
        },
        "Title" : "Explore hyperthreading with Arm Performance Reports",
        "Uri" : "https://developer.arm.com/documentation/102733/1910/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102733/1910/en",
        "ClickUri" : "https://developer.arm.com/documentation/102733/1910/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102733/1910/en",
        "Excerpt" : "Exploring hyperthreading with Arm Performance Reports A processor with hyperthreading enabled appears to have twice as ... Let's see what really happens to a code using hyperthreaded cores.",
        "FirstSentences" : "Exploring hyperthreading with Arm Performance Reports A processor with hyperthreading enabled appears to have twice as many cores as usual, but those cores don't behave in the same way as real cores."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Using one thread for each logical core ",
        "document_number" : "102733",
        "document_version" : "1910",
        "content_type" : "Tutorial",
        "systopparent" : "4804248",
        "sysurihash" : "qvHy388r0jco0Nqt",
        "urihash" : "qvHy388r0jco0Nqt",
        "sysuri" : "https://developer.arm.com/documentation/102733/1910/en/Using-one-thread-for-each-logical-core",
        "systransactionid" : 863758,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1575849660000,
        "topparentid" : 4804248,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1635520190000,
        "sysconcepts" : "logical core ; hyperthreading ; CPU ; rank ; memory latency ; floating-point units ; numeric operations ; new lows ; synchronization delays ; network topology ; performance of the run",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
        "attachmentparentid" : 4804248,
        "parentitem" : "617c0ebe83e60c5c768e230b",
        "concepts" : "logical core ; hyperthreading ; CPU ; rank ; memory latency ; floating-point units ; numeric operations ; new lows ; synchronization delays ; network topology ; performance of the run",
        "documenttype" : "html",
        "isattachment" : "4804248",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649084518000,
        "permanentid" : "8f29478dd203140b796b844ead0a73366cf08495afff0aa3ff3dc0279b1d",
        "syslanguage" : [ "English" ],
        "itemid" : "617c0ebe83e60c5c768e230f",
        "transactionid" : 863758,
        "title" : "Using one thread for each logical core ",
        "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
        "date" : 1649084518000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging", "Optimization", "Profiling", "Benchmarking" ],
        "document_id" : "102733:1910:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084518573123422,
        "sysisattachment" : "4804248",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4804248,
        "size" : 1340,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102733/1910/Using-one-thread-for-each-logical-core?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084362974,
        "syssize" : 1340,
        "sysdate" : 1649084518000,
        "haslayout" : "1",
        "topparent" : "4804248",
        "label_version" : "19.10",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4804248,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "A processor with hyperthreading enabled appears to have twice as many cores as usual, but those cores don't behave in the same way as real cores. Let's see what really happens to a code using hyperthreaded cores.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084518000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102733/1910/Using-one-thread-for-each-logical-core?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102733/1910/Using-one-thread-for-each-logical-core?lang=en",
        "modified" : 1643980637000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084518573123422,
        "uri" : "https://developer.arm.com/documentation/102733/1910/en/Using-one-thread-for-each-logical-core",
        "syscollection" : "default"
      },
      "Title" : "Using one thread for each logical core",
      "Uri" : "https://developer.arm.com/documentation/102733/1910/en/Using-one-thread-for-each-logical-core",
      "PrintableUri" : "https://developer.arm.com/documentation/102733/1910/en/Using-one-thread-for-each-logical-core",
      "ClickUri" : "https://developer.arm.com/documentation/102733/1910/Using-one-thread-for-each-logical-core?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102733/1910/en/Using-one-thread-for-each-logical-core",
      "Excerpt" : "Using one thread for each logical core If you weren't aware that this node had ... The effective point-to-point transfer rate has dropped to just 168k\\/s, which is unlikely to ... Not so fast.",
      "FirstSentences" : "Using one thread for each logical core If you weren't aware that this node had hyperthreading enabled, this is exactly how you would use it - with one thread per logical core However, now the ..."
    } ],
    "totalNumberOfChildResults" : 5,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Simple 1-D wave equation solver ",
      "document_number" : "102733",
      "document_version" : "1910",
      "content_type" : "Tutorial",
      "systopparent" : "4804248",
      "sysurihash" : "ywxqnrONYcCMmQ2i",
      "urihash" : "ywxqnrONYcCMmQ2i",
      "sysuri" : "https://developer.arm.com/documentation/102733/1910/en/Simple-1-D-wave-equation-solver",
      "systransactionid" : 863760,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.5,
      "published" : 1575849660000,
      "topparentid" : 4804248,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1635520190000,
      "sysconcepts" : "cores ; single-core performance ; vectorized instructions ; moving memory ; process run ; equation solver ; profiling ; iterations",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
      "attachmentparentid" : 4804248,
      "parentitem" : "617c0ebe83e60c5c768e230b",
      "concepts" : "cores ; single-core performance ; vectorized instructions ; moving memory ; process run ; equation solver ; profiling ; iterations",
      "documenttype" : "html",
      "isattachment" : "4804248",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1649084568000,
      "permanentid" : "acf04f4d70cb6b4550fe57cc8f2a5d8a0fa69c7bc132ab47626932d258dc",
      "syslanguage" : [ "English" ],
      "itemid" : "617c0ebe83e60c5c768e230d",
      "transactionid" : 863760,
      "title" : "Simple 1-D wave equation solver ",
      "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
      "date" : 1649084568000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Debugging", "Optimization", "Profiling", "Benchmarking" ],
      "document_id" : "102733:1910:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers" ],
      "audience" : [ "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084568935041412,
      "sysisattachment" : "4804248",
      "navigationhierarchiescontenttype" : "Tutorial",
      "sysattachmentparentid" : 4804248,
      "size" : 425,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102733/1910/Simple-1-D-wave-equation-solver?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084362974,
      "syssize" : 425,
      "sysdate" : 1649084568000,
      "haslayout" : "1",
      "topparent" : "4804248",
      "label_version" : "19.10",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4804248,
      "navigationhierarchiescategories" : [ "HPC" ],
      "content_description" : "A processor with hyperthreading enabled appears to have twice as many cores as usual, but those cores don't behave in the same way as real cores. Let's see what really happens to a code using hyperthreaded cores.",
      "wordcount" : 56,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084568000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102733/1910/Simple-1-D-wave-equation-solver?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102733/1910/Simple-1-D-wave-equation-solver?lang=en",
      "modified" : 1643980637000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084568935041412,
      "uri" : "https://developer.arm.com/documentation/102733/1910/en/Simple-1-D-wave-equation-solver",
      "syscollection" : "default"
    },
    "Title" : "Simple 1-D wave equation solver",
    "Uri" : "https://developer.arm.com/documentation/102733/1910/en/Simple-1-D-wave-equation-solver",
    "PrintableUri" : "https://developer.arm.com/documentation/102733/1910/en/Simple-1-D-wave-equation-solver",
    "ClickUri" : "https://developer.arm.com/documentation/102733/1910/Simple-1-D-wave-equation-solver?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102733/1910/en/Simple-1-D-wave-equation-solver",
    "Excerpt" : "Simple 1-D wave equation solver running on a 16-core machine (32-cores with hyperthreading) This 8 ... There are clear opportunities to improve it - 74% of time spent moving memory and 0% ...",
    "FirstSentences" : "Simple 1-D wave equation solver running on a 16-core machine (32-cores with hyperthreading) This 8 process run managed 639000 iterations. There are clear opportunities to improve it - 74% of time ..."
  }, {
    "title" : "C51: Using NOP in C",
    "uri" : "https://developer.arm.com/documentation/ka003998/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003998/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003998/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003998/1-0/en",
    "excerpt" : "Article ID: KA003998 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... ANSWER The C51 Compiler comes with an intrinsic library function you may call to invoke ...",
    "firstSentences" : "Article ID: KA003998 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 All Versions QUESTION What is the syntax for using an ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "C51: Using NOP in C ",
      "document_number" : "ka003998",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523981",
      "sysurihash" : "pTRQjsnBGYmmalFp",
      "urihash" : "pTRQjsnBGYmmalFp",
      "sysuri" : "https://developer.arm.com/documentation/ka003998/1-0/en",
      "systransactionid" : 864296,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1633447541000,
      "topparentid" : 4523981,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1633447568000,
      "sysconcepts" : "nop ; P1 ; void ; Cx51 User ; intrinsic library ; C51 Compiler ; delay ; 0xFF",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "nop ; P1 ; void ; Cx51 User ; intrinsic library ; C51 Compiler ; delay ; 0xFF",
      "documenttype" : "html",
      "sysindexeddate" : 1649150567000,
      "permanentid" : "658cdadac0d459b571ac22c528997babc25660114588d880e22ac22ab357",
      "syslanguage" : [ "English" ],
      "itemid" : "615c6e90ac265639eac51ca3",
      "transactionid" : 864296,
      "title" : "C51: Using NOP in C ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649150567000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003998:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150567626692573,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 628,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003998/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150462866,
      "syssize" : 628,
      "sysdate" : 1649150567000,
      "haslayout" : "1",
      "topparent" : "4523981",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523981,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 59,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150567000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003998/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003998/1-0/?lang=en",
      "modified" : 1633447568000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150567626692573,
      "uri" : "https://developer.arm.com/documentation/ka003998/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C51: Using NOP in C",
    "Uri" : "https://developer.arm.com/documentation/ka003998/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003998/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003998/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003998/1-0/en",
    "Excerpt" : "Article ID: KA003998 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... ANSWER The C51 Compiler comes with an intrinsic library function you may call to invoke ...",
    "FirstSentences" : "Article ID: KA003998 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 All Versions QUESTION What is the syntax for using an ..."
  }, {
    "title" : "Custom Datapath Extension (CDE) support in Arm Compiler 6",
    "uri" : "https://developer.arm.com/documentation/ka001501/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001501/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001501/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001501/1-0/en",
    "excerpt" : "Article ID: KA001501 Applies To: Arm Compiler 6 Confidentiality: Customer Non-confidential Summary This ... Arm Compiler 6.14.1 added the following support for CDE: Full support for assembly ...",
    "firstSentences" : "Article ID: KA001501 Applies To: Arm Compiler 6 Confidentiality: Customer Non-confidential Summary This knowledge article provides information on how to use ACLE intrinsics for the Custom Datapath ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Custom Datapath Extension (CDE) support in Arm Compiler 6 ",
      "document_number" : "ka001501",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3813280",
      "sysurihash" : "5RPKwpQwgBPZBI9E",
      "urihash" : "5RPKwpQwgBPZBI9E",
      "sysuri" : "https://developer.arm.com/documentation/ka001501/1-0/en",
      "systransactionid" : 1076427,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1606921670000,
      "topparentid" : 3813280,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1606921718000,
      "sysconcepts" : "ACLE intrinsics ; cde ; arm ; beta ; CX2 instruction ; destination register ; foo ; uint32 ; immediate ; Datapath Extension ; fromelf utility ; system header ; optionally the original ; alignment ; arm-arm-none-eabi",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
      "concepts" : "ACLE intrinsics ; cde ; arm ; beta ; CX2 instruction ; destination register ; foo ; uint32 ; immediate ; Datapath Extension ; fromelf utility ; system header ; optionally the original ; alignment ; arm-arm-none-eabi",
      "documenttype" : "html",
      "sysindexeddate" : 1670946487000,
      "permanentid" : "6e21a76da75de2dcb6a4a23522c54eaeb9dfe3b275eabec59d60dbb13e1a",
      "syslanguage" : [ "English" ],
      "itemid" : "5fc7adf677eeef29f8b3f88e",
      "transactionid" : 1076427,
      "title" : "Custom Datapath Extension (CDE) support in Arm Compiler 6 ",
      "products" : [ "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027" ],
      "date" : 1670946487000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001501:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670946487499318242,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2834,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001501/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670946486379,
      "syssize" : 2834,
      "sysdate" : 1670946487000,
      "haslayout" : "1",
      "topparent" : "3813280",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3813280,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 185,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
      "document_revision" : "13",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670946487000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001501/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001501/1-0/?lang=en",
      "modified" : 1606921718000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670946487499318242,
      "uri" : "https://developer.arm.com/documentation/ka001501/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Custom Datapath Extension (CDE) support in Arm Compiler 6",
    "Uri" : "https://developer.arm.com/documentation/ka001501/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001501/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001501/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001501/1-0/en",
    "Excerpt" : "Article ID: KA001501 Applies To: Arm Compiler 6 Confidentiality: Customer Non-confidential Summary This ... Arm Compiler 6.14.1 added the following support for CDE: Full support for assembly ...",
    "FirstSentences" : "Article ID: KA001501 Applies To: Arm Compiler 6 Confidentiality: Customer Non-confidential Summary This knowledge article provides information on how to use ACLE intrinsics for the Custom Datapath ..."
  }, {
    "title" : "How do I import linker-defined symbols of user-defined ZI sections into C/C++ code?",
    "uri" : "https://developer.arm.com/documentation/ka001469/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001469/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001469/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001469/1-0/en",
    "excerpt" : "Article ID: KA001469 Applies To: Arm Compiler 6 Confidentiality: Customer Non-confidential Summary I ... How do I import the linker-defined symbol for this section into C\\/C++ code? ... KBA",
    "firstSentences" : "Article ID: KA001469 Applies To: Arm Compiler 6 Confidentiality: Customer Non-confidential Summary I have placed a variable in a user-defined ZI section, using the __attribute__((section(\\\".bss.< ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How do I import linker-defined symbols of user-defined ZI sections into C/C++ code? ",
      "document_number" : "ka001469",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3793644",
      "sysurihash" : "ðt5VBX49eðjñjRr3",
      "urihash" : "ðt5VBX49eðjñjRr3",
      "sysuri" : "https://developer.arm.com/documentation/ka001469/1-0/en",
      "systransactionid" : 1076427,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1606234940000,
      "topparentid" : 3793644,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1606235034000,
      "sysconcepts" : "compiler ; documentation ; foo ; extern uint32 ; asm keyword ; user-defined ZI ; addr ; nuint32 ; expected identifier ; correctly reports",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
      "concepts" : "compiler ; documentation ; foo ; extern uint32 ; asm keyword ; user-defined ZI ; addr ; nuint32 ; expected identifier ; correctly reports",
      "documenttype" : "html",
      "sysindexeddate" : 1670946485000,
      "permanentid" : "e8dde544bee163562801dcd01ffc9af70bcf00437f46bb8992c996f9e745",
      "syslanguage" : [ "English" ],
      "itemid" : "5fbd339aca04df4095c1d83b",
      "transactionid" : 1076427,
      "title" : "How do I import linker-defined symbols of user-defined ZI sections into C/C++ code? ",
      "products" : [ "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027" ],
      "date" : 1670946485000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001469:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670946485248552173,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2006,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001469/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670946483315,
      "syssize" : 2006,
      "sysdate" : 1670946485000,
      "haslayout" : "1",
      "topparent" : "3793644",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3793644,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 109,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
      "document_revision" : "14",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670946485000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001469/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001469/1-0/?lang=en",
      "modified" : 1606235034000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670946485248552173,
      "uri" : "https://developer.arm.com/documentation/ka001469/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I import linker-defined symbols of user-defined ZI sections into C/C++ code?",
    "Uri" : "https://developer.arm.com/documentation/ka001469/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001469/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001469/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001469/1-0/en",
    "Excerpt" : "Article ID: KA001469 Applies To: Arm Compiler 6 Confidentiality: Customer Non-confidential Summary I ... How do I import the linker-defined symbol for this section into C\\/C++ code? ... KBA",
    "FirstSentences" : "Article ID: KA001469 Applies To: Arm Compiler 6 Confidentiality: Customer Non-confidential Summary I have placed a variable in a user-defined ZI section, using the __attribute__((section(\\\".bss.< ..."
  }, {
    "title" : "C51: Long Pointer Arithmetic",
    "uri" : "https://developer.arm.com/documentation/ka004443/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004443/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004443/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004443/1-0/en",
    "excerpt" : "Article ID: KA004443 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... I'm using a device has a extended XDATA address space. ... Is this possible directly in C?",
    "firstSentences" : "Article ID: KA004443 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 7.00 and later CX51 Version 7.00 and later ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "C51: Long Pointer Arithmetic ",
      "document_number" : "ka004443",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524084",
      "sysurihash" : "F1SGcETomfmC2G6d",
      "urihash" : "F1SGcETomfmC2G6d",
      "sysuri" : "https://developer.arm.com/documentation/ka004443/1-0/en",
      "systransactionid" : 863680,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614711978000,
      "topparentid" : 4524084,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614712038000,
      "sysconcepts" : "pointer arithmetic ; C51 Development Tools Confidentiality ; programming ; FLASH ; memory ; Cx51 ; XDATA ; addr ; unsigned char ; address space ; Non-confidential Information",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "pointer arithmetic ; C51 Development Tools Confidentiality ; programming ; FLASH ; memory ; Cx51 ; XDATA ; addr ; unsigned char ; address space ; Non-confidential Information",
      "documenttype" : "html",
      "sysindexeddate" : 1649080757000,
      "permanentid" : "a5147d2196679c74d33a89632932a05ce49511005d04e5dce7223c5fc4f8",
      "syslanguage" : [ "English" ],
      "itemid" : "603e8ce6492bde1625aa98ff",
      "transactionid" : 863680,
      "title" : "C51: Long Pointer Arithmetic ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649080755000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004443:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080755547997983,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1238,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004443/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080632695,
      "syssize" : 1238,
      "sysdate" : 1649080755000,
      "haslayout" : "1",
      "topparent" : "4524084",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524084,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 121,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080757000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004443/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004443/1-0/?lang=en",
      "modified" : 1614712038000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080755547997983,
      "uri" : "https://developer.arm.com/documentation/ka004443/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C51: Long Pointer Arithmetic",
    "Uri" : "https://developer.arm.com/documentation/ka004443/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004443/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004443/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004443/1-0/en",
    "Excerpt" : "Article ID: KA004443 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... I'm using a device has a extended XDATA address space. ... Is this possible directly in C?",
    "FirstSentences" : "Article ID: KA004443 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 7.00 and later CX51 Version 7.00 and later ..."
  } ]
}