<profile>

<section name = "Vitis HLS Report for 'test'" level="0">
<item name = "Date">Thu May  9 21:56:49 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D2</item>
<item name = "Solution">comb_22 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">94, 94, 0.940 us, 0.940 us, 95, 95, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_test_Pipeline_ARRAY_1_READ_fu_224">test_Pipeline_ARRAY_1_READ, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
<column name="grp_test_Pipeline_ARRAY_2_READ_fu_240">test_Pipeline_ARRAY_2_READ, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
<column name="grp_test_Pipeline_VITIS_LOOP_60_5_fu_256">test_Pipeline_VITIS_LOOP_60_5, 5, 5, 50.000 ns, 50.000 ns, 5, 5, no</column>
<column name="grp_test_Pipeline_ARRAY_WRITE_fu_279">test_Pipeline_ARRAY_WRITE, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 11805, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, 1200, 2889, 5749, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 450, -</column>
<column name="Register">-, -, 11482, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 47, 2, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 246, 424, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 8, 0, 884, 880, 0</column>
<column name="mul_64ns_64ns_128_1_1_U68">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U69">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U70">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U71">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U72">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U73">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U74">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U75">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U76">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U77">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U78">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U79">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U80">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U81">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U82">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U83">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U84">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U85">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U86">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U87">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U88">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U89">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U90">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U91">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U92">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U93">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U94">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U95">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U96">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U97">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U98">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U99">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U100">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U101">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U102">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U103">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U104">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U105">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U106">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U107">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U108">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U109">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U110">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U111">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U112">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U113">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U114">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U115">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U116">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U117">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U118">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U119">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U120">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U121">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U122">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U123">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U124">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U125">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U126">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U127">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U128">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U129">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U130">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U131">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U132">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U133">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U134">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U135">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U136">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U137">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U138">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U139">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="grp_test_Pipeline_ARRAY_1_READ_fu_224">test_Pipeline_ARRAY_1_READ, 0, 0, 587, 73, 0</column>
<column name="grp_test_Pipeline_ARRAY_2_READ_fu_240">test_Pipeline_ARRAY_2_READ, 0, 0, 587, 73, 0</column>
<column name="grp_test_Pipeline_ARRAY_WRITE_fu_279">test_Pipeline_ARRAY_WRITE, 0, 0, 66, 122, 0</column>
<column name="grp_test_Pipeline_VITIS_LOOP_60_5_fu_256">test_Pipeline_VITIS_LOOP_60_5, 0, 48, 519, 865, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln52_10_fu_1156_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_11_fu_1160_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_12_fu_1172_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_13_fu_1178_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_14_fu_998_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_15_fu_1004_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_16_fu_1186_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_17_fu_1191_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln52_18_fu_1197_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln52_1_fu_1114_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_20_fu_1202_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_21_fu_1206_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_22_fu_1218_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_23_fu_1224_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_24_fu_1014_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_25_fu_1020_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_26_fu_1232_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_27_fu_1237_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln52_28_fu_1243_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln52_2_fu_1126_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_30_fu_1248_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_31_fu_1252_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_32_fu_1264_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_33_fu_1270_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_34_fu_1030_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_35_fu_1036_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_36_fu_1278_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_37_fu_1283_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln52_38_fu_1289_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln52_3_fu_1132_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_40_fu_1294_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_41_fu_1298_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_42_fu_1310_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_43_fu_1316_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_44_fu_1046_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_45_fu_1052_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_46_fu_1324_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_47_fu_1329_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln52_48_fu_1335_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln52_4_fu_982_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_50_fu_1346_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_51_fu_1350_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_52_fu_1362_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_53_fu_1368_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_54_fu_1062_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_55_fu_1068_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_56_fu_1376_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_57_fu_1381_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln52_58_fu_1387_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln52_5_fu_988_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_60_fu_1398_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_61_fu_1402_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_62_fu_1414_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_63_fu_1420_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_64_fu_1078_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_65_fu_1084_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_66_fu_1428_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_67_fu_1433_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln52_68_fu_1439_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln52_6_fu_1140_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_70_fu_1450_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_71_fu_1454_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_72_fu_1466_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_73_fu_1472_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_74_fu_1094_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_75_fu_1100_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_76_fu_1480_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln52_77_fu_1485_p2">+, 0, 0, 58, 58, 58</column>
<column name="add_ln52_78_fu_1491_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln52_7_fu_1145_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln52_8_fu_1151_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln52_fu_1110_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln70_1_fu_1542_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln70_2_fu_1562_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln70_3_fu_1676_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln70_4_fu_1696_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln70_5_fu_1716_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln70_6_fu_1736_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln70_7_fu_1756_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln70_8_fu_1502_p2">+, 0, 0, 58, 58, 58</column>
<column name="add_ln70_fu_1522_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln71_1_fu_1594_p2">+, 0, 0, 58, 58, 58</column>
<column name="add_ln71_2_fu_1578_p2">+, 0, 0, 58, 58, 58</column>
<column name="add_ln71_fu_1794_p2">+, 0, 0, 79, 72, 72</column>
<column name="add_ln72_1_fu_1616_p2">+, 0, 0, 58, 58, 58</column>
<column name="add_ln72_2_fu_1600_p2">+, 0, 0, 58, 58, 58</column>
<column name="add_ln72_fu_1914_p2">+, 0, 0, 67, 60, 60</column>
<column name="add_ln73_fu_1622_p2">+, 0, 0, 58, 58, 58</column>
<column name="add_ln74_fu_1810_p2">+, 0, 0, 58, 58, 58</column>
<column name="add_ln75_fu_1819_p2">+, 0, 0, 58, 58, 58</column>
<column name="add_ln76_fu_1839_p2">+, 0, 0, 58, 58, 58</column>
<column name="add_ln77_fu_1859_p2">+, 0, 0, 58, 58, 58</column>
<column name="arr_10_fu_1669_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_11_fu_1340_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_12_fu_1392_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_13_fu_1444_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_14_fu_1496_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_8_fu_1661_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_9_fu_1665_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_fu_1657_p2">+, 0, 0, 128, 128, 128</column>
<column name="out1_w_1_fu_1905_p2">+, 0, 0, 65, 58, 58</column>
<column name="out1_w_2_fu_1941_p2">+, 0, 0, 66, 59, 59</column>
<column name="out1_w_3_fu_1638_p2">+, 0, 0, 58, 58, 58</column>
<column name="out1_w_4_fu_1814_p2">+, 0, 0, 58, 58, 58</column>
<column name="out1_w_5_fu_1833_p2">+, 0, 0, 58, 58, 58</column>
<column name="out1_w_6_fu_1853_p2">+, 0, 0, 58, 58, 58</column>
<column name="out1_w_7_fu_1873_p2">+, 0, 0, 58, 58, 58</column>
<column name="out1_w_8_fu_1893_p2">+, 0, 0, 64, 57, 57</column>
<column name="out1_w_fu_1772_p2">+, 0, 0, 65, 58, 58</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">252, 58, 1, 58</column>
<column name="mem_ARADDR">37, 7, 64, 448</column>
<column name="mem_ARLEN">20, 4, 32, 128</column>
<column name="mem_ARVALID">20, 4, 1, 4</column>
<column name="mem_AWADDR">14, 3, 64, 192</column>
<column name="mem_AWLEN">14, 3, 32, 96</column>
<column name="mem_AWVALID">14, 3, 1, 3</column>
<column name="mem_BREADY">14, 3, 1, 3</column>
<column name="mem_RREADY">20, 4, 1, 4</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
<column name="mem_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln52_12_reg_2588">128, 0, 128, 0</column>
<column name="add_ln52_15_reg_2498">128, 0, 128, 0</column>
<column name="add_ln52_16_reg_2593">128, 0, 128, 0</column>
<column name="add_ln52_17_reg_2598">58, 0, 58, 0</column>
<column name="add_ln52_18_reg_2603">58, 0, 58, 0</column>
<column name="add_ln52_22_reg_2608">128, 0, 128, 0</column>
<column name="add_ln52_25_reg_2508">128, 0, 128, 0</column>
<column name="add_ln52_26_reg_2613">128, 0, 128, 0</column>
<column name="add_ln52_27_reg_2618">58, 0, 58, 0</column>
<column name="add_ln52_28_reg_2623">58, 0, 58, 0</column>
<column name="add_ln52_2_reg_2568">128, 0, 128, 0</column>
<column name="add_ln52_32_reg_2628">128, 0, 128, 0</column>
<column name="add_ln52_35_reg_2518">128, 0, 128, 0</column>
<column name="add_ln52_36_reg_2633">128, 0, 128, 0</column>
<column name="add_ln52_37_reg_2638">58, 0, 58, 0</column>
<column name="add_ln52_38_reg_2643">58, 0, 58, 0</column>
<column name="add_ln52_45_reg_2528">128, 0, 128, 0</column>
<column name="add_ln52_55_reg_2538">128, 0, 128, 0</column>
<column name="add_ln52_5_reg_2488">128, 0, 128, 0</column>
<column name="add_ln52_65_reg_2548">128, 0, 128, 0</column>
<column name="add_ln52_6_reg_2573">128, 0, 128, 0</column>
<column name="add_ln52_75_reg_2558">128, 0, 128, 0</column>
<column name="add_ln52_7_reg_2578">58, 0, 58, 0</column>
<column name="add_ln52_8_reg_2583">58, 0, 58, 0</column>
<column name="add_ln70_8_reg_2648">58, 0, 58, 0</column>
<column name="add_ln71_1_reg_2659">58, 0, 58, 0</column>
<column name="add_ln72_1_reg_2665">58, 0, 58, 0</column>
<column name="ap_CS_fsm">57, 0, 57, 0</column>
<column name="grp_test_Pipeline_ARRAY_1_READ_fu_224_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_test_Pipeline_ARRAY_2_READ_fu_240_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_test_Pipeline_ARRAY_WRITE_fu_279_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_test_Pipeline_VITIS_LOOP_60_5_fu_256_ap_start_reg">1, 0, 1, 0</column>
<column name="mem_addr_1_read_1_reg_2156">64, 0, 64, 0</column>
<column name="mem_addr_1_read_2_reg_2162">64, 0, 64, 0</column>
<column name="mem_addr_1_read_3_reg_2168">64, 0, 64, 0</column>
<column name="mem_addr_1_read_4_reg_2174">64, 0, 64, 0</column>
<column name="mem_addr_1_read_5_reg_2180">64, 0, 64, 0</column>
<column name="mem_addr_1_read_6_reg_2186">64, 0, 64, 0</column>
<column name="mem_addr_1_read_7_reg_2192">64, 0, 64, 0</column>
<column name="mem_addr_1_read_8_reg_2198">64, 0, 64, 0</column>
<column name="mem_addr_1_read_reg_2146">64, 0, 64, 0</column>
<column name="mem_addr_1_reg_2086">64, 0, 64, 0</column>
<column name="mem_addr_read_1_reg_2208">64, 0, 64, 0</column>
<column name="mem_addr_read_2_reg_2213">64, 0, 64, 0</column>
<column name="mem_addr_read_3_reg_2218">64, 0, 64, 0</column>
<column name="mem_addr_read_4_reg_2223">64, 0, 64, 0</column>
<column name="mem_addr_read_5_reg_2228">64, 0, 64, 0</column>
<column name="mem_addr_read_6_reg_2233">64, 0, 64, 0</column>
<column name="mem_addr_read_7_reg_2238">64, 0, 64, 0</column>
<column name="mem_addr_read_8_reg_2243">64, 0, 64, 0</column>
<column name="mem_addr_read_reg_2203">64, 0, 64, 0</column>
<column name="mem_addr_reg_2080">64, 0, 64, 0</column>
<column name="mul_ln50_12_reg_2328">128, 0, 128, 0</column>
<column name="mul_ln50_13_reg_2338">128, 0, 128, 0</column>
<column name="mul_ln50_16_reg_2368">128, 0, 128, 0</column>
<column name="mul_ln50_17_reg_2373">128, 0, 128, 0</column>
<column name="mul_ln50_18_reg_2378">128, 0, 128, 0</column>
<column name="mul_ln50_19_reg_2388">128, 0, 128, 0</column>
<column name="mul_ln50_1_reg_2258">128, 0, 128, 0</column>
<column name="mul_ln50_20_reg_2393">128, 0, 128, 0</column>
<column name="mul_ln50_21_reg_2398">128, 0, 128, 0</column>
<column name="mul_ln50_22_reg_2408">128, 0, 128, 0</column>
<column name="mul_ln50_23_reg_2413">128, 0, 128, 0</column>
<column name="mul_ln50_24_reg_2428">128, 0, 128, 0</column>
<column name="mul_ln50_25_reg_2433">128, 0, 128, 0</column>
<column name="mul_ln50_2_reg_2263">128, 0, 128, 0</column>
<column name="mul_ln50_32_reg_2473">128, 0, 128, 0</column>
<column name="mul_ln50_33_reg_2478">128, 0, 128, 0</column>
<column name="mul_ln50_35_reg_2483">128, 0, 128, 0</column>
<column name="mul_ln50_4_reg_2278">128, 0, 128, 0</column>
<column name="mul_ln50_5_reg_2283">128, 0, 128, 0</column>
<column name="mul_ln50_6_reg_2293">128, 0, 128, 0</column>
<column name="mul_ln50_7_reg_2303">128, 0, 128, 0</column>
<column name="mul_ln50_8_reg_2308">128, 0, 128, 0</column>
<column name="mul_ln50_reg_2248">128, 0, 128, 0</column>
<column name="mul_ln52_10_reg_2323">128, 0, 128, 0</column>
<column name="mul_ln52_11_reg_2333">128, 0, 128, 0</column>
<column name="mul_ln52_12_reg_2343">128, 0, 128, 0</column>
<column name="mul_ln52_16_reg_2348">128, 0, 128, 0</column>
<column name="mul_ln52_17_reg_2353">128, 0, 128, 0</column>
<column name="mul_ln52_18_reg_2358">128, 0, 128, 0</column>
<column name="mul_ln52_19_reg_2363">128, 0, 128, 0</column>
<column name="mul_ln52_1_reg_2253">128, 0, 128, 0</column>
<column name="mul_ln52_20_reg_2383">128, 0, 128, 0</column>
<column name="mul_ln52_21_reg_2403">128, 0, 128, 0</column>
<column name="mul_ln52_22_reg_2418">128, 0, 128, 0</column>
<column name="mul_ln52_23_reg_2423">128, 0, 128, 0</column>
<column name="mul_ln52_29_reg_2438">128, 0, 128, 0</column>
<column name="mul_ln52_2_reg_2268">128, 0, 128, 0</column>
<column name="mul_ln52_30_reg_2443">128, 0, 128, 0</column>
<column name="mul_ln52_31_reg_2448">128, 0, 128, 0</column>
<column name="mul_ln52_32_reg_2453">128, 0, 128, 0</column>
<column name="mul_ln52_33_reg_2458">128, 0, 128, 0</column>
<column name="mul_ln52_34_reg_2463">128, 0, 128, 0</column>
<column name="mul_ln52_35_reg_2468">128, 0, 128, 0</column>
<column name="mul_ln52_4_reg_2273">128, 0, 128, 0</column>
<column name="mul_ln52_5_reg_2288">128, 0, 128, 0</column>
<column name="mul_ln52_6_reg_2298">128, 0, 128, 0</column>
<column name="mul_ln52_8_reg_2313">128, 0, 128, 0</column>
<column name="mul_ln52_9_reg_2318">128, 0, 128, 0</column>
<column name="out1_w_1_reg_2716">58, 0, 58, 0</column>
<column name="out1_w_2_reg_2721">59, 0, 59, 0</column>
<column name="out1_w_3_reg_2670">58, 0, 58, 0</column>
<column name="out1_w_4_reg_2691">58, 0, 58, 0</column>
<column name="out1_w_5_reg_2696">58, 0, 58, 0</column>
<column name="out1_w_6_reg_2701">58, 0, 58, 0</column>
<column name="out1_w_7_reg_2706">58, 0, 58, 0</column>
<column name="out1_w_8_reg_2711">57, 0, 57, 0</column>
<column name="out1_w_reg_2680">58, 0, 58, 0</column>
<column name="trunc_ln22_1_reg_2062">61, 0, 61, 0</column>
<column name="trunc_ln29_1_reg_2068">61, 0, 61, 0</column>
<column name="trunc_ln52_11_reg_2513">58, 0, 58, 0</column>
<column name="trunc_ln52_15_reg_2523">58, 0, 58, 0</column>
<column name="trunc_ln52_19_reg_2533">58, 0, 58, 0</column>
<column name="trunc_ln52_23_reg_2543">58, 0, 58, 0</column>
<column name="trunc_ln52_27_reg_2553">58, 0, 58, 0</column>
<column name="trunc_ln52_31_reg_2563">58, 0, 58, 0</column>
<column name="trunc_ln52_3_reg_2493">58, 0, 58, 0</column>
<column name="trunc_ln52_7_reg_2503">58, 0, 58, 0</column>
<column name="trunc_ln6_reg_2675">58, 0, 58, 0</column>
<column name="trunc_ln70_4_reg_2654">70, 0, 70, 0</column>
<column name="trunc_ln71_1_reg_2685">14, 0, 14, 0</column>
<column name="trunc_ln82_1_reg_2074">61, 0, 61, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, test, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, test, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, test, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
