// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "01/08/2025 10:04:38"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ULA (
	A,
	B,
	ALUControl,
	clock,
	Result,
	Zero,
	Overflow,
	SLT_out);
input 	[15:0] A;
input 	[15:0] B;
input 	[2:0] ALUControl;
input 	clock;
output 	[15:0] Result;
output 	Zero;
output 	Overflow;
output 	SLT_out;

// Design Ports Information
// Result[0]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[1]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[2]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[3]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[4]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[5]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[6]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[7]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[8]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[9]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[10]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[11]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[12]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[13]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[14]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Result[15]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Zero	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Overflow	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SLT_out	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ALUControl[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ALUControl[0]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[0]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[0]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ALUControl[2]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[1]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[1]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[2]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[2]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[3]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[3]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[4]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[4]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[5]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[6]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[6]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[7]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[7]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[8]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[8]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[9]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[9]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[10]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[10]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[11]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[11]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[12]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[12]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[13]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[13]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[14]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[14]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[15]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[15]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ULA_v.sdo");
// synopsys translate_on

wire \Mux14~0_combout ;
wire \Mux10~0_combout ;
wire \arith_unit|adder_bits[5].adder|C_out~0_combout ;
wire \Mux8~0_combout ;
wire \arith_unit|adder_bits[7].adder|C_out~0_combout ;
wire \Mux6~0_combout ;
wire \arith_unit|adder_bits[11].adder|C_out~0_combout ;
wire \arith_unit|adder_bits[13].adder|C_out~0_combout ;
wire \Mux0~0_combout ;
wire \Equal2~1_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \Mux15~0_combout ;
wire \Result[0]~reg0_regout ;
wire \Mux14~1_combout ;
wire \Mux14~2_combout ;
wire \Result[1]~reg0_regout ;
wire \Equal0~0_combout ;
wire \arith_unit|adder_bits[1].adder|C_out~0_combout ;
wire \arith_unit|adder_bits[1].adder|C_out~1_combout ;
wire \Mux13~0_combout ;
wire \Mux13~1_combout ;
wire \Result[2]~reg0_regout ;
wire \Mux12~0_combout ;
wire \Mux12~1_combout ;
wire \Result[3]~reg0_regout ;
wire \arith_unit|adder_bits[2].adder|C_out~0_combout ;
wire \arith_unit|adder_bits[3].adder|C_out~0_combout ;
wire \Mux11~0_combout ;
wire \Mux11~1_combout ;
wire \Result[4]~reg0_regout ;
wire \arith_unit|adder_bits[4].adder|C_out~0_combout ;
wire \Mux10~1_combout ;
wire \Result[5]~reg0_regout ;
wire \Mux9~0_combout ;
wire \Mux9~1_combout ;
wire \Result[6]~reg0_regout ;
wire \arith_unit|adder_bits[6].adder|C_out~0_combout ;
wire \Mux8~1_combout ;
wire \Result[7]~reg0_regout ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \Result[8]~reg0_regout ;
wire \arith_unit|adder_bits[8].adder|C_out~0_combout ;
wire \Mux6~1_combout ;
wire \Result[9]~reg0_regout ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \Result[10]~reg0_regout ;
wire \Mux4~0_combout ;
wire \arith_unit|adder_bits[9].adder|C_out~0_combout ;
wire \arith_unit|adder_bits[10].adder|C_out~0_combout ;
wire \Mux4~1_combout ;
wire \Result[11]~reg0_regout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \Result[12]~reg0_regout ;
wire \arith_unit|adder_bits[12].adder|C_out~0_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \Result[13]~reg0_regout ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \Result[14]~reg0_regout ;
wire \arith_unit|adder_bits[14].adder|C_out~0_combout ;
wire \arith_unit|Overflow~2_combout ;
wire \Mux0~1_combout ;
wire \Result[15]~reg0_regout ;
wire \Equal2~0_combout ;
wire \Equal2~3_combout ;
wire \Equal2~2_combout ;
wire \Equal2~4_combout ;
wire \Zero~reg0_regout ;
wire \arith_unit|Overflow~combout ;
wire \Overflow~reg0_regout ;
wire \arith_unit|SLT_out~0_combout ;
wire \arith_unit|SLT_out~1_combout ;
wire \SLT_out~reg0_regout ;
wire [15:0] \B~combout ;
wire [2:0] \ALUControl~combout ;
wire [15:0] \A~combout ;


// Location: LCCOMB_X1_Y17_N10
cycloneii_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\B~combout [0] & (\A~combout [0] $ (\Equal0~0_combout )))

	.dataa(vcc),
	.datab(\A~combout [0]),
	.datac(\Equal0~0_combout ),
	.datad(\B~combout [0]),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'h3C00;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N30
cycloneii_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\ALUControl~combout [1] & ((\B~combout [5] & ((\ALUControl~combout [0]) # (\A~combout [5]))) # (!\B~combout [5] & (\ALUControl~combout [0] & \A~combout [5])))) # (!\ALUControl~combout [1] & (\B~combout [5] $ (((\A~combout [5])))))

	.dataa(\ALUControl~combout [1]),
	.datab(\B~combout [5]),
	.datac(\ALUControl~combout [0]),
	.datad(\A~combout [5]),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hB9C4;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N0
cycloneii_lcell_comb \arith_unit|adder_bits[5].adder|C_out~0 (
// Equation(s):
// \arith_unit|adder_bits[5].adder|C_out~0_combout  = (\A~combout [5] & ((\arith_unit|adder_bits[4].adder|C_out~0_combout ) # (\B~combout [5] $ (\Equal0~0_combout )))) # (!\A~combout [5] & (\arith_unit|adder_bits[4].adder|C_out~0_combout  & (\B~combout [5] $ 
// (\Equal0~0_combout ))))

	.dataa(\A~combout [5]),
	.datab(\B~combout [5]),
	.datac(\arith_unit|adder_bits[4].adder|C_out~0_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\arith_unit|adder_bits[5].adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \arith_unit|adder_bits[5].adder|C_out~0 .lut_mask = 16'hB2E8;
defparam \arith_unit|adder_bits[5].adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N8
cycloneii_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\B~combout [7] & ((\ALUControl~combout [1] & ((\A~combout [7]) # (\ALUControl~combout [0]))) # (!\ALUControl~combout [1] & (!\A~combout [7])))) # (!\B~combout [7] & (\A~combout [7] & ((\ALUControl~combout [0]) # (!\ALUControl~combout 
// [1]))))

	.dataa(\B~combout [7]),
	.datab(\ALUControl~combout [1]),
	.datac(\A~combout [7]),
	.datad(\ALUControl~combout [0]),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hDA92;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N26
cycloneii_lcell_comb \arith_unit|adder_bits[7].adder|C_out~0 (
// Equation(s):
// \arith_unit|adder_bits[7].adder|C_out~0_combout  = (\A~combout [7] & ((\arith_unit|adder_bits[6].adder|C_out~0_combout ) # (\B~combout [7] $ (\Equal0~0_combout )))) # (!\A~combout [7] & (\arith_unit|adder_bits[6].adder|C_out~0_combout  & (\B~combout [7] $ 
// (\Equal0~0_combout ))))

	.dataa(\B~combout [7]),
	.datab(\Equal0~0_combout ),
	.datac(\A~combout [7]),
	.datad(\arith_unit|adder_bits[6].adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\arith_unit|adder_bits[7].adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \arith_unit|adder_bits[7].adder|C_out~0 .lut_mask = 16'hF660;
defparam \arith_unit|adder_bits[7].adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N20
cycloneii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\B~combout [9] & ((\ALUControl~combout [1] & ((\A~combout [9]) # (\ALUControl~combout [0]))) # (!\ALUControl~combout [1] & (!\A~combout [9])))) # (!\B~combout [9] & (\A~combout [9] & ((\ALUControl~combout [0]) # (!\ALUControl~combout 
// [1]))))

	.dataa(\B~combout [9]),
	.datab(\ALUControl~combout [1]),
	.datac(\A~combout [9]),
	.datad(\ALUControl~combout [0]),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hDA92;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N16
cycloneii_lcell_comb \arith_unit|adder_bits[11].adder|C_out~0 (
// Equation(s):
// \arith_unit|adder_bits[11].adder|C_out~0_combout  = (\A~combout [11] & ((\arith_unit|adder_bits[10].adder|C_out~0_combout ) # (\B~combout [11] $ (\Equal0~0_combout )))) # (!\A~combout [11] & (\arith_unit|adder_bits[10].adder|C_out~0_combout  & (\B~combout 
// [11] $ (\Equal0~0_combout ))))

	.dataa(\B~combout [11]),
	.datab(\A~combout [11]),
	.datac(\Equal0~0_combout ),
	.datad(\arith_unit|adder_bits[10].adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\arith_unit|adder_bits[11].adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \arith_unit|adder_bits[11].adder|C_out~0 .lut_mask = 16'hDE48;
defparam \arith_unit|adder_bits[11].adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N22
cycloneii_lcell_comb \arith_unit|adder_bits[13].adder|C_out~0 (
// Equation(s):
// \arith_unit|adder_bits[13].adder|C_out~0_combout  = (\A~combout [13] & ((\arith_unit|adder_bits[12].adder|C_out~0_combout ) # (\B~combout [13] $ (\Equal0~0_combout )))) # (!\A~combout [13] & (\arith_unit|adder_bits[12].adder|C_out~0_combout  & (\B~combout 
// [13] $ (\Equal0~0_combout ))))

	.dataa(\B~combout [13]),
	.datab(\A~combout [13]),
	.datac(\Equal0~0_combout ),
	.datad(\arith_unit|adder_bits[12].adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\arith_unit|adder_bits[13].adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \arith_unit|adder_bits[13].adder|C_out~0 .lut_mask = 16'hDE48;
defparam \arith_unit|adder_bits[13].adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N20
cycloneii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\ALUControl~combout [1] & ((\A~combout [15] & ((\ALUControl~combout [0]) # (\B~combout [15]))) # (!\A~combout [15] & (\ALUControl~combout [0] & \B~combout [15]))))

	.dataa(\A~combout [15]),
	.datab(\ALUControl~combout [1]),
	.datac(\ALUControl~combout [0]),
	.datad(\B~combout [15]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hC880;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N16
cycloneii_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (!\Result[5]~reg0_regout  & (!\Result[4]~reg0_regout  & (!\Result[6]~reg0_regout  & !\Result[7]~reg0_regout )))

	.dataa(\Result[5]~reg0_regout ),
	.datab(\Result[4]~reg0_regout ),
	.datac(\Result[6]~reg0_regout ),
	.datad(\Result[7]~reg0_regout ),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h0001;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[5]));
// synopsys translate_off
defparam \A[5]~I .input_async_reset = "none";
defparam \A[5]~I .input_power_up = "low";
defparam \A[5]~I .input_register_mode = "none";
defparam \A[5]~I .input_sync_reset = "none";
defparam \A[5]~I .oe_async_reset = "none";
defparam \A[5]~I .oe_power_up = "low";
defparam \A[5]~I .oe_register_mode = "none";
defparam \A[5]~I .oe_sync_reset = "none";
defparam \A[5]~I .operation_mode = "input";
defparam \A[5]~I .output_async_reset = "none";
defparam \A[5]~I .output_power_up = "low";
defparam \A[5]~I .output_register_mode = "none";
defparam \A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[5]));
// synopsys translate_off
defparam \B[5]~I .input_async_reset = "none";
defparam \B[5]~I .input_power_up = "low";
defparam \B[5]~I .input_register_mode = "none";
defparam \B[5]~I .input_sync_reset = "none";
defparam \B[5]~I .oe_async_reset = "none";
defparam \B[5]~I .oe_power_up = "low";
defparam \B[5]~I .oe_register_mode = "none";
defparam \B[5]~I .oe_sync_reset = "none";
defparam \B[5]~I .operation_mode = "input";
defparam \B[5]~I .output_async_reset = "none";
defparam \B[5]~I .output_power_up = "low";
defparam \B[5]~I .output_register_mode = "none";
defparam \B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[7]));
// synopsys translate_off
defparam \A[7]~I .input_async_reset = "none";
defparam \A[7]~I .input_power_up = "low";
defparam \A[7]~I .input_register_mode = "none";
defparam \A[7]~I .input_sync_reset = "none";
defparam \A[7]~I .oe_async_reset = "none";
defparam \A[7]~I .oe_power_up = "low";
defparam \A[7]~I .oe_register_mode = "none";
defparam \A[7]~I .oe_sync_reset = "none";
defparam \A[7]~I .operation_mode = "input";
defparam \A[7]~I .output_async_reset = "none";
defparam \A[7]~I .output_power_up = "low";
defparam \A[7]~I .output_register_mode = "none";
defparam \A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[7]));
// synopsys translate_off
defparam \B[7]~I .input_async_reset = "none";
defparam \B[7]~I .input_power_up = "low";
defparam \B[7]~I .input_register_mode = "none";
defparam \B[7]~I .input_sync_reset = "none";
defparam \B[7]~I .oe_async_reset = "none";
defparam \B[7]~I .oe_power_up = "low";
defparam \B[7]~I .oe_register_mode = "none";
defparam \B[7]~I .oe_sync_reset = "none";
defparam \B[7]~I .operation_mode = "input";
defparam \B[7]~I .output_async_reset = "none";
defparam \B[7]~I .output_power_up = "low";
defparam \B[7]~I .output_register_mode = "none";
defparam \B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[9]));
// synopsys translate_off
defparam \B[9]~I .input_async_reset = "none";
defparam \B[9]~I .input_power_up = "low";
defparam \B[9]~I .input_register_mode = "none";
defparam \B[9]~I .input_sync_reset = "none";
defparam \B[9]~I .oe_async_reset = "none";
defparam \B[9]~I .oe_power_up = "low";
defparam \B[9]~I .oe_register_mode = "none";
defparam \B[9]~I .oe_sync_reset = "none";
defparam \B[9]~I .operation_mode = "input";
defparam \B[9]~I .output_async_reset = "none";
defparam \B[9]~I .output_power_up = "low";
defparam \B[9]~I .output_register_mode = "none";
defparam \B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[11]));
// synopsys translate_off
defparam \B[11]~I .input_async_reset = "none";
defparam \B[11]~I .input_power_up = "low";
defparam \B[11]~I .input_register_mode = "none";
defparam \B[11]~I .input_sync_reset = "none";
defparam \B[11]~I .oe_async_reset = "none";
defparam \B[11]~I .oe_power_up = "low";
defparam \B[11]~I .oe_register_mode = "none";
defparam \B[11]~I .oe_sync_reset = "none";
defparam \B[11]~I .operation_mode = "input";
defparam \B[11]~I .output_async_reset = "none";
defparam \B[11]~I .output_power_up = "low";
defparam \B[11]~I .output_register_mode = "none";
defparam \B[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[13]));
// synopsys translate_off
defparam \B[13]~I .input_async_reset = "none";
defparam \B[13]~I .input_power_up = "low";
defparam \B[13]~I .input_register_mode = "none";
defparam \B[13]~I .input_sync_reset = "none";
defparam \B[13]~I .oe_async_reset = "none";
defparam \B[13]~I .oe_power_up = "low";
defparam \B[13]~I .oe_register_mode = "none";
defparam \B[13]~I .oe_sync_reset = "none";
defparam \B[13]~I .operation_mode = "input";
defparam \B[13]~I .output_async_reset = "none";
defparam \B[13]~I .output_power_up = "low";
defparam \B[13]~I .output_register_mode = "none";
defparam \B[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[15]));
// synopsys translate_off
defparam \A[15]~I .input_async_reset = "none";
defparam \A[15]~I .input_power_up = "low";
defparam \A[15]~I .input_register_mode = "none";
defparam \A[15]~I .input_sync_reset = "none";
defparam \A[15]~I .oe_async_reset = "none";
defparam \A[15]~I .oe_power_up = "low";
defparam \A[15]~I .oe_register_mode = "none";
defparam \A[15]~I .oe_sync_reset = "none";
defparam \A[15]~I .operation_mode = "input";
defparam \A[15]~I .output_async_reset = "none";
defparam \A[15]~I .output_power_up = "low";
defparam \A[15]~I .output_register_mode = "none";
defparam \A[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ALUControl[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ALUControl~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUControl[1]));
// synopsys translate_off
defparam \ALUControl[1]~I .input_async_reset = "none";
defparam \ALUControl[1]~I .input_power_up = "low";
defparam \ALUControl[1]~I .input_register_mode = "none";
defparam \ALUControl[1]~I .input_sync_reset = "none";
defparam \ALUControl[1]~I .oe_async_reset = "none";
defparam \ALUControl[1]~I .oe_power_up = "low";
defparam \ALUControl[1]~I .oe_register_mode = "none";
defparam \ALUControl[1]~I .oe_sync_reset = "none";
defparam \ALUControl[1]~I .operation_mode = "input";
defparam \ALUControl[1]~I .output_async_reset = "none";
defparam \ALUControl[1]~I .output_power_up = "low";
defparam \ALUControl[1]~I .output_register_mode = "none";
defparam \ALUControl[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[0]));
// synopsys translate_off
defparam \B[0]~I .input_async_reset = "none";
defparam \B[0]~I .input_power_up = "low";
defparam \B[0]~I .input_register_mode = "none";
defparam \B[0]~I .input_sync_reset = "none";
defparam \B[0]~I .oe_async_reset = "none";
defparam \B[0]~I .oe_power_up = "low";
defparam \B[0]~I .oe_register_mode = "none";
defparam \B[0]~I .oe_sync_reset = "none";
defparam \B[0]~I .operation_mode = "input";
defparam \B[0]~I .output_async_reset = "none";
defparam \B[0]~I .output_power_up = "low";
defparam \B[0]~I .output_register_mode = "none";
defparam \B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ALUControl[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ALUControl~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUControl[0]));
// synopsys translate_off
defparam \ALUControl[0]~I .input_async_reset = "none";
defparam \ALUControl[0]~I .input_power_up = "low";
defparam \ALUControl[0]~I .input_register_mode = "none";
defparam \ALUControl[0]~I .input_sync_reset = "none";
defparam \ALUControl[0]~I .oe_async_reset = "none";
defparam \ALUControl[0]~I .oe_power_up = "low";
defparam \ALUControl[0]~I .oe_register_mode = "none";
defparam \ALUControl[0]~I .oe_sync_reset = "none";
defparam \ALUControl[0]~I .operation_mode = "input";
defparam \ALUControl[0]~I .output_async_reset = "none";
defparam \ALUControl[0]~I .output_power_up = "low";
defparam \ALUControl[0]~I .output_register_mode = "none";
defparam \ALUControl[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N0
cycloneii_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\A~combout [0] & ((\ALUControl~combout [1] & ((\B~combout [0]) # (\ALUControl~combout [0]))) # (!\ALUControl~combout [1] & (!\B~combout [0])))) # (!\A~combout [0] & (\B~combout [0] & ((\ALUControl~combout [0]) # (!\ALUControl~combout 
// [1]))))

	.dataa(\A~combout [0]),
	.datab(\ALUControl~combout [1]),
	.datac(\B~combout [0]),
	.datad(\ALUControl~combout [0]),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hDA92;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ALUControl[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ALUControl~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUControl[2]));
// synopsys translate_off
defparam \ALUControl[2]~I .input_async_reset = "none";
defparam \ALUControl[2]~I .input_power_up = "low";
defparam \ALUControl[2]~I .input_register_mode = "none";
defparam \ALUControl[2]~I .input_sync_reset = "none";
defparam \ALUControl[2]~I .oe_async_reset = "none";
defparam \ALUControl[2]~I .oe_power_up = "low";
defparam \ALUControl[2]~I .oe_register_mode = "none";
defparam \ALUControl[2]~I .oe_sync_reset = "none";
defparam \ALUControl[2]~I .operation_mode = "input";
defparam \ALUControl[2]~I .output_async_reset = "none";
defparam \ALUControl[2]~I .output_power_up = "low";
defparam \ALUControl[2]~I .output_register_mode = "none";
defparam \ALUControl[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y18_N25
cycloneii_lcell_ff \Result[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux15~0_combout ),
	.aclr(gnd),
	.sclr(\ALUControl~combout [2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[0]~reg0_regout ));

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[1]));
// synopsys translate_off
defparam \A[1]~I .input_async_reset = "none";
defparam \A[1]~I .input_power_up = "low";
defparam \A[1]~I .input_register_mode = "none";
defparam \A[1]~I .input_sync_reset = "none";
defparam \A[1]~I .oe_async_reset = "none";
defparam \A[1]~I .oe_power_up = "low";
defparam \A[1]~I .oe_register_mode = "none";
defparam \A[1]~I .oe_sync_reset = "none";
defparam \A[1]~I .operation_mode = "input";
defparam \A[1]~I .output_async_reset = "none";
defparam \A[1]~I .output_power_up = "low";
defparam \A[1]~I .output_register_mode = "none";
defparam \A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[1]));
// synopsys translate_off
defparam \B[1]~I .input_async_reset = "none";
defparam \B[1]~I .input_power_up = "low";
defparam \B[1]~I .input_register_mode = "none";
defparam \B[1]~I .input_sync_reset = "none";
defparam \B[1]~I .oe_async_reset = "none";
defparam \B[1]~I .oe_power_up = "low";
defparam \B[1]~I .oe_register_mode = "none";
defparam \B[1]~I .oe_sync_reset = "none";
defparam \B[1]~I .operation_mode = "input";
defparam \B[1]~I .output_async_reset = "none";
defparam \B[1]~I .output_power_up = "low";
defparam \B[1]~I .output_register_mode = "none";
defparam \B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N24
cycloneii_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = \B~combout [1] $ (((\Mux14~0_combout  & !\ALUControl~combout [1])))

	.dataa(\Mux14~0_combout ),
	.datab(\B~combout [1]),
	.datac(vcc),
	.datad(\ALUControl~combout [1]),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'hCC66;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N4
cycloneii_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = (\A~combout [1] & ((\ALUControl~combout [1] & ((\ALUControl~combout [0]) # (\Mux14~1_combout ))) # (!\ALUControl~combout [1] & ((!\Mux14~1_combout ))))) # (!\A~combout [1] & (\Mux14~1_combout  & ((\ALUControl~combout [0]) # 
// (!\ALUControl~combout [1]))))

	.dataa(\ALUControl~combout [0]),
	.datab(\A~combout [1]),
	.datac(\ALUControl~combout [1]),
	.datad(\Mux14~1_combout ),
	.cin(gnd),
	.combout(\Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~2 .lut_mask = 16'hE38C;
defparam \Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N5
cycloneii_lcell_ff \Result[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Mux14~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ALUControl~combout [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[1]~reg0_regout ));

// Location: LCCOMB_X1_Y18_N24
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\ALUControl~combout [0] & (!\ALUControl~combout [2] & !\ALUControl~combout [1]))

	.dataa(\ALUControl~combout [0]),
	.datab(\ALUControl~combout [2]),
	.datac(vcc),
	.datad(\ALUControl~combout [1]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0022;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[0]));
// synopsys translate_off
defparam \A[0]~I .input_async_reset = "none";
defparam \A[0]~I .input_power_up = "low";
defparam \A[0]~I .input_register_mode = "none";
defparam \A[0]~I .input_sync_reset = "none";
defparam \A[0]~I .oe_async_reset = "none";
defparam \A[0]~I .oe_power_up = "low";
defparam \A[0]~I .oe_register_mode = "none";
defparam \A[0]~I .oe_sync_reset = "none";
defparam \A[0]~I .operation_mode = "input";
defparam \A[0]~I .output_async_reset = "none";
defparam \A[0]~I .output_power_up = "low";
defparam \A[0]~I .output_register_mode = "none";
defparam \A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N2
cycloneii_lcell_comb \arith_unit|adder_bits[1].adder|C_out~0 (
// Equation(s):
// \arith_unit|adder_bits[1].adder|C_out~0_combout  = (\B~combout [0] & (\A~combout [0] $ (\Equal0~0_combout )))

	.dataa(vcc),
	.datab(\A~combout [0]),
	.datac(\Equal0~0_combout ),
	.datad(\B~combout [0]),
	.cin(gnd),
	.combout(\arith_unit|adder_bits[1].adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \arith_unit|adder_bits[1].adder|C_out~0 .lut_mask = 16'h3C00;
defparam \arith_unit|adder_bits[1].adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N0
cycloneii_lcell_comb \arith_unit|adder_bits[1].adder|C_out~1 (
// Equation(s):
// \arith_unit|adder_bits[1].adder|C_out~1_combout  = (\B~combout [1] & ((\arith_unit|adder_bits[1].adder|C_out~0_combout  & ((!\Equal0~0_combout ))) # (!\arith_unit|adder_bits[1].adder|C_out~0_combout  & (\A~combout [1])))) # (!\B~combout [1] & 
// ((\arith_unit|adder_bits[1].adder|C_out~0_combout  & (\A~combout [1])) # (!\arith_unit|adder_bits[1].adder|C_out~0_combout  & ((\Equal0~0_combout )))))

	.dataa(\A~combout [1]),
	.datab(\B~combout [1]),
	.datac(\Equal0~0_combout ),
	.datad(\arith_unit|adder_bits[1].adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\arith_unit|adder_bits[1].adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \arith_unit|adder_bits[1].adder|C_out~1 .lut_mask = 16'h2EB8;
defparam \arith_unit|adder_bits[1].adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[2]));
// synopsys translate_off
defparam \B[2]~I .input_async_reset = "none";
defparam \B[2]~I .input_power_up = "low";
defparam \B[2]~I .input_register_mode = "none";
defparam \B[2]~I .input_sync_reset = "none";
defparam \B[2]~I .oe_async_reset = "none";
defparam \B[2]~I .oe_power_up = "low";
defparam \B[2]~I .oe_register_mode = "none";
defparam \B[2]~I .oe_sync_reset = "none";
defparam \B[2]~I .operation_mode = "input";
defparam \B[2]~I .output_async_reset = "none";
defparam \B[2]~I .output_power_up = "low";
defparam \B[2]~I .output_register_mode = "none";
defparam \B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[2]));
// synopsys translate_off
defparam \A[2]~I .input_async_reset = "none";
defparam \A[2]~I .input_power_up = "low";
defparam \A[2]~I .input_register_mode = "none";
defparam \A[2]~I .input_sync_reset = "none";
defparam \A[2]~I .oe_async_reset = "none";
defparam \A[2]~I .oe_power_up = "low";
defparam \A[2]~I .oe_register_mode = "none";
defparam \A[2]~I .oe_sync_reset = "none";
defparam \A[2]~I .operation_mode = "input";
defparam \A[2]~I .output_async_reset = "none";
defparam \A[2]~I .output_power_up = "low";
defparam \A[2]~I .output_register_mode = "none";
defparam \A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N8
cycloneii_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\ALUControl~combout [1] & ((\B~combout [2] & ((\ALUControl~combout [0]) # (\A~combout [2]))) # (!\B~combout [2] & (\ALUControl~combout [0] & \A~combout [2])))) # (!\ALUControl~combout [1] & (\B~combout [2] $ (((\A~combout [2])))))

	.dataa(\ALUControl~combout [1]),
	.datab(\B~combout [2]),
	.datac(\ALUControl~combout [0]),
	.datad(\A~combout [2]),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hB9C4;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N6
cycloneii_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = \Mux13~0_combout  $ (((!\ALUControl~combout [1] & (\arith_unit|adder_bits[1].adder|C_out~1_combout  $ (\Equal0~0_combout )))))

	.dataa(\ALUControl~combout [1]),
	.datab(\arith_unit|adder_bits[1].adder|C_out~1_combout ),
	.datac(\Mux13~0_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'hE1B4;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y18_N15
cycloneii_lcell_ff \Result[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux13~1_combout ),
	.aclr(gnd),
	.sclr(\ALUControl~combout [2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[2]~reg0_regout ));

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[3]));
// synopsys translate_off
defparam \B[3]~I .input_async_reset = "none";
defparam \B[3]~I .input_power_up = "low";
defparam \B[3]~I .input_register_mode = "none";
defparam \B[3]~I .input_sync_reset = "none";
defparam \B[3]~I .oe_async_reset = "none";
defparam \B[3]~I .oe_power_up = "low";
defparam \B[3]~I .oe_register_mode = "none";
defparam \B[3]~I .oe_sync_reset = "none";
defparam \B[3]~I .operation_mode = "input";
defparam \B[3]~I .output_async_reset = "none";
defparam \B[3]~I .output_power_up = "low";
defparam \B[3]~I .output_register_mode = "none";
defparam \B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[3]));
// synopsys translate_off
defparam \A[3]~I .input_async_reset = "none";
defparam \A[3]~I .input_power_up = "low";
defparam \A[3]~I .input_register_mode = "none";
defparam \A[3]~I .input_sync_reset = "none";
defparam \A[3]~I .oe_async_reset = "none";
defparam \A[3]~I .oe_power_up = "low";
defparam \A[3]~I .oe_register_mode = "none";
defparam \A[3]~I .oe_sync_reset = "none";
defparam \A[3]~I .operation_mode = "input";
defparam \A[3]~I .output_async_reset = "none";
defparam \A[3]~I .output_power_up = "low";
defparam \A[3]~I .output_register_mode = "none";
defparam \A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N0
cycloneii_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\ALUControl~combout [1] & ((\B~combout [3] & ((\ALUControl~combout [0]) # (\A~combout [3]))) # (!\B~combout [3] & (\ALUControl~combout [0] & \A~combout [3])))) # (!\ALUControl~combout [1] & (\B~combout [3] $ (((\A~combout [3])))))

	.dataa(\ALUControl~combout [1]),
	.datab(\B~combout [3]),
	.datac(\ALUControl~combout [0]),
	.datad(\A~combout [3]),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hB9C4;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N18
cycloneii_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = \Mux12~0_combout  $ (((!\ALUControl~combout [1] & (\arith_unit|adder_bits[2].adder|C_out~0_combout  $ (\Equal0~0_combout )))))

	.dataa(\arith_unit|adder_bits[2].adder|C_out~0_combout ),
	.datab(\Mux12~0_combout ),
	.datac(\ALUControl~combout [1]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'hC9C6;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N19
cycloneii_lcell_ff \Result[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Mux12~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ALUControl~combout [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[3]~reg0_regout ));

// Location: LCCOMB_X1_Y18_N28
cycloneii_lcell_comb \arith_unit|adder_bits[2].adder|C_out~0 (
// Equation(s):
// \arith_unit|adder_bits[2].adder|C_out~0_combout  = (\arith_unit|adder_bits[1].adder|C_out~1_combout  & ((\A~combout [2]) # (\Equal0~0_combout  $ (\B~combout [2])))) # (!\arith_unit|adder_bits[1].adder|C_out~1_combout  & (\A~combout [2] & 
// (\Equal0~0_combout  $ (\B~combout [2]))))

	.dataa(\Equal0~0_combout ),
	.datab(\arith_unit|adder_bits[1].adder|C_out~1_combout ),
	.datac(\A~combout [2]),
	.datad(\B~combout [2]),
	.cin(gnd),
	.combout(\arith_unit|adder_bits[2].adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \arith_unit|adder_bits[2].adder|C_out~0 .lut_mask = 16'hD4E8;
defparam \arith_unit|adder_bits[2].adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N2
cycloneii_lcell_comb \arith_unit|adder_bits[3].adder|C_out~0 (
// Equation(s):
// \arith_unit|adder_bits[3].adder|C_out~0_combout  = (\arith_unit|adder_bits[2].adder|C_out~0_combout  & ((\A~combout [3]) # (\Equal0~0_combout  $ (\B~combout [3])))) # (!\arith_unit|adder_bits[2].adder|C_out~0_combout  & (\A~combout [3] & 
// (\Equal0~0_combout  $ (\B~combout [3]))))

	.dataa(\Equal0~0_combout ),
	.datab(\B~combout [3]),
	.datac(\arith_unit|adder_bits[2].adder|C_out~0_combout ),
	.datad(\A~combout [3]),
	.cin(gnd),
	.combout(\arith_unit|adder_bits[3].adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \arith_unit|adder_bits[3].adder|C_out~0 .lut_mask = 16'hF660;
defparam \arith_unit|adder_bits[3].adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[4]));
// synopsys translate_off
defparam \A[4]~I .input_async_reset = "none";
defparam \A[4]~I .input_power_up = "low";
defparam \A[4]~I .input_register_mode = "none";
defparam \A[4]~I .input_sync_reset = "none";
defparam \A[4]~I .oe_async_reset = "none";
defparam \A[4]~I .oe_power_up = "low";
defparam \A[4]~I .oe_register_mode = "none";
defparam \A[4]~I .oe_sync_reset = "none";
defparam \A[4]~I .operation_mode = "input";
defparam \A[4]~I .output_async_reset = "none";
defparam \A[4]~I .output_power_up = "low";
defparam \A[4]~I .output_register_mode = "none";
defparam \A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[4]));
// synopsys translate_off
defparam \B[4]~I .input_async_reset = "none";
defparam \B[4]~I .input_power_up = "low";
defparam \B[4]~I .input_register_mode = "none";
defparam \B[4]~I .input_sync_reset = "none";
defparam \B[4]~I .oe_async_reset = "none";
defparam \B[4]~I .oe_power_up = "low";
defparam \B[4]~I .oe_register_mode = "none";
defparam \B[4]~I .oe_sync_reset = "none";
defparam \B[4]~I .operation_mode = "input";
defparam \B[4]~I .output_async_reset = "none";
defparam \B[4]~I .output_power_up = "low";
defparam \B[4]~I .output_register_mode = "none";
defparam \B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N12
cycloneii_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\ALUControl~combout [1] & ((\A~combout [4] & ((\ALUControl~combout [0]) # (\B~combout [4]))) # (!\A~combout [4] & (\ALUControl~combout [0] & \B~combout [4])))) # (!\ALUControl~combout [1] & (\A~combout [4] $ (((\B~combout [4])))))

	.dataa(\ALUControl~combout [1]),
	.datab(\A~combout [4]),
	.datac(\ALUControl~combout [0]),
	.datad(\B~combout [4]),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hB9C4;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N8
cycloneii_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = \Mux11~0_combout  $ (((!\ALUControl~combout [1] & (\Equal0~0_combout  $ (\arith_unit|adder_bits[3].adder|C_out~0_combout )))))

	.dataa(\Equal0~0_combout ),
	.datab(\arith_unit|adder_bits[3].adder|C_out~0_combout ),
	.datac(\ALUControl~combout [1]),
	.datad(\Mux11~0_combout ),
	.cin(gnd),
	.combout(\Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = 16'hF906;
defparam \Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N9
cycloneii_lcell_ff \Result[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Mux11~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ALUControl~combout [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[4]~reg0_regout ));

// Location: LCCOMB_X2_Y18_N26
cycloneii_lcell_comb \arith_unit|adder_bits[4].adder|C_out~0 (
// Equation(s):
// \arith_unit|adder_bits[4].adder|C_out~0_combout  = (\A~combout [4] & ((\arith_unit|adder_bits[3].adder|C_out~0_combout ) # (\Equal0~0_combout  $ (\B~combout [4])))) # (!\A~combout [4] & (\arith_unit|adder_bits[3].adder|C_out~0_combout  & 
// (\Equal0~0_combout  $ (\B~combout [4]))))

	.dataa(\Equal0~0_combout ),
	.datab(\A~combout [4]),
	.datac(\B~combout [4]),
	.datad(\arith_unit|adder_bits[3].adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\arith_unit|adder_bits[4].adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \arith_unit|adder_bits[4].adder|C_out~0 .lut_mask = 16'hDE48;
defparam \arith_unit|adder_bits[4].adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N6
cycloneii_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = \Mux10~0_combout  $ (((!\ALUControl~combout [1] & (\arith_unit|adder_bits[4].adder|C_out~0_combout  $ (\Equal0~0_combout )))))

	.dataa(\Mux10~0_combout ),
	.datab(\arith_unit|adder_bits[4].adder|C_out~0_combout ),
	.datac(\ALUControl~combout [1]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'hA9A6;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N7
cycloneii_lcell_ff \Result[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Mux10~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ALUControl~combout [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[5]~reg0_regout ));

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[6]));
// synopsys translate_off
defparam \A[6]~I .input_async_reset = "none";
defparam \A[6]~I .input_power_up = "low";
defparam \A[6]~I .input_register_mode = "none";
defparam \A[6]~I .input_sync_reset = "none";
defparam \A[6]~I .oe_async_reset = "none";
defparam \A[6]~I .oe_power_up = "low";
defparam \A[6]~I .oe_register_mode = "none";
defparam \A[6]~I .oe_sync_reset = "none";
defparam \A[6]~I .operation_mode = "input";
defparam \A[6]~I .output_async_reset = "none";
defparam \A[6]~I .output_power_up = "low";
defparam \A[6]~I .output_register_mode = "none";
defparam \A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[6]));
// synopsys translate_off
defparam \B[6]~I .input_async_reset = "none";
defparam \B[6]~I .input_power_up = "low";
defparam \B[6]~I .input_register_mode = "none";
defparam \B[6]~I .input_sync_reset = "none";
defparam \B[6]~I .oe_async_reset = "none";
defparam \B[6]~I .oe_power_up = "low";
defparam \B[6]~I .oe_register_mode = "none";
defparam \B[6]~I .oe_sync_reset = "none";
defparam \B[6]~I .operation_mode = "input";
defparam \B[6]~I .output_async_reset = "none";
defparam \B[6]~I .output_power_up = "low";
defparam \B[6]~I .output_register_mode = "none";
defparam \B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N22
cycloneii_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\A~combout [6] & ((\ALUControl~combout [1] & ((\ALUControl~combout [0]) # (\B~combout [6]))) # (!\ALUControl~combout [1] & ((!\B~combout [6]))))) # (!\A~combout [6] & (\B~combout [6] & ((\ALUControl~combout [0]) # (!\ALUControl~combout 
// [1]))))

	.dataa(\ALUControl~combout [0]),
	.datab(\A~combout [6]),
	.datac(\ALUControl~combout [1]),
	.datad(\B~combout [6]),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hE38C;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N4
cycloneii_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = \Mux9~0_combout  $ (((!\ALUControl~combout [1] & (\arith_unit|adder_bits[5].adder|C_out~0_combout  $ (\Equal0~0_combout )))))

	.dataa(\arith_unit|adder_bits[5].adder|C_out~0_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\ALUControl~combout [1]),
	.datad(\Mux9~0_combout ),
	.cin(gnd),
	.combout(\Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = 16'hF906;
defparam \Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y18_N17
cycloneii_lcell_ff \Result[6]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux9~1_combout ),
	.aclr(gnd),
	.sclr(\ALUControl~combout [2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[6]~reg0_regout ));

// Location: LCCOMB_X1_Y16_N6
cycloneii_lcell_comb \arith_unit|adder_bits[6].adder|C_out~0 (
// Equation(s):
// \arith_unit|adder_bits[6].adder|C_out~0_combout  = (\arith_unit|adder_bits[5].adder|C_out~0_combout  & ((\A~combout [6]) # (\B~combout [6] $ (\Equal0~0_combout )))) # (!\arith_unit|adder_bits[5].adder|C_out~0_combout  & (\A~combout [6] & (\B~combout [6] $ 
// (\Equal0~0_combout ))))

	.dataa(\arith_unit|adder_bits[5].adder|C_out~0_combout ),
	.datab(\B~combout [6]),
	.datac(\A~combout [6]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\arith_unit|adder_bits[6].adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \arith_unit|adder_bits[6].adder|C_out~0 .lut_mask = 16'hB2E8;
defparam \arith_unit|adder_bits[6].adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N28
cycloneii_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = \Mux8~0_combout  $ (((!\ALUControl~combout [1] & (\arith_unit|adder_bits[6].adder|C_out~0_combout  $ (\Equal0~0_combout )))))

	.dataa(\Mux8~0_combout ),
	.datab(\arith_unit|adder_bits[6].adder|C_out~0_combout ),
	.datac(\ALUControl~combout [1]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hA9A6;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N29
cycloneii_lcell_ff \Result[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Mux8~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ALUControl~combout [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[7]~reg0_regout ));

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[8]));
// synopsys translate_off
defparam \B[8]~I .input_async_reset = "none";
defparam \B[8]~I .input_power_up = "low";
defparam \B[8]~I .input_register_mode = "none";
defparam \B[8]~I .input_sync_reset = "none";
defparam \B[8]~I .oe_async_reset = "none";
defparam \B[8]~I .oe_power_up = "low";
defparam \B[8]~I .oe_register_mode = "none";
defparam \B[8]~I .oe_sync_reset = "none";
defparam \B[8]~I .operation_mode = "input";
defparam \B[8]~I .output_async_reset = "none";
defparam \B[8]~I .output_power_up = "low";
defparam \B[8]~I .output_register_mode = "none";
defparam \B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N28
cycloneii_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\A~combout [8] & ((\B~combout [8] & (\ALUControl~combout [1])) # (!\B~combout [8] & ((\ALUControl~combout [0]) # (!\ALUControl~combout [1]))))) # (!\A~combout [8] & (\B~combout [8] & ((\ALUControl~combout [0]) # (!\ALUControl~combout 
// [1]))))

	.dataa(\A~combout [8]),
	.datab(\B~combout [8]),
	.datac(\ALUControl~combout [1]),
	.datad(\ALUControl~combout [0]),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hE686;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N14
cycloneii_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = \Mux7~0_combout  $ (((!\ALUControl~combout [1] & (\arith_unit|adder_bits[7].adder|C_out~0_combout  $ (\Equal0~0_combout )))))

	.dataa(\arith_unit|adder_bits[7].adder|C_out~0_combout ),
	.datab(\Mux7~0_combout ),
	.datac(\ALUControl~combout [1]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hC9C6;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N15
cycloneii_lcell_ff \Result[8]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Mux7~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ALUControl~combout [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[8]~reg0_regout ));

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[8]));
// synopsys translate_off
defparam \A[8]~I .input_async_reset = "none";
defparam \A[8]~I .input_power_up = "low";
defparam \A[8]~I .input_register_mode = "none";
defparam \A[8]~I .input_sync_reset = "none";
defparam \A[8]~I .oe_async_reset = "none";
defparam \A[8]~I .oe_power_up = "low";
defparam \A[8]~I .oe_register_mode = "none";
defparam \A[8]~I .oe_sync_reset = "none";
defparam \A[8]~I .operation_mode = "input";
defparam \A[8]~I .output_async_reset = "none";
defparam \A[8]~I .output_power_up = "low";
defparam \A[8]~I .output_register_mode = "none";
defparam \A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N18
cycloneii_lcell_comb \arith_unit|adder_bits[8].adder|C_out~0 (
// Equation(s):
// \arith_unit|adder_bits[8].adder|C_out~0_combout  = (\arith_unit|adder_bits[7].adder|C_out~0_combout  & ((\A~combout [8]) # (\B~combout [8] $ (\Equal0~0_combout )))) # (!\arith_unit|adder_bits[7].adder|C_out~0_combout  & (\A~combout [8] & (\B~combout [8] $ 
// (\Equal0~0_combout ))))

	.dataa(\arith_unit|adder_bits[7].adder|C_out~0_combout ),
	.datab(\B~combout [8]),
	.datac(\A~combout [8]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\arith_unit|adder_bits[8].adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \arith_unit|adder_bits[8].adder|C_out~0 .lut_mask = 16'hB2E8;
defparam \arith_unit|adder_bits[8].adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N10
cycloneii_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = \Mux6~0_combout  $ (((!\ALUControl~combout [1] & (\arith_unit|adder_bits[8].adder|C_out~0_combout  $ (\Equal0~0_combout )))))

	.dataa(\Mux6~0_combout ),
	.datab(\arith_unit|adder_bits[8].adder|C_out~0_combout ),
	.datac(\ALUControl~combout [1]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hA9A6;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y18_N27
cycloneii_lcell_ff \Result[9]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux6~1_combout ),
	.aclr(gnd),
	.sclr(\ALUControl~combout [2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[9]~reg0_regout ));

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[10]));
// synopsys translate_off
defparam \A[10]~I .input_async_reset = "none";
defparam \A[10]~I .input_power_up = "low";
defparam \A[10]~I .input_register_mode = "none";
defparam \A[10]~I .input_sync_reset = "none";
defparam \A[10]~I .oe_async_reset = "none";
defparam \A[10]~I .oe_power_up = "low";
defparam \A[10]~I .oe_register_mode = "none";
defparam \A[10]~I .oe_sync_reset = "none";
defparam \A[10]~I .operation_mode = "input";
defparam \A[10]~I .output_async_reset = "none";
defparam \A[10]~I .output_power_up = "low";
defparam \A[10]~I .output_register_mode = "none";
defparam \A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[10]));
// synopsys translate_off
defparam \B[10]~I .input_async_reset = "none";
defparam \B[10]~I .input_power_up = "low";
defparam \B[10]~I .input_register_mode = "none";
defparam \B[10]~I .input_sync_reset = "none";
defparam \B[10]~I .oe_async_reset = "none";
defparam \B[10]~I .oe_power_up = "low";
defparam \B[10]~I .oe_register_mode = "none";
defparam \B[10]~I .oe_sync_reset = "none";
defparam \B[10]~I .operation_mode = "input";
defparam \B[10]~I .output_async_reset = "none";
defparam \B[10]~I .output_power_up = "low";
defparam \B[10]~I .output_register_mode = "none";
defparam \B[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N2
cycloneii_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\A~combout [10] & ((\ALUControl~combout [1] & ((\ALUControl~combout [0]) # (\B~combout [10]))) # (!\ALUControl~combout [1] & ((!\B~combout [10]))))) # (!\A~combout [10] & (\B~combout [10] & ((\ALUControl~combout [0]) # 
// (!\ALUControl~combout [1]))))

	.dataa(\ALUControl~combout [0]),
	.datab(\A~combout [10]),
	.datac(\ALUControl~combout [1]),
	.datad(\B~combout [10]),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hE38C;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N4
cycloneii_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = \Mux5~0_combout  $ (((!\ALUControl~combout [1] & (\arith_unit|adder_bits[9].adder|C_out~0_combout  $ (\Equal0~0_combout )))))

	.dataa(\arith_unit|adder_bits[9].adder|C_out~0_combout ),
	.datab(\Mux5~0_combout ),
	.datac(\ALUControl~combout [1]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hC9C6;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y18_N13
cycloneii_lcell_ff \Result[10]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux5~1_combout ),
	.aclr(gnd),
	.sclr(\ALUControl~combout [2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[10]~reg0_regout ));

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[11]));
// synopsys translate_off
defparam \A[11]~I .input_async_reset = "none";
defparam \A[11]~I .input_power_up = "low";
defparam \A[11]~I .input_register_mode = "none";
defparam \A[11]~I .input_sync_reset = "none";
defparam \A[11]~I .oe_async_reset = "none";
defparam \A[11]~I .oe_power_up = "low";
defparam \A[11]~I .oe_register_mode = "none";
defparam \A[11]~I .oe_sync_reset = "none";
defparam \A[11]~I .operation_mode = "input";
defparam \A[11]~I .output_async_reset = "none";
defparam \A[11]~I .output_power_up = "low";
defparam \A[11]~I .output_register_mode = "none";
defparam \A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N6
cycloneii_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\B~combout [11] & ((\A~combout [11] & ((\ALUControl~combout [1]))) # (!\A~combout [11] & ((\ALUControl~combout [0]) # (!\ALUControl~combout [1]))))) # (!\B~combout [11] & (\A~combout [11] & ((\ALUControl~combout [0]) # 
// (!\ALUControl~combout [1]))))

	.dataa(\B~combout [11]),
	.datab(\A~combout [11]),
	.datac(\ALUControl~combout [0]),
	.datad(\ALUControl~combout [1]),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hE866;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[9]));
// synopsys translate_off
defparam \A[9]~I .input_async_reset = "none";
defparam \A[9]~I .input_power_up = "low";
defparam \A[9]~I .input_register_mode = "none";
defparam \A[9]~I .input_sync_reset = "none";
defparam \A[9]~I .oe_async_reset = "none";
defparam \A[9]~I .oe_power_up = "low";
defparam \A[9]~I .oe_register_mode = "none";
defparam \A[9]~I .oe_sync_reset = "none";
defparam \A[9]~I .operation_mode = "input";
defparam \A[9]~I .output_async_reset = "none";
defparam \A[9]~I .output_power_up = "low";
defparam \A[9]~I .output_register_mode = "none";
defparam \A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N12
cycloneii_lcell_comb \arith_unit|adder_bits[9].adder|C_out~0 (
// Equation(s):
// \arith_unit|adder_bits[9].adder|C_out~0_combout  = (\arith_unit|adder_bits[8].adder|C_out~0_combout  & ((\A~combout [9]) # (\B~combout [9] $ (\Equal0~0_combout )))) # (!\arith_unit|adder_bits[8].adder|C_out~0_combout  & (\A~combout [9] & (\B~combout [9] $ 
// (\Equal0~0_combout ))))

	.dataa(\B~combout [9]),
	.datab(\arith_unit|adder_bits[8].adder|C_out~0_combout ),
	.datac(\A~combout [9]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\arith_unit|adder_bits[9].adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \arith_unit|adder_bits[9].adder|C_out~0 .lut_mask = 16'hD4E8;
defparam \arith_unit|adder_bits[9].adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N18
cycloneii_lcell_comb \arith_unit|adder_bits[10].adder|C_out~0 (
// Equation(s):
// \arith_unit|adder_bits[10].adder|C_out~0_combout  = (\A~combout [10] & ((\arith_unit|adder_bits[9].adder|C_out~0_combout ) # (\Equal0~0_combout  $ (\B~combout [10])))) # (!\A~combout [10] & (\arith_unit|adder_bits[9].adder|C_out~0_combout  & 
// (\Equal0~0_combout  $ (\B~combout [10]))))

	.dataa(\Equal0~0_combout ),
	.datab(\A~combout [10]),
	.datac(\B~combout [10]),
	.datad(\arith_unit|adder_bits[9].adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\arith_unit|adder_bits[10].adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \arith_unit|adder_bits[10].adder|C_out~0 .lut_mask = 16'hDE48;
defparam \arith_unit|adder_bits[10].adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N24
cycloneii_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = \Mux4~0_combout  $ (((!\ALUControl~combout [1] & (\Equal0~0_combout  $ (\arith_unit|adder_bits[10].adder|C_out~0_combout )))))

	.dataa(\Equal0~0_combout ),
	.datab(\Mux4~0_combout ),
	.datac(\ALUControl~combout [1]),
	.datad(\arith_unit|adder_bits[10].adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hC9C6;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N25
cycloneii_lcell_ff \Result[11]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Mux4~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ALUControl~combout [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[11]~reg0_regout ));

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[12]));
// synopsys translate_off
defparam \B[12]~I .input_async_reset = "none";
defparam \B[12]~I .input_power_up = "low";
defparam \B[12]~I .input_register_mode = "none";
defparam \B[12]~I .input_sync_reset = "none";
defparam \B[12]~I .oe_async_reset = "none";
defparam \B[12]~I .oe_power_up = "low";
defparam \B[12]~I .oe_register_mode = "none";
defparam \B[12]~I .oe_sync_reset = "none";
defparam \B[12]~I .operation_mode = "input";
defparam \B[12]~I .output_async_reset = "none";
defparam \B[12]~I .output_power_up = "low";
defparam \B[12]~I .output_register_mode = "none";
defparam \B[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N26
cycloneii_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\A~combout [12] & ((\ALUControl~combout [1] & ((\ALUControl~combout [0]) # (\B~combout [12]))) # (!\ALUControl~combout [1] & ((!\B~combout [12]))))) # (!\A~combout [12] & (\B~combout [12] & ((\ALUControl~combout [0]) # 
// (!\ALUControl~combout [1]))))

	.dataa(\A~combout [12]),
	.datab(\ALUControl~combout [1]),
	.datac(\ALUControl~combout [0]),
	.datad(\B~combout [12]),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hD9A2;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N28
cycloneii_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = \Mux3~0_combout  $ (((!\ALUControl~combout [1] & (\arith_unit|adder_bits[11].adder|C_out~0_combout  $ (\Equal0~0_combout )))))

	.dataa(\arith_unit|adder_bits[11].adder|C_out~0_combout ),
	.datab(\Mux3~0_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\ALUControl~combout [1]),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hCC96;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y18_N11
cycloneii_lcell_ff \Result[12]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux3~1_combout ),
	.aclr(gnd),
	.sclr(\ALUControl~combout [2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[12]~reg0_regout ));

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[12]));
// synopsys translate_off
defparam \A[12]~I .input_async_reset = "none";
defparam \A[12]~I .input_power_up = "low";
defparam \A[12]~I .input_register_mode = "none";
defparam \A[12]~I .input_sync_reset = "none";
defparam \A[12]~I .oe_async_reset = "none";
defparam \A[12]~I .oe_power_up = "low";
defparam \A[12]~I .oe_register_mode = "none";
defparam \A[12]~I .oe_sync_reset = "none";
defparam \A[12]~I .operation_mode = "input";
defparam \A[12]~I .output_async_reset = "none";
defparam \A[12]~I .output_power_up = "low";
defparam \A[12]~I .output_register_mode = "none";
defparam \A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N18
cycloneii_lcell_comb \arith_unit|adder_bits[12].adder|C_out~0 (
// Equation(s):
// \arith_unit|adder_bits[12].adder|C_out~0_combout  = (\arith_unit|adder_bits[11].adder|C_out~0_combout  & ((\A~combout [12]) # (\B~combout [12] $ (\Equal0~0_combout )))) # (!\arith_unit|adder_bits[11].adder|C_out~0_combout  & (\A~combout [12] & (\B~combout 
// [12] $ (\Equal0~0_combout ))))

	.dataa(\arith_unit|adder_bits[11].adder|C_out~0_combout ),
	.datab(\B~combout [12]),
	.datac(\Equal0~0_combout ),
	.datad(\A~combout [12]),
	.cin(gnd),
	.combout(\arith_unit|adder_bits[12].adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \arith_unit|adder_bits[12].adder|C_out~0 .lut_mask = 16'hBE28;
defparam \arith_unit|adder_bits[12].adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[13]));
// synopsys translate_off
defparam \A[13]~I .input_async_reset = "none";
defparam \A[13]~I .input_power_up = "low";
defparam \A[13]~I .input_register_mode = "none";
defparam \A[13]~I .input_sync_reset = "none";
defparam \A[13]~I .oe_async_reset = "none";
defparam \A[13]~I .oe_power_up = "low";
defparam \A[13]~I .oe_register_mode = "none";
defparam \A[13]~I .oe_sync_reset = "none";
defparam \A[13]~I .operation_mode = "input";
defparam \A[13]~I .output_async_reset = "none";
defparam \A[13]~I .output_power_up = "low";
defparam \A[13]~I .output_register_mode = "none";
defparam \A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N12
cycloneii_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\B~combout [13] & ((\A~combout [13] & ((\ALUControl~combout [1]))) # (!\A~combout [13] & ((\ALUControl~combout [0]) # (!\ALUControl~combout [1]))))) # (!\B~combout [13] & (\A~combout [13] & ((\ALUControl~combout [0]) # 
// (!\ALUControl~combout [1]))))

	.dataa(\B~combout [13]),
	.datab(\A~combout [13]),
	.datac(\ALUControl~combout [0]),
	.datad(\ALUControl~combout [1]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hE866;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N30
cycloneii_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = \Mux2~0_combout  $ (((!\ALUControl~combout [1] & (\Equal0~0_combout  $ (\arith_unit|adder_bits[12].adder|C_out~0_combout )))))

	.dataa(\Equal0~0_combout ),
	.datab(\arith_unit|adder_bits[12].adder|C_out~0_combout ),
	.datac(\ALUControl~combout [1]),
	.datad(\Mux2~0_combout ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hF906;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N31
cycloneii_lcell_ff \Result[13]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Mux2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ALUControl~combout [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[13]~reg0_regout ));

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[14]));
// synopsys translate_off
defparam \A[14]~I .input_async_reset = "none";
defparam \A[14]~I .input_power_up = "low";
defparam \A[14]~I .input_register_mode = "none";
defparam \A[14]~I .input_sync_reset = "none";
defparam \A[14]~I .oe_async_reset = "none";
defparam \A[14]~I .oe_power_up = "low";
defparam \A[14]~I .oe_register_mode = "none";
defparam \A[14]~I .oe_sync_reset = "none";
defparam \A[14]~I .operation_mode = "input";
defparam \A[14]~I .output_async_reset = "none";
defparam \A[14]~I .output_power_up = "low";
defparam \A[14]~I .output_register_mode = "none";
defparam \A[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[14]));
// synopsys translate_off
defparam \B[14]~I .input_async_reset = "none";
defparam \B[14]~I .input_power_up = "low";
defparam \B[14]~I .input_register_mode = "none";
defparam \B[14]~I .input_sync_reset = "none";
defparam \B[14]~I .oe_async_reset = "none";
defparam \B[14]~I .oe_power_up = "low";
defparam \B[14]~I .oe_register_mode = "none";
defparam \B[14]~I .oe_sync_reset = "none";
defparam \B[14]~I .operation_mode = "input";
defparam \B[14]~I .output_async_reset = "none";
defparam \B[14]~I .output_power_up = "low";
defparam \B[14]~I .output_register_mode = "none";
defparam \B[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N16
cycloneii_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\ALUControl~combout [1] & ((\A~combout [14] & ((\ALUControl~combout [0]) # (\B~combout [14]))) # (!\A~combout [14] & (\ALUControl~combout [0] & \B~combout [14])))) # (!\ALUControl~combout [1] & (\A~combout [14] $ (((\B~combout 
// [14])))))

	.dataa(\ALUControl~combout [1]),
	.datab(\A~combout [14]),
	.datac(\ALUControl~combout [0]),
	.datad(\B~combout [14]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hB9C4;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N20
cycloneii_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = \Mux1~0_combout  $ (((!\ALUControl~combout [1] & (\arith_unit|adder_bits[13].adder|C_out~0_combout  $ (\Equal0~0_combout )))))

	.dataa(\arith_unit|adder_bits[13].adder|C_out~0_combout ),
	.datab(\Mux1~0_combout ),
	.datac(\ALUControl~combout [1]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hC9C6;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N21
cycloneii_lcell_ff \Result[14]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Mux1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ALUControl~combout [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[14]~reg0_regout ));

// Location: LCCOMB_X2_Y18_N10
cycloneii_lcell_comb \arith_unit|adder_bits[14].adder|C_out~0 (
// Equation(s):
// \arith_unit|adder_bits[14].adder|C_out~0_combout  = (\arith_unit|adder_bits[13].adder|C_out~0_combout  & ((\A~combout [14]) # (\B~combout [14] $ (\Equal0~0_combout )))) # (!\arith_unit|adder_bits[13].adder|C_out~0_combout  & (\A~combout [14] & (\B~combout 
// [14] $ (\Equal0~0_combout ))))

	.dataa(\arith_unit|adder_bits[13].adder|C_out~0_combout ),
	.datab(\B~combout [14]),
	.datac(\A~combout [14]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\arith_unit|adder_bits[14].adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \arith_unit|adder_bits[14].adder|C_out~0 .lut_mask = 16'hB2E8;
defparam \arith_unit|adder_bits[14].adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[15]));
// synopsys translate_off
defparam \B[15]~I .input_async_reset = "none";
defparam \B[15]~I .input_power_up = "low";
defparam \B[15]~I .input_register_mode = "none";
defparam \B[15]~I .input_sync_reset = "none";
defparam \B[15]~I .oe_async_reset = "none";
defparam \B[15]~I .oe_power_up = "low";
defparam \B[15]~I .oe_register_mode = "none";
defparam \B[15]~I .oe_sync_reset = "none";
defparam \B[15]~I .operation_mode = "input";
defparam \B[15]~I .output_async_reset = "none";
defparam \B[15]~I .output_power_up = "low";
defparam \B[15]~I .output_register_mode = "none";
defparam \B[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N14
cycloneii_lcell_comb \arith_unit|Overflow~2 (
// Equation(s):
// \arith_unit|Overflow~2_combout  = \A~combout [15] $ (\Equal0~0_combout  $ (\B~combout [15]))

	.dataa(\A~combout [15]),
	.datab(vcc),
	.datac(\Equal0~0_combout ),
	.datad(\B~combout [15]),
	.cin(gnd),
	.combout(\arith_unit|Overflow~2_combout ),
	.cout());
// synopsys translate_off
defparam \arith_unit|Overflow~2 .lut_mask = 16'hA55A;
defparam \arith_unit|Overflow~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N8
cycloneii_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux0~0_combout ) # ((!\ALUControl~combout [1] & (\arith_unit|adder_bits[14].adder|C_out~0_combout  $ (\arith_unit|Overflow~2_combout ))))

	.dataa(\Mux0~0_combout ),
	.datab(\arith_unit|adder_bits[14].adder|C_out~0_combout ),
	.datac(\arith_unit|Overflow~2_combout ),
	.datad(\ALUControl~combout [1]),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hAABE;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y18_N21
cycloneii_lcell_ff \Result[15]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux0~1_combout ),
	.aclr(gnd),
	.sclr(\ALUControl~combout [2]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Result[15]~reg0_regout ));

// Location: LCCOMB_X1_Y18_N14
cycloneii_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!\Result[1]~reg0_regout  & (!\Result[0]~reg0_regout  & (!\Result[2]~reg0_regout  & !\Result[3]~reg0_regout )))

	.dataa(\Result[1]~reg0_regout ),
	.datab(\Result[0]~reg0_regout ),
	.datac(\Result[2]~reg0_regout ),
	.datad(\Result[3]~reg0_regout ),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0001;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N20
cycloneii_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = (!\Result[12]~reg0_regout  & (!\Result[13]~reg0_regout  & (!\Result[15]~reg0_regout  & !\Result[14]~reg0_regout )))

	.dataa(\Result[12]~reg0_regout ),
	.datab(\Result[13]~reg0_regout ),
	.datac(\Result[15]~reg0_regout ),
	.datad(\Result[14]~reg0_regout ),
	.cin(gnd),
	.combout(\Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = 16'h0001;
defparam \Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N12
cycloneii_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = (!\Result[9]~reg0_regout  & (!\Result[8]~reg0_regout  & (!\Result[10]~reg0_regout  & !\Result[11]~reg0_regout )))

	.dataa(\Result[9]~reg0_regout ),
	.datab(\Result[8]~reg0_regout ),
	.datac(\Result[10]~reg0_regout ),
	.datad(\Result[11]~reg0_regout ),
	.cin(gnd),
	.combout(\Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = 16'h0001;
defparam \Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N22
cycloneii_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Equal2~1_combout  & (\Equal2~0_combout  & (\Equal2~3_combout  & \Equal2~2_combout )))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Equal2~3_combout ),
	.datad(\Equal2~2_combout ),
	.cin(gnd),
	.combout(\Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = 16'h8000;
defparam \Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y18_N23
cycloneii_lcell_ff \Zero~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Equal2~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Zero~reg0_regout ));

// Location: LCCOMB_X1_Y17_N4
cycloneii_lcell_comb \arith_unit|Overflow (
// Equation(s):
// \arith_unit|Overflow~combout  = (\A~combout [15] & (!\arith_unit|adder_bits[14].adder|C_out~0_combout  & (\Equal0~0_combout  $ (\B~combout [15])))) # (!\A~combout [15] & (\arith_unit|adder_bits[14].adder|C_out~0_combout  & (\Equal0~0_combout  $ 
// (!\B~combout [15]))))

	.dataa(\A~combout [15]),
	.datab(\arith_unit|adder_bits[14].adder|C_out~0_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\B~combout [15]),
	.cin(gnd),
	.combout(\arith_unit|Overflow~combout ),
	.cout());
// synopsys translate_off
defparam \arith_unit|Overflow .lut_mask = 16'h4224;
defparam \arith_unit|Overflow .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y17_N5
cycloneii_lcell_ff \Overflow~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\arith_unit|Overflow~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Overflow~reg0_regout ));

// Location: LCCOMB_X1_Y17_N30
cycloneii_lcell_comb \arith_unit|SLT_out~0 (
// Equation(s):
// \arith_unit|SLT_out~0_combout  = (!\ALUControl~combout [0] & ((\A~combout [15] & ((\B~combout [15]) # (!\arith_unit|adder_bits[14].adder|C_out~0_combout ))) # (!\A~combout [15] & (!\arith_unit|adder_bits[14].adder|C_out~0_combout  & \B~combout [15]))))

	.dataa(\A~combout [15]),
	.datab(\arith_unit|adder_bits[14].adder|C_out~0_combout ),
	.datac(\ALUControl~combout [0]),
	.datad(\B~combout [15]),
	.cin(gnd),
	.combout(\arith_unit|SLT_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \arith_unit|SLT_out~0 .lut_mask = 16'h0B02;
defparam \arith_unit|SLT_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N22
cycloneii_lcell_comb \arith_unit|SLT_out~1 (
// Equation(s):
// \arith_unit|SLT_out~1_combout  = (\ALUControl~combout [2] & (!\ALUControl~combout [1] & \arith_unit|SLT_out~0_combout ))

	.dataa(vcc),
	.datab(\ALUControl~combout [2]),
	.datac(\ALUControl~combout [1]),
	.datad(\arith_unit|SLT_out~0_combout ),
	.cin(gnd),
	.combout(\arith_unit|SLT_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \arith_unit|SLT_out~1 .lut_mask = 16'h0C00;
defparam \arith_unit|SLT_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y18_N23
cycloneii_lcell_ff \SLT_out~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\arith_unit|SLT_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SLT_out~reg0_regout ));

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[0]~I (
	.datain(\Result[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[0]));
// synopsys translate_off
defparam \Result[0]~I .input_async_reset = "none";
defparam \Result[0]~I .input_power_up = "low";
defparam \Result[0]~I .input_register_mode = "none";
defparam \Result[0]~I .input_sync_reset = "none";
defparam \Result[0]~I .oe_async_reset = "none";
defparam \Result[0]~I .oe_power_up = "low";
defparam \Result[0]~I .oe_register_mode = "none";
defparam \Result[0]~I .oe_sync_reset = "none";
defparam \Result[0]~I .operation_mode = "output";
defparam \Result[0]~I .output_async_reset = "none";
defparam \Result[0]~I .output_power_up = "low";
defparam \Result[0]~I .output_register_mode = "none";
defparam \Result[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[1]~I (
	.datain(\Result[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[1]));
// synopsys translate_off
defparam \Result[1]~I .input_async_reset = "none";
defparam \Result[1]~I .input_power_up = "low";
defparam \Result[1]~I .input_register_mode = "none";
defparam \Result[1]~I .input_sync_reset = "none";
defparam \Result[1]~I .oe_async_reset = "none";
defparam \Result[1]~I .oe_power_up = "low";
defparam \Result[1]~I .oe_register_mode = "none";
defparam \Result[1]~I .oe_sync_reset = "none";
defparam \Result[1]~I .operation_mode = "output";
defparam \Result[1]~I .output_async_reset = "none";
defparam \Result[1]~I .output_power_up = "low";
defparam \Result[1]~I .output_register_mode = "none";
defparam \Result[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[2]~I (
	.datain(\Result[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[2]));
// synopsys translate_off
defparam \Result[2]~I .input_async_reset = "none";
defparam \Result[2]~I .input_power_up = "low";
defparam \Result[2]~I .input_register_mode = "none";
defparam \Result[2]~I .input_sync_reset = "none";
defparam \Result[2]~I .oe_async_reset = "none";
defparam \Result[2]~I .oe_power_up = "low";
defparam \Result[2]~I .oe_register_mode = "none";
defparam \Result[2]~I .oe_sync_reset = "none";
defparam \Result[2]~I .operation_mode = "output";
defparam \Result[2]~I .output_async_reset = "none";
defparam \Result[2]~I .output_power_up = "low";
defparam \Result[2]~I .output_register_mode = "none";
defparam \Result[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[3]~I (
	.datain(\Result[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[3]));
// synopsys translate_off
defparam \Result[3]~I .input_async_reset = "none";
defparam \Result[3]~I .input_power_up = "low";
defparam \Result[3]~I .input_register_mode = "none";
defparam \Result[3]~I .input_sync_reset = "none";
defparam \Result[3]~I .oe_async_reset = "none";
defparam \Result[3]~I .oe_power_up = "low";
defparam \Result[3]~I .oe_register_mode = "none";
defparam \Result[3]~I .oe_sync_reset = "none";
defparam \Result[3]~I .operation_mode = "output";
defparam \Result[3]~I .output_async_reset = "none";
defparam \Result[3]~I .output_power_up = "low";
defparam \Result[3]~I .output_register_mode = "none";
defparam \Result[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[4]~I (
	.datain(\Result[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[4]));
// synopsys translate_off
defparam \Result[4]~I .input_async_reset = "none";
defparam \Result[4]~I .input_power_up = "low";
defparam \Result[4]~I .input_register_mode = "none";
defparam \Result[4]~I .input_sync_reset = "none";
defparam \Result[4]~I .oe_async_reset = "none";
defparam \Result[4]~I .oe_power_up = "low";
defparam \Result[4]~I .oe_register_mode = "none";
defparam \Result[4]~I .oe_sync_reset = "none";
defparam \Result[4]~I .operation_mode = "output";
defparam \Result[4]~I .output_async_reset = "none";
defparam \Result[4]~I .output_power_up = "low";
defparam \Result[4]~I .output_register_mode = "none";
defparam \Result[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[5]~I (
	.datain(\Result[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[5]));
// synopsys translate_off
defparam \Result[5]~I .input_async_reset = "none";
defparam \Result[5]~I .input_power_up = "low";
defparam \Result[5]~I .input_register_mode = "none";
defparam \Result[5]~I .input_sync_reset = "none";
defparam \Result[5]~I .oe_async_reset = "none";
defparam \Result[5]~I .oe_power_up = "low";
defparam \Result[5]~I .oe_register_mode = "none";
defparam \Result[5]~I .oe_sync_reset = "none";
defparam \Result[5]~I .operation_mode = "output";
defparam \Result[5]~I .output_async_reset = "none";
defparam \Result[5]~I .output_power_up = "low";
defparam \Result[5]~I .output_register_mode = "none";
defparam \Result[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[6]~I (
	.datain(\Result[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[6]));
// synopsys translate_off
defparam \Result[6]~I .input_async_reset = "none";
defparam \Result[6]~I .input_power_up = "low";
defparam \Result[6]~I .input_register_mode = "none";
defparam \Result[6]~I .input_sync_reset = "none";
defparam \Result[6]~I .oe_async_reset = "none";
defparam \Result[6]~I .oe_power_up = "low";
defparam \Result[6]~I .oe_register_mode = "none";
defparam \Result[6]~I .oe_sync_reset = "none";
defparam \Result[6]~I .operation_mode = "output";
defparam \Result[6]~I .output_async_reset = "none";
defparam \Result[6]~I .output_power_up = "low";
defparam \Result[6]~I .output_register_mode = "none";
defparam \Result[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[7]~I (
	.datain(\Result[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[7]));
// synopsys translate_off
defparam \Result[7]~I .input_async_reset = "none";
defparam \Result[7]~I .input_power_up = "low";
defparam \Result[7]~I .input_register_mode = "none";
defparam \Result[7]~I .input_sync_reset = "none";
defparam \Result[7]~I .oe_async_reset = "none";
defparam \Result[7]~I .oe_power_up = "low";
defparam \Result[7]~I .oe_register_mode = "none";
defparam \Result[7]~I .oe_sync_reset = "none";
defparam \Result[7]~I .operation_mode = "output";
defparam \Result[7]~I .output_async_reset = "none";
defparam \Result[7]~I .output_power_up = "low";
defparam \Result[7]~I .output_register_mode = "none";
defparam \Result[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[8]~I (
	.datain(\Result[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[8]));
// synopsys translate_off
defparam \Result[8]~I .input_async_reset = "none";
defparam \Result[8]~I .input_power_up = "low";
defparam \Result[8]~I .input_register_mode = "none";
defparam \Result[8]~I .input_sync_reset = "none";
defparam \Result[8]~I .oe_async_reset = "none";
defparam \Result[8]~I .oe_power_up = "low";
defparam \Result[8]~I .oe_register_mode = "none";
defparam \Result[8]~I .oe_sync_reset = "none";
defparam \Result[8]~I .operation_mode = "output";
defparam \Result[8]~I .output_async_reset = "none";
defparam \Result[8]~I .output_power_up = "low";
defparam \Result[8]~I .output_register_mode = "none";
defparam \Result[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[9]~I (
	.datain(\Result[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[9]));
// synopsys translate_off
defparam \Result[9]~I .input_async_reset = "none";
defparam \Result[9]~I .input_power_up = "low";
defparam \Result[9]~I .input_register_mode = "none";
defparam \Result[9]~I .input_sync_reset = "none";
defparam \Result[9]~I .oe_async_reset = "none";
defparam \Result[9]~I .oe_power_up = "low";
defparam \Result[9]~I .oe_register_mode = "none";
defparam \Result[9]~I .oe_sync_reset = "none";
defparam \Result[9]~I .operation_mode = "output";
defparam \Result[9]~I .output_async_reset = "none";
defparam \Result[9]~I .output_power_up = "low";
defparam \Result[9]~I .output_register_mode = "none";
defparam \Result[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[10]~I (
	.datain(\Result[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[10]));
// synopsys translate_off
defparam \Result[10]~I .input_async_reset = "none";
defparam \Result[10]~I .input_power_up = "low";
defparam \Result[10]~I .input_register_mode = "none";
defparam \Result[10]~I .input_sync_reset = "none";
defparam \Result[10]~I .oe_async_reset = "none";
defparam \Result[10]~I .oe_power_up = "low";
defparam \Result[10]~I .oe_register_mode = "none";
defparam \Result[10]~I .oe_sync_reset = "none";
defparam \Result[10]~I .operation_mode = "output";
defparam \Result[10]~I .output_async_reset = "none";
defparam \Result[10]~I .output_power_up = "low";
defparam \Result[10]~I .output_register_mode = "none";
defparam \Result[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[11]~I (
	.datain(\Result[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[11]));
// synopsys translate_off
defparam \Result[11]~I .input_async_reset = "none";
defparam \Result[11]~I .input_power_up = "low";
defparam \Result[11]~I .input_register_mode = "none";
defparam \Result[11]~I .input_sync_reset = "none";
defparam \Result[11]~I .oe_async_reset = "none";
defparam \Result[11]~I .oe_power_up = "low";
defparam \Result[11]~I .oe_register_mode = "none";
defparam \Result[11]~I .oe_sync_reset = "none";
defparam \Result[11]~I .operation_mode = "output";
defparam \Result[11]~I .output_async_reset = "none";
defparam \Result[11]~I .output_power_up = "low";
defparam \Result[11]~I .output_register_mode = "none";
defparam \Result[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[12]~I (
	.datain(\Result[12]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[12]));
// synopsys translate_off
defparam \Result[12]~I .input_async_reset = "none";
defparam \Result[12]~I .input_power_up = "low";
defparam \Result[12]~I .input_register_mode = "none";
defparam \Result[12]~I .input_sync_reset = "none";
defparam \Result[12]~I .oe_async_reset = "none";
defparam \Result[12]~I .oe_power_up = "low";
defparam \Result[12]~I .oe_register_mode = "none";
defparam \Result[12]~I .oe_sync_reset = "none";
defparam \Result[12]~I .operation_mode = "output";
defparam \Result[12]~I .output_async_reset = "none";
defparam \Result[12]~I .output_power_up = "low";
defparam \Result[12]~I .output_register_mode = "none";
defparam \Result[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[13]~I (
	.datain(\Result[13]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[13]));
// synopsys translate_off
defparam \Result[13]~I .input_async_reset = "none";
defparam \Result[13]~I .input_power_up = "low";
defparam \Result[13]~I .input_register_mode = "none";
defparam \Result[13]~I .input_sync_reset = "none";
defparam \Result[13]~I .oe_async_reset = "none";
defparam \Result[13]~I .oe_power_up = "low";
defparam \Result[13]~I .oe_register_mode = "none";
defparam \Result[13]~I .oe_sync_reset = "none";
defparam \Result[13]~I .operation_mode = "output";
defparam \Result[13]~I .output_async_reset = "none";
defparam \Result[13]~I .output_power_up = "low";
defparam \Result[13]~I .output_register_mode = "none";
defparam \Result[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[14]~I (
	.datain(\Result[14]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[14]));
// synopsys translate_off
defparam \Result[14]~I .input_async_reset = "none";
defparam \Result[14]~I .input_power_up = "low";
defparam \Result[14]~I .input_register_mode = "none";
defparam \Result[14]~I .input_sync_reset = "none";
defparam \Result[14]~I .oe_async_reset = "none";
defparam \Result[14]~I .oe_power_up = "low";
defparam \Result[14]~I .oe_register_mode = "none";
defparam \Result[14]~I .oe_sync_reset = "none";
defparam \Result[14]~I .operation_mode = "output";
defparam \Result[14]~I .output_async_reset = "none";
defparam \Result[14]~I .output_power_up = "low";
defparam \Result[14]~I .output_register_mode = "none";
defparam \Result[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Result[15]~I (
	.datain(\Result[15]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Result[15]));
// synopsys translate_off
defparam \Result[15]~I .input_async_reset = "none";
defparam \Result[15]~I .input_power_up = "low";
defparam \Result[15]~I .input_register_mode = "none";
defparam \Result[15]~I .input_sync_reset = "none";
defparam \Result[15]~I .oe_async_reset = "none";
defparam \Result[15]~I .oe_power_up = "low";
defparam \Result[15]~I .oe_register_mode = "none";
defparam \Result[15]~I .oe_sync_reset = "none";
defparam \Result[15]~I .operation_mode = "output";
defparam \Result[15]~I .output_async_reset = "none";
defparam \Result[15]~I .output_power_up = "low";
defparam \Result[15]~I .output_register_mode = "none";
defparam \Result[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Zero~I (
	.datain(\Zero~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Zero));
// synopsys translate_off
defparam \Zero~I .input_async_reset = "none";
defparam \Zero~I .input_power_up = "low";
defparam \Zero~I .input_register_mode = "none";
defparam \Zero~I .input_sync_reset = "none";
defparam \Zero~I .oe_async_reset = "none";
defparam \Zero~I .oe_power_up = "low";
defparam \Zero~I .oe_register_mode = "none";
defparam \Zero~I .oe_sync_reset = "none";
defparam \Zero~I .operation_mode = "output";
defparam \Zero~I .output_async_reset = "none";
defparam \Zero~I .output_power_up = "low";
defparam \Zero~I .output_register_mode = "none";
defparam \Zero~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Overflow~I (
	.datain(\Overflow~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Overflow));
// synopsys translate_off
defparam \Overflow~I .input_async_reset = "none";
defparam \Overflow~I .input_power_up = "low";
defparam \Overflow~I .input_register_mode = "none";
defparam \Overflow~I .input_sync_reset = "none";
defparam \Overflow~I .oe_async_reset = "none";
defparam \Overflow~I .oe_power_up = "low";
defparam \Overflow~I .oe_register_mode = "none";
defparam \Overflow~I .oe_sync_reset = "none";
defparam \Overflow~I .operation_mode = "output";
defparam \Overflow~I .output_async_reset = "none";
defparam \Overflow~I .output_power_up = "low";
defparam \Overflow~I .output_register_mode = "none";
defparam \Overflow~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SLT_out~I (
	.datain(\SLT_out~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SLT_out));
// synopsys translate_off
defparam \SLT_out~I .input_async_reset = "none";
defparam \SLT_out~I .input_power_up = "low";
defparam \SLT_out~I .input_register_mode = "none";
defparam \SLT_out~I .input_sync_reset = "none";
defparam \SLT_out~I .oe_async_reset = "none";
defparam \SLT_out~I .oe_power_up = "low";
defparam \SLT_out~I .oe_register_mode = "none";
defparam \SLT_out~I .oe_sync_reset = "none";
defparam \SLT_out~I .operation_mode = "output";
defparam \SLT_out~I .output_async_reset = "none";
defparam \SLT_out~I .output_power_up = "low";
defparam \SLT_out~I .output_register_mode = "none";
defparam \SLT_out~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
