// Seed: 1646075277
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_8, id_9;
  assign id_2 = 1;
  assign id_9 = id_2;
endmodule
module module_1 (
    input wor id_0
);
  supply0 id_2;
  assign id_2 = id_0;
  wire id_3, id_4;
  wire id_5;
  wire id_6;
  module_0(
      id_3, id_6, id_3, id_4, id_3, id_4, id_5
  );
  wire id_7;
endmodule
