Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Dec  8 21:26:10 2021
| Host         : LAPTOP-TB3NVNBB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file snake_timing_summary_routed.rpt -pb snake_timing_summary_routed.pb -rpx snake_timing_summary_routed.rpx -warn_on_violation
| Design       : snake
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2559)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5019)
5. checking no_input_delay (7)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2559)
---------------------------
 There are 2559 register/latch pins with no clock driven by root clock pin: mv_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5019)
---------------------------------------------------
 There are 5019 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.171        0.000                      0                  475        0.082        0.000                      0                  475        3.000        0.000                       0                   324  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_40M_gen/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_40M_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            9.086        0.000                      0                  395        0.082        0.000                      0                  395       12.000        0.000                       0                   283  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                     5.492        0.000                      0                   71        0.227        0.000                      0                   71        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0        0.171        0.000                      0                    9        0.622        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_40M_gen/inst/clk_in1
  To Clock:  clk_40M_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40M_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_40M_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_40M_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_40M_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_40M_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_40M_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_40M_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_40M_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.086ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_row_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_sync_int/green_out_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.820ns  (logic 1.884ns (11.909%)  route 13.936ns (88.091%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 26.513 - 25.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.555     1.555    vga_sync_int/clk_out1
    SLICE_X34Y17         FDRE                                         r  vga_sync_int/pixel_row_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518     2.073 r  vga_sync_int/pixel_row_reg[7]_rep__0/Q
                         net (fo=91, routed)          3.235     5.308    vga_sync_int/pixel_row_reg[7]_rep__0_1
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.432 r  vga_sync_int/is_apple2_carry__0_i_5/O
                         net (fo=130, routed)         5.017    10.449    vga_sync_int/is_apple2_carry__0_i_5_n_0
    SLICE_X14Y3          LUT5 (Prop_lut5_I1_O)        0.150    10.599 r  vga_sync_int/green_out[3]_i_678/O
                         net (fo=1, routed)           0.000    10.599    vga_sync_int/green_out[3]_i_678_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353    10.952 r  vga_sync_int/green_out_reg[3]_i_179/CO[0]
                         net (fo=1, routed)           1.054    12.006    head_inst/green_out[3]_i_11_1[0]
    SLICE_X28Y8          LUT6 (Prop_lut6_I4_O)        0.367    12.373 r  head_inst/green_out[3]_i_45/O
                         net (fo=1, routed)           0.812    13.185    head_inst/green_out[3]_i_45_n_0
    SLICE_X42Y11         LUT4 (Prop_lut4_I2_O)        0.124    13.309 r  head_inst/green_out[3]_i_11/O
                         net (fo=1, routed)           0.575    13.884    head_inst/green_out[3]_i_11_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.008 r  head_inst/green_out[3]_i_4/O
                         net (fo=1, routed)           1.190    15.198    head_inst/green_out[3]_i_4_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124    15.322 r  head_inst/green_out[3]_i_1/O
                         net (fo=4, routed)           2.053    17.375    vga_sync_int/green_out_reg[3]_0
    SLICE_X6Y37          FDRE                                         r  vga_sync_int/green_out_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    26.457    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    23.328 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.909    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.513    26.513    vga_sync_int/clk_out1
    SLICE_X6Y37          FDRE                                         r  vga_sync_int/green_out_reg[3]_lopt_replica_2/C
                         clock pessimism              0.080    26.593    
                         clock uncertainty           -0.087    26.506    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)       -0.045    26.461    vga_sync_int/green_out_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         26.461    
                         arrival time                         -17.375    
  -------------------------------------------------------------------
                         slack                                  9.086    

Slack (MET) :             9.137ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            head_inst/is_on_reg[112]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.235ns  (logic 2.312ns (15.175%)  route 12.923ns (84.825%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 26.444 - 25.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.564     1.564    vga_sync_int/clk_out1
    SLICE_X34Y4          FDRE                                         r  vga_sync_int/pixel_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.518     2.082 f  vga_sync_int/pixel_col_reg[6]/Q
                         net (fo=91, routed)          2.968     5.051    vga_sync_int/pixel_col_reg[9]_0[6]
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.152     5.203 f  vga_sync_int/i__carry__0_i_5/O
                         net (fo=130, routed)         2.996     8.199    vga_sync_int/i__carry__0_i_5_n_0
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.326     8.525 r  vga_sync_int/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.525    apple_inst/red_out_reg[3]_4[1]
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.016 r  apple_inst/is_apple3_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.450     9.466    vga_sync_int/red_out_reg[3]_0[0]
    SLICE_X29Y31         LUT4 (Prop_lut4_I0_O)        0.329     9.795 r  vga_sync_int/apple_x[9]_i_6/O
                         net (fo=1, routed)           0.729    10.524    vga_sync_int/apple_x[9]_i_6_n_0
    SLICE_X30Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.648 r  vga_sync_int/apple_x[9]_i_1/O
                         net (fo=40, routed)          1.783    12.430    head_inst/got_apple
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.554 f  head_inst/length[0]_i_2/O
                         net (fo=58, routed)          1.752    14.307    head_inst/length[0]_i_2_n_0
    SLICE_X49Y24         LUT5 (Prop_lut5_I0_O)        0.124    14.431 r  head_inst/is_on[112]_i_2/O
                         net (fo=3, routed)           1.600    16.031    head_inst/is_on[112]_i_2_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I5_O)        0.124    16.155 r  head_inst/is_on[112]_i_1/O
                         net (fo=1, routed)           0.645    16.800    head_inst/is_on111_out
    SLICE_X41Y11         FDSE                                         r  head_inst/is_on_reg[112]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    26.457    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    23.328 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.909    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.444    26.444    head_inst/clk_out1
    SLICE_X41Y11         FDSE                                         r  head_inst/is_on_reg[112]/C
                         clock pessimism              0.008    26.452    
                         clock uncertainty           -0.087    26.365    
    SLICE_X41Y11         FDSE (Setup_fdse_C_S)       -0.429    25.936    head_inst/is_on_reg[112]
  -------------------------------------------------------------------
                         required time                         25.936    
                         arrival time                         -16.800    
  -------------------------------------------------------------------
                         slack                                  9.137    

Slack (MET) :             9.144ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            head_inst/is_on_reg[95]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.025ns  (logic 2.340ns (15.574%)  route 12.685ns (84.426%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 26.443 - 25.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.564     1.564    vga_sync_int/clk_out1
    SLICE_X34Y4          FDRE                                         r  vga_sync_int/pixel_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.518     2.082 f  vga_sync_int/pixel_col_reg[6]/Q
                         net (fo=91, routed)          2.968     5.051    vga_sync_int/pixel_col_reg[9]_0[6]
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.152     5.203 f  vga_sync_int/i__carry__0_i_5/O
                         net (fo=130, routed)         2.996     8.199    vga_sync_int/i__carry__0_i_5_n_0
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.326     8.525 r  vga_sync_int/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.525    apple_inst/red_out_reg[3]_4[1]
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.016 r  apple_inst/is_apple3_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.450     9.466    vga_sync_int/red_out_reg[3]_0[0]
    SLICE_X29Y31         LUT4 (Prop_lut4_I0_O)        0.329     9.795 r  vga_sync_int/apple_x[9]_i_6/O
                         net (fo=1, routed)           0.729    10.524    vga_sync_int/apple_x[9]_i_6_n_0
    SLICE_X30Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.648 r  vga_sync_int/apple_x[9]_i_1/O
                         net (fo=40, routed)          1.783    12.430    head_inst/got_apple
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.554 f  head_inst/length[0]_i_2/O
                         net (fo=58, routed)          1.452    14.006    head_inst/length[0]_i_2_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    14.130 r  head_inst/length[6]_i_2/O
                         net (fo=6, routed)           1.606    15.737    head_inst/length[6]_i_2_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I0_O)        0.152    15.889 r  head_inst/is_on[95]_i_1/O
                         net (fo=1, routed)           0.701    16.590    head_inst/is_on94_out
    SLICE_X47Y13         FDSE                                         r  head_inst/is_on_reg[95]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    26.457    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    23.328 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.909    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.443    26.443    head_inst/clk_out1
    SLICE_X47Y13         FDSE                                         r  head_inst/is_on_reg[95]/C
                         clock pessimism              0.008    26.451    
                         clock uncertainty           -0.087    26.364    
    SLICE_X47Y13         FDSE (Setup_fdse_C_S)       -0.631    25.733    head_inst/is_on_reg[95]
  -------------------------------------------------------------------
                         required time                         25.733    
                         arrival time                         -16.590    
  -------------------------------------------------------------------
                         slack                                  9.144    

Slack (MET) :             9.290ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_row_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_sync_int/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.630ns  (logic 1.884ns (12.054%)  route 13.746ns (87.946%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 26.513 - 25.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.555     1.555    vga_sync_int/clk_out1
    SLICE_X34Y17         FDRE                                         r  vga_sync_int/pixel_row_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518     2.073 r  vga_sync_int/pixel_row_reg[7]_rep__0/Q
                         net (fo=91, routed)          3.235     5.308    vga_sync_int/pixel_row_reg[7]_rep__0_1
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.432 r  vga_sync_int/is_apple2_carry__0_i_5/O
                         net (fo=130, routed)         5.017    10.449    vga_sync_int/is_apple2_carry__0_i_5_n_0
    SLICE_X14Y3          LUT5 (Prop_lut5_I1_O)        0.150    10.599 r  vga_sync_int/green_out[3]_i_678/O
                         net (fo=1, routed)           0.000    10.599    vga_sync_int/green_out[3]_i_678_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353    10.952 r  vga_sync_int/green_out_reg[3]_i_179/CO[0]
                         net (fo=1, routed)           1.054    12.006    head_inst/green_out[3]_i_11_1[0]
    SLICE_X28Y8          LUT6 (Prop_lut6_I4_O)        0.367    12.373 r  head_inst/green_out[3]_i_45/O
                         net (fo=1, routed)           0.812    13.185    head_inst/green_out[3]_i_45_n_0
    SLICE_X42Y11         LUT4 (Prop_lut4_I2_O)        0.124    13.309 r  head_inst/green_out[3]_i_11/O
                         net (fo=1, routed)           0.575    13.884    head_inst/green_out[3]_i_11_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.008 r  head_inst/green_out[3]_i_4/O
                         net (fo=1, routed)           1.190    15.198    head_inst/green_out[3]_i_4_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124    15.322 r  head_inst/green_out[3]_i_1/O
                         net (fo=4, routed)           1.864    17.186    vga_sync_int/green_out_reg[3]_0
    SLICE_X6Y37          FDRE                                         r  vga_sync_int/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    26.457    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    23.328 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.909    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.513    26.513    vga_sync_int/clk_out1
    SLICE_X6Y37          FDRE                                         r  vga_sync_int/green_out_reg[3]/C
                         clock pessimism              0.080    26.593    
                         clock uncertainty           -0.087    26.506    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)       -0.031    26.475    vga_sync_int/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         26.475    
                         arrival time                         -17.186    
  -------------------------------------------------------------------
                         slack                                  9.290    

Slack (MET) :             9.293ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            head_inst/is_on_reg[106]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.075ns  (logic 2.542ns (16.862%)  route 12.533ns (83.138%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 26.440 - 25.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.564     1.564    vga_sync_int/clk_out1
    SLICE_X34Y4          FDRE                                         r  vga_sync_int/pixel_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.518     2.082 f  vga_sync_int/pixel_col_reg[6]/Q
                         net (fo=91, routed)          2.968     5.051    vga_sync_int/pixel_col_reg[9]_0[6]
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.152     5.203 f  vga_sync_int/i__carry__0_i_5/O
                         net (fo=130, routed)         2.996     8.199    vga_sync_int/i__carry__0_i_5_n_0
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.326     8.525 r  vga_sync_int/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.525    apple_inst/red_out_reg[3]_4[1]
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.016 r  apple_inst/is_apple3_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.450     9.466    vga_sync_int/red_out_reg[3]_0[0]
    SLICE_X29Y31         LUT4 (Prop_lut4_I0_O)        0.329     9.795 r  vga_sync_int/apple_x[9]_i_6/O
                         net (fo=1, routed)           0.729    10.524    vga_sync_int/apple_x[9]_i_6_n_0
    SLICE_X30Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.648 r  vga_sync_int/apple_x[9]_i_1/O
                         net (fo=40, routed)          1.783    12.430    head_inst/got_apple
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.554 f  head_inst/length[0]_i_2/O
                         net (fo=58, routed)          1.749    14.304    head_inst/length[0]_i_2_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I0_O)        0.150    14.454 r  head_inst/is_on[106]_i_2/O
                         net (fo=4, routed)           1.259    15.713    head_inst/is_on[106]_i_2_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.328    16.041 r  head_inst/is_on[106]_i_1/O
                         net (fo=1, routed)           0.599    16.640    head_inst/is_on[106]_i_1_n_0
    SLICE_X39Y13         FDSE                                         r  head_inst/is_on_reg[106]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    26.457    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    23.328 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.909    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.440    26.440    head_inst/clk_out1
    SLICE_X39Y13         FDSE                                         r  head_inst/is_on_reg[106]/C
                         clock pessimism              0.008    26.448    
                         clock uncertainty           -0.087    26.361    
    SLICE_X39Y13         FDSE (Setup_fdse_C_S)       -0.429    25.932    head_inst/is_on_reg[106]
  -------------------------------------------------------------------
                         required time                         25.932    
                         arrival time                         -16.640    
  -------------------------------------------------------------------
                         slack                                  9.293    

Slack (MET) :             9.342ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_row_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_sync_int/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.577ns  (logic 1.884ns (12.095%)  route 13.693ns (87.905%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 26.512 - 25.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.555     1.555    vga_sync_int/clk_out1
    SLICE_X34Y17         FDRE                                         r  vga_sync_int/pixel_row_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518     2.073 r  vga_sync_int/pixel_row_reg[7]_rep__0/Q
                         net (fo=91, routed)          3.235     5.308    vga_sync_int/pixel_row_reg[7]_rep__0_1
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.432 r  vga_sync_int/is_apple2_carry__0_i_5/O
                         net (fo=130, routed)         5.017    10.449    vga_sync_int/is_apple2_carry__0_i_5_n_0
    SLICE_X14Y3          LUT5 (Prop_lut5_I1_O)        0.150    10.599 r  vga_sync_int/green_out[3]_i_678/O
                         net (fo=1, routed)           0.000    10.599    vga_sync_int/green_out[3]_i_678_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353    10.952 r  vga_sync_int/green_out_reg[3]_i_179/CO[0]
                         net (fo=1, routed)           1.054    12.006    head_inst/green_out[3]_i_11_1[0]
    SLICE_X28Y8          LUT6 (Prop_lut6_I4_O)        0.367    12.373 r  head_inst/green_out[3]_i_45/O
                         net (fo=1, routed)           0.812    13.185    head_inst/green_out[3]_i_45_n_0
    SLICE_X42Y11         LUT4 (Prop_lut4_I2_O)        0.124    13.309 r  head_inst/green_out[3]_i_11/O
                         net (fo=1, routed)           0.575    13.884    head_inst/green_out[3]_i_11_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.008 r  head_inst/green_out[3]_i_4/O
                         net (fo=1, routed)           1.190    15.198    head_inst/green_out[3]_i_4_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124    15.322 r  head_inst/green_out[3]_i_1/O
                         net (fo=4, routed)           1.811    17.133    vga_sync_int/green_out_reg[3]_0
    SLICE_X6Y35          FDRE                                         r  vga_sync_int/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    26.457    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    23.328 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.909    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.512    26.512    vga_sync_int/clk_out1
    SLICE_X6Y35          FDRE                                         r  vga_sync_int/green_out_reg[3]_lopt_replica/C
                         clock pessimism              0.080    26.592    
                         clock uncertainty           -0.087    26.505    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)       -0.031    26.474    vga_sync_int/green_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         26.474    
                         arrival time                         -17.133    
  -------------------------------------------------------------------
                         slack                                  9.342    

Slack (MET) :             9.342ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_row_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_sync_int/green_out_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.581ns  (logic 1.884ns (12.092%)  route 13.697ns (87.908%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 26.513 - 25.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.555     1.555    vga_sync_int/clk_out1
    SLICE_X34Y17         FDRE                                         r  vga_sync_int/pixel_row_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518     2.073 r  vga_sync_int/pixel_row_reg[7]_rep__0/Q
                         net (fo=91, routed)          3.235     5.308    vga_sync_int/pixel_row_reg[7]_rep__0_1
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.432 r  vga_sync_int/is_apple2_carry__0_i_5/O
                         net (fo=130, routed)         5.017    10.449    vga_sync_int/is_apple2_carry__0_i_5_n_0
    SLICE_X14Y3          LUT5 (Prop_lut5_I1_O)        0.150    10.599 r  vga_sync_int/green_out[3]_i_678/O
                         net (fo=1, routed)           0.000    10.599    vga_sync_int/green_out[3]_i_678_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353    10.952 r  vga_sync_int/green_out_reg[3]_i_179/CO[0]
                         net (fo=1, routed)           1.054    12.006    head_inst/green_out[3]_i_11_1[0]
    SLICE_X28Y8          LUT6 (Prop_lut6_I4_O)        0.367    12.373 r  head_inst/green_out[3]_i_45/O
                         net (fo=1, routed)           0.812    13.185    head_inst/green_out[3]_i_45_n_0
    SLICE_X42Y11         LUT4 (Prop_lut4_I2_O)        0.124    13.309 r  head_inst/green_out[3]_i_11/O
                         net (fo=1, routed)           0.575    13.884    head_inst/green_out[3]_i_11_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.008 r  head_inst/green_out[3]_i_4/O
                         net (fo=1, routed)           1.190    15.198    head_inst/green_out[3]_i_4_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124    15.322 r  head_inst/green_out[3]_i_1/O
                         net (fo=4, routed)           1.815    17.136    vga_sync_int/green_out_reg[3]_0
    SLICE_X6Y37          FDRE                                         r  vga_sync_int/green_out_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    26.457    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    23.328 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.909    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.513    26.513    vga_sync_int/clk_out1
    SLICE_X6Y37          FDRE                                         r  vga_sync_int/green_out_reg[3]_lopt_replica_3/C
                         clock pessimism              0.080    26.593    
                         clock uncertainty           -0.087    26.506    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)       -0.028    26.478    vga_sync_int/green_out_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         26.478    
                         arrival time                         -17.136    
  -------------------------------------------------------------------
                         slack                                  9.342    

Slack (MET) :             9.352ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            head_inst/is_on_reg[104]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.105ns  (logic 2.312ns (15.306%)  route 12.793ns (84.694%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 26.442 - 25.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.564     1.564    vga_sync_int/clk_out1
    SLICE_X34Y4          FDRE                                         r  vga_sync_int/pixel_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.518     2.082 f  vga_sync_int/pixel_col_reg[6]/Q
                         net (fo=91, routed)          2.968     5.051    vga_sync_int/pixel_col_reg[9]_0[6]
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.152     5.203 f  vga_sync_int/i__carry__0_i_5/O
                         net (fo=130, routed)         2.996     8.199    vga_sync_int/i__carry__0_i_5_n_0
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.326     8.525 r  vga_sync_int/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.525    apple_inst/red_out_reg[3]_4[1]
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.016 r  apple_inst/is_apple3_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.450     9.466    vga_sync_int/red_out_reg[3]_0[0]
    SLICE_X29Y31         LUT4 (Prop_lut4_I0_O)        0.329     9.795 r  vga_sync_int/apple_x[9]_i_6/O
                         net (fo=1, routed)           0.729    10.524    vga_sync_int/apple_x[9]_i_6_n_0
    SLICE_X30Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.648 r  vga_sync_int/apple_x[9]_i_1/O
                         net (fo=40, routed)          1.783    12.430    head_inst/got_apple
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.554 f  head_inst/length[0]_i_2/O
                         net (fo=58, routed)          1.752    14.307    head_inst/length[0]_i_2_n_0
    SLICE_X49Y24         LUT5 (Prop_lut5_I0_O)        0.124    14.431 r  head_inst/is_on[112]_i_2/O
                         net (fo=3, routed)           1.625    16.056    head_inst/is_on[112]_i_2_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.124    16.180 r  head_inst/is_on[104]_i_1/O
                         net (fo=1, routed)           0.489    16.669    head_inst/is_on103_out
    SLICE_X35Y10         FDSE                                         r  head_inst/is_on_reg[104]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    26.457    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    23.328 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.909    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.442    26.442    head_inst/clk_out1
    SLICE_X35Y10         FDSE                                         r  head_inst/is_on_reg[104]/C
                         clock pessimism              0.095    26.537    
                         clock uncertainty           -0.087    26.450    
    SLICE_X35Y10         FDSE (Setup_fdse_C_S)       -0.429    26.021    head_inst/is_on_reg[104]
  -------------------------------------------------------------------
                         required time                         26.021    
                         arrival time                         -16.669    
  -------------------------------------------------------------------
                         slack                                  9.352    

Slack (MET) :             9.404ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            head_inst/is_on_reg[57]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.964ns  (logic 2.542ns (16.987%)  route 12.422ns (83.013%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 26.440 - 25.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.564     1.564    vga_sync_int/clk_out1
    SLICE_X34Y4          FDRE                                         r  vga_sync_int/pixel_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.518     2.082 f  vga_sync_int/pixel_col_reg[6]/Q
                         net (fo=91, routed)          2.968     5.051    vga_sync_int/pixel_col_reg[9]_0[6]
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.152     5.203 f  vga_sync_int/i__carry__0_i_5/O
                         net (fo=130, routed)         2.996     8.199    vga_sync_int/i__carry__0_i_5_n_0
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.326     8.525 r  vga_sync_int/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.525    apple_inst/red_out_reg[3]_4[1]
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.016 r  apple_inst/is_apple3_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.450     9.466    vga_sync_int/red_out_reg[3]_0[0]
    SLICE_X29Y31         LUT4 (Prop_lut4_I0_O)        0.329     9.795 r  vga_sync_int/apple_x[9]_i_6/O
                         net (fo=1, routed)           0.729    10.524    vga_sync_int/apple_x[9]_i_6_n_0
    SLICE_X30Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.648 r  vga_sync_int/apple_x[9]_i_1/O
                         net (fo=40, routed)          1.783    12.430    head_inst/got_apple
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.554 f  head_inst/length[0]_i_2/O
                         net (fo=58, routed)          1.749    14.304    head_inst/length[0]_i_2_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I0_O)        0.150    14.454 r  head_inst/is_on[106]_i_2/O
                         net (fo=4, routed)           1.244    15.697    head_inst/is_on[106]_i_2_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.328    16.025 r  head_inst/is_on[57]_i_1/O
                         net (fo=1, routed)           0.503    16.529    head_inst/is_on56_out
    SLICE_X36Y13         FDSE                                         r  head_inst/is_on_reg[57]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    26.457    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    23.328 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.909    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.440    26.440    head_inst/clk_out1
    SLICE_X36Y13         FDSE                                         r  head_inst/is_on_reg[57]/C
                         clock pessimism              0.008    26.448    
                         clock uncertainty           -0.087    26.361    
    SLICE_X36Y13         FDSE (Setup_fdse_C_S)       -0.429    25.932    head_inst/is_on_reg[57]
  -------------------------------------------------------------------
                         required time                         25.932    
                         arrival time                         -16.529    
  -------------------------------------------------------------------
                         slack                                  9.404    

Slack (MET) :             9.447ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            head_inst/is_on_reg[63]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.834ns  (logic 2.312ns (15.586%)  route 12.522ns (84.414%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 26.448 - 25.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.575     1.575    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.564     1.564    vga_sync_int/clk_out1
    SLICE_X34Y4          FDRE                                         r  vga_sync_int/pixel_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.518     2.082 f  vga_sync_int/pixel_col_reg[6]/Q
                         net (fo=91, routed)          2.968     5.051    vga_sync_int/pixel_col_reg[9]_0[6]
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.152     5.203 f  vga_sync_int/i__carry__0_i_5/O
                         net (fo=130, routed)         2.996     8.199    vga_sync_int/i__carry__0_i_5_n_0
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.326     8.525 r  vga_sync_int/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.525    apple_inst/red_out_reg[3]_4[1]
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.016 r  apple_inst/is_apple3_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.450     9.466    vga_sync_int/red_out_reg[3]_0[0]
    SLICE_X29Y31         LUT4 (Prop_lut4_I0_O)        0.329     9.795 r  vga_sync_int/apple_x[9]_i_6/O
                         net (fo=1, routed)           0.729    10.524    vga_sync_int/apple_x[9]_i_6_n_0
    SLICE_X30Y29         LUT5 (Prop_lut5_I4_O)        0.124    10.648 r  vga_sync_int/apple_x[9]_i_1/O
                         net (fo=40, routed)          1.783    12.430    head_inst/got_apple
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.554 f  head_inst/length[0]_i_2/O
                         net (fo=58, routed)          1.452    14.006    head_inst/length[0]_i_2_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.124    14.130 r  head_inst/length[6]_i_2/O
                         net (fo=6, routed)           1.606    15.737    head_inst/length[6]_i_2_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I0_O)        0.124    15.861 r  head_inst/is_on[63]_i_1/O
                         net (fo=1, routed)           0.537    16.398    head_inst/is_on62_out
    SLICE_X50Y12         FDSE                                         r  head_inst/is_on_reg[63]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    26.457    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    23.328 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.909    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.448    26.448    head_inst/clk_out1
    SLICE_X50Y12         FDSE                                         r  head_inst/is_on_reg[63]/C
                         clock pessimism              0.008    26.456    
                         clock uncertainty           -0.087    26.369    
    SLICE_X50Y12         FDSE (Setup_fdse_C_S)       -0.524    25.845    head_inst/is_on_reg[63]
  -------------------------------------------------------------------
                         required time                         25.845    
                         arrival time                         -16.398    
  -------------------------------------------------------------------
                         slack                                  9.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_sync_int/pixel_row_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.257%)  route 0.271ns (65.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.564     0.564    vga_sync_int/clk_out1
    SLICE_X33Y0          FDRE                                         r  vga_sync_int/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vga_sync_int/v_count_reg[4]/Q
                         net (fo=13, routed)          0.271     0.975    vga_sync_int/v_count_reg[4]
    SLICE_X36Y0          FDRE                                         r  vga_sync_int/pixel_row_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.833     0.833    vga_sync_int/clk_out1
    SLICE_X36Y0          FDRE                                         r  vga_sync_int/pixel_row_reg[4]_rep__0/C
                         clock pessimism             -0.005     0.828    
    SLICE_X36Y0          FDRE (Hold_fdre_C_D)         0.066     0.894    vga_sync_int/pixel_row_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vga_sync_int/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_sync_int/pixel_col_reg[5]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.561%)  route 0.306ns (68.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.563     0.563    vga_sync_int/clk_out1
    SLICE_X33Y5          FDRE                                         r  vga_sync_int/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  vga_sync_int/h_count_reg[5]/Q
                         net (fo=13, routed)          0.306     1.009    vga_sync_int/h_count_reg[5]
    SLICE_X36Y11         FDRE                                         r  vga_sync_int/pixel_col_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.830     0.830    vga_sync_int/clk_out1
    SLICE_X36Y11         FDRE                                         r  vga_sync_int/pixel_col_reg[5]_rep/C
                         clock pessimism             -0.005     0.825    
    SLICE_X36Y11         FDRE (Hold_fdre_C_D)         0.066     0.891    vga_sync_int/pixel_col_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga_sync_int/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_sync_int/pixel_col_reg[3]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.128ns (27.559%)  route 0.336ns (72.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.562     0.562    vga_sync_int/clk_out1
    SLICE_X35Y6          FDRE                                         r  vga_sync_int/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.128     0.690 r  vga_sync_int/h_count_reg[3]/Q
                         net (fo=15, routed)          0.336     1.026    vga_sync_int/h_count_reg[3]
    SLICE_X40Y4          FDRE                                         r  vga_sync_int/pixel_col_reg[3]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.833     0.833    vga_sync_int/clk_out1
    SLICE_X40Y4          FDRE                                         r  vga_sync_int/pixel_col_reg[3]_rep__4/C
                         clock pessimism             -0.005     0.828    
    SLICE_X40Y4          FDRE (Hold_fdre_C_D)         0.016     0.844    vga_sync_int/pixel_col_reg[3]_rep__4
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 apple_inst/rand_y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            apple_inst/apple_y_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.204%)  route 0.124ns (46.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.555     0.555    apple_inst/clk_out1
    SLICE_X31Y30         FDRE                                         r  apple_inst/rand_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  apple_inst/rand_y_reg[8]/Q
                         net (fo=4, routed)           0.124     0.820    apple_inst/rand_y_reg[8]
    SLICE_X32Y30         FDSE                                         r  apple_inst/apple_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.822     0.822    apple_inst/clk_out1
    SLICE_X32Y30         FDSE                                         r  apple_inst/apple_y_reg[8]/C
                         clock pessimism             -0.253     0.569    
    SLICE_X32Y30         FDSE (Hold_fdse_C_D)         0.066     0.635    apple_inst/apple_y_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga_sync_int/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_sync_int/pixel_col_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.210%)  route 0.342ns (72.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.562     0.562    vga_sync_int/clk_out1
    SLICE_X35Y6          FDRE                                         r  vga_sync_int/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.128     0.690 r  vga_sync_int/h_count_reg[3]/Q
                         net (fo=15, routed)          0.342     1.032    vga_sync_int/h_count_reg[3]
    SLICE_X40Y4          FDRE                                         r  vga_sync_int/pixel_col_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.833     0.833    vga_sync_int/clk_out1
    SLICE_X40Y4          FDRE                                         r  vga_sync_int/pixel_col_reg[3]_rep__0/C
                         clock pessimism             -0.005     0.828    
    SLICE_X40Y4          FDRE (Hold_fdre_C_D)         0.016     0.844    vga_sync_int/pixel_col_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 apple_inst/rand_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            apple_inst/apple_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.183%)  route 0.140ns (49.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.555     0.555    apple_inst/clk_out1
    SLICE_X31Y30         FDRE                                         r  apple_inst/rand_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  apple_inst/rand_y_reg[7]/Q
                         net (fo=5, routed)           0.140     0.836    apple_inst/rand_y_reg[7]
    SLICE_X32Y30         FDRE                                         r  apple_inst/apple_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.822     0.822    apple_inst/clk_out1
    SLICE_X32Y30         FDRE                                         r  apple_inst/apple_y_reg[7]/C
                         clock pessimism             -0.253     0.569    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.070     0.639    apple_inst/apple_y_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_sync_int/pixel_row_reg[8]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.164ns (30.557%)  route 0.373ns (69.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.562     0.562    vga_sync_int/clk_out1
    SLICE_X34Y3          FDRE                                         r  vga_sync_int/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  vga_sync_int/v_count_reg[8]/Q
                         net (fo=8, routed)           0.373     1.098    vga_sync_int/v_count_reg[8]
    SLICE_X36Y2          FDRE                                         r  vga_sync_int/pixel_row_reg[8]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.833     0.833    vga_sync_int/clk_out1
    SLICE_X36Y2          FDRE                                         r  vga_sync_int/pixel_row_reg[8]_rep/C
                         clock pessimism             -0.005     0.828    
    SLICE_X36Y2          FDRE (Hold_fdre_C_D)         0.066     0.894    vga_sync_int/pixel_row_reg[8]_rep
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_sync_int/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.605%)  route 0.410ns (74.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.564     0.564    vga_sync_int/clk_out1
    SLICE_X31Y1          FDRE                                         r  vga_sync_int/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vga_sync_int/v_count_reg[5]/Q
                         net (fo=12, routed)          0.410     1.114    vga_sync_int/v_count_reg[5]
    SLICE_X36Y9          FDRE                                         r  vga_sync_int/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.831     0.831    vga_sync_int/clk_out1
    SLICE_X36Y9          FDRE                                         r  vga_sync_int/pixel_row_reg[5]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.070     0.896    vga_sync_int/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga_sync_int/vert_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_sync_int/vert_sync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.562     0.562    vga_sync_int/clk_out1
    SLICE_X34Y3          FDRE                                         r  vga_sync_int/vert_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  vga_sync_int/vert_sync_reg/Q
                         net (fo=1, routed)           0.116     0.842    vga_sync_int/vert_sync
    SLICE_X34Y3          FDRE                                         r  vga_sync_int/vert_sync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.831     0.831    vga_sync_int/clk_out1
    SLICE_X34Y3          FDRE                                         r  vga_sync_int/vert_sync_out_reg/C
                         clock pessimism             -0.269     0.562    
    SLICE_X34Y3          FDRE (Hold_fdre_C_D)         0.060     0.622    vga_sync_int/vert_sync_out_reg
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_sync_int/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_sync_int/pixel_col_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.128ns (25.382%)  route 0.376ns (74.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.549     0.549    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.563     0.563    vga_sync_int/clk_out1
    SLICE_X33Y5          FDRE                                         r  vga_sync_int/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.128     0.691 r  vga_sync_int/h_count_reg[1]/Q
                         net (fo=11, routed)          0.376     1.067    vga_sync_int/h_count_reg[1]
    SLICE_X36Y5          FDRE                                         r  vga_sync_int/pixel_col_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.832     0.832    vga_sync_int/clk_out1
    SLICE_X36Y5          FDRE                                         r  vga_sync_int/pixel_col_reg[1]_rep/C
                         clock pessimism             -0.005     0.827    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.016     0.843    vga_sync_int/pixel_col_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1    clk_40M_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X29Y32     apple_inst/apple_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X28Y33     apple_inst/apple_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X30Y33     apple_inst/apple_x_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         25.000      24.000     SLICE_X30Y33     apple_inst/apple_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X28Y30     apple_inst/apple_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X28Y33     apple_inst/apple_x_reg[6]/C
Min Period        n/a     FDSE/C              n/a            1.000         25.000      24.000     SLICE_X31Y32     apple_inst/apple_x_reg[7]/C
Min Period        n/a     FDSE/C              n/a            1.000         25.000      24.000     SLICE_X33Y31     apple_inst/apple_x_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X28Y30     apple_inst/apple_x_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X31Y32     apple_inst/apple_x_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y31     apple_inst/apple_x_reg[9]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X42Y20     head_inst/is_on_reg[54]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X39Y20     head_inst/is_on_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X39Y20     head_inst/is_on_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X52Y25     head_inst/is_on_reg[70]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X52Y25     head_inst/is_on_reg[70]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X31Y32     apple_inst/apple_y_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y32     apple_inst/apple_y_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y33     apple_inst/apple_x_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X30Y33     apple_inst/apple_x_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X37Y15     head_inst/is_on_reg[55]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X50Y12     head_inst/is_on_reg[63]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X52Y15     head_inst/is_on_reg[68]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X49Y29     head_inst/is_on_reg[6]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X53Y15     head_inst/is_on_reg[71]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X39Y16     head_inst/is_on_reg[78]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y29     head_inst/length_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y33     apple_inst/rand_y_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_40M_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_40M_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_40M_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_40M_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_40M_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_40M_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mv_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.863ns (41.967%)  route 2.576ns (58.033%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.555     5.076    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  counter_reg[8]/Q
                         net (fo=3, routed)           1.103     6.634    counter_reg[8]
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.758 r  counter[0]_i_22/O
                         net (fo=1, routed)           0.000     6.758    counter[0]_i_22_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.290 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.290    counter_reg[0]_i_6_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.404    counter_reg[0]_i_3_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 r  counter_reg[0]_i_1/O[1]
                         net (fo=27, routed)          1.474     9.212    counter_reg[0]_i_1_n_6
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.303     9.515 r  mv_clk_i_1/O
                         net (fo=1, routed)           0.000     9.515    mv_clk_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  mv_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  mv_clk_reg/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.077    15.007    mv_clk_reg
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.560ns (40.931%)  route 2.251ns (59.069%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.555     5.076    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  counter_reg[8]/Q
                         net (fo=3, routed)           1.103     6.634    counter_reg[8]
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.758 r  counter[0]_i_22/O
                         net (fo=1, routed)           0.000     6.758    counter[0]_i_22_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.290 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.290    counter_reg[0]_i_6_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.404    counter_reg[0]_i_3_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 r  counter_reg[0]_i_1/O[1]
                         net (fo=27, routed)          1.149     8.887    counter_reg[0]_i_1_n_6
    SLICE_X28Y50         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.438    14.779    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.608    14.408    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.560ns (40.931%)  route 2.251ns (59.069%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.555     5.076    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  counter_reg[8]/Q
                         net (fo=3, routed)           1.103     6.634    counter_reg[8]
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.758 r  counter[0]_i_22/O
                         net (fo=1, routed)           0.000     6.758    counter[0]_i_22_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.290 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.290    counter_reg[0]_i_6_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.404    counter_reg[0]_i_3_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 r  counter_reg[0]_i_1/O[1]
                         net (fo=27, routed)          1.149     8.887    counter_reg[0]_i_1_n_6
    SLICE_X28Y50         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.438    14.779    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.608    14.408    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.560ns (40.931%)  route 2.251ns (59.069%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.555     5.076    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  counter_reg[8]/Q
                         net (fo=3, routed)           1.103     6.634    counter_reg[8]
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.758 r  counter[0]_i_22/O
                         net (fo=1, routed)           0.000     6.758    counter[0]_i_22_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.290 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.290    counter_reg[0]_i_6_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.404    counter_reg[0]_i_3_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 r  counter_reg[0]_i_1/O[1]
                         net (fo=27, routed)          1.149     8.887    counter_reg[0]_i_1_n_6
    SLICE_X28Y50         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.438    14.779    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.608    14.408    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.560ns (40.931%)  route 2.251ns (59.069%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.555     5.076    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  counter_reg[8]/Q
                         net (fo=3, routed)           1.103     6.634    counter_reg[8]
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.758 r  counter[0]_i_22/O
                         net (fo=1, routed)           0.000     6.758    counter[0]_i_22_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.290 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.290    counter_reg[0]_i_6_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.404    counter_reg[0]_i_3_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 r  counter_reg[0]_i_1/O[1]
                         net (fo=27, routed)          1.149     8.887    counter_reg[0]_i_1_n_6
    SLICE_X28Y50         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.438    14.779    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.608    14.408    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 1.560ns (42.502%)  route 2.110ns (57.498%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.555     5.076    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  counter_reg[8]/Q
                         net (fo=3, routed)           1.103     6.634    counter_reg[8]
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.758 r  counter[0]_i_22/O
                         net (fo=1, routed)           0.000     6.758    counter[0]_i_22_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.290 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.290    counter_reg[0]_i_6_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.404    counter_reg[0]_i_3_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 r  counter_reg[0]_i_1/O[1]
                         net (fo=27, routed)          1.008     8.746    counter_reg[0]_i_1_n_6
    SLICE_X28Y51         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.438    14.779    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y51         FDRE (Setup_fdre_C_R)       -0.608    14.408    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 1.560ns (42.502%)  route 2.110ns (57.498%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.555     5.076    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  counter_reg[8]/Q
                         net (fo=3, routed)           1.103     6.634    counter_reg[8]
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.758 r  counter[0]_i_22/O
                         net (fo=1, routed)           0.000     6.758    counter[0]_i_22_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.290 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.290    counter_reg[0]_i_6_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.404    counter_reg[0]_i_3_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 r  counter_reg[0]_i_1/O[1]
                         net (fo=27, routed)          1.008     8.746    counter_reg[0]_i_1_n_6
    SLICE_X28Y51         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.438    14.779    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y51         FDRE (Setup_fdre_C_R)       -0.608    14.408    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 1.560ns (42.502%)  route 2.110ns (57.498%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.555     5.076    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  counter_reg[8]/Q
                         net (fo=3, routed)           1.103     6.634    counter_reg[8]
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.758 r  counter[0]_i_22/O
                         net (fo=1, routed)           0.000     6.758    counter[0]_i_22_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.290 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.290    counter_reg[0]_i_6_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.404    counter_reg[0]_i_3_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 r  counter_reg[0]_i_1/O[1]
                         net (fo=27, routed)          1.008     8.746    counter_reg[0]_i_1_n_6
    SLICE_X28Y51         FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.438    14.779    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y51         FDRE (Setup_fdre_C_R)       -0.608    14.408    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 1.560ns (42.502%)  route 2.110ns (57.498%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.555     5.076    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  counter_reg[8]/Q
                         net (fo=3, routed)           1.103     6.634    counter_reg[8]
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.758 r  counter[0]_i_22/O
                         net (fo=1, routed)           0.000     6.758    counter[0]_i_22_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.290 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.290    counter_reg[0]_i_6_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.404    counter_reg[0]_i_3_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 r  counter_reg[0]_i_1/O[1]
                         net (fo=27, routed)          1.008     8.746    counter_reg[0]_i_1_n_6
    SLICE_X28Y51         FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.438    14.779    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y51         FDRE (Setup_fdre_C_R)       -0.608    14.408    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 1.692ns (48.345%)  route 1.808ns (51.655%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.555     5.076    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.951     6.483    counter_reg[2]
    SLICE_X29Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.607 r  counter[0]_i_29/O
                         net (fo=1, routed)           0.000     6.607    counter[0]_i_29_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.157 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.157    counter_reg[0]_i_14_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.271    counter_reg[0]_i_6_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.385    counter_reg[0]_i_3_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.719 r  counter_reg[0]_i_1/O[1]
                         net (fo=27, routed)          0.857     8.576    counter_reg[0]_i_1_n_6
    SLICE_X28Y52         FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.438    14.779    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y52         FDRE (Setup_fdre_C_R)       -0.608    14.408    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  5.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 apple_inst/rand_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_inst/rand_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.097%)  route 0.092ns (28.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.557     1.440    apple_inst/CLK100MHZ
    SLICE_X32Y32         FDRE                                         r  apple_inst/rand_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  apple_inst/rand_x_reg[8]/Q
                         net (fo=4, routed)           0.092     1.660    apple_inst/rand_x_reg[8]
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.099     1.759 r  apple_inst/rand_x[9]_i_2/O
                         net (fo=1, routed)           0.000     1.759    apple_inst/p_0_in__2[9]
    SLICE_X32Y32         FDRE                                         r  apple_inst/rand_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.824     1.951    apple_inst/CLK100MHZ
    SLICE_X32Y32         FDRE                                         r  apple_inst/rand_x_reg[9]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.092     1.532    apple_inst/rand_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mv_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mv_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  mv_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  mv_clk_reg/Q
                         net (fo=2, routed)           0.175     1.784    mv_clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.829 r  mv_clk_i_1/O
                         net (fo=1, routed)           0.000     1.829    mv_clk_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  mv_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  mv_clk_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.565    mv_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 apple_inst/rand_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_inst/rand_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.558     1.441    apple_inst/CLK100MHZ
    SLICE_X31Y33         FDRE                                         r  apple_inst/rand_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  apple_inst/rand_x_reg[6]/Q
                         net (fo=6, routed)           0.182     1.765    apple_inst/rand_x_reg[6]
    SLICE_X31Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.810 r  apple_inst/rand_x[6]_i_1/O
                         net (fo=1, routed)           0.000     1.810    apple_inst/p_0_in__2[6]
    SLICE_X31Y33         FDRE                                         r  apple_inst/rand_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.825     1.952    apple_inst/CLK100MHZ
    SLICE_X31Y33         FDRE                                         r  apple_inst/rand_x_reg[6]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X31Y33         FDRE (Hold_fdre_C_D)         0.092     1.533    apple_inst/rand_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.444    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  counter_reg[14]/Q
                         net (fo=3, routed)           0.133     1.718    counter_reg[14]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    counter_reg[12]_i_1_n_5
    SLICE_X28Y53         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  counter_reg[14]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X28Y53         FDRE (Hold_fdre_C_D)         0.105     1.549    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.444    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y54         FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  counter_reg[18]/Q
                         net (fo=3, routed)           0.134     1.719    counter_reg[18]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    counter_reg[16]_i_1_n_5
    SLICE_X28Y54         FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y54         FDRE                                         r  counter_reg[18]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.105     1.549    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.444    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y55         FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  counter_reg[22]/Q
                         net (fo=3, routed)           0.134     1.719    counter_reg[22]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    counter_reg[20]_i_1_n_5
    SLICE_X28Y55         FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y55         FDRE                                         r  counter_reg[22]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.105     1.549    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  counter_reg[10]/Q
                         net (fo=3, routed)           0.134     1.720    counter_reg[10]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    counter_reg[8]_i_1_n_5
    SLICE_X28Y52         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.959    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  counter_reg[10]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X28Y52         FDRE (Hold_fdre_C_D)         0.105     1.550    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.134     1.720    counter_reg[2]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.831    counter_reg[0]_i_2_n_5
    SLICE_X28Y50         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.959    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.550    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  counter_reg[6]/Q
                         net (fo=3, routed)           0.134     1.720    counter_reg[6]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    counter_reg[4]_i_1_n_5
    SLICE_X28Y51         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.959    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     1.550    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.444    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  counter_reg[14]/Q
                         net (fo=3, routed)           0.133     1.718    counter_reg[14]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.862 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    counter_reg[12]_i_1_n_4
    SLICE_X28Y53         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X28Y53         FDRE (Hold_fdre_C_D)         0.105     1.549    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y33   apple_inst/rand_x_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X31Y33   apple_inst/rand_x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y33   apple_inst/rand_x_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X31Y33   apple_inst/rand_x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y30   apple_inst/rand_x_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y33   apple_inst/rand_x_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y32   apple_inst/rand_x_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y32   apple_inst/rand_x_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y32   apple_inst/rand_x_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30   apple_inst/rand_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   mv_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   mv_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30   apple_inst/rand_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   apple_inst/rand_x_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   apple_inst/rand_x_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   apple_inst/rand_x_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y50   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y52   counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y52   counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   apple_inst/rand_x_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   apple_inst/rand_x_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   apple_inst/rand_x_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   apple_inst/rand_x_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   apple_inst/rand_x_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   apple_inst/rand_x_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   apple_inst/rand_x_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   apple_inst/rand_x_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y50   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y52   counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.622ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 apple_inst/rand_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_inst/apple_x_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        0.784ns  (logic 0.419ns (53.459%)  route 0.365ns (46.541%))
  Logic Levels:           0  
  Clock Path Skew:        -3.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 26.435 - 25.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 25.077 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.556    25.077    apple_inst/CLK100MHZ
    SLICE_X32Y32         FDRE                                         r  apple_inst/rand_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.419    25.496 r  apple_inst/rand_x_reg[8]/Q
                         net (fo=4, routed)           0.365    25.861    apple_inst/rand_x_reg[8]
    SLICE_X33Y31         FDSE                                         r  apple_inst/apple_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    26.457    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    23.328 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.909    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.435    26.435    apple_inst/clk_out1
    SLICE_X33Y31         FDSE                                         r  apple_inst/apple_x_reg[8]/C
                         clock pessimism              0.000    26.435    
                         clock uncertainty           -0.186    26.250    
    SLICE_X33Y31         FDSE (Setup_fdse_C_D)       -0.218    26.032    apple_inst/apple_x_reg[8]
  -------------------------------------------------------------------
                         required time                         26.032    
                         arrival time                         -25.861    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 apple_inst/rand_x_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_inst/apple_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        0.833ns  (logic 0.456ns (54.714%)  route 0.377ns (45.286%))
  Logic Levels:           0  
  Clock Path Skew:        -3.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 26.440 - 25.000 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 25.078 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.557    25.078    apple_inst/CLK100MHZ
    SLICE_X31Y33         FDSE                                         r  apple_inst/rand_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDSE (Prop_fdse_C_Q)         0.456    25.534 r  apple_inst/rand_x_reg[2]/Q
                         net (fo=7, routed)           0.377    25.912    apple_inst/rand_x_reg[2]
    SLICE_X28Y33         FDRE                                         r  apple_inst/apple_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    26.457    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    23.328 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.909    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.440    26.440    apple_inst/clk_out1
    SLICE_X28Y33         FDRE                                         r  apple_inst/apple_x_reg[2]/C
                         clock pessimism              0.000    26.440    
                         clock uncertainty           -0.186    26.255    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)       -0.047    26.208    apple_inst/apple_x_reg[2]
  -------------------------------------------------------------------
                         required time                         26.208    
                         arrival time                         -25.912    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 apple_inst/rand_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_inst/apple_x_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        0.830ns  (logic 0.456ns (54.928%)  route 0.374ns (45.072%))
  Logic Levels:           0  
  Clock Path Skew:        -3.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 26.437 - 25.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 25.077 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.556    25.077    apple_inst/CLK100MHZ
    SLICE_X32Y32         FDRE                                         r  apple_inst/rand_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.456    25.533 r  apple_inst/rand_x_reg[7]/Q
                         net (fo=5, routed)           0.374    25.907    apple_inst/rand_x_reg[7]
    SLICE_X31Y32         FDSE                                         r  apple_inst/apple_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    26.457    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    23.328 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.909    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.437    26.437    apple_inst/clk_out1
    SLICE_X31Y32         FDSE                                         r  apple_inst/apple_x_reg[7]/C
                         clock pessimism              0.000    26.437    
                         clock uncertainty           -0.186    26.252    
    SLICE_X31Y32         FDSE (Setup_fdse_C_D)       -0.040    26.212    apple_inst/apple_x_reg[7]
  -------------------------------------------------------------------
                         required time                         26.212    
                         arrival time                         -25.907    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 apple_inst/rand_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_inst/apple_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        0.817ns  (logic 0.456ns (55.817%)  route 0.361ns (44.183%))
  Logic Levels:           0  
  Clock Path Skew:        -3.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 26.434 - 25.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 25.077 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.556    25.077    apple_inst/CLK100MHZ
    SLICE_X32Y32         FDRE                                         r  apple_inst/rand_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.456    25.533 r  apple_inst/rand_x_reg[9]/Q
                         net (fo=3, routed)           0.361    25.894    apple_inst/rand_x_reg[9]
    SLICE_X35Y31         FDRE                                         r  apple_inst/apple_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    26.457    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    23.328 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.909    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.434    26.434    apple_inst/clk_out1
    SLICE_X35Y31         FDRE                                         r  apple_inst/apple_x_reg[9]/C
                         clock pessimism              0.000    26.434    
                         clock uncertainty           -0.186    26.249    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)       -0.040    26.209    apple_inst/apple_x_reg[9]
  -------------------------------------------------------------------
                         required time                         26.209    
                         arrival time                         -25.894    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 apple_inst/rand_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_inst/apple_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        0.819ns  (logic 0.456ns (55.694%)  route 0.363ns (44.306%))
  Logic Levels:           0  
  Clock Path Skew:        -3.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 26.440 - 25.000 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 25.078 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.557    25.078    apple_inst/CLK100MHZ
    SLICE_X31Y33         FDRE                                         r  apple_inst/rand_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.456    25.534 r  apple_inst/rand_x_reg[6]/Q
                         net (fo=6, routed)           0.363    25.897    apple_inst/rand_x_reg[6]
    SLICE_X28Y33         FDRE                                         r  apple_inst/apple_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    26.457    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    23.328 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.909    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.440    26.440    apple_inst/clk_out1
    SLICE_X28Y33         FDRE                                         r  apple_inst/apple_x_reg[6]/C
                         clock pessimism              0.000    26.440    
                         clock uncertainty           -0.186    26.255    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)       -0.043    26.212    apple_inst/apple_x_reg[6]
  -------------------------------------------------------------------
                         required time                         26.212    
                         arrival time                         -25.897    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 apple_inst/rand_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_inst/apple_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        0.817ns  (logic 0.456ns (55.822%)  route 0.361ns (44.178%))
  Logic Levels:           0  
  Clock Path Skew:        -3.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 26.439 - 25.000 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 25.078 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.557    25.078    apple_inst/CLK100MHZ
    SLICE_X31Y33         FDRE                                         r  apple_inst/rand_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.456    25.534 r  apple_inst/rand_x_reg[1]/Q
                         net (fo=8, routed)           0.361    25.895    apple_inst/rand_x_reg[1]
    SLICE_X29Y32         FDRE                                         r  apple_inst/apple_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    26.457    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    23.328 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.909    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.439    26.439    apple_inst/clk_out1
    SLICE_X29Y32         FDRE                                         r  apple_inst/apple_x_reg[1]/C
                         clock pessimism              0.000    26.439    
                         clock uncertainty           -0.186    26.254    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)       -0.040    26.214    apple_inst/apple_x_reg[1]
  -------------------------------------------------------------------
                         required time                         26.214    
                         arrival time                         -25.895    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 apple_inst/rand_x_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_inst/apple_x_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        0.657ns  (logic 0.419ns (63.753%)  route 0.238ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        -3.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 26.438 - 25.000 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 25.078 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.557    25.078    apple_inst/CLK100MHZ
    SLICE_X31Y33         FDSE                                         r  apple_inst/rand_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDSE (Prop_fdse_C_Q)         0.419    25.497 r  apple_inst/rand_x_reg[4]/Q
                         net (fo=5, routed)           0.238    25.735    apple_inst/rand_x_reg[4]
    SLICE_X30Y33         FDSE                                         r  apple_inst/apple_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    26.457    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    23.328 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.909    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.438    26.438    apple_inst/clk_out1
    SLICE_X30Y33         FDSE                                         r  apple_inst/apple_x_reg[4]/C
                         clock pessimism              0.000    26.438    
                         clock uncertainty           -0.186    26.253    
    SLICE_X30Y33         FDSE (Setup_fdse_C_D)       -0.185    26.068    apple_inst/apple_x_reg[4]
  -------------------------------------------------------------------
                         required time                         26.068    
                         arrival time                         -25.735    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 apple_inst/rand_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_inst/apple_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        0.748ns  (logic 0.456ns (60.957%)  route 0.292ns (39.043%))
  Logic Levels:           0  
  Clock Path Skew:        -3.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 26.436 - 25.000 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 25.075 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.554    25.075    apple_inst/CLK100MHZ
    SLICE_X29Y30         FDRE                                         r  apple_inst/rand_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456    25.531 r  apple_inst/rand_x_reg[5]/Q
                         net (fo=7, routed)           0.292    25.823    apple_inst/rand_x_reg[5]
    SLICE_X28Y30         FDRE                                         r  apple_inst/apple_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    26.457    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    23.328 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.909    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.436    26.436    apple_inst/clk_out1
    SLICE_X28Y30         FDRE                                         r  apple_inst/apple_x_reg[5]/C
                         clock pessimism              0.000    26.436    
                         clock uncertainty           -0.186    26.251    
    SLICE_X28Y30         FDRE (Setup_fdre_C_D)       -0.072    26.179    apple_inst/apple_x_reg[5]
  -------------------------------------------------------------------
                         required time                         26.179    
                         arrival time                         -25.823    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 apple_inst/rand_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_inst/apple_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        0.626ns  (logic 0.419ns (66.903%)  route 0.207ns (33.097%))
  Logic Levels:           0  
  Clock Path Skew:        -3.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 26.438 - 25.000 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 25.078 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.557    25.078    apple_inst/CLK100MHZ
    SLICE_X31Y33         FDRE                                         r  apple_inst/rand_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.419    25.497 r  apple_inst/rand_x_reg[3]/Q
                         net (fo=6, routed)           0.207    25.705    apple_inst/rand_x_reg[3]
    SLICE_X30Y33         FDRE                                         r  apple_inst/apple_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.457    26.457    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    23.328 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.909    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         1.438    26.438    apple_inst/clk_out1
    SLICE_X30Y33         FDRE                                         r  apple_inst/apple_x_reg[3]/C
                         clock pessimism              0.000    26.438    
                         clock uncertainty           -0.186    26.253    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)       -0.188    26.065    apple_inst/apple_x_reg[3]
  -------------------------------------------------------------------
                         required time                         26.065    
                         arrival time                         -25.705    
  -------------------------------------------------------------------
                         slack                                  0.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 apple_inst/rand_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_inst/apple_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.592%)  route 0.073ns (36.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.558     1.441    apple_inst/CLK100MHZ
    SLICE_X31Y33         FDRE                                         r  apple_inst/rand_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  apple_inst/rand_x_reg[3]/Q
                         net (fo=6, routed)           0.073     1.642    apple_inst/rand_x_reg[3]
    SLICE_X30Y33         FDRE                                         r  apple_inst/apple_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.825     0.825    apple_inst/clk_out1
    SLICE_X30Y33         FDRE                                         r  apple_inst/apple_x_reg[3]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.186     1.010    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)         0.010     1.020    apple_inst/apple_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 apple_inst/rand_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_inst/apple_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.161%)  route 0.110ns (43.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.555     1.438    apple_inst/CLK100MHZ
    SLICE_X29Y30         FDRE                                         r  apple_inst/rand_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  apple_inst/rand_x_reg[5]/Q
                         net (fo=7, routed)           0.110     1.689    apple_inst/rand_x_reg[5]
    SLICE_X28Y30         FDRE                                         r  apple_inst/apple_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.823     0.823    apple_inst/clk_out1
    SLICE_X28Y30         FDRE                                         r  apple_inst/apple_x_reg[5]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.186     1.008    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.055     1.063    apple_inst/apple_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 apple_inst/rand_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_inst/apple_x_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.869%)  route 0.136ns (49.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.557     1.440    apple_inst/CLK100MHZ
    SLICE_X32Y32         FDRE                                         r  apple_inst/rand_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  apple_inst/rand_x_reg[7]/Q
                         net (fo=5, routed)           0.136     1.717    apple_inst/rand_x_reg[7]
    SLICE_X31Y32         FDSE                                         r  apple_inst/apple_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.824     0.824    apple_inst/clk_out1
    SLICE_X31Y32         FDSE                                         r  apple_inst/apple_x_reg[7]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.186     1.009    
    SLICE_X31Y32         FDSE (Hold_fdse_C_D)         0.078     1.087    apple_inst/apple_x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 apple_inst/rand_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_inst/apple_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.741%)  route 0.137ns (49.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.558     1.441    apple_inst/CLK100MHZ
    SLICE_X31Y33         FDRE                                         r  apple_inst/rand_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  apple_inst/rand_x_reg[1]/Q
                         net (fo=8, routed)           0.137     1.719    apple_inst/rand_x_reg[1]
    SLICE_X29Y32         FDRE                                         r  apple_inst/apple_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.825     0.825    apple_inst/clk_out1
    SLICE_X29Y32         FDRE                                         r  apple_inst/apple_x_reg[1]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.186     1.010    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.078     1.088    apple_inst/apple_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 apple_inst/rand_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_inst/apple_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.399%)  route 0.139ns (49.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.558     1.441    apple_inst/CLK100MHZ
    SLICE_X31Y33         FDRE                                         r  apple_inst/rand_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  apple_inst/rand_x_reg[6]/Q
                         net (fo=6, routed)           0.139     1.721    apple_inst/rand_x_reg[6]
    SLICE_X28Y33         FDRE                                         r  apple_inst/apple_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.826     0.826    apple_inst/clk_out1
    SLICE_X28Y33         FDRE                                         r  apple_inst/apple_x_reg[6]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.186     1.011    
    SLICE_X28Y33         FDRE (Hold_fdre_C_D)         0.076     1.087    apple_inst/apple_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 apple_inst/rand_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_inst/apple_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.547%)  route 0.138ns (49.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.557     1.440    apple_inst/CLK100MHZ
    SLICE_X32Y32         FDRE                                         r  apple_inst/rand_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  apple_inst/rand_x_reg[9]/Q
                         net (fo=3, routed)           0.138     1.719    apple_inst/rand_x_reg[9]
    SLICE_X35Y31         FDRE                                         r  apple_inst/apple_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.822     0.822    apple_inst/clk_out1
    SLICE_X35Y31         FDRE                                         r  apple_inst/apple_x_reg[9]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.186     1.007    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.078     1.085    apple_inst/apple_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 apple_inst/rand_x_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_inst/apple_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.727%)  route 0.154ns (52.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.558     1.441    apple_inst/CLK100MHZ
    SLICE_X31Y33         FDSE                                         r  apple_inst/rand_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDSE (Prop_fdse_C_Q)         0.141     1.582 r  apple_inst/rand_x_reg[2]/Q
                         net (fo=7, routed)           0.154     1.737    apple_inst/rand_x_reg[2]
    SLICE_X28Y33         FDRE                                         r  apple_inst/apple_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.826     0.826    apple_inst/clk_out1
    SLICE_X28Y33         FDRE                                         r  apple_inst/apple_x_reg[2]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.186     1.011    
    SLICE_X28Y33         FDRE (Hold_fdre_C_D)         0.075     1.086    apple_inst/apple_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 apple_inst/rand_x_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_inst/apple_x_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.119%)  route 0.104ns (44.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.558     1.441    apple_inst/CLK100MHZ
    SLICE_X31Y33         FDSE                                         r  apple_inst/rand_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDSE (Prop_fdse_C_Q)         0.128     1.569 r  apple_inst/rand_x_reg[4]/Q
                         net (fo=5, routed)           0.104     1.673    apple_inst/rand_x_reg[4]
    SLICE_X30Y33         FDSE                                         r  apple_inst/apple_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.825     0.825    apple_inst/clk_out1
    SLICE_X30Y33         FDSE                                         r  apple_inst/apple_x_reg[4]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.186     1.010    
    SLICE_X30Y33         FDSE (Hold_fdse_C_D)         0.011     1.021    apple_inst/apple_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 apple_inst/rand_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_inst/apple_x_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.098%)  route 0.144ns (52.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.557     1.440    apple_inst/CLK100MHZ
    SLICE_X32Y32         FDRE                                         r  apple_inst/rand_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  apple_inst/rand_x_reg[8]/Q
                         net (fo=4, routed)           0.144     1.712    apple_inst/rand_x_reg[8]
    SLICE_X33Y31         FDSE                                         r  apple_inst/apple_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     0.817    clk_40M_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_40M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_40M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_40M_gen/inst/clkout1_buf/O
                         net (fo=281, routed)         0.823     0.823    apple_inst/clk_out1
    SLICE_X33Y31         FDSE                                         r  apple_inst/apple_x_reg[8]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.186     1.008    
    SLICE_X33Y31         FDSE (Hold_fdse_C_D)         0.022     1.030    apple_inst/apple_x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.682    





