

================================================================
== Vivado HLS Report for 'SHA1ProcessMessageBlock_Block_proc'
================================================================
* Date:           Tue Sep 13 00:41:55 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        sha1_hls
* Solution:       dataflow_inline
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  169|  169|  169|  169|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop3   |   40|   40|         2|          -|          -|    20|    no    |
        |- loop4   |   40|   40|         2|          -|          -|    20|    no    |
        |- loop5   |   40|   40|         2|          -|          -|    20|    no    |
        |- loop6   |   40|   40|         2|          -|          -|    20|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    963|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    857|
|Register         |        -|      -|     948|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     948|   1820|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |grp_fu_838_p2        |     +    |      0|  0|   7|           7|           7|
    |temp_1_fu_622_p2     |     +    |      0|  0|  16|          32|          32|
    |temp_2_fu_731_p2     |     +    |      0|  0|  16|          32|          32|
    |temp_3_fu_872_p2     |     +    |      0|  0|  16|          32|          32|
    |temp_fu_450_p2       |     +    |      0|  0|  16|          32|          32|
    |tmp11_fu_866_p2      |     +    |      0|  0|  16|          32|          32|
    |tmp12_fu_810_p2      |     +    |      0|  0|  16|          32|          32|
    |tmp13_fu_804_p2      |     +    |      0|  0|  16|          31|          32|
    |tmp1_fu_519_p2       |     +    |      0|  0|  16|          32|          32|
    |tmp2_fu_844_p2       |     +    |      0|  0|  16|          31|          32|
    |tmp4_fu_610_p2       |     +    |      0|  0|  16|          32|          32|
    |tmp5_fu_616_p2       |     +    |      0|  0|  16|          32|          32|
    |tmp6_fu_604_p2       |     +    |      0|  0|  16|          31|          32|
    |tmp7_fu_719_p2       |     +    |      0|  0|  16|          32|          32|
    |tmp8_fu_725_p2       |     +    |      0|  0|  16|          32|          32|
    |tmp9_fu_713_p2       |     +    |      0|  0|  16|          32|          32|
    |tmp_32_fu_525_p2     |     +    |      0|  0|  32|          32|          32|
    |tmp_33_fu_850_p2     |     +    |      0|  0|  32|          32|          32|
    |tmp_34_fu_856_p2     |     +    |      0|  0|  32|          32|          32|
    |tmp_35_fu_861_p2     |     +    |      0|  0|  32|          32|          32|
    |tmp_36_fu_877_p2     |     +    |      0|  0|  32|          32|          32|
    |tmp_fu_513_p2        |     +    |      0|  0|  16|          32|          32|
    |tmp_13_fu_495_p2     |    and   |      0|  0|  44|          32|          32|
    |tmp_15_fu_483_p2     |    and   |      0|  0|  44|          32|          32|
    |tmp_27_fu_701_p2     |    and   |      0|  0|  44|          32|          32|
    |tmp_28_fu_695_p2     |    and   |      0|  0|  44|          32|          32|
    |exitcond1_fu_650_p2  |   icmp   |      0|  0|   3|           6|           4|
    |exitcond2_fu_553_p2  |   icmp   |      0|  0|   3|           6|           6|
    |exitcond3_fu_444_p2  |   icmp   |      0|  0|   2|           5|           5|
    |exitcond_fu_759_p2   |   icmp   |      0|  0|   3|           7|           7|
    |ap_sig_65            |    or    |      0|  0|   1|           1|           1|
    |tmp_16_fu_501_p2     |    or    |      0|  0|  44|          32|          32|
    |tmp_26_fu_689_p2     |    or    |      0|  0|  44|          32|          32|
    |tmp_29_fu_707_p2     |    or    |      0|  0|  44|          32|          32|
    |tmp10_fu_787_p2      |    xor   |      0|  0|  44|          32|          32|
    |tmp3_fu_592_p2       |    xor   |      0|  0|  44|          32|          32|
    |tmp_14_fu_489_p2     |    xor   |      0|  0|  44|          32|           2|
    |tmp_21_fu_598_p2     |    xor   |      0|  0|  44|          32|          32|
    |tmp_39_fu_793_p2     |    xor   |      0|  0|  44|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 963|        1085|        1056|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |B_1_reg_216                         |  32|          2|   32|         64|
    |B_2_reg_284                         |  32|          2|   32|         64|
    |B_3_reg_353                         |  32|          2|   32|         64|
    |B_4_reg_421                         |  32|          2|   32|         64|
    |D_1_reg_195                         |  32|          2|   32|         64|
    |D_2_reg_261                         |  32|          2|   32|         64|
    |D_3_reg_330                         |  32|          2|   32|         64|
    |D_4_reg_399                         |  32|          2|   32|         64|
    |E1_reg_174                          |  32|          2|   32|         64|
    |E_1_reg_238                         |  32|          2|   32|         64|
    |E_2_reg_307                         |  32|          2|   32|         64|
    |E_3_reg_376                         |  32|          2|   32|         64|
    |E_4_reg_184                         |  32|          2|   32|         64|
    |E_5_reg_249                         |  32|          2|   32|         64|
    |E_6_reg_318                         |  32|          2|   32|         64|
    |E_7_reg_387                         |  32|          2|   32|         64|
    |W_address0                          |   7|          5|    7|         35|
    |ap_NS_fsm                           |   6|         15|    1|         15|
    |context_Intermediate_Hash_address0  |   3|          6|    3|         18|
    |context_Intermediate_Hash_address1  |   3|          6|    3|         18|
    |context_Intermediate_Hash_d0        |  32|          3|   32|         96|
    |context_Intermediate_Hash_d1        |  32|          4|   32|        128|
    |grp_fu_838_p0                       |   7|          4|    7|         28|
    |grp_fu_838_p1                       |   7|          5|    7|         35|
    |reg_1017                            |  32|          4|   32|        128|
    |reg_953                             |  32|          4|   32|        128|
    |reg_999                             |  32|          6|   32|        192|
    |t_2_reg_227                         |   5|          2|    5|         10|
    |t_3_reg_296                         |   6|          2|    6|         12|
    |t_4_reg_365                         |   6|          2|    6|         12|
    |t_5_reg_433                         |   7|          2|    7|         14|
    |word_assign_1_reg_206               |  32|          2|   32|         64|
    |word_assign_2_reg_273               |  32|          2|   32|         64|
    |word_assign_3_reg_342               |  32|          2|   32|         64|
    |word_assign_4_reg_411               |  32|          2|   32|         64|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 857|        110|  852|       2149|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |A_reg_904              |  32|   0|   32|          0|
    |B_1_reg_216            |  32|   0|   32|          0|
    |B_2_reg_284            |  32|   0|   32|          0|
    |B_3_reg_353            |  32|   0|   32|          0|
    |B_4_reg_421            |  32|   0|   32|          0|
    |B_reg_1032             |  32|   0|   32|          0|
    |C_reg_910              |  32|   0|   32|          0|
    |D_1_reg_195            |  32|   0|   32|          0|
    |D_2_reg_261            |  32|   0|   32|          0|
    |D_3_reg_330            |  32|   0|   32|          0|
    |D_4_reg_399            |  32|   0|   32|          0|
    |D_reg_928              |  32|   0|   32|          0|
    |E1_reg_174             |  32|   0|   32|          0|
    |E_1_reg_238            |  32|   0|   32|          0|
    |E_2_reg_307            |  32|   0|   32|          0|
    |E_3_reg_376            |  32|   0|   32|          0|
    |E_4_reg_184            |  32|   0|   32|          0|
    |E_5_reg_249            |  32|   0|   32|          0|
    |E_6_reg_318            |  32|   0|   32|          0|
    |E_7_reg_387            |  32|   0|   32|          0|
    |E_reg_1047             |  32|   0|   32|          0|
    |ap_CS_fsm              |  14|   0|   14|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |reg_1017               |  32|   0|   32|          0|
    |reg_953                |  32|   0|   32|          0|
    |reg_966                |   7|   0|    7|          0|
    |reg_994                |   6|   0|    6|          0|
    |reg_999                |  32|   0|   32|          0|
    |t_2_reg_227            |   5|   0|    5|          0|
    |t_3_reg_296            |   6|   0|    6|          0|
    |t_4_reg_365            |   6|   0|    6|          0|
    |t_5_reg_433            |   7|   0|    7|          0|
    |word_assign_1_reg_206  |  32|   0|   32|          0|
    |word_assign_2_reg_273  |  32|   0|   32|          0|
    |word_assign_3_reg_342  |  32|   0|   32|          0|
    |word_assign_4_reg_411  |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 948|   0|  948|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                              |  in |    1| ap_ctrl_hs | SHA1ProcessMessageBlock_Block__proc | return value |
|ap_rst                              |  in |    1| ap_ctrl_hs | SHA1ProcessMessageBlock_Block__proc | return value |
|ap_start                            |  in |    1| ap_ctrl_hs | SHA1ProcessMessageBlock_Block__proc | return value |
|ap_done                             | out |    1| ap_ctrl_hs | SHA1ProcessMessageBlock_Block__proc | return value |
|ap_continue                         |  in |    1| ap_ctrl_hs | SHA1ProcessMessageBlock_Block__proc | return value |
|ap_idle                             | out |    1| ap_ctrl_hs | SHA1ProcessMessageBlock_Block__proc | return value |
|ap_ready                            | out |    1| ap_ctrl_hs | SHA1ProcessMessageBlock_Block__proc | return value |
|context_Intermediate_Hash_address0  | out |    3|  ap_memory |      context_Intermediate_Hash      |     array    |
|context_Intermediate_Hash_ce0       | out |    1|  ap_memory |      context_Intermediate_Hash      |     array    |
|context_Intermediate_Hash_we0       | out |    1|  ap_memory |      context_Intermediate_Hash      |     array    |
|context_Intermediate_Hash_d0        | out |   32|  ap_memory |      context_Intermediate_Hash      |     array    |
|context_Intermediate_Hash_q0        |  in |   32|  ap_memory |      context_Intermediate_Hash      |     array    |
|context_Intermediate_Hash_address1  | out |    3|  ap_memory |      context_Intermediate_Hash      |     array    |
|context_Intermediate_Hash_ce1       | out |    1|  ap_memory |      context_Intermediate_Hash      |     array    |
|context_Intermediate_Hash_we1       | out |    1|  ap_memory |      context_Intermediate_Hash      |     array    |
|context_Intermediate_Hash_d1        | out |   32|  ap_memory |      context_Intermediate_Hash      |     array    |
|context_Intermediate_Hash_q1        |  in |   32|  ap_memory |      context_Intermediate_Hash      |     array    |
|W_address0                          | out |    7|  ap_memory |                  W                  |     array    |
|W_ce0                               | out |    1|  ap_memory |                  W                  |     array    |
|W_q0                                |  in |   32|  ap_memory |                  W                  |     array    |
|context_Message_Block_Index         | out |   16|   ap_vld   |     context_Message_Block_Index     |    pointer   |
|context_Message_Block_Index_ap_vld  | out |    1|   ap_vld   |     context_Message_Block_Index     |    pointer   |
+------------------------------------+-----+-----+------------+-------------------------------------+--------------+

