Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 13 14:14:06 2025
| Host         : Amars-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fir_filter_timing_summary_routed.rpt -pb fir_filter_timing_summary_routed.pb -rpx fir_filter_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_filter
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check                 1980        
TIMING-16  Warning   Large setup violation                     64          
TIMING-18  Warning   Missing input or output delay             1           
XDCH-2     Warning   Same min and max delay values on IO port  80          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.458      -84.131                     64                 9010        0.058        0.000                      0                 9010        4.220        0.000                       0                  8949  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.458      -84.131                     64                 9010        0.058        0.000                      0                 9010        4.220        0.000                       0                  8949  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           64  Failing Endpoints,  Worst Slack       -1.458ns,  Total Violation      -84.131ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.458ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101][25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_out[25]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 2.750ns (68.588%)  route 1.259ns (31.412%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.413ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        1.637     4.413    clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  accumulator_pipeline_reg[101][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.269     4.682 r  accumulator_pipeline_reg[101][25]/Q
                         net (fo=1, routed)           1.259     5.941    y_out_OBUF[25]
    N22                  OBUF (Prop_obuf_I_O)         2.481     8.422 r  y_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000     8.422    y_out[25]
    N22                                                               r  y_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -3.000     6.965    
  -------------------------------------------------------------------
                         required time                          6.965    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                 -1.458    

Slack (VIOLATED) :        -1.443ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101][42]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_out[42]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 2.737ns (68.829%)  route 1.240ns (31.171%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        1.655     4.431    clk_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  accumulator_pipeline_reg[101][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.269     4.700 r  accumulator_pipeline_reg[101][42]/Q
                         net (fo=1, routed)           1.240     5.940    y_out_OBUF[42]
    P24                  OBUF (Prop_obuf_I_O)         2.468     8.408 r  y_out_OBUF[42]_inst/O
                         net (fo=0)                   0.000     8.408    y_out[42]
    P24                                                               r  y_out[42] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -3.000     6.965    
  -------------------------------------------------------------------
                         required time                          6.965    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                 -1.443    

Slack (VIOLATED) :        -1.440ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_out[2]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 2.715ns (68.343%)  route 1.258ns (31.657%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.432ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        1.656     4.432    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  accumulator_pipeline_reg[101][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.269     4.701 r  accumulator_pipeline_reg[101][2]/Q
                         net (fo=1, routed)           1.258     5.959    y_out_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         2.446     8.405 r  y_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.405    y_out[2]
    R18                                                               r  y_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -3.000     6.965    
  -------------------------------------------------------------------
                         required time                          6.965    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                 -1.440    

Slack (VIOLATED) :        -1.434ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101][35]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_out[35]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 2.733ns (68.797%)  route 1.240ns (31.203%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        1.650     4.426    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  accumulator_pipeline_reg[101][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.269     4.695 r  accumulator_pipeline_reg[101][35]/Q
                         net (fo=1, routed)           1.240     5.935    y_out_OBUF[35]
    M20                  OBUF (Prop_obuf_I_O)         2.464     8.399 r  y_out_OBUF[35]_inst/O
                         net (fo=0)                   0.000     8.399    y_out[35]
    M20                                                               r  y_out[35] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -3.000     6.965    
  -------------------------------------------------------------------
                         required time                          6.965    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                 -1.434    

Slack (VIOLATED) :        -1.410ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_out[14]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 2.710ns (68.640%)  route 1.238ns (31.360%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.427ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        1.651     4.427    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  accumulator_pipeline_reg[101][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.269     4.696 r  accumulator_pipeline_reg[101][14]/Q
                         net (fo=1, routed)           1.238     5.934    y_out_OBUF[14]
    U19                  OBUF (Prop_obuf_I_O)         2.441     8.375 r  y_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.375    y_out[14]
    U19                                                               r  y_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -3.000     6.965    
  -------------------------------------------------------------------
                         required time                          6.965    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                 -1.410    

Slack (VIOLATED) :        -1.402ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101][49]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_out[49]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 2.691ns (68.402%)  route 1.243ns (31.598%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        1.657     4.433    clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  accumulator_pipeline_reg[101][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.269     4.702 r  accumulator_pipeline_reg[101][49]/Q
                         net (fo=1, routed)           1.243     5.945    y_out_OBUF[49]
    N16                  OBUF (Prop_obuf_I_O)         2.422     8.366 r  y_out_OBUF[49]_inst/O
                         net (fo=0)                   0.000     8.366    y_out[49]
    N16                                                               r  y_out[49] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -3.000     6.965    
  -------------------------------------------------------------------
                         required time                          6.965    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                 -1.402    

Slack (VIOLATED) :        -1.377ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101][44]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_out[44]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 2.771ns (70.859%)  route 1.139ns (29.141%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.432ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        1.656     4.432    clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  accumulator_pipeline_reg[101][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269     4.701 r  accumulator_pipeline_reg[101][44]/Q
                         net (fo=1, routed)           1.139     5.840    y_out_OBUF[44]
    M25                  OBUF (Prop_obuf_I_O)         2.502     8.342 r  y_out_OBUF[44]_inst/O
                         net (fo=0)                   0.000     8.342    y_out[44]
    M25                                                               r  y_out[44] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -3.000     6.965    
  -------------------------------------------------------------------
                         required time                          6.965    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                 -1.377    

Slack (VIOLATED) :        -1.377ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101][47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_out[47]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 2.771ns (70.902%)  route 1.137ns (29.098%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        1.657     4.433    clk_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  accumulator_pipeline_reg[101][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.269     4.702 r  accumulator_pipeline_reg[101][47]/Q
                         net (fo=1, routed)           1.137     5.839    y_out_OBUF[47]
    K26                  OBUF (Prop_obuf_I_O)         2.502     8.341 r  y_out_OBUF[47]_inst/O
                         net (fo=0)                   0.000     8.341    y_out[47]
    K26                                                               r  y_out[47] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -3.000     6.965    
  -------------------------------------------------------------------
                         required time                          6.965    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                 -1.377    

Slack (VIOLATED) :        -1.374ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101][48]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_out[48]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 2.769ns (70.883%)  route 1.137ns (29.117%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.433ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        1.657     4.433    clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  accumulator_pipeline_reg[101][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.269     4.702 r  accumulator_pipeline_reg[101][48]/Q
                         net (fo=1, routed)           1.137     5.839    y_out_OBUF[48]
    K25                  OBUF (Prop_obuf_I_O)         2.500     8.339 r  y_out_OBUF[48]_inst/O
                         net (fo=0)                   0.000     8.339    y_out[48]
    K25                                                               r  y_out[48] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -3.000     6.965    
  -------------------------------------------------------------------
                         required time                          6.965    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                 -1.374    

Slack (VIOLATED) :        -1.374ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101][43]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_out[43]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 2.767ns (70.831%)  route 1.139ns (29.169%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.432ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        1.656     4.432    clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  accumulator_pipeline_reg[101][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.269     4.701 r  accumulator_pipeline_reg[101][43]/Q
                         net (fo=1, routed)           1.139     5.840    y_out_OBUF[43]
    L25                  OBUF (Prop_obuf_I_O)         2.498     8.338 r  y_out_OBUF[43]_inst/O
                         net (fo=0)                   0.000     8.338    y_out[43]
    L25                                                               r  y_out[43] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -3.000     6.965    
  -------------------------------------------------------------------
                         required time                          6.965    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                 -1.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 accumulator_pipeline_reg[45][31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_pipeline_reg[46][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.195ns (49.656%)  route 0.198ns (50.344%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.543     1.400    clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  accumulator_pipeline_reg[45][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.118     1.518 r  accumulator_pipeline_reg[45][31]/Q
                         net (fo=3, routed)           0.198     1.716    accumulator_pipeline_reg[45][31]
    SLICE_X45Y49         LUT2 (Prop_lut2_I1_O)        0.028     1.744 r  accumulator_pipeline[46][31]_i_2/O
                         net (fo=1, routed)           0.000     1.744    accumulator_pipeline[46][31]_i_2_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.793 r  accumulator_pipeline_reg[46][31]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.793    accumulator_pipeline_reg[46][31]_i_1_n_4
    SLICE_X45Y49         FDRE                                         r  accumulator_pipeline_reg[46][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.815     1.988    clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  accumulator_pipeline_reg[46][31]/C
                         clock pessimism             -0.324     1.664    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.071     1.735    accumulator_pipeline_reg[46][31]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 accumulator_pipeline_reg[47][33]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_pipeline_reg[48][33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.195ns (49.735%)  route 0.197ns (50.265%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.542     1.399    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  accumulator_pipeline_reg[47][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.118     1.517 r  accumulator_pipeline_reg[47][33]/Q
                         net (fo=3, routed)           0.197     1.714    accumulator_pipeline_reg[47][33]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.028     1.742 r  accumulator_pipeline[48][35]_i_4/O
                         net (fo=1, routed)           0.000     1.742    accumulator_pipeline[48][35]_i_4_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.791 r  accumulator_pipeline_reg[48][35]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.791    accumulator_pipeline_reg[48][35]_i_1_n_6
    SLICE_X40Y49         FDRE                                         r  accumulator_pipeline_reg[48][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.812     1.985    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  accumulator_pipeline_reg[48][33]/C
                         clock pessimism             -0.324     1.661    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.071     1.732    accumulator_pipeline_reg[48][33]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 accumulator_pipeline_reg[45][28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_pipeline_reg[46][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.201ns (50.972%)  route 0.193ns (49.028%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.543     1.400    clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  accumulator_pipeline_reg[45][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.118     1.518 r  accumulator_pipeline_reg[45][28]/Q
                         net (fo=3, routed)           0.193     1.712    accumulator_pipeline_reg[45][28]
    SLICE_X45Y49         LUT2 (Prop_lut2_I1_O)        0.028     1.740 r  accumulator_pipeline[46][31]_i_5/O
                         net (fo=1, routed)           0.000     1.740    accumulator_pipeline[46][31]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.795 r  accumulator_pipeline_reg[46][31]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.795    accumulator_pipeline_reg[46][31]_i_1_n_7
    SLICE_X45Y49         FDRE                                         r  accumulator_pipeline_reg[46][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.815     1.988    clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  accumulator_pipeline_reg[46][28]/C
                         clock pessimism             -0.324     1.664    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.071     1.735    accumulator_pipeline_reg[46][28]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 accumulator_pipeline_reg[49][53]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_pipeline_reg[50][53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.175ns (41.439%)  route 0.247ns (58.561%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.542     1.399    clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  accumulator_pipeline_reg[49][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.100     1.499 r  accumulator_pipeline_reg[49][53]/Q
                         net (fo=3, routed)           0.247     1.747    accumulator_pipeline_reg[49][53]
    SLICE_X48Y48         LUT2 (Prop_lut2_I1_O)        0.028     1.775 r  accumulator_pipeline[50][55]_i_4/O
                         net (fo=1, routed)           0.000     1.775    accumulator_pipeline[50][55]_i_4_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.822 r  accumulator_pipeline_reg[50][55]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.822    accumulator_pipeline_reg[50][55]_i_1_n_6
    SLICE_X48Y48         FDRE                                         r  accumulator_pipeline_reg[50][53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.816     1.989    clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  accumulator_pipeline_reg[50][53]/C
                         clock pessimism             -0.324     1.665    
    SLICE_X48Y48         FDRE (Hold_fdre_C_D)         0.092     1.757    accumulator_pipeline_reg[50][53]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 accumulator_pipeline_reg[10][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_pipeline_reg[11][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.241ns (59.785%)  route 0.162ns (40.215%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.552     1.409    clk_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  accumulator_pipeline_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.107     1.516 r  accumulator_pipeline_reg[10][2]/Q
                         net (fo=2, routed)           0.162     1.678    accumulator_pipeline_reg[10][2]
    SLICE_X11Y48         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.134     1.812 r  accumulator_pipeline_reg[11][3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    accumulator_pipeline_reg[11][3]_i_1_n_4
    SLICE_X11Y48         FDRE                                         r  accumulator_pipeline_reg[11][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.824     1.997    clk_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  accumulator_pipeline_reg[11][3]/C
                         clock pessimism             -0.324     1.673    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.071     1.744    accumulator_pipeline_reg[11][3]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 accumulator_pipeline_reg[49][49]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_pipeline_reg[50][49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.175ns (40.731%)  route 0.255ns (59.269%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.543     1.400    clk_IBUF_BUFG
    SLICE_X49Y52         FDRE                                         r  accumulator_pipeline_reg[49][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.100     1.500 r  accumulator_pipeline_reg[49][49]/Q
                         net (fo=3, routed)           0.255     1.755    accumulator_pipeline_reg[49][49]
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.028     1.783 r  accumulator_pipeline[50][51]_i_4/O
                         net (fo=1, routed)           0.000     1.783    accumulator_pipeline[50][51]_i_4_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.830 r  accumulator_pipeline_reg[50][51]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.830    accumulator_pipeline_reg[50][51]_i_1_n_6
    SLICE_X48Y47         FDRE                                         r  accumulator_pipeline_reg[50][49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.816     1.989    clk_IBUF_BUFG
    SLICE_X48Y47         FDRE                                         r  accumulator_pipeline_reg[50][49]/C
                         clock pessimism             -0.324     1.665    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.092     1.757    accumulator_pipeline_reg[50][49]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 accumulator_pipeline_reg[49][49]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_pipeline_reg[50][50]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.175ns (40.731%)  route 0.255ns (59.269%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.543     1.400    clk_IBUF_BUFG
    SLICE_X49Y52         FDRE                                         r  accumulator_pipeline_reg[49][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.100     1.500 r  accumulator_pipeline_reg[49][49]/Q
                         net (fo=3, routed)           0.255     1.755    accumulator_pipeline_reg[49][49]
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.028     1.783 r  accumulator_pipeline[50][51]_i_3/O
                         net (fo=1, routed)           0.000     1.783    accumulator_pipeline[50][51]_i_3_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     1.830 r  accumulator_pipeline_reg[50][51]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    accumulator_pipeline_reg[50][51]_i_1_n_5
    SLICE_X48Y47         FDRE                                         r  accumulator_pipeline_reg[50][50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.816     1.989    clk_IBUF_BUFG
    SLICE_X48Y47         FDRE                                         r  accumulator_pipeline_reg[50][50]/C
                         clock pessimism             -0.324     1.665    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.092     1.757    accumulator_pipeline_reg[50][50]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 accumulator_pipeline_reg[10][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_pipeline_reg[11][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.226ns (55.281%)  route 0.183ns (44.719%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.551     1.408    clk_IBUF_BUFG
    SLICE_X10Y53         FDRE                                         r  accumulator_pipeline_reg[10][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.107     1.515 r  accumulator_pipeline_reg[10][0]/Q
                         net (fo=2, routed)           0.183     1.698    accumulator_pipeline_reg[10][0]
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.064     1.762 r  accumulator_pipeline[11][3]_i_5/O
                         net (fo=1, routed)           0.000     1.762    accumulator_pipeline[11][3]_i_5_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.817 r  accumulator_pipeline_reg[11][3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.817    accumulator_pipeline_reg[11][3]_i_1_n_7
    SLICE_X11Y48         FDRE                                         r  accumulator_pipeline_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.824     1.997    clk_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  accumulator_pipeline_reg[11][0]/C
                         clock pessimism             -0.324     1.673    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.071     1.744    accumulator_pipeline_reg[11][0]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 accumulator_pipeline_reg[49][45]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_pipeline_reg[50][45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.175ns (40.731%)  route 0.255ns (59.269%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.543     1.400    clk_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  accumulator_pipeline_reg[49][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.100     1.500 r  accumulator_pipeline_reg[49][45]/Q
                         net (fo=3, routed)           0.255     1.755    accumulator_pipeline_reg[49][45]
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.028     1.783 r  accumulator_pipeline[50][47]_i_4/O
                         net (fo=1, routed)           0.000     1.783    accumulator_pipeline[50][47]_i_4_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.830 r  accumulator_pipeline_reg[50][47]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.830    accumulator_pipeline_reg[50][47]_i_1_n_6
    SLICE_X48Y46         FDRE                                         r  accumulator_pipeline_reg[50][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.815     1.988    clk_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  accumulator_pipeline_reg[50][45]/C
                         clock pessimism             -0.324     1.664    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.092     1.756    accumulator_pipeline_reg[50][45]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 accumulator_pipeline_reg[49][45]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_pipeline_reg[50][46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.175ns (40.731%)  route 0.255ns (59.269%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.543     1.400    clk_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  accumulator_pipeline_reg[49][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.100     1.500 r  accumulator_pipeline_reg[49][45]/Q
                         net (fo=3, routed)           0.255     1.755    accumulator_pipeline_reg[49][45]
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.028     1.783 r  accumulator_pipeline[50][47]_i_3/O
                         net (fo=1, routed)           0.000     1.783    accumulator_pipeline[50][47]_i_3_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     1.830 r  accumulator_pipeline_reg[50][47]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    accumulator_pipeline_reg[50][47]_i_1_n_5
    SLICE_X48Y46         FDRE                                         r  accumulator_pipeline_reg[50][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.815     1.988    clk_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  accumulator_pipeline_reg[50][46]/C
                         clock pessimism             -0.324     1.664    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.092     1.756    accumulator_pipeline_reg[50][46]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X6Y60    accumulator_pipeline_reg[0][15]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X6Y60    accumulator_pipeline_reg[0][16]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X6Y61    accumulator_pipeline_reg[0][18]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X6Y61    accumulator_pipeline_reg[0][19]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X10Y53   accumulator_pipeline_reg[10][0]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X10Y51   accumulator_pipeline_reg[10][10]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X10Y51   accumulator_pipeline_reg[10][11]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X10Y53   accumulator_pipeline_reg[10][12]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X10Y54   accumulator_pipeline_reg[10][13]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X22Y35   accumulator_pipeline_reg[36][0]_srl6___accumulator_pipeline_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X22Y35   accumulator_pipeline_reg[36][0]_srl6___accumulator_pipeline_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y40   accumulator_pipeline_reg[36][1]_srl6___accumulator_pipeline_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y40   accumulator_pipeline_reg[36][1]_srl6___accumulator_pipeline_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y40   accumulator_pipeline_reg[36][2]_srl6___accumulator_pipeline_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y40   accumulator_pipeline_reg[36][2]_srl6___accumulator_pipeline_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X38Y38   accumulator_pipeline_reg[36][3]_srl4___accumulator_pipeline_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X38Y38   accumulator_pipeline_reg[36][3]_srl4___accumulator_pipeline_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X38Y38   accumulator_pipeline_reg[36][4]_srl4___accumulator_pipeline_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X38Y38   accumulator_pipeline_reg[36][4]_srl4___accumulator_pipeline_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X22Y35   accumulator_pipeline_reg[36][0]_srl6___accumulator_pipeline_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X22Y35   accumulator_pipeline_reg[36][0]_srl6___accumulator_pipeline_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y40   accumulator_pipeline_reg[36][1]_srl6___accumulator_pipeline_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y40   accumulator_pipeline_reg[36][1]_srl6___accumulator_pipeline_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y40   accumulator_pipeline_reg[36][2]_srl6___accumulator_pipeline_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X18Y40   accumulator_pipeline_reg[36][2]_srl6___accumulator_pipeline_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X38Y38   accumulator_pipeline_reg[36][3]_srl4___accumulator_pipeline_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X38Y38   accumulator_pipeline_reg[36][3]_srl4___accumulator_pipeline_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X38Y38   accumulator_pipeline_reg[36][4]_srl4___accumulator_pipeline_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X38Y38   accumulator_pipeline_reg[36][4]_srl4___accumulator_pipeline_reg_r_4/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          8728 Endpoints
Min Delay          8728 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            accumulator_pipeline_reg[71][60]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.861ns  (logic 0.902ns (5.685%)  route 14.959ns (94.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=8728, routed)       14.959    15.861    rst_IBUF
    SLICE_X33Y27         FDRE                                         r  accumulator_pipeline_reg[71][60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        1.462     4.069    clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  accumulator_pipeline_reg[71][60]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            accumulator_pipeline_reg[71][61]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.861ns  (logic 0.902ns (5.685%)  route 14.959ns (94.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=8728, routed)       14.959    15.861    rst_IBUF
    SLICE_X33Y27         FDRE                                         r  accumulator_pipeline_reg[71][61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        1.462     4.069    clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  accumulator_pipeline_reg[71][61]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            accumulator_pipeline_reg[71][62]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.861ns  (logic 0.902ns (5.685%)  route 14.959ns (94.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=8728, routed)       14.959    15.861    rst_IBUF
    SLICE_X33Y27         FDRE                                         r  accumulator_pipeline_reg[71][62]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        1.462     4.069    clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  accumulator_pipeline_reg[71][62]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            accumulator_pipeline_reg[71][63]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.861ns  (logic 0.902ns (5.685%)  route 14.959ns (94.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=8728, routed)       14.959    15.861    rst_IBUF
    SLICE_X33Y27         FDRE                                         r  accumulator_pipeline_reg[71][63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        1.462     4.069    clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  accumulator_pipeline_reg[71][63]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            accumulator_pipeline_reg[71][56]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.758ns  (logic 0.902ns (5.723%)  route 14.856ns (94.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=8728, routed)       14.856    15.758    rst_IBUF
    SLICE_X33Y26         FDRE                                         r  accumulator_pipeline_reg[71][56]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        1.461     4.068    clk_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  accumulator_pipeline_reg[71][56]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            accumulator_pipeline_reg[71][57]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.758ns  (logic 0.902ns (5.723%)  route 14.856ns (94.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=8728, routed)       14.856    15.758    rst_IBUF
    SLICE_X33Y26         FDRE                                         r  accumulator_pipeline_reg[71][57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        1.461     4.068    clk_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  accumulator_pipeline_reg[71][57]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            accumulator_pipeline_reg[71][58]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.758ns  (logic 0.902ns (5.723%)  route 14.856ns (94.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=8728, routed)       14.856    15.758    rst_IBUF
    SLICE_X33Y26         FDRE                                         r  accumulator_pipeline_reg[71][58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        1.461     4.068    clk_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  accumulator_pipeline_reg[71][58]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            accumulator_pipeline_reg[71][59]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.758ns  (logic 0.902ns (5.723%)  route 14.856ns (94.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=8728, routed)       14.856    15.758    rst_IBUF
    SLICE_X33Y26         FDRE                                         r  accumulator_pipeline_reg[71][59]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        1.461     4.068    clk_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  accumulator_pipeline_reg[71][59]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            accumulator_pipeline_reg[72][60]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.650ns  (logic 0.902ns (5.762%)  route 14.748ns (94.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=8728, routed)       14.748    15.650    rst_IBUF
    SLICE_X32Y25         FDRE                                         r  accumulator_pipeline_reg[72][60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        1.459     4.066    clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  accumulator_pipeline_reg[72][60]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            accumulator_pipeline_reg[72][61]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.650ns  (logic 0.902ns (5.762%)  route 14.748ns (94.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=8728, routed)       14.748    15.650    rst_IBUF
    SLICE_X32Y25         FDRE                                         r  accumulator_pipeline_reg[72][61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        1.459     4.066    clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  accumulator_pipeline_reg[72][61]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            accumulator_pipeline_reg[101][50]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.165ns (30.734%)  route 0.372ns (69.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  rst_IBUF_inst/O
                         net (fo=8728, routed)        0.372     0.537    rst_IBUF
    SLICE_X0Y67          FDRE                                         r  accumulator_pipeline_reg[101][50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.775     1.948    clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  accumulator_pipeline_reg[101][50]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            accumulator_pipeline_reg[101][51]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.165ns (28.052%)  route 0.423ns (71.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  rst_IBUF_inst/O
                         net (fo=8728, routed)        0.423     0.589    rst_IBUF
    SLICE_X0Y68          FDRE                                         r  accumulator_pipeline_reg[101][51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.774     1.947    clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  accumulator_pipeline_reg[101][51]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            accumulator_pipeline_reg[101][52]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.165ns (25.801%)  route 0.475ns (74.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  rst_IBUF_inst/O
                         net (fo=8728, routed)        0.475     0.640    rst_IBUF
    SLICE_X0Y69          FDRE                                         r  accumulator_pipeline_reg[101][52]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.773     1.946    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  accumulator_pipeline_reg[101][52]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            accumulator_pipeline_reg[1][28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.165ns (24.507%)  route 0.509ns (75.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  rst_IBUF_inst/O
                         net (fo=8728, routed)        0.509     0.674    rst_IBUF
    SLICE_X6Y64          FDRE                                         r  accumulator_pipeline_reg[1][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.777     1.950    clk_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  accumulator_pipeline_reg[1][28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[0][10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.165ns (24.507%)  route 0.509ns (75.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  rst_IBUF_inst/O
                         net (fo=8728, routed)        0.509     0.674    rst_IBUF
    SLICE_X7Y64          FDCE                                         f  delay_pipeline_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.777     1.950    clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  delay_pipeline_reg[0][10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[0][9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.165ns (24.507%)  route 0.509ns (75.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  rst_IBUF_inst/O
                         net (fo=8728, routed)        0.509     0.674    rst_IBUF
    SLICE_X7Y64          FDCE                                         f  delay_pipeline_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.777     1.950    clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  delay_pipeline_reg[0][9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[1][10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.165ns (24.507%)  route 0.509ns (75.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  rst_IBUF_inst/O
                         net (fo=8728, routed)        0.509     0.674    rst_IBUF
    SLICE_X7Y64          FDCE                                         f  delay_pipeline_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.777     1.950    clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  delay_pipeline_reg[1][10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[1][9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.165ns (24.507%)  route 0.509ns (75.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  rst_IBUF_inst/O
                         net (fo=8728, routed)        0.509     0.674    rst_IBUF
    SLICE_X7Y64          FDCE                                         f  delay_pipeline_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.777     1.950    clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  delay_pipeline_reg[1][9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[2][9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.165ns (24.507%)  route 0.509ns (75.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  rst_IBUF_inst/O
                         net (fo=8728, routed)        0.509     0.674    rst_IBUF
    SLICE_X7Y64          FDCE                                         f  delay_pipeline_reg[2][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.777     1.950    clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  delay_pipeline_reg[2][9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[3][9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.165ns (24.507%)  route 0.509ns (75.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  rst_IBUF_inst/O
                         net (fo=8728, routed)        0.509     0.674    rst_IBUF
    SLICE_X7Y64          FDCE                                         f  delay_pipeline_reg[3][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=8948, routed)        0.777     1.950    clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  delay_pipeline_reg[3][9]/C





