Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/liang/Desktop/OrgLab/lab6/cache/cache.srcs/sources_1/new/cache.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/liang/Desktop/OrgLab/lab6/cache/cache.srcs/sources_1/new/cache.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/liang/Desktop/OrgLab/lab6/cache/cache.srcs/sources_1/new/cache.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/liang/Desktop/OrgLab/lab6/cache/cache.srcs/sources_1/new/cache.v:105]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
