//! Bus contract used by the Python-independent Z80 implementation.

/// Memory and port access available to the Z80.
///
/// Implementations are owned by the machine scheduler; the CPU never calls
/// Python or depends on a frontend object.
pub trait CpuBus {
    fn read_memory(&mut self, address: u16) -> u8;
    fn write_memory(&mut self, address: u16, value: u8);

    fn read_port(&mut self, _port: u16) -> u8 {
        0xFF
    }

    fn write_port(&mut self, _port: u16, _value: u8) {}
}

impl CpuBus for crate::Sg1000Memory {
    #[inline]
    fn read_memory(&mut self, address: u16) -> u8 {
        self.read(address)
    }

    #[inline]
    fn write_memory(&mut self, address: u16, value: u8) {
        self.write(address, value);
    }
}
