//*******************************************************************
//Author: ZhiYoong Foo
//Description: Activity Detection System. ADXL362
//*******************************************************************
#include "PREv14.h"
#include "MRRv3.h"
#include "ADXL362.h"
#include "mbus.h"

// AStack order PRE->MRR->PMU
#define MRR_ADDR    0x5
#define PMU_ADDR    0x6

// Global Defines
#define	MBUS_DELAY 100 // Amount of delay between successive messages; 100: 6-7ms

// ADXL362 Defines
#define SPI_TIME 25

//********************************************************************
// Global Variables
//********************************************************************
volatile uint32_t enumerated;
volatile uint32_t test_var;
volatile uint32_t test_dat;
volatile uint32_t test_i;
volatile uint32_t wakeup_data_header ;
volatile uint32_t wakeup_data ;

volatile uint32_t radio_ready;

volatile prev14_r0B_t prev14_r0B = PREv14_R0B_DEFAULT;

volatile mrrv3_r00_t mrrv3_r00 = MRRv3_R00_DEFAULT;
volatile mrrv3_r01_t mrrv3_r01 = MRRv3_R01_DEFAULT;
volatile mrrv3_r02_t mrrv3_r02 = MRRv3_R02_DEFAULT;
volatile mrrv3_r03_t mrrv3_r03 = MRRv3_R03_DEFAULT;
volatile mrrv3_r04_t mrrv3_r04 = MRRv3_R04_DEFAULT;
volatile mrrv3_r05_t mrrv3_r05 = MRRv3_R05_DEFAULT;
volatile mrrv3_r06_t mrrv3_r06 = MRRv3_R06_DEFAULT;
volatile mrrv3_r07_t mrrv3_r07 = MRRv3_R07_DEFAULT;
volatile mrrv3_r08_t mrrv3_r08 = MRRv3_R08_DEFAULT;
volatile mrrv3_r09_t mrrv3_r09 = MRRv3_R09_DEFAULT;
volatile mrrv3_r0A_t mrrv3_r0A = MRRv3_R0A_DEFAULT;
volatile mrrv3_r0B_t mrrv3_r0B = MRRv3_R0B_DEFAULT;
volatile mrrv3_r0C_t mrrv3_r0C = MRRv3_R0C_DEFAULT;
volatile mrrv3_r0D_t mrrv3_r0D = MRRv3_R0D_DEFAULT;
volatile mrrv3_r0E_t mrrv3_r0E = MRRv3_R0E_DEFAULT;
volatile mrrv3_r0F_t mrrv3_r0F = MRRv3_R0F_DEFAULT;
volatile mrrv3_r10_t mrrv3_r10 = MRRv3_R10_DEFAULT;
volatile mrrv3_r11_t mrrv3_r11 = MRRv3_R11_DEFAULT;
volatile mrrv3_r12_t mrrv3_r12 = MRRv3_R12_DEFAULT;
volatile mrrv3_r13_t mrrv3_r13 = MRRv3_R13_DEFAULT;
volatile mrrv3_r1B_t mrrv3_r1B = MRRv3_R1B_DEFAULT;
volatile mrrv3_r1C_t mrrv3_r1C = MRRv3_R1C_DEFAULT;

//*******************************************************************
// INTERRUPT HANDLERS
//*******************************************************************
void handler_ext_int_0(void)  __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_1(void)  __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_2(void)  __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_3(void)  __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_4(void)  __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_5(void)  __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_6(void)  __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_7(void)  __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_8(void)  __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_9(void)  __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_10(void) __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_11(void) __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_12(void) __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_13(void) __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_14(void) __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_15(void) __attribute__ ((interrupt ("IRQ")));

void handler_ext_int_0 (void) { *NVIC_ICPR = (0x1 << 0);  } // TIMER32
void handler_ext_int_1 (void) { *NVIC_ICPR = (0x1 << 1);  } // TIMER16
void handler_ext_int_2 (void) { *NVIC_ICPR = (0x1 << 2);  } // REG0
void handler_ext_int_3 (void) { *NVIC_ICPR = (0x1 << 3);  } // REG1
void handler_ext_int_4 (void) { *NVIC_ICPR = (0x1 << 4);  } // REG2
void handler_ext_int_5 (void) { *NVIC_ICPR = (0x1 << 5);  } // REG3
void handler_ext_int_6 (void) { *NVIC_ICPR = (0x1 << 6);  } // REG4
void handler_ext_int_7 (void) { *NVIC_ICPR = (0x1 << 7);  } // REG5
void handler_ext_int_8 (void) { *NVIC_ICPR = (0x1 << 8);  } // REG6
void handler_ext_int_9 (void) { *NVIC_ICPR = (0x1 << 9);  } // REG7
void handler_ext_int_10(void) { *NVIC_ICPR = (0x1 << 10); } // MEM WR
void handler_ext_int_11(void) { *NVIC_ICPR = (0x1 << 11); } // MBUS_RX
void handler_ext_int_12(void) { *NVIC_ICPR = (0x1 << 12); } // MBUS_TX
void handler_ext_int_13(void) { *NVIC_ICPR = (0x1 << 13); } // MBUS_FWD
void handler_ext_int_14(void) { *NVIC_ICPR = (0x1 << 14); } // SPI
void handler_ext_int_15(void) { *NVIC_ICPR = (0x1 << 15); } // GPIO

//***************************************************
// End of Program Sleep Functions
//***************************************************
static void operation_sleep(void){
  // Reset IRQ14VEC
  *IRQ14VEC = 0;
  mbus_sleep_all();
  while(1);
}

static void operation_sleep_noirqreset(void){
  mbus_sleep_all();
  while(1);
}

static void operation_sleep_notimer(void){
  //ldo_power_off();
  //if (radio_on){radio_power_off();}
  // Disable Timer
  set_wakeup_timer(0, 0, 0);
  operation_sleep();
}

//************************************
// PMU Functions
//************************************
static void pmu_set_adc_period(uint32_t val){
  // PMU_CONTROLLER_DESIRED_STATE Active
  mbus_remote_register_write(PMU_ADDR,0x3C,
			     ((  1 << 0) //state_sar_scn_on
			      | (0 << 1) //state_wait_for_clock_cycles
			      | (1 << 2) //state_wait_for_time
			      | (1 << 3) //state_sar_scn_reset
			      | (1 << 4) //state_sar_scn_stabilized
			      | (1 << 5) //state_sar_scn_ratio_roughly_adjusted
			      | (1 << 6) //state_clock_supply_switched
			      | (1 << 7) //state_control_supply_switched
			      | (1 << 8) //state_upconverter_on
			      | (1 << 9) //state_upconverter_stabilized
			      | (1 << 10) //state_refgen_on
			      | (0 << 11) //state_adc_output_ready
			      | (0 << 12) //state_adc_adjusted
			      | (0 << 13) //state_sar_scn_ratio_adjusted
			      | (1 << 14) //state_downconverter_on
			      | (1 << 15) //state_downconverter_stabilized
			      | (1 << 16) //state_vdd_3p6_turned_on
			      | (1 << 17) //state_vdd_1p2_turned_on
			      | (1 << 18) //state_vdd_0P6_turned_on
			      | (1 << 19) //state_state_horizon
			      ));
  delay(MBUS_DELAY*10);

  // Register 0x36: TICK_REPEAT_VBAT_ADJUST
  mbus_remote_register_write(PMU_ADDR,0x36,val); 
  delay(MBUS_DELAY*10);

  // PMU_CONTROLLER_DESIRED_STATE Active
  mbus_remote_register_write(PMU_ADDR,0x3C,
			     ((  1 << 0) //state_sar_scn_on
			      | (1 << 1) //state_wait_for_clock_cycles
			      | (1 << 2) //state_wait_for_time
			      | (1 << 3) //state_sar_scn_reset
			      | (1 << 4) //state_sar_scn_stabilized
			      | (1 << 5) //state_sar_scn_ratio_roughly_adjusted
			      | (1 << 6) //state_clock_supply_switched
			      | (1 << 7) //state_control_supply_switched
			      | (1 << 8) //state_upconverter_on
			      | (1 << 9) //state_upconverter_stabilized
			      | (1 << 10) //state_refgen_on
			      | (0 << 11) //state_adc_output_ready
			      | (0 << 12) //state_adc_adjusted
			      | (0 << 13) //state_sar_scn_ratio_adjusted
			      | (1 << 14) //state_downconverter_on
			      | (1 << 15) //state_downconverter_stabilized
			      | (1 << 16) //state_vdd_3p6_turned_on
			      | (1 << 17) //state_vdd_1p2_turned_on
			      | (1 << 18) //state_vdd_0P6_turned_on
			      | (1 << 19) //state_state_horizon
			      ));
  delay(MBUS_DELAY);
}

static void pmu_set_clk_init(){
  // Register 0x17: V3P6 Upconverter Sleep Settings
  mbus_remote_register_write(PMU_ADDR,0x17, 
			     ((  3 << 14) // Desired Vout/Vin ratio; defualt: 0
			      | (0 << 13) // Enable main feedback loop
			      | (1 <<  9) // Frequency multiplier R
			      | (2 <<  5) // Frequency multiplier L (actually L+1)
			      | (1 <<  0) // Floor frequency base (0-63)
			      ));
  // The first register write to PMU needs to be repeated
  mbus_remote_register_write(PMU_ADDR,0x17, 
			     ((  3 << 14) // Desired Vout/Vin ratio; defualt: 0
			      | (0 << 13) // Enable main feedback loop
			      | (1 <<  9) // Frequency multiplier R
			      | (2 <<  5) // Frequency multiplier L (actually L+1)
			      | (1 <<  0) // Floor frequency base (0-63)
			      ));
  // Register 0x18: V3P6 Upconverter Active Settings
  mbus_remote_register_write(PMU_ADDR,0x18, 
			     ((   3 << 14) // Desired Vout/Vin ratio; defualt: 0
			      | ( 0 << 13) // Enable main feedback loop
			      | ( 2 <<  9) // Frequency multiplier R
			      | ( 0 <<  5) // Frequency multiplier L (actually L+1)
			      | (16 <<  0) // Floor frequency base (0-63)
			      ));
  // Register 0x19: DOWNCONV_TRIM_V3_SLEEP
  mbus_remote_register_write(PMU_ADDR,0x19,
			     ((  0 << 13) // Enable main feedback loop
			      | (1 <<  9) // Frequency multiplier R
			      | (1 <<  5) // Frequency multiplier L (actually L+1)
			      | (1 <<  0) // Floor frequency base (0-63)
			      ));
  // Register 0x1A: DOWNCONV_TRIM_V3_ACTIVE
  mbus_remote_register_write(PMU_ADDR,0x1A,
			     ((   0 << 13) // Enable main feedback loop
			      | ( 4 <<  9) // Frequency multiplier R
			      | ( 0 <<  5) // Frequency multiplier L (actually L+1)
			      | (16 <<  0) // Floor frequency base (0-63)
			      ));
  // Register 0x15: V1P2 SAR_TRIM_v3_SLEEP
  mbus_remote_register_write(PMU_ADDR,0x15, 
			     ((  0 << 19) // Enable PFM even during periodic reset
			      | (0 << 18) // Enable PFM even when Vref is not used as ref
			      | (0 << 17) // Enable PFM
			      | (3 << 14) // Comparator clock division ratio
			      | (0 << 13) // Enable main feedback loop
			      | (1 <<  9) // Frequency multiplier R
			      | (2 <<  5) // Frequency multiplier L (actually L+1)
			      | (1 <<  1) // Floor frequency base (0-63)
			      ));
  // Register 0x16: V1P2 SAR_TRIM_v3_ACTIVE
  mbus_remote_register_write(PMU_ADDR,0x16, 
			     ((   0 << 19) // Enable PFM even during periodic reset
			      | ( 0 << 18) // Enable PFM even when Vref is not used as ref
			      | ( 0 << 17) // Enable PFM
			      | ( 3 << 14) // Comparator clock division ratio
			      | ( 0 << 13) // Enable main feedback loop
			      | ( 4 <<  9) // Frequency multiplier R
			      | ( 0 <<  5) // Frequency multiplier L (actually L+1)
			      | (16 <<  0) // Floor frequency base (0-63)
			      ));
  // SAR_RATIO_OVERRIDE
  // Use the new reset scheme in PMUv3
  mbus_remote_register_write(PMU_ADDR,0x05, //default 12'h000
			     ((   0 << 13) // Enables override setting [12] (1'b1)
			      | ( 0 << 12) // Let VDD_CLK always connected to vbat
			      | ( 1 << 11) // Enable override setting [10] (1'h0)
			      | ( 0 << 10) // Have the converter have the periodic reset (1'h0)
			      | ( 0 <<  9) // Enable override setting [8] (1'h0)
			      | ( 0 <<  8) // Switch input / output power rails for upconversion (1'h0)
			      | ( 0 <<  7) // Enable override setting [6:0] (1'h0)
			      | (65 <<  0) // Binary converter's conversion ratio (7'h00)
			      ));
  mbus_remote_register_write(PMU_ADDR,0x05, //default 12'h000
			     ((   1 << 13) // Enables override setting [12] (1'b1)
			      | ( 0 << 12) // Let VDD_CLK always connected to vbat
			      | ( 1 << 11) // Enable override setting [10] (1'h0)
			      | ( 0 << 10) // Have the converter have the periodic reset (1'h0)
			      | ( 1 <<  9) // Enable override setting [8] (1'h0)
			      | ( 0 <<  8) // Switch input / output power rails for upconversion (1'h0)
			      | ( 1 <<  7) // Enable override setting [6:0] (1'h0)
			      | (65 <<  0) // Binary converter's conversion ratio (7'h00)
			      ));
  pmu_set_adc_period(0x100); // 0x100 about 1 min for 1/2/1 1P2 setting
}

static void pmu_reset_solar_short(){
  mbus_remote_register_write(PMU_ADDR,0x0E, 
			     ((1 << 10)  // When to turn on harvester-inhibiting switch (0: PoR, 1: VBAT high)
			      | (1 << 9) // Enables override setting [8]
			      | (0 << 8) // Turn on the harvester-inhibiting switch
			      | (1 << 4) // clamp_tune_bottom (increases clamp thresh)
			      | (0) 	 // clamp_tune_top (decreases clamp thresh)
			      ));
  mbus_remote_register_write(PMU_ADDR,0x0E, 
			     ((1 << 10)  // When to turn on harvester-inhibiting switch (0: PoR, 1: VBAT high)
			      | (1 << 9) // Enables override setting [8]
			      | (0 << 8) // Turn on the harvester-inhibiting switch
			      | (1 << 4) // clamp_tune_bottom (increases clamp thresh)
			      | (0) 	 // clamp_tune_top (decreases clamp thresh)
			      ));
  mbus_remote_register_write(PMU_ADDR,0x0E, 
			     ((1 << 10)  // When to turn on harvester-inhibiting switch (0: PoR, 1: VBAT high)
			      | (0 << 9) // Enables override setting [8]
			      | (0 << 8) // Turn on the harvester-inhibiting switch
			      | (1 << 4) // clamp_tune_bottom (increases clamp thresh)
			      | (0) 	 // clamp_tune_top (decreases clamp thresh)
			      ));
}

static void pmu_adc_active_disable(){
  // Disable PMU ADC measurement in active mode
  // PMU_CONTROLLER_STALL_ACTIVE
  mbus_remote_register_write(PMU_ADDR,0x3A, 
			     ((  1 << 19) // Ignore state_horizon; default 1
			      | (1 << 13) // Ignore adc_output_ready; default 0
			      | (1 << 12) // Ignore adc_output_ready; default 0
			      | (1 << 11) // Ignore adc_output_ready; default 0
			      ));

}

static void pmu_adc_reset_setting(){
  // PMU ADC will be automatically reset when system wakes up
  // PMU_CONTROLLER_DESIRED_STATE Active
  mbus_remote_register_write(PMU_ADDR,0x3C,
			     ((  1 << 0) //state_sar_scn_on
			      | (1 << 1) //state_wait_for_clock_cycles
			      | (1 << 2) //state_wait_for_time
			      | (1 << 3) //state_sar_scn_reset
			      | (1 << 4) //state_sar_scn_stabilized
			      | (1 << 5) //state_sar_scn_ratio_roughly_adjusted
			      | (1 << 6) //state_clock_supply_switched
			      | (1 << 7) //state_control_supply_switched
			      | (1 << 8) //state_upconverter_on
			      | (1 << 9) //state_upconverter_stabilized
			      | (1 << 10) //state_refgen_on
			      | (0 << 11) //state_adc_output_ready
			      | (0 << 12) //state_adc_adjusted
			      | (0 << 13) //state_sar_scn_ratio_adjusted
			      | (1 << 14) //state_downconverter_on
			      | (1 << 15) //state_downconverter_stabilized
			      | (1 << 16) //state_vdd_3p6_turned_on
			      | (1 << 17) //state_vdd_1p2_turned_on
			      | (1 << 18) //state_vdd_0P6_turned_on
			      | (1 << 19) //state_state_horizon
			      ));
}

static void pmu_adc_enable(){
  // PMU ADC will be automatically reset when system wakes up
  // PMU_CONTROLLER_DESIRED_STATE Sleep
  mbus_remote_register_write(PMU_ADDR,0x3B,
			     ((  1 << 0) //state_sar_scn_on
			      | (1 << 1) //state_wait_for_clock_cycles
			      | (1 << 2) //state_wait_for_time
			      | (1 << 3) //state_sar_scn_reset
			      | (1 << 4) //state_sar_scn_stabilized
			      | (1 << 5) //state_sar_scn_ratio_roughly_adjusted
			      | (1 << 6) //state_clock_supply_switched
			      | (1 << 7) //state_control_supply_switched
			      | (1 << 8) //state_upconverter_on
			      | (1 << 9) //state_upconverter_stabilized
			      | (1 << 10) //state_refgen_on
			      | (1 << 11) //state_adc_output_ready
			      | (0 << 12) //state_adc_adjusted // Turning off offset cancellation
			      | (1 << 13) //state_sar_scn_ratio_adjusted
			      | (1 << 14) //state_downconverter_on
			      | (1 << 15) //state_downconverter_stabilized
			      | (1 << 16) //state_vdd_3p6_turned_on
			      | (1 << 17) //state_vdd_1p2_turned_on
			      | (1 << 18) //state_vdd_0P6_turned_on
			      | (1 << 19) //state_state_horizon
			      ));
}

static void pmu_adc_disable(){
  // PMU ADC will be automatically reset when system wakes up
  // PMU_CONTROLLER_DESIRED_STATE Sleep
  mbus_remote_register_write(PMU_ADDR,0x3B,
			     ((  1 << 0) //state_sar_scn_on
			      | (1 << 1) //state_wait_for_clock_cycles
			      | (1 << 2) //state_wait_for_time
			      | (1 << 3) //state_sar_scn_reset
			      | (1 << 4) //state_sar_scn_stabilized
			      | (1 << 5) //state_sar_scn_ratio_roughly_adjusted
			      | (1 << 6) //state_clock_supply_switched
			      | (1 << 7) //state_control_supply_switched
			      | (1 << 8) //state_upconverter_on
			      | (1 << 9) //state_upconverter_stabilized
			      | (1 << 10) //state_refgen_on
			      | (0 << 11) //state_adc_output_ready
			      | (0 << 12) //state_adc_adjusted
			      | (0 << 13) //state_sar_scn_ratio_adjusted
			      | (1 << 14) //state_downconverter_on
			      | (1 << 15) //state_downconverter_stabilized
			      | (1 << 16) //state_vdd_3p6_turned_on
			      | (1 << 17) //state_vdd_1p2_turned_on
			      | (1 << 18) //state_vdd_0P6_turned_on
			      | (1 << 19) //state_state_horizon
			      ));
}

//***************************************************
// MRR Functions
//***************************************************

static void mrr_configure_pulse_width_long(){

    //mrrv3_r0F.MRR_RAD_FSM_TX_PW_LEN = 0; //4us PW
    //mrrv3_r10.MRR_RAD_FSM_TX_C_LEN = 32; // (PW_LEN+1):C_LEN=1:32
    //mrrv3_r0F.MRR_RAD_FSM_TX_PS_LEN = 0; // PW=PS
    //mrrv3_r12.MRR_RAD_FSM_TX_HDR_CNST = 0; //no shift in LFSR

    //mrrv3_r0F.MRR_RAD_FSM_TX_PW_LEN = 1; //8us PW
    //mrrv3_r10.MRR_RAD_FSM_TX_C_LEN = 64; // (PW_LEN+1):C_LEN=1:32
    //mrrv3_r0F.MRR_RAD_FSM_TX_PS_LEN = 1; // PW=PS

    //mrrv3_r0F.MRR_RAD_FSM_TX_PW_LEN = 15; //64us PW
    //mrrv3_r10.MRR_RAD_FSM_TX_C_LEN = 512; // (PW_LEN+1):C_LEN=1:32
    //mrrv3_r0F.MRR_RAD_FSM_TX_PS_LEN = 15; // PW=PS   
    //mrrv3_r12.MRR_RAD_FSM_TX_HDR_CNST = 4; //8 bit shift in LFSR

    mrrv3_r0F.MRR_RAD_FSM_TX_PW_LEN = 24; //100us PW
    mrrv3_r10.MRR_RAD_FSM_TX_C_LEN = 800; // (PW_LEN+1):C_LEN=1:32
    mrrv3_r0F.MRR_RAD_FSM_TX_PS_LEN = 24; // PW=PS   
    mrrv3_r12.MRR_RAD_FSM_TX_HDR_CNST = 5; //8 bit shift in LFSR

    //mrrv3_r0F.MRR_RAD_FSM_TX_PW_LEN = 124; //500us PW
    //mrrv3_r10.MRR_RAD_FSM_TX_C_LEN = 4000; // (PW_LEN+1):C_LEN=1:32
    //mrrv3_r0F.MRR_RAD_FSM_TX_PS_LEN = 124; // PW=PS   
    //mrrv3_r12.MRR_RAD_FSM_TX_HDR_CNST = 7; //8 bit shift in LFSR

    //mrrv3_r0F.MRR_RAD_FSM_TX_PW_LEN = 249; //1ms PW
    //mrrv3_r10.MRR_RAD_FSM_TX_C_LEN = 8000; // (PW_LEN+1):C_LEN=1:32
    //mrrv3_r0F.MRR_RAD_FSM_TX_PS_LEN = 249; // PW=PS
    //mrrv3_r12.MRR_RAD_FSM_TX_HDR_CNST = 8; //8 bit shift in LFSR

    mbus_remote_register_write(MRR_ADDR,0x0F,mrrv3_r0F.as_int);
    mbus_remote_register_write(MRR_ADDR,0x12,mrrv3_r12.as_int);

    // Current Limter set-up 
    mrrv3_r00.MRR_CL_CTRL = 8;
    mbus_remote_register_write(MRR_ADDR,0x00,mrrv3_r00.as_int);

    mrrv3_r11.MRR_RAD_FSM_TX_POWERON_LEN = 7; //3bits
    mbus_remote_register_write(MRR_ADDR,0x11,mrrv3_r11.as_int);

}

static void mrr_configure_pulse_width_short(){

    mrrv3_r0F.MRR_RAD_FSM_TX_PW_LEN = 0; //4us PW
    mrrv3_r10.MRR_RAD_FSM_TX_C_LEN = 32; // (PW_LEN+1):C_LEN=1:32
    mrrv3_r0F.MRR_RAD_FSM_TX_PS_LEN = 0; // PW=PS
    mrrv3_r12.MRR_RAD_FSM_TX_HDR_CNST = 0; //no shift in LFSR

    mbus_remote_register_write(MRR_ADDR,0x0F,mrrv3_r0F.as_int);
    mbus_remote_register_write(MRR_ADDR,0x12,mrrv3_r12.as_int);

    // Current Limter set-up 
    mrrv3_r00.MRR_CL_CTRL = 8; //Set CL 1: unlimited, 8: 30uA, 16: 3uA
    mbus_remote_register_write(MRR_ADDR,0x00,mrrv3_r00.as_int);

    mrrv3_r11.MRR_RAD_FSM_TX_POWERON_LEN = 7; //3bits
    mbus_remote_register_write(MRR_ADDR,0x11,mrrv3_r11.as_int);

}

static void mrr_send_packet(){
  
  mrrv3_r00.MRR_CL_EN = 1;  //Enable CL
  mbus_remote_register_write(MRR_ADDR,0x00,mrrv3_r00.as_int);
  delay(MBUS_DELAY*10);
  
  mrrv3_r04.MRR_SCRO_EN_TIMER = 1;  //Power On TIMER
  mbus_remote_register_write(MRR_ADDR,0x04,mrrv3_r04.as_int);
  delay(MBUS_DELAY*300); //LDO stab 1s
  
  mrrv3_r04.MRR_SCRO_RSTN_TIMER = 1;  //Release Reset SCRO
  mbus_remote_register_write(MRR_ADDR,0x04,mrrv3_r04.as_int);
  delay(MBUS_DELAY*100); //freq stab 5s
  
  mrrv3_r04.MRR_SCRO_EN_CLK = 1;  //Enable SCRO
  mbus_remote_register_write(MRR_ADDR,0x04,mrrv3_r04.as_int);
  delay(MBUS_DELAY*100); //freq stab 5s
  
  mrrv3_r0E.MRR_RAD_FSM_SLEEP = 0; //Power On BB
  mbus_remote_register_write(MRR_ADDR,0x0E,mrrv3_r0E.as_int);
  delay(MBUS_DELAY*100);
  
  mrrv3_r0E.MRR_RAD_FSM_RSTN = 1;  //Release Reset BB
  mbus_remote_register_write(MRR_ADDR,0x0E,mrrv3_r0E.as_int);
  delay(MBUS_DELAY*10);
  
  mrrv3_r03.MRR_TRX_ISOLATEN = 1; //Set ISOLATEN 1, let state machine control
  mbus_remote_register_write(MRR_ADDR,0x03,mrrv3_r03.as_int);
  delay(MBUS_DELAY*10);
  
  mrrv3_r0E.MRR_RAD_FSM_EN = 1;  //Start BB
  mbus_remote_register_write(MRR_ADDR,0x0E,mrrv3_r0E.as_int);
  delay(MBUS_DELAY*10);
  
  delay(MBUS_DELAY*500);
  
  mrrv3_r03.MRR_TRX_ISOLATEN = 0;  //set ISOLATEN 0
  mbus_remote_register_write(MRR_ADDR,0x03,mrrv3_r03.as_int);
  mrrv3_r0E.MRR_RAD_FSM_EN = 0; //Stop BB
  mrrv3_r0E.MRR_RAD_FSM_RSTN = 0; //RST BB
  mrrv3_r0E.MRR_RAD_FSM_SLEEP = 1; // Power off BB
  mbus_remote_register_write(MRR_ADDR,0x0E,mrrv3_r0E.as_int);
  mrrv3_r04.MRR_SCRO_EN_CLK = 0; // Disable clk
  mrrv3_r04.MRR_SCRO_RSTN_TIMER = 0; //Reset SCRO
  mrrv3_r04.MRR_SCRO_EN_TIMER = 1; //Power off SCRO
  mbus_remote_register_write(MRR_ADDR,0x04,mrrv3_r04.as_int);
  mrrv3_r00.MRR_CL_EN = 1;  //Disable CL
  mbus_remote_register_write(MRR_ADDR,0x00,mrrv3_r00.as_int);
}

//***************************************************
// ADXL362 Functions
//***************************************************
static void ADXL362_reg_wr (uint32_t reg_id, uint32_t reg_data){
  freeze_gpio_pad(0);
  gpio_write_data(0);
  *SPI_SSPDR = 0x0A;
  *SPI_SSPDR = reg_id;
  *SPI_SSPDR = reg_data;
  *SPI_SSPCR1 = 0x2;
  delay(SPI_TIME);
  gpio_write_data(1);
  freeze_gpio_pad(1);
  *SPI_SSPCR1 = 0x0;
}

static void ADXL362_reg_rd (uint32_t reg_id){
  freeze_gpio_pad(0);
  gpio_write_data(0);
  *SPI_SSPDR = 0x0B;
  *SPI_SSPDR = reg_id;
  *SPI_SSPDR = 0x00;
  *SPI_SSPCR1 = 0x2;
  delay(SPI_TIME);
  gpio_write_data(1);
  freeze_gpio_pad(1);
  delay(SPI_TIME);
  *SPI_SSPCR1 = 0x0;
}

static void ADXL362_init(){
  // Soft Reset
  ADXL362_reg_wr(ADXL362_SOFT_RESET,0x52);
  
  // Check if Alive
  ADXL362_reg_rd(ADXL362_DEVID_AD);
  ADXL362_reg_rd(ADXL362_DEVID_MST);
  ADXL362_reg_rd(ADXL362_PARTID);
  ADXL362_reg_rd(ADXL362_REVID);

  // Set Interrupt1 Awake Bit [4]
  ADXL362_reg_wr(ADXL362_INTMAP1,0x10);

  // Set Activity Threshold
  ADXL362_reg_wr(ADXL362_THRESH_ACT_L,0x40);
  ADXL362_reg_wr(ADXL362_THRESH_ACT_H,0x00);

  // Set Actvity/Inactivity Control
  ADXL362_reg_wr(ADXL362_ACT_INACT_CTL,0x03);

  // Enter Measurement Mode
  ADXL362_reg_wr(ADXL362_POWER_CTL,0x0A);

  // Check Status (Clears first false positive)
  delay(5000);
  ADXL362_reg_rd(ADXL362_STATUS);
}

//************************************
// Initialization Routine
//************************************
static void operation_spi_init(){
  freeze_gpio_pad(0);
  set_spi_pad(1);
  set_gpio_pad(3);
  gpio_set_dir(1);
  gpio_write_data(1);
  freeze_gpio_pad(1);
  
  *SPI_SSPCR0 =  0x0207; // Motorola Mode
  *SPI_SSPCPSR = 0x02;   // Clock Prescale Register
}

static void operation_spi_stop(){
  freeze_gpio_pad(0);
  set_gpio_pad(3);
  gpio_set_dir(3);
  gpio_write_data(0);
  freeze_gpio_pad(1);
}

static void operation_init(void){
  prev14_r0B_t prev14_r0B_temp;
  
  // Set CPU & Mbus Clock Speeds
  prev14_r0B_temp.as_int = prev14_r0B.as_int;
  prev14_r0B_temp.DSLP_CLK_GEN_FAST_MODE = 0x1; // Default 0x0
  prev14_r0B_temp.CLK_GEN_RING           = 0x1; // Default 0x1
  prev14_r0B_temp.CLK_GEN_DIV_MBC        = 0x1; // Default 0x1
  prev14_r0B_temp.CLK_GEN_DIV_CORE       = 0x3; // Default 0x3
  prev14_r0B.as_int = prev14_r0B_temp.as_int;
  *REG_CLKGEN_TUNE = prev14_r0B.as_int;
  
  // Enumerate
  set_halt_until_mbus_rx();
  mbus_enumerate(MRR_ADDR);
  mbus_enumerate(PMU_ADDR);

  // PMU
  pmu_set_clk_init();
  pmu_reset_solar_short();
  pmu_adc_active_disable();
  pmu_adc_reset_setting();
  pmu_adc_enable();
  set_halt_until_mbus_tx();
  enumerated = 0xDEADBEEF;
  
  // MRR
  mrrv3_r1C.LC_CLK_RING = 0x3;  // ~ 150 kHz
  mrrv3_r1C.LC_CLK_DIV = 0x3;  // ~ 150 kHz
  mbus_remote_register_write(MRR_ADDR,0x1C,mrrv3_r1C.as_int);
  
  mrr_configure_pulse_width_short();
  //mrr_configure_pulse_width_long();

  // TX Setup Carrier Freq
  mrrv3_r00.MRR_TRX_CAP_ANTP_TUNE = 0x01FF;  //ANT CAP 14b unary 830.5 MHz
  //mrrv3_r00.MRR_TRX_CAP_ANTP_TUNE = 0x00FF;  //ANT CAP 14b unary 813.8 MHz
  //mrrv3_r00.MRR_TRX_CAP_ANTP_TUNE = 0x0FFF;  //ANT CAP 14b unary 805.5 MHz
  mbus_remote_register_write(MRR_ADDR,0x00,mrrv3_r00.as_int);
  mrrv3_r01.MRR_TRX_CAP_ANTN_TUNE = 0x01FF; //ANT CAP 14b unary 830.5 MHz
  //mrrv3_r01.MRR_TRX_CAP_ANTN_TUNE = 0x00FF; //ANT CAP 14b unary 813.8 MHz
  //mrrv3_r01.MRR_TRX_CAP_ANTN_TUNE = 0x0FFF;  //ANT CAP 14b unary 805.5 MHz
  mbus_remote_register_write(MRR_ADDR,0x01,mrrv3_r01.as_int);
  mrrv3_r02.MRR_TX_BIAS_TUNE = 0x1FFF;  //Set TX BIAS TUNE 13b // Set to max
  mbus_remote_register_write(MRR_ADDR,0x02,mrrv3_r02.as_int);

  // Forces decaps to be parallel
  //mrrv3_r03.MRR_DCP_S_OW = 0;  //TX_Decap S (forced charge decaps)
  //mrrv3_r03.MRR_DCP_P_OW = 1;  //RX_Decap P 
  //mbus_remote_register_write(MRR_ADDR,3,mrrv3_r03.as_int);
  
  // RX Setup
  //mrrv3_r03.MRR_RX_BIAS_TUNE    = 0x0AFF;//  turn on Q_enhancement
  mrrv3_r03.MRR_RX_BIAS_TUNE    = 0x0001;//  turn off Q_enhancement
  mrrv3_r03.MRR_RX_SAMPLE_CAP    = 0x1;  // RX_SAMPLE_CAP
  mbus_remote_register_write(MRR_ADDR,3,mrrv3_r03.as_int);
  
  mrrv3_r11.MRR_RAD_FSM_RX_POWERON_LEN = 7;  //Set RX Power on length
  //mrrv3_r11.MRR_RAD_FSM_RX_SAMPLE_LEN = 0x3;  //Set RX Sample length  16us
  mrrv3_r11.MRR_RAD_FSM_RX_SAMPLE_LEN = 0x0;  //Set RX Sample length  4us
  mrrv3_r11.MRR_RAD_FSM_GUARD_LEN = 0x000F; //Set TX_RX Guard length, TX_RX guard 32 cycle (28+5)
  mbus_remote_register_write(MRR_ADDR,0x11,mrrv3_r11.as_int);
  
  mrrv3_r12.MRR_RAD_FSM_RX_HDR_BITS = 0x00;  //Set RX header
  mrrv3_r12.MRR_RAD_FSM_RX_HDR_TH = 0x00;    //Set RX header threshold
  mrrv3_r12.MRR_RAD_FSM_RX_DATA_BITS = 0x03; //Set RX data 1b
  mbus_remote_register_write(MRR_ADDR,0x12,mrrv3_r12.as_int);
  
  mrrv3_r1B.MRR_IRQ_REPLY_PACKET = 0x061400; //Read RX data Reply
  mbus_remote_register_write(MRR_ADDR,0x1B,mrrv3_r1B.as_int);
  
  // RAD_FSM set-up 
  mrrv3_r0E.MRR_RAD_FSM_TX_H_LEN = 31; //31-31b header (max)
  mrrv3_r0E.MRR_RAD_FSM_TX_D_LEN = 40; //0-skip tx data
  mbus_remote_register_write(MRR_ADDR,0x0E,mrrv3_r0E.as_int);
  
  // Use pulse generator -- Not used currently
  mrrv3_r02.MRR_TX_PULSE_FINE = 0;
  mrrv3_r02.MRR_TX_PULSE_FINE_TUNE = 3;
  mbus_remote_register_write(MRR_ADDR,0x02,mrrv3_r02.as_int);
  
  mrrv3_r10.MRR_RAD_FSM_SEED = 1; //default
  mrrv3_r10.MRR_RAD_FSM_TX_MODE = 3; //code rate 0:4 1:3 2:2 3:1(baseline) 4:1/2 5:1/3 6:1/4
  mbus_remote_register_write(MRR_ADDR,0x10,mrrv3_r10.as_int);
  
  // Mbus return address; Needs to be between 0x18-0x1F
  mbus_remote_register_write(MRR_ADDR,0x1B,0x1A00);

  // Sends "AELRT"
  mrrv3_r06.MRR_RAD_FSM_TX_DATA_0 = 0x657274;
  mbus_remote_register_write(MRR_ADDR,0x06,mrrv3_r06.as_int);
  mrrv3_r07.MRR_RAD_FSM_TX_DATA_1 = 0x00616C;
  mbus_remote_register_write(MRR_ADDR,0x07,mrrv3_r07.as_int);

  // Lower BaseBand Frequency
  mrrv3_r05.MRR_SCRO_R_SEL = 0x47F;
  mbus_remote_register_write(MRR_ADDR,0x05,mrrv3_r05.as_int);
  
  operation_sleep_notimer();
}


//********************************************************************
// MAIN function starts here             
//********************************************************************

int main() {

  // Initialize Interrupts
  clear_all_pend_irq();
  //enable_all_irq();
  
  //disable_timerwd();

  // Initialization Routine
  if (enumerated != 0xDEADBEEF){
    operation_init();
  }
  
  set_halt_until_mbus_tx();

  wakeup_data = *((volatile uint32_t *) IRQ14VEC);
  uint32_t wkp_data_hdr   = wakeup_data >> 24;
  uint32_t wkp_data_fld_0 = wakeup_data >>  0  & 0xFF;
  uint32_t wkp_data_fld_1 = wakeup_data >>  8  & 0xFF;
  //uint32_t wkp_data_fld_2 = wakeup_data >> 16 & 0xFF;

  if(wkp_data_hdr == 0x00){
    operation_sleep_notimer();
  }else if(wkp_data_hdr == 0x01){
    mbus_write_message32(0xAA,0x01);
    //Start Taking Measurements
    operation_spi_init();
    delay(100);
    *REG_CPS = 2;
    delay(200);
    ADXL362_init();
    delay(200);
    operation_sleep_notimer();
  }else if(wkp_data_hdr == 0x02){
    mbus_write_message32(0xAA,0x02);
    //Stop Taking Measurements
    operation_spi_stop();
    delay(1000);
    *REG_CPS = 0;
    operation_sleep_notimer();
  }else if(wkp_data_hdr == 0x03){
    uint32_t saw_activity;
    //TEST
    mbus_write_message32(0xAA,0x03);
    operation_spi_init();
    freeze_gpio_pad(0);
    set_gpio_pad(3);
    saw_activity = *GPIO_DATA & 0x00000002;
    if (saw_activity == 2){
      mbus_write_message32(0xAA,0xFFFF);
    }else{
      mbus_write_message32(0xAA,0x0000);
    }
    set_gpio_pad(1);
    freeze_gpio_pad(1);
    operation_sleep_notimer();
  }else if(wkp_data_hdr == 0x04){
    uint32_t saw_activity;
    //TEST
    mbus_write_message32(0xAA,0x04);
    operation_spi_init();
    freeze_gpio_pad(0);
    set_gpio_pad(3);
    saw_activity = *GPIO_DATA & 0x00000002;
    mbus_write_message32(0xAB,saw_activity);
    if (saw_activity == 2){
      mbus_write_message32(0xAA,0xFFFF);
      mrr_send_packet();
      mbus_write_message32(0xAA,0xFFFF);
      ADXL362_reg_rd(ADXL362_STATUS);
      mbus_write_message32(0xAA,0xFFFF);
    }else{
      mbus_write_message32(0xAA,0x0000);
    }
    set_gpio_pad(1);
    freeze_gpio_pad(1);
    set_wakeup_timer(0x2, 0x1, 0x1);
    operation_sleep_noirqreset();
  }else if (wkp_data_hdr == 0x05){

  }else if(wkp_data_hdr == 0x10){
    // Write to ADXL362 reg
    // wakeup_data[ 7: 0] 8-bit Addr
    // wakeup_data[15: 8] 8-bit Data
    operation_spi_init();
    ADXL362_reg_wr(wkp_data_fld_0, wkp_data_fld_1);
    mbus_write_message32(0xAA,0x10);
    operation_sleep_notimer();
  }else if(wkp_data_hdr == 0x11){
    // Read fr ADXL362 reg
    // wkp_data[ 7: 0] 8-bit Addr
    operation_spi_init();
    ADXL362_reg_rd(wkp_data_fld_0);
    mbus_write_message32(0xAA,0x11);
    operation_sleep_notimer();
  }else if(wkp_data_hdr == 0x12){
    // Read Successive ADXL362 reg
    // wkp_data[ 7: 0] 8-bit Start Addr
    // wkp_data[15: 8] Length + 1
    uint32_t i;
    operation_spi_init();
    for(i = 0; i <= wkp_data_fld_1; i++){
      ADXL362_reg_rd(wkp_data_fld_0+i);
    }
    mbus_write_message32(0xAA,0x12);
    operation_sleep_notimer();
  }else if(wkp_data_hdr == 0x20){
    // Change Carrier Frequency
    mbus_write_message32(0xAA,0x20);
    mrrv3_r00.MRR_TRX_CAP_ANTP_TUNE = (wakeup_data & 0x3FFF);
    mbus_remote_register_write(MRR_ADDR,0x00,mrrv3_r00.as_int);
    mrrv3_r01.MRR_TRX_CAP_ANTN_TUNE = (wakeup_data & 0x3FFF);
    mbus_remote_register_write(MRR_ADDR,0x01,mrrv3_r01.as_int);
    operation_sleep_notimer();
  }else if(wkp_data_hdr == 0x21){
    // Change BaseBand Frequency
    mbus_write_message32(0xAA,0x21);
    mrrv3_r05.MRR_SCRO_R_SEL = (wakeup_data & 0x7FF);
    mbus_remote_register_write(MRR_ADDR,0x05,mrrv3_r05.as_int);
    operation_sleep_notimer();
  }else if(wkp_data_hdr == 0x22){
    //Turn On Continuous Tone
    mbus_write_message32(0xAA,0x22);
    disable_timerwd();
    
  }else if(wkp_data_hdr == 0x23){
    //Turn Off Continuous Tone
    mbus_write_message32(0xAA,0x23);
    enable_timerwd();

  }else{
    //Invalid GOC Header
    mbus_write_message32(0xAA,0xFF);
    operation_sleep_notimer();
  }

  while(1){  //Never Quit (should not come here.)
    mbus_write_message32(0xF0,0xDEADBEEF);
    operation_sleep_notimer();
    asm("nop;"); 
  }
  
  return 1;
}

