{"vcs1":{"timestamp_begin":1741695560.429052057, "rt":5.74, "ut":5.46, "st":0.23}}
{"vcselab":{"timestamp_begin":1741695566.247088685, "rt":0.28, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1741695566.586168540, "rt":0.28, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741695560.112631359}
{"VCS_COMP_START_TIME": 1741695560.112631359}
{"VCS_COMP_END_TIME": 1741695566.941076190}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379076}}
{"vcselab": {"peak_mem": 174724}}
