#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue May 12 13:22:22 2015
# Process ID: 3384
# Log file: D:/Git/InstrumentX/planAhead.log
# Journal file: D:/Git/InstrumentX\planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
set env(JAVA_TOOL_OPTIONS) -Xmx2048m
-Xmx2048m
open_project {D:\Git\InstrumentX\InX.ppr}
Scanning sources...
Finished scanning sources
open_project: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 453.152 ; gain = 56.637
INFO: [Edk 24-184] Launching XPS (Xilinx Platform Studio) for configuring XPS sub-design source 'SensorMP'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Launching XPS GUI...
INFO:EDK - Simulation, Implementation and Device configuration flows are
   disabled in XPS when launched from PlanAhead. All these features are
   available in PlanAhead.
MainWindow
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 216 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 216 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
Overriding Xilinx file <TextEditor.cfg> with local file
<D:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Assigned Driver tmrctr 2.05.a for instance axi_timer_0
axi_timer_0 has been added to the project
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_timer, INSTANCE: axi_timer_0, PARAMETER: C_BASEADDR
   - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the
   MHS. 
ERROR:EDK:4125 - IPNAME: axi_timer, INSTANCE: axi_timer_0, PARAMETER: C_HIGHADDR
   - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the
   MHS. 
WARNING:EDK:2137 - Peripheral axi_timer_0 is not accessible from any processor
   in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error C_S_AXI_HP1_BASEADDR of
   processing_system7_0 has no high address in MHS.

WARNING:EDK:3967 - axi_timer (axi_timer_0) - ADDRESS specified by PARAMETER
   C_BASEADDR is ignored -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 299 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
WARNING:EDK:3967 - axi_timer (axi_timer_0) - ADDRESS specified by PARAMETER
   C_BASEADDR is ignored -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 299 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
WARNING:EDK - Generate address failed during auto bus connection
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
The project's MHS file has changed on disk.
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 3
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode
Done!
ZynqConfig: Terminated for gui mode
Writing filter settings....
Done writing filter settings to:
	D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\etc\SensorMP.filters
Done writing Tab View settings to:
	D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\etc\SensorMP.gui
INFO: [Edk 24-128] XPS launched
open_rtl_design -name rtl_1
Design is defaulting to project part: xc7z010clg400-1
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/hdl/SensorMP.vhd" into library work
Parsing VHDL file "D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP_stub.vhd" into library work
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP.ngc ...
WARNING:NetListWriters:298 - No output is written to SensorMP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP.edif ...
ngc2edif: Total memory usage is 88388 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP.ngc' for (cell view 'SensorMP', library 'work', file 'SensorMP.vhd')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_processing_system7_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_processing_system7_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_processing_system7_0_wrapper.edif ...
ngc2edif: Total memory usage is 82244 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ngc' for (cell view 'SensorMP_processing_system7_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_processing_system7_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_processing_system7_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_reset_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_reset_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus microblaze_0_reset/SEQ/pr_dec<2 : 0> on
   block SensorMP_microblaze_0_reset_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0_reset/SEQ/bsr_dec<2 : 0> on
   block SensorMP_microblaze_0_reset_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_reset_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_reset_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_reset_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_reset_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_reset_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_clock_generator_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_clock_generator_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_clock_generator_0_wrapper.edif ...
ngc2edif: Total memory usage is 77316 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_clock_generator_0_wrapper.ngc' for (cell view 'SensorMP_clock_generator_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_clock_generator_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_clock_generator_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_v20_0_i2s_mb0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_v20_0_i2s_mb0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRA
   M_I1/write_addrgray<11 : 0> on block SensorMP_fsl_v20_0_i2s_mb0_wrapper is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_v20_0_i2s_mb0_wrapper.edif ...
ngc2edif: Total memory usage is 78084 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_0_i2s_mb0_wrapper.ngc' for (cell view 'SensorMP_fsl_v20_0_i2s_mb0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_v20_0_i2s_mb0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_v20_0_i2s_mb0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_i2s_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_i2s_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_i2s_0_wrapper.edif ...
ngc2edif: Total memory usage is 77956 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_i2s_0_wrapper.ngc' for (cell view 'SensorMP_fsl_i2s_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_i2s_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_i2s_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_v20_1_i2s_mb0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_v20_1_i2s_mb0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRA
   M_I1/write_addrgray<11 : 0> on block SensorMP_fsl_v20_1_i2s_mb0_wrapper is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_v20_1_i2s_mb0_wrapper.edif ...
ngc2edif: Total memory usage is 77892 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_1_i2s_mb0_wrapper.ngc' for (cell view 'SensorMP_fsl_v20_1_i2s_mb0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_v20_1_i2s_mb0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_v20_1_i2s_mb0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_i2s_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_i2s_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_i2s_1_wrapper.edif ...
ngc2edif: Total memory usage is 78660 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_i2s_1_wrapper.ngc' for (cell view 'SensorMP_fsl_i2s_1_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_i2s_1_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_i2s_1_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_axi_ipc_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_axi_ipc_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_2 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1_NO1
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_i
   nst/si_register_slice_inst/aw_pipe/storage_data1[66 : 0] on block
   SensorMP_microblaze_0_axi_ipc_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_i
   nst/si_register_slice_inst/ar_pipe/storage_data1[66 : 0] on block
   SensorMP_microblaze_0_axi_ipc_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_axi_ipc_wrapper.edif ...
ngc2edif: Total memory usage is 84484 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_ipc_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_axi_ipc_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_axi_ipc_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_axi_ipc_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_lmb_v10_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_lmb_v10_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_lmb_v10_1_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_1_wrapper.ngc' for (cell view 'SensorMP_lmb_v10_1_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_lmb_v10_1_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_lmb_v10_1_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_lmb_v10_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_lmb_v10_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_lmb_v10_0_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_0_wrapper.ngc' for (cell view 'SensorMP_lmb_v10_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_lmb_v10_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_lmb_v10_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_axi_periph_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_axi_periph_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_2 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block
   SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1_NO1 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.a
   ddr_arbiter_inst/m_amesg_i[48 : 1] on block
   SensorMP_microblaze_0_axi_periph_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.a
   ddr_arbiter_inst/s_amesg[48 : 1] on block
   SensorMP_microblaze_0_axi_periph_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_axi_periph_wrapper.edif ...
ngc2edif: Total memory usage is 80388 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_periph_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_axi_periph_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_axi_periph_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_axi_periph_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/control_reg[8 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0/LOCKSTEP_Out[3817 : 0] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i[30
   : 24] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.mem_MSR[28 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.ex_MSR[30 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry[9 : 1]
   on block SensorMP_microblaze_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl[10 : 1] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.buffer_or_new[32 : 0] on block SensorMP_microblaze_0_wrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.srl16[42 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Detect_Commands.sample[6 : 0] on block SensorMP_microblaze_0_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/status_reg[27 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Use_SRL16.tdo_config_word1[15 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/n0087[30 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_fwd[30 : 0] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_cmb[3
   0 : 28] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/of_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_wrapper.edif ...
ngc2edif: Total memory usage is 92676 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_debug_module_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_debug_module_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus debug_module_0/MDM_Core_I1/Config_Reg<31
   : 1> on block SensorMP_debug_module_0_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_debug_module_0_wrapper.edif ...
ngc2edif: Total memory usage is 78916 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_debug_module_0_wrapper.ngc' for (cell view 'SensorMP_debug_module_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_debug_module_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_debug_module_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_cntlr_instruction_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_cntlr_instruction_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_cntlr_instruction_wrapper.edif ...
ngc2edif: Total memory usage is 78468 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_cntlr_instruction_wrapper.ngc' for (cell view 'SensorMP_bram_cntlr_instruction_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_cntlr_instruction_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_cntlr_instruction_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_cntlr_data_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_cntlr_data_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_cntlr_data_wrapper.edif ...
ngc2edif: Total memory usage is 78660 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_cntlr_data_wrapper.ngc' for (cell view 'SensorMP_bram_cntlr_data_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_cntlr_data_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_cntlr_data_wrapper.edif]
CRITICAL WARNING: [Designutils 20-1022] Could not resolve non-primitive black box cell 'SensorMP_axi_timer_0_wrapper' instantiated in module 'SensorMP_i/axi_timer_0'.
Resolution: File names need to match cell names: an EDIF definition will be found in SensorMP_axi_timer_0_wrapper.edf; a HDL definition may be placed in any Verilog/VHDL file.
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_block_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_block_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_block_0_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_block_0_wrapper.ngc' for (cell view 'SensorMP_bram_block_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_block_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_block_0_wrapper.edif]
INFO: [Netlist 29-17] Analyzing 2609 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/IOStandards.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/drc.xml
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'SensorMP'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\__xps\pa\_SensorMP_synth.tcl
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa   -toplevel no -ti SensorMP_i -msg __xps/ise/xmsgprops.lst SensorMP.mhs

Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa -toplevel no
-ti SensorMP_i -msg __xps/ise/xmsgprops.lst SensorMP.mhs 

Parse D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 3
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_ipc.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_1.
INFO: The lmb_v10_1 core has constraints automatically generated by XPS in
implementation/lmb_v10_1_wrapper/lmb_v10_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_0.
INFO: The lmb_v10_0 core has constraints automatically generated by XPS in
implementation/lmb_v10_0_wrapper/lmb_v10_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_1_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_1_i2s_mb0_wrapper/fsl_v20_1_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_0_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_0_i2s_mb0_wrapper/fsl_v20_0_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 35 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:microblaze_0_reset -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 129 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:microblaze_0_axi_periph -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 143 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:microblaze_0_axi_ipc -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 151 -
Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 158 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:lmb_v10_1 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 193 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:lmb_v10_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 200 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_1_i2s_mb0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 207 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_0_i2s_mb0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 219 -
Copying cache implementation netlist
IPNAME:fsl_i2s INSTANCE:fsl_i2s_1 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 231 -
Copying cache implementation netlist
IPNAME:fsl_i2s INSTANCE:fsl_i2s_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 240 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 249 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_instruction -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 272 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_data -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 282 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 -
Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 299 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:SensorMP_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
SensorMP_clock_generator_0_wrapper.ngc ../SensorMP_clock_generator_0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/clock_generat
or_0_wrapper/SensorMP_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../SensorMP_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../SensorMP_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/SensorMP.ucf file.

Rebuilding cache ...

Total run time: 97.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "SensorMP_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.xmp'
Parsing UCF File [D:/Git/InstrumentX/InGaAs.srcs/constrs_1/imports/InGaAs/ZYBO_Master.ucf]
Finished Parsing UCF File [D:/Git/InstrumentX/InGaAs.srcs/constrs_1/imports/InGaAs/ZYBO_Master.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2596 instances were transformed.
  FD => FDCE: 247 instances
  FDC => FDCE: 65 instances
  FDC_1 => FDCE (inverted pins: C): 5 instances
  FDE => FDCE: 827 instances
  FDE_1 => FDCE (inverted pins: C): 64 instances
  FDP => FDPE: 83 instances
  FDR => FDRE: 863 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 14 instances
  FD_1 => FDCE (inverted pins: C): 4 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 118 instances
  MULT_AND => LUT2: 2 instances
  MUXCY_L => MUXCY: 226 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, RAMD64E, RAMD64E, MUXF7, MUXF7): 44 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 25 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  RAMB36 => RAMB36E1: 1 instances
  SRL16 => SRL16E: 3 instances

Phase 0 | Netlist Checksum: 486187ae
open_rtl_design: Time (s): elapsed = 00:04:42 . Memory (MB): peak = 917.102 ; gain = 382.219
reset_run synth_1
reset_run: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 947.863 ; gain = 0.000
launch_runs synth_1
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'SensorMP'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\__xps\pa\_SensorMP_synth.tcl
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa   -toplevel no -ti SensorMP_i -msg __xps/ise/xmsgprops.lst SensorMP.mhs

Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa -toplevel no
-ti SensorMP_i -msg __xps/ise/xmsgprops.lst SensorMP.mhs 

Parse D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 3
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_ipc.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_1.
INFO: The lmb_v10_1 core has constraints automatically generated by XPS in
implementation/lmb_v10_1_wrapper/lmb_v10_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_0.
INFO: The lmb_v10_0 core has constraints automatically generated by XPS in
implementation/lmb_v10_0_wrapper/lmb_v10_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_1_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_1_i2s_mb0_wrapper/fsl_v20_1_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_0_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_0_i2s_mb0_wrapper/fsl_v20_0_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 35 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:microblaze_0_reset -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 129 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:microblaze_0_axi_periph -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 143 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:microblaze_0_axi_ipc -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 151 -
Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 158 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:lmb_v10_1 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 193 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:lmb_v10_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 200 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_1_i2s_mb0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 207 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_0_i2s_mb0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 219 -
Copying cache implementation netlist
IPNAME:fsl_i2s INSTANCE:fsl_i2s_1 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 231 -
Copying cache implementation netlist
IPNAME:fsl_i2s INSTANCE:fsl_i2s_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 240 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 249 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_instruction -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 272 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_data -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 282 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 -
Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 299 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:SensorMP_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
SensorMP_clock_generator_0_wrapper.ngc ../SensorMP_clock_generator_0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/clock_generat
or_0_wrapper/SensorMP_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../SensorMP_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../SensorMP_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/SensorMP.ucf file.

Rebuilding cache ...

Total run time: 87.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "SensorMP_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.xmp'
[Tue May 12 14:17:56 2015] Launched synth_1...
Run output will be captured here: D:/Git/InstrumentX/InX.runs/synth_1/runme.log
launch_runs: Time (s): elapsed = 00:03:13 . Memory (MB): peak = 947.863 ; gain = 0.000
launch_runs impl_1
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to SensorMP_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_stub.edif ...
ngc2edif: Total memory usage is 77316 kilobytes

Parsing EDIF File [./InX.data/cache/SensorMP_stub_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_stub_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP.ngc ...
WARNING:NetListWriters:298 - No output is written to SensorMP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP.edif ...
ngc2edif: Total memory usage is 88452 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP.ngc' for (cell view 'SensorMP', library 'SensorMP_stub_lib', file 'SensorMP_stub.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_processing_system7_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_processing_system7_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_processing_system7_0_wrapper.edif ...
ngc2edif: Total memory usage is 82308 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ngc' for (cell view 'SensorMP_processing_system7_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_processing_system7_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_processing_system7_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_reset_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_reset_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus microblaze_0_reset/SEQ/pr_dec<2 : 0> on
   block SensorMP_microblaze_0_reset_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0_reset/SEQ/bsr_dec<2 : 0> on
   block SensorMP_microblaze_0_reset_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_reset_wrapper.edif ...
ngc2edif: Total memory usage is 77956 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_reset_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_reset_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_reset_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_reset_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_clock_generator_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_clock_generator_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_clock_generator_0_wrapper.edif ...
ngc2edif: Total memory usage is 77316 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_clock_generator_0_wrapper.ngc' for (cell view 'SensorMP_clock_generator_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_clock_generator_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_clock_generator_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_v20_0_i2s_mb0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_v20_0_i2s_mb0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRA
   M_I1/write_addrgray<11 : 0> on block SensorMP_fsl_v20_0_i2s_mb0_wrapper is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_v20_0_i2s_mb0_wrapper.edif ...
ngc2edif: Total memory usage is 78084 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_0_i2s_mb0_wrapper.ngc' for (cell view 'SensorMP_fsl_v20_0_i2s_mb0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_fsl_v20_0_i2s_mb0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_fsl_v20_0_i2s_mb0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_i2s_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_i2s_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_i2s_0_wrapper.edif ...
ngc2edif: Total memory usage is 78596 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_i2s_0_wrapper.ngc' for (cell view 'SensorMP_fsl_i2s_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_fsl_i2s_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_fsl_i2s_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_v20_1_i2s_mb0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_v20_1_i2s_mb0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRA
   M_I1/write_addrgray<11 : 0> on block SensorMP_fsl_v20_1_i2s_mb0_wrapper is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_v20_1_i2s_mb0_wrapper.edif ...
ngc2edif: Total memory usage is 78532 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_1_i2s_mb0_wrapper.ngc' for (cell view 'SensorMP_fsl_v20_1_i2s_mb0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_fsl_v20_1_i2s_mb0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_fsl_v20_1_i2s_mb0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_i2s_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_i2s_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_i2s_1_wrapper.edif ...
ngc2edif: Total memory usage is 78532 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_i2s_1_wrapper.ngc' for (cell view 'SensorMP_fsl_i2s_1_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_fsl_i2s_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_fsl_i2s_1_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_axi_ipc_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_axi_ipc_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_2 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1_NO1
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_i
   nst/si_register_slice_inst/aw_pipe/storage_data1[66 : 0] on block
   SensorMP_microblaze_0_axi_ipc_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_i
   nst/si_register_slice_inst/ar_pipe/storage_data1[66 : 0] on block
   SensorMP_microblaze_0_axi_ipc_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_axi_ipc_wrapper.edif ...
ngc2edif: Total memory usage is 84484 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_ipc_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_axi_ipc_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_axi_ipc_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_axi_ipc_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_lmb_v10_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_lmb_v10_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_lmb_v10_1_wrapper.edif ...
ngc2edif: Total memory usage is 78596 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_1_wrapper.ngc' for (cell view 'SensorMP_lmb_v10_1_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_lmb_v10_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_lmb_v10_1_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_lmb_v10_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_lmb_v10_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_lmb_v10_0_wrapper.edif ...
ngc2edif: Total memory usage is 78468 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_0_wrapper.ngc' for (cell view 'SensorMP_lmb_v10_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_lmb_v10_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_lmb_v10_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_axi_periph_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_axi_periph_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_2 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block
   SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1_NO1 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.a
   ddr_arbiter_inst/m_amesg_i[48 : 1] on block
   SensorMP_microblaze_0_axi_periph_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.a
   ddr_arbiter_inst/s_amesg[48 : 1] on block
   SensorMP_microblaze_0_axi_periph_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_axi_periph_wrapper.edif ...
ngc2edif: Total memory usage is 81156 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_periph_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_axi_periph_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_axi_periph_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_axi_periph_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/control_reg[8 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0/LOCKSTEP_Out[3817 : 0] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i[30
   : 24] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.mem_MSR[28 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.ex_MSR[30 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry[9 : 1]
   on block SensorMP_microblaze_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl[10 : 1] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.buffer_or_new[32 : 0] on block SensorMP_microblaze_0_wrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.srl16[42 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Detect_Commands.sample[6 : 0] on block SensorMP_microblaze_0_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/status_reg[27 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Use_SRL16.tdo_config_word1[15 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/n0087[30 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_fwd[30 : 0] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_cmb[3
   0 : 28] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/of_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_wrapper.edif ...
ngc2edif: Total memory usage is 93444 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_cntlr_data_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_cntlr_data_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_cntlr_data_wrapper.edif ...
ngc2edif: Total memory usage is 78212 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_cntlr_data_wrapper.ngc' for (cell view 'SensorMP_bram_cntlr_data_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_bram_cntlr_data_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_bram_cntlr_data_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_cntlr_instruction_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_cntlr_instruction_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_cntlr_instruction_wrapper.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_cntlr_instruction_wrapper.ngc' for (cell view 'SensorMP_bram_cntlr_instruction_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_bram_cntlr_instruction_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_bram_cntlr_instruction_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_debug_module_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_debug_module_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus debug_module_0/MDM_Core_I1/Config_Reg<31
   : 1> on block SensorMP_debug_module_0_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_debug_module_0_wrapper.edif ...
ngc2edif: Total memory usage is 79364 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_debug_module_0_wrapper.ngc' for (cell view 'SensorMP_debug_module_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_debug_module_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_debug_module_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_axi_timer_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_axi_timer_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus axi_timer_0/bus2ip_rdce<6 : 0> on block
   SensorMP_axi_timer_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<7 : 0> on
   block SensorMP_axi_timer_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_timer_0/TC_CORE_I/tCSR0_Reg<31 : 20>
   on block SensorMP_axi_timer_0_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_axi_timer_0_wrapper.edif ...
ngc2edif: Total memory usage is 79364 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_axi_timer_0_wrapper.ngc' for (cell view 'SensorMP_axi_timer_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_axi_timer_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_axi_timer_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_block_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_block_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_block_0_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_block_0_wrapper.ngc' for (cell view 'SensorMP_bram_block_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_bram_block_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_bram_block_0_wrapper_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 2718 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.xmp'
Parsing UCF File [D:/Git/InstrumentX/InGaAs.srcs/constrs_1/imports/InGaAs/ZYBO_Master.ucf]
Finished Parsing UCF File [D:/Git/InstrumentX/InGaAs.srcs/constrs_1/imports/InGaAs/ZYBO_Master.ucf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net SensorMP_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:157]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net SensorMP_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:157]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net SensorMP_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:157]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_PORB_pin_IBUF' at site C7, Site location is not valid [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:157]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net SensorMP_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:158]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net SensorMP_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:158]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net SensorMP_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:158]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_SRSTB_pin_IBUF' at site B10, Site location is not valid [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:158]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net SensorMP_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:159]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net SensorMP_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:159]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net SensorMP_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:159]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_CLK_pin_IBUF' at site E7, Site location is not valid [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:159]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_periph_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_periph_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_ipc_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_ipc_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_1_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_1_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_0_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_0_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_1_i2s_mb0_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_1_i2s_mb0_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_0_i2s_mb0_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_0_i2s_mb0_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_clock_generator_0_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_clock_generator_0_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/data/SensorMP.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/data/SensorMP.ncf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
Generating merged BMM file for the design top 'SensorMP_stub'...
BMM file generated [D:/Git/InstrumentX/InX.runs/impl_1/SensorMP_stub.bmm]
INFO: [Runs 36-46] Option 'map -global_opt' filtered for run 'impl_1': not available for zynq parts
INFO: [Runs 36-46] Option 'map -retiming' filtered for run 'impl_1': not available for zynq parts
INFO: [Runs 36-46] Option 'map -global_opt' filtered for run 'impl_1': not available for zynq parts
INFO: [Runs 36-46] Option 'map -retiming' filtered for run 'impl_1': not available for zynq parts
[Tue May 12 14:21:14 2015] Launched impl_1...
Run output will be captured here: D:/Git/InstrumentX/InX.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:01:00 . Memory (MB): peak = 1040.836 ; gain = 92.973
report_drc -name drc_1
INFO: [Drc 23-27] Running DRC with 2 threads
make_wrapper -files [get_files D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.xmp] -top -fileset [get_filesets sources_1] -import
INFO: [Edk 24-182] Generating top-level vhdl wrapper for the XPS sub-design source 'SensorMP'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\__xps\pa\_SensorMP_top.tcl
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa -stubgen
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs 

Parse D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.mhs ...

Create merged mhs ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Modify defaults ...

Creating stub ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 -
elaborating IP

Inserting wrapper level ...

Writing (stub) BMM ...

Writing top-level HDL ...

Total run time: 7.00 seconds

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
INFO: [Edk 24-126] Wrapper generated:D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP_stub.vhd
make_wrapper: Time (s): elapsed = 00:00:28 . Memory (MB): peak = 1040.836 ; gain = 0.000
refresh_design
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/hdl/SensorMP.vhd" into library work
Parsing VHDL file "D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP_stub.vhd" into library work
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP.ngc ...
WARNING:NetListWriters:298 - No output is written to SensorMP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP.edif ...
ngc2edif: Total memory usage is 88964 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP.ngc' for (cell view 'SensorMP', library 'work', file 'SensorMP.vhd')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_processing_system7_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_processing_system7_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_processing_system7_0_wrapper.edif ...
ngc2edif: Total memory usage is 82436 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ngc' for (cell view 'SensorMP_processing_system7_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_processing_system7_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_processing_system7_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_reset_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_reset_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus microblaze_0_reset/SEQ/pr_dec<2 : 0> on
   block SensorMP_microblaze_0_reset_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0_reset/SEQ/bsr_dec<2 : 0> on
   block SensorMP_microblaze_0_reset_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_reset_wrapper.edif ...
ngc2edif: Total memory usage is 78852 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_reset_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_reset_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_reset_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_reset_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_clock_generator_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_clock_generator_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_clock_generator_0_wrapper.edif ...
ngc2edif: Total memory usage is 77380 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_clock_generator_0_wrapper.ngc' for (cell view 'SensorMP_clock_generator_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_clock_generator_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_clock_generator_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_v20_0_i2s_mb0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_v20_0_i2s_mb0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRA
   M_I1/write_addrgray<11 : 0> on block SensorMP_fsl_v20_0_i2s_mb0_wrapper is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_v20_0_i2s_mb0_wrapper.edif ...
ngc2edif: Total memory usage is 78468 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_0_i2s_mb0_wrapper.ngc' for (cell view 'SensorMP_fsl_v20_0_i2s_mb0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_v20_0_i2s_mb0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_v20_0_i2s_mb0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_i2s_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_i2s_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_i2s_0_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_i2s_0_wrapper.ngc' for (cell view 'SensorMP_fsl_i2s_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_i2s_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_i2s_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_v20_1_i2s_mb0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_v20_1_i2s_mb0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRA
   M_I1/write_addrgray<11 : 0> on block SensorMP_fsl_v20_1_i2s_mb0_wrapper is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_v20_1_i2s_mb0_wrapper.edif ...
ngc2edif: Total memory usage is 77892 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_1_i2s_mb0_wrapper.ngc' for (cell view 'SensorMP_fsl_v20_1_i2s_mb0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_v20_1_i2s_mb0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_v20_1_i2s_mb0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_i2s_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_i2s_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_i2s_1_wrapper.edif ...
ngc2edif: Total memory usage is 77956 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_i2s_1_wrapper.ngc' for (cell view 'SensorMP_fsl_i2s_1_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_i2s_1_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_i2s_1_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_axi_ipc_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_axi_ipc_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_2 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1_NO1
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_i
   nst/si_register_slice_inst/aw_pipe/storage_data1[66 : 0] on block
   SensorMP_microblaze_0_axi_ipc_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_i
   nst/si_register_slice_inst/ar_pipe/storage_data1[66 : 0] on block
   SensorMP_microblaze_0_axi_ipc_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_axi_ipc_wrapper.edif ...
ngc2edif: Total memory usage is 85188 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_ipc_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_axi_ipc_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_axi_ipc_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_axi_ipc_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_lmb_v10_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_lmb_v10_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_lmb_v10_1_wrapper.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_1_wrapper.ngc' for (cell view 'SensorMP_lmb_v10_1_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_lmb_v10_1_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_lmb_v10_1_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_lmb_v10_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_lmb_v10_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_lmb_v10_0_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_0_wrapper.ngc' for (cell view 'SensorMP_lmb_v10_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_lmb_v10_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_lmb_v10_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_axi_periph_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_axi_periph_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_2 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block
   SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1_NO1 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.a
   ddr_arbiter_inst/m_amesg_i[48 : 1] on block
   SensorMP_microblaze_0_axi_periph_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.a
   ddr_arbiter_inst/s_amesg[48 : 1] on block
   SensorMP_microblaze_0_axi_periph_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_axi_periph_wrapper.edif ...
ngc2edif: Total memory usage is 80388 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_periph_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_axi_periph_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_axi_periph_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_axi_periph_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/control_reg[8 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0/LOCKSTEP_Out[3817 : 0] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i[30
   : 24] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.mem_MSR[28 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.ex_MSR[30 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry[9 : 1]
   on block SensorMP_microblaze_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl[10 : 1] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.buffer_or_new[32 : 0] on block SensorMP_microblaze_0_wrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.srl16[42 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Detect_Commands.sample[6 : 0] on block SensorMP_microblaze_0_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/status_reg[27 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Use_SRL16.tdo_config_word1[15 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/n0087[30 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_fwd[30 : 0] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_cmb[3
   0 : 28] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/of_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_wrapper.edif ...
ngc2edif: Total memory usage is 93124 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_cntlr_data_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_cntlr_data_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_cntlr_data_wrapper.edif ...
ngc2edif: Total memory usage is 78468 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_cntlr_data_wrapper.ngc' for (cell view 'SensorMP_bram_cntlr_data_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_cntlr_data_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_cntlr_data_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_cntlr_instruction_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_cntlr_instruction_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_cntlr_instruction_wrapper.edif ...
ngc2edif: Total memory usage is 78532 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_cntlr_instruction_wrapper.ngc' for (cell view 'SensorMP_bram_cntlr_instruction_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_cntlr_instruction_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_cntlr_instruction_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_debug_module_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_debug_module_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus debug_module_0/MDM_Core_I1/Config_Reg<31
   : 1> on block SensorMP_debug_module_0_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_debug_module_0_wrapper.edif ...
ngc2edif: Total memory usage is 79364 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_debug_module_0_wrapper.ngc' for (cell view 'SensorMP_debug_module_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_debug_module_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_debug_module_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_axi_timer_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_axi_timer_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus axi_timer_0/bus2ip_rdce<6 : 0> on block
   SensorMP_axi_timer_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<7 : 0> on
   block SensorMP_axi_timer_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_timer_0/TC_CORE_I/tCSR0_Reg<31 : 20>
   on block SensorMP_axi_timer_0_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_axi_timer_0_wrapper.edif ...
ngc2edif: Total memory usage is 79236 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_axi_timer_0_wrapper.ngc' for (cell view 'SensorMP_axi_timer_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_axi_timer_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_axi_timer_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_block_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_block_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_block_0_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_block_0_wrapper.ngc' for (cell view 'SensorMP_bram_block_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_block_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_block_0_wrapper.edif]
INFO: [Netlist 29-17] Analyzing 2716 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'SensorMP'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\__xps\pa\_SensorMP_synth.tcl
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa   -toplevel no -ti SensorMP_i -msg __xps/ise/xmsgprops.lst SensorMP.mhs

Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa -toplevel no
-ti SensorMP_i -msg __xps/ise/xmsgprops.lst SensorMP.mhs 

Parse D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 3
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_ipc.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_1.
INFO: The lmb_v10_1 core has constraints automatically generated by XPS in
implementation/lmb_v10_1_wrapper/lmb_v10_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_0.
INFO: The lmb_v10_0 core has constraints automatically generated by XPS in
implementation/lmb_v10_0_wrapper/lmb_v10_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_1_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_1_i2s_mb0_wrapper/fsl_v20_1_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_0_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_0_i2s_mb0_wrapper/fsl_v20_0_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 35 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:microblaze_0_reset -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 129 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:microblaze_0_axi_periph -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 143 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:microblaze_0_axi_ipc -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 151 -
Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 158 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:lmb_v10_1 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 193 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:lmb_v10_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 200 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_1_i2s_mb0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 207 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_0_i2s_mb0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 219 -
Copying cache implementation netlist
IPNAME:fsl_i2s INSTANCE:fsl_i2s_1 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 231 -
Copying cache implementation netlist
IPNAME:fsl_i2s INSTANCE:fsl_i2s_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 240 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 249 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_instruction -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 272 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_data -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 282 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 -
Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 299 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:SensorMP_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
SensorMP_clock_generator_0_wrapper.ngc ../SensorMP_clock_generator_0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/clock_generat
or_0_wrapper/SensorMP_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../SensorMP_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../SensorMP_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/SensorMP.ucf file.

Rebuilding cache ...

Total run time: 98.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "SensorMP_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.xmp'
Parsing UCF File [D:/Git/InstrumentX/InGaAs.srcs/constrs_1/imports/InGaAs/ZYBO_Master.ucf]
Finished Parsing UCF File [D:/Git/InstrumentX/InGaAs.srcs/constrs_1/imports/InGaAs/ZYBO_Master.ucf]
refresh_design: Time (s): elapsed = 00:04:23 . Memory (MB): peak = 1040.836 ; gain = 0.000
INFO: [Edk 24-184] Launching XPS (Xilinx Platform Studio) for configuring XPS sub-design source 'SensorMP'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Launching XPS GUI...
INFO:EDK - Simulation, Implementation and Device configuration flows are
   disabled in XPS when launched from PlanAhead. All these features are
   available in PlanAhead.
MainWindow
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
Overriding Xilinx file <TextEditor.cfg> with local file
<D:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
The project's MHS file has changed on disk.
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 3
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode
Done!
ZynqConfig: Terminated for gui mode
Writing filter settings....
Done writing filter settings to:
	D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\etc\SensorMP.filters
Done writing Tab View settings to:
	D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\etc\SensorMP.gui
INFO: [Edk 24-128] XPS launched
make_wrapper -files [get_files D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.xmp] -top -fileset [get_filesets sources_1] -import
INFO: [Edk 24-182] Generating top-level vhdl wrapper for the XPS sub-design source 'SensorMP'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\__xps\pa\_SensorMP_top.tcl
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa -stubgen
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs 

Parse D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.mhs ...

Create merged mhs ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Modify defaults ...

Creating stub ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 -
elaborating IP

Inserting wrapper level ...

Writing (stub) BMM ...

Writing top-level HDL ...

Total run time: 10.00 seconds

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
INFO: [Edk 24-126] Wrapper generated:D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP_stub.vhd
make_wrapper: Time (s): elapsed = 00:00:31 . Memory (MB): peak = 1041.676 ; gain = 0.000
refresh_design
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/hdl/SensorMP.vhd" into library work
Parsing VHDL file "D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP_stub.vhd" into library work
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP.ngc ...
WARNING:NetListWriters:298 - No output is written to SensorMP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP.edif ...
ngc2edif: Total memory usage is 89028 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP.ngc' for (cell view 'SensorMP', library 'work', file 'SensorMP.vhd')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_processing_system7_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_processing_system7_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_processing_system7_0_wrapper.edif ...
ngc2edif: Total memory usage is 82052 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ngc' for (cell view 'SensorMP_processing_system7_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_processing_system7_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_processing_system7_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_reset_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_reset_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus microblaze_0_reset/SEQ/pr_dec<2 : 0> on
   block SensorMP_microblaze_0_reset_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0_reset/SEQ/bsr_dec<2 : 0> on
   block SensorMP_microblaze_0_reset_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_reset_wrapper.edif ...
ngc2edif: Total memory usage is 78148 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_reset_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_reset_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_reset_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_reset_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_clock_generator_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_clock_generator_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_clock_generator_0_wrapper.edif ...
ngc2edif: Total memory usage is 77956 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_clock_generator_0_wrapper.ngc' for (cell view 'SensorMP_clock_generator_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_clock_generator_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_clock_generator_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_v20_0_i2s_mb0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_v20_0_i2s_mb0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRA
   M_I1/write_addrgray<11 : 0> on block SensorMP_fsl_v20_0_i2s_mb0_wrapper is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_v20_0_i2s_mb0_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_0_i2s_mb0_wrapper.ngc' for (cell view 'SensorMP_fsl_v20_0_i2s_mb0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_v20_0_i2s_mb0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_v20_0_i2s_mb0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_i2s_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_i2s_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_i2s_0_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_i2s_0_wrapper.ngc' for (cell view 'SensorMP_fsl_i2s_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_i2s_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_i2s_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_v20_1_i2s_mb0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_v20_1_i2s_mb0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRA
   M_I1/write_addrgray<11 : 0> on block SensorMP_fsl_v20_1_i2s_mb0_wrapper is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_v20_1_i2s_mb0_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_1_i2s_mb0_wrapper.ngc' for (cell view 'SensorMP_fsl_v20_1_i2s_mb0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_v20_1_i2s_mb0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_v20_1_i2s_mb0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_i2s_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_i2s_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_i2s_1_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_i2s_1_wrapper.ngc' for (cell view 'SensorMP_fsl_i2s_1_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_i2s_1_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_i2s_1_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_axi_ipc_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_axi_ipc_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_2 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1_NO1
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_i
   nst/si_register_slice_inst/aw_pipe/storage_data1[66 : 0] on block
   SensorMP_microblaze_0_axi_ipc_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_i
   nst/si_register_slice_inst/ar_pipe/storage_data1[66 : 0] on block
   SensorMP_microblaze_0_axi_ipc_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_axi_ipc_wrapper.edif ...
ngc2edif: Total memory usage is 84484 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_ipc_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_axi_ipc_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_axi_ipc_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_axi_ipc_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_lmb_v10_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_lmb_v10_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_lmb_v10_1_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_1_wrapper.ngc' for (cell view 'SensorMP_lmb_v10_1_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_lmb_v10_1_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_lmb_v10_1_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_lmb_v10_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_lmb_v10_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_lmb_v10_0_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_0_wrapper.ngc' for (cell view 'SensorMP_lmb_v10_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_lmb_v10_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_lmb_v10_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_axi_periph_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_axi_periph_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_2 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block
   SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1_NO1 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.a
   ddr_arbiter_inst/m_amesg_i[48 : 1] on block
   SensorMP_microblaze_0_axi_periph_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.a
   ddr_arbiter_inst/s_amesg[48 : 1] on block
   SensorMP_microblaze_0_axi_periph_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_axi_periph_wrapper.edif ...
ngc2edif: Total memory usage is 80644 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_periph_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_axi_periph_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_axi_periph_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_axi_periph_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/control_reg[8 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0/LOCKSTEP_Out[3817 : 0] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i[30
   : 24] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.mem_MSR[28 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.ex_MSR[30 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry[9 : 1]
   on block SensorMP_microblaze_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl[10 : 1] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.buffer_or_new[32 : 0] on block SensorMP_microblaze_0_wrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.srl16[42 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Detect_Commands.sample[6 : 0] on block SensorMP_microblaze_0_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/status_reg[27 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Use_SRL16.tdo_config_word1[15 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/n0087[30 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_fwd[30 : 0] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_cmb[3
   0 : 28] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/of_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_wrapper.edif ...
ngc2edif: Total memory usage is 93380 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_debug_module_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_debug_module_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus debug_module_0/MDM_Core_I1/Config_Reg<31
   : 1> on block SensorMP_debug_module_0_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_debug_module_0_wrapper.edif ...
ngc2edif: Total memory usage is 79364 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_debug_module_0_wrapper.ngc' for (cell view 'SensorMP_debug_module_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_debug_module_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_debug_module_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_cntlr_instruction_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_cntlr_instruction_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_cntlr_instruction_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_cntlr_instruction_wrapper.ngc' for (cell view 'SensorMP_bram_cntlr_instruction_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_cntlr_instruction_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_cntlr_instruction_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_cntlr_data_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_cntlr_data_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_cntlr_data_wrapper.edif ...
ngc2edif: Total memory usage is 78916 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_cntlr_data_wrapper.ngc' for (cell view 'SensorMP_bram_cntlr_data_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_cntlr_data_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_cntlr_data_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_axi_timer_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_axi_timer_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus axi_timer_0/bus2ip_rdce<6 : 0> on block
   SensorMP_axi_timer_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<7 : 0> on
   block SensorMP_axi_timer_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_timer_0/TC_CORE_I/tCSR0_Reg<31 : 20>
   on block SensorMP_axi_timer_0_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_axi_timer_0_wrapper.edif ...
ngc2edif: Total memory usage is 79364 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_axi_timer_0_wrapper.ngc' for (cell view 'SensorMP_axi_timer_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_axi_timer_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_axi_timer_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_block_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_block_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_block_0_wrapper.edif ...
ngc2edif: Total memory usage is 77892 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_block_0_wrapper.ngc' for (cell view 'SensorMP_bram_block_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_block_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_block_0_wrapper.edif]
INFO: [Netlist 29-17] Analyzing 2716 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'SensorMP'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\__xps\pa\_SensorMP_synth.tcl
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa   -toplevel no -ti SensorMP_i -msg __xps/ise/xmsgprops.lst SensorMP.mhs

Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa -toplevel no
-ti SensorMP_i -msg __xps/ise/xmsgprops.lst SensorMP.mhs 

Parse D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 3
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_ipc.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_1.
INFO: The lmb_v10_1 core has constraints automatically generated by XPS in
implementation/lmb_v10_1_wrapper/lmb_v10_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_0.
INFO: The lmb_v10_0 core has constraints automatically generated by XPS in
implementation/lmb_v10_0_wrapper/lmb_v10_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_1_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_1_i2s_mb0_wrapper/fsl_v20_1_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_0_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_0_i2s_mb0_wrapper/fsl_v20_0_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 35 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:microblaze_0_reset -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 129 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:microblaze_0_axi_periph -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 143 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:microblaze_0_axi_ipc -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 151 -
Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 158 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:lmb_v10_1 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 193 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:lmb_v10_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 200 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_1_i2s_mb0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 207 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_0_i2s_mb0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 219 -
Copying cache implementation netlist
IPNAME:fsl_i2s INSTANCE:fsl_i2s_1 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 231 -
Copying cache implementation netlist
IPNAME:fsl_i2s INSTANCE:fsl_i2s_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 240 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 249 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_instruction -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 272 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_data -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 282 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 -
Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 299 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:SensorMP_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
SensorMP_clock_generator_0_wrapper.ngc ../SensorMP_clock_generator_0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/clock_generat
or_0_wrapper/SensorMP_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../SensorMP_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../SensorMP_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/SensorMP.ucf file.

Rebuilding cache ...

Total run time: 101.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "SensorMP_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.xmp'
Parsing UCF File [D:/Git/InstrumentX/InGaAs.srcs/constrs_1/imports/InGaAs/ZYBO_Master.ucf]
Finished Parsing UCF File [D:/Git/InstrumentX/InGaAs.srcs/constrs_1/imports/InGaAs/ZYBO_Master.ucf]
refresh_design: Time (s): elapsed = 00:04:38 . Memory (MB): peak = 1045.625 ; gain = 3.949
refresh_design
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'SensorMP'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\__xps\pa\_SensorMP_synth.tcl
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa   -toplevel no -ti SensorMP_i -msg __xps/ise/xmsgprops.lst SensorMP.mhs

Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa -toplevel no
-ti SensorMP_i -msg __xps/ise/xmsgprops.lst SensorMP.mhs 

Parse D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 3
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_ipc.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_1.
INFO: The lmb_v10_1 core has constraints automatically generated by XPS in
implementation/lmb_v10_1_wrapper/lmb_v10_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_0.
INFO: The lmb_v10_0 core has constraints automatically generated by XPS in
implementation/lmb_v10_0_wrapper/lmb_v10_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_1_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_1_i2s_mb0_wrapper/fsl_v20_1_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_0_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_0_i2s_mb0_wrapper/fsl_v20_0_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 35 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:microblaze_0_reset -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 129 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:microblaze_0_axi_periph -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 143 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:microblaze_0_axi_ipc -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 151 -
Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 158 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:lmb_v10_1 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 193 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:lmb_v10_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 200 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_1_i2s_mb0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 207 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_0_i2s_mb0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 219 -
Copying cache implementation netlist
IPNAME:fsl_i2s INSTANCE:fsl_i2s_1 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 231 -
Copying cache implementation netlist
IPNAME:fsl_i2s INSTANCE:fsl_i2s_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 240 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 249 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_instruction -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 272 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_data -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 282 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 -
Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 299 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:SensorMP_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
SensorMP_clock_generator_0_wrapper.ngc ../SensorMP_clock_generator_0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/clock_generat
or_0_wrapper/SensorMP_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../SensorMP_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../SensorMP_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/SensorMP.ucf file.

Rebuilding cache ...

Total run time: 103.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "SensorMP_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.xmp'
Parsing UCF File [D:/Git/InstrumentX/InGaAs.srcs/constrs_1/imports/InGaAs/ZYBO_Master.ucf]
Finished Parsing UCF File [D:/Git/InstrumentX/InGaAs.srcs/constrs_1/imports/InGaAs/ZYBO_Master.ucf]
refresh_design: Time (s): elapsed = 00:03:50 . Memory (MB): peak = 1053.191 ; gain = 7.566
reset_run synth_1
launch_runs synth_1
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'SensorMP'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\__xps\pa\_SensorMP_synth.tcl
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa   -toplevel no -ti SensorMP_i -msg __xps/ise/xmsgprops.lst SensorMP.mhs

Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa -toplevel no
-ti SensorMP_i -msg __xps/ise/xmsgprops.lst SensorMP.mhs 

Parse D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 3
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_ipc.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_1.
INFO: The lmb_v10_1 core has constraints automatically generated by XPS in
implementation/lmb_v10_1_wrapper/lmb_v10_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_0.
INFO: The lmb_v10_0 core has constraints automatically generated by XPS in
implementation/lmb_v10_0_wrapper/lmb_v10_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_1_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_1_i2s_mb0_wrapper/fsl_v20_1_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_0_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_0_i2s_mb0_wrapper/fsl_v20_0_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 35 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:microblaze_0_reset -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 129 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:microblaze_0_axi_periph -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 143 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:microblaze_0_axi_ipc -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 151 -
Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 158 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:lmb_v10_1 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 193 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:lmb_v10_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 200 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_1_i2s_mb0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 207 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_0_i2s_mb0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 219 -
Copying cache implementation netlist
IPNAME:fsl_i2s INSTANCE:fsl_i2s_1 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 231 -
Copying cache implementation netlist
IPNAME:fsl_i2s INSTANCE:fsl_i2s_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 240 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 249 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_instruction -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 272 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_data -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 282 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 -
Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 299 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:SensorMP_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
SensorMP_clock_generator_0_wrapper.ngc ../SensorMP_clock_generator_0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/clock_generat
or_0_wrapper/SensorMP_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../SensorMP_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../SensorMP_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/SensorMP.ucf file.

Rebuilding cache ...

Total run time: 92.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "SensorMP_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.xmp'
[Tue May 12 15:31:30 2015] Launched synth_1...
Run output will be captured here: D:/Git/InstrumentX/InX.runs/synth_1/runme.log
launch_runs: Time (s): elapsed = 00:03:20 . Memory (MB): peak = 1053.191 ; gain = 0.000
launch_runs impl_1
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to SensorMP_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_stub.edif ...
ngc2edif: Total memory usage is 77188 kilobytes

Parsing EDIF File [./InX.data/cache/SensorMP_stub_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_stub_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP.ngc ...
WARNING:NetListWriters:298 - No output is written to SensorMP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP.edif ...
ngc2edif: Total memory usage is 88580 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP.ngc' for (cell view 'SensorMP', library 'SensorMP_stub_lib', file 'SensorMP_stub.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_processing_system7_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_processing_system7_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_processing_system7_0_wrapper.edif ...
ngc2edif: Total memory usage is 82308 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ngc' for (cell view 'SensorMP_processing_system7_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_processing_system7_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_processing_system7_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_reset_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_reset_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus microblaze_0_reset/SEQ/pr_dec<2 : 0> on
   block SensorMP_microblaze_0_reset_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0_reset/SEQ/bsr_dec<2 : 0> on
   block SensorMP_microblaze_0_reset_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_reset_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_reset_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_reset_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_reset_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_reset_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_clock_generator_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_clock_generator_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_clock_generator_0_wrapper.edif ...
ngc2edif: Total memory usage is 77828 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_clock_generator_0_wrapper.ngc' for (cell view 'SensorMP_clock_generator_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_clock_generator_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_clock_generator_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_v20_0_i2s_mb0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_v20_0_i2s_mb0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRA
   M_I1/write_addrgray<11 : 0> on block SensorMP_fsl_v20_0_i2s_mb0_wrapper is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_v20_0_i2s_mb0_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_0_i2s_mb0_wrapper.ngc' for (cell view 'SensorMP_fsl_v20_0_i2s_mb0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_fsl_v20_0_i2s_mb0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_fsl_v20_0_i2s_mb0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_i2s_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_i2s_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_i2s_0_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_i2s_0_wrapper.ngc' for (cell view 'SensorMP_fsl_i2s_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_fsl_i2s_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_fsl_i2s_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_v20_1_i2s_mb0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_v20_1_i2s_mb0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRA
   M_I1/write_addrgray<11 : 0> on block SensorMP_fsl_v20_1_i2s_mb0_wrapper is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_v20_1_i2s_mb0_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_1_i2s_mb0_wrapper.ngc' for (cell view 'SensorMP_fsl_v20_1_i2s_mb0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_fsl_v20_1_i2s_mb0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_fsl_v20_1_i2s_mb0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_i2s_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_i2s_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_i2s_1_wrapper.edif ...
ngc2edif: Total memory usage is 78660 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_i2s_1_wrapper.ngc' for (cell view 'SensorMP_fsl_i2s_1_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_fsl_i2s_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_fsl_i2s_1_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_axi_ipc_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_axi_ipc_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_2 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1_NO1
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_i
   nst/si_register_slice_inst/aw_pipe/storage_data1[66 : 0] on block
   SensorMP_microblaze_0_axi_ipc_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_i
   nst/si_register_slice_inst/ar_pipe/storage_data1[66 : 0] on block
   SensorMP_microblaze_0_axi_ipc_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_axi_ipc_wrapper.edif ...
ngc2edif: Total memory usage is 85252 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_ipc_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_axi_ipc_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_axi_ipc_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_axi_ipc_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_lmb_v10_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_lmb_v10_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_lmb_v10_1_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_1_wrapper.ngc' for (cell view 'SensorMP_lmb_v10_1_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_lmb_v10_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_lmb_v10_1_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_lmb_v10_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_lmb_v10_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_lmb_v10_0_wrapper.edif ...
ngc2edif: Total memory usage is 78212 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_0_wrapper.ngc' for (cell view 'SensorMP_lmb_v10_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_lmb_v10_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_lmb_v10_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_axi_periph_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_axi_periph_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_2 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block
   SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1_NO1 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.a
   ddr_arbiter_inst/m_amesg_i[48 : 1] on block
   SensorMP_microblaze_0_axi_periph_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.a
   ddr_arbiter_inst/s_amesg[48 : 1] on block
   SensorMP_microblaze_0_axi_periph_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_axi_periph_wrapper.edif ...
ngc2edif: Total memory usage is 80388 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_periph_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_axi_periph_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_axi_periph_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_axi_periph_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/control_reg[8 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0/LOCKSTEP_Out[3817 : 0] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i[30
   : 24] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.mem_MSR[28 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.ex_MSR[30 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry[9 : 1]
   on block SensorMP_microblaze_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl[10 : 1] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.buffer_or_new[32 : 0] on block SensorMP_microblaze_0_wrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.srl16[42 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Detect_Commands.sample[6 : 0] on block SensorMP_microblaze_0_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/status_reg[27 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Use_SRL16.tdo_config_word1[15 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/n0087[30 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_fwd[30 : 0] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_cmb[3
   0 : 28] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/of_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_wrapper.edif ...
ngc2edif: Total memory usage is 93252 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_cntlr_data_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_cntlr_data_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_cntlr_data_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_cntlr_data_wrapper.ngc' for (cell view 'SensorMP_bram_cntlr_data_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_bram_cntlr_data_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_bram_cntlr_data_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_cntlr_instruction_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_cntlr_instruction_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_cntlr_instruction_wrapper.edif ...
ngc2edif: Total memory usage is 78916 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_cntlr_instruction_wrapper.ngc' for (cell view 'SensorMP_bram_cntlr_instruction_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_bram_cntlr_instruction_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_bram_cntlr_instruction_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_debug_module_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_debug_module_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus debug_module_0/MDM_Core_I1/Config_Reg<31
   : 1> on block SensorMP_debug_module_0_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_debug_module_0_wrapper.edif ...
ngc2edif: Total memory usage is 78532 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_debug_module_0_wrapper.ngc' for (cell view 'SensorMP_debug_module_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_debug_module_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_debug_module_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_axi_timer_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_axi_timer_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus axi_timer_0/bus2ip_rdce<6 : 0> on block
   SensorMP_axi_timer_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<7 : 0> on
   block SensorMP_axi_timer_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_timer_0/TC_CORE_I/tCSR0_Reg<31 : 20>
   on block SensorMP_axi_timer_0_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_axi_timer_0_wrapper.edif ...
ngc2edif: Total memory usage is 79364 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_axi_timer_0_wrapper.ngc' for (cell view 'SensorMP_axi_timer_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_axi_timer_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_axi_timer_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_block_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_block_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_block_0_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_block_0_wrapper.ngc' for (cell view 'SensorMP_bram_block_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_bram_block_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_bram_block_0_wrapper_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 2718 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.xmp'
Parsing UCF File [D:/Git/InstrumentX/InGaAs.srcs/constrs_1/imports/InGaAs/ZYBO_Master.ucf]
Finished Parsing UCF File [D:/Git/InstrumentX/InGaAs.srcs/constrs_1/imports/InGaAs/ZYBO_Master.ucf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net SensorMP_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:157]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net SensorMP_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:157]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net SensorMP_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:157]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_PORB_pin_IBUF' at site C7, Site location is not valid [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:157]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net SensorMP_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:158]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net SensorMP_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:158]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net SensorMP_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:158]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_SRSTB_pin_IBUF' at site B10, Site location is not valid [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:158]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net SensorMP_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:159]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net SensorMP_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:159]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net SensorMP_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:159]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_CLK_pin_IBUF' at site E7, Site location is not valid [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:159]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_periph_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_periph_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_ipc_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_ipc_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_1_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_1_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_0_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_0_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_1_i2s_mb0_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_1_i2s_mb0_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_0_i2s_mb0_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_0_i2s_mb0_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_clock_generator_0_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_clock_generator_0_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/data/SensorMP.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/data/SensorMP.ncf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
Generating merged BMM file for the design top 'SensorMP_stub'...
BMM file generated [D:/Git/InstrumentX/InX.runs/impl_1/SensorMP_stub.bmm]
INFO: [Runs 36-46] Option 'map -global_opt' filtered for run 'impl_1': not available for zynq parts
INFO: [Runs 36-46] Option 'map -retiming' filtered for run 'impl_1': not available for zynq parts
INFO: [Runs 36-46] Option 'map -global_opt' filtered for run 'impl_1': not available for zynq parts
INFO: [Runs 36-46] Option 'map -retiming' filtered for run 'impl_1': not available for zynq parts
[Tue May 12 15:34:59 2015] Launched impl_1...
Run output will be captured here: D:/Git/InstrumentX/InX.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:01:01 . Memory (MB): peak = 1098.055 ; gain = 44.863
INFO: [Edk 24-184] Launching XPS (Xilinx Platform Studio) for configuring XPS sub-design source 'SensorMP'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Launching XPS GUI...
INFO:EDK - Simulation, Implementation and Device configuration flows are
   disabled in XPS when launched from PlanAhead. All these features are
   available in PlanAhead.
MainWindow
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
Overriding Xilinx file <TextEditor.cfg> with local file
<D:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
The project's MHS file has changed on disk.
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 3
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 3
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode
Done!
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-816] Loaded Xilinx IP repository 'D:/Xilinx/14.7/ISE_DS/ISE/'
ZynqConfig: Terminated for gui mode
Writing filter settings....
Done writing filter settings to:
	D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\etc\SensorMP.filters
Done writing Tab View settings to:
	D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\etc\SensorMP.gui
INFO: [Edk 24-128] XPS launched
make_wrapper -files [get_files D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.xmp] -top -fileset [get_filesets sources_1] -import
INFO: [Edk 24-182] Generating top-level vhdl wrapper for the XPS sub-design source 'SensorMP'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\__xps\pa\_SensorMP_top.tcl
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa -stubgen
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs 

Parse D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.mhs ...

Create merged mhs ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Modify defaults ...

Creating stub ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 -
elaborating IP

Inserting wrapper level ...

Writing (stub) BMM ...

Writing top-level HDL ...

Total run time: 9.00 seconds

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
INFO: [Edk 24-126] Wrapper generated:D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP_stub.vhd
make_wrapper: Time (s): elapsed = 00:00:33 . Memory (MB): peak = 1098.055 ; gain = 0.000
refresh_design
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/hdl/SensorMP.vhd" into library work
Parsing VHDL file "D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP_stub.vhd" into library work
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP.ngc ...
WARNING:NetListWriters:298 - No output is written to SensorMP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP.edif ...
ngc2edif: Total memory usage is 88644 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP.ngc' for (cell view 'SensorMP', library 'work', file 'SensorMP.vhd')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_processing_system7_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_processing_system7_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_processing_system7_0_wrapper.edif ...
ngc2edif: Total memory usage is 81732 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ngc' for (cell view 'SensorMP_processing_system7_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_processing_system7_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_processing_system7_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_reset_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_reset_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus microblaze_0_reset/SEQ/pr_dec<2 : 0> on
   block SensorMP_microblaze_0_reset_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0_reset/SEQ/bsr_dec<2 : 0> on
   block SensorMP_microblaze_0_reset_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_reset_wrapper.edif ...
ngc2edif: Total memory usage is 78020 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_reset_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_reset_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_reset_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_reset_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_clock_generator_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_clock_generator_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_clock_generator_0_wrapper.edif ...
ngc2edif: Total memory usage is 77316 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_clock_generator_0_wrapper.ngc' for (cell view 'SensorMP_clock_generator_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_clock_generator_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_clock_generator_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_v20_0_i2s_mb0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_v20_0_i2s_mb0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRA
   M_I1/write_addrgray<11 : 0> on block SensorMP_fsl_v20_0_i2s_mb0_wrapper is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_v20_0_i2s_mb0_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_0_i2s_mb0_wrapper.ngc' for (cell view 'SensorMP_fsl_v20_0_i2s_mb0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_v20_0_i2s_mb0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_v20_0_i2s_mb0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_i2s_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_i2s_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_i2s_0_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_i2s_0_wrapper.ngc' for (cell view 'SensorMP_fsl_i2s_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_i2s_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_i2s_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_v20_1_i2s_mb0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_v20_1_i2s_mb0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRA
   M_I1/write_addrgray<11 : 0> on block SensorMP_fsl_v20_1_i2s_mb0_wrapper is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_v20_1_i2s_mb0_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_1_i2s_mb0_wrapper.ngc' for (cell view 'SensorMP_fsl_v20_1_i2s_mb0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_v20_1_i2s_mb0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_v20_1_i2s_mb0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_i2s_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_i2s_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_i2s_1_wrapper.edif ...
ngc2edif: Total memory usage is 78404 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_i2s_1_wrapper.ngc' for (cell view 'SensorMP_fsl_i2s_1_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_i2s_1_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_fsl_i2s_1_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_axi_ipc_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_axi_ipc_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_2 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1_NO1
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_i
   nst/si_register_slice_inst/aw_pipe/storage_data1[66 : 0] on block
   SensorMP_microblaze_0_axi_ipc_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_i
   nst/si_register_slice_inst/ar_pipe/storage_data1[66 : 0] on block
   SensorMP_microblaze_0_axi_ipc_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_axi_ipc_wrapper.edif ...
ngc2edif: Total memory usage is 84484 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_ipc_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_axi_ipc_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_axi_ipc_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_axi_ipc_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_lmb_v10_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_lmb_v10_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_lmb_v10_1_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_1_wrapper.ngc' for (cell view 'SensorMP_lmb_v10_1_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_lmb_v10_1_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_lmb_v10_1_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_lmb_v10_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_lmb_v10_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_lmb_v10_0_wrapper.edif ...
ngc2edif: Total memory usage is 78596 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_0_wrapper.ngc' for (cell view 'SensorMP_lmb_v10_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_lmb_v10_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_lmb_v10_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_axi_periph_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_axi_periph_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_2 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block
   SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1_NO1 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.a
   ddr_arbiter_inst/m_amesg_i[48 : 1] on block
   SensorMP_microblaze_0_axi_periph_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.a
   ddr_arbiter_inst/s_amesg[48 : 1] on block
   SensorMP_microblaze_0_axi_periph_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_axi_periph_wrapper.edif ...
ngc2edif: Total memory usage is 80388 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_periph_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_axi_periph_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_axi_periph_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_axi_periph_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/control_reg[8 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0/LOCKSTEP_Out[3817 : 0] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i[30
   : 24] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.mem_MSR[28 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.ex_MSR[30 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry[9 : 1]
   on block SensorMP_microblaze_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl[10 : 1] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.buffer_or_new[32 : 0] on block SensorMP_microblaze_0_wrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.srl16[42 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Detect_Commands.sample[6 : 0] on block SensorMP_microblaze_0_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/status_reg[27 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Use_SRL16.tdo_config_word1[15 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/n0087[30 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_fwd[30 : 0] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_cmb[3
   0 : 28] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/of_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_wrapper.edif ...
ngc2edif: Total memory usage is 93444 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_microblaze_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_debug_module_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_debug_module_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus debug_module_0/MDM_Core_I1/Config_Reg<31
   : 1> on block SensorMP_debug_module_0_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_debug_module_0_wrapper.edif ...
ngc2edif: Total memory usage is 79364 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_debug_module_0_wrapper.ngc' for (cell view 'SensorMP_debug_module_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_debug_module_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_debug_module_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_cntlr_instruction_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_cntlr_instruction_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_cntlr_instruction_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_cntlr_instruction_wrapper.ngc' for (cell view 'SensorMP_bram_cntlr_instruction_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_cntlr_instruction_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_cntlr_instruction_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_cntlr_data_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_cntlr_data_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_cntlr_data_wrapper.edif ...
ngc2edif: Total memory usage is 78084 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_cntlr_data_wrapper.ngc' for (cell view 'SensorMP_bram_cntlr_data_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_cntlr_data_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_cntlr_data_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_axi_timer_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_axi_timer_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus axi_timer_0/bus2ip_rdce<6 : 0> on block
   SensorMP_axi_timer_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<7 : 0> on
   block SensorMP_axi_timer_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_timer_0/TC_CORE_I/tCSR0_Reg<31 : 20>
   on block SensorMP_axi_timer_0_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_axi_timer_0_wrapper.edif ...
ngc2edif: Total memory usage is 79364 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_axi_timer_0_wrapper.ngc' for (cell view 'SensorMP_axi_timer_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_axi_timer_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_axi_timer_0_wrapper.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_block_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_block_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_block_0_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_block_0_wrapper.ngc' for (cell view 'SensorMP_bram_block_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_block_0_wrapper.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3384-lixun-6465b-win/ngc2edif/SensorMP_bram_block_0_wrapper.edif]
INFO: [Netlist 29-17] Analyzing 2716 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'SensorMP'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\__xps\pa\_SensorMP_synth.tcl
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa   -toplevel no -ti SensorMP_i -msg __xps/ise/xmsgprops.lst SensorMP.mhs

Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa -toplevel no
-ti SensorMP_i -msg __xps/ise/xmsgprops.lst SensorMP.mhs 

Parse D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 3
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_ipc.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_1.
INFO: The lmb_v10_1 core has constraints automatically generated by XPS in
implementation/lmb_v10_1_wrapper/lmb_v10_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_0.
INFO: The lmb_v10_0 core has constraints automatically generated by XPS in
implementation/lmb_v10_0_wrapper/lmb_v10_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_1_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_1_i2s_mb0_wrapper/fsl_v20_1_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_0_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_0_i2s_mb0_wrapper/fsl_v20_0_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 35 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:microblaze_0_reset -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 129 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:microblaze_0_axi_periph -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 143 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:microblaze_0_axi_ipc -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 151 -
Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 158 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:lmb_v10_1 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 193 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:lmb_v10_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 200 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_1_i2s_mb0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 207 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_0_i2s_mb0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 219 -
Copying cache implementation netlist
IPNAME:fsl_i2s INSTANCE:fsl_i2s_1 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 231 -
Copying cache implementation netlist
IPNAME:fsl_i2s INSTANCE:fsl_i2s_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 240 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 249 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_instruction -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 272 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_data -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 282 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 -
Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 299 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:SensorMP_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
SensorMP_clock_generator_0_wrapper.ngc ../SensorMP_clock_generator_0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/clock_generat
or_0_wrapper/SensorMP_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../SensorMP_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../SensorMP_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/SensorMP.ucf file.

Rebuilding cache ...

Total run time: 91.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "SensorMP_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.xmp'
Parsing UCF File [D:/Git/InstrumentX/InGaAs.srcs/constrs_1/imports/InGaAs/ZYBO_Master.ucf]
Finished Parsing UCF File [D:/Git/InstrumentX/InGaAs.srcs/constrs_1/imports/InGaAs/ZYBO_Master.ucf]
refresh_design: Time (s): elapsed = 00:04:02 . Memory (MB): peak = 1098.055 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'SensorMP'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\__xps\pa\_SensorMP_synth.tcl
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa   -toplevel no -ti SensorMP_i -msg __xps/ise/xmsgprops.lst SensorMP.mhs

Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa -toplevel no
-ti SensorMP_i -msg __xps/ise/xmsgprops.lst SensorMP.mhs 

Parse D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 3
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\pcores\fsl_i2s_v1_00_a\dat
   a\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_ipc.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_1.
INFO: The lmb_v10_1 core has constraints automatically generated by XPS in
implementation/lmb_v10_1_wrapper/lmb_v10_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_0.
INFO: The lmb_v10_0 core has constraints automatically generated by XPS in
implementation/lmb_v10_0_wrapper/lmb_v10_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_1_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_1_i2s_mb0_wrapper/fsl_v20_1_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_0_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_0_i2s_mb0_wrapper/fsl_v20_0_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 35 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:microblaze_0_reset -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 129 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:microblaze_0_axi_periph -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 143 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:microblaze_0_axi_ipc -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 151 -
Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 158 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:lmb_v10_1 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 193 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:lmb_v10_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 200 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_1_i2s_mb0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 207 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_0_i2s_mb0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 219 -
Copying cache implementation netlist
IPNAME:fsl_i2s INSTANCE:fsl_i2s_1 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 231 -
Copying cache implementation netlist
IPNAME:fsl_i2s INSTANCE:fsl_i2s_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 240 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 249 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_instruction -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 272 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_data -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 282 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 -
Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 299 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:SensorMP_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
SensorMP_clock_generator_0_wrapper.ngc ../SensorMP_clock_generator_0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/clock_generat
or_0_wrapper/SensorMP_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../SensorMP_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../SensorMP_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/SensorMP.ucf file.

Rebuilding cache ...

Total run time: 89.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "SensorMP_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.xmp'
[Tue May 12 16:36:47 2015] Launched synth_1...
Run output will be captured here: D:/Git/InstrumentX/InX.runs/synth_1/runme.log
launch_runs: Time (s): elapsed = 00:03:07 . Memory (MB): peak = 1098.055 ; gain = 0.000
launch_runs impl_1
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to SensorMP_stub.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_stub.edif ...
ngc2edif: Total memory usage is 77252 kilobytes

Parsing EDIF File [./InX.data/cache/SensorMP_stub_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_stub_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP.ngc ...
WARNING:NetListWriters:298 - No output is written to SensorMP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP.edif ...
ngc2edif: Total memory usage is 88580 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP.ngc' for (cell view 'SensorMP', library 'SensorMP_stub_lib', file 'SensorMP_stub.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_processing_system7_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_processing_system7_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_processing_system7_0_wrapper.edif ...
ngc2edif: Total memory usage is 82244 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ngc' for (cell view 'SensorMP_processing_system7_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_processing_system7_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_processing_system7_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_reset_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_reset_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus microblaze_0_reset/SEQ/pr_dec<2 : 0> on
   block SensorMP_microblaze_0_reset_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0_reset/SEQ/bsr_dec<2 : 0> on
   block SensorMP_microblaze_0_reset_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_reset_wrapper.edif ...
ngc2edif: Total memory usage is 77892 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_reset_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_reset_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_reset_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_reset_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_clock_generator_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_clock_generator_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_clock_generator_0_wrapper.edif ...
ngc2edif: Total memory usage is 77316 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_clock_generator_0_wrapper.ngc' for (cell view 'SensorMP_clock_generator_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_clock_generator_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_clock_generator_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_v20_0_i2s_mb0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_v20_0_i2s_mb0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRA
   M_I1/write_addrgray<11 : 0> on block SensorMP_fsl_v20_0_i2s_mb0_wrapper is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_v20_0_i2s_mb0_wrapper.edif ...
ngc2edif: Total memory usage is 78532 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_0_i2s_mb0_wrapper.ngc' for (cell view 'SensorMP_fsl_v20_0_i2s_mb0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_fsl_v20_0_i2s_mb0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_fsl_v20_0_i2s_mb0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_i2s_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_i2s_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_i2s_0_wrapper.edif ...
ngc2edif: Total memory usage is 78660 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_i2s_0_wrapper.ngc' for (cell view 'SensorMP_fsl_i2s_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_fsl_i2s_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_fsl_i2s_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_v20_1_i2s_mb0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_v20_1_i2s_mb0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRA
   M_I1/write_addrgray<11 : 0> on block SensorMP_fsl_v20_1_i2s_mb0_wrapper is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_v20_1_i2s_mb0_wrapper.edif ...
ngc2edif: Total memory usage is 77892 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_1_i2s_mb0_wrapper.ngc' for (cell view 'SensorMP_fsl_v20_1_i2s_mb0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_fsl_v20_1_i2s_mb0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_fsl_v20_1_i2s_mb0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_fsl_i2s_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_fsl_i2s_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_fsl_i2s_1_wrapper.edif ...
ngc2edif: Total memory usage is 77956 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_i2s_1_wrapper.ngc' for (cell view 'SensorMP_fsl_i2s_1_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_fsl_i2s_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_fsl_i2s_1_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_axi_ipc_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_axi_ipc_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_2 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1_NO1
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_i
   nst/si_register_slice_inst/aw_pipe/storage_data1[66 : 0] on block
   SensorMP_microblaze_0_axi_ipc_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_i
   nst/si_register_slice_inst/ar_pipe/storage_data1[66 : 0] on block
   SensorMP_microblaze_0_axi_ipc_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_axi_ipc_wrapper.edif ...
ngc2edif: Total memory usage is 84484 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_ipc_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_axi_ipc_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_axi_ipc_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_axi_ipc_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_lmb_v10_1_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_lmb_v10_1_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_lmb_v10_1_wrapper.edif ...
ngc2edif: Total memory usage is 77892 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_1_wrapper.ngc' for (cell view 'SensorMP_lmb_v10_1_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_lmb_v10_1_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_lmb_v10_1_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_lmb_v10_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_lmb_v10_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_lmb_v10_0_wrapper.edif ...
ngc2edif: Total memory usage is 78468 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_0_wrapper.ngc' for (cell view 'SensorMP_lmb_v10_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_lmb_v10_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_lmb_v10_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_axi_periph_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_axi_periph_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_2 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block
   SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1_NO1 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block SensorMP_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.a
   ddr_arbiter_inst/m_amesg_i[48 : 1] on block
   SensorMP_microblaze_0_axi_periph_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.a
   ddr_arbiter_inst/s_amesg[48 : 1] on block
   SensorMP_microblaze_0_axi_periph_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_axi_periph_wrapper.edif ...
ngc2edif: Total memory usage is 80836 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_periph_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_axi_periph_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_axi_periph_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_axi_periph_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_microblaze_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_microblaze_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/control_reg[8 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0/LOCKSTEP_Out[3817 : 0] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i[30
   : 24] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.mem_MSR[28 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.ex_MSR[30 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry[9 : 1]
   on block SensorMP_microblaze_0_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl[10 : 1] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.buffer_or_new[32 : 0] on block SensorMP_microblaze_0_wrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.srl16[42 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Detect_Commands.sample[6 : 0] on block SensorMP_microblaze_0_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/status_reg[27 : 0] on block SensorMP_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Use_SRL16.tdo_config_word1[15 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/n0087[30 : 0] on block
   SensorMP_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_fwd[30 : 0] on
   block SensorMP_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_cmb[3
   0 : 28] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/of_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i[31
   : 17] on block SensorMP_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_microblaze_0_wrapper.edif ...
ngc2edif: Total memory usage is 93060 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_wrapper.ngc' for (cell view 'SensorMP_microblaze_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_microblaze_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_cntlr_data_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_cntlr_data_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_cntlr_data_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_cntlr_data_wrapper.ngc' for (cell view 'SensorMP_bram_cntlr_data_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_bram_cntlr_data_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_bram_cntlr_data_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_cntlr_instruction_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_cntlr_instruction_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_cntlr_instruction_wrapper.edif ...
ngc2edif: Total memory usage is 78340 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_cntlr_instruction_wrapper.ngc' for (cell view 'SensorMP_bram_cntlr_instruction_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_bram_cntlr_instruction_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_bram_cntlr_instruction_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_debug_module_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_debug_module_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus debug_module_0/MDM_Core_I1/Config_Reg<31
   : 1> on block SensorMP_debug_module_0_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_debug_module_0_wrapper.edif ...
ngc2edif: Total memory usage is 78916 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_debug_module_0_wrapper.ngc' for (cell view 'SensorMP_debug_module_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_debug_module_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_debug_module_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_axi_timer_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_axi_timer_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus axi_timer_0/bus2ip_rdce<6 : 0> on block
   SensorMP_axi_timer_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<7 : 0> on
   block SensorMP_axi_timer_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_timer_0/TC_CORE_I/tCSR0_Reg<31 : 20>
   on block SensorMP_axi_timer_0_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file SensorMP_axi_timer_0_wrapper.edif ...
ngc2edif: Total memory usage is 79236 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_axi_timer_0_wrapper.ngc' for (cell view 'SensorMP_axi_timer_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_axi_timer_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_axi_timer_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SensorMP_bram_block_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SensorMP_bram_block_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SensorMP_bram_block_0_wrapper.edif ...
ngc2edif: Total memory usage is 78212 kilobytes

Reading core file 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_bram_block_0_wrapper.ngc' for (cell view 'SensorMP_bram_block_0_wrapper', library 'SensorMP_lib', file 'SensorMP.ngc')
Parsing EDIF File [./InX.data/cache/SensorMP_bram_block_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./InX.data/cache/SensorMP_bram_block_0_wrapper_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 2718 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source 'D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.xmp'
Parsing UCF File [D:/Git/InstrumentX/InGaAs.srcs/constrs_1/imports/InGaAs/ZYBO_Master.ucf]
Finished Parsing UCF File [D:/Git/InstrumentX/InGaAs.srcs/constrs_1/imports/InGaAs/ZYBO_Master.ucf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net SensorMP_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:157]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net SensorMP_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:157]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net SensorMP_i/processing_system7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:157]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_PORB_pin_IBUF' at site C7, Site location is not valid [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:157]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net SensorMP_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:158]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net SensorMP_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:158]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net SensorMP_i/processing_system7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:158]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_SRSTB_pin_IBUF' at site B10, Site location is not valid [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:158]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net SensorMP_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:159]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net SensorMP_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:159]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net SensorMP_i/processing_system7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:159]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_CLK_pin_IBUF' at site E7, Site location is not valid [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf:159]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_processing_system7_0_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_periph_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_periph_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_ipc_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_axi_ipc_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_microblaze_0_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_1_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_1_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_0_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_lmb_v10_0_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_1_i2s_mb0_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_1_i2s_mb0_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_0_i2s_mb0_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_fsl_v20_0_i2s_mb0_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_clock_generator_0_wrapper.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/implementation/SensorMP_clock_generator_0_wrapper.ncf]
Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/data/SensorMP.ncf]
Finished Parsing UCF File [D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/data/SensorMP.ncf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
Generating merged BMM file for the design top 'SensorMP_stub'...
BMM file generated [D:/Git/InstrumentX/InX.runs/impl_1/SensorMP_stub.bmm]
INFO: [Runs 36-46] Option 'map -global_opt' filtered for run 'impl_1': not available for zynq parts
INFO: [Runs 36-46] Option 'map -retiming' filtered for run 'impl_1': not available for zynq parts
INFO: [Runs 36-46] Option 'map -global_opt' filtered for run 'impl_1': not available for zynq parts
INFO: [Runs 36-46] Option 'map -retiming' filtered for run 'impl_1': not available for zynq parts
[Tue May 12 16:39:25 2015] Launched impl_1...
Run output will be captured here: D:/Git/InstrumentX/InX.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:01:01 . Memory (MB): peak = 1113.520 ; gain = 15.465
launch_runs impl_1 -to_step Bitgen
[Tue May 12 16:48:16 2015] Launched impl_1...
Run output will be captured here: D:/Git/InstrumentX/InX.runs/impl_1/runme.log
export_hardware [get_files D:/Git/InstrumentX/InX.srcs/sources_1/edk/SensorMP/SensorMP.xmp] [get_runs impl_1] -bitstream
INFO: [Edk 24-141] Exporting hardware platform with bitstream for 'SensorMP'...

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\__xps\pa\_SensorMP_export2sdk
.tcl
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
IF NOT EXIST "D:/Git/InstrumentX/InX.sdk/SDK/SDK_Export/hw" @mkdir "D:/Git/InstrumentX/InX.sdk/SDK/SDK_Export/hw"
pscgen -mhs SensorMP.mhs -expdir D:/Git/InstrumentX/InX.sdk/SDK/SDK_Export/hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp SensorMP.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml D:/Git/InstrumentX/InX.sdk/SDK/SDK_Export/hw/SensorMP.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_i2c_v1_00_
   a\data\ps7_i2c_v2_1_0.mpd line 108	Unknown PORT subproperty IIC Serial Data
WARNING:EDK -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_i2c_v1_00_
   a\data\ps7_i2c_v2_1_0.mpd line 109	Unknown PORT subproperty IIC Serial Clock
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 

Overriding IP level properties ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\EDK\data\coremodel\axi\data\tools_axi_v1_01_a.txt line
   31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_usb_v1_00_
   a\data\ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_qspi_v1_00
   _a\data\ps7_qspi_v2_1_0.mpd line 122 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0x40010000-0x4001ffff) axi_timer_0	microblaze_0_axi_periph
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_i2c_v1_00_
   a\data\ps7_i2c_v2_1_0.mpd line 108	Unknown PORT subproperty IIC Serial Data
WARNING:EDK -
   D:\Xilinx\14.7\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_i2c_v1_00_
   a\data\ps7_i2c_v2_1_0.mpd line 109	Unknown PORT subproperty IIC Serial Clock
Conversion to XML complete.
xdsgen -inp SensorMP.xmp -report D:/Git/InstrumentX/InX.sdk/SDK/SDK_Export/hw/SensorMP.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 261 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InX.srcs\sources_1\edk\SensorMP\SensorMP.mhs line 292 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fsl_v20;v=v2_11_f;d=fsl_v20.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fsl_v20;v=v2_11_f;d=fsl_v20.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v1_03_a;d=axi_timer_ds
   764.pdf
Generated Block Diagram.
Rasterizing processing_system7_0.jpg.....
Rasterizing microblaze_0_reset.jpg.....
Rasterizing microblaze_0_axi_periph.jpg.....
Rasterizing microblaze_0_axi_ipc.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing lmb_v10_1.jpg.....
Rasterizing lmb_v10_0.jpg.....
Rasterizing fsl_v20_1_i2s_mb0.jpg.....
Rasterizing fsl_v20_0_i2s_mb0.jpg.....
Rasterizing fsl_i2s_1.jpg.....
Rasterizing fsl_i2s_0.jpg.....
Rasterizing debug_module_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing bram_cntlr_instruction.jpg.....
Rasterizing bram_cntlr_data.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing SensorMP_blkd.jpg.....
Picked up JAVA_TOOL_OPTIONS: -Xmx2048
Report generated.
Report generation completed.
""
"WARNING: The option to export bit and bmm files to SDK is set to false. Existing bit and bmm files in the D:/Git/InstrumentX/InX.sdk/SDK/SDK_Export/hw directory (if any) will be deleted."
""
INFO: [Edk 24-68] exporting bit file 'D:/Git/InstrumentX/InX.runs/impl_1/SensorMP_stub.bit'...
INFO: [Edk 24-69] exporting bmm file 'D:/Git/InstrumentX/InX.runs/impl_1/SensorMP_stub_bd.bmm'...
INFO: [Edk 24-142] Hardware platform data exported to 'D:/Git/InstrumentX/InX.sdk/SDK/SDK_Export/hw'
export_hardware: Time (s): elapsed = 00:01:12 . Memory (MB): peak = 1116.383 ; gain = 2.863
launch_sdk -bit D:/Git/InstrumentX/InX.sdk/SDK/SDK_Export/hw/SensorMP_stub.bit -bmm D:/Git/InstrumentX/InX.sdk/SDK/SDK_Export/hw/SensorMP_stub_bd.bmm -workspace D:/Git/InstrumentX/InX.sdk/SDK/SDK_Export -hwspec D:/Git/InstrumentX/InX.sdk/SDK/SDK_Export/hw/SensorMP.xml
INFO: [PlanAhead 12-393] Launching SDK...
INFO: [PlanAhead 12-417] Running xsdk -bit D:/Git/InstrumentX/InX.sdk/SDK/SDK_Export/hw/SensorMP_stub.bit -bmm D:/Git/InstrumentX/InX.sdk/SDK/SDK_Export/hw/SensorMP_stub_bd.bmm -workspace D:/Git/InstrumentX/InX.sdk/SDK/SDK_Export -hwspec D:/Git/InstrumentX/InX.sdk/SDK/SDK_Export/hw/SensorMP.xml
INFO: [PlanAhead 12-418] SDK launched successfully
exit
INFO: [Common 17-206] Exiting PlanAhead at Tue May 12 16:55:56 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
