// Seed: 2312107425
module module_0 #(
    parameter id_18 = 32'd69
) (
    output tri1 id_0,
    output supply1 id_1,
    output tri id_2,
    output supply0 id_3,
    input supply0 id_4,
    output wor id_5,
    output wor id_6
    , _id_18,
    input wire id_7,
    input tri id_8,
    output tri0 id_9,
    input wand id_10,
    input uwire id_11,
    input tri1 id_12,
    input uwire id_13,
    input uwire id_14,
    input wire id_15,
    output uwire id_16
);
  wire id_19 = id_8;
  assign module_1.id_3 = 0;
  wire id_20[1  ==  -1 : id_18  ==  -1 'b0];
  ;
  always disable id_21;
  tri1 id_22 = -1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    output wor id_2,
    input wor id_3,
    input tri id_4,
    output supply1 id_5,
    output wor id_6,
    input uwire id_7,
    output tri id_8,
    output supply1 id_9,
    input wor id_10,
    output tri1 id_11,
    input wor id_12,
    output supply0 id_13,
    output supply0 id_14,
    output tri1 id_15,
    input wor id_16,
    input tri1 id_17
);
  logic id_19;
  ;
  module_0 modCall_1 (
      id_2,
      id_13,
      id_6,
      id_5,
      id_1,
      id_6,
      id_6,
      id_10,
      id_17,
      id_2,
      id_4,
      id_17,
      id_10,
      id_10,
      id_4,
      id_10,
      id_5
  );
endmodule
