Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\vid_edid_v1_0\hdl\vid_edid_v1_0_rfs.vhd
COMP96 Compile Package "vid_edid_v1_0_0_family_support"
COMP96 Compile Package Body "vid_edid_v1_0_0_family_support"
COMP96 Compile Entity "vid_edid_v1_0_0_pselect_f"
COMP96 Compile Architecture "imp" of Entity "vid_edid_v1_0_0_pselect_f"
COMP96 Compile Package "vid_edid_v1_0_0_proc_common_pkg"
COMP96 Compile Package Body "vid_edid_v1_0_0_proc_common_pkg"
COMP96 Compile Entity "vid_edid_v1_0_0_counter_f"
COMP96 Compile Architecture "imp" of Entity "vid_edid_v1_0_0_counter_f"
COMP96 Compile Package "vid_edid_v1_0_0_common_pkg"
COMP96 Compile Package Body "vid_edid_v1_0_0_common_pkg"
COMP96 Compile Entity "vid_edid_v1_0_0_multiplexor"
COMP96 Compile Architecture "RTL" of Entity "vid_edid_v1_0_0_multiplexor"
COMP96 Compile Entity "vid_edid_v1_0_0_axilite_sif"
COMP96 Compile Architecture "RTL" of Entity "vid_edid_v1_0_0_axilite_sif"
COMP96 Compile Entity "vid_edid_v1_0_0_apb_mif"
COMP96 Compile Architecture "RTL" of Entity "vid_edid_v1_0_0_apb_mif"
COMP96 Compile Entity "vid_edid_v1_0_0_psel_decoder"
COMP96 Compile Architecture "RTL" of Entity "vid_edid_v1_0_0_psel_decoder"
COMP96 Compile Entity "vid_edid_v1_0_0_rom"
COMP96 Compile Architecture "rtl" of Entity "vid_edid_v1_0_0_rom"
COMP96 Compile Entity "vid_edid_v1_0_0_axi_apb_bridge"
COMP96 Compile Architecture "RTL" of Entity "vid_edid_v1_0_0_axi_apb_bridge"
COMP96 Compile Entity "vid_edid_v1_0_0_edid_rom"
COMP96 Compile Architecture "rtl" of Entity "vid_edid_v1_0_0_edid_rom"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
