<h1 align="center">Hi ğŸ‘‹, I'm Harish Vishwanath Bhat</h1>
<h3 align="center">A passionate VLSI enthusiast from India</h3>

---

### ğŸ‘¨â€ğŸ’» About Me
- ğŸ”­ Iâ€™m currently working on **beamforming algorithms using XADC, LMS, and QRD-RLS on FPGA**  
- ğŸ‘¨â€ğŸ“ Pursuing B.Tech in ECE at **NMAM Institute of Technology, Nitte**  
- ğŸ’¡ Enthusiastic about **Digital Design, RTL development, FPGA prototyping, and Neural Network accelerators**  
- ğŸ› ï¸ Skilled in **Verilog, SystemVerilog, Vivado, ModelSim, ILA, and Ubuntu OS**  
- ğŸ“« Reach me at **harishvbhat07@gmail.com**  
- ğŸ”— Connect on [LinkedIn](https://www.linkedin.com/in/harish-bhat-b8a001250)

---

### ğŸ§  Projects & Highlights

- **ğŸ”Œ I2C with MPU6050 on Boolean Board (Spartan-7):**  
  Developed Verilog RTL from scratch to implement I2C protocol and performed read/write with MPU6050.  
  Successfully verified with ILA and SystemVerilog testbench.

- **ğŸ§® Datapath Design using Vivado IPs:**  
  Used **BRAM IP** for temporary storage and **ILA IP** for internal debug of datapaths and control signals.  
  Demonstrated integration of memory and debug infrastructure.

- **ğŸ–¥ï¸ SPI-OLED Display Communication (ZedBoard â€“ Zynq-7000):**  
  Implemented SPI interface in Verilog for data transmission.  
  Used prebuilt OLED libraries to render text/images from FPGA to the display.

- **ğŸ”¢ MOD-10 Counter using 7-Segment (Boolean Board):**  
  Designed a custom 10-count sequence using behavioral/dataflow modeling.  
  Used time-multiplexed display logic on 2-digit 7-segment hardware.

- **ğŸ—³ï¸ Voting Machine (ZedBoard):**  
  Created logic for voting among 4 candidates with debounced input.  
  LEDs display individual votes and total vote count.

- **ğŸ“¡ Beamforming (Under Development):**  
  Capturing analog signals via XADC and implementing adaptive filtering (QRD-RLS, LMS) on FPGA.  
  RTL simulations and hardware integration in progress.

- **ğŸ§¬ Neural Network Accelerator (Learning Stage):**  
  Explored MAC-based inference pipelines and neuron connections with ReLU, Sigmoid, and Tanh activations.  
  Targeting FPGA deployment for lightweight neural models.

---

### ğŸ› ï¸ Languages and Tools
<p align="left"> 
  <a href="https://www.arduino.cc/" target="_blank"> <img src="https://cdn.worldvectorlogo.com/logos/arduino-1.svg" alt="arduino" width="40" height="40"/> </a> 
  <a href="https://www.cprogramming.com/" target="_blank"> <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/c/c-original.svg" alt="c" width="40" height="40"/> </a> 
  <a href="https://www.w3schools.com/cpp/" target="_blank"> <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/cplusplus/cplusplus-original.svg" alt="cplusplus" width="40" height="40"/> </a> 
  <a href="https://www.python.org" target="_blank"> <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/python/python-original.svg" alt="python" width="40" height="40"/> </a> 
</p>

---

### ğŸ“Š GitHub Stats
<p><img align="center" src="https://github-readme-stats.vercel.app/api/top-langs?username=harishbhat17&show_icons=true&locale=en&layout=compact" alt="harishbhat17" /></p>

---

### ğŸ“« Connect With Me

<p align="left">
  <a href="https://linkedin.com/in/harish-bhat-b8a001250" target="blank">
    <img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" alt="harish bhat" height="30" width="40" />
  </a>
  <a href="https://fb.com/harish bhat" target="blank">
    <img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/facebook.svg" alt="harish bhat" height="30" width="40" />
  </a>
</p>
