Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Aug 19 12:27:01 2019
| Host         : mecha-7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file synth_shell_timing_summary_routed.rpt -pb synth_shell_timing_summary_routed.pb -rpx synth_shell_timing_summary_routed.rpx -warn_on_violation
| Design       : synth_shell
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 117 register/latch pins with no clock driven by root clock pin: clk_unbuf_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 191 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.357        0.000                      0                   13        0.239        0.000                      0                   13        9.500        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        17.357        0.000                      0                   13        0.239        0.000                      0                   13        9.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.357ns  (required time - arrival time)
  Source:                 clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.715ns (32.812%)  route 1.464ns (67.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  clkdiv_reg[4]/Q
                         net (fo=4, routed)           0.832     6.337    clkdiv_reg_n_0_[4]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.296     6.633 r  clkdiv[5]_i_1/O
                         net (fo=6, routed)           0.632     7.265    clkdiv[5]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    24.786    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[0]/C
                         clock pessimism              0.300    25.086    
                         clock uncertainty           -0.035    25.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    24.622    clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         24.622    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                 17.357    

Slack (MET) :             17.357ns  (required time - arrival time)
  Source:                 clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.715ns (32.812%)  route 1.464ns (67.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  clkdiv_reg[4]/Q
                         net (fo=4, routed)           0.832     6.337    clkdiv_reg_n_0_[4]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.296     6.633 r  clkdiv[5]_i_1/O
                         net (fo=6, routed)           0.632     7.265    clkdiv[5]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    24.786    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[1]/C
                         clock pessimism              0.300    25.086    
                         clock uncertainty           -0.035    25.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    24.622    clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         24.622    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                 17.357    

Slack (MET) :             17.357ns  (required time - arrival time)
  Source:                 clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.715ns (32.812%)  route 1.464ns (67.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  clkdiv_reg[4]/Q
                         net (fo=4, routed)           0.832     6.337    clkdiv_reg_n_0_[4]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.296     6.633 r  clkdiv[5]_i_1/O
                         net (fo=6, routed)           0.632     7.265    clkdiv[5]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    24.786    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[2]/C
                         clock pessimism              0.300    25.086    
                         clock uncertainty           -0.035    25.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    24.622    clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         24.622    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                 17.357    

Slack (MET) :             17.357ns  (required time - arrival time)
  Source:                 clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.715ns (32.812%)  route 1.464ns (67.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  clkdiv_reg[4]/Q
                         net (fo=4, routed)           0.832     6.337    clkdiv_reg_n_0_[4]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.296     6.633 r  clkdiv[5]_i_1/O
                         net (fo=6, routed)           0.632     7.265    clkdiv[5]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    24.786    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[3]/C
                         clock pessimism              0.300    25.086    
                         clock uncertainty           -0.035    25.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    24.622    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         24.622    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                 17.357    

Slack (MET) :             17.357ns  (required time - arrival time)
  Source:                 clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.715ns (32.812%)  route 1.464ns (67.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  clkdiv_reg[4]/Q
                         net (fo=4, routed)           0.832     6.337    clkdiv_reg_n_0_[4]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.296     6.633 r  clkdiv[5]_i_1/O
                         net (fo=6, routed)           0.632     7.265    clkdiv[5]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    24.786    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[4]/C
                         clock pessimism              0.300    25.086    
                         clock uncertainty           -0.035    25.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    24.622    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         24.622    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                 17.357    

Slack (MET) :             17.357ns  (required time - arrival time)
  Source:                 clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.715ns (32.812%)  route 1.464ns (67.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  clkdiv_reg[4]/Q
                         net (fo=4, routed)           0.832     6.337    clkdiv_reg_n_0_[4]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.296     6.633 r  clkdiv[5]_i_1/O
                         net (fo=6, routed)           0.632     7.265    clkdiv[5]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    24.786    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[5]/C
                         clock pessimism              0.300    25.086    
                         clock uncertainty           -0.035    25.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    24.622    clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         24.622    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                 17.357    

Slack (MET) :             18.273ns  (required time - arrival time)
  Source:                 clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_unbuf_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.842ns (49.558%)  route 0.857ns (50.442%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  clkdiv_reg[2]/Q
                         net (fo=6, routed)           0.695     6.201    clkdiv_reg_n_0_[2]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.299     6.500 r  clk_unbuf_i_2/O
                         net (fo=1, routed)           0.162     6.661    clk_unbuf_i_2_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.785 r  clk_unbuf_i_1/O
                         net (fo=1, routed)           0.000     6.785    clk_unbuf_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk_unbuf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    24.786    mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_unbuf_reg/C
                         clock pessimism              0.278    25.064    
                         clock uncertainty           -0.035    25.029    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    25.058    clk_unbuf_reg
  -------------------------------------------------------------------
                         required time                         25.058    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                 18.273    

Slack (MET) :             18.378ns  (required time - arrival time)
  Source:                 clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.718ns (44.392%)  route 0.899ns (55.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  clkdiv_reg[2]/Q
                         net (fo=6, routed)           0.899     6.405    clkdiv_reg_n_0_[2]
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.299     6.704 r  clkdiv[3]_i_1/O
                         net (fo=1, routed)           0.000     6.704    clkdiv[3]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    24.786    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[3]/C
                         clock pessimism              0.300    25.086    
                         clock uncertainty           -0.035    25.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.031    25.082    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         25.082    
                         arrival time                          -6.704    
  -------------------------------------------------------------------
                         slack                                 18.378    

Slack (MET) :             18.393ns  (required time - arrival time)
  Source:                 clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.746ns (45.311%)  route 0.900ns (54.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  clkdiv_reg[2]/Q
                         net (fo=6, routed)           0.900     6.406    clkdiv_reg_n_0_[2]
    SLICE_X37Y46         LUT3 (Prop_lut3_I2_O)        0.327     6.733 r  clkdiv[2]_i_1/O
                         net (fo=1, routed)           0.000     6.733    clkdiv[2]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    24.786    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[2]/C
                         clock pessimism              0.300    25.086    
                         clock uncertainty           -0.035    25.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.075    25.126    clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         25.126    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                 18.393    

Slack (MET) :             18.394ns  (required time - arrival time)
  Source:                 clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.746ns (45.338%)  route 0.899ns (54.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  clkdiv_reg[2]/Q
                         net (fo=6, routed)           0.899     6.405    clkdiv_reg_n_0_[2]
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.327     6.732 r  clkdiv[4]_i_1/O
                         net (fo=1, routed)           0.000     6.732    clkdiv[4]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    24.786    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[4]/C
                         clock pessimism              0.300    25.086    
                         clock uncertainty           -0.035    25.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.075    25.126    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         25.126    
                         arrival time                          -6.732    
  -------------------------------------------------------------------
                         slack                                 18.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_unbuf_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.216%)  route 0.157ns (45.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkdiv_reg[3]/Q
                         net (fo=5, routed)           0.157     1.744    clkdiv_reg_n_0_[3]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.789 r  clk_unbuf_i_1/O
                         net (fo=1, routed)           0.000     1.789    clk_unbuf_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk_unbuf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_unbuf_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.550    clk_unbuf_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.190ns (51.708%)  route 0.177ns (48.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkdiv_reg[3]/Q
                         net (fo=5, routed)           0.177     1.765    clkdiv_reg_n_0_[3]
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.049     1.814 r  clkdiv[4]_i_1/O
                         net (fo=1, routed)           0.000     1.814    clkdiv[4]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.177%)  route 0.177ns (48.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkdiv_reg[3]/Q
                         net (fo=5, routed)           0.177     1.765    clkdiv_reg_n_0_[3]
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.810 r  clkdiv[3]_i_1/O
                         net (fo=1, routed)           0.000     1.810    clkdiv[3]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.226ns (61.912%)  route 0.139ns (38.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  clkdiv_reg[4]/Q
                         net (fo=4, routed)           0.139     1.713    clkdiv_reg_n_0_[4]
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.098     1.811 r  clkdiv[5]_i_2/O
                         net (fo=1, routed)           0.000     1.811    clkdiv[5]_i_2_n_0
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.588%)  route 0.202ns (52.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkdiv_reg[1]/Q
                         net (fo=7, routed)           0.202     1.789    clkdiv_reg_n_0_[1]
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.042     1.831 r  clkdiv[2]_i_1/O
                         net (fo=1, routed)           0.000     1.831    clkdiv[2]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkdiv_reg[1]/Q
                         net (fo=7, routed)           0.202     1.789    clkdiv_reg_n_0_[1]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  clkdiv[1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    clkdiv[1]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.323%)  route 0.264ns (58.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clkdiv_reg[0]/Q
                         net (fo=8, routed)           0.264     1.851    clkdiv_reg_n_0_[0]
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.896 r  clkdiv[0]_i_1/O
                         net (fo=1, routed)           0.000     1.896    clkdiv[0]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.408%)  route 0.325ns (63.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkdiv_reg[0]/Q
                         net (fo=8, routed)           0.101     1.689    clkdiv_reg_n_0_[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.734 r  clkdiv[5]_i_1/O
                         net (fo=6, routed)           0.223     1.957    clkdiv[5]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_R)        -0.018     1.428    clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.408%)  route 0.325ns (63.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkdiv_reg[0]/Q
                         net (fo=8, routed)           0.101     1.689    clkdiv_reg_n_0_[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.734 r  clkdiv[5]_i_1/O
                         net (fo=6, routed)           0.223     1.957    clkdiv[5]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_R)        -0.018     1.428    clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.408%)  route 0.325ns (63.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkdiv_reg[0]/Q
                         net (fo=8, routed)           0.101     1.689    clkdiv_reg_n_0_[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.734 r  clkdiv[5]_i_1/O
                         net (fo=6, routed)           0.223     1.957    clkdiv[5]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    mclk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkdiv_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_R)        -0.018     1.428    clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.529    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y46   clk_unbuf_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y46   clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y46   clkdiv_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y46   clkdiv_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y46   clkdiv_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y46   clkdiv_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y46   clkdiv_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y46   clk_unbuf_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y46   clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y46   clkdiv_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y46   clkdiv_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y46   clkdiv_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y46   clkdiv_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y46   clkdiv_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y46   clk_unbuf_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y46   clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y46   clkdiv_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y46   clk_unbuf_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y46   clk_unbuf_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y46   clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y46   clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y46   clkdiv_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y46   clkdiv_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y46   clkdiv_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y46   clkdiv_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y46   clkdiv_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y46   clkdiv_reg[3]/C



