verilog-auto-sense-include-inputs is a variable defined in `verilog-mode.el'.<br/>Its value is nil<br/><br/>  This variable is safe as a file local variable if its value<br/>  satisfies the predicate `verilog-booleanp'.<br/><br/>Documentation:<br/>Non-nil means AUTOSENSE should include all inputs.<br/>If nil, only inputs that are NOT output signals in the same block are<br/>included.<br/><br/>You can customize this variable.