
1-3. Debug UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c2c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f8  08005dc0  08005dc0  00015dc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060b8  080060b8  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080060b8  080060b8  000160b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080060c0  080060c0  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060c0  080060c0  000160c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080060c4  080060c4  000160c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080060c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000034  200001dc  080062a4  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000210  080062a4  00020210  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009068  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001d38  00000000  00000000  00029274  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000008d0  00000000  00000000  0002afb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000007c8  00000000  00000000  0002b880  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021e83  00000000  00000000  0002c048  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008493  00000000  00000000  0004decb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c4b92  00000000  00000000  0005635e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011aef0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003058  00000000  00000000  0011af6c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005da4 	.word	0x08005da4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08005da4 	.word	0x08005da4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	041a      	lsls	r2, r3, #16
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	619a      	str	r2, [r3, #24]
}
 8000f5a:	bf00      	nop
 8000f5c:	370c      	adds	r7, #12
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
	...

08000f68 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b085      	sub	sp, #20
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000f70:	4b08      	ldr	r3, [pc, #32]	; (8000f94 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000f72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f74:	4907      	ldr	r1, [pc, #28]	; (8000f94 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000f7c:	4b05      	ldr	r3, [pc, #20]	; (8000f94 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000f7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	4013      	ands	r3, r2
 8000f84:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f86:	68fb      	ldr	r3, [r7, #12]
}
 8000f88:	bf00      	nop
 8000f8a:	3714      	adds	r7, #20
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr
 8000f94:	40023800 	.word	0x40023800

08000f98 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b086      	sub	sp, #24
 8000f9c:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9e:	463b      	mov	r3, r7
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]
 8000fac:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8000fae:	2080      	movs	r0, #128	; 0x80
 8000fb0:	f7ff ffda 	bl	8000f68 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000fb4:	2004      	movs	r0, #4
 8000fb6:	f7ff ffd7 	bl	8000f68 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000fba:	2002      	movs	r0, #2
 8000fbc:	f7ff ffd4 	bl	8000f68 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2);
 8000fc0:	2107      	movs	r1, #7
 8000fc2:	480b      	ldr	r0, [pc, #44]	; (8000ff0 <MX_GPIO_Init+0x58>)
 8000fc4:	f7ff ffc0 	bl	8000f48 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2;
 8000fc8:	2307      	movs	r3, #7
 8000fca:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fdc:	463b      	mov	r3, r7
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4803      	ldr	r0, [pc, #12]	; (8000ff0 <MX_GPIO_Init+0x58>)
 8000fe2:	f001 fc2d 	bl	8002840 <LL_GPIO_Init>

}
 8000fe6:	bf00      	nop
 8000fe8:	3718      	adds	r7, #24
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40020800 	.word	0x40020800

08000ff4 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f043 0201 	orr.w	r2, r3, #1
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	601a      	str	r2, [r3, #0]
}
 8001008:	bf00      	nop
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr

08001014 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6a1a      	ldr	r2, [r3, #32]
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	431a      	orrs	r2, r3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	621a      	str	r2, [r3, #32]
}
 800102a:	bf00      	nop
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr

08001036 <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8001036:	b480      	push	{r7}
 8001038:	b083      	sub	sp, #12
 800103a:	af00      	add	r7, sp, #0
 800103c:	6078      	str	r0, [r7, #4]
 800103e:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	6a1a      	ldr	r2, [r3, #32]
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	43db      	mvns	r3, r3
 8001048:	401a      	ands	r2, r3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	621a      	str	r2, [r3, #32]
}
 800104e:	bf00      	nop
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr

0800105a <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 800105a:	b480      	push	{r7}
 800105c:	b083      	sub	sp, #12
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	68db      	ldr	r3, [r3, #12]
 8001066:	f043 0220 	orr.w	r2, r3, #32
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	60da      	str	r2, [r3, #12]
}
 800106e:	bf00      	nop
 8001070:	370c      	adds	r7, #12
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr

0800107a <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800107a:	b480      	push	{r7}
 800107c:	b083      	sub	sp, #12
 800107e:	af00      	add	r7, sp, #0
 8001080:	6078      	str	r0, [r7, #4]
 8001082:	460b      	mov	r3, r1
 8001084:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001086:	78fa      	ldrb	r2, [r7, #3]
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	605a      	str	r2, [r3, #4]
}
 800108c:	bf00      	nop
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr

08001098 <_write>:
/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */

// printf  
int _write(int file, char* p, int len)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af00      	add	r7, sp, #0
 800109e:	60f8      	str	r0, [r7, #12]
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
	for(int i = 0; i < len; i++)
 80010a4:	2300      	movs	r3, #0
 80010a6:	617b      	str	r3, [r7, #20]
 80010a8:	e00d      	b.n	80010c6 <_write+0x2e>
	{
		LL_USART_TransmitData8(USART6, *(p+i));
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	68ba      	ldr	r2, [r7, #8]
 80010ae:	4413      	add	r3, r2
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	4619      	mov	r1, r3
 80010b4:	4808      	ldr	r0, [pc, #32]	; (80010d8 <_write+0x40>)
 80010b6:	f7ff ffe0 	bl	800107a <LL_USART_TransmitData8>
		HAL_Delay(1);
 80010ba:	2001      	movs	r0, #1
 80010bc:	f000 fd70 	bl	8001ba0 <HAL_Delay>
	for(int i = 0; i < len; i++)
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	3301      	adds	r3, #1
 80010c4:	617b      	str	r3, [r7, #20]
 80010c6:	697a      	ldr	r2, [r7, #20]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	dbed      	blt.n	80010aa <_write+0x12>
	}
}
 80010ce:	bf00      	nop
 80010d0:	4618      	mov	r0, r3
 80010d2:	3718      	adds	r7, #24
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	40011400 	.word	0x40011400
 80010dc:	00000000 	.word	0x00000000

080010e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010e0:	b590      	push	{r4, r7, lr}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	int count = 0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	607b      	str	r3, [r7, #4]
	float f = 1.234;
 80010ea:	4b2f      	ldr	r3, [pc, #188]	; (80011a8 <main+0xc8>)
 80010ec:	603b      	str	r3, [r7, #0]
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ee:	f000 fce5 	bl	8001abc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010f2:	f000 f863 	bl	80011bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010f6:	f7ff ff4f 	bl	8000f98 <MX_GPIO_Init>
  MX_TIM3_Init();
 80010fa:	f000 fb03 	bl	8001704 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 80010fe:	f000 fc53 	bl	80019a8 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  // Buzzer Setting
  LL_TIM_EnableCounter(TIM3);
 8001102:	482a      	ldr	r0, [pc, #168]	; (80011ac <main+0xcc>)
 8001104:	f7ff ff76 	bl	8000ff4 <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8001108:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800110c:	4827      	ldr	r0, [pc, #156]	; (80011ac <main+0xcc>)
 800110e:	f7ff ff81 	bl	8001014 <LL_TIM_CC_EnableChannel>
  TIM3->PSC = 2000;
 8001112:	4b26      	ldr	r3, [pc, #152]	; (80011ac <main+0xcc>)
 8001114:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001118:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 800111a:	2064      	movs	r0, #100	; 0x64
 800111c:	f000 fd40 	bl	8001ba0 <HAL_Delay>
  TIM3->PSC = 1500;
 8001120:	4b22      	ldr	r3, [pc, #136]	; (80011ac <main+0xcc>)
 8001122:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001126:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8001128:	2064      	movs	r0, #100	; 0x64
 800112a:	f000 fd39 	bl	8001ba0 <HAL_Delay>
  TIM3->PSC = 1000;
 800112e:	4b1f      	ldr	r3, [pc, #124]	; (80011ac <main+0xcc>)
 8001130:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001134:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8001136:	2064      	movs	r0, #100	; 0x64
 8001138:	f000 fd32 	bl	8001ba0 <HAL_Delay>
  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800113c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001140:	481a      	ldr	r0, [pc, #104]	; (80011ac <main+0xcc>)
 8001142:	f7ff ff78 	bl	8001036 <LL_TIM_CC_DisableChannel>


  // UART Interrupt Setting

  LL_USART_EnableIT_RXNE(USART6); // Uart   
 8001146:	481a      	ldr	r0, [pc, #104]	; (80011b0 <main+0xd0>)
 8001148:	f7ff ff87 	bl	800105a <LL_USART_EnableIT_RXNE>
//	  {
//		  uart6_rx_flag = 0;
//		  LL_USART_TransmitData8(USART6, uart6_rx_data);
//	  }
	  //  printf test
	  printf("Hello\n");
 800114c:	4819      	ldr	r0, [pc, #100]	; (80011b4 <main+0xd4>)
 800114e:	f002 ff6f 	bl	8004030 <puts>
	  HAL_Delay(1000);
 8001152:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001156:	f000 fd23 	bl	8001ba0 <HAL_Delay>

	  // int, float printf test
	  printf("%d %f\n", count++, f+=0.001);
 800115a:	687c      	ldr	r4, [r7, #4]
 800115c:	1c63      	adds	r3, r4, #1
 800115e:	607b      	str	r3, [r7, #4]
 8001160:	6838      	ldr	r0, [r7, #0]
 8001162:	f7ff f9f1 	bl	8000548 <__aeabi_f2d>
 8001166:	a30e      	add	r3, pc, #56	; (adr r3, 80011a0 <main+0xc0>)
 8001168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800116c:	f7ff f88e 	bl	800028c <__adddf3>
 8001170:	4602      	mov	r2, r0
 8001172:	460b      	mov	r3, r1
 8001174:	4610      	mov	r0, r2
 8001176:	4619      	mov	r1, r3
 8001178:	f7ff fd16 	bl	8000ba8 <__aeabi_d2f>
 800117c:	4603      	mov	r3, r0
 800117e:	603b      	str	r3, [r7, #0]
 8001180:	6838      	ldr	r0, [r7, #0]
 8001182:	f7ff f9e1 	bl	8000548 <__aeabi_f2d>
 8001186:	4602      	mov	r2, r0
 8001188:	460b      	mov	r3, r1
 800118a:	4621      	mov	r1, r4
 800118c:	480a      	ldr	r0, [pc, #40]	; (80011b8 <main+0xd8>)
 800118e:	f002 fedb 	bl	8003f48 <iprintf>
	  HAL_Delay(1000);
 8001192:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001196:	f000 fd03 	bl	8001ba0 <HAL_Delay>
  {
 800119a:	e7d7      	b.n	800114c <main+0x6c>
 800119c:	f3af 8000 	nop.w
 80011a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80011a4:	3f50624d 	.word	0x3f50624d
 80011a8:	3f9df3b6 	.word	0x3f9df3b6
 80011ac:	40000400 	.word	0x40000400
 80011b0:	40011400 	.word	0x40011400
 80011b4:	08005dc0 	.word	0x08005dc0
 80011b8:	08005dc8 	.word	0x08005dc8

080011bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b094      	sub	sp, #80	; 0x50
 80011c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011c2:	f107 0320 	add.w	r3, r7, #32
 80011c6:	2230      	movs	r2, #48	; 0x30
 80011c8:	2100      	movs	r1, #0
 80011ca:	4618      	mov	r0, r3
 80011cc:	f002 fa58 	bl	8003680 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011d0:	f107 030c 	add.w	r3, r7, #12
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	609a      	str	r2, [r3, #8]
 80011dc:	60da      	str	r2, [r3, #12]
 80011de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011e0:	2300      	movs	r3, #0
 80011e2:	60bb      	str	r3, [r7, #8]
 80011e4:	4b28      	ldr	r3, [pc, #160]	; (8001288 <SystemClock_Config+0xcc>)
 80011e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e8:	4a27      	ldr	r2, [pc, #156]	; (8001288 <SystemClock_Config+0xcc>)
 80011ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ee:	6413      	str	r3, [r2, #64]	; 0x40
 80011f0:	4b25      	ldr	r3, [pc, #148]	; (8001288 <SystemClock_Config+0xcc>)
 80011f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011f8:	60bb      	str	r3, [r7, #8]
 80011fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011fc:	2300      	movs	r3, #0
 80011fe:	607b      	str	r3, [r7, #4]
 8001200:	4b22      	ldr	r3, [pc, #136]	; (800128c <SystemClock_Config+0xd0>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a21      	ldr	r2, [pc, #132]	; (800128c <SystemClock_Config+0xd0>)
 8001206:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800120a:	6013      	str	r3, [r2, #0]
 800120c:	4b1f      	ldr	r3, [pc, #124]	; (800128c <SystemClock_Config+0xd0>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001214:	607b      	str	r3, [r7, #4]
 8001216:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001218:	2301      	movs	r3, #1
 800121a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800121c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001220:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001222:	2302      	movs	r3, #2
 8001224:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001226:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800122a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800122c:	2304      	movs	r3, #4
 800122e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001230:	23a8      	movs	r3, #168	; 0xa8
 8001232:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001234:	2302      	movs	r3, #2
 8001236:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001238:	2304      	movs	r3, #4
 800123a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800123c:	f107 0320 	add.w	r3, r7, #32
 8001240:	4618      	mov	r0, r3
 8001242:	f000 fdb5 	bl	8001db0 <HAL_RCC_OscConfig>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800124c:	f000 f820 	bl	8001290 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001250:	230f      	movs	r3, #15
 8001252:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001254:	2302      	movs	r3, #2
 8001256:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001258:	2300      	movs	r3, #0
 800125a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800125c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001260:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001262:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001266:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001268:	f107 030c 	add.w	r3, r7, #12
 800126c:	2105      	movs	r1, #5
 800126e:	4618      	mov	r0, r3
 8001270:	f001 f80e 	bl	8002290 <HAL_RCC_ClockConfig>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800127a:	f000 f809 	bl	8001290 <Error_Handler>
  }
}
 800127e:	bf00      	nop
 8001280:	3750      	adds	r7, #80	; 0x50
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40023800 	.word	0x40023800
 800128c:	40007000 	.word	0x40007000

08001290 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
	...

080012a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012a6:	2300      	movs	r3, #0
 80012a8:	607b      	str	r3, [r7, #4]
 80012aa:	4b10      	ldr	r3, [pc, #64]	; (80012ec <HAL_MspInit+0x4c>)
 80012ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ae:	4a0f      	ldr	r2, [pc, #60]	; (80012ec <HAL_MspInit+0x4c>)
 80012b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012b4:	6453      	str	r3, [r2, #68]	; 0x44
 80012b6:	4b0d      	ldr	r3, [pc, #52]	; (80012ec <HAL_MspInit+0x4c>)
 80012b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012be:	607b      	str	r3, [r7, #4]
 80012c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012c2:	2300      	movs	r3, #0
 80012c4:	603b      	str	r3, [r7, #0]
 80012c6:	4b09      	ldr	r3, [pc, #36]	; (80012ec <HAL_MspInit+0x4c>)
 80012c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ca:	4a08      	ldr	r2, [pc, #32]	; (80012ec <HAL_MspInit+0x4c>)
 80012cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012d0:	6413      	str	r3, [r2, #64]	; 0x40
 80012d2:	4b06      	ldr	r3, [pc, #24]	; (80012ec <HAL_MspInit+0x4c>)
 80012d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012da:	603b      	str	r3, [r7, #0]
 80012dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012de:	bf00      	nop
 80012e0:	370c      	adds	r7, #12
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	40023800 	.word	0x40023800

080012f0 <LL_USART_IsActiveFlag_RXNE>:
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f003 0320 	and.w	r3, r3, #32
 8001300:	2b20      	cmp	r3, #32
 8001302:	bf0c      	ite	eq
 8001304:	2301      	moveq	r3, #1
 8001306:	2300      	movne	r3, #0
 8001308:	b2db      	uxtb	r3, r3
}
 800130a:	4618      	mov	r0, r3
 800130c:	370c      	adds	r7, #12
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr

08001316 <LL_USART_ClearFlag_RXNE>:
{
 8001316:	b480      	push	{r7}
 8001318:	b083      	sub	sp, #12
 800131a:	af00      	add	r7, sp, #0
 800131c:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	f06f 0220 	mvn.w	r2, #32
 8001324:	601a      	str	r2, [r3, #0]
}
 8001326:	bf00      	nop
 8001328:	370c      	adds	r7, #12
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr

08001332 <LL_USART_ReceiveData8>:
{
 8001332:	b480      	push	{r7}
 8001334:	b083      	sub	sp, #12
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	b2db      	uxtb	r3, r3
}
 8001340:	4618      	mov	r0, r3
 8001342:	370c      	adds	r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr

0800134c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001350:	bf00      	nop
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr

0800135a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800135a:	b480      	push	{r7}
 800135c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800135e:	e7fe      	b.n	800135e <HardFault_Handler+0x4>

08001360 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001364:	e7fe      	b.n	8001364 <MemManage_Handler+0x4>

08001366 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001366:	b480      	push	{r7}
 8001368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800136a:	e7fe      	b.n	800136a <BusFault_Handler+0x4>

0800136c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001370:	e7fe      	b.n	8001370 <UsageFault_Handler+0x4>

08001372 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001372:	b480      	push	{r7}
 8001374:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001376:	bf00      	nop
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001384:	bf00      	nop
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr

0800138e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800138e:	b480      	push	{r7}
 8001390:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001392:	bf00      	nop
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr

0800139c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013a0:	f000 fbde 	bl	8001b60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013a4:	bf00      	nop
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

	// Uart   
	if(LL_USART_IsActiveFlag_RXNE(USART6))
 80013ac:	480a      	ldr	r0, [pc, #40]	; (80013d8 <USART6_IRQHandler+0x30>)
 80013ae:	f7ff ff9f 	bl	80012f0 <LL_USART_IsActiveFlag_RXNE>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d00c      	beq.n	80013d2 <USART6_IRQHandler+0x2a>
	{
		LL_USART_ClearFlag_RXNE(USART6);
 80013b8:	4807      	ldr	r0, [pc, #28]	; (80013d8 <USART6_IRQHandler+0x30>)
 80013ba:	f7ff ffac 	bl	8001316 <LL_USART_ClearFlag_RXNE>
		uart6_rx_data = LL_USART_ReceiveData8(USART6);
 80013be:	4806      	ldr	r0, [pc, #24]	; (80013d8 <USART6_IRQHandler+0x30>)
 80013c0:	f7ff ffb7 	bl	8001332 <LL_USART_ReceiveData8>
 80013c4:	4603      	mov	r3, r0
 80013c6:	461a      	mov	r2, r3
 80013c8:	4b04      	ldr	r3, [pc, #16]	; (80013dc <USART6_IRQHandler+0x34>)
 80013ca:	701a      	strb	r2, [r3, #0]
		uart6_rx_flag = 1;
 80013cc:	4b04      	ldr	r3, [pc, #16]	; (80013e0 <USART6_IRQHandler+0x38>)
 80013ce:	2201      	movs	r2, #1
 80013d0:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40011400 	.word	0x40011400
 80013dc:	200001f9 	.word	0x200001f9
 80013e0:	200001f8 	.word	0x200001f8

080013e4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b086      	sub	sp, #24
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	60f8      	str	r0, [r7, #12]
 80013ec:	60b9      	str	r1, [r7, #8]
 80013ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013f0:	2300      	movs	r3, #0
 80013f2:	617b      	str	r3, [r7, #20]
 80013f4:	e00a      	b.n	800140c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80013f6:	f3af 8000 	nop.w
 80013fa:	4601      	mov	r1, r0
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	1c5a      	adds	r2, r3, #1
 8001400:	60ba      	str	r2, [r7, #8]
 8001402:	b2ca      	uxtb	r2, r1
 8001404:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	3301      	adds	r3, #1
 800140a:	617b      	str	r3, [r7, #20]
 800140c:	697a      	ldr	r2, [r7, #20]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	429a      	cmp	r2, r3
 8001412:	dbf0      	blt.n	80013f6 <_read+0x12>
	}

return len;
 8001414:	687b      	ldr	r3, [r7, #4]
}
 8001416:	4618      	mov	r0, r3
 8001418:	3718      	adds	r7, #24
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <_close>:
	}
	return len;
}

int _close(int file)
{
 800141e:	b480      	push	{r7}
 8001420:	b083      	sub	sp, #12
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]
	return -1;
 8001426:	f04f 33ff 	mov.w	r3, #4294967295
}
 800142a:	4618      	mov	r0, r3
 800142c:	370c      	adds	r7, #12
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr

08001436 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001436:	b480      	push	{r7}
 8001438:	b083      	sub	sp, #12
 800143a:	af00      	add	r7, sp, #0
 800143c:	6078      	str	r0, [r7, #4]
 800143e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001446:	605a      	str	r2, [r3, #4]
	return 0;
 8001448:	2300      	movs	r3, #0
}
 800144a:	4618      	mov	r0, r3
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr

08001456 <_isatty>:

int _isatty(int file)
{
 8001456:	b480      	push	{r7}
 8001458:	b083      	sub	sp, #12
 800145a:	af00      	add	r7, sp, #0
 800145c:	6078      	str	r0, [r7, #4]
	return 1;
 800145e:	2301      	movs	r3, #1
}
 8001460:	4618      	mov	r0, r3
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr

0800146c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800146c:	b480      	push	{r7}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
 8001472:	60f8      	str	r0, [r7, #12]
 8001474:	60b9      	str	r1, [r7, #8]
 8001476:	607a      	str	r2, [r7, #4]
	return 0;
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	3714      	adds	r7, #20
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
	...

08001488 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001490:	4b11      	ldr	r3, [pc, #68]	; (80014d8 <_sbrk+0x50>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d102      	bne.n	800149e <_sbrk+0x16>
		heap_end = &end;
 8001498:	4b0f      	ldr	r3, [pc, #60]	; (80014d8 <_sbrk+0x50>)
 800149a:	4a10      	ldr	r2, [pc, #64]	; (80014dc <_sbrk+0x54>)
 800149c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800149e:	4b0e      	ldr	r3, [pc, #56]	; (80014d8 <_sbrk+0x50>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80014a4:	4b0c      	ldr	r3, [pc, #48]	; (80014d8 <_sbrk+0x50>)
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	4413      	add	r3, r2
 80014ac:	466a      	mov	r2, sp
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d907      	bls.n	80014c2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80014b2:	f002 f8bb 	bl	800362c <__errno>
 80014b6:	4602      	mov	r2, r0
 80014b8:	230c      	movs	r3, #12
 80014ba:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80014bc:	f04f 33ff 	mov.w	r3, #4294967295
 80014c0:	e006      	b.n	80014d0 <_sbrk+0x48>
	}

	heap_end += incr;
 80014c2:	4b05      	ldr	r3, [pc, #20]	; (80014d8 <_sbrk+0x50>)
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	4413      	add	r3, r2
 80014ca:	4a03      	ldr	r2, [pc, #12]	; (80014d8 <_sbrk+0x50>)
 80014cc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80014ce:	68fb      	ldr	r3, [r7, #12]
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3710      	adds	r7, #16
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	200001fc 	.word	0x200001fc
 80014dc:	20000210 	.word	0x20000210

080014e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014e4:	4b08      	ldr	r3, [pc, #32]	; (8001508 <SystemInit+0x28>)
 80014e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014ea:	4a07      	ldr	r2, [pc, #28]	; (8001508 <SystemInit+0x28>)
 80014ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80014f4:	4b04      	ldr	r3, [pc, #16]	; (8001508 <SystemInit+0x28>)
 80014f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80014fa:	609a      	str	r2, [r3, #8]
#endif
}
 80014fc:	bf00      	nop
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	e000ed00 	.word	0xe000ed00

0800150c <LL_TIM_EnableARRPreload>:
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	601a      	str	r2, [r3, #0]
}
 8001520:	bf00      	nop
 8001522:	370c      	adds	r7, #12
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr

0800152c <LL_TIM_OC_EnableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 800152c:	b4b0      	push	{r4, r5, r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	2b01      	cmp	r3, #1
 800153a:	d01c      	beq.n	8001576 <LL_TIM_OC_EnableFast+0x4a>
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	2b04      	cmp	r3, #4
 8001540:	d017      	beq.n	8001572 <LL_TIM_OC_EnableFast+0x46>
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	2b10      	cmp	r3, #16
 8001546:	d012      	beq.n	800156e <LL_TIM_OC_EnableFast+0x42>
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	2b40      	cmp	r3, #64	; 0x40
 800154c:	d00d      	beq.n	800156a <LL_TIM_OC_EnableFast+0x3e>
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001554:	d007      	beq.n	8001566 <LL_TIM_OC_EnableFast+0x3a>
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800155c:	d101      	bne.n	8001562 <LL_TIM_OC_EnableFast+0x36>
 800155e:	2305      	movs	r3, #5
 8001560:	e00a      	b.n	8001578 <LL_TIM_OC_EnableFast+0x4c>
 8001562:	2306      	movs	r3, #6
 8001564:	e008      	b.n	8001578 <LL_TIM_OC_EnableFast+0x4c>
 8001566:	2304      	movs	r3, #4
 8001568:	e006      	b.n	8001578 <LL_TIM_OC_EnableFast+0x4c>
 800156a:	2303      	movs	r3, #3
 800156c:	e004      	b.n	8001578 <LL_TIM_OC_EnableFast+0x4c>
 800156e:	2302      	movs	r3, #2
 8001570:	e002      	b.n	8001578 <LL_TIM_OC_EnableFast+0x4c>
 8001572:	2301      	movs	r3, #1
 8001574:	e000      	b.n	8001578 <LL_TIM_OC_EnableFast+0x4c>
 8001576:	2300      	movs	r3, #0
 8001578:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	3318      	adds	r3, #24
 800157e:	461a      	mov	r2, r3
 8001580:	4629      	mov	r1, r5
 8001582:	4b09      	ldr	r3, [pc, #36]	; (80015a8 <LL_TIM_OC_EnableFast+0x7c>)
 8001584:	5c5b      	ldrb	r3, [r3, r1]
 8001586:	4413      	add	r3, r2
 8001588:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 800158a:	6822      	ldr	r2, [r4, #0]
 800158c:	4629      	mov	r1, r5
 800158e:	4b07      	ldr	r3, [pc, #28]	; (80015ac <LL_TIM_OC_EnableFast+0x80>)
 8001590:	5c5b      	ldrb	r3, [r3, r1]
 8001592:	4619      	mov	r1, r3
 8001594:	2304      	movs	r3, #4
 8001596:	408b      	lsls	r3, r1
 8001598:	4313      	orrs	r3, r2
 800159a:	6023      	str	r3, [r4, #0]

}
 800159c:	bf00      	nop
 800159e:	370c      	adds	r7, #12
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bcb0      	pop	{r4, r5, r7}
 80015a4:	4770      	bx	lr
 80015a6:	bf00      	nop
 80015a8:	08005de8 	.word	0x08005de8
 80015ac:	08005df0 	.word	0x08005df0

080015b0 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80015b0:	b4b0      	push	{r4, r5, r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d01c      	beq.n	80015fa <LL_TIM_OC_EnablePreload+0x4a>
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	2b04      	cmp	r3, #4
 80015c4:	d017      	beq.n	80015f6 <LL_TIM_OC_EnablePreload+0x46>
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	2b10      	cmp	r3, #16
 80015ca:	d012      	beq.n	80015f2 <LL_TIM_OC_EnablePreload+0x42>
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	2b40      	cmp	r3, #64	; 0x40
 80015d0:	d00d      	beq.n	80015ee <LL_TIM_OC_EnablePreload+0x3e>
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80015d8:	d007      	beq.n	80015ea <LL_TIM_OC_EnablePreload+0x3a>
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80015e0:	d101      	bne.n	80015e6 <LL_TIM_OC_EnablePreload+0x36>
 80015e2:	2305      	movs	r3, #5
 80015e4:	e00a      	b.n	80015fc <LL_TIM_OC_EnablePreload+0x4c>
 80015e6:	2306      	movs	r3, #6
 80015e8:	e008      	b.n	80015fc <LL_TIM_OC_EnablePreload+0x4c>
 80015ea:	2304      	movs	r3, #4
 80015ec:	e006      	b.n	80015fc <LL_TIM_OC_EnablePreload+0x4c>
 80015ee:	2303      	movs	r3, #3
 80015f0:	e004      	b.n	80015fc <LL_TIM_OC_EnablePreload+0x4c>
 80015f2:	2302      	movs	r3, #2
 80015f4:	e002      	b.n	80015fc <LL_TIM_OC_EnablePreload+0x4c>
 80015f6:	2301      	movs	r3, #1
 80015f8:	e000      	b.n	80015fc <LL_TIM_OC_EnablePreload+0x4c>
 80015fa:	2300      	movs	r3, #0
 80015fc:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	3318      	adds	r3, #24
 8001602:	461a      	mov	r2, r3
 8001604:	4629      	mov	r1, r5
 8001606:	4b09      	ldr	r3, [pc, #36]	; (800162c <LL_TIM_OC_EnablePreload+0x7c>)
 8001608:	5c5b      	ldrb	r3, [r3, r1]
 800160a:	4413      	add	r3, r2
 800160c:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800160e:	6822      	ldr	r2, [r4, #0]
 8001610:	4629      	mov	r1, r5
 8001612:	4b07      	ldr	r3, [pc, #28]	; (8001630 <LL_TIM_OC_EnablePreload+0x80>)
 8001614:	5c5b      	ldrb	r3, [r3, r1]
 8001616:	4619      	mov	r1, r3
 8001618:	2308      	movs	r3, #8
 800161a:	408b      	lsls	r3, r1
 800161c:	4313      	orrs	r3, r2
 800161e:	6023      	str	r3, [r4, #0]
}
 8001620:	bf00      	nop
 8001622:	370c      	adds	r7, #12
 8001624:	46bd      	mov	sp, r7
 8001626:	bcb0      	pop	{r4, r5, r7}
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	08005de8 	.word	0x08005de8
 8001630:	08005df0 	.word	0x08005df0

08001634 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001646:	f023 0307 	bic.w	r3, r3, #7
 800164a:	683a      	ldr	r2, [r7, #0]
 800164c:	431a      	orrs	r2, r3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	609a      	str	r2, [r3, #8]
}
 8001652:	bf00      	nop
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr

0800165e <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 800165e:	b480      	push	{r7}
 8001660:	b083      	sub	sp, #12
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
 8001666:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	431a      	orrs	r2, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	605a      	str	r2, [r3, #4]
}
 8001678:	bf00      	nop
 800167a:	370c      	adds	r7, #12
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	689b      	ldr	r3, [r3, #8]
 8001690:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	609a      	str	r2, [r3, #8]
}
 8001698:	bf00      	nop
 800169a:	370c      	adds	r7, #12
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr

080016a4 <LL_AHB1_GRP1_EnableClock>:
{
 80016a4:	b480      	push	{r7}
 80016a6:	b085      	sub	sp, #20
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80016ac:	4b08      	ldr	r3, [pc, #32]	; (80016d0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80016ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016b0:	4907      	ldr	r1, [pc, #28]	; (80016d0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	4313      	orrs	r3, r2
 80016b6:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80016b8:	4b05      	ldr	r3, [pc, #20]	; (80016d0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80016ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	4013      	ands	r3, r2
 80016c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016c2:	68fb      	ldr	r3, [r7, #12]
}
 80016c4:	bf00      	nop
 80016c6:	3714      	adds	r7, #20
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr
 80016d0:	40023800 	.word	0x40023800

080016d4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b085      	sub	sp, #20
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80016dc:	4b08      	ldr	r3, [pc, #32]	; (8001700 <LL_APB1_GRP1_EnableClock+0x2c>)
 80016de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016e0:	4907      	ldr	r1, [pc, #28]	; (8001700 <LL_APB1_GRP1_EnableClock+0x2c>)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4313      	orrs	r3, r2
 80016e6:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80016e8:	4b05      	ldr	r3, [pc, #20]	; (8001700 <LL_APB1_GRP1_EnableClock+0x2c>)
 80016ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	4013      	ands	r3, r2
 80016f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016f2:	68fb      	ldr	r3, [r7, #12]
}
 80016f4:	bf00      	nop
 80016f6:	3714      	adds	r7, #20
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr
 8001700:	40023800 	.word	0x40023800

08001704 <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b094      	sub	sp, #80	; 0x50
 8001708:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800170a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	605a      	str	r2, [r3, #4]
 8001714:	609a      	str	r2, [r3, #8]
 8001716:	60da      	str	r2, [r3, #12]
 8001718:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800171a:	f107 031c 	add.w	r3, r7, #28
 800171e:	2220      	movs	r2, #32
 8001720:	2100      	movs	r1, #0
 8001722:	4618      	mov	r0, r3
 8001724:	f001 ffac 	bl	8003680 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001728:	1d3b      	adds	r3, r7, #4
 800172a:	2200      	movs	r2, #0
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	605a      	str	r2, [r3, #4]
 8001730:	609a      	str	r2, [r3, #8]
 8001732:	60da      	str	r2, [r3, #12]
 8001734:	611a      	str	r2, [r3, #16]
 8001736:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001738:	2002      	movs	r0, #2
 800173a:	f7ff ffcb 	bl	80016d4 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 999;
 800173e:	f240 33e7 	movw	r3, #999	; 0x3e7
 8001742:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001744:	2300      	movs	r3, #0
 8001746:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 20;
 8001748:	2314      	movs	r3, #20
 800174a:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800174c:	2300      	movs	r3, #0
 800174e:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001750:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001754:	4619      	mov	r1, r3
 8001756:	4822      	ldr	r0, [pc, #136]	; (80017e0 <MX_TIM3_Init+0xdc>)
 8001758:	f001 fa90 	bl	8002c7c <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 800175c:	4820      	ldr	r0, [pc, #128]	; (80017e0 <MX_TIM3_Init+0xdc>)
 800175e:	f7ff fed5 	bl	800150c <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001762:	2100      	movs	r1, #0
 8001764:	481e      	ldr	r0, [pc, #120]	; (80017e0 <MX_TIM3_Init+0xdc>)
 8001766:	f7ff ff65 	bl	8001634 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 800176a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800176e:	481c      	ldr	r0, [pc, #112]	; (80017e0 <MX_TIM3_Init+0xdc>)
 8001770:	f7ff ff1e 	bl	80015b0 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8001774:	2360      	movs	r3, #96	; 0x60
 8001776:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001778:	2300      	movs	r3, #0
 800177a:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800177c:	2300      	movs	r3, #0
 800177e:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 10;
 8001780:	230a      	movs	r3, #10
 8001782:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001784:	2300      	movs	r3, #0
 8001786:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8001788:	f107 031c 	add.w	r3, r7, #28
 800178c:	461a      	mov	r2, r3
 800178e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001792:	4813      	ldr	r0, [pc, #76]	; (80017e0 <MX_TIM3_Init+0xdc>)
 8001794:	f001 fb0c 	bl	8002db0 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM3, LL_TIM_CHANNEL_CH4);
 8001798:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800179c:	4810      	ldr	r0, [pc, #64]	; (80017e0 <MX_TIM3_Init+0xdc>)
 800179e:	f7ff fec5 	bl	800152c <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 80017a2:	2100      	movs	r1, #0
 80017a4:	480e      	ldr	r0, [pc, #56]	; (80017e0 <MX_TIM3_Init+0xdc>)
 80017a6:	f7ff ff5a 	bl	800165e <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 80017aa:	480d      	ldr	r0, [pc, #52]	; (80017e0 <MX_TIM3_Init+0xdc>)
 80017ac:	f7ff ff6a 	bl	8001684 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80017b0:	2002      	movs	r0, #2
 80017b2:	f7ff ff77 	bl	80016a4 <LL_AHB1_GRP1_EnableClock>
    /**TIM3 GPIO Configuration    
    PB1     ------> TIM3_CH4 
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 80017b6:	2302      	movs	r3, #2
 80017b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80017ba:	2302      	movs	r3, #2
 80017bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80017be:	2300      	movs	r3, #0
 80017c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80017c2:	2300      	movs	r3, #0
 80017c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80017c6:	2300      	movs	r3, #0
 80017c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80017ca:	2302      	movs	r3, #2
 80017cc:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ce:	1d3b      	adds	r3, r7, #4
 80017d0:	4619      	mov	r1, r3
 80017d2:	4804      	ldr	r0, [pc, #16]	; (80017e4 <MX_TIM3_Init+0xe0>)
 80017d4:	f001 f834 	bl	8002840 <LL_GPIO_Init>

}
 80017d8:	bf00      	nop
 80017da:	3750      	adds	r7, #80	; 0x50
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40000400 	.word	0x40000400
 80017e4:	40020400 	.word	0x40020400

080017e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017ec:	4b04      	ldr	r3, [pc, #16]	; (8001800 <__NVIC_GetPriorityGrouping+0x18>)
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	0a1b      	lsrs	r3, r3, #8
 80017f2:	f003 0307 	and.w	r3, r3, #7
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr
 8001800:	e000ed00 	.word	0xe000ed00

08001804 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800180e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001812:	2b00      	cmp	r3, #0
 8001814:	db0b      	blt.n	800182e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001816:	79fb      	ldrb	r3, [r7, #7]
 8001818:	f003 021f 	and.w	r2, r3, #31
 800181c:	4907      	ldr	r1, [pc, #28]	; (800183c <__NVIC_EnableIRQ+0x38>)
 800181e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001822:	095b      	lsrs	r3, r3, #5
 8001824:	2001      	movs	r0, #1
 8001826:	fa00 f202 	lsl.w	r2, r0, r2
 800182a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800182e:	bf00      	nop
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	e000e100 	.word	0xe000e100

08001840 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	6039      	str	r1, [r7, #0]
 800184a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800184c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001850:	2b00      	cmp	r3, #0
 8001852:	db0a      	blt.n	800186a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	b2da      	uxtb	r2, r3
 8001858:	490c      	ldr	r1, [pc, #48]	; (800188c <__NVIC_SetPriority+0x4c>)
 800185a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800185e:	0112      	lsls	r2, r2, #4
 8001860:	b2d2      	uxtb	r2, r2
 8001862:	440b      	add	r3, r1
 8001864:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001868:	e00a      	b.n	8001880 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	b2da      	uxtb	r2, r3
 800186e:	4908      	ldr	r1, [pc, #32]	; (8001890 <__NVIC_SetPriority+0x50>)
 8001870:	79fb      	ldrb	r3, [r7, #7]
 8001872:	f003 030f 	and.w	r3, r3, #15
 8001876:	3b04      	subs	r3, #4
 8001878:	0112      	lsls	r2, r2, #4
 800187a:	b2d2      	uxtb	r2, r2
 800187c:	440b      	add	r3, r1
 800187e:	761a      	strb	r2, [r3, #24]
}
 8001880:	bf00      	nop
 8001882:	370c      	adds	r7, #12
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr
 800188c:	e000e100 	.word	0xe000e100
 8001890:	e000ed00 	.word	0xe000ed00

08001894 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001894:	b480      	push	{r7}
 8001896:	b089      	sub	sp, #36	; 0x24
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	60b9      	str	r1, [r7, #8]
 800189e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	f003 0307 	and.w	r3, r3, #7
 80018a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018a8:	69fb      	ldr	r3, [r7, #28]
 80018aa:	f1c3 0307 	rsb	r3, r3, #7
 80018ae:	2b04      	cmp	r3, #4
 80018b0:	bf28      	it	cs
 80018b2:	2304      	movcs	r3, #4
 80018b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	3304      	adds	r3, #4
 80018ba:	2b06      	cmp	r3, #6
 80018bc:	d902      	bls.n	80018c4 <NVIC_EncodePriority+0x30>
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	3b03      	subs	r3, #3
 80018c2:	e000      	b.n	80018c6 <NVIC_EncodePriority+0x32>
 80018c4:	2300      	movs	r3, #0
 80018c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018c8:	f04f 32ff 	mov.w	r2, #4294967295
 80018cc:	69bb      	ldr	r3, [r7, #24]
 80018ce:	fa02 f303 	lsl.w	r3, r2, r3
 80018d2:	43da      	mvns	r2, r3
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	401a      	ands	r2, r3
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018dc:	f04f 31ff 	mov.w	r1, #4294967295
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	fa01 f303 	lsl.w	r3, r1, r3
 80018e6:	43d9      	mvns	r1, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018ec:	4313      	orrs	r3, r2
         );
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3724      	adds	r7, #36	; 0x24
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr

080018fa <LL_USART_Enable>:
{
 80018fa:	b480      	push	{r7}
 80018fc:	b083      	sub	sp, #12
 80018fe:	af00      	add	r7, sp, #0
 8001900:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	60da      	str	r2, [r3, #12]
}
 800190e:	bf00      	nop
 8001910:	370c      	adds	r7, #12
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr

0800191a <LL_USART_ConfigAsyncMode>:
{
 800191a:	b480      	push	{r7}
 800191c:	b083      	sub	sp, #12
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	691b      	ldr	r3, [r3, #16]
 8001926:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	695b      	ldr	r3, [r3, #20]
 8001932:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	615a      	str	r2, [r3, #20]
}
 800193a:	bf00      	nop
 800193c:	370c      	adds	r7, #12
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
	...

08001948 <LL_AHB1_GRP1_EnableClock>:
{
 8001948:	b480      	push	{r7}
 800194a:	b085      	sub	sp, #20
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001950:	4b08      	ldr	r3, [pc, #32]	; (8001974 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001952:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001954:	4907      	ldr	r1, [pc, #28]	; (8001974 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4313      	orrs	r3, r2
 800195a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800195c:	4b05      	ldr	r3, [pc, #20]	; (8001974 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800195e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	4013      	ands	r3, r2
 8001964:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001966:	68fb      	ldr	r3, [r7, #12]
}
 8001968:	bf00      	nop
 800196a:	3714      	adds	r7, #20
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr
 8001974:	40023800 	.word	0x40023800

08001978 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001978:	b480      	push	{r7}
 800197a:	b085      	sub	sp, #20
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001980:	4b08      	ldr	r3, [pc, #32]	; (80019a4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001982:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001984:	4907      	ldr	r1, [pc, #28]	; (80019a4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4313      	orrs	r3, r2
 800198a:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800198c:	4b05      	ldr	r3, [pc, #20]	; (80019a4 <LL_APB2_GRP1_EnableClock+0x2c>)
 800198e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	4013      	ands	r3, r2
 8001994:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001996:	68fb      	ldr	r3, [r7, #12]
}
 8001998:	bf00      	nop
 800199a:	3714      	adds	r7, #20
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr
 80019a4:	40023800 	.word	0x40023800

080019a8 <MX_USART6_UART_Init>:
/* USER CODE END 0 */

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b08e      	sub	sp, #56	; 0x38
 80019ac:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80019ae:	f107 031c 	add.w	r3, r7, #28
 80019b2:	2200      	movs	r2, #0
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	605a      	str	r2, [r3, #4]
 80019b8:	609a      	str	r2, [r3, #8]
 80019ba:	60da      	str	r2, [r3, #12]
 80019bc:	611a      	str	r2, [r3, #16]
 80019be:	615a      	str	r2, [r3, #20]
 80019c0:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c2:	1d3b      	adds	r3, r7, #4
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]
 80019d0:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 80019d2:	2020      	movs	r0, #32
 80019d4:	f7ff ffd0 	bl	8001978 <LL_APB2_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80019d8:	2004      	movs	r0, #4
 80019da:	f7ff ffb5 	bl	8001948 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration  
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 80019de:	23c0      	movs	r3, #192	; 0xc0
 80019e0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80019e2:	2302      	movs	r3, #2
 80019e4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80019e6:	2303      	movs	r3, #3
 80019e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80019ea:	2300      	movs	r3, #0
 80019ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80019ee:	2301      	movs	r3, #1
 80019f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80019f2:	2308      	movs	r3, #8
 80019f4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019f6:	1d3b      	adds	r3, r7, #4
 80019f8:	4619      	mov	r1, r3
 80019fa:	4819      	ldr	r0, [pc, #100]	; (8001a60 <MX_USART6_UART_Init+0xb8>)
 80019fc:	f000 ff20 	bl	8002840 <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a00:	f7ff fef2 	bl	80017e8 <__NVIC_GetPriorityGrouping>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2200      	movs	r2, #0
 8001a08:	2100      	movs	r1, #0
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7ff ff42 	bl	8001894 <NVIC_EncodePriority>
 8001a10:	4603      	mov	r3, r0
 8001a12:	4619      	mov	r1, r3
 8001a14:	2047      	movs	r0, #71	; 0x47
 8001a16:	f7ff ff13 	bl	8001840 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 8001a1a:	2047      	movs	r0, #71	; 0x47
 8001a1c:	f7ff fef2 	bl	8001804 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 921600;
 8001a20:	f44f 2361 	mov.w	r3, #921600	; 0xe1000
 8001a24:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001a26:	2300      	movs	r3, #0
 8001a28:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001a32:	230c      	movs	r3, #12
 8001a34:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001a36:	2300      	movs	r3, #0
 8001a38:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 8001a3e:	f107 031c 	add.w	r3, r7, #28
 8001a42:	4619      	mov	r1, r3
 8001a44:	4807      	ldr	r0, [pc, #28]	; (8001a64 <MX_USART6_UART_Init+0xbc>)
 8001a46:	f001 fd71 	bl	800352c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 8001a4a:	4806      	ldr	r0, [pc, #24]	; (8001a64 <MX_USART6_UART_Init+0xbc>)
 8001a4c:	f7ff ff65 	bl	800191a <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8001a50:	4804      	ldr	r0, [pc, #16]	; (8001a64 <MX_USART6_UART_Init+0xbc>)
 8001a52:	f7ff ff52 	bl	80018fa <LL_USART_Enable>

}
 8001a56:	bf00      	nop
 8001a58:	3738      	adds	r7, #56	; 0x38
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40020800 	.word	0x40020800
 8001a64:	40011400 	.word	0x40011400

08001a68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001a68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001aa0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001a6c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001a6e:	e003      	b.n	8001a78 <LoopCopyDataInit>

08001a70 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001a70:	4b0c      	ldr	r3, [pc, #48]	; (8001aa4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001a72:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001a74:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001a76:	3104      	adds	r1, #4

08001a78 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001a78:	480b      	ldr	r0, [pc, #44]	; (8001aa8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001a7a:	4b0c      	ldr	r3, [pc, #48]	; (8001aac <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001a7c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001a7e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001a80:	d3f6      	bcc.n	8001a70 <CopyDataInit>
  ldr  r2, =_sbss
 8001a82:	4a0b      	ldr	r2, [pc, #44]	; (8001ab0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001a84:	e002      	b.n	8001a8c <LoopFillZerobss>

08001a86 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001a86:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001a88:	f842 3b04 	str.w	r3, [r2], #4

08001a8c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001a8c:	4b09      	ldr	r3, [pc, #36]	; (8001ab4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001a8e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001a90:	d3f9      	bcc.n	8001a86 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001a92:	f7ff fd25 	bl	80014e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a96:	f001 fdcf 	bl	8003638 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a9a:	f7ff fb21 	bl	80010e0 <main>
  bx  lr    
 8001a9e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001aa0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001aa4:	080060c8 	.word	0x080060c8
  ldr  r0, =_sdata
 8001aa8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001aac:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8001ab0:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8001ab4:	20000210 	.word	0x20000210

08001ab8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ab8:	e7fe      	b.n	8001ab8 <ADC_IRQHandler>
	...

08001abc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ac0:	4b0e      	ldr	r3, [pc, #56]	; (8001afc <HAL_Init+0x40>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a0d      	ldr	r2, [pc, #52]	; (8001afc <HAL_Init+0x40>)
 8001ac6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001aca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001acc:	4b0b      	ldr	r3, [pc, #44]	; (8001afc <HAL_Init+0x40>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a0a      	ldr	r2, [pc, #40]	; (8001afc <HAL_Init+0x40>)
 8001ad2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ad6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ad8:	4b08      	ldr	r3, [pc, #32]	; (8001afc <HAL_Init+0x40>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a07      	ldr	r2, [pc, #28]	; (8001afc <HAL_Init+0x40>)
 8001ade:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ae2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ae4:	2003      	movs	r0, #3
 8001ae6:	f000 f92f 	bl	8001d48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001aea:	2000      	movs	r0, #0
 8001aec:	f000 f808 	bl	8001b00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001af0:	f7ff fbd6 	bl	80012a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001af4:	2300      	movs	r3, #0
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40023c00 	.word	0x40023c00

08001b00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b08:	4b12      	ldr	r3, [pc, #72]	; (8001b54 <HAL_InitTick+0x54>)
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	4b12      	ldr	r3, [pc, #72]	; (8001b58 <HAL_InitTick+0x58>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	4619      	mov	r1, r3
 8001b12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b16:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f000 f939 	bl	8001d96 <HAL_SYSTICK_Config>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e00e      	b.n	8001b4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2b0f      	cmp	r3, #15
 8001b32:	d80a      	bhi.n	8001b4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b34:	2200      	movs	r2, #0
 8001b36:	6879      	ldr	r1, [r7, #4]
 8001b38:	f04f 30ff 	mov.w	r0, #4294967295
 8001b3c:	f000 f90f 	bl	8001d5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b40:	4a06      	ldr	r2, [pc, #24]	; (8001b5c <HAL_InitTick+0x5c>)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b46:	2300      	movs	r3, #0
 8001b48:	e000      	b.n	8001b4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3708      	adds	r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	20000000 	.word	0x20000000
 8001b58:	20000008 	.word	0x20000008
 8001b5c:	20000004 	.word	0x20000004

08001b60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b64:	4b06      	ldr	r3, [pc, #24]	; (8001b80 <HAL_IncTick+0x20>)
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	461a      	mov	r2, r3
 8001b6a:	4b06      	ldr	r3, [pc, #24]	; (8001b84 <HAL_IncTick+0x24>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4413      	add	r3, r2
 8001b70:	4a04      	ldr	r2, [pc, #16]	; (8001b84 <HAL_IncTick+0x24>)
 8001b72:	6013      	str	r3, [r2, #0]
}
 8001b74:	bf00      	nop
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	20000008 	.word	0x20000008
 8001b84:	20000208 	.word	0x20000208

08001b88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b8c:	4b03      	ldr	r3, [pc, #12]	; (8001b9c <HAL_GetTick+0x14>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	20000208 	.word	0x20000208

08001ba0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ba8:	f7ff ffee 	bl	8001b88 <HAL_GetTick>
 8001bac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bb8:	d005      	beq.n	8001bc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bba:	4b09      	ldr	r3, [pc, #36]	; (8001be0 <HAL_Delay+0x40>)
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	4413      	add	r3, r2
 8001bc4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001bc6:	bf00      	nop
 8001bc8:	f7ff ffde 	bl	8001b88 <HAL_GetTick>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	68bb      	ldr	r3, [r7, #8]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	68fa      	ldr	r2, [r7, #12]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d8f7      	bhi.n	8001bc8 <HAL_Delay+0x28>
  {
  }
}
 8001bd8:	bf00      	nop
 8001bda:	3710      	adds	r7, #16
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	20000008 	.word	0x20000008

08001be4 <__NVIC_SetPriorityGrouping>:
{
 8001be4:	b480      	push	{r7}
 8001be6:	b085      	sub	sp, #20
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f003 0307 	and.w	r3, r3, #7
 8001bf2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bf4:	4b0c      	ldr	r3, [pc, #48]	; (8001c28 <__NVIC_SetPriorityGrouping+0x44>)
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bfa:	68ba      	ldr	r2, [r7, #8]
 8001bfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c00:	4013      	ands	r3, r2
 8001c02:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c16:	4a04      	ldr	r2, [pc, #16]	; (8001c28 <__NVIC_SetPriorityGrouping+0x44>)
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	60d3      	str	r3, [r2, #12]
}
 8001c1c:	bf00      	nop
 8001c1e:	3714      	adds	r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr
 8001c28:	e000ed00 	.word	0xe000ed00

08001c2c <__NVIC_GetPriorityGrouping>:
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c30:	4b04      	ldr	r3, [pc, #16]	; (8001c44 <__NVIC_GetPriorityGrouping+0x18>)
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	0a1b      	lsrs	r3, r3, #8
 8001c36:	f003 0307 	and.w	r3, r3, #7
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	e000ed00 	.word	0xe000ed00

08001c48 <__NVIC_SetPriority>:
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	6039      	str	r1, [r7, #0]
 8001c52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	db0a      	blt.n	8001c72 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	b2da      	uxtb	r2, r3
 8001c60:	490c      	ldr	r1, [pc, #48]	; (8001c94 <__NVIC_SetPriority+0x4c>)
 8001c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c66:	0112      	lsls	r2, r2, #4
 8001c68:	b2d2      	uxtb	r2, r2
 8001c6a:	440b      	add	r3, r1
 8001c6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001c70:	e00a      	b.n	8001c88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	b2da      	uxtb	r2, r3
 8001c76:	4908      	ldr	r1, [pc, #32]	; (8001c98 <__NVIC_SetPriority+0x50>)
 8001c78:	79fb      	ldrb	r3, [r7, #7]
 8001c7a:	f003 030f 	and.w	r3, r3, #15
 8001c7e:	3b04      	subs	r3, #4
 8001c80:	0112      	lsls	r2, r2, #4
 8001c82:	b2d2      	uxtb	r2, r2
 8001c84:	440b      	add	r3, r1
 8001c86:	761a      	strb	r2, [r3, #24]
}
 8001c88:	bf00      	nop
 8001c8a:	370c      	adds	r7, #12
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr
 8001c94:	e000e100 	.word	0xe000e100
 8001c98:	e000ed00 	.word	0xe000ed00

08001c9c <NVIC_EncodePriority>:
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b089      	sub	sp, #36	; 0x24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	60f8      	str	r0, [r7, #12]
 8001ca4:	60b9      	str	r1, [r7, #8]
 8001ca6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	f003 0307 	and.w	r3, r3, #7
 8001cae:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	f1c3 0307 	rsb	r3, r3, #7
 8001cb6:	2b04      	cmp	r3, #4
 8001cb8:	bf28      	it	cs
 8001cba:	2304      	movcs	r3, #4
 8001cbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	3304      	adds	r3, #4
 8001cc2:	2b06      	cmp	r3, #6
 8001cc4:	d902      	bls.n	8001ccc <NVIC_EncodePriority+0x30>
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	3b03      	subs	r3, #3
 8001cca:	e000      	b.n	8001cce <NVIC_EncodePriority+0x32>
 8001ccc:	2300      	movs	r3, #0
 8001cce:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cda:	43da      	mvns	r2, r3
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	401a      	ands	r2, r3
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ce4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	fa01 f303 	lsl.w	r3, r1, r3
 8001cee:	43d9      	mvns	r1, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf4:	4313      	orrs	r3, r2
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3724      	adds	r7, #36	; 0x24
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
	...

08001d04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d14:	d301      	bcc.n	8001d1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d16:	2301      	movs	r3, #1
 8001d18:	e00f      	b.n	8001d3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d1a:	4a0a      	ldr	r2, [pc, #40]	; (8001d44 <SysTick_Config+0x40>)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d22:	210f      	movs	r1, #15
 8001d24:	f04f 30ff 	mov.w	r0, #4294967295
 8001d28:	f7ff ff8e 	bl	8001c48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d2c:	4b05      	ldr	r3, [pc, #20]	; (8001d44 <SysTick_Config+0x40>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d32:	4b04      	ldr	r3, [pc, #16]	; (8001d44 <SysTick_Config+0x40>)
 8001d34:	2207      	movs	r2, #7
 8001d36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	e000e010 	.word	0xe000e010

08001d48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f7ff ff47 	bl	8001be4 <__NVIC_SetPriorityGrouping>
}
 8001d56:	bf00      	nop
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	b086      	sub	sp, #24
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	4603      	mov	r3, r0
 8001d66:	60b9      	str	r1, [r7, #8]
 8001d68:	607a      	str	r2, [r7, #4]
 8001d6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d70:	f7ff ff5c 	bl	8001c2c <__NVIC_GetPriorityGrouping>
 8001d74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	68b9      	ldr	r1, [r7, #8]
 8001d7a:	6978      	ldr	r0, [r7, #20]
 8001d7c:	f7ff ff8e 	bl	8001c9c <NVIC_EncodePriority>
 8001d80:	4602      	mov	r2, r0
 8001d82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d86:	4611      	mov	r1, r2
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff ff5d 	bl	8001c48 <__NVIC_SetPriority>
}
 8001d8e:	bf00      	nop
 8001d90:	3718      	adds	r7, #24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b082      	sub	sp, #8
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f7ff ffb0 	bl	8001d04 <SysTick_Config>
 8001da4:	4603      	mov	r3, r0
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
	...

08001db0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b086      	sub	sp, #24
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d101      	bne.n	8001dc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e25b      	b.n	800227a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d075      	beq.n	8001eba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001dce:	4ba3      	ldr	r3, [pc, #652]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	f003 030c 	and.w	r3, r3, #12
 8001dd6:	2b04      	cmp	r3, #4
 8001dd8:	d00c      	beq.n	8001df4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dda:	4ba0      	ldr	r3, [pc, #640]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001de2:	2b08      	cmp	r3, #8
 8001de4:	d112      	bne.n	8001e0c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001de6:	4b9d      	ldr	r3, [pc, #628]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001dee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001df2:	d10b      	bne.n	8001e0c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001df4:	4b99      	ldr	r3, [pc, #612]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d05b      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x108>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d157      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e236      	b.n	800227a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e14:	d106      	bne.n	8001e24 <HAL_RCC_OscConfig+0x74>
 8001e16:	4b91      	ldr	r3, [pc, #580]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a90      	ldr	r2, [pc, #576]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001e1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e20:	6013      	str	r3, [r2, #0]
 8001e22:	e01d      	b.n	8001e60 <HAL_RCC_OscConfig+0xb0>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e2c:	d10c      	bne.n	8001e48 <HAL_RCC_OscConfig+0x98>
 8001e2e:	4b8b      	ldr	r3, [pc, #556]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a8a      	ldr	r2, [pc, #552]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001e34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e38:	6013      	str	r3, [r2, #0]
 8001e3a:	4b88      	ldr	r3, [pc, #544]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a87      	ldr	r2, [pc, #540]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001e40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e44:	6013      	str	r3, [r2, #0]
 8001e46:	e00b      	b.n	8001e60 <HAL_RCC_OscConfig+0xb0>
 8001e48:	4b84      	ldr	r3, [pc, #528]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a83      	ldr	r2, [pc, #524]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001e4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e52:	6013      	str	r3, [r2, #0]
 8001e54:	4b81      	ldr	r3, [pc, #516]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a80      	ldr	r2, [pc, #512]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001e5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d013      	beq.n	8001e90 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e68:	f7ff fe8e 	bl	8001b88 <HAL_GetTick>
 8001e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e6e:	e008      	b.n	8001e82 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e70:	f7ff fe8a 	bl	8001b88 <HAL_GetTick>
 8001e74:	4602      	mov	r2, r0
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	2b64      	cmp	r3, #100	; 0x64
 8001e7c:	d901      	bls.n	8001e82 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	e1fb      	b.n	800227a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e82:	4b76      	ldr	r3, [pc, #472]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d0f0      	beq.n	8001e70 <HAL_RCC_OscConfig+0xc0>
 8001e8e:	e014      	b.n	8001eba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e90:	f7ff fe7a 	bl	8001b88 <HAL_GetTick>
 8001e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e96:	e008      	b.n	8001eaa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e98:	f7ff fe76 	bl	8001b88 <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	2b64      	cmp	r3, #100	; 0x64
 8001ea4:	d901      	bls.n	8001eaa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e1e7      	b.n	800227a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eaa:	4b6c      	ldr	r3, [pc, #432]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d1f0      	bne.n	8001e98 <HAL_RCC_OscConfig+0xe8>
 8001eb6:	e000      	b.n	8001eba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0302 	and.w	r3, r3, #2
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d063      	beq.n	8001f8e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ec6:	4b65      	ldr	r3, [pc, #404]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f003 030c 	and.w	r3, r3, #12
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d00b      	beq.n	8001eea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ed2:	4b62      	ldr	r3, [pc, #392]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001eda:	2b08      	cmp	r3, #8
 8001edc:	d11c      	bne.n	8001f18 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ede:	4b5f      	ldr	r3, [pc, #380]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d116      	bne.n	8001f18 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eea:	4b5c      	ldr	r3, [pc, #368]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0302 	and.w	r3, r3, #2
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d005      	beq.n	8001f02 <HAL_RCC_OscConfig+0x152>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	68db      	ldr	r3, [r3, #12]
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d001      	beq.n	8001f02 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e1bb      	b.n	800227a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f02:	4b56      	ldr	r3, [pc, #344]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	691b      	ldr	r3, [r3, #16]
 8001f0e:	00db      	lsls	r3, r3, #3
 8001f10:	4952      	ldr	r1, [pc, #328]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001f12:	4313      	orrs	r3, r2
 8001f14:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f16:	e03a      	b.n	8001f8e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d020      	beq.n	8001f62 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f20:	4b4f      	ldr	r3, [pc, #316]	; (8002060 <HAL_RCC_OscConfig+0x2b0>)
 8001f22:	2201      	movs	r2, #1
 8001f24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f26:	f7ff fe2f 	bl	8001b88 <HAL_GetTick>
 8001f2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f2c:	e008      	b.n	8001f40 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f2e:	f7ff fe2b 	bl	8001b88 <HAL_GetTick>
 8001f32:	4602      	mov	r2, r0
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e19c      	b.n	800227a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f40:	4b46      	ldr	r3, [pc, #280]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 0302 	and.w	r3, r3, #2
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d0f0      	beq.n	8001f2e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f4c:	4b43      	ldr	r3, [pc, #268]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	691b      	ldr	r3, [r3, #16]
 8001f58:	00db      	lsls	r3, r3, #3
 8001f5a:	4940      	ldr	r1, [pc, #256]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	600b      	str	r3, [r1, #0]
 8001f60:	e015      	b.n	8001f8e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f62:	4b3f      	ldr	r3, [pc, #252]	; (8002060 <HAL_RCC_OscConfig+0x2b0>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f68:	f7ff fe0e 	bl	8001b88 <HAL_GetTick>
 8001f6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f6e:	e008      	b.n	8001f82 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f70:	f7ff fe0a 	bl	8001b88 <HAL_GetTick>
 8001f74:	4602      	mov	r2, r0
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d901      	bls.n	8001f82 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	e17b      	b.n	800227a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f82:	4b36      	ldr	r3, [pc, #216]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0302 	and.w	r3, r3, #2
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d1f0      	bne.n	8001f70 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f003 0308 	and.w	r3, r3, #8
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d030      	beq.n	8001ffc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	695b      	ldr	r3, [r3, #20]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d016      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fa2:	4b30      	ldr	r3, [pc, #192]	; (8002064 <HAL_RCC_OscConfig+0x2b4>)
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fa8:	f7ff fdee 	bl	8001b88 <HAL_GetTick>
 8001fac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fae:	e008      	b.n	8001fc2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fb0:	f7ff fdea 	bl	8001b88 <HAL_GetTick>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d901      	bls.n	8001fc2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	e15b      	b.n	800227a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fc2:	4b26      	ldr	r3, [pc, #152]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001fc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d0f0      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x200>
 8001fce:	e015      	b.n	8001ffc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fd0:	4b24      	ldr	r3, [pc, #144]	; (8002064 <HAL_RCC_OscConfig+0x2b4>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fd6:	f7ff fdd7 	bl	8001b88 <HAL_GetTick>
 8001fda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fdc:	e008      	b.n	8001ff0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fde:	f7ff fdd3 	bl	8001b88 <HAL_GetTick>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	1ad3      	subs	r3, r2, r3
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d901      	bls.n	8001ff0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001fec:	2303      	movs	r3, #3
 8001fee:	e144      	b.n	800227a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ff0:	4b1a      	ldr	r3, [pc, #104]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8001ff2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ff4:	f003 0302 	and.w	r3, r3, #2
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d1f0      	bne.n	8001fde <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 0304 	and.w	r3, r3, #4
 8002004:	2b00      	cmp	r3, #0
 8002006:	f000 80a0 	beq.w	800214a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800200a:	2300      	movs	r3, #0
 800200c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800200e:	4b13      	ldr	r3, [pc, #76]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8002010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002012:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d10f      	bne.n	800203a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800201a:	2300      	movs	r3, #0
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	4b0f      	ldr	r3, [pc, #60]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8002020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002022:	4a0e      	ldr	r2, [pc, #56]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 8002024:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002028:	6413      	str	r3, [r2, #64]	; 0x40
 800202a:	4b0c      	ldr	r3, [pc, #48]	; (800205c <HAL_RCC_OscConfig+0x2ac>)
 800202c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002032:	60bb      	str	r3, [r7, #8]
 8002034:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002036:	2301      	movs	r3, #1
 8002038:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800203a:	4b0b      	ldr	r3, [pc, #44]	; (8002068 <HAL_RCC_OscConfig+0x2b8>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002042:	2b00      	cmp	r3, #0
 8002044:	d121      	bne.n	800208a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002046:	4b08      	ldr	r3, [pc, #32]	; (8002068 <HAL_RCC_OscConfig+0x2b8>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a07      	ldr	r2, [pc, #28]	; (8002068 <HAL_RCC_OscConfig+0x2b8>)
 800204c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002050:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002052:	f7ff fd99 	bl	8001b88 <HAL_GetTick>
 8002056:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002058:	e011      	b.n	800207e <HAL_RCC_OscConfig+0x2ce>
 800205a:	bf00      	nop
 800205c:	40023800 	.word	0x40023800
 8002060:	42470000 	.word	0x42470000
 8002064:	42470e80 	.word	0x42470e80
 8002068:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800206c:	f7ff fd8c 	bl	8001b88 <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	2b02      	cmp	r3, #2
 8002078:	d901      	bls.n	800207e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e0fd      	b.n	800227a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800207e:	4b81      	ldr	r3, [pc, #516]	; (8002284 <HAL_RCC_OscConfig+0x4d4>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002086:	2b00      	cmp	r3, #0
 8002088:	d0f0      	beq.n	800206c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d106      	bne.n	80020a0 <HAL_RCC_OscConfig+0x2f0>
 8002092:	4b7d      	ldr	r3, [pc, #500]	; (8002288 <HAL_RCC_OscConfig+0x4d8>)
 8002094:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002096:	4a7c      	ldr	r2, [pc, #496]	; (8002288 <HAL_RCC_OscConfig+0x4d8>)
 8002098:	f043 0301 	orr.w	r3, r3, #1
 800209c:	6713      	str	r3, [r2, #112]	; 0x70
 800209e:	e01c      	b.n	80020da <HAL_RCC_OscConfig+0x32a>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	2b05      	cmp	r3, #5
 80020a6:	d10c      	bne.n	80020c2 <HAL_RCC_OscConfig+0x312>
 80020a8:	4b77      	ldr	r3, [pc, #476]	; (8002288 <HAL_RCC_OscConfig+0x4d8>)
 80020aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020ac:	4a76      	ldr	r2, [pc, #472]	; (8002288 <HAL_RCC_OscConfig+0x4d8>)
 80020ae:	f043 0304 	orr.w	r3, r3, #4
 80020b2:	6713      	str	r3, [r2, #112]	; 0x70
 80020b4:	4b74      	ldr	r3, [pc, #464]	; (8002288 <HAL_RCC_OscConfig+0x4d8>)
 80020b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020b8:	4a73      	ldr	r2, [pc, #460]	; (8002288 <HAL_RCC_OscConfig+0x4d8>)
 80020ba:	f043 0301 	orr.w	r3, r3, #1
 80020be:	6713      	str	r3, [r2, #112]	; 0x70
 80020c0:	e00b      	b.n	80020da <HAL_RCC_OscConfig+0x32a>
 80020c2:	4b71      	ldr	r3, [pc, #452]	; (8002288 <HAL_RCC_OscConfig+0x4d8>)
 80020c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020c6:	4a70      	ldr	r2, [pc, #448]	; (8002288 <HAL_RCC_OscConfig+0x4d8>)
 80020c8:	f023 0301 	bic.w	r3, r3, #1
 80020cc:	6713      	str	r3, [r2, #112]	; 0x70
 80020ce:	4b6e      	ldr	r3, [pc, #440]	; (8002288 <HAL_RCC_OscConfig+0x4d8>)
 80020d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020d2:	4a6d      	ldr	r2, [pc, #436]	; (8002288 <HAL_RCC_OscConfig+0x4d8>)
 80020d4:	f023 0304 	bic.w	r3, r3, #4
 80020d8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d015      	beq.n	800210e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020e2:	f7ff fd51 	bl	8001b88 <HAL_GetTick>
 80020e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020e8:	e00a      	b.n	8002100 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020ea:	f7ff fd4d 	bl	8001b88 <HAL_GetTick>
 80020ee:	4602      	mov	r2, r0
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d901      	bls.n	8002100 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80020fc:	2303      	movs	r3, #3
 80020fe:	e0bc      	b.n	800227a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002100:	4b61      	ldr	r3, [pc, #388]	; (8002288 <HAL_RCC_OscConfig+0x4d8>)
 8002102:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002104:	f003 0302 	and.w	r3, r3, #2
 8002108:	2b00      	cmp	r3, #0
 800210a:	d0ee      	beq.n	80020ea <HAL_RCC_OscConfig+0x33a>
 800210c:	e014      	b.n	8002138 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800210e:	f7ff fd3b 	bl	8001b88 <HAL_GetTick>
 8002112:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002114:	e00a      	b.n	800212c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002116:	f7ff fd37 	bl	8001b88 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	f241 3288 	movw	r2, #5000	; 0x1388
 8002124:	4293      	cmp	r3, r2
 8002126:	d901      	bls.n	800212c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	e0a6      	b.n	800227a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800212c:	4b56      	ldr	r3, [pc, #344]	; (8002288 <HAL_RCC_OscConfig+0x4d8>)
 800212e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002130:	f003 0302 	and.w	r3, r3, #2
 8002134:	2b00      	cmp	r3, #0
 8002136:	d1ee      	bne.n	8002116 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002138:	7dfb      	ldrb	r3, [r7, #23]
 800213a:	2b01      	cmp	r3, #1
 800213c:	d105      	bne.n	800214a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800213e:	4b52      	ldr	r3, [pc, #328]	; (8002288 <HAL_RCC_OscConfig+0x4d8>)
 8002140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002142:	4a51      	ldr	r2, [pc, #324]	; (8002288 <HAL_RCC_OscConfig+0x4d8>)
 8002144:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002148:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	699b      	ldr	r3, [r3, #24]
 800214e:	2b00      	cmp	r3, #0
 8002150:	f000 8092 	beq.w	8002278 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002154:	4b4c      	ldr	r3, [pc, #304]	; (8002288 <HAL_RCC_OscConfig+0x4d8>)
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	f003 030c 	and.w	r3, r3, #12
 800215c:	2b08      	cmp	r3, #8
 800215e:	d05c      	beq.n	800221a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	699b      	ldr	r3, [r3, #24]
 8002164:	2b02      	cmp	r3, #2
 8002166:	d141      	bne.n	80021ec <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002168:	4b48      	ldr	r3, [pc, #288]	; (800228c <HAL_RCC_OscConfig+0x4dc>)
 800216a:	2200      	movs	r2, #0
 800216c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800216e:	f7ff fd0b 	bl	8001b88 <HAL_GetTick>
 8002172:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002174:	e008      	b.n	8002188 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002176:	f7ff fd07 	bl	8001b88 <HAL_GetTick>
 800217a:	4602      	mov	r2, r0
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	1ad3      	subs	r3, r2, r3
 8002180:	2b02      	cmp	r3, #2
 8002182:	d901      	bls.n	8002188 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002184:	2303      	movs	r3, #3
 8002186:	e078      	b.n	800227a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002188:	4b3f      	ldr	r3, [pc, #252]	; (8002288 <HAL_RCC_OscConfig+0x4d8>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d1f0      	bne.n	8002176 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	69da      	ldr	r2, [r3, #28]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6a1b      	ldr	r3, [r3, #32]
 800219c:	431a      	orrs	r2, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a2:	019b      	lsls	r3, r3, #6
 80021a4:	431a      	orrs	r2, r3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021aa:	085b      	lsrs	r3, r3, #1
 80021ac:	3b01      	subs	r3, #1
 80021ae:	041b      	lsls	r3, r3, #16
 80021b0:	431a      	orrs	r2, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021b6:	061b      	lsls	r3, r3, #24
 80021b8:	4933      	ldr	r1, [pc, #204]	; (8002288 <HAL_RCC_OscConfig+0x4d8>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021be:	4b33      	ldr	r3, [pc, #204]	; (800228c <HAL_RCC_OscConfig+0x4dc>)
 80021c0:	2201      	movs	r2, #1
 80021c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c4:	f7ff fce0 	bl	8001b88 <HAL_GetTick>
 80021c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021ca:	e008      	b.n	80021de <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021cc:	f7ff fcdc 	bl	8001b88 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e04d      	b.n	800227a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021de:	4b2a      	ldr	r3, [pc, #168]	; (8002288 <HAL_RCC_OscConfig+0x4d8>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d0f0      	beq.n	80021cc <HAL_RCC_OscConfig+0x41c>
 80021ea:	e045      	b.n	8002278 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021ec:	4b27      	ldr	r3, [pc, #156]	; (800228c <HAL_RCC_OscConfig+0x4dc>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f2:	f7ff fcc9 	bl	8001b88 <HAL_GetTick>
 80021f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021f8:	e008      	b.n	800220c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021fa:	f7ff fcc5 	bl	8001b88 <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	2b02      	cmp	r3, #2
 8002206:	d901      	bls.n	800220c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002208:	2303      	movs	r3, #3
 800220a:	e036      	b.n	800227a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800220c:	4b1e      	ldr	r3, [pc, #120]	; (8002288 <HAL_RCC_OscConfig+0x4d8>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002214:	2b00      	cmp	r3, #0
 8002216:	d1f0      	bne.n	80021fa <HAL_RCC_OscConfig+0x44a>
 8002218:	e02e      	b.n	8002278 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	699b      	ldr	r3, [r3, #24]
 800221e:	2b01      	cmp	r3, #1
 8002220:	d101      	bne.n	8002226 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e029      	b.n	800227a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002226:	4b18      	ldr	r3, [pc, #96]	; (8002288 <HAL_RCC_OscConfig+0x4d8>)
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	69db      	ldr	r3, [r3, #28]
 8002236:	429a      	cmp	r2, r3
 8002238:	d11c      	bne.n	8002274 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002244:	429a      	cmp	r2, r3
 8002246:	d115      	bne.n	8002274 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002248:	68fa      	ldr	r2, [r7, #12]
 800224a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800224e:	4013      	ands	r3, r2
 8002250:	687a      	ldr	r2, [r7, #4]
 8002252:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002254:	4293      	cmp	r3, r2
 8002256:	d10d      	bne.n	8002274 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002262:	429a      	cmp	r2, r3
 8002264:	d106      	bne.n	8002274 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002270:	429a      	cmp	r2, r3
 8002272:	d001      	beq.n	8002278 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e000      	b.n	800227a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002278:	2300      	movs	r3, #0
}
 800227a:	4618      	mov	r0, r3
 800227c:	3718      	adds	r7, #24
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	40007000 	.word	0x40007000
 8002288:	40023800 	.word	0x40023800
 800228c:	42470060 	.word	0x42470060

08002290 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d101      	bne.n	80022a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022a0:	2301      	movs	r3, #1
 80022a2:	e0cc      	b.n	800243e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80022a4:	4b68      	ldr	r3, [pc, #416]	; (8002448 <HAL_RCC_ClockConfig+0x1b8>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 030f 	and.w	r3, r3, #15
 80022ac:	683a      	ldr	r2, [r7, #0]
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d90c      	bls.n	80022cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022b2:	4b65      	ldr	r3, [pc, #404]	; (8002448 <HAL_RCC_ClockConfig+0x1b8>)
 80022b4:	683a      	ldr	r2, [r7, #0]
 80022b6:	b2d2      	uxtb	r2, r2
 80022b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ba:	4b63      	ldr	r3, [pc, #396]	; (8002448 <HAL_RCC_ClockConfig+0x1b8>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 030f 	and.w	r3, r3, #15
 80022c2:	683a      	ldr	r2, [r7, #0]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d001      	beq.n	80022cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e0b8      	b.n	800243e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0302 	and.w	r3, r3, #2
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d020      	beq.n	800231a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 0304 	and.w	r3, r3, #4
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d005      	beq.n	80022f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022e4:	4b59      	ldr	r3, [pc, #356]	; (800244c <HAL_RCC_ClockConfig+0x1bc>)
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	4a58      	ldr	r2, [pc, #352]	; (800244c <HAL_RCC_ClockConfig+0x1bc>)
 80022ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80022ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0308 	and.w	r3, r3, #8
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d005      	beq.n	8002308 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022fc:	4b53      	ldr	r3, [pc, #332]	; (800244c <HAL_RCC_ClockConfig+0x1bc>)
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	4a52      	ldr	r2, [pc, #328]	; (800244c <HAL_RCC_ClockConfig+0x1bc>)
 8002302:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002306:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002308:	4b50      	ldr	r3, [pc, #320]	; (800244c <HAL_RCC_ClockConfig+0x1bc>)
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	494d      	ldr	r1, [pc, #308]	; (800244c <HAL_RCC_ClockConfig+0x1bc>)
 8002316:	4313      	orrs	r3, r2
 8002318:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0301 	and.w	r3, r3, #1
 8002322:	2b00      	cmp	r3, #0
 8002324:	d044      	beq.n	80023b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	2b01      	cmp	r3, #1
 800232c:	d107      	bne.n	800233e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800232e:	4b47      	ldr	r3, [pc, #284]	; (800244c <HAL_RCC_ClockConfig+0x1bc>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d119      	bne.n	800236e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e07f      	b.n	800243e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	2b02      	cmp	r3, #2
 8002344:	d003      	beq.n	800234e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800234a:	2b03      	cmp	r3, #3
 800234c:	d107      	bne.n	800235e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800234e:	4b3f      	ldr	r3, [pc, #252]	; (800244c <HAL_RCC_ClockConfig+0x1bc>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d109      	bne.n	800236e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e06f      	b.n	800243e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800235e:	4b3b      	ldr	r3, [pc, #236]	; (800244c <HAL_RCC_ClockConfig+0x1bc>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	2b00      	cmp	r3, #0
 8002368:	d101      	bne.n	800236e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e067      	b.n	800243e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800236e:	4b37      	ldr	r3, [pc, #220]	; (800244c <HAL_RCC_ClockConfig+0x1bc>)
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	f023 0203 	bic.w	r2, r3, #3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	4934      	ldr	r1, [pc, #208]	; (800244c <HAL_RCC_ClockConfig+0x1bc>)
 800237c:	4313      	orrs	r3, r2
 800237e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002380:	f7ff fc02 	bl	8001b88 <HAL_GetTick>
 8002384:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002386:	e00a      	b.n	800239e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002388:	f7ff fbfe 	bl	8001b88 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	f241 3288 	movw	r2, #5000	; 0x1388
 8002396:	4293      	cmp	r3, r2
 8002398:	d901      	bls.n	800239e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800239a:	2303      	movs	r3, #3
 800239c:	e04f      	b.n	800243e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800239e:	4b2b      	ldr	r3, [pc, #172]	; (800244c <HAL_RCC_ClockConfig+0x1bc>)
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	f003 020c 	and.w	r2, r3, #12
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d1eb      	bne.n	8002388 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023b0:	4b25      	ldr	r3, [pc, #148]	; (8002448 <HAL_RCC_ClockConfig+0x1b8>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 030f 	and.w	r3, r3, #15
 80023b8:	683a      	ldr	r2, [r7, #0]
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d20c      	bcs.n	80023d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023be:	4b22      	ldr	r3, [pc, #136]	; (8002448 <HAL_RCC_ClockConfig+0x1b8>)
 80023c0:	683a      	ldr	r2, [r7, #0]
 80023c2:	b2d2      	uxtb	r2, r2
 80023c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023c6:	4b20      	ldr	r3, [pc, #128]	; (8002448 <HAL_RCC_ClockConfig+0x1b8>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 030f 	and.w	r3, r3, #15
 80023ce:	683a      	ldr	r2, [r7, #0]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d001      	beq.n	80023d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e032      	b.n	800243e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0304 	and.w	r3, r3, #4
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d008      	beq.n	80023f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023e4:	4b19      	ldr	r3, [pc, #100]	; (800244c <HAL_RCC_ClockConfig+0x1bc>)
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	4916      	ldr	r1, [pc, #88]	; (800244c <HAL_RCC_ClockConfig+0x1bc>)
 80023f2:	4313      	orrs	r3, r2
 80023f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0308 	and.w	r3, r3, #8
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d009      	beq.n	8002416 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002402:	4b12      	ldr	r3, [pc, #72]	; (800244c <HAL_RCC_ClockConfig+0x1bc>)
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	00db      	lsls	r3, r3, #3
 8002410:	490e      	ldr	r1, [pc, #56]	; (800244c <HAL_RCC_ClockConfig+0x1bc>)
 8002412:	4313      	orrs	r3, r2
 8002414:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002416:	f000 f821 	bl	800245c <HAL_RCC_GetSysClockFreq>
 800241a:	4601      	mov	r1, r0
 800241c:	4b0b      	ldr	r3, [pc, #44]	; (800244c <HAL_RCC_ClockConfig+0x1bc>)
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	091b      	lsrs	r3, r3, #4
 8002422:	f003 030f 	and.w	r3, r3, #15
 8002426:	4a0a      	ldr	r2, [pc, #40]	; (8002450 <HAL_RCC_ClockConfig+0x1c0>)
 8002428:	5cd3      	ldrb	r3, [r2, r3]
 800242a:	fa21 f303 	lsr.w	r3, r1, r3
 800242e:	4a09      	ldr	r2, [pc, #36]	; (8002454 <HAL_RCC_ClockConfig+0x1c4>)
 8002430:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002432:	4b09      	ldr	r3, [pc, #36]	; (8002458 <HAL_RCC_ClockConfig+0x1c8>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4618      	mov	r0, r3
 8002438:	f7ff fb62 	bl	8001b00 <HAL_InitTick>

  return HAL_OK;
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	3710      	adds	r7, #16
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	40023c00 	.word	0x40023c00
 800244c:	40023800 	.word	0x40023800
 8002450:	08005dd0 	.word	0x08005dd0
 8002454:	20000000 	.word	0x20000000
 8002458:	20000004 	.word	0x20000004

0800245c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800245c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800245e:	b085      	sub	sp, #20
 8002460:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002462:	2300      	movs	r3, #0
 8002464:	607b      	str	r3, [r7, #4]
 8002466:	2300      	movs	r3, #0
 8002468:	60fb      	str	r3, [r7, #12]
 800246a:	2300      	movs	r3, #0
 800246c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800246e:	2300      	movs	r3, #0
 8002470:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002472:	4b63      	ldr	r3, [pc, #396]	; (8002600 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f003 030c 	and.w	r3, r3, #12
 800247a:	2b04      	cmp	r3, #4
 800247c:	d007      	beq.n	800248e <HAL_RCC_GetSysClockFreq+0x32>
 800247e:	2b08      	cmp	r3, #8
 8002480:	d008      	beq.n	8002494 <HAL_RCC_GetSysClockFreq+0x38>
 8002482:	2b00      	cmp	r3, #0
 8002484:	f040 80b4 	bne.w	80025f0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002488:	4b5e      	ldr	r3, [pc, #376]	; (8002604 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800248a:	60bb      	str	r3, [r7, #8]
       break;
 800248c:	e0b3      	b.n	80025f6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800248e:	4b5e      	ldr	r3, [pc, #376]	; (8002608 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002490:	60bb      	str	r3, [r7, #8]
      break;
 8002492:	e0b0      	b.n	80025f6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002494:	4b5a      	ldr	r3, [pc, #360]	; (8002600 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800249c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800249e:	4b58      	ldr	r3, [pc, #352]	; (8002600 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d04a      	beq.n	8002540 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024aa:	4b55      	ldr	r3, [pc, #340]	; (8002600 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	099b      	lsrs	r3, r3, #6
 80024b0:	f04f 0400 	mov.w	r4, #0
 80024b4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80024b8:	f04f 0200 	mov.w	r2, #0
 80024bc:	ea03 0501 	and.w	r5, r3, r1
 80024c0:	ea04 0602 	and.w	r6, r4, r2
 80024c4:	4629      	mov	r1, r5
 80024c6:	4632      	mov	r2, r6
 80024c8:	f04f 0300 	mov.w	r3, #0
 80024cc:	f04f 0400 	mov.w	r4, #0
 80024d0:	0154      	lsls	r4, r2, #5
 80024d2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80024d6:	014b      	lsls	r3, r1, #5
 80024d8:	4619      	mov	r1, r3
 80024da:	4622      	mov	r2, r4
 80024dc:	1b49      	subs	r1, r1, r5
 80024de:	eb62 0206 	sbc.w	r2, r2, r6
 80024e2:	f04f 0300 	mov.w	r3, #0
 80024e6:	f04f 0400 	mov.w	r4, #0
 80024ea:	0194      	lsls	r4, r2, #6
 80024ec:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80024f0:	018b      	lsls	r3, r1, #6
 80024f2:	1a5b      	subs	r3, r3, r1
 80024f4:	eb64 0402 	sbc.w	r4, r4, r2
 80024f8:	f04f 0100 	mov.w	r1, #0
 80024fc:	f04f 0200 	mov.w	r2, #0
 8002500:	00e2      	lsls	r2, r4, #3
 8002502:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002506:	00d9      	lsls	r1, r3, #3
 8002508:	460b      	mov	r3, r1
 800250a:	4614      	mov	r4, r2
 800250c:	195b      	adds	r3, r3, r5
 800250e:	eb44 0406 	adc.w	r4, r4, r6
 8002512:	f04f 0100 	mov.w	r1, #0
 8002516:	f04f 0200 	mov.w	r2, #0
 800251a:	0262      	lsls	r2, r4, #9
 800251c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002520:	0259      	lsls	r1, r3, #9
 8002522:	460b      	mov	r3, r1
 8002524:	4614      	mov	r4, r2
 8002526:	4618      	mov	r0, r3
 8002528:	4621      	mov	r1, r4
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	f04f 0400 	mov.w	r4, #0
 8002530:	461a      	mov	r2, r3
 8002532:	4623      	mov	r3, r4
 8002534:	f7fe fb88 	bl	8000c48 <__aeabi_uldivmod>
 8002538:	4603      	mov	r3, r0
 800253a:	460c      	mov	r4, r1
 800253c:	60fb      	str	r3, [r7, #12]
 800253e:	e049      	b.n	80025d4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002540:	4b2f      	ldr	r3, [pc, #188]	; (8002600 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	099b      	lsrs	r3, r3, #6
 8002546:	f04f 0400 	mov.w	r4, #0
 800254a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800254e:	f04f 0200 	mov.w	r2, #0
 8002552:	ea03 0501 	and.w	r5, r3, r1
 8002556:	ea04 0602 	and.w	r6, r4, r2
 800255a:	4629      	mov	r1, r5
 800255c:	4632      	mov	r2, r6
 800255e:	f04f 0300 	mov.w	r3, #0
 8002562:	f04f 0400 	mov.w	r4, #0
 8002566:	0154      	lsls	r4, r2, #5
 8002568:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800256c:	014b      	lsls	r3, r1, #5
 800256e:	4619      	mov	r1, r3
 8002570:	4622      	mov	r2, r4
 8002572:	1b49      	subs	r1, r1, r5
 8002574:	eb62 0206 	sbc.w	r2, r2, r6
 8002578:	f04f 0300 	mov.w	r3, #0
 800257c:	f04f 0400 	mov.w	r4, #0
 8002580:	0194      	lsls	r4, r2, #6
 8002582:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002586:	018b      	lsls	r3, r1, #6
 8002588:	1a5b      	subs	r3, r3, r1
 800258a:	eb64 0402 	sbc.w	r4, r4, r2
 800258e:	f04f 0100 	mov.w	r1, #0
 8002592:	f04f 0200 	mov.w	r2, #0
 8002596:	00e2      	lsls	r2, r4, #3
 8002598:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800259c:	00d9      	lsls	r1, r3, #3
 800259e:	460b      	mov	r3, r1
 80025a0:	4614      	mov	r4, r2
 80025a2:	195b      	adds	r3, r3, r5
 80025a4:	eb44 0406 	adc.w	r4, r4, r6
 80025a8:	f04f 0100 	mov.w	r1, #0
 80025ac:	f04f 0200 	mov.w	r2, #0
 80025b0:	02a2      	lsls	r2, r4, #10
 80025b2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80025b6:	0299      	lsls	r1, r3, #10
 80025b8:	460b      	mov	r3, r1
 80025ba:	4614      	mov	r4, r2
 80025bc:	4618      	mov	r0, r3
 80025be:	4621      	mov	r1, r4
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f04f 0400 	mov.w	r4, #0
 80025c6:	461a      	mov	r2, r3
 80025c8:	4623      	mov	r3, r4
 80025ca:	f7fe fb3d 	bl	8000c48 <__aeabi_uldivmod>
 80025ce:	4603      	mov	r3, r0
 80025d0:	460c      	mov	r4, r1
 80025d2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80025d4:	4b0a      	ldr	r3, [pc, #40]	; (8002600 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	0c1b      	lsrs	r3, r3, #16
 80025da:	f003 0303 	and.w	r3, r3, #3
 80025de:	3301      	adds	r3, #1
 80025e0:	005b      	lsls	r3, r3, #1
 80025e2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80025e4:	68fa      	ldr	r2, [r7, #12]
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ec:	60bb      	str	r3, [r7, #8]
      break;
 80025ee:	e002      	b.n	80025f6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80025f0:	4b04      	ldr	r3, [pc, #16]	; (8002604 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80025f2:	60bb      	str	r3, [r7, #8]
      break;
 80025f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025f6:	68bb      	ldr	r3, [r7, #8]
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3714      	adds	r7, #20
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002600:	40023800 	.word	0x40023800
 8002604:	00f42400 	.word	0x00f42400
 8002608:	007a1200 	.word	0x007a1200

0800260c <LL_GPIO_SetPinMode>:
{
 800260c:	b480      	push	{r7}
 800260e:	b089      	sub	sp, #36	; 0x24
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	fa93 f3a3 	rbit	r3, r3
 8002626:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	fab3 f383 	clz	r3, r3
 800262e:	b2db      	uxtb	r3, r3
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	2103      	movs	r1, #3
 8002634:	fa01 f303 	lsl.w	r3, r1, r3
 8002638:	43db      	mvns	r3, r3
 800263a:	401a      	ands	r2, r3
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	fa93 f3a3 	rbit	r3, r3
 8002646:	61bb      	str	r3, [r7, #24]
  return result;
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	fab3 f383 	clz	r3, r3
 800264e:	b2db      	uxtb	r3, r3
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	6879      	ldr	r1, [r7, #4]
 8002654:	fa01 f303 	lsl.w	r3, r1, r3
 8002658:	431a      	orrs	r2, r3
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	601a      	str	r2, [r3, #0]
}
 800265e:	bf00      	nop
 8002660:	3724      	adds	r7, #36	; 0x24
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr

0800266a <LL_GPIO_SetPinOutputType>:
{
 800266a:	b480      	push	{r7}
 800266c:	b089      	sub	sp, #36	; 0x24
 800266e:	af00      	add	r7, sp, #0
 8002670:	60f8      	str	r0, [r7, #12]
 8002672:	60b9      	str	r1, [r7, #8]
 8002674:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, (GPIO_OTYPER_OT_0 << POSITION_VAL(Pin)), (OutputType << POSITION_VAL(Pin)));
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	685a      	ldr	r2, [r3, #4]
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	fa93 f3a3 	rbit	r3, r3
 8002684:	613b      	str	r3, [r7, #16]
  return result;
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	fab3 f383 	clz	r3, r3
 800268c:	b2db      	uxtb	r3, r3
 800268e:	4619      	mov	r1, r3
 8002690:	2301      	movs	r3, #1
 8002692:	408b      	lsls	r3, r1
 8002694:	43db      	mvns	r3, r3
 8002696:	401a      	ands	r2, r3
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	fa93 f3a3 	rbit	r3, r3
 80026a2:	61bb      	str	r3, [r7, #24]
  return result;
 80026a4:	69bb      	ldr	r3, [r7, #24]
 80026a6:	fab3 f383 	clz	r3, r3
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	4619      	mov	r1, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	408b      	lsls	r3, r1
 80026b2:	431a      	orrs	r2, r3
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	605a      	str	r2, [r3, #4]
}
 80026b8:	bf00      	nop
 80026ba:	3724      	adds	r7, #36	; 0x24
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr

080026c4 <LL_GPIO_SetPinSpeed>:
{
 80026c4:	b480      	push	{r7}
 80026c6:	b089      	sub	sp, #36	; 0x24
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	689a      	ldr	r2, [r3, #8]
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	fa93 f3a3 	rbit	r3, r3
 80026de:	613b      	str	r3, [r7, #16]
  return result;
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	fab3 f383 	clz	r3, r3
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	2103      	movs	r1, #3
 80026ec:	fa01 f303 	lsl.w	r3, r1, r3
 80026f0:	43db      	mvns	r3, r3
 80026f2:	401a      	ands	r2, r3
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	fa93 f3a3 	rbit	r3, r3
 80026fe:	61bb      	str	r3, [r7, #24]
  return result;
 8002700:	69bb      	ldr	r3, [r7, #24]
 8002702:	fab3 f383 	clz	r3, r3
 8002706:	b2db      	uxtb	r3, r3
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	6879      	ldr	r1, [r7, #4]
 800270c:	fa01 f303 	lsl.w	r3, r1, r3
 8002710:	431a      	orrs	r2, r3
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	609a      	str	r2, [r3, #8]
}
 8002716:	bf00      	nop
 8002718:	3724      	adds	r7, #36	; 0x24
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr

08002722 <LL_GPIO_SetPinPull>:
{
 8002722:	b480      	push	{r7}
 8002724:	b089      	sub	sp, #36	; 0x24
 8002726:	af00      	add	r7, sp, #0
 8002728:	60f8      	str	r0, [r7, #12]
 800272a:	60b9      	str	r1, [r7, #8]
 800272c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	68da      	ldr	r2, [r3, #12]
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	fa93 f3a3 	rbit	r3, r3
 800273c:	613b      	str	r3, [r7, #16]
  return result;
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	fab3 f383 	clz	r3, r3
 8002744:	b2db      	uxtb	r3, r3
 8002746:	005b      	lsls	r3, r3, #1
 8002748:	2103      	movs	r1, #3
 800274a:	fa01 f303 	lsl.w	r3, r1, r3
 800274e:	43db      	mvns	r3, r3
 8002750:	401a      	ands	r2, r3
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	fa93 f3a3 	rbit	r3, r3
 800275c:	61bb      	str	r3, [r7, #24]
  return result;
 800275e:	69bb      	ldr	r3, [r7, #24]
 8002760:	fab3 f383 	clz	r3, r3
 8002764:	b2db      	uxtb	r3, r3
 8002766:	005b      	lsls	r3, r3, #1
 8002768:	6879      	ldr	r1, [r7, #4]
 800276a:	fa01 f303 	lsl.w	r3, r1, r3
 800276e:	431a      	orrs	r2, r3
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	60da      	str	r2, [r3, #12]
}
 8002774:	bf00      	nop
 8002776:	3724      	adds	r7, #36	; 0x24
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr

08002780 <LL_GPIO_SetAFPin_0_7>:
{
 8002780:	b480      	push	{r7}
 8002782:	b089      	sub	sp, #36	; 0x24
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	6a1a      	ldr	r2, [r3, #32]
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	fa93 f3a3 	rbit	r3, r3
 800279a:	613b      	str	r3, [r7, #16]
  return result;
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	fab3 f383 	clz	r3, r3
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	210f      	movs	r1, #15
 80027a8:	fa01 f303 	lsl.w	r3, r1, r3
 80027ac:	43db      	mvns	r3, r3
 80027ae:	401a      	ands	r2, r3
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b4:	69fb      	ldr	r3, [r7, #28]
 80027b6:	fa93 f3a3 	rbit	r3, r3
 80027ba:	61bb      	str	r3, [r7, #24]
  return result;
 80027bc:	69bb      	ldr	r3, [r7, #24]
 80027be:	fab3 f383 	clz	r3, r3
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	6879      	ldr	r1, [r7, #4]
 80027c8:	fa01 f303 	lsl.w	r3, r1, r3
 80027cc:	431a      	orrs	r2, r3
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	621a      	str	r2, [r3, #32]
}
 80027d2:	bf00      	nop
 80027d4:	3724      	adds	r7, #36	; 0x24
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <LL_GPIO_SetAFPin_8_15>:
{
 80027de:	b480      	push	{r7}
 80027e0:	b089      	sub	sp, #36	; 0x24
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	60f8      	str	r0, [r7, #12]
 80027e6:	60b9      	str	r1, [r7, #8]
 80027e8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	0a1b      	lsrs	r3, r3, #8
 80027f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	fa93 f3a3 	rbit	r3, r3
 80027fa:	613b      	str	r3, [r7, #16]
  return result;
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	fab3 f383 	clz	r3, r3
 8002802:	b2db      	uxtb	r3, r3
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	210f      	movs	r1, #15
 8002808:	fa01 f303 	lsl.w	r3, r1, r3
 800280c:	43db      	mvns	r3, r3
 800280e:	401a      	ands	r2, r3
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	0a1b      	lsrs	r3, r3, #8
 8002814:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	fa93 f3a3 	rbit	r3, r3
 800281c:	61bb      	str	r3, [r7, #24]
  return result;
 800281e:	69bb      	ldr	r3, [r7, #24]
 8002820:	fab3 f383 	clz	r3, r3
 8002824:	b2db      	uxtb	r3, r3
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	6879      	ldr	r1, [r7, #4]
 800282a:	fa01 f303 	lsl.w	r3, r1, r3
 800282e:	431a      	orrs	r2, r3
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002834:	bf00      	nop
 8002836:	3724      	adds	r7, #36	; 0x24
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b088      	sub	sp, #32
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800284a:	2300      	movs	r3, #0
 800284c:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 800284e:	2300      	movs	r3, #0
 8002850:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	fa93 f3a3 	rbit	r3, r3
 800285e:	613b      	str	r3, [r7, #16]
  return result;
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	fab3 f383 	clz	r3, r3
 8002866:	b2db      	uxtb	r3, r3
 8002868:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800286a:	e050      	b.n	800290e <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	2101      	movs	r1, #1
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	fa01 f303 	lsl.w	r3, r1, r3
 8002878:	4013      	ands	r3, r2
 800287a:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d042      	beq.n	8002908 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	2b01      	cmp	r3, #1
 8002888:	d003      	beq.n	8002892 <LL_GPIO_Init+0x52>
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	2b02      	cmp	r3, #2
 8002890:	d10d      	bne.n	80028ae <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	461a      	mov	r2, r3
 8002898:	69b9      	ldr	r1, [r7, #24]
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f7ff ff12 	bl	80026c4 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	461a      	mov	r2, r3
 80028a6:	69b9      	ldr	r1, [r7, #24]
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	f7ff fede 	bl	800266a <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	691b      	ldr	r3, [r3, #16]
 80028b2:	461a      	mov	r2, r3
 80028b4:	69b9      	ldr	r1, [r7, #24]
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f7ff ff33 	bl	8002722 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d11a      	bne.n	80028fa <LL_GPIO_Init+0xba>
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	fa93 f3a3 	rbit	r3, r3
 80028ce:	60bb      	str	r3, [r7, #8]
  return result;
 80028d0:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80028d2:	fab3 f383 	clz	r3, r3
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	2b07      	cmp	r3, #7
 80028da:	d807      	bhi.n	80028ec <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	695b      	ldr	r3, [r3, #20]
 80028e0:	461a      	mov	r2, r3
 80028e2:	69b9      	ldr	r1, [r7, #24]
 80028e4:	6878      	ldr	r0, [r7, #4]
 80028e6:	f7ff ff4b 	bl	8002780 <LL_GPIO_SetAFPin_0_7>
 80028ea:	e006      	b.n	80028fa <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	695b      	ldr	r3, [r3, #20]
 80028f0:	461a      	mov	r2, r3
 80028f2:	69b9      	ldr	r1, [r7, #24]
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f7ff ff72 	bl	80027de <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	461a      	mov	r2, r3
 8002900:	69b9      	ldr	r1, [r7, #24]
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	f7ff fe82 	bl	800260c <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	3301      	adds	r3, #1
 800290c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	69fb      	ldr	r3, [r7, #28]
 8002914:	fa22 f303 	lsr.w	r3, r2, r3
 8002918:	2b00      	cmp	r3, #0
 800291a:	d1a7      	bne.n	800286c <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 800291c:	2300      	movs	r3, #0
}
 800291e:	4618      	mov	r0, r3
 8002920:	3720      	adds	r7, #32
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
	...

08002928 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800292c:	4b04      	ldr	r3, [pc, #16]	; (8002940 <LL_RCC_GetSysClkSource+0x18>)
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	f003 030c 	and.w	r3, r3, #12
}
 8002934:	4618      	mov	r0, r3
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr
 800293e:	bf00      	nop
 8002940:	40023800 	.word	0x40023800

08002944 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002948:	4b04      	ldr	r3, [pc, #16]	; (800295c <LL_RCC_GetAHBPrescaler+0x18>)
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002950:	4618      	mov	r0, r3
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
 800295a:	bf00      	nop
 800295c:	40023800 	.word	0x40023800

08002960 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002964:	4b04      	ldr	r3, [pc, #16]	; (8002978 <LL_RCC_GetAPB1Prescaler+0x18>)
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 800296c:	4618      	mov	r0, r3
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	40023800 	.word	0x40023800

0800297c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002980:	4b04      	ldr	r3, [pc, #16]	; (8002994 <LL_RCC_GetAPB2Prescaler+0x18>)
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002988:	4618      	mov	r0, r3
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	40023800 	.word	0x40023800

08002998 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800299c:	4b04      	ldr	r3, [pc, #16]	; (80029b0 <LL_RCC_PLL_GetMainSource+0x18>)
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop
 80029b0:	40023800 	.word	0x40023800

080029b4 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80029b8:	4b04      	ldr	r3, [pc, #16]	; (80029cc <LL_RCC_PLL_GetN+0x18>)
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	099b      	lsrs	r3, r3, #6
 80029be:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr
 80029cc:	40023800 	.word	0x40023800

080029d0 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80029d4:	4b04      	ldr	r3, [pc, #16]	; (80029e8 <LL_RCC_PLL_GetP+0x18>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 80029dc:	4618      	mov	r0, r3
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	40023800 	.word	0x40023800

080029ec <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80029f0:	4b04      	ldr	r3, [pc, #16]	; (8002a04 <LL_RCC_PLL_GetDivider+0x18>)
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	40023800 	.word	0x40023800

08002a08 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002a10:	f000 f820 	bl	8002a54 <RCC_GetSystemClockFreq>
 8002a14:	4602      	mov	r2, r0
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f000 f83e 	bl	8002aa0 <RCC_GetHCLKClockFreq>
 8002a24:	4602      	mov	r2, r0
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f000 f84c 	bl	8002acc <RCC_GetPCLK1ClockFreq>
 8002a34:	4602      	mov	r2, r0
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f000 f858 	bl	8002af4 <RCC_GetPCLK2ClockFreq>
 8002a44:	4602      	mov	r2, r0
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	60da      	str	r2, [r3, #12]
}
 8002a4a:	bf00      	nop
 8002a4c:	3708      	adds	r7, #8
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
	...

08002a54 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002a5e:	f7ff ff63 	bl	8002928 <LL_RCC_GetSysClkSource>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b04      	cmp	r3, #4
 8002a66:	d006      	beq.n	8002a76 <RCC_GetSystemClockFreq+0x22>
 8002a68:	2b08      	cmp	r3, #8
 8002a6a:	d007      	beq.n	8002a7c <RCC_GetSystemClockFreq+0x28>
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d10a      	bne.n	8002a86 <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8002a70:	4b09      	ldr	r3, [pc, #36]	; (8002a98 <RCC_GetSystemClockFreq+0x44>)
 8002a72:	607b      	str	r3, [r7, #4]
      break;
 8002a74:	e00a      	b.n	8002a8c <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002a76:	4b09      	ldr	r3, [pc, #36]	; (8002a9c <RCC_GetSystemClockFreq+0x48>)
 8002a78:	607b      	str	r3, [r7, #4]
      break;
 8002a7a:	e007      	b.n	8002a8c <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8002a7c:	2008      	movs	r0, #8
 8002a7e:	f000 f84d 	bl	8002b1c <RCC_PLL_GetFreqDomain_SYS>
 8002a82:	6078      	str	r0, [r7, #4]
      break;
 8002a84:	e002      	b.n	8002a8c <RCC_GetSystemClockFreq+0x38>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8002a86:	4b04      	ldr	r3, [pc, #16]	; (8002a98 <RCC_GetSystemClockFreq+0x44>)
 8002a88:	607b      	str	r3, [r7, #4]
      break;
 8002a8a:	bf00      	nop
  }

  return frequency;
 8002a8c:	687b      	ldr	r3, [r7, #4]
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3708      	adds	r7, #8
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	00f42400 	.word	0x00f42400
 8002a9c:	007a1200 	.word	0x007a1200

08002aa0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002aa8:	f7ff ff4c 	bl	8002944 <LL_RCC_GetAHBPrescaler>
 8002aac:	4603      	mov	r3, r0
 8002aae:	091b      	lsrs	r3, r3, #4
 8002ab0:	f003 030f 	and.w	r3, r3, #15
 8002ab4:	4a04      	ldr	r2, [pc, #16]	; (8002ac8 <RCC_GetHCLKClockFreq+0x28>)
 8002ab6:	5cd3      	ldrb	r3, [r2, r3]
 8002ab8:	461a      	mov	r2, r3
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	40d3      	lsrs	r3, r2
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3708      	adds	r7, #8
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	08005dd0 	.word	0x08005dd0

08002acc <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002ad4:	f7ff ff44 	bl	8002960 <LL_RCC_GetAPB1Prescaler>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	0a9b      	lsrs	r3, r3, #10
 8002adc:	4a04      	ldr	r2, [pc, #16]	; (8002af0 <RCC_GetPCLK1ClockFreq+0x24>)
 8002ade:	5cd3      	ldrb	r3, [r2, r3]
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	40d3      	lsrs	r3, r2
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3708      	adds	r7, #8
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	08005de0 	.word	0x08005de0

08002af4 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002afc:	f7ff ff3e 	bl	800297c <LL_RCC_GetAPB2Prescaler>
 8002b00:	4603      	mov	r3, r0
 8002b02:	0b5b      	lsrs	r3, r3, #13
 8002b04:	4a04      	ldr	r2, [pc, #16]	; (8002b18 <RCC_GetPCLK2ClockFreq+0x24>)
 8002b06:	5cd3      	ldrb	r3, [r2, r3]
 8002b08:	461a      	mov	r2, r3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	40d3      	lsrs	r3, r2
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	08005de0 	.word	0x08005de0

08002b1c <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8002b1c:	b590      	push	{r4, r7, lr}
 8002b1e:	b087      	sub	sp, #28
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8002b24:	2300      	movs	r3, #0
 8002b26:	617b      	str	r3, [r7, #20]
 8002b28:	2300      	movs	r3, #0
 8002b2a:	60fb      	str	r3, [r7, #12]
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002b30:	f7ff ff32 	bl	8002998 <LL_RCC_PLL_GetMainSource>
 8002b34:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d003      	beq.n	8002b44 <RCC_PLL_GetFreqDomain_SYS+0x28>
 8002b3c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b40:	d003      	beq.n	8002b4a <RCC_PLL_GetFreqDomain_SYS+0x2e>
 8002b42:	e005      	b.n	8002b50 <RCC_PLL_GetFreqDomain_SYS+0x34>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002b44:	4b12      	ldr	r3, [pc, #72]	; (8002b90 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002b46:	617b      	str	r3, [r7, #20]
      break;
 8002b48:	e005      	b.n	8002b56 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8002b4a:	4b12      	ldr	r3, [pc, #72]	; (8002b94 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8002b4c:	617b      	str	r3, [r7, #20]
      break;
 8002b4e:	e002      	b.n	8002b56 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    default:
      pllinputfreq = HSI_VALUE;
 8002b50:	4b0f      	ldr	r3, [pc, #60]	; (8002b90 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002b52:	617b      	str	r3, [r7, #20]
      break;
 8002b54:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2b08      	cmp	r3, #8
 8002b5a:	d113      	bne.n	8002b84 <RCC_PLL_GetFreqDomain_SYS+0x68>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002b5c:	f7ff ff46 	bl	80029ec <LL_RCC_PLL_GetDivider>
 8002b60:	4602      	mov	r2, r0
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	fbb3 f4f2 	udiv	r4, r3, r2
 8002b68:	f7ff ff24 	bl	80029b4 <LL_RCC_PLL_GetN>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	fb03 f404 	mul.w	r4, r3, r4
 8002b72:	f7ff ff2d 	bl	80029d0 <LL_RCC_PLL_GetP>
 8002b76:	4603      	mov	r3, r0
 8002b78:	0c1b      	lsrs	r3, r3, #16
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	fbb4 f3f3 	udiv	r3, r4, r3
 8002b82:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8002b84:	693b      	ldr	r3, [r7, #16]
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	371c      	adds	r7, #28
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd90      	pop	{r4, r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	00f42400 	.word	0x00f42400
 8002b94:	007a1200 	.word	0x007a1200

08002b98 <LL_TIM_SetPrescaler>:
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	683a      	ldr	r2, [r7, #0]
 8002ba6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002ba8:	bf00      	nop
 8002baa:	370c      	adds	r7, #12
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr

08002bb4 <LL_TIM_SetAutoReload>:
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	683a      	ldr	r2, [r7, #0]
 8002bc2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002bc4:	bf00      	nop
 8002bc6:	370c      	adds	r7, #12
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr

08002bd0 <LL_TIM_SetRepetitionCounter>:
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	683a      	ldr	r2, [r7, #0]
 8002bde:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002be0:	bf00      	nop
 8002be2:	370c      	adds	r7, #12
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr

08002bec <LL_TIM_OC_SetCompareCH1>:
{
 8002bec:	b480      	push	{r7}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	683a      	ldr	r2, [r7, #0]
 8002bfa:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002bfc:	bf00      	nop
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <LL_TIM_OC_SetCompareCH2>:
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	683a      	ldr	r2, [r7, #0]
 8002c16:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002c18:	bf00      	nop
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <LL_TIM_OC_SetCompareCH3>:
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	683a      	ldr	r2, [r7, #0]
 8002c32:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002c34:	bf00      	nop
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <LL_TIM_OC_SetCompareCH4>:
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	683a      	ldr	r2, [r7, #0]
 8002c4e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002c50:	bf00      	nop
 8002c52:	370c      	adds	r7, #12
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr

08002c5c <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	695b      	ldr	r3, [r3, #20]
 8002c68:	f043 0201 	orr.w	r2, r3, #1
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	615a      	str	r2, [r3, #20]
}
 8002c70:	bf00      	nop
 8002c72:	370c      	adds	r7, #12
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr

08002c7c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	4a3d      	ldr	r2, [pc, #244]	; (8002d84 <LL_TIM_Init+0x108>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d013      	beq.n	8002cbc <LL_TIM_Init+0x40>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c9a:	d00f      	beq.n	8002cbc <LL_TIM_Init+0x40>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	4a3a      	ldr	r2, [pc, #232]	; (8002d88 <LL_TIM_Init+0x10c>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d00b      	beq.n	8002cbc <LL_TIM_Init+0x40>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	4a39      	ldr	r2, [pc, #228]	; (8002d8c <LL_TIM_Init+0x110>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d007      	beq.n	8002cbc <LL_TIM_Init+0x40>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	4a38      	ldr	r2, [pc, #224]	; (8002d90 <LL_TIM_Init+0x114>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d003      	beq.n	8002cbc <LL_TIM_Init+0x40>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	4a37      	ldr	r2, [pc, #220]	; (8002d94 <LL_TIM_Init+0x118>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d106      	bne.n	8002cca <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4a2d      	ldr	r2, [pc, #180]	; (8002d84 <LL_TIM_Init+0x108>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d02b      	beq.n	8002d2a <LL_TIM_Init+0xae>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cd8:	d027      	beq.n	8002d2a <LL_TIM_Init+0xae>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a2a      	ldr	r2, [pc, #168]	; (8002d88 <LL_TIM_Init+0x10c>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d023      	beq.n	8002d2a <LL_TIM_Init+0xae>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a29      	ldr	r2, [pc, #164]	; (8002d8c <LL_TIM_Init+0x110>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d01f      	beq.n	8002d2a <LL_TIM_Init+0xae>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4a28      	ldr	r2, [pc, #160]	; (8002d90 <LL_TIM_Init+0x114>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d01b      	beq.n	8002d2a <LL_TIM_Init+0xae>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a27      	ldr	r2, [pc, #156]	; (8002d94 <LL_TIM_Init+0x118>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d017      	beq.n	8002d2a <LL_TIM_Init+0xae>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a26      	ldr	r2, [pc, #152]	; (8002d98 <LL_TIM_Init+0x11c>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d013      	beq.n	8002d2a <LL_TIM_Init+0xae>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a25      	ldr	r2, [pc, #148]	; (8002d9c <LL_TIM_Init+0x120>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d00f      	beq.n	8002d2a <LL_TIM_Init+0xae>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a24      	ldr	r2, [pc, #144]	; (8002da0 <LL_TIM_Init+0x124>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d00b      	beq.n	8002d2a <LL_TIM_Init+0xae>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a23      	ldr	r2, [pc, #140]	; (8002da4 <LL_TIM_Init+0x128>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d007      	beq.n	8002d2a <LL_TIM_Init+0xae>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4a22      	ldr	r2, [pc, #136]	; (8002da8 <LL_TIM_Init+0x12c>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d003      	beq.n	8002d2a <LL_TIM_Init+0xae>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a21      	ldr	r2, [pc, #132]	; (8002dac <LL_TIM_Init+0x130>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d106      	bne.n	8002d38 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	68fa      	ldr	r2, [r7, #12]
 8002d3c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	4619      	mov	r1, r3
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f7ff ff35 	bl	8002bb4 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	881b      	ldrh	r3, [r3, #0]
 8002d4e:	4619      	mov	r1, r3
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f7ff ff21 	bl	8002b98 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4a0a      	ldr	r2, [pc, #40]	; (8002d84 <LL_TIM_Init+0x108>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d003      	beq.n	8002d66 <LL_TIM_Init+0xea>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4a0c      	ldr	r2, [pc, #48]	; (8002d94 <LL_TIM_Init+0x118>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d105      	bne.n	8002d72 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	7c1b      	ldrb	r3, [r3, #16]
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f7ff ff2f 	bl	8002bd0 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f7ff ff72 	bl	8002c5c <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8002d78:	2300      	movs	r3, #0
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3710      	adds	r7, #16
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	40010000 	.word	0x40010000
 8002d88:	40000400 	.word	0x40000400
 8002d8c:	40000800 	.word	0x40000800
 8002d90:	40000c00 	.word	0x40000c00
 8002d94:	40010400 	.word	0x40010400
 8002d98:	40014000 	.word	0x40014000
 8002d9c:	40014400 	.word	0x40014400
 8002da0:	40014800 	.word	0x40014800
 8002da4:	40001800 	.word	0x40001800
 8002da8:	40001c00 	.word	0x40001c00
 8002dac:	40002000 	.word	0x40002000

08002db0 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b086      	sub	sp, #24
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	2b10      	cmp	r3, #16
 8002dc4:	d012      	beq.n	8002dec <LL_TIM_OC_Init+0x3c>
 8002dc6:	2b10      	cmp	r3, #16
 8002dc8:	d802      	bhi.n	8002dd0 <LL_TIM_OC_Init+0x20>
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d007      	beq.n	8002dde <LL_TIM_OC_Init+0x2e>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8002dce:	e022      	b.n	8002e16 <LL_TIM_OC_Init+0x66>
  switch (Channel)
 8002dd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dd4:	d011      	beq.n	8002dfa <LL_TIM_OC_Init+0x4a>
 8002dd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dda:	d015      	beq.n	8002e08 <LL_TIM_OC_Init+0x58>
      break;
 8002ddc:	e01b      	b.n	8002e16 <LL_TIM_OC_Init+0x66>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8002dde:	6879      	ldr	r1, [r7, #4]
 8002de0:	68f8      	ldr	r0, [r7, #12]
 8002de2:	f000 f81d 	bl	8002e20 <OC1Config>
 8002de6:	4603      	mov	r3, r0
 8002de8:	75fb      	strb	r3, [r7, #23]
      break;
 8002dea:	e014      	b.n	8002e16 <LL_TIM_OC_Init+0x66>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8002dec:	6879      	ldr	r1, [r7, #4]
 8002dee:	68f8      	ldr	r0, [r7, #12]
 8002df0:	f000 f882 	bl	8002ef8 <OC2Config>
 8002df4:	4603      	mov	r3, r0
 8002df6:	75fb      	strb	r3, [r7, #23]
      break;
 8002df8:	e00d      	b.n	8002e16 <LL_TIM_OC_Init+0x66>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8002dfa:	6879      	ldr	r1, [r7, #4]
 8002dfc:	68f8      	ldr	r0, [r7, #12]
 8002dfe:	f000 f8eb 	bl	8002fd8 <OC3Config>
 8002e02:	4603      	mov	r3, r0
 8002e04:	75fb      	strb	r3, [r7, #23]
      break;
 8002e06:	e006      	b.n	8002e16 <LL_TIM_OC_Init+0x66>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8002e08:	6879      	ldr	r1, [r7, #4]
 8002e0a:	68f8      	ldr	r0, [r7, #12]
 8002e0c:	f000 f954 	bl	80030b8 <OC4Config>
 8002e10:	4603      	mov	r3, r0
 8002e12:	75fb      	strb	r3, [r7, #23]
      break;
 8002e14:	bf00      	nop
  }

  return result;
 8002e16:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3718      	adds	r7, #24
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b086      	sub	sp, #24
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a1b      	ldr	r3, [r3, #32]
 8002e2e:	f023 0201 	bic.w	r2, r3, #1
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a1b      	ldr	r3, [r3, #32]
 8002e3a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	699b      	ldr	r3, [r3, #24]
 8002e46:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f023 0303 	bic.w	r3, r3, #3
 8002e4e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	f023 0202 	bic.w	r2, r3, #2
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	691b      	ldr	r3, [r3, #16]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	f023 0201 	bic.w	r2, r3, #1
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	4313      	orrs	r3, r2
 8002e78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4a1c      	ldr	r2, [pc, #112]	; (8002ef0 <OC1Config+0xd0>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d003      	beq.n	8002e8a <OC1Config+0x6a>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	4a1b      	ldr	r2, [pc, #108]	; (8002ef4 <OC1Config+0xd4>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d11e      	bne.n	8002ec8 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	f023 0208 	bic.w	r2, r3, #8
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	695b      	ldr	r3, [r3, #20]
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	4313      	orrs	r3, r2
 8002e98:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	f023 0204 	bic.w	r2, r3, #4
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	699b      	ldr	r3, [r3, #24]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	69db      	ldr	r3, [r3, #28]
 8002ec2:	005b      	lsls	r3, r3, #1
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	693a      	ldr	r2, [r7, #16]
 8002ecc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	68fa      	ldr	r2, [r7, #12]
 8002ed2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	4619      	mov	r1, r3
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f7ff fe86 	bl	8002bec <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	697a      	ldr	r2, [r7, #20]
 8002ee4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002ee6:	2300      	movs	r3, #0
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3718      	adds	r7, #24
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	40010000 	.word	0x40010000
 8002ef4:	40010400 	.word	0x40010400

08002ef8 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b086      	sub	sp, #24
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a1b      	ldr	r3, [r3, #32]
 8002f06:	f023 0210 	bic.w	r2, r3, #16
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a1b      	ldr	r3, [r3, #32]
 8002f12:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	699b      	ldr	r3, [r3, #24]
 8002f1e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	021b      	lsls	r3, r3, #8
 8002f34:	4313      	orrs	r3, r2
 8002f36:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	f023 0220 	bic.w	r2, r3, #32
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	691b      	ldr	r3, [r3, #16]
 8002f42:	011b      	lsls	r3, r3, #4
 8002f44:	4313      	orrs	r3, r2
 8002f46:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	f023 0210 	bic.w	r2, r3, #16
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	011b      	lsls	r3, r3, #4
 8002f54:	4313      	orrs	r3, r2
 8002f56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	4a1d      	ldr	r2, [pc, #116]	; (8002fd0 <OC2Config+0xd8>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d003      	beq.n	8002f68 <OC2Config+0x70>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	4a1c      	ldr	r2, [pc, #112]	; (8002fd4 <OC2Config+0xdc>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d11f      	bne.n	8002fa8 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	695b      	ldr	r3, [r3, #20]
 8002f72:	019b      	lsls	r3, r3, #6
 8002f74:	4313      	orrs	r3, r2
 8002f76:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	019b      	lsls	r3, r3, #6
 8002f84:	4313      	orrs	r3, r2
 8002f86:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	699b      	ldr	r3, [r3, #24]
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	4313      	orrs	r3, r2
 8002f96:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	69db      	ldr	r3, [r3, #28]
 8002fa2:	00db      	lsls	r3, r3, #3
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	693a      	ldr	r2, [r7, #16]
 8002fac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	68fa      	ldr	r2, [r7, #12]
 8002fb2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	4619      	mov	r1, r3
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f7ff fe24 	bl	8002c08 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	697a      	ldr	r2, [r7, #20]
 8002fc4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002fc6:	2300      	movs	r3, #0
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	3718      	adds	r7, #24
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	40010000 	.word	0x40010000
 8002fd4:	40010400 	.word	0x40010400

08002fd8 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b086      	sub	sp, #24
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a1b      	ldr	r3, [r3, #32]
 8002fe6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6a1b      	ldr	r3, [r3, #32]
 8002ff2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	69db      	ldr	r3, [r3, #28]
 8002ffe:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	f023 0303 	bic.w	r3, r3, #3
 8003006:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4313      	orrs	r3, r2
 8003014:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	691b      	ldr	r3, [r3, #16]
 8003020:	021b      	lsls	r3, r3, #8
 8003022:	4313      	orrs	r3, r2
 8003024:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	021b      	lsls	r3, r3, #8
 8003032:	4313      	orrs	r3, r2
 8003034:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a1d      	ldr	r2, [pc, #116]	; (80030b0 <OC3Config+0xd8>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d003      	beq.n	8003046 <OC3Config+0x6e>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a1c      	ldr	r2, [pc, #112]	; (80030b4 <OC3Config+0xdc>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d11f      	bne.n	8003086 <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	695b      	ldr	r3, [r3, #20]
 8003050:	029b      	lsls	r3, r3, #10
 8003052:	4313      	orrs	r3, r2
 8003054:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	029b      	lsls	r3, r3, #10
 8003062:	4313      	orrs	r3, r2
 8003064:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	699b      	ldr	r3, [r3, #24]
 8003070:	011b      	lsls	r3, r3, #4
 8003072:	4313      	orrs	r3, r2
 8003074:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	69db      	ldr	r3, [r3, #28]
 8003080:	015b      	lsls	r3, r3, #5
 8003082:	4313      	orrs	r3, r2
 8003084:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	693a      	ldr	r2, [r7, #16]
 800308a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	68fa      	ldr	r2, [r7, #12]
 8003090:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	4619      	mov	r1, r3
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f7ff fdc3 	bl	8002c24 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	697a      	ldr	r2, [r7, #20]
 80030a2:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80030a4:	2300      	movs	r3, #0
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3718      	adds	r7, #24
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	40010000 	.word	0x40010000
 80030b4:	40010400 	.word	0x40010400

080030b8 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6a1b      	ldr	r3, [r3, #32]
 80030c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a1b      	ldr	r3, [r3, #32]
 80030d2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	69db      	ldr	r3, [r3, #28]
 80030de:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	021b      	lsls	r3, r3, #8
 80030f4:	4313      	orrs	r3, r2
 80030f6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	691b      	ldr	r3, [r3, #16]
 8003102:	031b      	lsls	r3, r3, #12
 8003104:	4313      	orrs	r3, r2
 8003106:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	031b      	lsls	r3, r3, #12
 8003114:	4313      	orrs	r3, r2
 8003116:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	4a11      	ldr	r2, [pc, #68]	; (8003160 <OC4Config+0xa8>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d003      	beq.n	8003128 <OC4Config+0x70>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	4a10      	ldr	r2, [pc, #64]	; (8003164 <OC4Config+0xac>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d107      	bne.n	8003138 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	699b      	ldr	r3, [r3, #24]
 8003132:	019b      	lsls	r3, r3, #6
 8003134:	4313      	orrs	r3, r2
 8003136:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	697a      	ldr	r2, [r7, #20]
 800313c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	68fa      	ldr	r2, [r7, #12]
 8003142:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	4619      	mov	r1, r3
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f7ff fd78 	bl	8002c40 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	693a      	ldr	r2, [r7, #16]
 8003154:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003156:	2300      	movs	r3, #0
}
 8003158:	4618      	mov	r0, r3
 800315a:	3718      	adds	r7, #24
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}
 8003160:	40010000 	.word	0x40010000
 8003164:	40010400 	.word	0x40010400

08003168 <LL_USART_IsEnabled>:
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003178:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800317c:	bf0c      	ite	eq
 800317e:	2301      	moveq	r3, #1
 8003180:	2300      	movne	r3, #0
 8003182:	b2db      	uxtb	r3, r3
}
 8003184:	4618      	mov	r0, r3
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr

08003190 <LL_USART_SetStopBitsLength>:
{
 8003190:	b480      	push	{r7}
 8003192:	b083      	sub	sp, #12
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	691b      	ldr	r3, [r3, #16]
 800319e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	431a      	orrs	r2, r3
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	611a      	str	r2, [r3, #16]
}
 80031aa:	bf00      	nop
 80031ac:	370c      	adds	r7, #12
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr

080031b6 <LL_USART_SetHWFlowCtrl>:
{
 80031b6:	b480      	push	{r7}
 80031b8:	b083      	sub	sp, #12
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]
 80031be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	695b      	ldr	r3, [r3, #20]
 80031c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	431a      	orrs	r2, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	615a      	str	r2, [r3, #20]
}
 80031d0:	bf00      	nop
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr

080031dc <LL_USART_SetBaudRate>:
{
 80031dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031e0:	b085      	sub	sp, #20
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	60f8      	str	r0, [r7, #12]
 80031e6:	60b9      	str	r1, [r7, #8]
 80031e8:	607a      	str	r2, [r7, #4]
 80031ea:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031f2:	f040 80c1 	bne.w	8003378 <LL_USART_SetBaudRate+0x19c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	461d      	mov	r5, r3
 80031fa:	f04f 0600 	mov.w	r6, #0
 80031fe:	46a8      	mov	r8, r5
 8003200:	46b1      	mov	r9, r6
 8003202:	eb18 0308 	adds.w	r3, r8, r8
 8003206:	eb49 0409 	adc.w	r4, r9, r9
 800320a:	4698      	mov	r8, r3
 800320c:	46a1      	mov	r9, r4
 800320e:	eb18 0805 	adds.w	r8, r8, r5
 8003212:	eb49 0906 	adc.w	r9, r9, r6
 8003216:	f04f 0100 	mov.w	r1, #0
 800321a:	f04f 0200 	mov.w	r2, #0
 800321e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003222:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003226:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800322a:	4688      	mov	r8, r1
 800322c:	4691      	mov	r9, r2
 800322e:	eb18 0005 	adds.w	r0, r8, r5
 8003232:	eb49 0106 	adc.w	r1, r9, r6
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	461d      	mov	r5, r3
 800323a:	f04f 0600 	mov.w	r6, #0
 800323e:	196b      	adds	r3, r5, r5
 8003240:	eb46 0406 	adc.w	r4, r6, r6
 8003244:	461a      	mov	r2, r3
 8003246:	4623      	mov	r3, r4
 8003248:	f7fd fcfe 	bl	8000c48 <__aeabi_uldivmod>
 800324c:	4603      	mov	r3, r0
 800324e:	460c      	mov	r4, r1
 8003250:	461a      	mov	r2, r3
 8003252:	4bb5      	ldr	r3, [pc, #724]	; (8003528 <LL_USART_SetBaudRate+0x34c>)
 8003254:	fba3 2302 	umull	r2, r3, r3, r2
 8003258:	095b      	lsrs	r3, r3, #5
 800325a:	b29b      	uxth	r3, r3
 800325c:	011b      	lsls	r3, r3, #4
 800325e:	fa1f f883 	uxth.w	r8, r3
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	461d      	mov	r5, r3
 8003266:	f04f 0600 	mov.w	r6, #0
 800326a:	46a9      	mov	r9, r5
 800326c:	46b2      	mov	sl, r6
 800326e:	eb19 0309 	adds.w	r3, r9, r9
 8003272:	eb4a 040a 	adc.w	r4, sl, sl
 8003276:	4699      	mov	r9, r3
 8003278:	46a2      	mov	sl, r4
 800327a:	eb19 0905 	adds.w	r9, r9, r5
 800327e:	eb4a 0a06 	adc.w	sl, sl, r6
 8003282:	f04f 0100 	mov.w	r1, #0
 8003286:	f04f 0200 	mov.w	r2, #0
 800328a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800328e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003292:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003296:	4689      	mov	r9, r1
 8003298:	4692      	mov	sl, r2
 800329a:	eb19 0005 	adds.w	r0, r9, r5
 800329e:	eb4a 0106 	adc.w	r1, sl, r6
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	461d      	mov	r5, r3
 80032a6:	f04f 0600 	mov.w	r6, #0
 80032aa:	196b      	adds	r3, r5, r5
 80032ac:	eb46 0406 	adc.w	r4, r6, r6
 80032b0:	461a      	mov	r2, r3
 80032b2:	4623      	mov	r3, r4
 80032b4:	f7fd fcc8 	bl	8000c48 <__aeabi_uldivmod>
 80032b8:	4603      	mov	r3, r0
 80032ba:	460c      	mov	r4, r1
 80032bc:	461a      	mov	r2, r3
 80032be:	4b9a      	ldr	r3, [pc, #616]	; (8003528 <LL_USART_SetBaudRate+0x34c>)
 80032c0:	fba3 1302 	umull	r1, r3, r3, r2
 80032c4:	095b      	lsrs	r3, r3, #5
 80032c6:	2164      	movs	r1, #100	; 0x64
 80032c8:	fb01 f303 	mul.w	r3, r1, r3
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	00db      	lsls	r3, r3, #3
 80032d0:	3332      	adds	r3, #50	; 0x32
 80032d2:	4a95      	ldr	r2, [pc, #596]	; (8003528 <LL_USART_SetBaudRate+0x34c>)
 80032d4:	fba2 2303 	umull	r2, r3, r2, r3
 80032d8:	095b      	lsrs	r3, r3, #5
 80032da:	b29b      	uxth	r3, r3
 80032dc:	005b      	lsls	r3, r3, #1
 80032de:	b29b      	uxth	r3, r3
 80032e0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	4443      	add	r3, r8
 80032e8:	fa1f f883 	uxth.w	r8, r3
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	461d      	mov	r5, r3
 80032f0:	f04f 0600 	mov.w	r6, #0
 80032f4:	46a9      	mov	r9, r5
 80032f6:	46b2      	mov	sl, r6
 80032f8:	eb19 0309 	adds.w	r3, r9, r9
 80032fc:	eb4a 040a 	adc.w	r4, sl, sl
 8003300:	4699      	mov	r9, r3
 8003302:	46a2      	mov	sl, r4
 8003304:	eb19 0905 	adds.w	r9, r9, r5
 8003308:	eb4a 0a06 	adc.w	sl, sl, r6
 800330c:	f04f 0100 	mov.w	r1, #0
 8003310:	f04f 0200 	mov.w	r2, #0
 8003314:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003318:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800331c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003320:	4689      	mov	r9, r1
 8003322:	4692      	mov	sl, r2
 8003324:	eb19 0005 	adds.w	r0, r9, r5
 8003328:	eb4a 0106 	adc.w	r1, sl, r6
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	461d      	mov	r5, r3
 8003330:	f04f 0600 	mov.w	r6, #0
 8003334:	196b      	adds	r3, r5, r5
 8003336:	eb46 0406 	adc.w	r4, r6, r6
 800333a:	461a      	mov	r2, r3
 800333c:	4623      	mov	r3, r4
 800333e:	f7fd fc83 	bl	8000c48 <__aeabi_uldivmod>
 8003342:	4603      	mov	r3, r0
 8003344:	460c      	mov	r4, r1
 8003346:	461a      	mov	r2, r3
 8003348:	4b77      	ldr	r3, [pc, #476]	; (8003528 <LL_USART_SetBaudRate+0x34c>)
 800334a:	fba3 1302 	umull	r1, r3, r3, r2
 800334e:	095b      	lsrs	r3, r3, #5
 8003350:	2164      	movs	r1, #100	; 0x64
 8003352:	fb01 f303 	mul.w	r3, r1, r3
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	00db      	lsls	r3, r3, #3
 800335a:	3332      	adds	r3, #50	; 0x32
 800335c:	4a72      	ldr	r2, [pc, #456]	; (8003528 <LL_USART_SetBaudRate+0x34c>)
 800335e:	fba2 2303 	umull	r2, r3, r2, r3
 8003362:	095b      	lsrs	r3, r3, #5
 8003364:	b29b      	uxth	r3, r3
 8003366:	f003 0307 	and.w	r3, r3, #7
 800336a:	b29b      	uxth	r3, r3
 800336c:	4443      	add	r3, r8
 800336e:	b29b      	uxth	r3, r3
 8003370:	461a      	mov	r2, r3
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	609a      	str	r2, [r3, #8]
}
 8003376:	e0d2      	b.n	800351e <LL_USART_SetBaudRate+0x342>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	469a      	mov	sl, r3
 800337c:	f04f 0b00 	mov.w	fp, #0
 8003380:	46d0      	mov	r8, sl
 8003382:	46d9      	mov	r9, fp
 8003384:	eb18 0308 	adds.w	r3, r8, r8
 8003388:	eb49 0409 	adc.w	r4, r9, r9
 800338c:	4698      	mov	r8, r3
 800338e:	46a1      	mov	r9, r4
 8003390:	eb18 080a 	adds.w	r8, r8, sl
 8003394:	eb49 090b 	adc.w	r9, r9, fp
 8003398:	f04f 0100 	mov.w	r1, #0
 800339c:	f04f 0200 	mov.w	r2, #0
 80033a0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80033a4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80033a8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80033ac:	4688      	mov	r8, r1
 80033ae:	4691      	mov	r9, r2
 80033b0:	eb1a 0508 	adds.w	r5, sl, r8
 80033b4:	eb4b 0609 	adc.w	r6, fp, r9
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	4619      	mov	r1, r3
 80033bc:	f04f 0200 	mov.w	r2, #0
 80033c0:	f04f 0300 	mov.w	r3, #0
 80033c4:	f04f 0400 	mov.w	r4, #0
 80033c8:	0094      	lsls	r4, r2, #2
 80033ca:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80033ce:	008b      	lsls	r3, r1, #2
 80033d0:	461a      	mov	r2, r3
 80033d2:	4623      	mov	r3, r4
 80033d4:	4628      	mov	r0, r5
 80033d6:	4631      	mov	r1, r6
 80033d8:	f7fd fc36 	bl	8000c48 <__aeabi_uldivmod>
 80033dc:	4603      	mov	r3, r0
 80033de:	460c      	mov	r4, r1
 80033e0:	461a      	mov	r2, r3
 80033e2:	4b51      	ldr	r3, [pc, #324]	; (8003528 <LL_USART_SetBaudRate+0x34c>)
 80033e4:	fba3 2302 	umull	r2, r3, r3, r2
 80033e8:	095b      	lsrs	r3, r3, #5
 80033ea:	b29b      	uxth	r3, r3
 80033ec:	011b      	lsls	r3, r3, #4
 80033ee:	fa1f f883 	uxth.w	r8, r3
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	469b      	mov	fp, r3
 80033f6:	f04f 0c00 	mov.w	ip, #0
 80033fa:	46d9      	mov	r9, fp
 80033fc:	46e2      	mov	sl, ip
 80033fe:	eb19 0309 	adds.w	r3, r9, r9
 8003402:	eb4a 040a 	adc.w	r4, sl, sl
 8003406:	4699      	mov	r9, r3
 8003408:	46a2      	mov	sl, r4
 800340a:	eb19 090b 	adds.w	r9, r9, fp
 800340e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003412:	f04f 0100 	mov.w	r1, #0
 8003416:	f04f 0200 	mov.w	r2, #0
 800341a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800341e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003422:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003426:	4689      	mov	r9, r1
 8003428:	4692      	mov	sl, r2
 800342a:	eb1b 0509 	adds.w	r5, fp, r9
 800342e:	eb4c 060a 	adc.w	r6, ip, sl
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	4619      	mov	r1, r3
 8003436:	f04f 0200 	mov.w	r2, #0
 800343a:	f04f 0300 	mov.w	r3, #0
 800343e:	f04f 0400 	mov.w	r4, #0
 8003442:	0094      	lsls	r4, r2, #2
 8003444:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003448:	008b      	lsls	r3, r1, #2
 800344a:	461a      	mov	r2, r3
 800344c:	4623      	mov	r3, r4
 800344e:	4628      	mov	r0, r5
 8003450:	4631      	mov	r1, r6
 8003452:	f7fd fbf9 	bl	8000c48 <__aeabi_uldivmod>
 8003456:	4603      	mov	r3, r0
 8003458:	460c      	mov	r4, r1
 800345a:	461a      	mov	r2, r3
 800345c:	4b32      	ldr	r3, [pc, #200]	; (8003528 <LL_USART_SetBaudRate+0x34c>)
 800345e:	fba3 1302 	umull	r1, r3, r3, r2
 8003462:	095b      	lsrs	r3, r3, #5
 8003464:	2164      	movs	r1, #100	; 0x64
 8003466:	fb01 f303 	mul.w	r3, r1, r3
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	011b      	lsls	r3, r3, #4
 800346e:	3332      	adds	r3, #50	; 0x32
 8003470:	4a2d      	ldr	r2, [pc, #180]	; (8003528 <LL_USART_SetBaudRate+0x34c>)
 8003472:	fba2 2303 	umull	r2, r3, r2, r3
 8003476:	095b      	lsrs	r3, r3, #5
 8003478:	b29b      	uxth	r3, r3
 800347a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800347e:	b29b      	uxth	r3, r3
 8003480:	4443      	add	r3, r8
 8003482:	fa1f f883 	uxth.w	r8, r3
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	469b      	mov	fp, r3
 800348a:	f04f 0c00 	mov.w	ip, #0
 800348e:	46d9      	mov	r9, fp
 8003490:	46e2      	mov	sl, ip
 8003492:	eb19 0309 	adds.w	r3, r9, r9
 8003496:	eb4a 040a 	adc.w	r4, sl, sl
 800349a:	4699      	mov	r9, r3
 800349c:	46a2      	mov	sl, r4
 800349e:	eb19 090b 	adds.w	r9, r9, fp
 80034a2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80034a6:	f04f 0100 	mov.w	r1, #0
 80034aa:	f04f 0200 	mov.w	r2, #0
 80034ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80034b2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80034b6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80034ba:	4689      	mov	r9, r1
 80034bc:	4692      	mov	sl, r2
 80034be:	eb1b 0509 	adds.w	r5, fp, r9
 80034c2:	eb4c 060a 	adc.w	r6, ip, sl
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	4619      	mov	r1, r3
 80034ca:	f04f 0200 	mov.w	r2, #0
 80034ce:	f04f 0300 	mov.w	r3, #0
 80034d2:	f04f 0400 	mov.w	r4, #0
 80034d6:	0094      	lsls	r4, r2, #2
 80034d8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80034dc:	008b      	lsls	r3, r1, #2
 80034de:	461a      	mov	r2, r3
 80034e0:	4623      	mov	r3, r4
 80034e2:	4628      	mov	r0, r5
 80034e4:	4631      	mov	r1, r6
 80034e6:	f7fd fbaf 	bl	8000c48 <__aeabi_uldivmod>
 80034ea:	4603      	mov	r3, r0
 80034ec:	460c      	mov	r4, r1
 80034ee:	461a      	mov	r2, r3
 80034f0:	4b0d      	ldr	r3, [pc, #52]	; (8003528 <LL_USART_SetBaudRate+0x34c>)
 80034f2:	fba3 1302 	umull	r1, r3, r3, r2
 80034f6:	095b      	lsrs	r3, r3, #5
 80034f8:	2164      	movs	r1, #100	; 0x64
 80034fa:	fb01 f303 	mul.w	r3, r1, r3
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	011b      	lsls	r3, r3, #4
 8003502:	3332      	adds	r3, #50	; 0x32
 8003504:	4a08      	ldr	r2, [pc, #32]	; (8003528 <LL_USART_SetBaudRate+0x34c>)
 8003506:	fba2 2303 	umull	r2, r3, r2, r3
 800350a:	095b      	lsrs	r3, r3, #5
 800350c:	b29b      	uxth	r3, r3
 800350e:	f003 030f 	and.w	r3, r3, #15
 8003512:	b29b      	uxth	r3, r3
 8003514:	4443      	add	r3, r8
 8003516:	b29b      	uxth	r3, r3
 8003518:	461a      	mov	r2, r3
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	609a      	str	r2, [r3, #8]
}
 800351e:	bf00      	nop
 8003520:	3714      	adds	r7, #20
 8003522:	46bd      	mov	sp, r7
 8003524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003528:	51eb851f 	.word	0x51eb851f

0800352c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b088      	sub	sp, #32
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
 8003534:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800353a:	2300      	movs	r3, #0
 800353c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f7ff fe12 	bl	8003168 <LL_USART_IsEnabled>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d15e      	bne.n	8003608 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003552:	f023 030c 	bic.w	r3, r3, #12
 8003556:	683a      	ldr	r2, [r7, #0]
 8003558:	6851      	ldr	r1, [r2, #4]
 800355a:	683a      	ldr	r2, [r7, #0]
 800355c:	68d2      	ldr	r2, [r2, #12]
 800355e:	4311      	orrs	r1, r2
 8003560:	683a      	ldr	r2, [r7, #0]
 8003562:	6912      	ldr	r2, [r2, #16]
 8003564:	4311      	orrs	r1, r2
 8003566:	683a      	ldr	r2, [r7, #0]
 8003568:	6992      	ldr	r2, [r2, #24]
 800356a:	430a      	orrs	r2, r1
 800356c:	431a      	orrs	r2, r3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	4619      	mov	r1, r3
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f7ff fe09 	bl	8003190 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	695b      	ldr	r3, [r3, #20]
 8003582:	4619      	mov	r1, r3
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	f7ff fe16 	bl	80031b6 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 800358a:	f107 0308 	add.w	r3, r7, #8
 800358e:	4618      	mov	r0, r3
 8003590:	f7ff fa3a 	bl	8002a08 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	4a1f      	ldr	r2, [pc, #124]	; (8003614 <LL_USART_Init+0xe8>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d102      	bne.n	80035a2 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	61bb      	str	r3, [r7, #24]
 80035a0:	e021      	b.n	80035e6 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4a1c      	ldr	r2, [pc, #112]	; (8003618 <LL_USART_Init+0xec>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d102      	bne.n	80035b0 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	61bb      	str	r3, [r7, #24]
 80035ae:	e01a      	b.n	80035e6 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	4a1a      	ldr	r2, [pc, #104]	; (800361c <LL_USART_Init+0xf0>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d102      	bne.n	80035be <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	61bb      	str	r3, [r7, #24]
 80035bc:	e013      	b.n	80035e6 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a17      	ldr	r2, [pc, #92]	; (8003620 <LL_USART_Init+0xf4>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d102      	bne.n	80035cc <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	61bb      	str	r3, [r7, #24]
 80035ca:	e00c      	b.n	80035e6 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	4a15      	ldr	r2, [pc, #84]	; (8003624 <LL_USART_Init+0xf8>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d102      	bne.n	80035da <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	61bb      	str	r3, [r7, #24]
 80035d8:	e005      	b.n	80035e6 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a12      	ldr	r2, [pc, #72]	; (8003628 <LL_USART_Init+0xfc>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d101      	bne.n	80035e6 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d00d      	beq.n	8003608 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d009      	beq.n	8003608 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 80035f4:	2300      	movs	r3, #0
 80035f6:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	699a      	ldr	r2, [r3, #24]
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	69b9      	ldr	r1, [r7, #24]
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f7ff fdea 	bl	80031dc <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003608:	7ffb      	ldrb	r3, [r7, #31]
}
 800360a:	4618      	mov	r0, r3
 800360c:	3720      	adds	r7, #32
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	40011000 	.word	0x40011000
 8003618:	40004400 	.word	0x40004400
 800361c:	40004800 	.word	0x40004800
 8003620:	40011400 	.word	0x40011400
 8003624:	40004c00 	.word	0x40004c00
 8003628:	40005000 	.word	0x40005000

0800362c <__errno>:
 800362c:	4b01      	ldr	r3, [pc, #4]	; (8003634 <__errno+0x8>)
 800362e:	6818      	ldr	r0, [r3, #0]
 8003630:	4770      	bx	lr
 8003632:	bf00      	nop
 8003634:	2000000c 	.word	0x2000000c

08003638 <__libc_init_array>:
 8003638:	b570      	push	{r4, r5, r6, lr}
 800363a:	4e0d      	ldr	r6, [pc, #52]	; (8003670 <__libc_init_array+0x38>)
 800363c:	4c0d      	ldr	r4, [pc, #52]	; (8003674 <__libc_init_array+0x3c>)
 800363e:	1ba4      	subs	r4, r4, r6
 8003640:	10a4      	asrs	r4, r4, #2
 8003642:	2500      	movs	r5, #0
 8003644:	42a5      	cmp	r5, r4
 8003646:	d109      	bne.n	800365c <__libc_init_array+0x24>
 8003648:	4e0b      	ldr	r6, [pc, #44]	; (8003678 <__libc_init_array+0x40>)
 800364a:	4c0c      	ldr	r4, [pc, #48]	; (800367c <__libc_init_array+0x44>)
 800364c:	f002 fbaa 	bl	8005da4 <_init>
 8003650:	1ba4      	subs	r4, r4, r6
 8003652:	10a4      	asrs	r4, r4, #2
 8003654:	2500      	movs	r5, #0
 8003656:	42a5      	cmp	r5, r4
 8003658:	d105      	bne.n	8003666 <__libc_init_array+0x2e>
 800365a:	bd70      	pop	{r4, r5, r6, pc}
 800365c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003660:	4798      	blx	r3
 8003662:	3501      	adds	r5, #1
 8003664:	e7ee      	b.n	8003644 <__libc_init_array+0xc>
 8003666:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800366a:	4798      	blx	r3
 800366c:	3501      	adds	r5, #1
 800366e:	e7f2      	b.n	8003656 <__libc_init_array+0x1e>
 8003670:	080060c0 	.word	0x080060c0
 8003674:	080060c0 	.word	0x080060c0
 8003678:	080060c0 	.word	0x080060c0
 800367c:	080060c4 	.word	0x080060c4

08003680 <memset>:
 8003680:	4402      	add	r2, r0
 8003682:	4603      	mov	r3, r0
 8003684:	4293      	cmp	r3, r2
 8003686:	d100      	bne.n	800368a <memset+0xa>
 8003688:	4770      	bx	lr
 800368a:	f803 1b01 	strb.w	r1, [r3], #1
 800368e:	e7f9      	b.n	8003684 <memset+0x4>

08003690 <__cvt>:
 8003690:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003694:	ec55 4b10 	vmov	r4, r5, d0
 8003698:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800369a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800369e:	2d00      	cmp	r5, #0
 80036a0:	460e      	mov	r6, r1
 80036a2:	4691      	mov	r9, r2
 80036a4:	4619      	mov	r1, r3
 80036a6:	bfb8      	it	lt
 80036a8:	4622      	movlt	r2, r4
 80036aa:	462b      	mov	r3, r5
 80036ac:	f027 0720 	bic.w	r7, r7, #32
 80036b0:	bfbb      	ittet	lt
 80036b2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80036b6:	461d      	movlt	r5, r3
 80036b8:	2300      	movge	r3, #0
 80036ba:	232d      	movlt	r3, #45	; 0x2d
 80036bc:	bfb8      	it	lt
 80036be:	4614      	movlt	r4, r2
 80036c0:	2f46      	cmp	r7, #70	; 0x46
 80036c2:	700b      	strb	r3, [r1, #0]
 80036c4:	d004      	beq.n	80036d0 <__cvt+0x40>
 80036c6:	2f45      	cmp	r7, #69	; 0x45
 80036c8:	d100      	bne.n	80036cc <__cvt+0x3c>
 80036ca:	3601      	adds	r6, #1
 80036cc:	2102      	movs	r1, #2
 80036ce:	e000      	b.n	80036d2 <__cvt+0x42>
 80036d0:	2103      	movs	r1, #3
 80036d2:	ab03      	add	r3, sp, #12
 80036d4:	9301      	str	r3, [sp, #4]
 80036d6:	ab02      	add	r3, sp, #8
 80036d8:	9300      	str	r3, [sp, #0]
 80036da:	4632      	mov	r2, r6
 80036dc:	4653      	mov	r3, sl
 80036de:	ec45 4b10 	vmov	d0, r4, r5
 80036e2:	f000 fdf9 	bl	80042d8 <_dtoa_r>
 80036e6:	2f47      	cmp	r7, #71	; 0x47
 80036e8:	4680      	mov	r8, r0
 80036ea:	d102      	bne.n	80036f2 <__cvt+0x62>
 80036ec:	f019 0f01 	tst.w	r9, #1
 80036f0:	d026      	beq.n	8003740 <__cvt+0xb0>
 80036f2:	2f46      	cmp	r7, #70	; 0x46
 80036f4:	eb08 0906 	add.w	r9, r8, r6
 80036f8:	d111      	bne.n	800371e <__cvt+0x8e>
 80036fa:	f898 3000 	ldrb.w	r3, [r8]
 80036fe:	2b30      	cmp	r3, #48	; 0x30
 8003700:	d10a      	bne.n	8003718 <__cvt+0x88>
 8003702:	2200      	movs	r2, #0
 8003704:	2300      	movs	r3, #0
 8003706:	4620      	mov	r0, r4
 8003708:	4629      	mov	r1, r5
 800370a:	f7fd f9dd 	bl	8000ac8 <__aeabi_dcmpeq>
 800370e:	b918      	cbnz	r0, 8003718 <__cvt+0x88>
 8003710:	f1c6 0601 	rsb	r6, r6, #1
 8003714:	f8ca 6000 	str.w	r6, [sl]
 8003718:	f8da 3000 	ldr.w	r3, [sl]
 800371c:	4499      	add	r9, r3
 800371e:	2200      	movs	r2, #0
 8003720:	2300      	movs	r3, #0
 8003722:	4620      	mov	r0, r4
 8003724:	4629      	mov	r1, r5
 8003726:	f7fd f9cf 	bl	8000ac8 <__aeabi_dcmpeq>
 800372a:	b938      	cbnz	r0, 800373c <__cvt+0xac>
 800372c:	2230      	movs	r2, #48	; 0x30
 800372e:	9b03      	ldr	r3, [sp, #12]
 8003730:	454b      	cmp	r3, r9
 8003732:	d205      	bcs.n	8003740 <__cvt+0xb0>
 8003734:	1c59      	adds	r1, r3, #1
 8003736:	9103      	str	r1, [sp, #12]
 8003738:	701a      	strb	r2, [r3, #0]
 800373a:	e7f8      	b.n	800372e <__cvt+0x9e>
 800373c:	f8cd 900c 	str.w	r9, [sp, #12]
 8003740:	9b03      	ldr	r3, [sp, #12]
 8003742:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003744:	eba3 0308 	sub.w	r3, r3, r8
 8003748:	4640      	mov	r0, r8
 800374a:	6013      	str	r3, [r2, #0]
 800374c:	b004      	add	sp, #16
 800374e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003752 <__exponent>:
 8003752:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003754:	2900      	cmp	r1, #0
 8003756:	4604      	mov	r4, r0
 8003758:	bfba      	itte	lt
 800375a:	4249      	neglt	r1, r1
 800375c:	232d      	movlt	r3, #45	; 0x2d
 800375e:	232b      	movge	r3, #43	; 0x2b
 8003760:	2909      	cmp	r1, #9
 8003762:	f804 2b02 	strb.w	r2, [r4], #2
 8003766:	7043      	strb	r3, [r0, #1]
 8003768:	dd20      	ble.n	80037ac <__exponent+0x5a>
 800376a:	f10d 0307 	add.w	r3, sp, #7
 800376e:	461f      	mov	r7, r3
 8003770:	260a      	movs	r6, #10
 8003772:	fb91 f5f6 	sdiv	r5, r1, r6
 8003776:	fb06 1115 	mls	r1, r6, r5, r1
 800377a:	3130      	adds	r1, #48	; 0x30
 800377c:	2d09      	cmp	r5, #9
 800377e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003782:	f103 32ff 	add.w	r2, r3, #4294967295
 8003786:	4629      	mov	r1, r5
 8003788:	dc09      	bgt.n	800379e <__exponent+0x4c>
 800378a:	3130      	adds	r1, #48	; 0x30
 800378c:	3b02      	subs	r3, #2
 800378e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003792:	42bb      	cmp	r3, r7
 8003794:	4622      	mov	r2, r4
 8003796:	d304      	bcc.n	80037a2 <__exponent+0x50>
 8003798:	1a10      	subs	r0, r2, r0
 800379a:	b003      	add	sp, #12
 800379c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800379e:	4613      	mov	r3, r2
 80037a0:	e7e7      	b.n	8003772 <__exponent+0x20>
 80037a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80037a6:	f804 2b01 	strb.w	r2, [r4], #1
 80037aa:	e7f2      	b.n	8003792 <__exponent+0x40>
 80037ac:	2330      	movs	r3, #48	; 0x30
 80037ae:	4419      	add	r1, r3
 80037b0:	7083      	strb	r3, [r0, #2]
 80037b2:	1d02      	adds	r2, r0, #4
 80037b4:	70c1      	strb	r1, [r0, #3]
 80037b6:	e7ef      	b.n	8003798 <__exponent+0x46>

080037b8 <_printf_float>:
 80037b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037bc:	b08d      	sub	sp, #52	; 0x34
 80037be:	460c      	mov	r4, r1
 80037c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80037c4:	4616      	mov	r6, r2
 80037c6:	461f      	mov	r7, r3
 80037c8:	4605      	mov	r5, r0
 80037ca:	f001 fcb7 	bl	800513c <_localeconv_r>
 80037ce:	6803      	ldr	r3, [r0, #0]
 80037d0:	9304      	str	r3, [sp, #16]
 80037d2:	4618      	mov	r0, r3
 80037d4:	f7fc fcfc 	bl	80001d0 <strlen>
 80037d8:	2300      	movs	r3, #0
 80037da:	930a      	str	r3, [sp, #40]	; 0x28
 80037dc:	f8d8 3000 	ldr.w	r3, [r8]
 80037e0:	9005      	str	r0, [sp, #20]
 80037e2:	3307      	adds	r3, #7
 80037e4:	f023 0307 	bic.w	r3, r3, #7
 80037e8:	f103 0208 	add.w	r2, r3, #8
 80037ec:	f894 a018 	ldrb.w	sl, [r4, #24]
 80037f0:	f8d4 b000 	ldr.w	fp, [r4]
 80037f4:	f8c8 2000 	str.w	r2, [r8]
 80037f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037fc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003800:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003804:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003808:	9307      	str	r3, [sp, #28]
 800380a:	f8cd 8018 	str.w	r8, [sp, #24]
 800380e:	f04f 32ff 	mov.w	r2, #4294967295
 8003812:	4ba7      	ldr	r3, [pc, #668]	; (8003ab0 <_printf_float+0x2f8>)
 8003814:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003818:	f7fd f988 	bl	8000b2c <__aeabi_dcmpun>
 800381c:	bb70      	cbnz	r0, 800387c <_printf_float+0xc4>
 800381e:	f04f 32ff 	mov.w	r2, #4294967295
 8003822:	4ba3      	ldr	r3, [pc, #652]	; (8003ab0 <_printf_float+0x2f8>)
 8003824:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003828:	f7fd f962 	bl	8000af0 <__aeabi_dcmple>
 800382c:	bb30      	cbnz	r0, 800387c <_printf_float+0xc4>
 800382e:	2200      	movs	r2, #0
 8003830:	2300      	movs	r3, #0
 8003832:	4640      	mov	r0, r8
 8003834:	4649      	mov	r1, r9
 8003836:	f7fd f951 	bl	8000adc <__aeabi_dcmplt>
 800383a:	b110      	cbz	r0, 8003842 <_printf_float+0x8a>
 800383c:	232d      	movs	r3, #45	; 0x2d
 800383e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003842:	4a9c      	ldr	r2, [pc, #624]	; (8003ab4 <_printf_float+0x2fc>)
 8003844:	4b9c      	ldr	r3, [pc, #624]	; (8003ab8 <_printf_float+0x300>)
 8003846:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800384a:	bf8c      	ite	hi
 800384c:	4690      	movhi	r8, r2
 800384e:	4698      	movls	r8, r3
 8003850:	2303      	movs	r3, #3
 8003852:	f02b 0204 	bic.w	r2, fp, #4
 8003856:	6123      	str	r3, [r4, #16]
 8003858:	6022      	str	r2, [r4, #0]
 800385a:	f04f 0900 	mov.w	r9, #0
 800385e:	9700      	str	r7, [sp, #0]
 8003860:	4633      	mov	r3, r6
 8003862:	aa0b      	add	r2, sp, #44	; 0x2c
 8003864:	4621      	mov	r1, r4
 8003866:	4628      	mov	r0, r5
 8003868:	f000 f9e6 	bl	8003c38 <_printf_common>
 800386c:	3001      	adds	r0, #1
 800386e:	f040 808d 	bne.w	800398c <_printf_float+0x1d4>
 8003872:	f04f 30ff 	mov.w	r0, #4294967295
 8003876:	b00d      	add	sp, #52	; 0x34
 8003878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800387c:	4642      	mov	r2, r8
 800387e:	464b      	mov	r3, r9
 8003880:	4640      	mov	r0, r8
 8003882:	4649      	mov	r1, r9
 8003884:	f7fd f952 	bl	8000b2c <__aeabi_dcmpun>
 8003888:	b110      	cbz	r0, 8003890 <_printf_float+0xd8>
 800388a:	4a8c      	ldr	r2, [pc, #560]	; (8003abc <_printf_float+0x304>)
 800388c:	4b8c      	ldr	r3, [pc, #560]	; (8003ac0 <_printf_float+0x308>)
 800388e:	e7da      	b.n	8003846 <_printf_float+0x8e>
 8003890:	6861      	ldr	r1, [r4, #4]
 8003892:	1c4b      	adds	r3, r1, #1
 8003894:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8003898:	a80a      	add	r0, sp, #40	; 0x28
 800389a:	d13e      	bne.n	800391a <_printf_float+0x162>
 800389c:	2306      	movs	r3, #6
 800389e:	6063      	str	r3, [r4, #4]
 80038a0:	2300      	movs	r3, #0
 80038a2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80038a6:	ab09      	add	r3, sp, #36	; 0x24
 80038a8:	9300      	str	r3, [sp, #0]
 80038aa:	ec49 8b10 	vmov	d0, r8, r9
 80038ae:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80038b2:	6022      	str	r2, [r4, #0]
 80038b4:	f8cd a004 	str.w	sl, [sp, #4]
 80038b8:	6861      	ldr	r1, [r4, #4]
 80038ba:	4628      	mov	r0, r5
 80038bc:	f7ff fee8 	bl	8003690 <__cvt>
 80038c0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80038c4:	2b47      	cmp	r3, #71	; 0x47
 80038c6:	4680      	mov	r8, r0
 80038c8:	d109      	bne.n	80038de <_printf_float+0x126>
 80038ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038cc:	1cd8      	adds	r0, r3, #3
 80038ce:	db02      	blt.n	80038d6 <_printf_float+0x11e>
 80038d0:	6862      	ldr	r2, [r4, #4]
 80038d2:	4293      	cmp	r3, r2
 80038d4:	dd47      	ble.n	8003966 <_printf_float+0x1ae>
 80038d6:	f1aa 0a02 	sub.w	sl, sl, #2
 80038da:	fa5f fa8a 	uxtb.w	sl, sl
 80038de:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80038e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80038e4:	d824      	bhi.n	8003930 <_printf_float+0x178>
 80038e6:	3901      	subs	r1, #1
 80038e8:	4652      	mov	r2, sl
 80038ea:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80038ee:	9109      	str	r1, [sp, #36]	; 0x24
 80038f0:	f7ff ff2f 	bl	8003752 <__exponent>
 80038f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80038f6:	1813      	adds	r3, r2, r0
 80038f8:	2a01      	cmp	r2, #1
 80038fa:	4681      	mov	r9, r0
 80038fc:	6123      	str	r3, [r4, #16]
 80038fe:	dc02      	bgt.n	8003906 <_printf_float+0x14e>
 8003900:	6822      	ldr	r2, [r4, #0]
 8003902:	07d1      	lsls	r1, r2, #31
 8003904:	d501      	bpl.n	800390a <_printf_float+0x152>
 8003906:	3301      	adds	r3, #1
 8003908:	6123      	str	r3, [r4, #16]
 800390a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800390e:	2b00      	cmp	r3, #0
 8003910:	d0a5      	beq.n	800385e <_printf_float+0xa6>
 8003912:	232d      	movs	r3, #45	; 0x2d
 8003914:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003918:	e7a1      	b.n	800385e <_printf_float+0xa6>
 800391a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800391e:	f000 8177 	beq.w	8003c10 <_printf_float+0x458>
 8003922:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8003926:	d1bb      	bne.n	80038a0 <_printf_float+0xe8>
 8003928:	2900      	cmp	r1, #0
 800392a:	d1b9      	bne.n	80038a0 <_printf_float+0xe8>
 800392c:	2301      	movs	r3, #1
 800392e:	e7b6      	b.n	800389e <_printf_float+0xe6>
 8003930:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8003934:	d119      	bne.n	800396a <_printf_float+0x1b2>
 8003936:	2900      	cmp	r1, #0
 8003938:	6863      	ldr	r3, [r4, #4]
 800393a:	dd0c      	ble.n	8003956 <_printf_float+0x19e>
 800393c:	6121      	str	r1, [r4, #16]
 800393e:	b913      	cbnz	r3, 8003946 <_printf_float+0x18e>
 8003940:	6822      	ldr	r2, [r4, #0]
 8003942:	07d2      	lsls	r2, r2, #31
 8003944:	d502      	bpl.n	800394c <_printf_float+0x194>
 8003946:	3301      	adds	r3, #1
 8003948:	440b      	add	r3, r1
 800394a:	6123      	str	r3, [r4, #16]
 800394c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800394e:	65a3      	str	r3, [r4, #88]	; 0x58
 8003950:	f04f 0900 	mov.w	r9, #0
 8003954:	e7d9      	b.n	800390a <_printf_float+0x152>
 8003956:	b913      	cbnz	r3, 800395e <_printf_float+0x1a6>
 8003958:	6822      	ldr	r2, [r4, #0]
 800395a:	07d0      	lsls	r0, r2, #31
 800395c:	d501      	bpl.n	8003962 <_printf_float+0x1aa>
 800395e:	3302      	adds	r3, #2
 8003960:	e7f3      	b.n	800394a <_printf_float+0x192>
 8003962:	2301      	movs	r3, #1
 8003964:	e7f1      	b.n	800394a <_printf_float+0x192>
 8003966:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800396a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800396e:	4293      	cmp	r3, r2
 8003970:	db05      	blt.n	800397e <_printf_float+0x1c6>
 8003972:	6822      	ldr	r2, [r4, #0]
 8003974:	6123      	str	r3, [r4, #16]
 8003976:	07d1      	lsls	r1, r2, #31
 8003978:	d5e8      	bpl.n	800394c <_printf_float+0x194>
 800397a:	3301      	adds	r3, #1
 800397c:	e7e5      	b.n	800394a <_printf_float+0x192>
 800397e:	2b00      	cmp	r3, #0
 8003980:	bfd4      	ite	le
 8003982:	f1c3 0302 	rsble	r3, r3, #2
 8003986:	2301      	movgt	r3, #1
 8003988:	4413      	add	r3, r2
 800398a:	e7de      	b.n	800394a <_printf_float+0x192>
 800398c:	6823      	ldr	r3, [r4, #0]
 800398e:	055a      	lsls	r2, r3, #21
 8003990:	d407      	bmi.n	80039a2 <_printf_float+0x1ea>
 8003992:	6923      	ldr	r3, [r4, #16]
 8003994:	4642      	mov	r2, r8
 8003996:	4631      	mov	r1, r6
 8003998:	4628      	mov	r0, r5
 800399a:	47b8      	blx	r7
 800399c:	3001      	adds	r0, #1
 800399e:	d12b      	bne.n	80039f8 <_printf_float+0x240>
 80039a0:	e767      	b.n	8003872 <_printf_float+0xba>
 80039a2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80039a6:	f240 80dc 	bls.w	8003b62 <_printf_float+0x3aa>
 80039aa:	2200      	movs	r2, #0
 80039ac:	2300      	movs	r3, #0
 80039ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80039b2:	f7fd f889 	bl	8000ac8 <__aeabi_dcmpeq>
 80039b6:	2800      	cmp	r0, #0
 80039b8:	d033      	beq.n	8003a22 <_printf_float+0x26a>
 80039ba:	2301      	movs	r3, #1
 80039bc:	4a41      	ldr	r2, [pc, #260]	; (8003ac4 <_printf_float+0x30c>)
 80039be:	4631      	mov	r1, r6
 80039c0:	4628      	mov	r0, r5
 80039c2:	47b8      	blx	r7
 80039c4:	3001      	adds	r0, #1
 80039c6:	f43f af54 	beq.w	8003872 <_printf_float+0xba>
 80039ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80039ce:	429a      	cmp	r2, r3
 80039d0:	db02      	blt.n	80039d8 <_printf_float+0x220>
 80039d2:	6823      	ldr	r3, [r4, #0]
 80039d4:	07d8      	lsls	r0, r3, #31
 80039d6:	d50f      	bpl.n	80039f8 <_printf_float+0x240>
 80039d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80039dc:	4631      	mov	r1, r6
 80039de:	4628      	mov	r0, r5
 80039e0:	47b8      	blx	r7
 80039e2:	3001      	adds	r0, #1
 80039e4:	f43f af45 	beq.w	8003872 <_printf_float+0xba>
 80039e8:	f04f 0800 	mov.w	r8, #0
 80039ec:	f104 091a 	add.w	r9, r4, #26
 80039f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80039f2:	3b01      	subs	r3, #1
 80039f4:	4543      	cmp	r3, r8
 80039f6:	dc09      	bgt.n	8003a0c <_printf_float+0x254>
 80039f8:	6823      	ldr	r3, [r4, #0]
 80039fa:	079b      	lsls	r3, r3, #30
 80039fc:	f100 8103 	bmi.w	8003c06 <_printf_float+0x44e>
 8003a00:	68e0      	ldr	r0, [r4, #12]
 8003a02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003a04:	4298      	cmp	r0, r3
 8003a06:	bfb8      	it	lt
 8003a08:	4618      	movlt	r0, r3
 8003a0a:	e734      	b.n	8003876 <_printf_float+0xbe>
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	464a      	mov	r2, r9
 8003a10:	4631      	mov	r1, r6
 8003a12:	4628      	mov	r0, r5
 8003a14:	47b8      	blx	r7
 8003a16:	3001      	adds	r0, #1
 8003a18:	f43f af2b 	beq.w	8003872 <_printf_float+0xba>
 8003a1c:	f108 0801 	add.w	r8, r8, #1
 8003a20:	e7e6      	b.n	80039f0 <_printf_float+0x238>
 8003a22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	dc2b      	bgt.n	8003a80 <_printf_float+0x2c8>
 8003a28:	2301      	movs	r3, #1
 8003a2a:	4a26      	ldr	r2, [pc, #152]	; (8003ac4 <_printf_float+0x30c>)
 8003a2c:	4631      	mov	r1, r6
 8003a2e:	4628      	mov	r0, r5
 8003a30:	47b8      	blx	r7
 8003a32:	3001      	adds	r0, #1
 8003a34:	f43f af1d 	beq.w	8003872 <_printf_float+0xba>
 8003a38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a3a:	b923      	cbnz	r3, 8003a46 <_printf_float+0x28e>
 8003a3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a3e:	b913      	cbnz	r3, 8003a46 <_printf_float+0x28e>
 8003a40:	6823      	ldr	r3, [r4, #0]
 8003a42:	07d9      	lsls	r1, r3, #31
 8003a44:	d5d8      	bpl.n	80039f8 <_printf_float+0x240>
 8003a46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003a4a:	4631      	mov	r1, r6
 8003a4c:	4628      	mov	r0, r5
 8003a4e:	47b8      	blx	r7
 8003a50:	3001      	adds	r0, #1
 8003a52:	f43f af0e 	beq.w	8003872 <_printf_float+0xba>
 8003a56:	f04f 0900 	mov.w	r9, #0
 8003a5a:	f104 0a1a 	add.w	sl, r4, #26
 8003a5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a60:	425b      	negs	r3, r3
 8003a62:	454b      	cmp	r3, r9
 8003a64:	dc01      	bgt.n	8003a6a <_printf_float+0x2b2>
 8003a66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a68:	e794      	b.n	8003994 <_printf_float+0x1dc>
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	4652      	mov	r2, sl
 8003a6e:	4631      	mov	r1, r6
 8003a70:	4628      	mov	r0, r5
 8003a72:	47b8      	blx	r7
 8003a74:	3001      	adds	r0, #1
 8003a76:	f43f aefc 	beq.w	8003872 <_printf_float+0xba>
 8003a7a:	f109 0901 	add.w	r9, r9, #1
 8003a7e:	e7ee      	b.n	8003a5e <_printf_float+0x2a6>
 8003a80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003a82:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003a84:	429a      	cmp	r2, r3
 8003a86:	bfa8      	it	ge
 8003a88:	461a      	movge	r2, r3
 8003a8a:	2a00      	cmp	r2, #0
 8003a8c:	4691      	mov	r9, r2
 8003a8e:	dd07      	ble.n	8003aa0 <_printf_float+0x2e8>
 8003a90:	4613      	mov	r3, r2
 8003a92:	4631      	mov	r1, r6
 8003a94:	4642      	mov	r2, r8
 8003a96:	4628      	mov	r0, r5
 8003a98:	47b8      	blx	r7
 8003a9a:	3001      	adds	r0, #1
 8003a9c:	f43f aee9 	beq.w	8003872 <_printf_float+0xba>
 8003aa0:	f104 031a 	add.w	r3, r4, #26
 8003aa4:	f04f 0b00 	mov.w	fp, #0
 8003aa8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003aac:	9306      	str	r3, [sp, #24]
 8003aae:	e015      	b.n	8003adc <_printf_float+0x324>
 8003ab0:	7fefffff 	.word	0x7fefffff
 8003ab4:	08005e00 	.word	0x08005e00
 8003ab8:	08005dfc 	.word	0x08005dfc
 8003abc:	08005e08 	.word	0x08005e08
 8003ac0:	08005e04 	.word	0x08005e04
 8003ac4:	08005e0c 	.word	0x08005e0c
 8003ac8:	2301      	movs	r3, #1
 8003aca:	9a06      	ldr	r2, [sp, #24]
 8003acc:	4631      	mov	r1, r6
 8003ace:	4628      	mov	r0, r5
 8003ad0:	47b8      	blx	r7
 8003ad2:	3001      	adds	r0, #1
 8003ad4:	f43f aecd 	beq.w	8003872 <_printf_float+0xba>
 8003ad8:	f10b 0b01 	add.w	fp, fp, #1
 8003adc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003ae0:	ebaa 0309 	sub.w	r3, sl, r9
 8003ae4:	455b      	cmp	r3, fp
 8003ae6:	dcef      	bgt.n	8003ac8 <_printf_float+0x310>
 8003ae8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003aec:	429a      	cmp	r2, r3
 8003aee:	44d0      	add	r8, sl
 8003af0:	db15      	blt.n	8003b1e <_printf_float+0x366>
 8003af2:	6823      	ldr	r3, [r4, #0]
 8003af4:	07da      	lsls	r2, r3, #31
 8003af6:	d412      	bmi.n	8003b1e <_printf_float+0x366>
 8003af8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003afa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003afc:	eba3 020a 	sub.w	r2, r3, sl
 8003b00:	eba3 0a01 	sub.w	sl, r3, r1
 8003b04:	4592      	cmp	sl, r2
 8003b06:	bfa8      	it	ge
 8003b08:	4692      	movge	sl, r2
 8003b0a:	f1ba 0f00 	cmp.w	sl, #0
 8003b0e:	dc0e      	bgt.n	8003b2e <_printf_float+0x376>
 8003b10:	f04f 0800 	mov.w	r8, #0
 8003b14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003b18:	f104 091a 	add.w	r9, r4, #26
 8003b1c:	e019      	b.n	8003b52 <_printf_float+0x39a>
 8003b1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003b22:	4631      	mov	r1, r6
 8003b24:	4628      	mov	r0, r5
 8003b26:	47b8      	blx	r7
 8003b28:	3001      	adds	r0, #1
 8003b2a:	d1e5      	bne.n	8003af8 <_printf_float+0x340>
 8003b2c:	e6a1      	b.n	8003872 <_printf_float+0xba>
 8003b2e:	4653      	mov	r3, sl
 8003b30:	4642      	mov	r2, r8
 8003b32:	4631      	mov	r1, r6
 8003b34:	4628      	mov	r0, r5
 8003b36:	47b8      	blx	r7
 8003b38:	3001      	adds	r0, #1
 8003b3a:	d1e9      	bne.n	8003b10 <_printf_float+0x358>
 8003b3c:	e699      	b.n	8003872 <_printf_float+0xba>
 8003b3e:	2301      	movs	r3, #1
 8003b40:	464a      	mov	r2, r9
 8003b42:	4631      	mov	r1, r6
 8003b44:	4628      	mov	r0, r5
 8003b46:	47b8      	blx	r7
 8003b48:	3001      	adds	r0, #1
 8003b4a:	f43f ae92 	beq.w	8003872 <_printf_float+0xba>
 8003b4e:	f108 0801 	add.w	r8, r8, #1
 8003b52:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b56:	1a9b      	subs	r3, r3, r2
 8003b58:	eba3 030a 	sub.w	r3, r3, sl
 8003b5c:	4543      	cmp	r3, r8
 8003b5e:	dcee      	bgt.n	8003b3e <_printf_float+0x386>
 8003b60:	e74a      	b.n	80039f8 <_printf_float+0x240>
 8003b62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003b64:	2a01      	cmp	r2, #1
 8003b66:	dc01      	bgt.n	8003b6c <_printf_float+0x3b4>
 8003b68:	07db      	lsls	r3, r3, #31
 8003b6a:	d53a      	bpl.n	8003be2 <_printf_float+0x42a>
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	4642      	mov	r2, r8
 8003b70:	4631      	mov	r1, r6
 8003b72:	4628      	mov	r0, r5
 8003b74:	47b8      	blx	r7
 8003b76:	3001      	adds	r0, #1
 8003b78:	f43f ae7b 	beq.w	8003872 <_printf_float+0xba>
 8003b7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003b80:	4631      	mov	r1, r6
 8003b82:	4628      	mov	r0, r5
 8003b84:	47b8      	blx	r7
 8003b86:	3001      	adds	r0, #1
 8003b88:	f108 0801 	add.w	r8, r8, #1
 8003b8c:	f43f ae71 	beq.w	8003872 <_printf_float+0xba>
 8003b90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003b92:	2200      	movs	r2, #0
 8003b94:	f103 3aff 	add.w	sl, r3, #4294967295
 8003b98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	f7fc ff93 	bl	8000ac8 <__aeabi_dcmpeq>
 8003ba2:	b9c8      	cbnz	r0, 8003bd8 <_printf_float+0x420>
 8003ba4:	4653      	mov	r3, sl
 8003ba6:	4642      	mov	r2, r8
 8003ba8:	4631      	mov	r1, r6
 8003baa:	4628      	mov	r0, r5
 8003bac:	47b8      	blx	r7
 8003bae:	3001      	adds	r0, #1
 8003bb0:	d10e      	bne.n	8003bd0 <_printf_float+0x418>
 8003bb2:	e65e      	b.n	8003872 <_printf_float+0xba>
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	4652      	mov	r2, sl
 8003bb8:	4631      	mov	r1, r6
 8003bba:	4628      	mov	r0, r5
 8003bbc:	47b8      	blx	r7
 8003bbe:	3001      	adds	r0, #1
 8003bc0:	f43f ae57 	beq.w	8003872 <_printf_float+0xba>
 8003bc4:	f108 0801 	add.w	r8, r8, #1
 8003bc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003bca:	3b01      	subs	r3, #1
 8003bcc:	4543      	cmp	r3, r8
 8003bce:	dcf1      	bgt.n	8003bb4 <_printf_float+0x3fc>
 8003bd0:	464b      	mov	r3, r9
 8003bd2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003bd6:	e6de      	b.n	8003996 <_printf_float+0x1de>
 8003bd8:	f04f 0800 	mov.w	r8, #0
 8003bdc:	f104 0a1a 	add.w	sl, r4, #26
 8003be0:	e7f2      	b.n	8003bc8 <_printf_float+0x410>
 8003be2:	2301      	movs	r3, #1
 8003be4:	e7df      	b.n	8003ba6 <_printf_float+0x3ee>
 8003be6:	2301      	movs	r3, #1
 8003be8:	464a      	mov	r2, r9
 8003bea:	4631      	mov	r1, r6
 8003bec:	4628      	mov	r0, r5
 8003bee:	47b8      	blx	r7
 8003bf0:	3001      	adds	r0, #1
 8003bf2:	f43f ae3e 	beq.w	8003872 <_printf_float+0xba>
 8003bf6:	f108 0801 	add.w	r8, r8, #1
 8003bfa:	68e3      	ldr	r3, [r4, #12]
 8003bfc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003bfe:	1a9b      	subs	r3, r3, r2
 8003c00:	4543      	cmp	r3, r8
 8003c02:	dcf0      	bgt.n	8003be6 <_printf_float+0x42e>
 8003c04:	e6fc      	b.n	8003a00 <_printf_float+0x248>
 8003c06:	f04f 0800 	mov.w	r8, #0
 8003c0a:	f104 0919 	add.w	r9, r4, #25
 8003c0e:	e7f4      	b.n	8003bfa <_printf_float+0x442>
 8003c10:	2900      	cmp	r1, #0
 8003c12:	f43f ae8b 	beq.w	800392c <_printf_float+0x174>
 8003c16:	2300      	movs	r3, #0
 8003c18:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8003c1c:	ab09      	add	r3, sp, #36	; 0x24
 8003c1e:	9300      	str	r3, [sp, #0]
 8003c20:	ec49 8b10 	vmov	d0, r8, r9
 8003c24:	6022      	str	r2, [r4, #0]
 8003c26:	f8cd a004 	str.w	sl, [sp, #4]
 8003c2a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003c2e:	4628      	mov	r0, r5
 8003c30:	f7ff fd2e 	bl	8003690 <__cvt>
 8003c34:	4680      	mov	r8, r0
 8003c36:	e648      	b.n	80038ca <_printf_float+0x112>

08003c38 <_printf_common>:
 8003c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c3c:	4691      	mov	r9, r2
 8003c3e:	461f      	mov	r7, r3
 8003c40:	688a      	ldr	r2, [r1, #8]
 8003c42:	690b      	ldr	r3, [r1, #16]
 8003c44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	bfb8      	it	lt
 8003c4c:	4613      	movlt	r3, r2
 8003c4e:	f8c9 3000 	str.w	r3, [r9]
 8003c52:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003c56:	4606      	mov	r6, r0
 8003c58:	460c      	mov	r4, r1
 8003c5a:	b112      	cbz	r2, 8003c62 <_printf_common+0x2a>
 8003c5c:	3301      	adds	r3, #1
 8003c5e:	f8c9 3000 	str.w	r3, [r9]
 8003c62:	6823      	ldr	r3, [r4, #0]
 8003c64:	0699      	lsls	r1, r3, #26
 8003c66:	bf42      	ittt	mi
 8003c68:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003c6c:	3302      	addmi	r3, #2
 8003c6e:	f8c9 3000 	strmi.w	r3, [r9]
 8003c72:	6825      	ldr	r5, [r4, #0]
 8003c74:	f015 0506 	ands.w	r5, r5, #6
 8003c78:	d107      	bne.n	8003c8a <_printf_common+0x52>
 8003c7a:	f104 0a19 	add.w	sl, r4, #25
 8003c7e:	68e3      	ldr	r3, [r4, #12]
 8003c80:	f8d9 2000 	ldr.w	r2, [r9]
 8003c84:	1a9b      	subs	r3, r3, r2
 8003c86:	42ab      	cmp	r3, r5
 8003c88:	dc28      	bgt.n	8003cdc <_printf_common+0xa4>
 8003c8a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003c8e:	6822      	ldr	r2, [r4, #0]
 8003c90:	3300      	adds	r3, #0
 8003c92:	bf18      	it	ne
 8003c94:	2301      	movne	r3, #1
 8003c96:	0692      	lsls	r2, r2, #26
 8003c98:	d42d      	bmi.n	8003cf6 <_printf_common+0xbe>
 8003c9a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003c9e:	4639      	mov	r1, r7
 8003ca0:	4630      	mov	r0, r6
 8003ca2:	47c0      	blx	r8
 8003ca4:	3001      	adds	r0, #1
 8003ca6:	d020      	beq.n	8003cea <_printf_common+0xb2>
 8003ca8:	6823      	ldr	r3, [r4, #0]
 8003caa:	68e5      	ldr	r5, [r4, #12]
 8003cac:	f8d9 2000 	ldr.w	r2, [r9]
 8003cb0:	f003 0306 	and.w	r3, r3, #6
 8003cb4:	2b04      	cmp	r3, #4
 8003cb6:	bf08      	it	eq
 8003cb8:	1aad      	subeq	r5, r5, r2
 8003cba:	68a3      	ldr	r3, [r4, #8]
 8003cbc:	6922      	ldr	r2, [r4, #16]
 8003cbe:	bf0c      	ite	eq
 8003cc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003cc4:	2500      	movne	r5, #0
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	bfc4      	itt	gt
 8003cca:	1a9b      	subgt	r3, r3, r2
 8003ccc:	18ed      	addgt	r5, r5, r3
 8003cce:	f04f 0900 	mov.w	r9, #0
 8003cd2:	341a      	adds	r4, #26
 8003cd4:	454d      	cmp	r5, r9
 8003cd6:	d11a      	bne.n	8003d0e <_printf_common+0xd6>
 8003cd8:	2000      	movs	r0, #0
 8003cda:	e008      	b.n	8003cee <_printf_common+0xb6>
 8003cdc:	2301      	movs	r3, #1
 8003cde:	4652      	mov	r2, sl
 8003ce0:	4639      	mov	r1, r7
 8003ce2:	4630      	mov	r0, r6
 8003ce4:	47c0      	blx	r8
 8003ce6:	3001      	adds	r0, #1
 8003ce8:	d103      	bne.n	8003cf2 <_printf_common+0xba>
 8003cea:	f04f 30ff 	mov.w	r0, #4294967295
 8003cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cf2:	3501      	adds	r5, #1
 8003cf4:	e7c3      	b.n	8003c7e <_printf_common+0x46>
 8003cf6:	18e1      	adds	r1, r4, r3
 8003cf8:	1c5a      	adds	r2, r3, #1
 8003cfa:	2030      	movs	r0, #48	; 0x30
 8003cfc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003d00:	4422      	add	r2, r4
 8003d02:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003d06:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003d0a:	3302      	adds	r3, #2
 8003d0c:	e7c5      	b.n	8003c9a <_printf_common+0x62>
 8003d0e:	2301      	movs	r3, #1
 8003d10:	4622      	mov	r2, r4
 8003d12:	4639      	mov	r1, r7
 8003d14:	4630      	mov	r0, r6
 8003d16:	47c0      	blx	r8
 8003d18:	3001      	adds	r0, #1
 8003d1a:	d0e6      	beq.n	8003cea <_printf_common+0xb2>
 8003d1c:	f109 0901 	add.w	r9, r9, #1
 8003d20:	e7d8      	b.n	8003cd4 <_printf_common+0x9c>
	...

08003d24 <_printf_i>:
 8003d24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003d28:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003d2c:	460c      	mov	r4, r1
 8003d2e:	7e09      	ldrb	r1, [r1, #24]
 8003d30:	b085      	sub	sp, #20
 8003d32:	296e      	cmp	r1, #110	; 0x6e
 8003d34:	4617      	mov	r7, r2
 8003d36:	4606      	mov	r6, r0
 8003d38:	4698      	mov	r8, r3
 8003d3a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003d3c:	f000 80b3 	beq.w	8003ea6 <_printf_i+0x182>
 8003d40:	d822      	bhi.n	8003d88 <_printf_i+0x64>
 8003d42:	2963      	cmp	r1, #99	; 0x63
 8003d44:	d036      	beq.n	8003db4 <_printf_i+0x90>
 8003d46:	d80a      	bhi.n	8003d5e <_printf_i+0x3a>
 8003d48:	2900      	cmp	r1, #0
 8003d4a:	f000 80b9 	beq.w	8003ec0 <_printf_i+0x19c>
 8003d4e:	2958      	cmp	r1, #88	; 0x58
 8003d50:	f000 8083 	beq.w	8003e5a <_printf_i+0x136>
 8003d54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d58:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003d5c:	e032      	b.n	8003dc4 <_printf_i+0xa0>
 8003d5e:	2964      	cmp	r1, #100	; 0x64
 8003d60:	d001      	beq.n	8003d66 <_printf_i+0x42>
 8003d62:	2969      	cmp	r1, #105	; 0x69
 8003d64:	d1f6      	bne.n	8003d54 <_printf_i+0x30>
 8003d66:	6820      	ldr	r0, [r4, #0]
 8003d68:	6813      	ldr	r3, [r2, #0]
 8003d6a:	0605      	lsls	r5, r0, #24
 8003d6c:	f103 0104 	add.w	r1, r3, #4
 8003d70:	d52a      	bpl.n	8003dc8 <_printf_i+0xa4>
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	6011      	str	r1, [r2, #0]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	da03      	bge.n	8003d82 <_printf_i+0x5e>
 8003d7a:	222d      	movs	r2, #45	; 0x2d
 8003d7c:	425b      	negs	r3, r3
 8003d7e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003d82:	486f      	ldr	r0, [pc, #444]	; (8003f40 <_printf_i+0x21c>)
 8003d84:	220a      	movs	r2, #10
 8003d86:	e039      	b.n	8003dfc <_printf_i+0xd8>
 8003d88:	2973      	cmp	r1, #115	; 0x73
 8003d8a:	f000 809d 	beq.w	8003ec8 <_printf_i+0x1a4>
 8003d8e:	d808      	bhi.n	8003da2 <_printf_i+0x7e>
 8003d90:	296f      	cmp	r1, #111	; 0x6f
 8003d92:	d020      	beq.n	8003dd6 <_printf_i+0xb2>
 8003d94:	2970      	cmp	r1, #112	; 0x70
 8003d96:	d1dd      	bne.n	8003d54 <_printf_i+0x30>
 8003d98:	6823      	ldr	r3, [r4, #0]
 8003d9a:	f043 0320 	orr.w	r3, r3, #32
 8003d9e:	6023      	str	r3, [r4, #0]
 8003da0:	e003      	b.n	8003daa <_printf_i+0x86>
 8003da2:	2975      	cmp	r1, #117	; 0x75
 8003da4:	d017      	beq.n	8003dd6 <_printf_i+0xb2>
 8003da6:	2978      	cmp	r1, #120	; 0x78
 8003da8:	d1d4      	bne.n	8003d54 <_printf_i+0x30>
 8003daa:	2378      	movs	r3, #120	; 0x78
 8003dac:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003db0:	4864      	ldr	r0, [pc, #400]	; (8003f44 <_printf_i+0x220>)
 8003db2:	e055      	b.n	8003e60 <_printf_i+0x13c>
 8003db4:	6813      	ldr	r3, [r2, #0]
 8003db6:	1d19      	adds	r1, r3, #4
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	6011      	str	r1, [r2, #0]
 8003dbc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003dc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e08c      	b.n	8003ee2 <_printf_i+0x1be>
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	6011      	str	r1, [r2, #0]
 8003dcc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003dd0:	bf18      	it	ne
 8003dd2:	b21b      	sxthne	r3, r3
 8003dd4:	e7cf      	b.n	8003d76 <_printf_i+0x52>
 8003dd6:	6813      	ldr	r3, [r2, #0]
 8003dd8:	6825      	ldr	r5, [r4, #0]
 8003dda:	1d18      	adds	r0, r3, #4
 8003ddc:	6010      	str	r0, [r2, #0]
 8003dde:	0628      	lsls	r0, r5, #24
 8003de0:	d501      	bpl.n	8003de6 <_printf_i+0xc2>
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	e002      	b.n	8003dec <_printf_i+0xc8>
 8003de6:	0668      	lsls	r0, r5, #25
 8003de8:	d5fb      	bpl.n	8003de2 <_printf_i+0xbe>
 8003dea:	881b      	ldrh	r3, [r3, #0]
 8003dec:	4854      	ldr	r0, [pc, #336]	; (8003f40 <_printf_i+0x21c>)
 8003dee:	296f      	cmp	r1, #111	; 0x6f
 8003df0:	bf14      	ite	ne
 8003df2:	220a      	movne	r2, #10
 8003df4:	2208      	moveq	r2, #8
 8003df6:	2100      	movs	r1, #0
 8003df8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003dfc:	6865      	ldr	r5, [r4, #4]
 8003dfe:	60a5      	str	r5, [r4, #8]
 8003e00:	2d00      	cmp	r5, #0
 8003e02:	f2c0 8095 	blt.w	8003f30 <_printf_i+0x20c>
 8003e06:	6821      	ldr	r1, [r4, #0]
 8003e08:	f021 0104 	bic.w	r1, r1, #4
 8003e0c:	6021      	str	r1, [r4, #0]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d13d      	bne.n	8003e8e <_printf_i+0x16a>
 8003e12:	2d00      	cmp	r5, #0
 8003e14:	f040 808e 	bne.w	8003f34 <_printf_i+0x210>
 8003e18:	4665      	mov	r5, ip
 8003e1a:	2a08      	cmp	r2, #8
 8003e1c:	d10b      	bne.n	8003e36 <_printf_i+0x112>
 8003e1e:	6823      	ldr	r3, [r4, #0]
 8003e20:	07db      	lsls	r3, r3, #31
 8003e22:	d508      	bpl.n	8003e36 <_printf_i+0x112>
 8003e24:	6923      	ldr	r3, [r4, #16]
 8003e26:	6862      	ldr	r2, [r4, #4]
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	bfde      	ittt	le
 8003e2c:	2330      	movle	r3, #48	; 0x30
 8003e2e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003e32:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003e36:	ebac 0305 	sub.w	r3, ip, r5
 8003e3a:	6123      	str	r3, [r4, #16]
 8003e3c:	f8cd 8000 	str.w	r8, [sp]
 8003e40:	463b      	mov	r3, r7
 8003e42:	aa03      	add	r2, sp, #12
 8003e44:	4621      	mov	r1, r4
 8003e46:	4630      	mov	r0, r6
 8003e48:	f7ff fef6 	bl	8003c38 <_printf_common>
 8003e4c:	3001      	adds	r0, #1
 8003e4e:	d14d      	bne.n	8003eec <_printf_i+0x1c8>
 8003e50:	f04f 30ff 	mov.w	r0, #4294967295
 8003e54:	b005      	add	sp, #20
 8003e56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003e5a:	4839      	ldr	r0, [pc, #228]	; (8003f40 <_printf_i+0x21c>)
 8003e5c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003e60:	6813      	ldr	r3, [r2, #0]
 8003e62:	6821      	ldr	r1, [r4, #0]
 8003e64:	1d1d      	adds	r5, r3, #4
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	6015      	str	r5, [r2, #0]
 8003e6a:	060a      	lsls	r2, r1, #24
 8003e6c:	d50b      	bpl.n	8003e86 <_printf_i+0x162>
 8003e6e:	07ca      	lsls	r2, r1, #31
 8003e70:	bf44      	itt	mi
 8003e72:	f041 0120 	orrmi.w	r1, r1, #32
 8003e76:	6021      	strmi	r1, [r4, #0]
 8003e78:	b91b      	cbnz	r3, 8003e82 <_printf_i+0x15e>
 8003e7a:	6822      	ldr	r2, [r4, #0]
 8003e7c:	f022 0220 	bic.w	r2, r2, #32
 8003e80:	6022      	str	r2, [r4, #0]
 8003e82:	2210      	movs	r2, #16
 8003e84:	e7b7      	b.n	8003df6 <_printf_i+0xd2>
 8003e86:	064d      	lsls	r5, r1, #25
 8003e88:	bf48      	it	mi
 8003e8a:	b29b      	uxthmi	r3, r3
 8003e8c:	e7ef      	b.n	8003e6e <_printf_i+0x14a>
 8003e8e:	4665      	mov	r5, ip
 8003e90:	fbb3 f1f2 	udiv	r1, r3, r2
 8003e94:	fb02 3311 	mls	r3, r2, r1, r3
 8003e98:	5cc3      	ldrb	r3, [r0, r3]
 8003e9a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003e9e:	460b      	mov	r3, r1
 8003ea0:	2900      	cmp	r1, #0
 8003ea2:	d1f5      	bne.n	8003e90 <_printf_i+0x16c>
 8003ea4:	e7b9      	b.n	8003e1a <_printf_i+0xf6>
 8003ea6:	6813      	ldr	r3, [r2, #0]
 8003ea8:	6825      	ldr	r5, [r4, #0]
 8003eaa:	6961      	ldr	r1, [r4, #20]
 8003eac:	1d18      	adds	r0, r3, #4
 8003eae:	6010      	str	r0, [r2, #0]
 8003eb0:	0628      	lsls	r0, r5, #24
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	d501      	bpl.n	8003eba <_printf_i+0x196>
 8003eb6:	6019      	str	r1, [r3, #0]
 8003eb8:	e002      	b.n	8003ec0 <_printf_i+0x19c>
 8003eba:	066a      	lsls	r2, r5, #25
 8003ebc:	d5fb      	bpl.n	8003eb6 <_printf_i+0x192>
 8003ebe:	8019      	strh	r1, [r3, #0]
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	6123      	str	r3, [r4, #16]
 8003ec4:	4665      	mov	r5, ip
 8003ec6:	e7b9      	b.n	8003e3c <_printf_i+0x118>
 8003ec8:	6813      	ldr	r3, [r2, #0]
 8003eca:	1d19      	adds	r1, r3, #4
 8003ecc:	6011      	str	r1, [r2, #0]
 8003ece:	681d      	ldr	r5, [r3, #0]
 8003ed0:	6862      	ldr	r2, [r4, #4]
 8003ed2:	2100      	movs	r1, #0
 8003ed4:	4628      	mov	r0, r5
 8003ed6:	f7fc f983 	bl	80001e0 <memchr>
 8003eda:	b108      	cbz	r0, 8003ee0 <_printf_i+0x1bc>
 8003edc:	1b40      	subs	r0, r0, r5
 8003ede:	6060      	str	r0, [r4, #4]
 8003ee0:	6863      	ldr	r3, [r4, #4]
 8003ee2:	6123      	str	r3, [r4, #16]
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003eea:	e7a7      	b.n	8003e3c <_printf_i+0x118>
 8003eec:	6923      	ldr	r3, [r4, #16]
 8003eee:	462a      	mov	r2, r5
 8003ef0:	4639      	mov	r1, r7
 8003ef2:	4630      	mov	r0, r6
 8003ef4:	47c0      	blx	r8
 8003ef6:	3001      	adds	r0, #1
 8003ef8:	d0aa      	beq.n	8003e50 <_printf_i+0x12c>
 8003efa:	6823      	ldr	r3, [r4, #0]
 8003efc:	079b      	lsls	r3, r3, #30
 8003efe:	d413      	bmi.n	8003f28 <_printf_i+0x204>
 8003f00:	68e0      	ldr	r0, [r4, #12]
 8003f02:	9b03      	ldr	r3, [sp, #12]
 8003f04:	4298      	cmp	r0, r3
 8003f06:	bfb8      	it	lt
 8003f08:	4618      	movlt	r0, r3
 8003f0a:	e7a3      	b.n	8003e54 <_printf_i+0x130>
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	464a      	mov	r2, r9
 8003f10:	4639      	mov	r1, r7
 8003f12:	4630      	mov	r0, r6
 8003f14:	47c0      	blx	r8
 8003f16:	3001      	adds	r0, #1
 8003f18:	d09a      	beq.n	8003e50 <_printf_i+0x12c>
 8003f1a:	3501      	adds	r5, #1
 8003f1c:	68e3      	ldr	r3, [r4, #12]
 8003f1e:	9a03      	ldr	r2, [sp, #12]
 8003f20:	1a9b      	subs	r3, r3, r2
 8003f22:	42ab      	cmp	r3, r5
 8003f24:	dcf2      	bgt.n	8003f0c <_printf_i+0x1e8>
 8003f26:	e7eb      	b.n	8003f00 <_printf_i+0x1dc>
 8003f28:	2500      	movs	r5, #0
 8003f2a:	f104 0919 	add.w	r9, r4, #25
 8003f2e:	e7f5      	b.n	8003f1c <_printf_i+0x1f8>
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d1ac      	bne.n	8003e8e <_printf_i+0x16a>
 8003f34:	7803      	ldrb	r3, [r0, #0]
 8003f36:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003f3a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003f3e:	e76c      	b.n	8003e1a <_printf_i+0xf6>
 8003f40:	08005e0e 	.word	0x08005e0e
 8003f44:	08005e1f 	.word	0x08005e1f

08003f48 <iprintf>:
 8003f48:	b40f      	push	{r0, r1, r2, r3}
 8003f4a:	4b0a      	ldr	r3, [pc, #40]	; (8003f74 <iprintf+0x2c>)
 8003f4c:	b513      	push	{r0, r1, r4, lr}
 8003f4e:	681c      	ldr	r4, [r3, #0]
 8003f50:	b124      	cbz	r4, 8003f5c <iprintf+0x14>
 8003f52:	69a3      	ldr	r3, [r4, #24]
 8003f54:	b913      	cbnz	r3, 8003f5c <iprintf+0x14>
 8003f56:	4620      	mov	r0, r4
 8003f58:	f001 f866 	bl	8005028 <__sinit>
 8003f5c:	ab05      	add	r3, sp, #20
 8003f5e:	9a04      	ldr	r2, [sp, #16]
 8003f60:	68a1      	ldr	r1, [r4, #8]
 8003f62:	9301      	str	r3, [sp, #4]
 8003f64:	4620      	mov	r0, r4
 8003f66:	f001 fd29 	bl	80059bc <_vfiprintf_r>
 8003f6a:	b002      	add	sp, #8
 8003f6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f70:	b004      	add	sp, #16
 8003f72:	4770      	bx	lr
 8003f74:	2000000c 	.word	0x2000000c

08003f78 <_puts_r>:
 8003f78:	b570      	push	{r4, r5, r6, lr}
 8003f7a:	460e      	mov	r6, r1
 8003f7c:	4605      	mov	r5, r0
 8003f7e:	b118      	cbz	r0, 8003f88 <_puts_r+0x10>
 8003f80:	6983      	ldr	r3, [r0, #24]
 8003f82:	b90b      	cbnz	r3, 8003f88 <_puts_r+0x10>
 8003f84:	f001 f850 	bl	8005028 <__sinit>
 8003f88:	69ab      	ldr	r3, [r5, #24]
 8003f8a:	68ac      	ldr	r4, [r5, #8]
 8003f8c:	b913      	cbnz	r3, 8003f94 <_puts_r+0x1c>
 8003f8e:	4628      	mov	r0, r5
 8003f90:	f001 f84a 	bl	8005028 <__sinit>
 8003f94:	4b23      	ldr	r3, [pc, #140]	; (8004024 <_puts_r+0xac>)
 8003f96:	429c      	cmp	r4, r3
 8003f98:	d117      	bne.n	8003fca <_puts_r+0x52>
 8003f9a:	686c      	ldr	r4, [r5, #4]
 8003f9c:	89a3      	ldrh	r3, [r4, #12]
 8003f9e:	071b      	lsls	r3, r3, #28
 8003fa0:	d51d      	bpl.n	8003fde <_puts_r+0x66>
 8003fa2:	6923      	ldr	r3, [r4, #16]
 8003fa4:	b1db      	cbz	r3, 8003fde <_puts_r+0x66>
 8003fa6:	3e01      	subs	r6, #1
 8003fa8:	68a3      	ldr	r3, [r4, #8]
 8003faa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003fae:	3b01      	subs	r3, #1
 8003fb0:	60a3      	str	r3, [r4, #8]
 8003fb2:	b9e9      	cbnz	r1, 8003ff0 <_puts_r+0x78>
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	da2e      	bge.n	8004016 <_puts_r+0x9e>
 8003fb8:	4622      	mov	r2, r4
 8003fba:	210a      	movs	r1, #10
 8003fbc:	4628      	mov	r0, r5
 8003fbe:	f000 f83f 	bl	8004040 <__swbuf_r>
 8003fc2:	3001      	adds	r0, #1
 8003fc4:	d011      	beq.n	8003fea <_puts_r+0x72>
 8003fc6:	200a      	movs	r0, #10
 8003fc8:	e011      	b.n	8003fee <_puts_r+0x76>
 8003fca:	4b17      	ldr	r3, [pc, #92]	; (8004028 <_puts_r+0xb0>)
 8003fcc:	429c      	cmp	r4, r3
 8003fce:	d101      	bne.n	8003fd4 <_puts_r+0x5c>
 8003fd0:	68ac      	ldr	r4, [r5, #8]
 8003fd2:	e7e3      	b.n	8003f9c <_puts_r+0x24>
 8003fd4:	4b15      	ldr	r3, [pc, #84]	; (800402c <_puts_r+0xb4>)
 8003fd6:	429c      	cmp	r4, r3
 8003fd8:	bf08      	it	eq
 8003fda:	68ec      	ldreq	r4, [r5, #12]
 8003fdc:	e7de      	b.n	8003f9c <_puts_r+0x24>
 8003fde:	4621      	mov	r1, r4
 8003fe0:	4628      	mov	r0, r5
 8003fe2:	f000 f87f 	bl	80040e4 <__swsetup_r>
 8003fe6:	2800      	cmp	r0, #0
 8003fe8:	d0dd      	beq.n	8003fa6 <_puts_r+0x2e>
 8003fea:	f04f 30ff 	mov.w	r0, #4294967295
 8003fee:	bd70      	pop	{r4, r5, r6, pc}
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	da04      	bge.n	8003ffe <_puts_r+0x86>
 8003ff4:	69a2      	ldr	r2, [r4, #24]
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	dc06      	bgt.n	8004008 <_puts_r+0x90>
 8003ffa:	290a      	cmp	r1, #10
 8003ffc:	d004      	beq.n	8004008 <_puts_r+0x90>
 8003ffe:	6823      	ldr	r3, [r4, #0]
 8004000:	1c5a      	adds	r2, r3, #1
 8004002:	6022      	str	r2, [r4, #0]
 8004004:	7019      	strb	r1, [r3, #0]
 8004006:	e7cf      	b.n	8003fa8 <_puts_r+0x30>
 8004008:	4622      	mov	r2, r4
 800400a:	4628      	mov	r0, r5
 800400c:	f000 f818 	bl	8004040 <__swbuf_r>
 8004010:	3001      	adds	r0, #1
 8004012:	d1c9      	bne.n	8003fa8 <_puts_r+0x30>
 8004014:	e7e9      	b.n	8003fea <_puts_r+0x72>
 8004016:	6823      	ldr	r3, [r4, #0]
 8004018:	200a      	movs	r0, #10
 800401a:	1c5a      	adds	r2, r3, #1
 800401c:	6022      	str	r2, [r4, #0]
 800401e:	7018      	strb	r0, [r3, #0]
 8004020:	e7e5      	b.n	8003fee <_puts_r+0x76>
 8004022:	bf00      	nop
 8004024:	08005e60 	.word	0x08005e60
 8004028:	08005e80 	.word	0x08005e80
 800402c:	08005e40 	.word	0x08005e40

08004030 <puts>:
 8004030:	4b02      	ldr	r3, [pc, #8]	; (800403c <puts+0xc>)
 8004032:	4601      	mov	r1, r0
 8004034:	6818      	ldr	r0, [r3, #0]
 8004036:	f7ff bf9f 	b.w	8003f78 <_puts_r>
 800403a:	bf00      	nop
 800403c:	2000000c 	.word	0x2000000c

08004040 <__swbuf_r>:
 8004040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004042:	460e      	mov	r6, r1
 8004044:	4614      	mov	r4, r2
 8004046:	4605      	mov	r5, r0
 8004048:	b118      	cbz	r0, 8004052 <__swbuf_r+0x12>
 800404a:	6983      	ldr	r3, [r0, #24]
 800404c:	b90b      	cbnz	r3, 8004052 <__swbuf_r+0x12>
 800404e:	f000 ffeb 	bl	8005028 <__sinit>
 8004052:	4b21      	ldr	r3, [pc, #132]	; (80040d8 <__swbuf_r+0x98>)
 8004054:	429c      	cmp	r4, r3
 8004056:	d12a      	bne.n	80040ae <__swbuf_r+0x6e>
 8004058:	686c      	ldr	r4, [r5, #4]
 800405a:	69a3      	ldr	r3, [r4, #24]
 800405c:	60a3      	str	r3, [r4, #8]
 800405e:	89a3      	ldrh	r3, [r4, #12]
 8004060:	071a      	lsls	r2, r3, #28
 8004062:	d52e      	bpl.n	80040c2 <__swbuf_r+0x82>
 8004064:	6923      	ldr	r3, [r4, #16]
 8004066:	b363      	cbz	r3, 80040c2 <__swbuf_r+0x82>
 8004068:	6923      	ldr	r3, [r4, #16]
 800406a:	6820      	ldr	r0, [r4, #0]
 800406c:	1ac0      	subs	r0, r0, r3
 800406e:	6963      	ldr	r3, [r4, #20]
 8004070:	b2f6      	uxtb	r6, r6
 8004072:	4283      	cmp	r3, r0
 8004074:	4637      	mov	r7, r6
 8004076:	dc04      	bgt.n	8004082 <__swbuf_r+0x42>
 8004078:	4621      	mov	r1, r4
 800407a:	4628      	mov	r0, r5
 800407c:	f000 ff6a 	bl	8004f54 <_fflush_r>
 8004080:	bb28      	cbnz	r0, 80040ce <__swbuf_r+0x8e>
 8004082:	68a3      	ldr	r3, [r4, #8]
 8004084:	3b01      	subs	r3, #1
 8004086:	60a3      	str	r3, [r4, #8]
 8004088:	6823      	ldr	r3, [r4, #0]
 800408a:	1c5a      	adds	r2, r3, #1
 800408c:	6022      	str	r2, [r4, #0]
 800408e:	701e      	strb	r6, [r3, #0]
 8004090:	6963      	ldr	r3, [r4, #20]
 8004092:	3001      	adds	r0, #1
 8004094:	4283      	cmp	r3, r0
 8004096:	d004      	beq.n	80040a2 <__swbuf_r+0x62>
 8004098:	89a3      	ldrh	r3, [r4, #12]
 800409a:	07db      	lsls	r3, r3, #31
 800409c:	d519      	bpl.n	80040d2 <__swbuf_r+0x92>
 800409e:	2e0a      	cmp	r6, #10
 80040a0:	d117      	bne.n	80040d2 <__swbuf_r+0x92>
 80040a2:	4621      	mov	r1, r4
 80040a4:	4628      	mov	r0, r5
 80040a6:	f000 ff55 	bl	8004f54 <_fflush_r>
 80040aa:	b190      	cbz	r0, 80040d2 <__swbuf_r+0x92>
 80040ac:	e00f      	b.n	80040ce <__swbuf_r+0x8e>
 80040ae:	4b0b      	ldr	r3, [pc, #44]	; (80040dc <__swbuf_r+0x9c>)
 80040b0:	429c      	cmp	r4, r3
 80040b2:	d101      	bne.n	80040b8 <__swbuf_r+0x78>
 80040b4:	68ac      	ldr	r4, [r5, #8]
 80040b6:	e7d0      	b.n	800405a <__swbuf_r+0x1a>
 80040b8:	4b09      	ldr	r3, [pc, #36]	; (80040e0 <__swbuf_r+0xa0>)
 80040ba:	429c      	cmp	r4, r3
 80040bc:	bf08      	it	eq
 80040be:	68ec      	ldreq	r4, [r5, #12]
 80040c0:	e7cb      	b.n	800405a <__swbuf_r+0x1a>
 80040c2:	4621      	mov	r1, r4
 80040c4:	4628      	mov	r0, r5
 80040c6:	f000 f80d 	bl	80040e4 <__swsetup_r>
 80040ca:	2800      	cmp	r0, #0
 80040cc:	d0cc      	beq.n	8004068 <__swbuf_r+0x28>
 80040ce:	f04f 37ff 	mov.w	r7, #4294967295
 80040d2:	4638      	mov	r0, r7
 80040d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040d6:	bf00      	nop
 80040d8:	08005e60 	.word	0x08005e60
 80040dc:	08005e80 	.word	0x08005e80
 80040e0:	08005e40 	.word	0x08005e40

080040e4 <__swsetup_r>:
 80040e4:	4b32      	ldr	r3, [pc, #200]	; (80041b0 <__swsetup_r+0xcc>)
 80040e6:	b570      	push	{r4, r5, r6, lr}
 80040e8:	681d      	ldr	r5, [r3, #0]
 80040ea:	4606      	mov	r6, r0
 80040ec:	460c      	mov	r4, r1
 80040ee:	b125      	cbz	r5, 80040fa <__swsetup_r+0x16>
 80040f0:	69ab      	ldr	r3, [r5, #24]
 80040f2:	b913      	cbnz	r3, 80040fa <__swsetup_r+0x16>
 80040f4:	4628      	mov	r0, r5
 80040f6:	f000 ff97 	bl	8005028 <__sinit>
 80040fa:	4b2e      	ldr	r3, [pc, #184]	; (80041b4 <__swsetup_r+0xd0>)
 80040fc:	429c      	cmp	r4, r3
 80040fe:	d10f      	bne.n	8004120 <__swsetup_r+0x3c>
 8004100:	686c      	ldr	r4, [r5, #4]
 8004102:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004106:	b29a      	uxth	r2, r3
 8004108:	0715      	lsls	r5, r2, #28
 800410a:	d42c      	bmi.n	8004166 <__swsetup_r+0x82>
 800410c:	06d0      	lsls	r0, r2, #27
 800410e:	d411      	bmi.n	8004134 <__swsetup_r+0x50>
 8004110:	2209      	movs	r2, #9
 8004112:	6032      	str	r2, [r6, #0]
 8004114:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004118:	81a3      	strh	r3, [r4, #12]
 800411a:	f04f 30ff 	mov.w	r0, #4294967295
 800411e:	e03e      	b.n	800419e <__swsetup_r+0xba>
 8004120:	4b25      	ldr	r3, [pc, #148]	; (80041b8 <__swsetup_r+0xd4>)
 8004122:	429c      	cmp	r4, r3
 8004124:	d101      	bne.n	800412a <__swsetup_r+0x46>
 8004126:	68ac      	ldr	r4, [r5, #8]
 8004128:	e7eb      	b.n	8004102 <__swsetup_r+0x1e>
 800412a:	4b24      	ldr	r3, [pc, #144]	; (80041bc <__swsetup_r+0xd8>)
 800412c:	429c      	cmp	r4, r3
 800412e:	bf08      	it	eq
 8004130:	68ec      	ldreq	r4, [r5, #12]
 8004132:	e7e6      	b.n	8004102 <__swsetup_r+0x1e>
 8004134:	0751      	lsls	r1, r2, #29
 8004136:	d512      	bpl.n	800415e <__swsetup_r+0x7a>
 8004138:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800413a:	b141      	cbz	r1, 800414e <__swsetup_r+0x6a>
 800413c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004140:	4299      	cmp	r1, r3
 8004142:	d002      	beq.n	800414a <__swsetup_r+0x66>
 8004144:	4630      	mov	r0, r6
 8004146:	f001 fb67 	bl	8005818 <_free_r>
 800414a:	2300      	movs	r3, #0
 800414c:	6363      	str	r3, [r4, #52]	; 0x34
 800414e:	89a3      	ldrh	r3, [r4, #12]
 8004150:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004154:	81a3      	strh	r3, [r4, #12]
 8004156:	2300      	movs	r3, #0
 8004158:	6063      	str	r3, [r4, #4]
 800415a:	6923      	ldr	r3, [r4, #16]
 800415c:	6023      	str	r3, [r4, #0]
 800415e:	89a3      	ldrh	r3, [r4, #12]
 8004160:	f043 0308 	orr.w	r3, r3, #8
 8004164:	81a3      	strh	r3, [r4, #12]
 8004166:	6923      	ldr	r3, [r4, #16]
 8004168:	b94b      	cbnz	r3, 800417e <__swsetup_r+0x9a>
 800416a:	89a3      	ldrh	r3, [r4, #12]
 800416c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004170:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004174:	d003      	beq.n	800417e <__swsetup_r+0x9a>
 8004176:	4621      	mov	r1, r4
 8004178:	4630      	mov	r0, r6
 800417a:	f001 f811 	bl	80051a0 <__smakebuf_r>
 800417e:	89a2      	ldrh	r2, [r4, #12]
 8004180:	f012 0301 	ands.w	r3, r2, #1
 8004184:	d00c      	beq.n	80041a0 <__swsetup_r+0xbc>
 8004186:	2300      	movs	r3, #0
 8004188:	60a3      	str	r3, [r4, #8]
 800418a:	6963      	ldr	r3, [r4, #20]
 800418c:	425b      	negs	r3, r3
 800418e:	61a3      	str	r3, [r4, #24]
 8004190:	6923      	ldr	r3, [r4, #16]
 8004192:	b953      	cbnz	r3, 80041aa <__swsetup_r+0xc6>
 8004194:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004198:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800419c:	d1ba      	bne.n	8004114 <__swsetup_r+0x30>
 800419e:	bd70      	pop	{r4, r5, r6, pc}
 80041a0:	0792      	lsls	r2, r2, #30
 80041a2:	bf58      	it	pl
 80041a4:	6963      	ldrpl	r3, [r4, #20]
 80041a6:	60a3      	str	r3, [r4, #8]
 80041a8:	e7f2      	b.n	8004190 <__swsetup_r+0xac>
 80041aa:	2000      	movs	r0, #0
 80041ac:	e7f7      	b.n	800419e <__swsetup_r+0xba>
 80041ae:	bf00      	nop
 80041b0:	2000000c 	.word	0x2000000c
 80041b4:	08005e60 	.word	0x08005e60
 80041b8:	08005e80 	.word	0x08005e80
 80041bc:	08005e40 	.word	0x08005e40

080041c0 <quorem>:
 80041c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041c4:	6903      	ldr	r3, [r0, #16]
 80041c6:	690c      	ldr	r4, [r1, #16]
 80041c8:	42a3      	cmp	r3, r4
 80041ca:	4680      	mov	r8, r0
 80041cc:	f2c0 8082 	blt.w	80042d4 <quorem+0x114>
 80041d0:	3c01      	subs	r4, #1
 80041d2:	f101 0714 	add.w	r7, r1, #20
 80041d6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80041da:	f100 0614 	add.w	r6, r0, #20
 80041de:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80041e2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80041e6:	eb06 030c 	add.w	r3, r6, ip
 80041ea:	3501      	adds	r5, #1
 80041ec:	eb07 090c 	add.w	r9, r7, ip
 80041f0:	9301      	str	r3, [sp, #4]
 80041f2:	fbb0 f5f5 	udiv	r5, r0, r5
 80041f6:	b395      	cbz	r5, 800425e <quorem+0x9e>
 80041f8:	f04f 0a00 	mov.w	sl, #0
 80041fc:	4638      	mov	r0, r7
 80041fe:	46b6      	mov	lr, r6
 8004200:	46d3      	mov	fp, sl
 8004202:	f850 2b04 	ldr.w	r2, [r0], #4
 8004206:	b293      	uxth	r3, r2
 8004208:	fb05 a303 	mla	r3, r5, r3, sl
 800420c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004210:	b29b      	uxth	r3, r3
 8004212:	ebab 0303 	sub.w	r3, fp, r3
 8004216:	0c12      	lsrs	r2, r2, #16
 8004218:	f8de b000 	ldr.w	fp, [lr]
 800421c:	fb05 a202 	mla	r2, r5, r2, sl
 8004220:	fa13 f38b 	uxtah	r3, r3, fp
 8004224:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004228:	fa1f fb82 	uxth.w	fp, r2
 800422c:	f8de 2000 	ldr.w	r2, [lr]
 8004230:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004234:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004238:	b29b      	uxth	r3, r3
 800423a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800423e:	4581      	cmp	r9, r0
 8004240:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004244:	f84e 3b04 	str.w	r3, [lr], #4
 8004248:	d2db      	bcs.n	8004202 <quorem+0x42>
 800424a:	f856 300c 	ldr.w	r3, [r6, ip]
 800424e:	b933      	cbnz	r3, 800425e <quorem+0x9e>
 8004250:	9b01      	ldr	r3, [sp, #4]
 8004252:	3b04      	subs	r3, #4
 8004254:	429e      	cmp	r6, r3
 8004256:	461a      	mov	r2, r3
 8004258:	d330      	bcc.n	80042bc <quorem+0xfc>
 800425a:	f8c8 4010 	str.w	r4, [r8, #16]
 800425e:	4640      	mov	r0, r8
 8004260:	f001 fa06 	bl	8005670 <__mcmp>
 8004264:	2800      	cmp	r0, #0
 8004266:	db25      	blt.n	80042b4 <quorem+0xf4>
 8004268:	3501      	adds	r5, #1
 800426a:	4630      	mov	r0, r6
 800426c:	f04f 0c00 	mov.w	ip, #0
 8004270:	f857 2b04 	ldr.w	r2, [r7], #4
 8004274:	f8d0 e000 	ldr.w	lr, [r0]
 8004278:	b293      	uxth	r3, r2
 800427a:	ebac 0303 	sub.w	r3, ip, r3
 800427e:	0c12      	lsrs	r2, r2, #16
 8004280:	fa13 f38e 	uxtah	r3, r3, lr
 8004284:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004288:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800428c:	b29b      	uxth	r3, r3
 800428e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004292:	45b9      	cmp	r9, r7
 8004294:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004298:	f840 3b04 	str.w	r3, [r0], #4
 800429c:	d2e8      	bcs.n	8004270 <quorem+0xb0>
 800429e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80042a2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80042a6:	b92a      	cbnz	r2, 80042b4 <quorem+0xf4>
 80042a8:	3b04      	subs	r3, #4
 80042aa:	429e      	cmp	r6, r3
 80042ac:	461a      	mov	r2, r3
 80042ae:	d30b      	bcc.n	80042c8 <quorem+0x108>
 80042b0:	f8c8 4010 	str.w	r4, [r8, #16]
 80042b4:	4628      	mov	r0, r5
 80042b6:	b003      	add	sp, #12
 80042b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042bc:	6812      	ldr	r2, [r2, #0]
 80042be:	3b04      	subs	r3, #4
 80042c0:	2a00      	cmp	r2, #0
 80042c2:	d1ca      	bne.n	800425a <quorem+0x9a>
 80042c4:	3c01      	subs	r4, #1
 80042c6:	e7c5      	b.n	8004254 <quorem+0x94>
 80042c8:	6812      	ldr	r2, [r2, #0]
 80042ca:	3b04      	subs	r3, #4
 80042cc:	2a00      	cmp	r2, #0
 80042ce:	d1ef      	bne.n	80042b0 <quorem+0xf0>
 80042d0:	3c01      	subs	r4, #1
 80042d2:	e7ea      	b.n	80042aa <quorem+0xea>
 80042d4:	2000      	movs	r0, #0
 80042d6:	e7ee      	b.n	80042b6 <quorem+0xf6>

080042d8 <_dtoa_r>:
 80042d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042dc:	ec57 6b10 	vmov	r6, r7, d0
 80042e0:	b097      	sub	sp, #92	; 0x5c
 80042e2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80042e4:	9106      	str	r1, [sp, #24]
 80042e6:	4604      	mov	r4, r0
 80042e8:	920b      	str	r2, [sp, #44]	; 0x2c
 80042ea:	9312      	str	r3, [sp, #72]	; 0x48
 80042ec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80042f0:	e9cd 6700 	strd	r6, r7, [sp]
 80042f4:	b93d      	cbnz	r5, 8004306 <_dtoa_r+0x2e>
 80042f6:	2010      	movs	r0, #16
 80042f8:	f000 ff92 	bl	8005220 <malloc>
 80042fc:	6260      	str	r0, [r4, #36]	; 0x24
 80042fe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004302:	6005      	str	r5, [r0, #0]
 8004304:	60c5      	str	r5, [r0, #12]
 8004306:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004308:	6819      	ldr	r1, [r3, #0]
 800430a:	b151      	cbz	r1, 8004322 <_dtoa_r+0x4a>
 800430c:	685a      	ldr	r2, [r3, #4]
 800430e:	604a      	str	r2, [r1, #4]
 8004310:	2301      	movs	r3, #1
 8004312:	4093      	lsls	r3, r2
 8004314:	608b      	str	r3, [r1, #8]
 8004316:	4620      	mov	r0, r4
 8004318:	f000 ffc9 	bl	80052ae <_Bfree>
 800431c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800431e:	2200      	movs	r2, #0
 8004320:	601a      	str	r2, [r3, #0]
 8004322:	1e3b      	subs	r3, r7, #0
 8004324:	bfbb      	ittet	lt
 8004326:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800432a:	9301      	strlt	r3, [sp, #4]
 800432c:	2300      	movge	r3, #0
 800432e:	2201      	movlt	r2, #1
 8004330:	bfac      	ite	ge
 8004332:	f8c8 3000 	strge.w	r3, [r8]
 8004336:	f8c8 2000 	strlt.w	r2, [r8]
 800433a:	4baf      	ldr	r3, [pc, #700]	; (80045f8 <_dtoa_r+0x320>)
 800433c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004340:	ea33 0308 	bics.w	r3, r3, r8
 8004344:	d114      	bne.n	8004370 <_dtoa_r+0x98>
 8004346:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004348:	f242 730f 	movw	r3, #9999	; 0x270f
 800434c:	6013      	str	r3, [r2, #0]
 800434e:	9b00      	ldr	r3, [sp, #0]
 8004350:	b923      	cbnz	r3, 800435c <_dtoa_r+0x84>
 8004352:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004356:	2800      	cmp	r0, #0
 8004358:	f000 8542 	beq.w	8004de0 <_dtoa_r+0xb08>
 800435c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800435e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800460c <_dtoa_r+0x334>
 8004362:	2b00      	cmp	r3, #0
 8004364:	f000 8544 	beq.w	8004df0 <_dtoa_r+0xb18>
 8004368:	f10b 0303 	add.w	r3, fp, #3
 800436c:	f000 bd3e 	b.w	8004dec <_dtoa_r+0xb14>
 8004370:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004374:	2200      	movs	r2, #0
 8004376:	2300      	movs	r3, #0
 8004378:	4630      	mov	r0, r6
 800437a:	4639      	mov	r1, r7
 800437c:	f7fc fba4 	bl	8000ac8 <__aeabi_dcmpeq>
 8004380:	4681      	mov	r9, r0
 8004382:	b168      	cbz	r0, 80043a0 <_dtoa_r+0xc8>
 8004384:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004386:	2301      	movs	r3, #1
 8004388:	6013      	str	r3, [r2, #0]
 800438a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800438c:	2b00      	cmp	r3, #0
 800438e:	f000 8524 	beq.w	8004dda <_dtoa_r+0xb02>
 8004392:	4b9a      	ldr	r3, [pc, #616]	; (80045fc <_dtoa_r+0x324>)
 8004394:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004396:	f103 3bff 	add.w	fp, r3, #4294967295
 800439a:	6013      	str	r3, [r2, #0]
 800439c:	f000 bd28 	b.w	8004df0 <_dtoa_r+0xb18>
 80043a0:	aa14      	add	r2, sp, #80	; 0x50
 80043a2:	a915      	add	r1, sp, #84	; 0x54
 80043a4:	ec47 6b10 	vmov	d0, r6, r7
 80043a8:	4620      	mov	r0, r4
 80043aa:	f001 f9d8 	bl	800575e <__d2b>
 80043ae:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80043b2:	9004      	str	r0, [sp, #16]
 80043b4:	2d00      	cmp	r5, #0
 80043b6:	d07c      	beq.n	80044b2 <_dtoa_r+0x1da>
 80043b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80043bc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80043c0:	46b2      	mov	sl, r6
 80043c2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80043c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80043ca:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80043ce:	2200      	movs	r2, #0
 80043d0:	4b8b      	ldr	r3, [pc, #556]	; (8004600 <_dtoa_r+0x328>)
 80043d2:	4650      	mov	r0, sl
 80043d4:	4659      	mov	r1, fp
 80043d6:	f7fb ff57 	bl	8000288 <__aeabi_dsub>
 80043da:	a381      	add	r3, pc, #516	; (adr r3, 80045e0 <_dtoa_r+0x308>)
 80043dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e0:	f7fc f90a 	bl	80005f8 <__aeabi_dmul>
 80043e4:	a380      	add	r3, pc, #512	; (adr r3, 80045e8 <_dtoa_r+0x310>)
 80043e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ea:	f7fb ff4f 	bl	800028c <__adddf3>
 80043ee:	4606      	mov	r6, r0
 80043f0:	4628      	mov	r0, r5
 80043f2:	460f      	mov	r7, r1
 80043f4:	f7fc f896 	bl	8000524 <__aeabi_i2d>
 80043f8:	a37d      	add	r3, pc, #500	; (adr r3, 80045f0 <_dtoa_r+0x318>)
 80043fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043fe:	f7fc f8fb 	bl	80005f8 <__aeabi_dmul>
 8004402:	4602      	mov	r2, r0
 8004404:	460b      	mov	r3, r1
 8004406:	4630      	mov	r0, r6
 8004408:	4639      	mov	r1, r7
 800440a:	f7fb ff3f 	bl	800028c <__adddf3>
 800440e:	4606      	mov	r6, r0
 8004410:	460f      	mov	r7, r1
 8004412:	f7fc fba1 	bl	8000b58 <__aeabi_d2iz>
 8004416:	2200      	movs	r2, #0
 8004418:	4682      	mov	sl, r0
 800441a:	2300      	movs	r3, #0
 800441c:	4630      	mov	r0, r6
 800441e:	4639      	mov	r1, r7
 8004420:	f7fc fb5c 	bl	8000adc <__aeabi_dcmplt>
 8004424:	b148      	cbz	r0, 800443a <_dtoa_r+0x162>
 8004426:	4650      	mov	r0, sl
 8004428:	f7fc f87c 	bl	8000524 <__aeabi_i2d>
 800442c:	4632      	mov	r2, r6
 800442e:	463b      	mov	r3, r7
 8004430:	f7fc fb4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8004434:	b908      	cbnz	r0, 800443a <_dtoa_r+0x162>
 8004436:	f10a 3aff 	add.w	sl, sl, #4294967295
 800443a:	f1ba 0f16 	cmp.w	sl, #22
 800443e:	d859      	bhi.n	80044f4 <_dtoa_r+0x21c>
 8004440:	4970      	ldr	r1, [pc, #448]	; (8004604 <_dtoa_r+0x32c>)
 8004442:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8004446:	e9dd 2300 	ldrd	r2, r3, [sp]
 800444a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800444e:	f7fc fb63 	bl	8000b18 <__aeabi_dcmpgt>
 8004452:	2800      	cmp	r0, #0
 8004454:	d050      	beq.n	80044f8 <_dtoa_r+0x220>
 8004456:	f10a 3aff 	add.w	sl, sl, #4294967295
 800445a:	2300      	movs	r3, #0
 800445c:	930f      	str	r3, [sp, #60]	; 0x3c
 800445e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004460:	1b5d      	subs	r5, r3, r5
 8004462:	f1b5 0801 	subs.w	r8, r5, #1
 8004466:	bf49      	itett	mi
 8004468:	f1c5 0301 	rsbmi	r3, r5, #1
 800446c:	2300      	movpl	r3, #0
 800446e:	9305      	strmi	r3, [sp, #20]
 8004470:	f04f 0800 	movmi.w	r8, #0
 8004474:	bf58      	it	pl
 8004476:	9305      	strpl	r3, [sp, #20]
 8004478:	f1ba 0f00 	cmp.w	sl, #0
 800447c:	db3e      	blt.n	80044fc <_dtoa_r+0x224>
 800447e:	2300      	movs	r3, #0
 8004480:	44d0      	add	r8, sl
 8004482:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8004486:	9307      	str	r3, [sp, #28]
 8004488:	9b06      	ldr	r3, [sp, #24]
 800448a:	2b09      	cmp	r3, #9
 800448c:	f200 8090 	bhi.w	80045b0 <_dtoa_r+0x2d8>
 8004490:	2b05      	cmp	r3, #5
 8004492:	bfc4      	itt	gt
 8004494:	3b04      	subgt	r3, #4
 8004496:	9306      	strgt	r3, [sp, #24]
 8004498:	9b06      	ldr	r3, [sp, #24]
 800449a:	f1a3 0302 	sub.w	r3, r3, #2
 800449e:	bfcc      	ite	gt
 80044a0:	2500      	movgt	r5, #0
 80044a2:	2501      	movle	r5, #1
 80044a4:	2b03      	cmp	r3, #3
 80044a6:	f200 808f 	bhi.w	80045c8 <_dtoa_r+0x2f0>
 80044aa:	e8df f003 	tbb	[pc, r3]
 80044ae:	7f7d      	.short	0x7f7d
 80044b0:	7131      	.short	0x7131
 80044b2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80044b6:	441d      	add	r5, r3
 80044b8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80044bc:	2820      	cmp	r0, #32
 80044be:	dd13      	ble.n	80044e8 <_dtoa_r+0x210>
 80044c0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80044c4:	9b00      	ldr	r3, [sp, #0]
 80044c6:	fa08 f800 	lsl.w	r8, r8, r0
 80044ca:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80044ce:	fa23 f000 	lsr.w	r0, r3, r0
 80044d2:	ea48 0000 	orr.w	r0, r8, r0
 80044d6:	f7fc f815 	bl	8000504 <__aeabi_ui2d>
 80044da:	2301      	movs	r3, #1
 80044dc:	4682      	mov	sl, r0
 80044de:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80044e2:	3d01      	subs	r5, #1
 80044e4:	9313      	str	r3, [sp, #76]	; 0x4c
 80044e6:	e772      	b.n	80043ce <_dtoa_r+0xf6>
 80044e8:	9b00      	ldr	r3, [sp, #0]
 80044ea:	f1c0 0020 	rsb	r0, r0, #32
 80044ee:	fa03 f000 	lsl.w	r0, r3, r0
 80044f2:	e7f0      	b.n	80044d6 <_dtoa_r+0x1fe>
 80044f4:	2301      	movs	r3, #1
 80044f6:	e7b1      	b.n	800445c <_dtoa_r+0x184>
 80044f8:	900f      	str	r0, [sp, #60]	; 0x3c
 80044fa:	e7b0      	b.n	800445e <_dtoa_r+0x186>
 80044fc:	9b05      	ldr	r3, [sp, #20]
 80044fe:	eba3 030a 	sub.w	r3, r3, sl
 8004502:	9305      	str	r3, [sp, #20]
 8004504:	f1ca 0300 	rsb	r3, sl, #0
 8004508:	9307      	str	r3, [sp, #28]
 800450a:	2300      	movs	r3, #0
 800450c:	930e      	str	r3, [sp, #56]	; 0x38
 800450e:	e7bb      	b.n	8004488 <_dtoa_r+0x1b0>
 8004510:	2301      	movs	r3, #1
 8004512:	930a      	str	r3, [sp, #40]	; 0x28
 8004514:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004516:	2b00      	cmp	r3, #0
 8004518:	dd59      	ble.n	80045ce <_dtoa_r+0x2f6>
 800451a:	9302      	str	r3, [sp, #8]
 800451c:	4699      	mov	r9, r3
 800451e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004520:	2200      	movs	r2, #0
 8004522:	6072      	str	r2, [r6, #4]
 8004524:	2204      	movs	r2, #4
 8004526:	f102 0014 	add.w	r0, r2, #20
 800452a:	4298      	cmp	r0, r3
 800452c:	6871      	ldr	r1, [r6, #4]
 800452e:	d953      	bls.n	80045d8 <_dtoa_r+0x300>
 8004530:	4620      	mov	r0, r4
 8004532:	f000 fe88 	bl	8005246 <_Balloc>
 8004536:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004538:	6030      	str	r0, [r6, #0]
 800453a:	f1b9 0f0e 	cmp.w	r9, #14
 800453e:	f8d3 b000 	ldr.w	fp, [r3]
 8004542:	f200 80e6 	bhi.w	8004712 <_dtoa_r+0x43a>
 8004546:	2d00      	cmp	r5, #0
 8004548:	f000 80e3 	beq.w	8004712 <_dtoa_r+0x43a>
 800454c:	ed9d 7b00 	vldr	d7, [sp]
 8004550:	f1ba 0f00 	cmp.w	sl, #0
 8004554:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8004558:	dd74      	ble.n	8004644 <_dtoa_r+0x36c>
 800455a:	4a2a      	ldr	r2, [pc, #168]	; (8004604 <_dtoa_r+0x32c>)
 800455c:	f00a 030f 	and.w	r3, sl, #15
 8004560:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004564:	ed93 7b00 	vldr	d7, [r3]
 8004568:	ea4f 162a 	mov.w	r6, sl, asr #4
 800456c:	06f0      	lsls	r0, r6, #27
 800456e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8004572:	d565      	bpl.n	8004640 <_dtoa_r+0x368>
 8004574:	4b24      	ldr	r3, [pc, #144]	; (8004608 <_dtoa_r+0x330>)
 8004576:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800457a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800457e:	f7fc f965 	bl	800084c <__aeabi_ddiv>
 8004582:	e9cd 0100 	strd	r0, r1, [sp]
 8004586:	f006 060f 	and.w	r6, r6, #15
 800458a:	2503      	movs	r5, #3
 800458c:	4f1e      	ldr	r7, [pc, #120]	; (8004608 <_dtoa_r+0x330>)
 800458e:	e04c      	b.n	800462a <_dtoa_r+0x352>
 8004590:	2301      	movs	r3, #1
 8004592:	930a      	str	r3, [sp, #40]	; 0x28
 8004594:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004596:	4453      	add	r3, sl
 8004598:	f103 0901 	add.w	r9, r3, #1
 800459c:	9302      	str	r3, [sp, #8]
 800459e:	464b      	mov	r3, r9
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	bfb8      	it	lt
 80045a4:	2301      	movlt	r3, #1
 80045a6:	e7ba      	b.n	800451e <_dtoa_r+0x246>
 80045a8:	2300      	movs	r3, #0
 80045aa:	e7b2      	b.n	8004512 <_dtoa_r+0x23a>
 80045ac:	2300      	movs	r3, #0
 80045ae:	e7f0      	b.n	8004592 <_dtoa_r+0x2ba>
 80045b0:	2501      	movs	r5, #1
 80045b2:	2300      	movs	r3, #0
 80045b4:	9306      	str	r3, [sp, #24]
 80045b6:	950a      	str	r5, [sp, #40]	; 0x28
 80045b8:	f04f 33ff 	mov.w	r3, #4294967295
 80045bc:	9302      	str	r3, [sp, #8]
 80045be:	4699      	mov	r9, r3
 80045c0:	2200      	movs	r2, #0
 80045c2:	2312      	movs	r3, #18
 80045c4:	920b      	str	r2, [sp, #44]	; 0x2c
 80045c6:	e7aa      	b.n	800451e <_dtoa_r+0x246>
 80045c8:	2301      	movs	r3, #1
 80045ca:	930a      	str	r3, [sp, #40]	; 0x28
 80045cc:	e7f4      	b.n	80045b8 <_dtoa_r+0x2e0>
 80045ce:	2301      	movs	r3, #1
 80045d0:	9302      	str	r3, [sp, #8]
 80045d2:	4699      	mov	r9, r3
 80045d4:	461a      	mov	r2, r3
 80045d6:	e7f5      	b.n	80045c4 <_dtoa_r+0x2ec>
 80045d8:	3101      	adds	r1, #1
 80045da:	6071      	str	r1, [r6, #4]
 80045dc:	0052      	lsls	r2, r2, #1
 80045de:	e7a2      	b.n	8004526 <_dtoa_r+0x24e>
 80045e0:	636f4361 	.word	0x636f4361
 80045e4:	3fd287a7 	.word	0x3fd287a7
 80045e8:	8b60c8b3 	.word	0x8b60c8b3
 80045ec:	3fc68a28 	.word	0x3fc68a28
 80045f0:	509f79fb 	.word	0x509f79fb
 80045f4:	3fd34413 	.word	0x3fd34413
 80045f8:	7ff00000 	.word	0x7ff00000
 80045fc:	08005e0d 	.word	0x08005e0d
 8004600:	3ff80000 	.word	0x3ff80000
 8004604:	08005ec8 	.word	0x08005ec8
 8004608:	08005ea0 	.word	0x08005ea0
 800460c:	08005e39 	.word	0x08005e39
 8004610:	07f1      	lsls	r1, r6, #31
 8004612:	d508      	bpl.n	8004626 <_dtoa_r+0x34e>
 8004614:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004618:	e9d7 2300 	ldrd	r2, r3, [r7]
 800461c:	f7fb ffec 	bl	80005f8 <__aeabi_dmul>
 8004620:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004624:	3501      	adds	r5, #1
 8004626:	1076      	asrs	r6, r6, #1
 8004628:	3708      	adds	r7, #8
 800462a:	2e00      	cmp	r6, #0
 800462c:	d1f0      	bne.n	8004610 <_dtoa_r+0x338>
 800462e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004632:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004636:	f7fc f909 	bl	800084c <__aeabi_ddiv>
 800463a:	e9cd 0100 	strd	r0, r1, [sp]
 800463e:	e01a      	b.n	8004676 <_dtoa_r+0x39e>
 8004640:	2502      	movs	r5, #2
 8004642:	e7a3      	b.n	800458c <_dtoa_r+0x2b4>
 8004644:	f000 80a0 	beq.w	8004788 <_dtoa_r+0x4b0>
 8004648:	f1ca 0600 	rsb	r6, sl, #0
 800464c:	4b9f      	ldr	r3, [pc, #636]	; (80048cc <_dtoa_r+0x5f4>)
 800464e:	4fa0      	ldr	r7, [pc, #640]	; (80048d0 <_dtoa_r+0x5f8>)
 8004650:	f006 020f 	and.w	r2, r6, #15
 8004654:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800465c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004660:	f7fb ffca 	bl	80005f8 <__aeabi_dmul>
 8004664:	e9cd 0100 	strd	r0, r1, [sp]
 8004668:	1136      	asrs	r6, r6, #4
 800466a:	2300      	movs	r3, #0
 800466c:	2502      	movs	r5, #2
 800466e:	2e00      	cmp	r6, #0
 8004670:	d17f      	bne.n	8004772 <_dtoa_r+0x49a>
 8004672:	2b00      	cmp	r3, #0
 8004674:	d1e1      	bne.n	800463a <_dtoa_r+0x362>
 8004676:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004678:	2b00      	cmp	r3, #0
 800467a:	f000 8087 	beq.w	800478c <_dtoa_r+0x4b4>
 800467e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004682:	2200      	movs	r2, #0
 8004684:	4b93      	ldr	r3, [pc, #588]	; (80048d4 <_dtoa_r+0x5fc>)
 8004686:	4630      	mov	r0, r6
 8004688:	4639      	mov	r1, r7
 800468a:	f7fc fa27 	bl	8000adc <__aeabi_dcmplt>
 800468e:	2800      	cmp	r0, #0
 8004690:	d07c      	beq.n	800478c <_dtoa_r+0x4b4>
 8004692:	f1b9 0f00 	cmp.w	r9, #0
 8004696:	d079      	beq.n	800478c <_dtoa_r+0x4b4>
 8004698:	9b02      	ldr	r3, [sp, #8]
 800469a:	2b00      	cmp	r3, #0
 800469c:	dd35      	ble.n	800470a <_dtoa_r+0x432>
 800469e:	f10a 33ff 	add.w	r3, sl, #4294967295
 80046a2:	9308      	str	r3, [sp, #32]
 80046a4:	4639      	mov	r1, r7
 80046a6:	2200      	movs	r2, #0
 80046a8:	4b8b      	ldr	r3, [pc, #556]	; (80048d8 <_dtoa_r+0x600>)
 80046aa:	4630      	mov	r0, r6
 80046ac:	f7fb ffa4 	bl	80005f8 <__aeabi_dmul>
 80046b0:	e9cd 0100 	strd	r0, r1, [sp]
 80046b4:	9f02      	ldr	r7, [sp, #8]
 80046b6:	3501      	adds	r5, #1
 80046b8:	4628      	mov	r0, r5
 80046ba:	f7fb ff33 	bl	8000524 <__aeabi_i2d>
 80046be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80046c2:	f7fb ff99 	bl	80005f8 <__aeabi_dmul>
 80046c6:	2200      	movs	r2, #0
 80046c8:	4b84      	ldr	r3, [pc, #528]	; (80048dc <_dtoa_r+0x604>)
 80046ca:	f7fb fddf 	bl	800028c <__adddf3>
 80046ce:	4605      	mov	r5, r0
 80046d0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80046d4:	2f00      	cmp	r7, #0
 80046d6:	d15d      	bne.n	8004794 <_dtoa_r+0x4bc>
 80046d8:	2200      	movs	r2, #0
 80046da:	4b81      	ldr	r3, [pc, #516]	; (80048e0 <_dtoa_r+0x608>)
 80046dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80046e0:	f7fb fdd2 	bl	8000288 <__aeabi_dsub>
 80046e4:	462a      	mov	r2, r5
 80046e6:	4633      	mov	r3, r6
 80046e8:	e9cd 0100 	strd	r0, r1, [sp]
 80046ec:	f7fc fa14 	bl	8000b18 <__aeabi_dcmpgt>
 80046f0:	2800      	cmp	r0, #0
 80046f2:	f040 8288 	bne.w	8004c06 <_dtoa_r+0x92e>
 80046f6:	462a      	mov	r2, r5
 80046f8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80046fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004700:	f7fc f9ec 	bl	8000adc <__aeabi_dcmplt>
 8004704:	2800      	cmp	r0, #0
 8004706:	f040 827c 	bne.w	8004c02 <_dtoa_r+0x92a>
 800470a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800470e:	e9cd 2300 	strd	r2, r3, [sp]
 8004712:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004714:	2b00      	cmp	r3, #0
 8004716:	f2c0 8150 	blt.w	80049ba <_dtoa_r+0x6e2>
 800471a:	f1ba 0f0e 	cmp.w	sl, #14
 800471e:	f300 814c 	bgt.w	80049ba <_dtoa_r+0x6e2>
 8004722:	4b6a      	ldr	r3, [pc, #424]	; (80048cc <_dtoa_r+0x5f4>)
 8004724:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004728:	ed93 7b00 	vldr	d7, [r3]
 800472c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800472e:	2b00      	cmp	r3, #0
 8004730:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004734:	f280 80d8 	bge.w	80048e8 <_dtoa_r+0x610>
 8004738:	f1b9 0f00 	cmp.w	r9, #0
 800473c:	f300 80d4 	bgt.w	80048e8 <_dtoa_r+0x610>
 8004740:	f040 825e 	bne.w	8004c00 <_dtoa_r+0x928>
 8004744:	2200      	movs	r2, #0
 8004746:	4b66      	ldr	r3, [pc, #408]	; (80048e0 <_dtoa_r+0x608>)
 8004748:	ec51 0b17 	vmov	r0, r1, d7
 800474c:	f7fb ff54 	bl	80005f8 <__aeabi_dmul>
 8004750:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004754:	f7fc f9d6 	bl	8000b04 <__aeabi_dcmpge>
 8004758:	464f      	mov	r7, r9
 800475a:	464e      	mov	r6, r9
 800475c:	2800      	cmp	r0, #0
 800475e:	f040 8234 	bne.w	8004bca <_dtoa_r+0x8f2>
 8004762:	2331      	movs	r3, #49	; 0x31
 8004764:	f10b 0501 	add.w	r5, fp, #1
 8004768:	f88b 3000 	strb.w	r3, [fp]
 800476c:	f10a 0a01 	add.w	sl, sl, #1
 8004770:	e22f      	b.n	8004bd2 <_dtoa_r+0x8fa>
 8004772:	07f2      	lsls	r2, r6, #31
 8004774:	d505      	bpl.n	8004782 <_dtoa_r+0x4aa>
 8004776:	e9d7 2300 	ldrd	r2, r3, [r7]
 800477a:	f7fb ff3d 	bl	80005f8 <__aeabi_dmul>
 800477e:	3501      	adds	r5, #1
 8004780:	2301      	movs	r3, #1
 8004782:	1076      	asrs	r6, r6, #1
 8004784:	3708      	adds	r7, #8
 8004786:	e772      	b.n	800466e <_dtoa_r+0x396>
 8004788:	2502      	movs	r5, #2
 800478a:	e774      	b.n	8004676 <_dtoa_r+0x39e>
 800478c:	f8cd a020 	str.w	sl, [sp, #32]
 8004790:	464f      	mov	r7, r9
 8004792:	e791      	b.n	80046b8 <_dtoa_r+0x3e0>
 8004794:	4b4d      	ldr	r3, [pc, #308]	; (80048cc <_dtoa_r+0x5f4>)
 8004796:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800479a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800479e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d047      	beq.n	8004834 <_dtoa_r+0x55c>
 80047a4:	4602      	mov	r2, r0
 80047a6:	460b      	mov	r3, r1
 80047a8:	2000      	movs	r0, #0
 80047aa:	494e      	ldr	r1, [pc, #312]	; (80048e4 <_dtoa_r+0x60c>)
 80047ac:	f7fc f84e 	bl	800084c <__aeabi_ddiv>
 80047b0:	462a      	mov	r2, r5
 80047b2:	4633      	mov	r3, r6
 80047b4:	f7fb fd68 	bl	8000288 <__aeabi_dsub>
 80047b8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80047bc:	465d      	mov	r5, fp
 80047be:	e9dd 0100 	ldrd	r0, r1, [sp]
 80047c2:	f7fc f9c9 	bl	8000b58 <__aeabi_d2iz>
 80047c6:	4606      	mov	r6, r0
 80047c8:	f7fb feac 	bl	8000524 <__aeabi_i2d>
 80047cc:	4602      	mov	r2, r0
 80047ce:	460b      	mov	r3, r1
 80047d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80047d4:	f7fb fd58 	bl	8000288 <__aeabi_dsub>
 80047d8:	3630      	adds	r6, #48	; 0x30
 80047da:	f805 6b01 	strb.w	r6, [r5], #1
 80047de:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80047e2:	e9cd 0100 	strd	r0, r1, [sp]
 80047e6:	f7fc f979 	bl	8000adc <__aeabi_dcmplt>
 80047ea:	2800      	cmp	r0, #0
 80047ec:	d163      	bne.n	80048b6 <_dtoa_r+0x5de>
 80047ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80047f2:	2000      	movs	r0, #0
 80047f4:	4937      	ldr	r1, [pc, #220]	; (80048d4 <_dtoa_r+0x5fc>)
 80047f6:	f7fb fd47 	bl	8000288 <__aeabi_dsub>
 80047fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80047fe:	f7fc f96d 	bl	8000adc <__aeabi_dcmplt>
 8004802:	2800      	cmp	r0, #0
 8004804:	f040 80b7 	bne.w	8004976 <_dtoa_r+0x69e>
 8004808:	eba5 030b 	sub.w	r3, r5, fp
 800480c:	429f      	cmp	r7, r3
 800480e:	f77f af7c 	ble.w	800470a <_dtoa_r+0x432>
 8004812:	2200      	movs	r2, #0
 8004814:	4b30      	ldr	r3, [pc, #192]	; (80048d8 <_dtoa_r+0x600>)
 8004816:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800481a:	f7fb feed 	bl	80005f8 <__aeabi_dmul>
 800481e:	2200      	movs	r2, #0
 8004820:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004824:	4b2c      	ldr	r3, [pc, #176]	; (80048d8 <_dtoa_r+0x600>)
 8004826:	e9dd 0100 	ldrd	r0, r1, [sp]
 800482a:	f7fb fee5 	bl	80005f8 <__aeabi_dmul>
 800482e:	e9cd 0100 	strd	r0, r1, [sp]
 8004832:	e7c4      	b.n	80047be <_dtoa_r+0x4e6>
 8004834:	462a      	mov	r2, r5
 8004836:	4633      	mov	r3, r6
 8004838:	f7fb fede 	bl	80005f8 <__aeabi_dmul>
 800483c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004840:	eb0b 0507 	add.w	r5, fp, r7
 8004844:	465e      	mov	r6, fp
 8004846:	e9dd 0100 	ldrd	r0, r1, [sp]
 800484a:	f7fc f985 	bl	8000b58 <__aeabi_d2iz>
 800484e:	4607      	mov	r7, r0
 8004850:	f7fb fe68 	bl	8000524 <__aeabi_i2d>
 8004854:	3730      	adds	r7, #48	; 0x30
 8004856:	4602      	mov	r2, r0
 8004858:	460b      	mov	r3, r1
 800485a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800485e:	f7fb fd13 	bl	8000288 <__aeabi_dsub>
 8004862:	f806 7b01 	strb.w	r7, [r6], #1
 8004866:	42ae      	cmp	r6, r5
 8004868:	e9cd 0100 	strd	r0, r1, [sp]
 800486c:	f04f 0200 	mov.w	r2, #0
 8004870:	d126      	bne.n	80048c0 <_dtoa_r+0x5e8>
 8004872:	4b1c      	ldr	r3, [pc, #112]	; (80048e4 <_dtoa_r+0x60c>)
 8004874:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004878:	f7fb fd08 	bl	800028c <__adddf3>
 800487c:	4602      	mov	r2, r0
 800487e:	460b      	mov	r3, r1
 8004880:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004884:	f7fc f948 	bl	8000b18 <__aeabi_dcmpgt>
 8004888:	2800      	cmp	r0, #0
 800488a:	d174      	bne.n	8004976 <_dtoa_r+0x69e>
 800488c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004890:	2000      	movs	r0, #0
 8004892:	4914      	ldr	r1, [pc, #80]	; (80048e4 <_dtoa_r+0x60c>)
 8004894:	f7fb fcf8 	bl	8000288 <__aeabi_dsub>
 8004898:	4602      	mov	r2, r0
 800489a:	460b      	mov	r3, r1
 800489c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80048a0:	f7fc f91c 	bl	8000adc <__aeabi_dcmplt>
 80048a4:	2800      	cmp	r0, #0
 80048a6:	f43f af30 	beq.w	800470a <_dtoa_r+0x432>
 80048aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80048ae:	2b30      	cmp	r3, #48	; 0x30
 80048b0:	f105 32ff 	add.w	r2, r5, #4294967295
 80048b4:	d002      	beq.n	80048bc <_dtoa_r+0x5e4>
 80048b6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80048ba:	e04a      	b.n	8004952 <_dtoa_r+0x67a>
 80048bc:	4615      	mov	r5, r2
 80048be:	e7f4      	b.n	80048aa <_dtoa_r+0x5d2>
 80048c0:	4b05      	ldr	r3, [pc, #20]	; (80048d8 <_dtoa_r+0x600>)
 80048c2:	f7fb fe99 	bl	80005f8 <__aeabi_dmul>
 80048c6:	e9cd 0100 	strd	r0, r1, [sp]
 80048ca:	e7bc      	b.n	8004846 <_dtoa_r+0x56e>
 80048cc:	08005ec8 	.word	0x08005ec8
 80048d0:	08005ea0 	.word	0x08005ea0
 80048d4:	3ff00000 	.word	0x3ff00000
 80048d8:	40240000 	.word	0x40240000
 80048dc:	401c0000 	.word	0x401c0000
 80048e0:	40140000 	.word	0x40140000
 80048e4:	3fe00000 	.word	0x3fe00000
 80048e8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80048ec:	465d      	mov	r5, fp
 80048ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80048f2:	4630      	mov	r0, r6
 80048f4:	4639      	mov	r1, r7
 80048f6:	f7fb ffa9 	bl	800084c <__aeabi_ddiv>
 80048fa:	f7fc f92d 	bl	8000b58 <__aeabi_d2iz>
 80048fe:	4680      	mov	r8, r0
 8004900:	f7fb fe10 	bl	8000524 <__aeabi_i2d>
 8004904:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004908:	f7fb fe76 	bl	80005f8 <__aeabi_dmul>
 800490c:	4602      	mov	r2, r0
 800490e:	460b      	mov	r3, r1
 8004910:	4630      	mov	r0, r6
 8004912:	4639      	mov	r1, r7
 8004914:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8004918:	f7fb fcb6 	bl	8000288 <__aeabi_dsub>
 800491c:	f805 6b01 	strb.w	r6, [r5], #1
 8004920:	eba5 060b 	sub.w	r6, r5, fp
 8004924:	45b1      	cmp	r9, r6
 8004926:	4602      	mov	r2, r0
 8004928:	460b      	mov	r3, r1
 800492a:	d139      	bne.n	80049a0 <_dtoa_r+0x6c8>
 800492c:	f7fb fcae 	bl	800028c <__adddf3>
 8004930:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004934:	4606      	mov	r6, r0
 8004936:	460f      	mov	r7, r1
 8004938:	f7fc f8ee 	bl	8000b18 <__aeabi_dcmpgt>
 800493c:	b9c8      	cbnz	r0, 8004972 <_dtoa_r+0x69a>
 800493e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004942:	4630      	mov	r0, r6
 8004944:	4639      	mov	r1, r7
 8004946:	f7fc f8bf 	bl	8000ac8 <__aeabi_dcmpeq>
 800494a:	b110      	cbz	r0, 8004952 <_dtoa_r+0x67a>
 800494c:	f018 0f01 	tst.w	r8, #1
 8004950:	d10f      	bne.n	8004972 <_dtoa_r+0x69a>
 8004952:	9904      	ldr	r1, [sp, #16]
 8004954:	4620      	mov	r0, r4
 8004956:	f000 fcaa 	bl	80052ae <_Bfree>
 800495a:	2300      	movs	r3, #0
 800495c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800495e:	702b      	strb	r3, [r5, #0]
 8004960:	f10a 0301 	add.w	r3, sl, #1
 8004964:	6013      	str	r3, [r2, #0]
 8004966:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004968:	2b00      	cmp	r3, #0
 800496a:	f000 8241 	beq.w	8004df0 <_dtoa_r+0xb18>
 800496e:	601d      	str	r5, [r3, #0]
 8004970:	e23e      	b.n	8004df0 <_dtoa_r+0xb18>
 8004972:	f8cd a020 	str.w	sl, [sp, #32]
 8004976:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800497a:	2a39      	cmp	r2, #57	; 0x39
 800497c:	f105 33ff 	add.w	r3, r5, #4294967295
 8004980:	d108      	bne.n	8004994 <_dtoa_r+0x6bc>
 8004982:	459b      	cmp	fp, r3
 8004984:	d10a      	bne.n	800499c <_dtoa_r+0x6c4>
 8004986:	9b08      	ldr	r3, [sp, #32]
 8004988:	3301      	adds	r3, #1
 800498a:	9308      	str	r3, [sp, #32]
 800498c:	2330      	movs	r3, #48	; 0x30
 800498e:	f88b 3000 	strb.w	r3, [fp]
 8004992:	465b      	mov	r3, fp
 8004994:	781a      	ldrb	r2, [r3, #0]
 8004996:	3201      	adds	r2, #1
 8004998:	701a      	strb	r2, [r3, #0]
 800499a:	e78c      	b.n	80048b6 <_dtoa_r+0x5de>
 800499c:	461d      	mov	r5, r3
 800499e:	e7ea      	b.n	8004976 <_dtoa_r+0x69e>
 80049a0:	2200      	movs	r2, #0
 80049a2:	4b9b      	ldr	r3, [pc, #620]	; (8004c10 <_dtoa_r+0x938>)
 80049a4:	f7fb fe28 	bl	80005f8 <__aeabi_dmul>
 80049a8:	2200      	movs	r2, #0
 80049aa:	2300      	movs	r3, #0
 80049ac:	4606      	mov	r6, r0
 80049ae:	460f      	mov	r7, r1
 80049b0:	f7fc f88a 	bl	8000ac8 <__aeabi_dcmpeq>
 80049b4:	2800      	cmp	r0, #0
 80049b6:	d09a      	beq.n	80048ee <_dtoa_r+0x616>
 80049b8:	e7cb      	b.n	8004952 <_dtoa_r+0x67a>
 80049ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80049bc:	2a00      	cmp	r2, #0
 80049be:	f000 808b 	beq.w	8004ad8 <_dtoa_r+0x800>
 80049c2:	9a06      	ldr	r2, [sp, #24]
 80049c4:	2a01      	cmp	r2, #1
 80049c6:	dc6e      	bgt.n	8004aa6 <_dtoa_r+0x7ce>
 80049c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80049ca:	2a00      	cmp	r2, #0
 80049cc:	d067      	beq.n	8004a9e <_dtoa_r+0x7c6>
 80049ce:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80049d2:	9f07      	ldr	r7, [sp, #28]
 80049d4:	9d05      	ldr	r5, [sp, #20]
 80049d6:	9a05      	ldr	r2, [sp, #20]
 80049d8:	2101      	movs	r1, #1
 80049da:	441a      	add	r2, r3
 80049dc:	4620      	mov	r0, r4
 80049de:	9205      	str	r2, [sp, #20]
 80049e0:	4498      	add	r8, r3
 80049e2:	f000 fd04 	bl	80053ee <__i2b>
 80049e6:	4606      	mov	r6, r0
 80049e8:	2d00      	cmp	r5, #0
 80049ea:	dd0c      	ble.n	8004a06 <_dtoa_r+0x72e>
 80049ec:	f1b8 0f00 	cmp.w	r8, #0
 80049f0:	dd09      	ble.n	8004a06 <_dtoa_r+0x72e>
 80049f2:	4545      	cmp	r5, r8
 80049f4:	9a05      	ldr	r2, [sp, #20]
 80049f6:	462b      	mov	r3, r5
 80049f8:	bfa8      	it	ge
 80049fa:	4643      	movge	r3, r8
 80049fc:	1ad2      	subs	r2, r2, r3
 80049fe:	9205      	str	r2, [sp, #20]
 8004a00:	1aed      	subs	r5, r5, r3
 8004a02:	eba8 0803 	sub.w	r8, r8, r3
 8004a06:	9b07      	ldr	r3, [sp, #28]
 8004a08:	b1eb      	cbz	r3, 8004a46 <_dtoa_r+0x76e>
 8004a0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d067      	beq.n	8004ae0 <_dtoa_r+0x808>
 8004a10:	b18f      	cbz	r7, 8004a36 <_dtoa_r+0x75e>
 8004a12:	4631      	mov	r1, r6
 8004a14:	463a      	mov	r2, r7
 8004a16:	4620      	mov	r0, r4
 8004a18:	f000 fd88 	bl	800552c <__pow5mult>
 8004a1c:	9a04      	ldr	r2, [sp, #16]
 8004a1e:	4601      	mov	r1, r0
 8004a20:	4606      	mov	r6, r0
 8004a22:	4620      	mov	r0, r4
 8004a24:	f000 fcec 	bl	8005400 <__multiply>
 8004a28:	9904      	ldr	r1, [sp, #16]
 8004a2a:	9008      	str	r0, [sp, #32]
 8004a2c:	4620      	mov	r0, r4
 8004a2e:	f000 fc3e 	bl	80052ae <_Bfree>
 8004a32:	9b08      	ldr	r3, [sp, #32]
 8004a34:	9304      	str	r3, [sp, #16]
 8004a36:	9b07      	ldr	r3, [sp, #28]
 8004a38:	1bda      	subs	r2, r3, r7
 8004a3a:	d004      	beq.n	8004a46 <_dtoa_r+0x76e>
 8004a3c:	9904      	ldr	r1, [sp, #16]
 8004a3e:	4620      	mov	r0, r4
 8004a40:	f000 fd74 	bl	800552c <__pow5mult>
 8004a44:	9004      	str	r0, [sp, #16]
 8004a46:	2101      	movs	r1, #1
 8004a48:	4620      	mov	r0, r4
 8004a4a:	f000 fcd0 	bl	80053ee <__i2b>
 8004a4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a50:	4607      	mov	r7, r0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	f000 81d0 	beq.w	8004df8 <_dtoa_r+0xb20>
 8004a58:	461a      	mov	r2, r3
 8004a5a:	4601      	mov	r1, r0
 8004a5c:	4620      	mov	r0, r4
 8004a5e:	f000 fd65 	bl	800552c <__pow5mult>
 8004a62:	9b06      	ldr	r3, [sp, #24]
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	4607      	mov	r7, r0
 8004a68:	dc40      	bgt.n	8004aec <_dtoa_r+0x814>
 8004a6a:	9b00      	ldr	r3, [sp, #0]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d139      	bne.n	8004ae4 <_dtoa_r+0x80c>
 8004a70:	9b01      	ldr	r3, [sp, #4]
 8004a72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d136      	bne.n	8004ae8 <_dtoa_r+0x810>
 8004a7a:	9b01      	ldr	r3, [sp, #4]
 8004a7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004a80:	0d1b      	lsrs	r3, r3, #20
 8004a82:	051b      	lsls	r3, r3, #20
 8004a84:	b12b      	cbz	r3, 8004a92 <_dtoa_r+0x7ba>
 8004a86:	9b05      	ldr	r3, [sp, #20]
 8004a88:	3301      	adds	r3, #1
 8004a8a:	9305      	str	r3, [sp, #20]
 8004a8c:	f108 0801 	add.w	r8, r8, #1
 8004a90:	2301      	movs	r3, #1
 8004a92:	9307      	str	r3, [sp, #28]
 8004a94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d12a      	bne.n	8004af0 <_dtoa_r+0x818>
 8004a9a:	2001      	movs	r0, #1
 8004a9c:	e030      	b.n	8004b00 <_dtoa_r+0x828>
 8004a9e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004aa0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004aa4:	e795      	b.n	80049d2 <_dtoa_r+0x6fa>
 8004aa6:	9b07      	ldr	r3, [sp, #28]
 8004aa8:	f109 37ff 	add.w	r7, r9, #4294967295
 8004aac:	42bb      	cmp	r3, r7
 8004aae:	bfbf      	itttt	lt
 8004ab0:	9b07      	ldrlt	r3, [sp, #28]
 8004ab2:	9707      	strlt	r7, [sp, #28]
 8004ab4:	1afa      	sublt	r2, r7, r3
 8004ab6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004ab8:	bfbb      	ittet	lt
 8004aba:	189b      	addlt	r3, r3, r2
 8004abc:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004abe:	1bdf      	subge	r7, r3, r7
 8004ac0:	2700      	movlt	r7, #0
 8004ac2:	f1b9 0f00 	cmp.w	r9, #0
 8004ac6:	bfb5      	itete	lt
 8004ac8:	9b05      	ldrlt	r3, [sp, #20]
 8004aca:	9d05      	ldrge	r5, [sp, #20]
 8004acc:	eba3 0509 	sublt.w	r5, r3, r9
 8004ad0:	464b      	movge	r3, r9
 8004ad2:	bfb8      	it	lt
 8004ad4:	2300      	movlt	r3, #0
 8004ad6:	e77e      	b.n	80049d6 <_dtoa_r+0x6fe>
 8004ad8:	9f07      	ldr	r7, [sp, #28]
 8004ada:	9d05      	ldr	r5, [sp, #20]
 8004adc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8004ade:	e783      	b.n	80049e8 <_dtoa_r+0x710>
 8004ae0:	9a07      	ldr	r2, [sp, #28]
 8004ae2:	e7ab      	b.n	8004a3c <_dtoa_r+0x764>
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	e7d4      	b.n	8004a92 <_dtoa_r+0x7ba>
 8004ae8:	9b00      	ldr	r3, [sp, #0]
 8004aea:	e7d2      	b.n	8004a92 <_dtoa_r+0x7ba>
 8004aec:	2300      	movs	r3, #0
 8004aee:	9307      	str	r3, [sp, #28]
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8004af6:	6918      	ldr	r0, [r3, #16]
 8004af8:	f000 fc2b 	bl	8005352 <__hi0bits>
 8004afc:	f1c0 0020 	rsb	r0, r0, #32
 8004b00:	4440      	add	r0, r8
 8004b02:	f010 001f 	ands.w	r0, r0, #31
 8004b06:	d047      	beq.n	8004b98 <_dtoa_r+0x8c0>
 8004b08:	f1c0 0320 	rsb	r3, r0, #32
 8004b0c:	2b04      	cmp	r3, #4
 8004b0e:	dd3b      	ble.n	8004b88 <_dtoa_r+0x8b0>
 8004b10:	9b05      	ldr	r3, [sp, #20]
 8004b12:	f1c0 001c 	rsb	r0, r0, #28
 8004b16:	4403      	add	r3, r0
 8004b18:	9305      	str	r3, [sp, #20]
 8004b1a:	4405      	add	r5, r0
 8004b1c:	4480      	add	r8, r0
 8004b1e:	9b05      	ldr	r3, [sp, #20]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	dd05      	ble.n	8004b30 <_dtoa_r+0x858>
 8004b24:	461a      	mov	r2, r3
 8004b26:	9904      	ldr	r1, [sp, #16]
 8004b28:	4620      	mov	r0, r4
 8004b2a:	f000 fd4d 	bl	80055c8 <__lshift>
 8004b2e:	9004      	str	r0, [sp, #16]
 8004b30:	f1b8 0f00 	cmp.w	r8, #0
 8004b34:	dd05      	ble.n	8004b42 <_dtoa_r+0x86a>
 8004b36:	4639      	mov	r1, r7
 8004b38:	4642      	mov	r2, r8
 8004b3a:	4620      	mov	r0, r4
 8004b3c:	f000 fd44 	bl	80055c8 <__lshift>
 8004b40:	4607      	mov	r7, r0
 8004b42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004b44:	b353      	cbz	r3, 8004b9c <_dtoa_r+0x8c4>
 8004b46:	4639      	mov	r1, r7
 8004b48:	9804      	ldr	r0, [sp, #16]
 8004b4a:	f000 fd91 	bl	8005670 <__mcmp>
 8004b4e:	2800      	cmp	r0, #0
 8004b50:	da24      	bge.n	8004b9c <_dtoa_r+0x8c4>
 8004b52:	2300      	movs	r3, #0
 8004b54:	220a      	movs	r2, #10
 8004b56:	9904      	ldr	r1, [sp, #16]
 8004b58:	4620      	mov	r0, r4
 8004b5a:	f000 fbbf 	bl	80052dc <__multadd>
 8004b5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b60:	9004      	str	r0, [sp, #16]
 8004b62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	f000 814d 	beq.w	8004e06 <_dtoa_r+0xb2e>
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	4631      	mov	r1, r6
 8004b70:	220a      	movs	r2, #10
 8004b72:	4620      	mov	r0, r4
 8004b74:	f000 fbb2 	bl	80052dc <__multadd>
 8004b78:	9b02      	ldr	r3, [sp, #8]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	4606      	mov	r6, r0
 8004b7e:	dc4f      	bgt.n	8004c20 <_dtoa_r+0x948>
 8004b80:	9b06      	ldr	r3, [sp, #24]
 8004b82:	2b02      	cmp	r3, #2
 8004b84:	dd4c      	ble.n	8004c20 <_dtoa_r+0x948>
 8004b86:	e011      	b.n	8004bac <_dtoa_r+0x8d4>
 8004b88:	d0c9      	beq.n	8004b1e <_dtoa_r+0x846>
 8004b8a:	9a05      	ldr	r2, [sp, #20]
 8004b8c:	331c      	adds	r3, #28
 8004b8e:	441a      	add	r2, r3
 8004b90:	9205      	str	r2, [sp, #20]
 8004b92:	441d      	add	r5, r3
 8004b94:	4498      	add	r8, r3
 8004b96:	e7c2      	b.n	8004b1e <_dtoa_r+0x846>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	e7f6      	b.n	8004b8a <_dtoa_r+0x8b2>
 8004b9c:	f1b9 0f00 	cmp.w	r9, #0
 8004ba0:	dc38      	bgt.n	8004c14 <_dtoa_r+0x93c>
 8004ba2:	9b06      	ldr	r3, [sp, #24]
 8004ba4:	2b02      	cmp	r3, #2
 8004ba6:	dd35      	ble.n	8004c14 <_dtoa_r+0x93c>
 8004ba8:	f8cd 9008 	str.w	r9, [sp, #8]
 8004bac:	9b02      	ldr	r3, [sp, #8]
 8004bae:	b963      	cbnz	r3, 8004bca <_dtoa_r+0x8f2>
 8004bb0:	4639      	mov	r1, r7
 8004bb2:	2205      	movs	r2, #5
 8004bb4:	4620      	mov	r0, r4
 8004bb6:	f000 fb91 	bl	80052dc <__multadd>
 8004bba:	4601      	mov	r1, r0
 8004bbc:	4607      	mov	r7, r0
 8004bbe:	9804      	ldr	r0, [sp, #16]
 8004bc0:	f000 fd56 	bl	8005670 <__mcmp>
 8004bc4:	2800      	cmp	r0, #0
 8004bc6:	f73f adcc 	bgt.w	8004762 <_dtoa_r+0x48a>
 8004bca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004bcc:	465d      	mov	r5, fp
 8004bce:	ea6f 0a03 	mvn.w	sl, r3
 8004bd2:	f04f 0900 	mov.w	r9, #0
 8004bd6:	4639      	mov	r1, r7
 8004bd8:	4620      	mov	r0, r4
 8004bda:	f000 fb68 	bl	80052ae <_Bfree>
 8004bde:	2e00      	cmp	r6, #0
 8004be0:	f43f aeb7 	beq.w	8004952 <_dtoa_r+0x67a>
 8004be4:	f1b9 0f00 	cmp.w	r9, #0
 8004be8:	d005      	beq.n	8004bf6 <_dtoa_r+0x91e>
 8004bea:	45b1      	cmp	r9, r6
 8004bec:	d003      	beq.n	8004bf6 <_dtoa_r+0x91e>
 8004bee:	4649      	mov	r1, r9
 8004bf0:	4620      	mov	r0, r4
 8004bf2:	f000 fb5c 	bl	80052ae <_Bfree>
 8004bf6:	4631      	mov	r1, r6
 8004bf8:	4620      	mov	r0, r4
 8004bfa:	f000 fb58 	bl	80052ae <_Bfree>
 8004bfe:	e6a8      	b.n	8004952 <_dtoa_r+0x67a>
 8004c00:	2700      	movs	r7, #0
 8004c02:	463e      	mov	r6, r7
 8004c04:	e7e1      	b.n	8004bca <_dtoa_r+0x8f2>
 8004c06:	f8dd a020 	ldr.w	sl, [sp, #32]
 8004c0a:	463e      	mov	r6, r7
 8004c0c:	e5a9      	b.n	8004762 <_dtoa_r+0x48a>
 8004c0e:	bf00      	nop
 8004c10:	40240000 	.word	0x40240000
 8004c14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c16:	f8cd 9008 	str.w	r9, [sp, #8]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	f000 80fa 	beq.w	8004e14 <_dtoa_r+0xb3c>
 8004c20:	2d00      	cmp	r5, #0
 8004c22:	dd05      	ble.n	8004c30 <_dtoa_r+0x958>
 8004c24:	4631      	mov	r1, r6
 8004c26:	462a      	mov	r2, r5
 8004c28:	4620      	mov	r0, r4
 8004c2a:	f000 fccd 	bl	80055c8 <__lshift>
 8004c2e:	4606      	mov	r6, r0
 8004c30:	9b07      	ldr	r3, [sp, #28]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d04c      	beq.n	8004cd0 <_dtoa_r+0x9f8>
 8004c36:	6871      	ldr	r1, [r6, #4]
 8004c38:	4620      	mov	r0, r4
 8004c3a:	f000 fb04 	bl	8005246 <_Balloc>
 8004c3e:	6932      	ldr	r2, [r6, #16]
 8004c40:	3202      	adds	r2, #2
 8004c42:	4605      	mov	r5, r0
 8004c44:	0092      	lsls	r2, r2, #2
 8004c46:	f106 010c 	add.w	r1, r6, #12
 8004c4a:	300c      	adds	r0, #12
 8004c4c:	f000 faf0 	bl	8005230 <memcpy>
 8004c50:	2201      	movs	r2, #1
 8004c52:	4629      	mov	r1, r5
 8004c54:	4620      	mov	r0, r4
 8004c56:	f000 fcb7 	bl	80055c8 <__lshift>
 8004c5a:	9b00      	ldr	r3, [sp, #0]
 8004c5c:	f8cd b014 	str.w	fp, [sp, #20]
 8004c60:	f003 0301 	and.w	r3, r3, #1
 8004c64:	46b1      	mov	r9, r6
 8004c66:	9307      	str	r3, [sp, #28]
 8004c68:	4606      	mov	r6, r0
 8004c6a:	4639      	mov	r1, r7
 8004c6c:	9804      	ldr	r0, [sp, #16]
 8004c6e:	f7ff faa7 	bl	80041c0 <quorem>
 8004c72:	4649      	mov	r1, r9
 8004c74:	4605      	mov	r5, r0
 8004c76:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8004c7a:	9804      	ldr	r0, [sp, #16]
 8004c7c:	f000 fcf8 	bl	8005670 <__mcmp>
 8004c80:	4632      	mov	r2, r6
 8004c82:	9000      	str	r0, [sp, #0]
 8004c84:	4639      	mov	r1, r7
 8004c86:	4620      	mov	r0, r4
 8004c88:	f000 fd0c 	bl	80056a4 <__mdiff>
 8004c8c:	68c3      	ldr	r3, [r0, #12]
 8004c8e:	4602      	mov	r2, r0
 8004c90:	bb03      	cbnz	r3, 8004cd4 <_dtoa_r+0x9fc>
 8004c92:	4601      	mov	r1, r0
 8004c94:	9008      	str	r0, [sp, #32]
 8004c96:	9804      	ldr	r0, [sp, #16]
 8004c98:	f000 fcea 	bl	8005670 <__mcmp>
 8004c9c:	9a08      	ldr	r2, [sp, #32]
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	4611      	mov	r1, r2
 8004ca2:	4620      	mov	r0, r4
 8004ca4:	9308      	str	r3, [sp, #32]
 8004ca6:	f000 fb02 	bl	80052ae <_Bfree>
 8004caa:	9b08      	ldr	r3, [sp, #32]
 8004cac:	b9a3      	cbnz	r3, 8004cd8 <_dtoa_r+0xa00>
 8004cae:	9a06      	ldr	r2, [sp, #24]
 8004cb0:	b992      	cbnz	r2, 8004cd8 <_dtoa_r+0xa00>
 8004cb2:	9a07      	ldr	r2, [sp, #28]
 8004cb4:	b982      	cbnz	r2, 8004cd8 <_dtoa_r+0xa00>
 8004cb6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004cba:	d029      	beq.n	8004d10 <_dtoa_r+0xa38>
 8004cbc:	9b00      	ldr	r3, [sp, #0]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	dd01      	ble.n	8004cc6 <_dtoa_r+0x9ee>
 8004cc2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8004cc6:	9b05      	ldr	r3, [sp, #20]
 8004cc8:	1c5d      	adds	r5, r3, #1
 8004cca:	f883 8000 	strb.w	r8, [r3]
 8004cce:	e782      	b.n	8004bd6 <_dtoa_r+0x8fe>
 8004cd0:	4630      	mov	r0, r6
 8004cd2:	e7c2      	b.n	8004c5a <_dtoa_r+0x982>
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e7e3      	b.n	8004ca0 <_dtoa_r+0x9c8>
 8004cd8:	9a00      	ldr	r2, [sp, #0]
 8004cda:	2a00      	cmp	r2, #0
 8004cdc:	db04      	blt.n	8004ce8 <_dtoa_r+0xa10>
 8004cde:	d125      	bne.n	8004d2c <_dtoa_r+0xa54>
 8004ce0:	9a06      	ldr	r2, [sp, #24]
 8004ce2:	bb1a      	cbnz	r2, 8004d2c <_dtoa_r+0xa54>
 8004ce4:	9a07      	ldr	r2, [sp, #28]
 8004ce6:	bb0a      	cbnz	r2, 8004d2c <_dtoa_r+0xa54>
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	ddec      	ble.n	8004cc6 <_dtoa_r+0x9ee>
 8004cec:	2201      	movs	r2, #1
 8004cee:	9904      	ldr	r1, [sp, #16]
 8004cf0:	4620      	mov	r0, r4
 8004cf2:	f000 fc69 	bl	80055c8 <__lshift>
 8004cf6:	4639      	mov	r1, r7
 8004cf8:	9004      	str	r0, [sp, #16]
 8004cfa:	f000 fcb9 	bl	8005670 <__mcmp>
 8004cfe:	2800      	cmp	r0, #0
 8004d00:	dc03      	bgt.n	8004d0a <_dtoa_r+0xa32>
 8004d02:	d1e0      	bne.n	8004cc6 <_dtoa_r+0x9ee>
 8004d04:	f018 0f01 	tst.w	r8, #1
 8004d08:	d0dd      	beq.n	8004cc6 <_dtoa_r+0x9ee>
 8004d0a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004d0e:	d1d8      	bne.n	8004cc2 <_dtoa_r+0x9ea>
 8004d10:	9b05      	ldr	r3, [sp, #20]
 8004d12:	9a05      	ldr	r2, [sp, #20]
 8004d14:	1c5d      	adds	r5, r3, #1
 8004d16:	2339      	movs	r3, #57	; 0x39
 8004d18:	7013      	strb	r3, [r2, #0]
 8004d1a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004d1e:	2b39      	cmp	r3, #57	; 0x39
 8004d20:	f105 32ff 	add.w	r2, r5, #4294967295
 8004d24:	d04f      	beq.n	8004dc6 <_dtoa_r+0xaee>
 8004d26:	3301      	adds	r3, #1
 8004d28:	7013      	strb	r3, [r2, #0]
 8004d2a:	e754      	b.n	8004bd6 <_dtoa_r+0x8fe>
 8004d2c:	9a05      	ldr	r2, [sp, #20]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	f102 0501 	add.w	r5, r2, #1
 8004d34:	dd06      	ble.n	8004d44 <_dtoa_r+0xa6c>
 8004d36:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004d3a:	d0e9      	beq.n	8004d10 <_dtoa_r+0xa38>
 8004d3c:	f108 0801 	add.w	r8, r8, #1
 8004d40:	9b05      	ldr	r3, [sp, #20]
 8004d42:	e7c2      	b.n	8004cca <_dtoa_r+0x9f2>
 8004d44:	9a02      	ldr	r2, [sp, #8]
 8004d46:	f805 8c01 	strb.w	r8, [r5, #-1]
 8004d4a:	eba5 030b 	sub.w	r3, r5, fp
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d021      	beq.n	8004d96 <_dtoa_r+0xabe>
 8004d52:	2300      	movs	r3, #0
 8004d54:	220a      	movs	r2, #10
 8004d56:	9904      	ldr	r1, [sp, #16]
 8004d58:	4620      	mov	r0, r4
 8004d5a:	f000 fabf 	bl	80052dc <__multadd>
 8004d5e:	45b1      	cmp	r9, r6
 8004d60:	9004      	str	r0, [sp, #16]
 8004d62:	f04f 0300 	mov.w	r3, #0
 8004d66:	f04f 020a 	mov.w	r2, #10
 8004d6a:	4649      	mov	r1, r9
 8004d6c:	4620      	mov	r0, r4
 8004d6e:	d105      	bne.n	8004d7c <_dtoa_r+0xaa4>
 8004d70:	f000 fab4 	bl	80052dc <__multadd>
 8004d74:	4681      	mov	r9, r0
 8004d76:	4606      	mov	r6, r0
 8004d78:	9505      	str	r5, [sp, #20]
 8004d7a:	e776      	b.n	8004c6a <_dtoa_r+0x992>
 8004d7c:	f000 faae 	bl	80052dc <__multadd>
 8004d80:	4631      	mov	r1, r6
 8004d82:	4681      	mov	r9, r0
 8004d84:	2300      	movs	r3, #0
 8004d86:	220a      	movs	r2, #10
 8004d88:	4620      	mov	r0, r4
 8004d8a:	f000 faa7 	bl	80052dc <__multadd>
 8004d8e:	4606      	mov	r6, r0
 8004d90:	e7f2      	b.n	8004d78 <_dtoa_r+0xaa0>
 8004d92:	f04f 0900 	mov.w	r9, #0
 8004d96:	2201      	movs	r2, #1
 8004d98:	9904      	ldr	r1, [sp, #16]
 8004d9a:	4620      	mov	r0, r4
 8004d9c:	f000 fc14 	bl	80055c8 <__lshift>
 8004da0:	4639      	mov	r1, r7
 8004da2:	9004      	str	r0, [sp, #16]
 8004da4:	f000 fc64 	bl	8005670 <__mcmp>
 8004da8:	2800      	cmp	r0, #0
 8004daa:	dcb6      	bgt.n	8004d1a <_dtoa_r+0xa42>
 8004dac:	d102      	bne.n	8004db4 <_dtoa_r+0xadc>
 8004dae:	f018 0f01 	tst.w	r8, #1
 8004db2:	d1b2      	bne.n	8004d1a <_dtoa_r+0xa42>
 8004db4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004db8:	2b30      	cmp	r3, #48	; 0x30
 8004dba:	f105 32ff 	add.w	r2, r5, #4294967295
 8004dbe:	f47f af0a 	bne.w	8004bd6 <_dtoa_r+0x8fe>
 8004dc2:	4615      	mov	r5, r2
 8004dc4:	e7f6      	b.n	8004db4 <_dtoa_r+0xadc>
 8004dc6:	4593      	cmp	fp, r2
 8004dc8:	d105      	bne.n	8004dd6 <_dtoa_r+0xafe>
 8004dca:	2331      	movs	r3, #49	; 0x31
 8004dcc:	f10a 0a01 	add.w	sl, sl, #1
 8004dd0:	f88b 3000 	strb.w	r3, [fp]
 8004dd4:	e6ff      	b.n	8004bd6 <_dtoa_r+0x8fe>
 8004dd6:	4615      	mov	r5, r2
 8004dd8:	e79f      	b.n	8004d1a <_dtoa_r+0xa42>
 8004dda:	f8df b064 	ldr.w	fp, [pc, #100]	; 8004e40 <_dtoa_r+0xb68>
 8004dde:	e007      	b.n	8004df0 <_dtoa_r+0xb18>
 8004de0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004de2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8004e44 <_dtoa_r+0xb6c>
 8004de6:	b11b      	cbz	r3, 8004df0 <_dtoa_r+0xb18>
 8004de8:	f10b 0308 	add.w	r3, fp, #8
 8004dec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004dee:	6013      	str	r3, [r2, #0]
 8004df0:	4658      	mov	r0, fp
 8004df2:	b017      	add	sp, #92	; 0x5c
 8004df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004df8:	9b06      	ldr	r3, [sp, #24]
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	f77f ae35 	ble.w	8004a6a <_dtoa_r+0x792>
 8004e00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004e02:	9307      	str	r3, [sp, #28]
 8004e04:	e649      	b.n	8004a9a <_dtoa_r+0x7c2>
 8004e06:	9b02      	ldr	r3, [sp, #8]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	dc03      	bgt.n	8004e14 <_dtoa_r+0xb3c>
 8004e0c:	9b06      	ldr	r3, [sp, #24]
 8004e0e:	2b02      	cmp	r3, #2
 8004e10:	f73f aecc 	bgt.w	8004bac <_dtoa_r+0x8d4>
 8004e14:	465d      	mov	r5, fp
 8004e16:	4639      	mov	r1, r7
 8004e18:	9804      	ldr	r0, [sp, #16]
 8004e1a:	f7ff f9d1 	bl	80041c0 <quorem>
 8004e1e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8004e22:	f805 8b01 	strb.w	r8, [r5], #1
 8004e26:	9a02      	ldr	r2, [sp, #8]
 8004e28:	eba5 030b 	sub.w	r3, r5, fp
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	ddb0      	ble.n	8004d92 <_dtoa_r+0xaba>
 8004e30:	2300      	movs	r3, #0
 8004e32:	220a      	movs	r2, #10
 8004e34:	9904      	ldr	r1, [sp, #16]
 8004e36:	4620      	mov	r0, r4
 8004e38:	f000 fa50 	bl	80052dc <__multadd>
 8004e3c:	9004      	str	r0, [sp, #16]
 8004e3e:	e7ea      	b.n	8004e16 <_dtoa_r+0xb3e>
 8004e40:	08005e0c 	.word	0x08005e0c
 8004e44:	08005e30 	.word	0x08005e30

08004e48 <__sflush_r>:
 8004e48:	898a      	ldrh	r2, [r1, #12]
 8004e4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e4e:	4605      	mov	r5, r0
 8004e50:	0710      	lsls	r0, r2, #28
 8004e52:	460c      	mov	r4, r1
 8004e54:	d458      	bmi.n	8004f08 <__sflush_r+0xc0>
 8004e56:	684b      	ldr	r3, [r1, #4]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	dc05      	bgt.n	8004e68 <__sflush_r+0x20>
 8004e5c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	dc02      	bgt.n	8004e68 <__sflush_r+0x20>
 8004e62:	2000      	movs	r0, #0
 8004e64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004e6a:	2e00      	cmp	r6, #0
 8004e6c:	d0f9      	beq.n	8004e62 <__sflush_r+0x1a>
 8004e6e:	2300      	movs	r3, #0
 8004e70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004e74:	682f      	ldr	r7, [r5, #0]
 8004e76:	6a21      	ldr	r1, [r4, #32]
 8004e78:	602b      	str	r3, [r5, #0]
 8004e7a:	d032      	beq.n	8004ee2 <__sflush_r+0x9a>
 8004e7c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004e7e:	89a3      	ldrh	r3, [r4, #12]
 8004e80:	075a      	lsls	r2, r3, #29
 8004e82:	d505      	bpl.n	8004e90 <__sflush_r+0x48>
 8004e84:	6863      	ldr	r3, [r4, #4]
 8004e86:	1ac0      	subs	r0, r0, r3
 8004e88:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004e8a:	b10b      	cbz	r3, 8004e90 <__sflush_r+0x48>
 8004e8c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004e8e:	1ac0      	subs	r0, r0, r3
 8004e90:	2300      	movs	r3, #0
 8004e92:	4602      	mov	r2, r0
 8004e94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004e96:	6a21      	ldr	r1, [r4, #32]
 8004e98:	4628      	mov	r0, r5
 8004e9a:	47b0      	blx	r6
 8004e9c:	1c43      	adds	r3, r0, #1
 8004e9e:	89a3      	ldrh	r3, [r4, #12]
 8004ea0:	d106      	bne.n	8004eb0 <__sflush_r+0x68>
 8004ea2:	6829      	ldr	r1, [r5, #0]
 8004ea4:	291d      	cmp	r1, #29
 8004ea6:	d848      	bhi.n	8004f3a <__sflush_r+0xf2>
 8004ea8:	4a29      	ldr	r2, [pc, #164]	; (8004f50 <__sflush_r+0x108>)
 8004eaa:	40ca      	lsrs	r2, r1
 8004eac:	07d6      	lsls	r6, r2, #31
 8004eae:	d544      	bpl.n	8004f3a <__sflush_r+0xf2>
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	6062      	str	r2, [r4, #4]
 8004eb4:	04d9      	lsls	r1, r3, #19
 8004eb6:	6922      	ldr	r2, [r4, #16]
 8004eb8:	6022      	str	r2, [r4, #0]
 8004eba:	d504      	bpl.n	8004ec6 <__sflush_r+0x7e>
 8004ebc:	1c42      	adds	r2, r0, #1
 8004ebe:	d101      	bne.n	8004ec4 <__sflush_r+0x7c>
 8004ec0:	682b      	ldr	r3, [r5, #0]
 8004ec2:	b903      	cbnz	r3, 8004ec6 <__sflush_r+0x7e>
 8004ec4:	6560      	str	r0, [r4, #84]	; 0x54
 8004ec6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ec8:	602f      	str	r7, [r5, #0]
 8004eca:	2900      	cmp	r1, #0
 8004ecc:	d0c9      	beq.n	8004e62 <__sflush_r+0x1a>
 8004ece:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004ed2:	4299      	cmp	r1, r3
 8004ed4:	d002      	beq.n	8004edc <__sflush_r+0x94>
 8004ed6:	4628      	mov	r0, r5
 8004ed8:	f000 fc9e 	bl	8005818 <_free_r>
 8004edc:	2000      	movs	r0, #0
 8004ede:	6360      	str	r0, [r4, #52]	; 0x34
 8004ee0:	e7c0      	b.n	8004e64 <__sflush_r+0x1c>
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	4628      	mov	r0, r5
 8004ee6:	47b0      	blx	r6
 8004ee8:	1c41      	adds	r1, r0, #1
 8004eea:	d1c8      	bne.n	8004e7e <__sflush_r+0x36>
 8004eec:	682b      	ldr	r3, [r5, #0]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d0c5      	beq.n	8004e7e <__sflush_r+0x36>
 8004ef2:	2b1d      	cmp	r3, #29
 8004ef4:	d001      	beq.n	8004efa <__sflush_r+0xb2>
 8004ef6:	2b16      	cmp	r3, #22
 8004ef8:	d101      	bne.n	8004efe <__sflush_r+0xb6>
 8004efa:	602f      	str	r7, [r5, #0]
 8004efc:	e7b1      	b.n	8004e62 <__sflush_r+0x1a>
 8004efe:	89a3      	ldrh	r3, [r4, #12]
 8004f00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f04:	81a3      	strh	r3, [r4, #12]
 8004f06:	e7ad      	b.n	8004e64 <__sflush_r+0x1c>
 8004f08:	690f      	ldr	r7, [r1, #16]
 8004f0a:	2f00      	cmp	r7, #0
 8004f0c:	d0a9      	beq.n	8004e62 <__sflush_r+0x1a>
 8004f0e:	0793      	lsls	r3, r2, #30
 8004f10:	680e      	ldr	r6, [r1, #0]
 8004f12:	bf08      	it	eq
 8004f14:	694b      	ldreq	r3, [r1, #20]
 8004f16:	600f      	str	r7, [r1, #0]
 8004f18:	bf18      	it	ne
 8004f1a:	2300      	movne	r3, #0
 8004f1c:	eba6 0807 	sub.w	r8, r6, r7
 8004f20:	608b      	str	r3, [r1, #8]
 8004f22:	f1b8 0f00 	cmp.w	r8, #0
 8004f26:	dd9c      	ble.n	8004e62 <__sflush_r+0x1a>
 8004f28:	4643      	mov	r3, r8
 8004f2a:	463a      	mov	r2, r7
 8004f2c:	6a21      	ldr	r1, [r4, #32]
 8004f2e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004f30:	4628      	mov	r0, r5
 8004f32:	47b0      	blx	r6
 8004f34:	2800      	cmp	r0, #0
 8004f36:	dc06      	bgt.n	8004f46 <__sflush_r+0xfe>
 8004f38:	89a3      	ldrh	r3, [r4, #12]
 8004f3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f3e:	81a3      	strh	r3, [r4, #12]
 8004f40:	f04f 30ff 	mov.w	r0, #4294967295
 8004f44:	e78e      	b.n	8004e64 <__sflush_r+0x1c>
 8004f46:	4407      	add	r7, r0
 8004f48:	eba8 0800 	sub.w	r8, r8, r0
 8004f4c:	e7e9      	b.n	8004f22 <__sflush_r+0xda>
 8004f4e:	bf00      	nop
 8004f50:	20400001 	.word	0x20400001

08004f54 <_fflush_r>:
 8004f54:	b538      	push	{r3, r4, r5, lr}
 8004f56:	690b      	ldr	r3, [r1, #16]
 8004f58:	4605      	mov	r5, r0
 8004f5a:	460c      	mov	r4, r1
 8004f5c:	b1db      	cbz	r3, 8004f96 <_fflush_r+0x42>
 8004f5e:	b118      	cbz	r0, 8004f68 <_fflush_r+0x14>
 8004f60:	6983      	ldr	r3, [r0, #24]
 8004f62:	b90b      	cbnz	r3, 8004f68 <_fflush_r+0x14>
 8004f64:	f000 f860 	bl	8005028 <__sinit>
 8004f68:	4b0c      	ldr	r3, [pc, #48]	; (8004f9c <_fflush_r+0x48>)
 8004f6a:	429c      	cmp	r4, r3
 8004f6c:	d109      	bne.n	8004f82 <_fflush_r+0x2e>
 8004f6e:	686c      	ldr	r4, [r5, #4]
 8004f70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f74:	b17b      	cbz	r3, 8004f96 <_fflush_r+0x42>
 8004f76:	4621      	mov	r1, r4
 8004f78:	4628      	mov	r0, r5
 8004f7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f7e:	f7ff bf63 	b.w	8004e48 <__sflush_r>
 8004f82:	4b07      	ldr	r3, [pc, #28]	; (8004fa0 <_fflush_r+0x4c>)
 8004f84:	429c      	cmp	r4, r3
 8004f86:	d101      	bne.n	8004f8c <_fflush_r+0x38>
 8004f88:	68ac      	ldr	r4, [r5, #8]
 8004f8a:	e7f1      	b.n	8004f70 <_fflush_r+0x1c>
 8004f8c:	4b05      	ldr	r3, [pc, #20]	; (8004fa4 <_fflush_r+0x50>)
 8004f8e:	429c      	cmp	r4, r3
 8004f90:	bf08      	it	eq
 8004f92:	68ec      	ldreq	r4, [r5, #12]
 8004f94:	e7ec      	b.n	8004f70 <_fflush_r+0x1c>
 8004f96:	2000      	movs	r0, #0
 8004f98:	bd38      	pop	{r3, r4, r5, pc}
 8004f9a:	bf00      	nop
 8004f9c:	08005e60 	.word	0x08005e60
 8004fa0:	08005e80 	.word	0x08005e80
 8004fa4:	08005e40 	.word	0x08005e40

08004fa8 <std>:
 8004fa8:	2300      	movs	r3, #0
 8004faa:	b510      	push	{r4, lr}
 8004fac:	4604      	mov	r4, r0
 8004fae:	e9c0 3300 	strd	r3, r3, [r0]
 8004fb2:	6083      	str	r3, [r0, #8]
 8004fb4:	8181      	strh	r1, [r0, #12]
 8004fb6:	6643      	str	r3, [r0, #100]	; 0x64
 8004fb8:	81c2      	strh	r2, [r0, #14]
 8004fba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004fbe:	6183      	str	r3, [r0, #24]
 8004fc0:	4619      	mov	r1, r3
 8004fc2:	2208      	movs	r2, #8
 8004fc4:	305c      	adds	r0, #92	; 0x5c
 8004fc6:	f7fe fb5b 	bl	8003680 <memset>
 8004fca:	4b05      	ldr	r3, [pc, #20]	; (8004fe0 <std+0x38>)
 8004fcc:	6263      	str	r3, [r4, #36]	; 0x24
 8004fce:	4b05      	ldr	r3, [pc, #20]	; (8004fe4 <std+0x3c>)
 8004fd0:	62a3      	str	r3, [r4, #40]	; 0x28
 8004fd2:	4b05      	ldr	r3, [pc, #20]	; (8004fe8 <std+0x40>)
 8004fd4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004fd6:	4b05      	ldr	r3, [pc, #20]	; (8004fec <std+0x44>)
 8004fd8:	6224      	str	r4, [r4, #32]
 8004fda:	6323      	str	r3, [r4, #48]	; 0x30
 8004fdc:	bd10      	pop	{r4, pc}
 8004fde:	bf00      	nop
 8004fe0:	08005c09 	.word	0x08005c09
 8004fe4:	08005c2b 	.word	0x08005c2b
 8004fe8:	08005c63 	.word	0x08005c63
 8004fec:	08005c87 	.word	0x08005c87

08004ff0 <_cleanup_r>:
 8004ff0:	4901      	ldr	r1, [pc, #4]	; (8004ff8 <_cleanup_r+0x8>)
 8004ff2:	f000 b885 	b.w	8005100 <_fwalk_reent>
 8004ff6:	bf00      	nop
 8004ff8:	08004f55 	.word	0x08004f55

08004ffc <__sfmoreglue>:
 8004ffc:	b570      	push	{r4, r5, r6, lr}
 8004ffe:	1e4a      	subs	r2, r1, #1
 8005000:	2568      	movs	r5, #104	; 0x68
 8005002:	4355      	muls	r5, r2
 8005004:	460e      	mov	r6, r1
 8005006:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800500a:	f000 fc53 	bl	80058b4 <_malloc_r>
 800500e:	4604      	mov	r4, r0
 8005010:	b140      	cbz	r0, 8005024 <__sfmoreglue+0x28>
 8005012:	2100      	movs	r1, #0
 8005014:	e9c0 1600 	strd	r1, r6, [r0]
 8005018:	300c      	adds	r0, #12
 800501a:	60a0      	str	r0, [r4, #8]
 800501c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005020:	f7fe fb2e 	bl	8003680 <memset>
 8005024:	4620      	mov	r0, r4
 8005026:	bd70      	pop	{r4, r5, r6, pc}

08005028 <__sinit>:
 8005028:	6983      	ldr	r3, [r0, #24]
 800502a:	b510      	push	{r4, lr}
 800502c:	4604      	mov	r4, r0
 800502e:	bb33      	cbnz	r3, 800507e <__sinit+0x56>
 8005030:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8005034:	6503      	str	r3, [r0, #80]	; 0x50
 8005036:	4b12      	ldr	r3, [pc, #72]	; (8005080 <__sinit+0x58>)
 8005038:	4a12      	ldr	r2, [pc, #72]	; (8005084 <__sinit+0x5c>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	6282      	str	r2, [r0, #40]	; 0x28
 800503e:	4298      	cmp	r0, r3
 8005040:	bf04      	itt	eq
 8005042:	2301      	moveq	r3, #1
 8005044:	6183      	streq	r3, [r0, #24]
 8005046:	f000 f81f 	bl	8005088 <__sfp>
 800504a:	6060      	str	r0, [r4, #4]
 800504c:	4620      	mov	r0, r4
 800504e:	f000 f81b 	bl	8005088 <__sfp>
 8005052:	60a0      	str	r0, [r4, #8]
 8005054:	4620      	mov	r0, r4
 8005056:	f000 f817 	bl	8005088 <__sfp>
 800505a:	2200      	movs	r2, #0
 800505c:	60e0      	str	r0, [r4, #12]
 800505e:	2104      	movs	r1, #4
 8005060:	6860      	ldr	r0, [r4, #4]
 8005062:	f7ff ffa1 	bl	8004fa8 <std>
 8005066:	2201      	movs	r2, #1
 8005068:	2109      	movs	r1, #9
 800506a:	68a0      	ldr	r0, [r4, #8]
 800506c:	f7ff ff9c 	bl	8004fa8 <std>
 8005070:	2202      	movs	r2, #2
 8005072:	2112      	movs	r1, #18
 8005074:	68e0      	ldr	r0, [r4, #12]
 8005076:	f7ff ff97 	bl	8004fa8 <std>
 800507a:	2301      	movs	r3, #1
 800507c:	61a3      	str	r3, [r4, #24]
 800507e:	bd10      	pop	{r4, pc}
 8005080:	08005df8 	.word	0x08005df8
 8005084:	08004ff1 	.word	0x08004ff1

08005088 <__sfp>:
 8005088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800508a:	4b1b      	ldr	r3, [pc, #108]	; (80050f8 <__sfp+0x70>)
 800508c:	681e      	ldr	r6, [r3, #0]
 800508e:	69b3      	ldr	r3, [r6, #24]
 8005090:	4607      	mov	r7, r0
 8005092:	b913      	cbnz	r3, 800509a <__sfp+0x12>
 8005094:	4630      	mov	r0, r6
 8005096:	f7ff ffc7 	bl	8005028 <__sinit>
 800509a:	3648      	adds	r6, #72	; 0x48
 800509c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80050a0:	3b01      	subs	r3, #1
 80050a2:	d503      	bpl.n	80050ac <__sfp+0x24>
 80050a4:	6833      	ldr	r3, [r6, #0]
 80050a6:	b133      	cbz	r3, 80050b6 <__sfp+0x2e>
 80050a8:	6836      	ldr	r6, [r6, #0]
 80050aa:	e7f7      	b.n	800509c <__sfp+0x14>
 80050ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80050b0:	b16d      	cbz	r5, 80050ce <__sfp+0x46>
 80050b2:	3468      	adds	r4, #104	; 0x68
 80050b4:	e7f4      	b.n	80050a0 <__sfp+0x18>
 80050b6:	2104      	movs	r1, #4
 80050b8:	4638      	mov	r0, r7
 80050ba:	f7ff ff9f 	bl	8004ffc <__sfmoreglue>
 80050be:	6030      	str	r0, [r6, #0]
 80050c0:	2800      	cmp	r0, #0
 80050c2:	d1f1      	bne.n	80050a8 <__sfp+0x20>
 80050c4:	230c      	movs	r3, #12
 80050c6:	603b      	str	r3, [r7, #0]
 80050c8:	4604      	mov	r4, r0
 80050ca:	4620      	mov	r0, r4
 80050cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050ce:	4b0b      	ldr	r3, [pc, #44]	; (80050fc <__sfp+0x74>)
 80050d0:	6665      	str	r5, [r4, #100]	; 0x64
 80050d2:	e9c4 5500 	strd	r5, r5, [r4]
 80050d6:	60a5      	str	r5, [r4, #8]
 80050d8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80050dc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80050e0:	2208      	movs	r2, #8
 80050e2:	4629      	mov	r1, r5
 80050e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80050e8:	f7fe faca 	bl	8003680 <memset>
 80050ec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80050f0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80050f4:	e7e9      	b.n	80050ca <__sfp+0x42>
 80050f6:	bf00      	nop
 80050f8:	08005df8 	.word	0x08005df8
 80050fc:	ffff0001 	.word	0xffff0001

08005100 <_fwalk_reent>:
 8005100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005104:	4680      	mov	r8, r0
 8005106:	4689      	mov	r9, r1
 8005108:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800510c:	2600      	movs	r6, #0
 800510e:	b914      	cbnz	r4, 8005116 <_fwalk_reent+0x16>
 8005110:	4630      	mov	r0, r6
 8005112:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005116:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800511a:	3f01      	subs	r7, #1
 800511c:	d501      	bpl.n	8005122 <_fwalk_reent+0x22>
 800511e:	6824      	ldr	r4, [r4, #0]
 8005120:	e7f5      	b.n	800510e <_fwalk_reent+0xe>
 8005122:	89ab      	ldrh	r3, [r5, #12]
 8005124:	2b01      	cmp	r3, #1
 8005126:	d907      	bls.n	8005138 <_fwalk_reent+0x38>
 8005128:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800512c:	3301      	adds	r3, #1
 800512e:	d003      	beq.n	8005138 <_fwalk_reent+0x38>
 8005130:	4629      	mov	r1, r5
 8005132:	4640      	mov	r0, r8
 8005134:	47c8      	blx	r9
 8005136:	4306      	orrs	r6, r0
 8005138:	3568      	adds	r5, #104	; 0x68
 800513a:	e7ee      	b.n	800511a <_fwalk_reent+0x1a>

0800513c <_localeconv_r>:
 800513c:	4b04      	ldr	r3, [pc, #16]	; (8005150 <_localeconv_r+0x14>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	6a18      	ldr	r0, [r3, #32]
 8005142:	4b04      	ldr	r3, [pc, #16]	; (8005154 <_localeconv_r+0x18>)
 8005144:	2800      	cmp	r0, #0
 8005146:	bf08      	it	eq
 8005148:	4618      	moveq	r0, r3
 800514a:	30f0      	adds	r0, #240	; 0xf0
 800514c:	4770      	bx	lr
 800514e:	bf00      	nop
 8005150:	2000000c 	.word	0x2000000c
 8005154:	20000070 	.word	0x20000070

08005158 <__swhatbuf_r>:
 8005158:	b570      	push	{r4, r5, r6, lr}
 800515a:	460e      	mov	r6, r1
 800515c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005160:	2900      	cmp	r1, #0
 8005162:	b096      	sub	sp, #88	; 0x58
 8005164:	4614      	mov	r4, r2
 8005166:	461d      	mov	r5, r3
 8005168:	da07      	bge.n	800517a <__swhatbuf_r+0x22>
 800516a:	2300      	movs	r3, #0
 800516c:	602b      	str	r3, [r5, #0]
 800516e:	89b3      	ldrh	r3, [r6, #12]
 8005170:	061a      	lsls	r2, r3, #24
 8005172:	d410      	bmi.n	8005196 <__swhatbuf_r+0x3e>
 8005174:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005178:	e00e      	b.n	8005198 <__swhatbuf_r+0x40>
 800517a:	466a      	mov	r2, sp
 800517c:	f000 fdaa 	bl	8005cd4 <_fstat_r>
 8005180:	2800      	cmp	r0, #0
 8005182:	dbf2      	blt.n	800516a <__swhatbuf_r+0x12>
 8005184:	9a01      	ldr	r2, [sp, #4]
 8005186:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800518a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800518e:	425a      	negs	r2, r3
 8005190:	415a      	adcs	r2, r3
 8005192:	602a      	str	r2, [r5, #0]
 8005194:	e7ee      	b.n	8005174 <__swhatbuf_r+0x1c>
 8005196:	2340      	movs	r3, #64	; 0x40
 8005198:	2000      	movs	r0, #0
 800519a:	6023      	str	r3, [r4, #0]
 800519c:	b016      	add	sp, #88	; 0x58
 800519e:	bd70      	pop	{r4, r5, r6, pc}

080051a0 <__smakebuf_r>:
 80051a0:	898b      	ldrh	r3, [r1, #12]
 80051a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80051a4:	079d      	lsls	r5, r3, #30
 80051a6:	4606      	mov	r6, r0
 80051a8:	460c      	mov	r4, r1
 80051aa:	d507      	bpl.n	80051bc <__smakebuf_r+0x1c>
 80051ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80051b0:	6023      	str	r3, [r4, #0]
 80051b2:	6123      	str	r3, [r4, #16]
 80051b4:	2301      	movs	r3, #1
 80051b6:	6163      	str	r3, [r4, #20]
 80051b8:	b002      	add	sp, #8
 80051ba:	bd70      	pop	{r4, r5, r6, pc}
 80051bc:	ab01      	add	r3, sp, #4
 80051be:	466a      	mov	r2, sp
 80051c0:	f7ff ffca 	bl	8005158 <__swhatbuf_r>
 80051c4:	9900      	ldr	r1, [sp, #0]
 80051c6:	4605      	mov	r5, r0
 80051c8:	4630      	mov	r0, r6
 80051ca:	f000 fb73 	bl	80058b4 <_malloc_r>
 80051ce:	b948      	cbnz	r0, 80051e4 <__smakebuf_r+0x44>
 80051d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051d4:	059a      	lsls	r2, r3, #22
 80051d6:	d4ef      	bmi.n	80051b8 <__smakebuf_r+0x18>
 80051d8:	f023 0303 	bic.w	r3, r3, #3
 80051dc:	f043 0302 	orr.w	r3, r3, #2
 80051e0:	81a3      	strh	r3, [r4, #12]
 80051e2:	e7e3      	b.n	80051ac <__smakebuf_r+0xc>
 80051e4:	4b0d      	ldr	r3, [pc, #52]	; (800521c <__smakebuf_r+0x7c>)
 80051e6:	62b3      	str	r3, [r6, #40]	; 0x28
 80051e8:	89a3      	ldrh	r3, [r4, #12]
 80051ea:	6020      	str	r0, [r4, #0]
 80051ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051f0:	81a3      	strh	r3, [r4, #12]
 80051f2:	9b00      	ldr	r3, [sp, #0]
 80051f4:	6163      	str	r3, [r4, #20]
 80051f6:	9b01      	ldr	r3, [sp, #4]
 80051f8:	6120      	str	r0, [r4, #16]
 80051fa:	b15b      	cbz	r3, 8005214 <__smakebuf_r+0x74>
 80051fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005200:	4630      	mov	r0, r6
 8005202:	f000 fd79 	bl	8005cf8 <_isatty_r>
 8005206:	b128      	cbz	r0, 8005214 <__smakebuf_r+0x74>
 8005208:	89a3      	ldrh	r3, [r4, #12]
 800520a:	f023 0303 	bic.w	r3, r3, #3
 800520e:	f043 0301 	orr.w	r3, r3, #1
 8005212:	81a3      	strh	r3, [r4, #12]
 8005214:	89a3      	ldrh	r3, [r4, #12]
 8005216:	431d      	orrs	r5, r3
 8005218:	81a5      	strh	r5, [r4, #12]
 800521a:	e7cd      	b.n	80051b8 <__smakebuf_r+0x18>
 800521c:	08004ff1 	.word	0x08004ff1

08005220 <malloc>:
 8005220:	4b02      	ldr	r3, [pc, #8]	; (800522c <malloc+0xc>)
 8005222:	4601      	mov	r1, r0
 8005224:	6818      	ldr	r0, [r3, #0]
 8005226:	f000 bb45 	b.w	80058b4 <_malloc_r>
 800522a:	bf00      	nop
 800522c:	2000000c 	.word	0x2000000c

08005230 <memcpy>:
 8005230:	b510      	push	{r4, lr}
 8005232:	1e43      	subs	r3, r0, #1
 8005234:	440a      	add	r2, r1
 8005236:	4291      	cmp	r1, r2
 8005238:	d100      	bne.n	800523c <memcpy+0xc>
 800523a:	bd10      	pop	{r4, pc}
 800523c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005240:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005244:	e7f7      	b.n	8005236 <memcpy+0x6>

08005246 <_Balloc>:
 8005246:	b570      	push	{r4, r5, r6, lr}
 8005248:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800524a:	4604      	mov	r4, r0
 800524c:	460e      	mov	r6, r1
 800524e:	b93d      	cbnz	r5, 8005260 <_Balloc+0x1a>
 8005250:	2010      	movs	r0, #16
 8005252:	f7ff ffe5 	bl	8005220 <malloc>
 8005256:	6260      	str	r0, [r4, #36]	; 0x24
 8005258:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800525c:	6005      	str	r5, [r0, #0]
 800525e:	60c5      	str	r5, [r0, #12]
 8005260:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005262:	68eb      	ldr	r3, [r5, #12]
 8005264:	b183      	cbz	r3, 8005288 <_Balloc+0x42>
 8005266:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005268:	68db      	ldr	r3, [r3, #12]
 800526a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800526e:	b9b8      	cbnz	r0, 80052a0 <_Balloc+0x5a>
 8005270:	2101      	movs	r1, #1
 8005272:	fa01 f506 	lsl.w	r5, r1, r6
 8005276:	1d6a      	adds	r2, r5, #5
 8005278:	0092      	lsls	r2, r2, #2
 800527a:	4620      	mov	r0, r4
 800527c:	f000 fabe 	bl	80057fc <_calloc_r>
 8005280:	b160      	cbz	r0, 800529c <_Balloc+0x56>
 8005282:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8005286:	e00e      	b.n	80052a6 <_Balloc+0x60>
 8005288:	2221      	movs	r2, #33	; 0x21
 800528a:	2104      	movs	r1, #4
 800528c:	4620      	mov	r0, r4
 800528e:	f000 fab5 	bl	80057fc <_calloc_r>
 8005292:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005294:	60e8      	str	r0, [r5, #12]
 8005296:	68db      	ldr	r3, [r3, #12]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d1e4      	bne.n	8005266 <_Balloc+0x20>
 800529c:	2000      	movs	r0, #0
 800529e:	bd70      	pop	{r4, r5, r6, pc}
 80052a0:	6802      	ldr	r2, [r0, #0]
 80052a2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80052a6:	2300      	movs	r3, #0
 80052a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80052ac:	e7f7      	b.n	800529e <_Balloc+0x58>

080052ae <_Bfree>:
 80052ae:	b570      	push	{r4, r5, r6, lr}
 80052b0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80052b2:	4606      	mov	r6, r0
 80052b4:	460d      	mov	r5, r1
 80052b6:	b93c      	cbnz	r4, 80052c8 <_Bfree+0x1a>
 80052b8:	2010      	movs	r0, #16
 80052ba:	f7ff ffb1 	bl	8005220 <malloc>
 80052be:	6270      	str	r0, [r6, #36]	; 0x24
 80052c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80052c4:	6004      	str	r4, [r0, #0]
 80052c6:	60c4      	str	r4, [r0, #12]
 80052c8:	b13d      	cbz	r5, 80052da <_Bfree+0x2c>
 80052ca:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80052cc:	686a      	ldr	r2, [r5, #4]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80052d4:	6029      	str	r1, [r5, #0]
 80052d6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80052da:	bd70      	pop	{r4, r5, r6, pc}

080052dc <__multadd>:
 80052dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052e0:	690d      	ldr	r5, [r1, #16]
 80052e2:	461f      	mov	r7, r3
 80052e4:	4606      	mov	r6, r0
 80052e6:	460c      	mov	r4, r1
 80052e8:	f101 0c14 	add.w	ip, r1, #20
 80052ec:	2300      	movs	r3, #0
 80052ee:	f8dc 0000 	ldr.w	r0, [ip]
 80052f2:	b281      	uxth	r1, r0
 80052f4:	fb02 7101 	mla	r1, r2, r1, r7
 80052f8:	0c0f      	lsrs	r7, r1, #16
 80052fa:	0c00      	lsrs	r0, r0, #16
 80052fc:	fb02 7000 	mla	r0, r2, r0, r7
 8005300:	b289      	uxth	r1, r1
 8005302:	3301      	adds	r3, #1
 8005304:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005308:	429d      	cmp	r5, r3
 800530a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800530e:	f84c 1b04 	str.w	r1, [ip], #4
 8005312:	dcec      	bgt.n	80052ee <__multadd+0x12>
 8005314:	b1d7      	cbz	r7, 800534c <__multadd+0x70>
 8005316:	68a3      	ldr	r3, [r4, #8]
 8005318:	42ab      	cmp	r3, r5
 800531a:	dc12      	bgt.n	8005342 <__multadd+0x66>
 800531c:	6861      	ldr	r1, [r4, #4]
 800531e:	4630      	mov	r0, r6
 8005320:	3101      	adds	r1, #1
 8005322:	f7ff ff90 	bl	8005246 <_Balloc>
 8005326:	6922      	ldr	r2, [r4, #16]
 8005328:	3202      	adds	r2, #2
 800532a:	f104 010c 	add.w	r1, r4, #12
 800532e:	4680      	mov	r8, r0
 8005330:	0092      	lsls	r2, r2, #2
 8005332:	300c      	adds	r0, #12
 8005334:	f7ff ff7c 	bl	8005230 <memcpy>
 8005338:	4621      	mov	r1, r4
 800533a:	4630      	mov	r0, r6
 800533c:	f7ff ffb7 	bl	80052ae <_Bfree>
 8005340:	4644      	mov	r4, r8
 8005342:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005346:	3501      	adds	r5, #1
 8005348:	615f      	str	r7, [r3, #20]
 800534a:	6125      	str	r5, [r4, #16]
 800534c:	4620      	mov	r0, r4
 800534e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005352 <__hi0bits>:
 8005352:	0c02      	lsrs	r2, r0, #16
 8005354:	0412      	lsls	r2, r2, #16
 8005356:	4603      	mov	r3, r0
 8005358:	b9b2      	cbnz	r2, 8005388 <__hi0bits+0x36>
 800535a:	0403      	lsls	r3, r0, #16
 800535c:	2010      	movs	r0, #16
 800535e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005362:	bf04      	itt	eq
 8005364:	021b      	lsleq	r3, r3, #8
 8005366:	3008      	addeq	r0, #8
 8005368:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800536c:	bf04      	itt	eq
 800536e:	011b      	lsleq	r3, r3, #4
 8005370:	3004      	addeq	r0, #4
 8005372:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005376:	bf04      	itt	eq
 8005378:	009b      	lsleq	r3, r3, #2
 800537a:	3002      	addeq	r0, #2
 800537c:	2b00      	cmp	r3, #0
 800537e:	db06      	blt.n	800538e <__hi0bits+0x3c>
 8005380:	005b      	lsls	r3, r3, #1
 8005382:	d503      	bpl.n	800538c <__hi0bits+0x3a>
 8005384:	3001      	adds	r0, #1
 8005386:	4770      	bx	lr
 8005388:	2000      	movs	r0, #0
 800538a:	e7e8      	b.n	800535e <__hi0bits+0xc>
 800538c:	2020      	movs	r0, #32
 800538e:	4770      	bx	lr

08005390 <__lo0bits>:
 8005390:	6803      	ldr	r3, [r0, #0]
 8005392:	f013 0207 	ands.w	r2, r3, #7
 8005396:	4601      	mov	r1, r0
 8005398:	d00b      	beq.n	80053b2 <__lo0bits+0x22>
 800539a:	07da      	lsls	r2, r3, #31
 800539c:	d423      	bmi.n	80053e6 <__lo0bits+0x56>
 800539e:	0798      	lsls	r0, r3, #30
 80053a0:	bf49      	itett	mi
 80053a2:	085b      	lsrmi	r3, r3, #1
 80053a4:	089b      	lsrpl	r3, r3, #2
 80053a6:	2001      	movmi	r0, #1
 80053a8:	600b      	strmi	r3, [r1, #0]
 80053aa:	bf5c      	itt	pl
 80053ac:	600b      	strpl	r3, [r1, #0]
 80053ae:	2002      	movpl	r0, #2
 80053b0:	4770      	bx	lr
 80053b2:	b298      	uxth	r0, r3
 80053b4:	b9a8      	cbnz	r0, 80053e2 <__lo0bits+0x52>
 80053b6:	0c1b      	lsrs	r3, r3, #16
 80053b8:	2010      	movs	r0, #16
 80053ba:	f013 0fff 	tst.w	r3, #255	; 0xff
 80053be:	bf04      	itt	eq
 80053c0:	0a1b      	lsreq	r3, r3, #8
 80053c2:	3008      	addeq	r0, #8
 80053c4:	071a      	lsls	r2, r3, #28
 80053c6:	bf04      	itt	eq
 80053c8:	091b      	lsreq	r3, r3, #4
 80053ca:	3004      	addeq	r0, #4
 80053cc:	079a      	lsls	r2, r3, #30
 80053ce:	bf04      	itt	eq
 80053d0:	089b      	lsreq	r3, r3, #2
 80053d2:	3002      	addeq	r0, #2
 80053d4:	07da      	lsls	r2, r3, #31
 80053d6:	d402      	bmi.n	80053de <__lo0bits+0x4e>
 80053d8:	085b      	lsrs	r3, r3, #1
 80053da:	d006      	beq.n	80053ea <__lo0bits+0x5a>
 80053dc:	3001      	adds	r0, #1
 80053de:	600b      	str	r3, [r1, #0]
 80053e0:	4770      	bx	lr
 80053e2:	4610      	mov	r0, r2
 80053e4:	e7e9      	b.n	80053ba <__lo0bits+0x2a>
 80053e6:	2000      	movs	r0, #0
 80053e8:	4770      	bx	lr
 80053ea:	2020      	movs	r0, #32
 80053ec:	4770      	bx	lr

080053ee <__i2b>:
 80053ee:	b510      	push	{r4, lr}
 80053f0:	460c      	mov	r4, r1
 80053f2:	2101      	movs	r1, #1
 80053f4:	f7ff ff27 	bl	8005246 <_Balloc>
 80053f8:	2201      	movs	r2, #1
 80053fa:	6144      	str	r4, [r0, #20]
 80053fc:	6102      	str	r2, [r0, #16]
 80053fe:	bd10      	pop	{r4, pc}

08005400 <__multiply>:
 8005400:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005404:	4614      	mov	r4, r2
 8005406:	690a      	ldr	r2, [r1, #16]
 8005408:	6923      	ldr	r3, [r4, #16]
 800540a:	429a      	cmp	r2, r3
 800540c:	bfb8      	it	lt
 800540e:	460b      	movlt	r3, r1
 8005410:	4688      	mov	r8, r1
 8005412:	bfbc      	itt	lt
 8005414:	46a0      	movlt	r8, r4
 8005416:	461c      	movlt	r4, r3
 8005418:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800541c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005420:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005424:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005428:	eb07 0609 	add.w	r6, r7, r9
 800542c:	42b3      	cmp	r3, r6
 800542e:	bfb8      	it	lt
 8005430:	3101      	addlt	r1, #1
 8005432:	f7ff ff08 	bl	8005246 <_Balloc>
 8005436:	f100 0514 	add.w	r5, r0, #20
 800543a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800543e:	462b      	mov	r3, r5
 8005440:	2200      	movs	r2, #0
 8005442:	4573      	cmp	r3, lr
 8005444:	d316      	bcc.n	8005474 <__multiply+0x74>
 8005446:	f104 0214 	add.w	r2, r4, #20
 800544a:	f108 0114 	add.w	r1, r8, #20
 800544e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8005452:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005456:	9300      	str	r3, [sp, #0]
 8005458:	9b00      	ldr	r3, [sp, #0]
 800545a:	9201      	str	r2, [sp, #4]
 800545c:	4293      	cmp	r3, r2
 800545e:	d80c      	bhi.n	800547a <__multiply+0x7a>
 8005460:	2e00      	cmp	r6, #0
 8005462:	dd03      	ble.n	800546c <__multiply+0x6c>
 8005464:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005468:	2b00      	cmp	r3, #0
 800546a:	d05d      	beq.n	8005528 <__multiply+0x128>
 800546c:	6106      	str	r6, [r0, #16]
 800546e:	b003      	add	sp, #12
 8005470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005474:	f843 2b04 	str.w	r2, [r3], #4
 8005478:	e7e3      	b.n	8005442 <__multiply+0x42>
 800547a:	f8b2 b000 	ldrh.w	fp, [r2]
 800547e:	f1bb 0f00 	cmp.w	fp, #0
 8005482:	d023      	beq.n	80054cc <__multiply+0xcc>
 8005484:	4689      	mov	r9, r1
 8005486:	46ac      	mov	ip, r5
 8005488:	f04f 0800 	mov.w	r8, #0
 800548c:	f859 4b04 	ldr.w	r4, [r9], #4
 8005490:	f8dc a000 	ldr.w	sl, [ip]
 8005494:	b2a3      	uxth	r3, r4
 8005496:	fa1f fa8a 	uxth.w	sl, sl
 800549a:	fb0b a303 	mla	r3, fp, r3, sl
 800549e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80054a2:	f8dc 4000 	ldr.w	r4, [ip]
 80054a6:	4443      	add	r3, r8
 80054a8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80054ac:	fb0b 840a 	mla	r4, fp, sl, r8
 80054b0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80054b4:	46e2      	mov	sl, ip
 80054b6:	b29b      	uxth	r3, r3
 80054b8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80054bc:	454f      	cmp	r7, r9
 80054be:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80054c2:	f84a 3b04 	str.w	r3, [sl], #4
 80054c6:	d82b      	bhi.n	8005520 <__multiply+0x120>
 80054c8:	f8cc 8004 	str.w	r8, [ip, #4]
 80054cc:	9b01      	ldr	r3, [sp, #4]
 80054ce:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80054d2:	3204      	adds	r2, #4
 80054d4:	f1ba 0f00 	cmp.w	sl, #0
 80054d8:	d020      	beq.n	800551c <__multiply+0x11c>
 80054da:	682b      	ldr	r3, [r5, #0]
 80054dc:	4689      	mov	r9, r1
 80054de:	46a8      	mov	r8, r5
 80054e0:	f04f 0b00 	mov.w	fp, #0
 80054e4:	f8b9 c000 	ldrh.w	ip, [r9]
 80054e8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80054ec:	fb0a 440c 	mla	r4, sl, ip, r4
 80054f0:	445c      	add	r4, fp
 80054f2:	46c4      	mov	ip, r8
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80054fa:	f84c 3b04 	str.w	r3, [ip], #4
 80054fe:	f859 3b04 	ldr.w	r3, [r9], #4
 8005502:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8005506:	0c1b      	lsrs	r3, r3, #16
 8005508:	fb0a b303 	mla	r3, sl, r3, fp
 800550c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005510:	454f      	cmp	r7, r9
 8005512:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8005516:	d805      	bhi.n	8005524 <__multiply+0x124>
 8005518:	f8c8 3004 	str.w	r3, [r8, #4]
 800551c:	3504      	adds	r5, #4
 800551e:	e79b      	b.n	8005458 <__multiply+0x58>
 8005520:	46d4      	mov	ip, sl
 8005522:	e7b3      	b.n	800548c <__multiply+0x8c>
 8005524:	46e0      	mov	r8, ip
 8005526:	e7dd      	b.n	80054e4 <__multiply+0xe4>
 8005528:	3e01      	subs	r6, #1
 800552a:	e799      	b.n	8005460 <__multiply+0x60>

0800552c <__pow5mult>:
 800552c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005530:	4615      	mov	r5, r2
 8005532:	f012 0203 	ands.w	r2, r2, #3
 8005536:	4606      	mov	r6, r0
 8005538:	460f      	mov	r7, r1
 800553a:	d007      	beq.n	800554c <__pow5mult+0x20>
 800553c:	3a01      	subs	r2, #1
 800553e:	4c21      	ldr	r4, [pc, #132]	; (80055c4 <__pow5mult+0x98>)
 8005540:	2300      	movs	r3, #0
 8005542:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005546:	f7ff fec9 	bl	80052dc <__multadd>
 800554a:	4607      	mov	r7, r0
 800554c:	10ad      	asrs	r5, r5, #2
 800554e:	d035      	beq.n	80055bc <__pow5mult+0x90>
 8005550:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005552:	b93c      	cbnz	r4, 8005564 <__pow5mult+0x38>
 8005554:	2010      	movs	r0, #16
 8005556:	f7ff fe63 	bl	8005220 <malloc>
 800555a:	6270      	str	r0, [r6, #36]	; 0x24
 800555c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005560:	6004      	str	r4, [r0, #0]
 8005562:	60c4      	str	r4, [r0, #12]
 8005564:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005568:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800556c:	b94c      	cbnz	r4, 8005582 <__pow5mult+0x56>
 800556e:	f240 2171 	movw	r1, #625	; 0x271
 8005572:	4630      	mov	r0, r6
 8005574:	f7ff ff3b 	bl	80053ee <__i2b>
 8005578:	2300      	movs	r3, #0
 800557a:	f8c8 0008 	str.w	r0, [r8, #8]
 800557e:	4604      	mov	r4, r0
 8005580:	6003      	str	r3, [r0, #0]
 8005582:	f04f 0800 	mov.w	r8, #0
 8005586:	07eb      	lsls	r3, r5, #31
 8005588:	d50a      	bpl.n	80055a0 <__pow5mult+0x74>
 800558a:	4639      	mov	r1, r7
 800558c:	4622      	mov	r2, r4
 800558e:	4630      	mov	r0, r6
 8005590:	f7ff ff36 	bl	8005400 <__multiply>
 8005594:	4639      	mov	r1, r7
 8005596:	4681      	mov	r9, r0
 8005598:	4630      	mov	r0, r6
 800559a:	f7ff fe88 	bl	80052ae <_Bfree>
 800559e:	464f      	mov	r7, r9
 80055a0:	106d      	asrs	r5, r5, #1
 80055a2:	d00b      	beq.n	80055bc <__pow5mult+0x90>
 80055a4:	6820      	ldr	r0, [r4, #0]
 80055a6:	b938      	cbnz	r0, 80055b8 <__pow5mult+0x8c>
 80055a8:	4622      	mov	r2, r4
 80055aa:	4621      	mov	r1, r4
 80055ac:	4630      	mov	r0, r6
 80055ae:	f7ff ff27 	bl	8005400 <__multiply>
 80055b2:	6020      	str	r0, [r4, #0]
 80055b4:	f8c0 8000 	str.w	r8, [r0]
 80055b8:	4604      	mov	r4, r0
 80055ba:	e7e4      	b.n	8005586 <__pow5mult+0x5a>
 80055bc:	4638      	mov	r0, r7
 80055be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055c2:	bf00      	nop
 80055c4:	08005f90 	.word	0x08005f90

080055c8 <__lshift>:
 80055c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055cc:	460c      	mov	r4, r1
 80055ce:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80055d2:	6923      	ldr	r3, [r4, #16]
 80055d4:	6849      	ldr	r1, [r1, #4]
 80055d6:	eb0a 0903 	add.w	r9, sl, r3
 80055da:	68a3      	ldr	r3, [r4, #8]
 80055dc:	4607      	mov	r7, r0
 80055de:	4616      	mov	r6, r2
 80055e0:	f109 0501 	add.w	r5, r9, #1
 80055e4:	42ab      	cmp	r3, r5
 80055e6:	db32      	blt.n	800564e <__lshift+0x86>
 80055e8:	4638      	mov	r0, r7
 80055ea:	f7ff fe2c 	bl	8005246 <_Balloc>
 80055ee:	2300      	movs	r3, #0
 80055f0:	4680      	mov	r8, r0
 80055f2:	f100 0114 	add.w	r1, r0, #20
 80055f6:	461a      	mov	r2, r3
 80055f8:	4553      	cmp	r3, sl
 80055fa:	db2b      	blt.n	8005654 <__lshift+0x8c>
 80055fc:	6920      	ldr	r0, [r4, #16]
 80055fe:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005602:	f104 0314 	add.w	r3, r4, #20
 8005606:	f016 021f 	ands.w	r2, r6, #31
 800560a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800560e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005612:	d025      	beq.n	8005660 <__lshift+0x98>
 8005614:	f1c2 0e20 	rsb	lr, r2, #32
 8005618:	2000      	movs	r0, #0
 800561a:	681e      	ldr	r6, [r3, #0]
 800561c:	468a      	mov	sl, r1
 800561e:	4096      	lsls	r6, r2
 8005620:	4330      	orrs	r0, r6
 8005622:	f84a 0b04 	str.w	r0, [sl], #4
 8005626:	f853 0b04 	ldr.w	r0, [r3], #4
 800562a:	459c      	cmp	ip, r3
 800562c:	fa20 f00e 	lsr.w	r0, r0, lr
 8005630:	d814      	bhi.n	800565c <__lshift+0x94>
 8005632:	6048      	str	r0, [r1, #4]
 8005634:	b108      	cbz	r0, 800563a <__lshift+0x72>
 8005636:	f109 0502 	add.w	r5, r9, #2
 800563a:	3d01      	subs	r5, #1
 800563c:	4638      	mov	r0, r7
 800563e:	f8c8 5010 	str.w	r5, [r8, #16]
 8005642:	4621      	mov	r1, r4
 8005644:	f7ff fe33 	bl	80052ae <_Bfree>
 8005648:	4640      	mov	r0, r8
 800564a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800564e:	3101      	adds	r1, #1
 8005650:	005b      	lsls	r3, r3, #1
 8005652:	e7c7      	b.n	80055e4 <__lshift+0x1c>
 8005654:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005658:	3301      	adds	r3, #1
 800565a:	e7cd      	b.n	80055f8 <__lshift+0x30>
 800565c:	4651      	mov	r1, sl
 800565e:	e7dc      	b.n	800561a <__lshift+0x52>
 8005660:	3904      	subs	r1, #4
 8005662:	f853 2b04 	ldr.w	r2, [r3], #4
 8005666:	f841 2f04 	str.w	r2, [r1, #4]!
 800566a:	459c      	cmp	ip, r3
 800566c:	d8f9      	bhi.n	8005662 <__lshift+0x9a>
 800566e:	e7e4      	b.n	800563a <__lshift+0x72>

08005670 <__mcmp>:
 8005670:	6903      	ldr	r3, [r0, #16]
 8005672:	690a      	ldr	r2, [r1, #16]
 8005674:	1a9b      	subs	r3, r3, r2
 8005676:	b530      	push	{r4, r5, lr}
 8005678:	d10c      	bne.n	8005694 <__mcmp+0x24>
 800567a:	0092      	lsls	r2, r2, #2
 800567c:	3014      	adds	r0, #20
 800567e:	3114      	adds	r1, #20
 8005680:	1884      	adds	r4, r0, r2
 8005682:	4411      	add	r1, r2
 8005684:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005688:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800568c:	4295      	cmp	r5, r2
 800568e:	d003      	beq.n	8005698 <__mcmp+0x28>
 8005690:	d305      	bcc.n	800569e <__mcmp+0x2e>
 8005692:	2301      	movs	r3, #1
 8005694:	4618      	mov	r0, r3
 8005696:	bd30      	pop	{r4, r5, pc}
 8005698:	42a0      	cmp	r0, r4
 800569a:	d3f3      	bcc.n	8005684 <__mcmp+0x14>
 800569c:	e7fa      	b.n	8005694 <__mcmp+0x24>
 800569e:	f04f 33ff 	mov.w	r3, #4294967295
 80056a2:	e7f7      	b.n	8005694 <__mcmp+0x24>

080056a4 <__mdiff>:
 80056a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056a8:	460d      	mov	r5, r1
 80056aa:	4607      	mov	r7, r0
 80056ac:	4611      	mov	r1, r2
 80056ae:	4628      	mov	r0, r5
 80056b0:	4614      	mov	r4, r2
 80056b2:	f7ff ffdd 	bl	8005670 <__mcmp>
 80056b6:	1e06      	subs	r6, r0, #0
 80056b8:	d108      	bne.n	80056cc <__mdiff+0x28>
 80056ba:	4631      	mov	r1, r6
 80056bc:	4638      	mov	r0, r7
 80056be:	f7ff fdc2 	bl	8005246 <_Balloc>
 80056c2:	2301      	movs	r3, #1
 80056c4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80056c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056cc:	bfa4      	itt	ge
 80056ce:	4623      	movge	r3, r4
 80056d0:	462c      	movge	r4, r5
 80056d2:	4638      	mov	r0, r7
 80056d4:	6861      	ldr	r1, [r4, #4]
 80056d6:	bfa6      	itte	ge
 80056d8:	461d      	movge	r5, r3
 80056da:	2600      	movge	r6, #0
 80056dc:	2601      	movlt	r6, #1
 80056de:	f7ff fdb2 	bl	8005246 <_Balloc>
 80056e2:	692b      	ldr	r3, [r5, #16]
 80056e4:	60c6      	str	r6, [r0, #12]
 80056e6:	6926      	ldr	r6, [r4, #16]
 80056e8:	f105 0914 	add.w	r9, r5, #20
 80056ec:	f104 0214 	add.w	r2, r4, #20
 80056f0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80056f4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80056f8:	f100 0514 	add.w	r5, r0, #20
 80056fc:	f04f 0e00 	mov.w	lr, #0
 8005700:	f852 ab04 	ldr.w	sl, [r2], #4
 8005704:	f859 4b04 	ldr.w	r4, [r9], #4
 8005708:	fa1e f18a 	uxtah	r1, lr, sl
 800570c:	b2a3      	uxth	r3, r4
 800570e:	1ac9      	subs	r1, r1, r3
 8005710:	0c23      	lsrs	r3, r4, #16
 8005712:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8005716:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800571a:	b289      	uxth	r1, r1
 800571c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8005720:	45c8      	cmp	r8, r9
 8005722:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005726:	4694      	mov	ip, r2
 8005728:	f845 3b04 	str.w	r3, [r5], #4
 800572c:	d8e8      	bhi.n	8005700 <__mdiff+0x5c>
 800572e:	45bc      	cmp	ip, r7
 8005730:	d304      	bcc.n	800573c <__mdiff+0x98>
 8005732:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005736:	b183      	cbz	r3, 800575a <__mdiff+0xb6>
 8005738:	6106      	str	r6, [r0, #16]
 800573a:	e7c5      	b.n	80056c8 <__mdiff+0x24>
 800573c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005740:	fa1e f381 	uxtah	r3, lr, r1
 8005744:	141a      	asrs	r2, r3, #16
 8005746:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800574a:	b29b      	uxth	r3, r3
 800574c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005750:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8005754:	f845 3b04 	str.w	r3, [r5], #4
 8005758:	e7e9      	b.n	800572e <__mdiff+0x8a>
 800575a:	3e01      	subs	r6, #1
 800575c:	e7e9      	b.n	8005732 <__mdiff+0x8e>

0800575e <__d2b>:
 800575e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005762:	460e      	mov	r6, r1
 8005764:	2101      	movs	r1, #1
 8005766:	ec59 8b10 	vmov	r8, r9, d0
 800576a:	4615      	mov	r5, r2
 800576c:	f7ff fd6b 	bl	8005246 <_Balloc>
 8005770:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005774:	4607      	mov	r7, r0
 8005776:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800577a:	bb34      	cbnz	r4, 80057ca <__d2b+0x6c>
 800577c:	9301      	str	r3, [sp, #4]
 800577e:	f1b8 0300 	subs.w	r3, r8, #0
 8005782:	d027      	beq.n	80057d4 <__d2b+0x76>
 8005784:	a802      	add	r0, sp, #8
 8005786:	f840 3d08 	str.w	r3, [r0, #-8]!
 800578a:	f7ff fe01 	bl	8005390 <__lo0bits>
 800578e:	9900      	ldr	r1, [sp, #0]
 8005790:	b1f0      	cbz	r0, 80057d0 <__d2b+0x72>
 8005792:	9a01      	ldr	r2, [sp, #4]
 8005794:	f1c0 0320 	rsb	r3, r0, #32
 8005798:	fa02 f303 	lsl.w	r3, r2, r3
 800579c:	430b      	orrs	r3, r1
 800579e:	40c2      	lsrs	r2, r0
 80057a0:	617b      	str	r3, [r7, #20]
 80057a2:	9201      	str	r2, [sp, #4]
 80057a4:	9b01      	ldr	r3, [sp, #4]
 80057a6:	61bb      	str	r3, [r7, #24]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	bf14      	ite	ne
 80057ac:	2102      	movne	r1, #2
 80057ae:	2101      	moveq	r1, #1
 80057b0:	6139      	str	r1, [r7, #16]
 80057b2:	b1c4      	cbz	r4, 80057e6 <__d2b+0x88>
 80057b4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80057b8:	4404      	add	r4, r0
 80057ba:	6034      	str	r4, [r6, #0]
 80057bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80057c0:	6028      	str	r0, [r5, #0]
 80057c2:	4638      	mov	r0, r7
 80057c4:	b003      	add	sp, #12
 80057c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80057ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80057ce:	e7d5      	b.n	800577c <__d2b+0x1e>
 80057d0:	6179      	str	r1, [r7, #20]
 80057d2:	e7e7      	b.n	80057a4 <__d2b+0x46>
 80057d4:	a801      	add	r0, sp, #4
 80057d6:	f7ff fddb 	bl	8005390 <__lo0bits>
 80057da:	9b01      	ldr	r3, [sp, #4]
 80057dc:	617b      	str	r3, [r7, #20]
 80057de:	2101      	movs	r1, #1
 80057e0:	6139      	str	r1, [r7, #16]
 80057e2:	3020      	adds	r0, #32
 80057e4:	e7e5      	b.n	80057b2 <__d2b+0x54>
 80057e6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80057ea:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80057ee:	6030      	str	r0, [r6, #0]
 80057f0:	6918      	ldr	r0, [r3, #16]
 80057f2:	f7ff fdae 	bl	8005352 <__hi0bits>
 80057f6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80057fa:	e7e1      	b.n	80057c0 <__d2b+0x62>

080057fc <_calloc_r>:
 80057fc:	b538      	push	{r3, r4, r5, lr}
 80057fe:	fb02 f401 	mul.w	r4, r2, r1
 8005802:	4621      	mov	r1, r4
 8005804:	f000 f856 	bl	80058b4 <_malloc_r>
 8005808:	4605      	mov	r5, r0
 800580a:	b118      	cbz	r0, 8005814 <_calloc_r+0x18>
 800580c:	4622      	mov	r2, r4
 800580e:	2100      	movs	r1, #0
 8005810:	f7fd ff36 	bl	8003680 <memset>
 8005814:	4628      	mov	r0, r5
 8005816:	bd38      	pop	{r3, r4, r5, pc}

08005818 <_free_r>:
 8005818:	b538      	push	{r3, r4, r5, lr}
 800581a:	4605      	mov	r5, r0
 800581c:	2900      	cmp	r1, #0
 800581e:	d045      	beq.n	80058ac <_free_r+0x94>
 8005820:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005824:	1f0c      	subs	r4, r1, #4
 8005826:	2b00      	cmp	r3, #0
 8005828:	bfb8      	it	lt
 800582a:	18e4      	addlt	r4, r4, r3
 800582c:	f000 fa98 	bl	8005d60 <__malloc_lock>
 8005830:	4a1f      	ldr	r2, [pc, #124]	; (80058b0 <_free_r+0x98>)
 8005832:	6813      	ldr	r3, [r2, #0]
 8005834:	4610      	mov	r0, r2
 8005836:	b933      	cbnz	r3, 8005846 <_free_r+0x2e>
 8005838:	6063      	str	r3, [r4, #4]
 800583a:	6014      	str	r4, [r2, #0]
 800583c:	4628      	mov	r0, r5
 800583e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005842:	f000 ba8e 	b.w	8005d62 <__malloc_unlock>
 8005846:	42a3      	cmp	r3, r4
 8005848:	d90c      	bls.n	8005864 <_free_r+0x4c>
 800584a:	6821      	ldr	r1, [r4, #0]
 800584c:	1862      	adds	r2, r4, r1
 800584e:	4293      	cmp	r3, r2
 8005850:	bf04      	itt	eq
 8005852:	681a      	ldreq	r2, [r3, #0]
 8005854:	685b      	ldreq	r3, [r3, #4]
 8005856:	6063      	str	r3, [r4, #4]
 8005858:	bf04      	itt	eq
 800585a:	1852      	addeq	r2, r2, r1
 800585c:	6022      	streq	r2, [r4, #0]
 800585e:	6004      	str	r4, [r0, #0]
 8005860:	e7ec      	b.n	800583c <_free_r+0x24>
 8005862:	4613      	mov	r3, r2
 8005864:	685a      	ldr	r2, [r3, #4]
 8005866:	b10a      	cbz	r2, 800586c <_free_r+0x54>
 8005868:	42a2      	cmp	r2, r4
 800586a:	d9fa      	bls.n	8005862 <_free_r+0x4a>
 800586c:	6819      	ldr	r1, [r3, #0]
 800586e:	1858      	adds	r0, r3, r1
 8005870:	42a0      	cmp	r0, r4
 8005872:	d10b      	bne.n	800588c <_free_r+0x74>
 8005874:	6820      	ldr	r0, [r4, #0]
 8005876:	4401      	add	r1, r0
 8005878:	1858      	adds	r0, r3, r1
 800587a:	4282      	cmp	r2, r0
 800587c:	6019      	str	r1, [r3, #0]
 800587e:	d1dd      	bne.n	800583c <_free_r+0x24>
 8005880:	6810      	ldr	r0, [r2, #0]
 8005882:	6852      	ldr	r2, [r2, #4]
 8005884:	605a      	str	r2, [r3, #4]
 8005886:	4401      	add	r1, r0
 8005888:	6019      	str	r1, [r3, #0]
 800588a:	e7d7      	b.n	800583c <_free_r+0x24>
 800588c:	d902      	bls.n	8005894 <_free_r+0x7c>
 800588e:	230c      	movs	r3, #12
 8005890:	602b      	str	r3, [r5, #0]
 8005892:	e7d3      	b.n	800583c <_free_r+0x24>
 8005894:	6820      	ldr	r0, [r4, #0]
 8005896:	1821      	adds	r1, r4, r0
 8005898:	428a      	cmp	r2, r1
 800589a:	bf04      	itt	eq
 800589c:	6811      	ldreq	r1, [r2, #0]
 800589e:	6852      	ldreq	r2, [r2, #4]
 80058a0:	6062      	str	r2, [r4, #4]
 80058a2:	bf04      	itt	eq
 80058a4:	1809      	addeq	r1, r1, r0
 80058a6:	6021      	streq	r1, [r4, #0]
 80058a8:	605c      	str	r4, [r3, #4]
 80058aa:	e7c7      	b.n	800583c <_free_r+0x24>
 80058ac:	bd38      	pop	{r3, r4, r5, pc}
 80058ae:	bf00      	nop
 80058b0:	20000200 	.word	0x20000200

080058b4 <_malloc_r>:
 80058b4:	b570      	push	{r4, r5, r6, lr}
 80058b6:	1ccd      	adds	r5, r1, #3
 80058b8:	f025 0503 	bic.w	r5, r5, #3
 80058bc:	3508      	adds	r5, #8
 80058be:	2d0c      	cmp	r5, #12
 80058c0:	bf38      	it	cc
 80058c2:	250c      	movcc	r5, #12
 80058c4:	2d00      	cmp	r5, #0
 80058c6:	4606      	mov	r6, r0
 80058c8:	db01      	blt.n	80058ce <_malloc_r+0x1a>
 80058ca:	42a9      	cmp	r1, r5
 80058cc:	d903      	bls.n	80058d6 <_malloc_r+0x22>
 80058ce:	230c      	movs	r3, #12
 80058d0:	6033      	str	r3, [r6, #0]
 80058d2:	2000      	movs	r0, #0
 80058d4:	bd70      	pop	{r4, r5, r6, pc}
 80058d6:	f000 fa43 	bl	8005d60 <__malloc_lock>
 80058da:	4a21      	ldr	r2, [pc, #132]	; (8005960 <_malloc_r+0xac>)
 80058dc:	6814      	ldr	r4, [r2, #0]
 80058de:	4621      	mov	r1, r4
 80058e0:	b991      	cbnz	r1, 8005908 <_malloc_r+0x54>
 80058e2:	4c20      	ldr	r4, [pc, #128]	; (8005964 <_malloc_r+0xb0>)
 80058e4:	6823      	ldr	r3, [r4, #0]
 80058e6:	b91b      	cbnz	r3, 80058f0 <_malloc_r+0x3c>
 80058e8:	4630      	mov	r0, r6
 80058ea:	f000 f97d 	bl	8005be8 <_sbrk_r>
 80058ee:	6020      	str	r0, [r4, #0]
 80058f0:	4629      	mov	r1, r5
 80058f2:	4630      	mov	r0, r6
 80058f4:	f000 f978 	bl	8005be8 <_sbrk_r>
 80058f8:	1c43      	adds	r3, r0, #1
 80058fa:	d124      	bne.n	8005946 <_malloc_r+0x92>
 80058fc:	230c      	movs	r3, #12
 80058fe:	6033      	str	r3, [r6, #0]
 8005900:	4630      	mov	r0, r6
 8005902:	f000 fa2e 	bl	8005d62 <__malloc_unlock>
 8005906:	e7e4      	b.n	80058d2 <_malloc_r+0x1e>
 8005908:	680b      	ldr	r3, [r1, #0]
 800590a:	1b5b      	subs	r3, r3, r5
 800590c:	d418      	bmi.n	8005940 <_malloc_r+0x8c>
 800590e:	2b0b      	cmp	r3, #11
 8005910:	d90f      	bls.n	8005932 <_malloc_r+0x7e>
 8005912:	600b      	str	r3, [r1, #0]
 8005914:	50cd      	str	r5, [r1, r3]
 8005916:	18cc      	adds	r4, r1, r3
 8005918:	4630      	mov	r0, r6
 800591a:	f000 fa22 	bl	8005d62 <__malloc_unlock>
 800591e:	f104 000b 	add.w	r0, r4, #11
 8005922:	1d23      	adds	r3, r4, #4
 8005924:	f020 0007 	bic.w	r0, r0, #7
 8005928:	1ac3      	subs	r3, r0, r3
 800592a:	d0d3      	beq.n	80058d4 <_malloc_r+0x20>
 800592c:	425a      	negs	r2, r3
 800592e:	50e2      	str	r2, [r4, r3]
 8005930:	e7d0      	b.n	80058d4 <_malloc_r+0x20>
 8005932:	428c      	cmp	r4, r1
 8005934:	684b      	ldr	r3, [r1, #4]
 8005936:	bf16      	itet	ne
 8005938:	6063      	strne	r3, [r4, #4]
 800593a:	6013      	streq	r3, [r2, #0]
 800593c:	460c      	movne	r4, r1
 800593e:	e7eb      	b.n	8005918 <_malloc_r+0x64>
 8005940:	460c      	mov	r4, r1
 8005942:	6849      	ldr	r1, [r1, #4]
 8005944:	e7cc      	b.n	80058e0 <_malloc_r+0x2c>
 8005946:	1cc4      	adds	r4, r0, #3
 8005948:	f024 0403 	bic.w	r4, r4, #3
 800594c:	42a0      	cmp	r0, r4
 800594e:	d005      	beq.n	800595c <_malloc_r+0xa8>
 8005950:	1a21      	subs	r1, r4, r0
 8005952:	4630      	mov	r0, r6
 8005954:	f000 f948 	bl	8005be8 <_sbrk_r>
 8005958:	3001      	adds	r0, #1
 800595a:	d0cf      	beq.n	80058fc <_malloc_r+0x48>
 800595c:	6025      	str	r5, [r4, #0]
 800595e:	e7db      	b.n	8005918 <_malloc_r+0x64>
 8005960:	20000200 	.word	0x20000200
 8005964:	20000204 	.word	0x20000204

08005968 <__sfputc_r>:
 8005968:	6893      	ldr	r3, [r2, #8]
 800596a:	3b01      	subs	r3, #1
 800596c:	2b00      	cmp	r3, #0
 800596e:	b410      	push	{r4}
 8005970:	6093      	str	r3, [r2, #8]
 8005972:	da08      	bge.n	8005986 <__sfputc_r+0x1e>
 8005974:	6994      	ldr	r4, [r2, #24]
 8005976:	42a3      	cmp	r3, r4
 8005978:	db01      	blt.n	800597e <__sfputc_r+0x16>
 800597a:	290a      	cmp	r1, #10
 800597c:	d103      	bne.n	8005986 <__sfputc_r+0x1e>
 800597e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005982:	f7fe bb5d 	b.w	8004040 <__swbuf_r>
 8005986:	6813      	ldr	r3, [r2, #0]
 8005988:	1c58      	adds	r0, r3, #1
 800598a:	6010      	str	r0, [r2, #0]
 800598c:	7019      	strb	r1, [r3, #0]
 800598e:	4608      	mov	r0, r1
 8005990:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005994:	4770      	bx	lr

08005996 <__sfputs_r>:
 8005996:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005998:	4606      	mov	r6, r0
 800599a:	460f      	mov	r7, r1
 800599c:	4614      	mov	r4, r2
 800599e:	18d5      	adds	r5, r2, r3
 80059a0:	42ac      	cmp	r4, r5
 80059a2:	d101      	bne.n	80059a8 <__sfputs_r+0x12>
 80059a4:	2000      	movs	r0, #0
 80059a6:	e007      	b.n	80059b8 <__sfputs_r+0x22>
 80059a8:	463a      	mov	r2, r7
 80059aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059ae:	4630      	mov	r0, r6
 80059b0:	f7ff ffda 	bl	8005968 <__sfputc_r>
 80059b4:	1c43      	adds	r3, r0, #1
 80059b6:	d1f3      	bne.n	80059a0 <__sfputs_r+0xa>
 80059b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080059bc <_vfiprintf_r>:
 80059bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059c0:	460c      	mov	r4, r1
 80059c2:	b09d      	sub	sp, #116	; 0x74
 80059c4:	4617      	mov	r7, r2
 80059c6:	461d      	mov	r5, r3
 80059c8:	4606      	mov	r6, r0
 80059ca:	b118      	cbz	r0, 80059d4 <_vfiprintf_r+0x18>
 80059cc:	6983      	ldr	r3, [r0, #24]
 80059ce:	b90b      	cbnz	r3, 80059d4 <_vfiprintf_r+0x18>
 80059d0:	f7ff fb2a 	bl	8005028 <__sinit>
 80059d4:	4b7c      	ldr	r3, [pc, #496]	; (8005bc8 <_vfiprintf_r+0x20c>)
 80059d6:	429c      	cmp	r4, r3
 80059d8:	d158      	bne.n	8005a8c <_vfiprintf_r+0xd0>
 80059da:	6874      	ldr	r4, [r6, #4]
 80059dc:	89a3      	ldrh	r3, [r4, #12]
 80059de:	0718      	lsls	r0, r3, #28
 80059e0:	d55e      	bpl.n	8005aa0 <_vfiprintf_r+0xe4>
 80059e2:	6923      	ldr	r3, [r4, #16]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d05b      	beq.n	8005aa0 <_vfiprintf_r+0xe4>
 80059e8:	2300      	movs	r3, #0
 80059ea:	9309      	str	r3, [sp, #36]	; 0x24
 80059ec:	2320      	movs	r3, #32
 80059ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80059f2:	2330      	movs	r3, #48	; 0x30
 80059f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80059f8:	9503      	str	r5, [sp, #12]
 80059fa:	f04f 0b01 	mov.w	fp, #1
 80059fe:	46b8      	mov	r8, r7
 8005a00:	4645      	mov	r5, r8
 8005a02:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005a06:	b10b      	cbz	r3, 8005a0c <_vfiprintf_r+0x50>
 8005a08:	2b25      	cmp	r3, #37	; 0x25
 8005a0a:	d154      	bne.n	8005ab6 <_vfiprintf_r+0xfa>
 8005a0c:	ebb8 0a07 	subs.w	sl, r8, r7
 8005a10:	d00b      	beq.n	8005a2a <_vfiprintf_r+0x6e>
 8005a12:	4653      	mov	r3, sl
 8005a14:	463a      	mov	r2, r7
 8005a16:	4621      	mov	r1, r4
 8005a18:	4630      	mov	r0, r6
 8005a1a:	f7ff ffbc 	bl	8005996 <__sfputs_r>
 8005a1e:	3001      	adds	r0, #1
 8005a20:	f000 80c2 	beq.w	8005ba8 <_vfiprintf_r+0x1ec>
 8005a24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a26:	4453      	add	r3, sl
 8005a28:	9309      	str	r3, [sp, #36]	; 0x24
 8005a2a:	f898 3000 	ldrb.w	r3, [r8]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	f000 80ba 	beq.w	8005ba8 <_vfiprintf_r+0x1ec>
 8005a34:	2300      	movs	r3, #0
 8005a36:	f04f 32ff 	mov.w	r2, #4294967295
 8005a3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a3e:	9304      	str	r3, [sp, #16]
 8005a40:	9307      	str	r3, [sp, #28]
 8005a42:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005a46:	931a      	str	r3, [sp, #104]	; 0x68
 8005a48:	46a8      	mov	r8, r5
 8005a4a:	2205      	movs	r2, #5
 8005a4c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8005a50:	485e      	ldr	r0, [pc, #376]	; (8005bcc <_vfiprintf_r+0x210>)
 8005a52:	f7fa fbc5 	bl	80001e0 <memchr>
 8005a56:	9b04      	ldr	r3, [sp, #16]
 8005a58:	bb78      	cbnz	r0, 8005aba <_vfiprintf_r+0xfe>
 8005a5a:	06d9      	lsls	r1, r3, #27
 8005a5c:	bf44      	itt	mi
 8005a5e:	2220      	movmi	r2, #32
 8005a60:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005a64:	071a      	lsls	r2, r3, #28
 8005a66:	bf44      	itt	mi
 8005a68:	222b      	movmi	r2, #43	; 0x2b
 8005a6a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005a6e:	782a      	ldrb	r2, [r5, #0]
 8005a70:	2a2a      	cmp	r2, #42	; 0x2a
 8005a72:	d02a      	beq.n	8005aca <_vfiprintf_r+0x10e>
 8005a74:	9a07      	ldr	r2, [sp, #28]
 8005a76:	46a8      	mov	r8, r5
 8005a78:	2000      	movs	r0, #0
 8005a7a:	250a      	movs	r5, #10
 8005a7c:	4641      	mov	r1, r8
 8005a7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a82:	3b30      	subs	r3, #48	; 0x30
 8005a84:	2b09      	cmp	r3, #9
 8005a86:	d969      	bls.n	8005b5c <_vfiprintf_r+0x1a0>
 8005a88:	b360      	cbz	r0, 8005ae4 <_vfiprintf_r+0x128>
 8005a8a:	e024      	b.n	8005ad6 <_vfiprintf_r+0x11a>
 8005a8c:	4b50      	ldr	r3, [pc, #320]	; (8005bd0 <_vfiprintf_r+0x214>)
 8005a8e:	429c      	cmp	r4, r3
 8005a90:	d101      	bne.n	8005a96 <_vfiprintf_r+0xda>
 8005a92:	68b4      	ldr	r4, [r6, #8]
 8005a94:	e7a2      	b.n	80059dc <_vfiprintf_r+0x20>
 8005a96:	4b4f      	ldr	r3, [pc, #316]	; (8005bd4 <_vfiprintf_r+0x218>)
 8005a98:	429c      	cmp	r4, r3
 8005a9a:	bf08      	it	eq
 8005a9c:	68f4      	ldreq	r4, [r6, #12]
 8005a9e:	e79d      	b.n	80059dc <_vfiprintf_r+0x20>
 8005aa0:	4621      	mov	r1, r4
 8005aa2:	4630      	mov	r0, r6
 8005aa4:	f7fe fb1e 	bl	80040e4 <__swsetup_r>
 8005aa8:	2800      	cmp	r0, #0
 8005aaa:	d09d      	beq.n	80059e8 <_vfiprintf_r+0x2c>
 8005aac:	f04f 30ff 	mov.w	r0, #4294967295
 8005ab0:	b01d      	add	sp, #116	; 0x74
 8005ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ab6:	46a8      	mov	r8, r5
 8005ab8:	e7a2      	b.n	8005a00 <_vfiprintf_r+0x44>
 8005aba:	4a44      	ldr	r2, [pc, #272]	; (8005bcc <_vfiprintf_r+0x210>)
 8005abc:	1a80      	subs	r0, r0, r2
 8005abe:	fa0b f000 	lsl.w	r0, fp, r0
 8005ac2:	4318      	orrs	r0, r3
 8005ac4:	9004      	str	r0, [sp, #16]
 8005ac6:	4645      	mov	r5, r8
 8005ac8:	e7be      	b.n	8005a48 <_vfiprintf_r+0x8c>
 8005aca:	9a03      	ldr	r2, [sp, #12]
 8005acc:	1d11      	adds	r1, r2, #4
 8005ace:	6812      	ldr	r2, [r2, #0]
 8005ad0:	9103      	str	r1, [sp, #12]
 8005ad2:	2a00      	cmp	r2, #0
 8005ad4:	db01      	blt.n	8005ada <_vfiprintf_r+0x11e>
 8005ad6:	9207      	str	r2, [sp, #28]
 8005ad8:	e004      	b.n	8005ae4 <_vfiprintf_r+0x128>
 8005ada:	4252      	negs	r2, r2
 8005adc:	f043 0302 	orr.w	r3, r3, #2
 8005ae0:	9207      	str	r2, [sp, #28]
 8005ae2:	9304      	str	r3, [sp, #16]
 8005ae4:	f898 3000 	ldrb.w	r3, [r8]
 8005ae8:	2b2e      	cmp	r3, #46	; 0x2e
 8005aea:	d10e      	bne.n	8005b0a <_vfiprintf_r+0x14e>
 8005aec:	f898 3001 	ldrb.w	r3, [r8, #1]
 8005af0:	2b2a      	cmp	r3, #42	; 0x2a
 8005af2:	d138      	bne.n	8005b66 <_vfiprintf_r+0x1aa>
 8005af4:	9b03      	ldr	r3, [sp, #12]
 8005af6:	1d1a      	adds	r2, r3, #4
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	9203      	str	r2, [sp, #12]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	bfb8      	it	lt
 8005b00:	f04f 33ff 	movlt.w	r3, #4294967295
 8005b04:	f108 0802 	add.w	r8, r8, #2
 8005b08:	9305      	str	r3, [sp, #20]
 8005b0a:	4d33      	ldr	r5, [pc, #204]	; (8005bd8 <_vfiprintf_r+0x21c>)
 8005b0c:	f898 1000 	ldrb.w	r1, [r8]
 8005b10:	2203      	movs	r2, #3
 8005b12:	4628      	mov	r0, r5
 8005b14:	f7fa fb64 	bl	80001e0 <memchr>
 8005b18:	b140      	cbz	r0, 8005b2c <_vfiprintf_r+0x170>
 8005b1a:	2340      	movs	r3, #64	; 0x40
 8005b1c:	1b40      	subs	r0, r0, r5
 8005b1e:	fa03 f000 	lsl.w	r0, r3, r0
 8005b22:	9b04      	ldr	r3, [sp, #16]
 8005b24:	4303      	orrs	r3, r0
 8005b26:	f108 0801 	add.w	r8, r8, #1
 8005b2a:	9304      	str	r3, [sp, #16]
 8005b2c:	f898 1000 	ldrb.w	r1, [r8]
 8005b30:	482a      	ldr	r0, [pc, #168]	; (8005bdc <_vfiprintf_r+0x220>)
 8005b32:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005b36:	2206      	movs	r2, #6
 8005b38:	f108 0701 	add.w	r7, r8, #1
 8005b3c:	f7fa fb50 	bl	80001e0 <memchr>
 8005b40:	2800      	cmp	r0, #0
 8005b42:	d037      	beq.n	8005bb4 <_vfiprintf_r+0x1f8>
 8005b44:	4b26      	ldr	r3, [pc, #152]	; (8005be0 <_vfiprintf_r+0x224>)
 8005b46:	bb1b      	cbnz	r3, 8005b90 <_vfiprintf_r+0x1d4>
 8005b48:	9b03      	ldr	r3, [sp, #12]
 8005b4a:	3307      	adds	r3, #7
 8005b4c:	f023 0307 	bic.w	r3, r3, #7
 8005b50:	3308      	adds	r3, #8
 8005b52:	9303      	str	r3, [sp, #12]
 8005b54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b56:	444b      	add	r3, r9
 8005b58:	9309      	str	r3, [sp, #36]	; 0x24
 8005b5a:	e750      	b.n	80059fe <_vfiprintf_r+0x42>
 8005b5c:	fb05 3202 	mla	r2, r5, r2, r3
 8005b60:	2001      	movs	r0, #1
 8005b62:	4688      	mov	r8, r1
 8005b64:	e78a      	b.n	8005a7c <_vfiprintf_r+0xc0>
 8005b66:	2300      	movs	r3, #0
 8005b68:	f108 0801 	add.w	r8, r8, #1
 8005b6c:	9305      	str	r3, [sp, #20]
 8005b6e:	4619      	mov	r1, r3
 8005b70:	250a      	movs	r5, #10
 8005b72:	4640      	mov	r0, r8
 8005b74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b78:	3a30      	subs	r2, #48	; 0x30
 8005b7a:	2a09      	cmp	r2, #9
 8005b7c:	d903      	bls.n	8005b86 <_vfiprintf_r+0x1ca>
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d0c3      	beq.n	8005b0a <_vfiprintf_r+0x14e>
 8005b82:	9105      	str	r1, [sp, #20]
 8005b84:	e7c1      	b.n	8005b0a <_vfiprintf_r+0x14e>
 8005b86:	fb05 2101 	mla	r1, r5, r1, r2
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	4680      	mov	r8, r0
 8005b8e:	e7f0      	b.n	8005b72 <_vfiprintf_r+0x1b6>
 8005b90:	ab03      	add	r3, sp, #12
 8005b92:	9300      	str	r3, [sp, #0]
 8005b94:	4622      	mov	r2, r4
 8005b96:	4b13      	ldr	r3, [pc, #76]	; (8005be4 <_vfiprintf_r+0x228>)
 8005b98:	a904      	add	r1, sp, #16
 8005b9a:	4630      	mov	r0, r6
 8005b9c:	f7fd fe0c 	bl	80037b8 <_printf_float>
 8005ba0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005ba4:	4681      	mov	r9, r0
 8005ba6:	d1d5      	bne.n	8005b54 <_vfiprintf_r+0x198>
 8005ba8:	89a3      	ldrh	r3, [r4, #12]
 8005baa:	065b      	lsls	r3, r3, #25
 8005bac:	f53f af7e 	bmi.w	8005aac <_vfiprintf_r+0xf0>
 8005bb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005bb2:	e77d      	b.n	8005ab0 <_vfiprintf_r+0xf4>
 8005bb4:	ab03      	add	r3, sp, #12
 8005bb6:	9300      	str	r3, [sp, #0]
 8005bb8:	4622      	mov	r2, r4
 8005bba:	4b0a      	ldr	r3, [pc, #40]	; (8005be4 <_vfiprintf_r+0x228>)
 8005bbc:	a904      	add	r1, sp, #16
 8005bbe:	4630      	mov	r0, r6
 8005bc0:	f7fe f8b0 	bl	8003d24 <_printf_i>
 8005bc4:	e7ec      	b.n	8005ba0 <_vfiprintf_r+0x1e4>
 8005bc6:	bf00      	nop
 8005bc8:	08005e60 	.word	0x08005e60
 8005bcc:	08005f9c 	.word	0x08005f9c
 8005bd0:	08005e80 	.word	0x08005e80
 8005bd4:	08005e40 	.word	0x08005e40
 8005bd8:	08005fa2 	.word	0x08005fa2
 8005bdc:	08005fa6 	.word	0x08005fa6
 8005be0:	080037b9 	.word	0x080037b9
 8005be4:	08005997 	.word	0x08005997

08005be8 <_sbrk_r>:
 8005be8:	b538      	push	{r3, r4, r5, lr}
 8005bea:	4c06      	ldr	r4, [pc, #24]	; (8005c04 <_sbrk_r+0x1c>)
 8005bec:	2300      	movs	r3, #0
 8005bee:	4605      	mov	r5, r0
 8005bf0:	4608      	mov	r0, r1
 8005bf2:	6023      	str	r3, [r4, #0]
 8005bf4:	f7fb fc48 	bl	8001488 <_sbrk>
 8005bf8:	1c43      	adds	r3, r0, #1
 8005bfa:	d102      	bne.n	8005c02 <_sbrk_r+0x1a>
 8005bfc:	6823      	ldr	r3, [r4, #0]
 8005bfe:	b103      	cbz	r3, 8005c02 <_sbrk_r+0x1a>
 8005c00:	602b      	str	r3, [r5, #0]
 8005c02:	bd38      	pop	{r3, r4, r5, pc}
 8005c04:	2000020c 	.word	0x2000020c

08005c08 <__sread>:
 8005c08:	b510      	push	{r4, lr}
 8005c0a:	460c      	mov	r4, r1
 8005c0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c10:	f000 f8a8 	bl	8005d64 <_read_r>
 8005c14:	2800      	cmp	r0, #0
 8005c16:	bfab      	itete	ge
 8005c18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005c1a:	89a3      	ldrhlt	r3, [r4, #12]
 8005c1c:	181b      	addge	r3, r3, r0
 8005c1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005c22:	bfac      	ite	ge
 8005c24:	6563      	strge	r3, [r4, #84]	; 0x54
 8005c26:	81a3      	strhlt	r3, [r4, #12]
 8005c28:	bd10      	pop	{r4, pc}

08005c2a <__swrite>:
 8005c2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c2e:	461f      	mov	r7, r3
 8005c30:	898b      	ldrh	r3, [r1, #12]
 8005c32:	05db      	lsls	r3, r3, #23
 8005c34:	4605      	mov	r5, r0
 8005c36:	460c      	mov	r4, r1
 8005c38:	4616      	mov	r6, r2
 8005c3a:	d505      	bpl.n	8005c48 <__swrite+0x1e>
 8005c3c:	2302      	movs	r3, #2
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c44:	f000 f868 	bl	8005d18 <_lseek_r>
 8005c48:	89a3      	ldrh	r3, [r4, #12]
 8005c4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c52:	81a3      	strh	r3, [r4, #12]
 8005c54:	4632      	mov	r2, r6
 8005c56:	463b      	mov	r3, r7
 8005c58:	4628      	mov	r0, r5
 8005c5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c5e:	f000 b817 	b.w	8005c90 <_write_r>

08005c62 <__sseek>:
 8005c62:	b510      	push	{r4, lr}
 8005c64:	460c      	mov	r4, r1
 8005c66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c6a:	f000 f855 	bl	8005d18 <_lseek_r>
 8005c6e:	1c43      	adds	r3, r0, #1
 8005c70:	89a3      	ldrh	r3, [r4, #12]
 8005c72:	bf15      	itete	ne
 8005c74:	6560      	strne	r0, [r4, #84]	; 0x54
 8005c76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005c7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005c7e:	81a3      	strheq	r3, [r4, #12]
 8005c80:	bf18      	it	ne
 8005c82:	81a3      	strhne	r3, [r4, #12]
 8005c84:	bd10      	pop	{r4, pc}

08005c86 <__sclose>:
 8005c86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c8a:	f000 b813 	b.w	8005cb4 <_close_r>
	...

08005c90 <_write_r>:
 8005c90:	b538      	push	{r3, r4, r5, lr}
 8005c92:	4c07      	ldr	r4, [pc, #28]	; (8005cb0 <_write_r+0x20>)
 8005c94:	4605      	mov	r5, r0
 8005c96:	4608      	mov	r0, r1
 8005c98:	4611      	mov	r1, r2
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	6022      	str	r2, [r4, #0]
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	f7fb f9fa 	bl	8001098 <_write>
 8005ca4:	1c43      	adds	r3, r0, #1
 8005ca6:	d102      	bne.n	8005cae <_write_r+0x1e>
 8005ca8:	6823      	ldr	r3, [r4, #0]
 8005caa:	b103      	cbz	r3, 8005cae <_write_r+0x1e>
 8005cac:	602b      	str	r3, [r5, #0]
 8005cae:	bd38      	pop	{r3, r4, r5, pc}
 8005cb0:	2000020c 	.word	0x2000020c

08005cb4 <_close_r>:
 8005cb4:	b538      	push	{r3, r4, r5, lr}
 8005cb6:	4c06      	ldr	r4, [pc, #24]	; (8005cd0 <_close_r+0x1c>)
 8005cb8:	2300      	movs	r3, #0
 8005cba:	4605      	mov	r5, r0
 8005cbc:	4608      	mov	r0, r1
 8005cbe:	6023      	str	r3, [r4, #0]
 8005cc0:	f7fb fbad 	bl	800141e <_close>
 8005cc4:	1c43      	adds	r3, r0, #1
 8005cc6:	d102      	bne.n	8005cce <_close_r+0x1a>
 8005cc8:	6823      	ldr	r3, [r4, #0]
 8005cca:	b103      	cbz	r3, 8005cce <_close_r+0x1a>
 8005ccc:	602b      	str	r3, [r5, #0]
 8005cce:	bd38      	pop	{r3, r4, r5, pc}
 8005cd0:	2000020c 	.word	0x2000020c

08005cd4 <_fstat_r>:
 8005cd4:	b538      	push	{r3, r4, r5, lr}
 8005cd6:	4c07      	ldr	r4, [pc, #28]	; (8005cf4 <_fstat_r+0x20>)
 8005cd8:	2300      	movs	r3, #0
 8005cda:	4605      	mov	r5, r0
 8005cdc:	4608      	mov	r0, r1
 8005cde:	4611      	mov	r1, r2
 8005ce0:	6023      	str	r3, [r4, #0]
 8005ce2:	f7fb fba8 	bl	8001436 <_fstat>
 8005ce6:	1c43      	adds	r3, r0, #1
 8005ce8:	d102      	bne.n	8005cf0 <_fstat_r+0x1c>
 8005cea:	6823      	ldr	r3, [r4, #0]
 8005cec:	b103      	cbz	r3, 8005cf0 <_fstat_r+0x1c>
 8005cee:	602b      	str	r3, [r5, #0]
 8005cf0:	bd38      	pop	{r3, r4, r5, pc}
 8005cf2:	bf00      	nop
 8005cf4:	2000020c 	.word	0x2000020c

08005cf8 <_isatty_r>:
 8005cf8:	b538      	push	{r3, r4, r5, lr}
 8005cfa:	4c06      	ldr	r4, [pc, #24]	; (8005d14 <_isatty_r+0x1c>)
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	4605      	mov	r5, r0
 8005d00:	4608      	mov	r0, r1
 8005d02:	6023      	str	r3, [r4, #0]
 8005d04:	f7fb fba7 	bl	8001456 <_isatty>
 8005d08:	1c43      	adds	r3, r0, #1
 8005d0a:	d102      	bne.n	8005d12 <_isatty_r+0x1a>
 8005d0c:	6823      	ldr	r3, [r4, #0]
 8005d0e:	b103      	cbz	r3, 8005d12 <_isatty_r+0x1a>
 8005d10:	602b      	str	r3, [r5, #0]
 8005d12:	bd38      	pop	{r3, r4, r5, pc}
 8005d14:	2000020c 	.word	0x2000020c

08005d18 <_lseek_r>:
 8005d18:	b538      	push	{r3, r4, r5, lr}
 8005d1a:	4c07      	ldr	r4, [pc, #28]	; (8005d38 <_lseek_r+0x20>)
 8005d1c:	4605      	mov	r5, r0
 8005d1e:	4608      	mov	r0, r1
 8005d20:	4611      	mov	r1, r2
 8005d22:	2200      	movs	r2, #0
 8005d24:	6022      	str	r2, [r4, #0]
 8005d26:	461a      	mov	r2, r3
 8005d28:	f7fb fba0 	bl	800146c <_lseek>
 8005d2c:	1c43      	adds	r3, r0, #1
 8005d2e:	d102      	bne.n	8005d36 <_lseek_r+0x1e>
 8005d30:	6823      	ldr	r3, [r4, #0]
 8005d32:	b103      	cbz	r3, 8005d36 <_lseek_r+0x1e>
 8005d34:	602b      	str	r3, [r5, #0]
 8005d36:	bd38      	pop	{r3, r4, r5, pc}
 8005d38:	2000020c 	.word	0x2000020c

08005d3c <__ascii_mbtowc>:
 8005d3c:	b082      	sub	sp, #8
 8005d3e:	b901      	cbnz	r1, 8005d42 <__ascii_mbtowc+0x6>
 8005d40:	a901      	add	r1, sp, #4
 8005d42:	b142      	cbz	r2, 8005d56 <__ascii_mbtowc+0x1a>
 8005d44:	b14b      	cbz	r3, 8005d5a <__ascii_mbtowc+0x1e>
 8005d46:	7813      	ldrb	r3, [r2, #0]
 8005d48:	600b      	str	r3, [r1, #0]
 8005d4a:	7812      	ldrb	r2, [r2, #0]
 8005d4c:	1c10      	adds	r0, r2, #0
 8005d4e:	bf18      	it	ne
 8005d50:	2001      	movne	r0, #1
 8005d52:	b002      	add	sp, #8
 8005d54:	4770      	bx	lr
 8005d56:	4610      	mov	r0, r2
 8005d58:	e7fb      	b.n	8005d52 <__ascii_mbtowc+0x16>
 8005d5a:	f06f 0001 	mvn.w	r0, #1
 8005d5e:	e7f8      	b.n	8005d52 <__ascii_mbtowc+0x16>

08005d60 <__malloc_lock>:
 8005d60:	4770      	bx	lr

08005d62 <__malloc_unlock>:
 8005d62:	4770      	bx	lr

08005d64 <_read_r>:
 8005d64:	b538      	push	{r3, r4, r5, lr}
 8005d66:	4c07      	ldr	r4, [pc, #28]	; (8005d84 <_read_r+0x20>)
 8005d68:	4605      	mov	r5, r0
 8005d6a:	4608      	mov	r0, r1
 8005d6c:	4611      	mov	r1, r2
 8005d6e:	2200      	movs	r2, #0
 8005d70:	6022      	str	r2, [r4, #0]
 8005d72:	461a      	mov	r2, r3
 8005d74:	f7fb fb36 	bl	80013e4 <_read>
 8005d78:	1c43      	adds	r3, r0, #1
 8005d7a:	d102      	bne.n	8005d82 <_read_r+0x1e>
 8005d7c:	6823      	ldr	r3, [r4, #0]
 8005d7e:	b103      	cbz	r3, 8005d82 <_read_r+0x1e>
 8005d80:	602b      	str	r3, [r5, #0]
 8005d82:	bd38      	pop	{r3, r4, r5, pc}
 8005d84:	2000020c 	.word	0x2000020c

08005d88 <__ascii_wctomb>:
 8005d88:	b149      	cbz	r1, 8005d9e <__ascii_wctomb+0x16>
 8005d8a:	2aff      	cmp	r2, #255	; 0xff
 8005d8c:	bf85      	ittet	hi
 8005d8e:	238a      	movhi	r3, #138	; 0x8a
 8005d90:	6003      	strhi	r3, [r0, #0]
 8005d92:	700a      	strbls	r2, [r1, #0]
 8005d94:	f04f 30ff 	movhi.w	r0, #4294967295
 8005d98:	bf98      	it	ls
 8005d9a:	2001      	movls	r0, #1
 8005d9c:	4770      	bx	lr
 8005d9e:	4608      	mov	r0, r1
 8005da0:	4770      	bx	lr
	...

08005da4 <_init>:
 8005da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005da6:	bf00      	nop
 8005da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005daa:	bc08      	pop	{r3}
 8005dac:	469e      	mov	lr, r3
 8005dae:	4770      	bx	lr

08005db0 <_fini>:
 8005db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005db2:	bf00      	nop
 8005db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005db6:	bc08      	pop	{r3}
 8005db8:	469e      	mov	lr, r3
 8005dba:	4770      	bx	lr
