INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzi/Lab5/Lab5.srcs/sources_1/new/CLA_4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4bits
INFO: [VRFC 10-311] analyzing module register_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzi/Lab5/Lab5.srcs/sim_1/new/RCA_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzi/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
