{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 01 21:35:51 2020 " "Info: Processing started: Wed Jan 01 21:35:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file part3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part3-behav " "Info: Found design unit 1: part3-behav" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Info: Found entity 1: part3" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Info: Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram part3.vhd(22) " "Warning (10492): VHDL Process Statement warning at part3.vhd(22): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in part3.vhd(24) " "Warning (10492): VHDL Process Statement warning at part3.vhd(24): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out part3.vhd(18) " "Warning (10631): VHDL Process Statement warning at part3.vhd(18): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] part3.vhd(18) " "Info (10041): Inferred latch for \"data_out\[0\]\" at part3.vhd(18)" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] part3.vhd(18) " "Info (10041): Inferred latch for \"data_out\[1\]\" at part3.vhd(18)" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] part3.vhd(18) " "Info (10041): Inferred latch for \"data_out\[2\]\" at part3.vhd(18)" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] part3.vhd(18) " "Info (10041): Inferred latch for \"data_out\[3\]\" at part3.vhd(18)" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "ram~128 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram~128\"" {  } { { "part3.vhd" "ram~128" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram~129 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram~129\"" {  } { { "part3.vhd" "ram~129" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram~130 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram~130\"" {  } { { "part3.vhd" "ram~130" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram~131 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram~131\"" {  } { { "part3.vhd" "ram~131" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:ram_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_mux:ram_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:ram_rtl_0 " "Info: Instantiated megafunction \"lpm_mux:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ioc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ioc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ioc " "Info: Found entity 1: mux_ioc" {  } { { "db/mux_ioc.tdf" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/db/mux_ioc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 01 21:35:55 2020 " "Info: Processing ended: Wed Jan 01 21:35:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
