---

    # 
  # 
  # ======== Result =========
  # 
  # best option name OPQ16,IVF2048,PQ16
  # nprobe: 13
  # QPS 4522.986463347656
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 32.0
  #         FF: 23129
  #         LUT: 18066
  #         DSP48E: 116
  #         
  # QPS: 8473.550417624985
  # Cycles per query: 16522
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 2
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 0
  #         FF: 2643.91
  #         LUT: 2855.37
  #         DSP48E: 0
  #         
  # QPS: 33988.83224083515
  # Cycles per query: 4119
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 1
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 1
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 150.0
  #         URAM: 48
  #         FF: 26682
  #         LUT: 19130
  #         DSP48E: 108
  #         
  # QPS: 4670.402989057913
  # Cycles per query: 29976
  # PE_NUM_TABLE_CONSTRUCTION: 2
  # Stage 5:
  # 
  #         HBM_bank: 9.0
  #         BRAM_18K: 567.0
  #         URAM: 0.0
  #         FF: 158787.0
  #         LUT: 147726.0
  #         DSP48E: 810.0
  #         
  # QPS: 4522.986463347656
  # Cycles per query: 30953
  # HBM_CHANNEL_NUM: 9
  # STAGE5_COMP_PE_NUM: 27
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 110.0
  #         URAM: 0
  #         FF: 118288.49999999999
  #         LUT: 124459.5
  #         DSP48E: 0
  #         
  # QPS: 5290.605396417504
  # Cycles per query: 26462
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 766809
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 9.0
  #         BRAM_18K: 1258.0
  #         URAM: 80.0
  #         FF: 613996.4099999999
  #         LUT: 496071.87
  #         DSP48E: 1058.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 9.0
  #         BRAM_18K: 866.0
  #         URAM: 80.0
  #         FF: 332189.41
  #         LUT: 314388.87
  #         DSP48E: 1054.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '1.3764880952380951%', 'DSP48E': '0.33602150537634407%', 'FF': '0.15252156754772395%', 'LUT': '0.2468795888399413%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.03720238095238095%', 'DSP48E': '1.9489247311827957%', 'FF': '1.3266909875183555%', 'LUT': '2.0725495594713657%', 'URAM': '5.0%'}
  # Stage 3: {'BRAM_18K': '0.03720238095238095%', 'DSP48E': '0.0%', 'FF': '0.15165599761380322%', 'LUT': '0.3275708975770925%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '5.580357142857143%', 'DSP48E': '1.8145161290322582%', 'FF': '1.5304928414096917%', 'LUT': '2.1946127019089574%', 'URAM': '7.5%'}
  # Stage 5: {'BRAM_18K': '21.09375%', 'DSP48E': '13.608870967741934%', 'FF': '9.1081015969163%', 'LUT': '16.94727422907489%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '4.092261904761905%', 'DSP48E': '0.0%', 'FF': '6.78508741740088%', 'LUT': '14.278118116740087%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '4.272517321016166%', 'DSP48E': '1.8975332068311195%', 'FF': '0.8004469498290148%', 'LUT': '0.6845026034159543%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 0.6845026034159543%
  # Stage 2: {'BRAM_18K': '0.11547344110854503%', 'DSP48E': '11.005692599620494%', 'FF': '6.962594021284424%', 'LUT': '5.746386632580219%', 'URAM': '40.0%'}
  # LUT only:
  # Stage 2: 5.746386632580219%
  # Stage 3: {'BRAM_18K': '0.11547344110854503%', 'DSP48E': '0.0%', 'FF': '0.7959043607079467%', 'LUT': '0.908228716875378%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 0.908228716875378%
  # Stage 4: {'BRAM_18K': '17.321016166281755%', 'DSP48E': '10.246679316888045%', 'FF': '8.032164541307925%', 'LUT': '6.084821005272865%', 'URAM': '60.0%'}
  # LUT only:
  # Stage 4: 6.084821005272865%
  # Stage 5: {'BRAM_18K': '65.47344110854503%', 'DSP48E': '76.85009487666035%', 'FF': '47.80013908330191%', 'LUT': '46.98830464322735%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 46.98830464322735%
  # Stage 6: {'BRAM_18K': '12.702078521939955%', 'DSP48E': '0.0%', 'FF': '35.60875104356879%', 'LUT': '39.58775639862823%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 39.58775639862823%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '46.80059523809524%', 'DSP48E': '17.775537634408604%', 'FF': '35.219140624999994%', 'LUT': '56.90986026982379%', 'URAM': '12.5%'}


  # Constants
  NLIST: 2048
  NPROBE: 13
  D: 128
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: True
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 2

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 1 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 1 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 2

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 9 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 27

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U50 # Supported devices: U280, U250, U50
  FREQ: 140
