# Documentation for: 

Generated by **TerosHDL** Â© 2020-2021 License GPLv3<br>Carlos Alberto Ruiz Naranjo (carlosruiznaranjo@gmail.com)<br>Ismael Perez Rojo (ismaelprojo@gmail.com)<br><br>Project revision 2021-07-19 15:18:36<br><br>
![system](./doc_internal/dependency_graph.svg "System")
## Designs

- Module: [clock_generator ](./doc_internal/clk_gen_bypass.md)
- Module: [clock_generator ](./doc_internal/clk_gen_ecp5.md)
- Module: [clock_generator ](./doc_internal/clk_gen_mcmm.md)
- Module: [clock_generator ](./doc_internal/clk_gen_plle2.md)
- Module: [random ](./doc_internal/fpga-random.md)
- Module: [main_bram ](./doc_internal/main_bram.md)
- Module: [pp_fifo ](./doc_internal/pp_fifo.md)
- Module: [pp_soc_uart ](./doc_internal/pp_soc_uart.md)
- Package: [pp_utilities ](./doc_internal/pp_utilities.md)
- Module: [soc_reset ](./doc_internal/soc_reset.md)
- Module: [toplevel ](./doc_internal/top-acorn-cle-215.md)
- Module: [toplevel ](./doc_internal/top-arty.md)
- Module: [toplevel ](./doc_internal/top-generic.md)
- Module: [toplevel ](./doc_internal/top-genesys2.md)
- Module: [toplevel ](./doc_internal/top-nexys-video.md)

