{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720124809274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720124809275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  4 17:26:49 2024 " "Processing started: Thu Jul  4 17:26:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720124809275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720124809275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pacemaker -c pacemaker " "Command: quartus_map --read_settings_files=on --write_settings_files=off pacemaker -c pacemaker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720124809275 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1720124809442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacemaker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pacemaker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pacemaker-behavior " "Found design unit 1: pacemaker-behavior" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-comportamental/pacemaker.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720124809800 ""} { "Info" "ISGN_ENTITY_NAME" "1 pacemaker " "Found entity 1: pacemaker" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-comportamental/pacemaker.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720124809800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720124809800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavior " "Found design unit 1: counter-behavior" {  } { { "counter.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-comportamental/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720124809801 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-comportamental/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720124809801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720124809801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pacemaker " "Elaborating entity \"pacemaker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1720124809854 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt pacemaker.vhd(17) " "Verilog HDL or VHDL warning at pacemaker.vhd(17): object \"cnt\" assigned a value but never read" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-comportamental/pacemaker.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720124809855 "|pacemaker"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset pacemaker.vhd(40) " "VHDL Process Statement warning at pacemaker.vhd(40): inferring latch(es) for signal or variable \"reset\", which holds its previous value in one or more paths through the process" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-comportamental/pacemaker.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1720124809856 "|pacemaker"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t pacemaker.vhd(40) " "VHDL Process Statement warning at pacemaker.vhd(40): inferring latch(es) for signal or variable \"t\", which holds its previous value in one or more paths through the process" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-comportamental/pacemaker.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1720124809856 "|pacemaker"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p pacemaker.vhd(40) " "VHDL Process Statement warning at pacemaker.vhd(40): inferring latch(es) for signal or variable \"p\", which holds its previous value in one or more paths through the process" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-comportamental/pacemaker.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1720124809856 "|pacemaker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p pacemaker.vhd(40) " "Inferred latch for \"p\" at pacemaker.vhd(40)" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-comportamental/pacemaker.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720124809856 "|pacemaker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t pacemaker.vhd(40) " "Inferred latch for \"t\" at pacemaker.vhd(40)" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-comportamental/pacemaker.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720124809856 "|pacemaker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset pacemaker.vhd(40) " "Inferred latch for \"reset\" at pacemaker.vhd(40)" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-comportamental/pacemaker.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720124809856 "|pacemaker"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "reset t\$latch " "Duplicate LATCH primitive \"reset\" merged with LATCH primitive \"t\$latch\"" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-comportamental/pacemaker.vhd" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720124810198 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1720124810198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "p\$latch " "Latch p\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentstate.Pace " "Ports D and ENA on the latch are fed by the same signal currentstate.Pace" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-comportamental/pacemaker.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720124810198 ""}  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-comportamental/pacemaker.vhd" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720124810198 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1720124810343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720124810343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1720124810392 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1720124810392 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1720124810392 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1720124810392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "631 " "Peak virtual memory: 631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720124810399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  4 17:26:50 2024 " "Processing ended: Thu Jul  4 17:26:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720124810399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720124810399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720124810399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720124810399 ""}
