Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Tue Mar 26 14:57:18 2024
| Host              : ee-beholder1 running 64-bit Red Hat Enterprise Linux 9.3 (Plow)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 131 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.420        0.000                      0                 7357        0.010        0.000                      0                 7357        2.225        0.000                       0                  4242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             2.420        0.000                      0                 7357        0.010        0.000                      0                 7357        2.225        0.000                       0                  4242  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[128]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.227ns (9.153%)  route 2.253ns (90.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 6.804 - 5.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.170ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.155ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.183     2.170    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/sys_clk_IBUF_BUFG
    SLICE_X126Y194       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y194       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.248 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/Q
                         net (fo=15, routed)          0.310     2.558    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/pv_ready
    SLICE_X127Y193       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     2.707 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out[255]_i_1__2/O
                         net (fo=257, routed)         1.943     4.650    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_wren
    SLICE_X116Y182       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[128]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    BH26                                              0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     5.385 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.385    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.385 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.672    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.696 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.108     6.804    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/sys_clk_IBUF_BUFG
    SLICE_X116Y182       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[128]/C
                         clock pessimism              0.362     7.165    
                         clock uncertainty           -0.035     7.130    
    SLICE_X116Y182       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.070    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[128]
  -------------------------------------------------------------------
                         required time                          7.070    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[129]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.227ns (9.150%)  route 2.254ns (90.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 6.804 - 5.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.170ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.155ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.183     2.170    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/sys_clk_IBUF_BUFG
    SLICE_X126Y194       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y194       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.248 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/Q
                         net (fo=15, routed)          0.310     2.558    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/pv_ready
    SLICE_X127Y193       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     2.707 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out[255]_i_1__2/O
                         net (fo=257, routed)         1.944     4.651    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_wren
    SLICE_X116Y182       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[129]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    BH26                                              0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     5.385 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.385    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.385 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.672    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.696 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.108     6.804    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/sys_clk_IBUF_BUFG
    SLICE_X116Y182       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[129]/C
                         clock pessimism              0.362     7.165    
                         clock uncertainty           -0.035     7.130    
    SLICE_X116Y182       FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     7.071    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[129]
  -------------------------------------------------------------------
                         required time                          7.071    
                         arrival time                          -4.651    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[146]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.227ns (9.153%)  route 2.253ns (90.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 6.804 - 5.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.170ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.155ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.183     2.170    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/sys_clk_IBUF_BUFG
    SLICE_X126Y194       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y194       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.248 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/Q
                         net (fo=15, routed)          0.310     2.558    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/pv_ready
    SLICE_X127Y193       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     2.707 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out[255]_i_1__2/O
                         net (fo=257, routed)         1.943     4.650    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_wren
    SLICE_X116Y182       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[146]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    BH26                                              0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     5.385 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.385    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.385 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.672    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.696 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.108     6.804    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/sys_clk_IBUF_BUFG
    SLICE_X116Y182       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[146]/C
                         clock pessimism              0.362     7.165    
                         clock uncertainty           -0.035     7.130    
    SLICE_X116Y182       FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     7.070    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[146]
  -------------------------------------------------------------------
                         required time                          7.070    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[147]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.227ns (9.150%)  route 2.254ns (90.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 6.804 - 5.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.170ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.155ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.183     2.170    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/sys_clk_IBUF_BUFG
    SLICE_X126Y194       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y194       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.248 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/Q
                         net (fo=15, routed)          0.310     2.558    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/pv_ready
    SLICE_X127Y193       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     2.707 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out[255]_i_1__2/O
                         net (fo=257, routed)         1.944     4.651    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_wren
    SLICE_X116Y182       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[147]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    BH26                                              0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     5.385 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.385    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.385 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.672    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.696 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.108     6.804    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/sys_clk_IBUF_BUFG
    SLICE_X116Y182       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[147]/C
                         clock pessimism              0.362     7.165    
                         clock uncertainty           -0.035     7.130    
    SLICE_X116Y182       FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     7.071    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[147]
  -------------------------------------------------------------------
                         required time                          7.071    
                         arrival time                          -4.651    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[148]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.227ns (9.153%)  route 2.253ns (90.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 6.804 - 5.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.170ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.155ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.183     2.170    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/sys_clk_IBUF_BUFG
    SLICE_X126Y194       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y194       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.248 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/Q
                         net (fo=15, routed)          0.310     2.558    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/pv_ready
    SLICE_X127Y193       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     2.707 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out[255]_i_1__2/O
                         net (fo=257, routed)         1.943     4.650    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_wren
    SLICE_X116Y182       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[148]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    BH26                                              0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     5.385 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.385    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.385 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.672    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.696 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.108     6.804    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/sys_clk_IBUF_BUFG
    SLICE_X116Y182       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[148]/C
                         clock pessimism              0.362     7.165    
                         clock uncertainty           -0.035     7.130    
    SLICE_X116Y182       FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     7.070    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[148]
  -------------------------------------------------------------------
                         required time                          7.070    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[149]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.227ns (9.150%)  route 2.254ns (90.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 6.804 - 5.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.170ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.155ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.183     2.170    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/sys_clk_IBUF_BUFG
    SLICE_X126Y194       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y194       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.248 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/Q
                         net (fo=15, routed)          0.310     2.558    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/pv_ready
    SLICE_X127Y193       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     2.707 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out[255]_i_1__2/O
                         net (fo=257, routed)         1.944     4.651    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_wren
    SLICE_X116Y182       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[149]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    BH26                                              0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     5.385 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.385    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.385 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.672    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.696 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.108     6.804    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/sys_clk_IBUF_BUFG
    SLICE_X116Y182       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[149]/C
                         clock pessimism              0.362     7.165    
                         clock uncertainty           -0.035     7.130    
    SLICE_X116Y182       FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     7.071    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[149]
  -------------------------------------------------------------------
                         required time                          7.071    
                         arrival time                          -4.651    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[150]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.227ns (9.153%)  route 2.253ns (90.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 6.804 - 5.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.170ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.155ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.183     2.170    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/sys_clk_IBUF_BUFG
    SLICE_X126Y194       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y194       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.248 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/Q
                         net (fo=15, routed)          0.310     2.558    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/pv_ready
    SLICE_X127Y193       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     2.707 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out[255]_i_1__2/O
                         net (fo=257, routed)         1.943     4.650    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_wren
    SLICE_X116Y182       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[150]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    BH26                                              0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     5.385 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.385    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.385 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.672    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.696 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.108     6.804    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/sys_clk_IBUF_BUFG
    SLICE_X116Y182       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[150]/C
                         clock pessimism              0.362     7.165    
                         clock uncertainty           -0.035     7.130    
    SLICE_X116Y182       FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     7.070    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[150]
  -------------------------------------------------------------------
                         required time                          7.070    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[151]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.227ns (9.150%)  route 2.254ns (90.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 6.804 - 5.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.170ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.155ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.183     2.170    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/sys_clk_IBUF_BUFG
    SLICE_X126Y194       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y194       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.248 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_in_ready_reg/Q
                         net (fo=15, routed)          0.310     2.558    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/pv_ready
    SLICE_X127Y193       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     2.707 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out[255]_i_1__2/O
                         net (fo=257, routed)         1.944     4.651    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_wren
    SLICE_X116Y182       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[151]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    BH26                                              0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     5.385 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.385    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.385 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.672    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.696 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.108     6.804    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/sys_clk_IBUF_BUFG
    SLICE_X116Y182       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[151]/C
                         clock pessimism              0.362     7.165    
                         clock uncertainty           -0.035     7.130    
    SLICE_X116Y182       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     7.071    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[151]
  -------------------------------------------------------------------
                         required time                          7.071    
                         arrival time                          -4.651    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/register_slice/data_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.603ns (24.886%)  route 1.820ns (75.113%))
  Logic Levels:           7  (CARRY8=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.762ns = ( 6.762 - 5.000 ) 
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.170ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.155ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.224     2.211    llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/register_slice/sys_clk_IBUF_BUFG
    SLICE_X137Y192       FDRE                                         r  llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/register_slice/data_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y192       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.289 r  llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/register_slice/data_in_ready_reg/Q
                         net (fo=12, routed)          0.420     2.709    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_buffer_out_reg[0]_1
    SLICE_X143Y189       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     2.798 r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out[65]_i_3__1/O
                         net (fo=132, routed)         1.255     4.053    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/flush
    SLICE_X141Y180       LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.178 r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out[39]_i_16__0/O
                         net (fo=1, routed)           0.016     4.194    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out[39]_i_16__0_n_0
    SLICE_X141Y180       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.384 r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[39]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     4.410    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[39]_i_1__0_n_0
    SLICE_X141Y181       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.425 r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[47]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     4.451    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[47]_i_1__0_n_0
    SLICE_X141Y182       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.466 r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[55]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     4.492    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[55]_i_1__0_n_0
    SLICE_X141Y183       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.507 r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[63]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     4.533    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[63]_i_1__0_n_0
    SLICE_X141Y184       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.609 r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[65]_i_2__0/O[1]
                         net (fo=1, routed)           0.025     4.634    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out_reg[65]_0[65]
    SLICE_X141Y184       FDRE                                         r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    BH26                                              0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     5.385 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.385    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.385 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.672    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.696 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.066     6.762    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/sys_clk_IBUF_BUFG
    SLICE_X141Y184       FDRE                                         r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out_reg[65]/C
                         clock pessimism              0.359     7.120    
                         clock uncertainty           -0.035     7.085    
    SLICE_X141Y184       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.110    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out_reg[65]
  -------------------------------------------------------------------
                         required time                          7.110    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/register_slice/data_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.628ns (25.918%)  route 1.795ns (74.082%))
  Logic Levels:           6  (CARRY8=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 6.766 - 5.000 ) 
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.170ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.155ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.224     2.211    llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/register_slice/sys_clk_IBUF_BUFG
    SLICE_X137Y192       FDRE                                         r  llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/register_slice/data_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y192       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.289 r  llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/register_slice/data_in_ready_reg/Q
                         net (fo=12, routed)          0.420     2.709    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_buffer_out_reg[0]_1
    SLICE_X143Y189       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     2.798 r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out[65]_i_3__1/O
                         net (fo=132, routed)         1.255     4.053    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/flush
    SLICE_X141Y180       LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.178 r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out[39]_i_16__0/O
                         net (fo=1, routed)           0.016     4.194    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out[39]_i_16__0_n_0
    SLICE_X141Y180       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.384 r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[39]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     4.410    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[39]_i_1__0_n_0
    SLICE_X141Y181       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.425 r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[47]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     4.451    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[47]_i_1__0_n_0
    SLICE_X141Y182       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.466 r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[55]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     4.492    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[55]_i_1__0_n_0
    SLICE_X141Y183       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     4.608 r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[63]_i_1__0/O[7]
                         net (fo=1, routed)           0.026     4.634    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out_reg[65]_0[63]
    SLICE_X141Y183       FDRE                                         r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    BH26                                              0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     5.385 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.385    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.385 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.672    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.696 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.070     6.766    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/sys_clk_IBUF_BUFG
    SLICE_X141Y183       FDRE                                         r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out_reg[63]/C
                         clock pessimism              0.359     7.124    
                         clock uncertainty           -0.035     7.089    
    SLICE_X141Y183       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.114    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out_reg[63]
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  2.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_buffer_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.090ns (56.604%)  route 0.069ns (43.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Net Delay (Source):      1.068ns (routing 0.155ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.170ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.672    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.696 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.068     1.764    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/sys_clk_IBUF_BUFG
    SLICE_X133Y195       FDRE                                         r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_buffer_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y195       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.822 r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_buffer_out_reg[63]/Q
                         net (fo=1, routed)           0.060     1.882    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_buffer_out_reg_n_0_[63]
    SLICE_X132Y195       LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.032     1.914 r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out[63]_i_1__5/O
                         net (fo=1, routed)           0.009     1.923    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out[63]_i_1__5_n_0
    SLICE_X132Y195       FDRE                                         r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.223     2.210    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/sys_clk_IBUF_BUFG
    SLICE_X132Y195       FDRE                                         r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[63]/C
                         clock pessimism             -0.359     1.851    
    SLICE_X132Y195       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.913    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_buffer_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.091ns (53.846%)  route 0.078ns (46.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Net Delay (Source):      1.033ns (routing 0.155ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.170ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.672    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.696 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.033     1.729    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/sys_clk_IBUF_BUFG
    SLICE_X123Y187       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_buffer_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y187       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.787 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_buffer_out_reg[26]/Q
                         net (fo=1, routed)           0.068     1.855    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_buffer_out_reg_n_0_[26]
    SLICE_X125Y186       LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.033     1.888 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out[26]_i_1__5/O
                         net (fo=1, routed)           0.010     1.898    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out[26]_i_1__5_n_0
    SLICE_X125Y186       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.189     2.176    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/sys_clk_IBUF_BUFG
    SLICE_X125Y186       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[26]/C
                         clock pessimism             -0.359     1.817    
    SLICE_X125Y186       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.879    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[244]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_buffer_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.107ns (56.021%)  route 0.084ns (43.979%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Net Delay (Source):      1.030ns (routing 0.155ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.170ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.672    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.696 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.030     1.726    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/sys_clk_IBUF_BUFG
    SLICE_X125Y190       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[244]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y190       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.785 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[244]/Q
                         net (fo=1, routed)           0.067     1.852    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg_n_0_[244]
    SLICE_X123Y190       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.022     1.874 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out[0]_carry__5_i_4__2/O
                         net (fo=1, routed)           0.008     1.882    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].layer/data_buffer_out_reg[55][4]
    SLICE_X123Y190       CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.026     1.908 r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].layer/data_out[0]_carry__5/O[4]
                         net (fo=2, routed)           0.009     1.917    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/D[52]
    SLICE_X123Y190       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_buffer_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.207     2.194    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/sys_clk_IBUF_BUFG
    SLICE_X123Y190       FDRE                                         r  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_buffer_out_reg[52]/C
                         clock pessimism             -0.359     1.835    
    SLICE_X123Y190       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.895    llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_buffer_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_buffer_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.108ns (55.385%)  route 0.087ns (44.615%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Net Delay (Source):      1.059ns (routing 0.155ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.170ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.672    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.696 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.059     1.755    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/sys_clk_IBUF_BUFG
    SLICE_X130Y186       FDRE                                         r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y186       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.815 r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[71]/Q
                         net (fo=3, routed)           0.068     1.883    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].layer/Q[71]
    SLICE_X132Y186       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.905 r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].layer/data_buffer_out[7]_i_3/O
                         net (fo=1, routed)           0.009     1.914    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].layer/data_buffer_out[7]_i_3_n_0
    SLICE_X132Y186       CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.026     1.940 r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].layer/data_buffer_out_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.010     1.950    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/D[6]
    SLICE_X132Y186       FDRE                                         r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_buffer_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.239     2.226    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/sys_clk_IBUF_BUFG
    SLICE_X132Y186       FDRE                                         r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_buffer_out_reg[6]/C
                         clock pessimism             -0.359     1.867    
    SLICE_X132Y186       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.927    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_buffer_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_buffer_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.108ns (57.447%)  route 0.080ns (42.553%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Net Delay (Source):      1.065ns (routing 0.155ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.170ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.672    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.696 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.065     1.761    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/sys_clk_IBUF_BUFG
    SLICE_X134Y193       FDRE                                         r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y193       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.821 r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[60]/Q
                         net (fo=3, routed)           0.063     1.884    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].layer/Q[60]
    SLICE_X132Y193       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.022     1.906 r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].layer/data_buffer_out[63]_i_5/O
                         net (fo=1, routed)           0.008     1.914    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].layer/data_buffer_out[63]_i_5_n_0
    SLICE_X132Y193       CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.026     1.940 r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].layer/data_buffer_out_reg[63]_i_1/O[4]
                         net (fo=1, routed)           0.009     1.949    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/D[60]
    SLICE_X132Y193       FDRE                                         r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_buffer_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.236     2.223    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/sys_clk_IBUF_BUFG
    SLICE_X132Y193       FDRE                                         r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_buffer_out_reg[60]/C
                         clock pessimism             -0.359     1.864    
    SLICE_X132Y193       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.924    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_buffer_out_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 llm_int/high_precision_linear/linear[0].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            llm_int/high_precision_linear/linear[0].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_in_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.116ns (47.737%)  route 0.127ns (52.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      1.038ns (routing 0.155ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.170ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.672    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.696 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.038     1.734    llm_int/high_precision_linear/linear[0].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/sys_clk_IBUF_BUFG
    SLICE_X123Y180       FDRE                                         r  llm_int/high_precision_linear/linear[0].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y180       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.792 f  llm_int/high_precision_linear/linear[0].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.097     1.889    llm_int/high_precision_linear/linear[0].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/FSM_onehot_state_reg_n_0_[2]
    SLICE_X124Y179       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.058     1.947 r  llm_int/high_precision_linear/linear[0].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_in_ready_i_1__1/O
                         net (fo=1, routed)           0.030     1.977    llm_int/high_precision_linear/linear[0].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_in_ready_i_1__1_n_0
    SLICE_X124Y179       FDRE                                         r  llm_int/high_precision_linear/linear[0].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_in_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.209     2.196    llm_int/high_precision_linear/linear[0].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/sys_clk_IBUF_BUFG
    SLICE_X124Y179       FDRE                                         r  llm_int/high_precision_linear/linear[0].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_in_ready_reg/C
                         clock pessimism             -0.306     1.890    
    SLICE_X124Y179       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.950    llm_int/high_precision_linear/linear[0].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_in_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/reg_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.118ns (59.596%)  route 0.080ns (40.404%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Net Delay (Source):      1.075ns (routing 0.155ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.170ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.672    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.696 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.075     1.771    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/sys_clk_IBUF_BUFG
    SLICE_X141Y178       FDRE                                         r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y178       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.828 r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out_reg[21]/Q
                         net (fo=2, routed)           0.059     1.887    llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/data_out[21]
    SLICE_X140Y178       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.922 r  llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/reg_in[16]_i_12__0/O
                         net (fo=1, routed)           0.011     1.933    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/reg_in_reg[23][5]
    SLICE_X140Y178       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.026     1.959 r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/reg_in_reg[16]_i_1__0/O[5]
                         net (fo=1, routed)           0.010     1.969    llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/reg_in_reg[23]_1[5]
    SLICE_X140Y178       FDRE                                         r  llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/reg_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.253     2.240    llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/sys_clk_IBUF_BUFG
    SLICE_X140Y178       FDRE                                         r  llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/reg_in_reg[21]/C
                         clock pessimism             -0.359     1.881    
    SLICE_X140Y178       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.941    llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/reg_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/reg_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.118ns (59.596%)  route 0.080ns (40.404%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Net Delay (Source):      1.075ns (routing 0.155ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.170ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.672    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.696 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.075     1.771    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/sys_clk_IBUF_BUFG
    SLICE_X141Y176       FDRE                                         r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y176       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.828 r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out_reg[5]/Q
                         net (fo=2, routed)           0.059     1.887    llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/data_out[5]
    SLICE_X140Y176       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.922 r  llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/reg_in[0]_i_13__0/O
                         net (fo=1, routed)           0.011     1.933    llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/reg_in_reg[7][5]
    SLICE_X140Y176       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.026     1.959 r  llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/reg_in_reg[0]_i_2__0/O[5]
                         net (fo=1, routed)           0.010     1.969    llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/O[5]
    SLICE_X140Y176       FDRE                                         r  llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/reg_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.253     2.240    llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/sys_clk_IBUF_BUFG
    SLICE_X140Y176       FDRE                                         r  llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/reg_in_reg[5]/C
                         clock pessimism             -0.359     1.881    
    SLICE_X140Y176       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.941    llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 llm_int/high_precision_linear/linear[2].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[136]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_buffer_out_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.110ns (53.398%)  route 0.096ns (46.602%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Net Delay (Source):      1.059ns (routing 0.155ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.170ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.672    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.696 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.059     1.755    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_vector_mult_inst/register_slice/sys_clk_IBUF_BUFG
    SLICE_X128Y181       FDRE                                         r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[136]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y181       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.813 r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg[136]/Q
                         net (fo=1, routed)           0.075     1.888    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_reg_n_0_[136]
    SLICE_X129Y181       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.023     1.911 r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_vector_mult_inst/register_slice/data_out[1]_carry__0_i_8__1/O
                         net (fo=1, routed)           0.012     1.923    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].layer/data_buffer_out_reg[80][0]
    SLICE_X129Y181       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.029     1.952 r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].layer/data_out[1]_carry__0/O[0]
                         net (fo=2, routed)           0.009     1.961    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/D[73]
    SLICE_X129Y181       FDRE                                         r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_buffer_out_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.244     2.231    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/sys_clk_IBUF_BUFG
    SLICE_X129Y181       FDRE                                         r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_buffer_out_reg[73]/C
                         clock pessimism             -0.359     1.872    
    SLICE_X129Y181       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     1.932    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_buffer_out_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_buffer_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.108ns (56.250%)  route 0.084ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Net Delay (Source):      1.065ns (routing 0.155ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.170ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.672    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.696 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.065     1.761    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/sys_clk_IBUF_BUFG
    SLICE_X134Y193       FDRE                                         r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y193       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.821 r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_reg[60]/Q
                         net (fo=3, routed)           0.074     1.895    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].layer/Q[60]
    SLICE_X132Y193       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[5])
                                                      0.048     1.943 r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].layer/data_buffer_out_reg[63]_i_1/O[5]
                         net (fo=1, routed)           0.010     1.953    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/D[61]
    SLICE_X132Y193       FDRE                                         r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_buffer_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BH26                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    sys_clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    sys_clk_IBUF
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  sys_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4241, routed)        1.236     2.223    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/sys_clk_IBUF_BUFG
    SLICE_X132Y193       FDRE                                         r  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_buffer_out_reg[61]/C
                         clock pessimism             -0.359     1.864    
    SLICE_X132Y193       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.924    llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_buffer_out_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         5.000       3.710      BUFGCE_X0Y74    sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C    n/a            0.550         5.000       4.450      SLICE_X127Y192  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X127Y192  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X127Y193  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X125Y183  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X122Y173  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[100]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X122Y173  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[101]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X122Y173  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[102]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X122Y173  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[103]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X122Y174  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[104]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X121Y195  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[16]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X121Y195  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[17]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X121Y195  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[18]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X121Y195  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[19]/C
Low Pulse Width   Slow    FDSE/C    n/a            0.275         2.500       2.225      SLICE_X131Y196  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_vector_mult_inst/register_slice/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X132Y196  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_vector_mult_inst/register_slice/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X129Y174  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[120]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X129Y174  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[121]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X129Y174  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[122]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X129Y174  llm_int/high_precision_linear/linear[2].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[123]/C
High Pulse Width  Slow    FDSE/C    n/a            0.275         2.500       2.225      SLICE_X127Y192  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X127Y193  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y173  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[100]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y173  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[101]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y173  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[102]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y173  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[103]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y174  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[108]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y174  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[109]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X121Y193  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[10]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X122Y174  llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_buffer_out_reg[110]/C



