ISim log file
Running: C:\training\verilog\ex11\ex11proj\RamChipTF_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/training/verilog/ex11/ex11proj/RamChipTF_isim_beh.wdb 
ISim O.40d (signature 0x79f3f3a8)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Writing 10101010 to address 0
Reading data from address 0
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Writing 10101010 to address 0
Reading data from address 0
