{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477449899491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477449899544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 03:44:59 2016 " "Processing started: Wed Oct 26 03:44:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477449899544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449899544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FISC -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off FISC -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449899544 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1477449900386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/dram_sim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/dram_sim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DRAM_Sim-RTL " "Found design unit 1: DRAM_Sim-RTL" {  } { { "../../../../../rtl/dram_sim.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/dram_sim.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926252 ""} { "Info" "ISGN_ENTITY_NAME" "1 DRAM_Sim " "Found entity 1: DRAM_Sim" {  } { { "../../../../../rtl/dram_sim.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/dram_sim.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/l1_icache.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/l1_icache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 L1_ICache_Way-RTL " "Found design unit 1: L1_ICache_Way-RTL" {  } { { "../../../../../rtl/l1_icache.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/l1_icache.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926256 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 L1_ICache_Set-RTL " "Found design unit 2: L1_ICache_Set-RTL" {  } { { "../../../../../rtl/l1_icache.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/l1_icache.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926256 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 L1_ICache-RTL " "Found design unit 3: L1_ICache-RTL" {  } { { "../../../../../rtl/l1_icache.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/l1_icache.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926256 ""} { "Info" "ISGN_ENTITY_NAME" "1 L1_ICache_Way " "Found entity 1: L1_ICache_Way" {  } { { "../../../../../rtl/l1_icache.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/l1_icache.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926256 ""} { "Info" "ISGN_ENTITY_NAME" "2 L1_ICache_Set " "Found entity 2: L1_ICache_Set" {  } { { "../../../../../rtl/l1_icache.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/l1_icache.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926256 ""} { "Info" "ISGN_ENTITY_NAME" "3 L1_ICache " "Found entity 3: L1_ICache" {  } { { "../../../../../rtl/l1_icache.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/l1_icache.vhd" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/flags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flags-RTL " "Found design unit 1: Flags-RTL" {  } { { "../../../../../rtl/flags.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/flags.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926259 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "../../../../../rtl/flags.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/flags.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage5_writeback.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage5_writeback.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage5_Writeback-RTL " "Found design unit 1: Stage5_Writeback-RTL" {  } { { "../../../../../rtl/stage5_writeback.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage5_writeback.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926262 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage5_Writeback " "Found entity 1: Stage5_Writeback" {  } { { "../../../../../rtl/stage5_writeback.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage5_writeback.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage4_memory_access.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage4_memory_access.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Memory-RTL " "Found design unit 1: Data_Memory-RTL" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926266 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Stage4_Memory_Access-RTL " "Found design unit 2: Stage4_Memory_Access-RTL" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926266 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926266 ""} { "Info" "ISGN_ENTITY_NAME" "2 Stage4_Memory_Access " "Found entity 2: Stage4_Memory_Access" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage3_execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage3_execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage3_Execute-RTL " "Found design unit 1: Stage3_Execute-RTL" {  } { { "../../../../../rtl/stage3_execute.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage3_execute.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926270 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage3_Execute " "Found entity 1: Stage3_Execute" {  } { { "../../../../../rtl/stage3_execute.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage3_execute.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926273 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-RTL " "Found design unit 1: RegFile-RTL" {  } { { "../../../../../rtl/registers.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926278 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../../../../../rtl/registers.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926278 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../../rtl/instruction_memory.vhd " "Can't analyze file -- file ../../../../../rtl/instruction_memory.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1477449926284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/top_synth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/top_synth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_synth-RTL " "Found design unit 1: top_synth-RTL" {  } { { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/top_synth.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926288 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_synth " "Found entity 1: top_synth" {  } { { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/top_synth.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage2_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage2_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage2_Decode-RTL " "Found design unit 1: Stage2_Decode-RTL" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926293 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage2_Decode " "Found entity 1: Stage2_Decode" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage1_fetch.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage1_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Counter-RTL " "Found design unit 1: Program_Counter-RTL" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926297 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Stage1_Fetch-RTL " "Found design unit 2: Stage1_Fetch-RTL" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926297 ""} { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926297 ""} { "Info" "ISGN_ENTITY_NAME" "2 Stage1_Fetch " "Found entity 2: Stage1_Fetch" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/microcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/microcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcode-RTL " "Found design unit 1: Microcode-RTL" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/microcode.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926303 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcode " "Found entity 1: Microcode" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/microcode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/fisc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/fisc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FISC-RTL " "Found design unit 1: FISC-RTL" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926308 ""} { "Info" "ISGN_ENTITY_NAME" "1 FISC " "Found entity 1: FISC" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/defines.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/defines.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FISC_DEFINES " "Found design unit 1: FISC_DEFINES" {  } { { "../../../../../rtl/defines.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/defines.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477449926313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926313 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_synth " "Elaborating entity \"top_synth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1477449926470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FISC FISC:FISC_CORE " "Elaborating entity \"FISC\" for hierarchy \"FISC:FISC_CORE\"" {  } { { "../../../../../rtl/top_synth.vhd" "FISC_CORE" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/top_synth.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477449926473 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "if_freeze fisc.vhd(27) " "VHDL Signal Declaration warning at fisc.vhd(27): used explicit default value for signal \"if_freeze\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1477449926480 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "id_freeze fisc.vhd(41) " "VHDL Signal Declaration warning at fisc.vhd(41): used explicit default value for signal \"id_freeze\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1477449926481 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ex_flush fisc.vhd(64) " "VHDL Signal Declaration warning at fisc.vhd(64): used explicit default value for signal \"ex_flush\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1477449926482 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ex_freeze fisc.vhd(65) " "VHDL Signal Declaration warning at fisc.vhd(65): used explicit default value for signal \"ex_freeze\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1477449926482 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mem_flush fisc.vhd(78) " "VHDL Signal Declaration warning at fisc.vhd(78): used explicit default value for signal \"mem_flush\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1477449926482 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mem_freeze fisc.vhd(79) " "VHDL Signal Declaration warning at fisc.vhd(79): used explicit default value for signal \"mem_freeze\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1477449926482 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "l1_ic_request_data fisc.vhd(110) " "VHDL Signal Declaration warning at fisc.vhd(110): used explicit default value for signal \"l1_ic_request_data\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 110 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1477449926483 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "l1_ic_hit fisc.vhd(111) " "Verilog HDL or VHDL warning at fisc.vhd(111): object \"l1_ic_hit\" assigned a value but never read" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477449926483 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "l1_ic_miss fisc.vhd(112) " "Verilog HDL or VHDL warning at fisc.vhd(112): object \"l1_ic_miss\" assigned a value but never read" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477449926483 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "l1_ic_data_src fisc.vhd(114) " "Verilog HDL or VHDL warning at fisc.vhd(114): object \"l1_ic_data_src\" assigned a value but never read" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477449926483 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[0\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[0\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926538 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[1\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[1\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926538 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[2\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[2\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926538 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[3\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[3\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926538 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[4\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[4\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926539 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[5\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[5\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926539 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[6\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[6\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926539 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[7\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[7\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926539 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[8\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[8\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926539 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[9\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[9\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926540 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[10\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[10\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926540 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[11\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[11\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926540 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[12\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[12\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926540 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[13\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[13\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926540 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[14\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[14\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926540 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[15\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[15\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926541 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[16\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[16\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926541 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[17\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[17\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926541 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[18\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[18\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926541 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[19\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[19\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926541 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[20\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[20\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926542 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[21\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[21\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926542 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[22\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[22\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926542 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[23\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[23\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926542 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[24\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[24\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926543 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[25\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[25\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926543 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[26\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[26\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926543 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[27\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[27\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926543 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[28\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[28\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926543 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[29\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[29\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926543 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[30\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[30\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926543 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[31\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[31\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926544 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[32\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[32\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926544 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[33\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[33\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926544 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[34\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[34\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926544 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[35\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[35\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926544 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[36\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[36\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926544 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[37\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[37\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926545 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[38\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[38\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926545 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[39\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[39\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926545 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[40\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[40\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926545 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[41\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[41\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926545 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[42\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[42\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926546 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[43\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[43\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926546 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[44\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[44\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926546 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[45\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[45\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926546 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[46\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[46\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926546 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[47\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[47\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926547 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[48\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[48\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926547 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[49\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[49\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926547 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[50\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[50\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926547 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[51\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[51\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926547 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[52\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[52\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926548 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[53\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[53\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926548 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[54\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[54\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926548 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[55\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[55\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926549 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[56\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[56\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926549 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[57\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[57\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926549 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[58\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[58\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926549 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[59\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[59\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926549 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[60\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[60\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926550 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[61\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[61\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926550 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[62\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[62\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926550 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[63\] fisc.vhd(172) " "Inferred latch for \"ex_srcB\[63\]\" at fisc.vhd(172)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926550 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[0\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[0\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926551 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[1\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[1\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926551 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[2\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[2\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926551 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[3\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[3\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926551 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[4\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[4\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926551 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[5\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[5\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926552 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[6\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[6\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926552 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[7\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[7\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926552 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[8\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[8\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926552 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[9\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[9\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926552 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[10\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[10\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926552 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[11\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[11\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926553 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[12\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[12\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926553 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[13\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[13\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926553 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[14\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[14\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926553 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[15\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[15\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926553 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[16\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[16\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926553 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[17\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[17\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926554 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[18\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[18\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926554 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[19\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[19\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926554 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[20\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[20\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926554 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[21\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[21\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926554 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[22\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[22\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926554 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[23\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[23\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926555 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[24\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[24\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926555 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[25\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[25\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926555 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[26\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[26\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926555 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[27\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[27\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926556 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[28\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[28\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926556 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[29\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[29\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926556 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[30\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[30\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926557 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[31\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[31\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926557 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[32\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[32\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926557 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[33\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[33\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926557 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[34\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[34\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926558 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[35\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[35\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926558 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[36\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[36\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926558 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[37\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[37\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926559 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[38\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[38\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926559 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[39\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[39\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926560 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[40\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[40\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926560 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[41\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[41\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926560 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[42\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[42\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926560 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[43\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[43\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926561 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[44\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[44\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926561 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[45\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[45\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926561 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[46\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[46\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926562 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[47\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[47\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926562 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[48\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[48\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926562 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[49\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[49\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926562 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[50\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[50\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926563 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[51\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[51\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926563 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[52\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[52\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926563 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[53\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[53\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926563 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[54\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[54\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926564 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[55\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[55\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926564 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[56\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[56\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926564 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[57\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[57\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926564 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[58\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[58\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926565 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[59\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[59\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926565 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[60\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[60\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926565 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[61\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[61\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926565 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[62\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[62\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926565 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[63\] fisc.vhd(171) " "Inferred latch for \"ex_srcA\[63\]\" at fisc.vhd(171)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926566 "|top_synth|FISC:FISC_CORE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage1_Fetch FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1 " "Elaborating entity \"Stage1_Fetch\" for hierarchy \"FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage1_Fetch1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477449926643 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_wr_reg stage1_fetch.vhd(68) " "Verilog HDL or VHDL warning at stage1_fetch.vhd(68): object \"pc_wr_reg\" assigned a value but never read" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477449926647 "|top_synth|FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1 " "Elaborating entity \"Program_Counter\" for hierarchy \"FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\"" {  } { { "../../../../../rtl/stage1_fetch.vhd" "Program_Counter1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477449926650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage2_Decode FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1 " "Elaborating entity \"Stage2_Decode\" for hierarchy \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage2_Decode1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477449926656 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg1_zero_flag stage2_decode.vhd(68) " "Verilog HDL or VHDL warning at stage2_decode.vhd(68): object \"reg1_zero_flag\" assigned a value but never read" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477449926668 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[0\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[0\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926668 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[1\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[1\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926669 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[2\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[2\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926669 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[3\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[3\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926669 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[4\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[4\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926669 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[5\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[5\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926669 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[6\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[6\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926669 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[7\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[7\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926669 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[8\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[8\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926670 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[9\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[9\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926670 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[10\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[10\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926670 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[11\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[11\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926670 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[12\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[12\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926670 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[13\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[13\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926670 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[14\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[14\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926670 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[15\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[15\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926670 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[16\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[16\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926670 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[17\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[17\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926670 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[18\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[18\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926670 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[19\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[19\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926671 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[20\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[20\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926671 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[21\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[21\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926671 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[22\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[22\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926671 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[23\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[23\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926671 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[24\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[24\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926671 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[25\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[25\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926671 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[26\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[26\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926671 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[27\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[27\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926671 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[28\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[28\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926671 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[29\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[29\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926671 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[30\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[30\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926671 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[31\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[31\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926672 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[32\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[32\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926672 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[33\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[33\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926672 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[34\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[34\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926672 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[35\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[35\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926672 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[36\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[36\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926672 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[37\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[37\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926672 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[38\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[38\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926672 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[39\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[39\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926672 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[40\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[40\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926672 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[41\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[41\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926672 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[42\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[42\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926672 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[43\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[43\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926673 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[44\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[44\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926673 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[45\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[45\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926673 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[46\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[46\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926673 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[47\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[47\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926673 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[48\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[48\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926673 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[49\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[49\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926673 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[50\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[50\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926673 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[51\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[51\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926673 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[52\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[52\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926673 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[53\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[53\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926673 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[54\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[54\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926673 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[55\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[55\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926673 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[56\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[56\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926674 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[57\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[57\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926674 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[58\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[58\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926674 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[59\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[59\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926674 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[60\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[60\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926674 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[61\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[61\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926674 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[62\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[62\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926674 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[63\] stage2_decode.vhd(122) " "Inferred latch for \"sign_ext_reg\[63\]\" at stage2_decode.vhd(122)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926674 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_src stage2_decode.vhd(98) " "Inferred latch for \"pc_src\" at stage2_decode.vhd(98)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926674 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microcode FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1 " "Elaborating entity \"Microcode\" for hierarchy \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "Microcode1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477449926676 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eos microcode.vhd(158) " "Verilog HDL or VHDL warning at microcode.vhd(158): object \"eos\" assigned a value but never read" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/microcode.vhd" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477449926680 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1 " "Elaborating entity \"RegFile\" for hierarchy \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "RegFile1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477449926682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage3_Execute FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1 " "Elaborating entity \"Stage3_Execute\" for hierarchy \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage3_Execute1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477449926780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\"" {  } { { "../../../../../rtl/stage3_execute.vhd" "ALU1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage3_execute.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477449926789 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[0\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[0\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926796 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[1\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[1\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926797 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[2\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[2\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926797 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[3\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[3\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926797 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[4\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[4\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926797 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[5\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[5\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926797 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[6\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[6\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926797 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[7\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[7\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926797 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[8\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[8\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926797 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[9\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[9\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926797 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[10\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[10\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926797 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[11\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[11\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926798 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[12\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[12\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926798 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[13\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[13\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926798 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[14\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[14\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926798 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[15\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[15\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926798 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[16\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[16\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926798 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[17\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[17\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926798 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[18\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[18\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926798 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[19\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[19\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926798 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[20\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[20\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926798 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[21\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[21\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926799 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[22\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[22\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926799 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[23\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[23\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926799 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[24\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[24\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926799 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[25\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[25\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926799 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[26\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[26\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926799 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[27\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[27\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926799 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[28\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[28\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926799 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[29\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[29\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926799 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[30\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[30\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926799 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[31\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[31\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926800 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[32\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[32\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926800 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[33\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[33\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926800 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[34\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[34\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926800 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[35\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[35\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926800 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[36\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[36\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926800 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[37\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[37\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926800 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[38\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[38\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926800 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[39\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[39\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926800 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[40\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[40\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926800 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[41\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[41\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926800 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[42\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[42\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926801 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[43\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[43\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926801 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[44\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[44\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926801 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[45\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[45\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926801 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[46\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[46\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926801 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[47\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[47\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926801 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[48\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[48\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926801 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[49\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[49\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926801 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[50\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[50\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926801 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[51\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[51\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926801 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[52\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[52\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926802 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[53\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[53\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926802 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[54\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[54\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926802 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[55\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[55\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926802 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[56\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[56\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926802 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[57\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[57\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926802 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[58\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[58\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926802 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[59\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[59\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926802 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[60\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[60\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926802 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[61\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[61\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926802 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[62\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[62\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926803 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[63\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[63\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926803 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[64\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[64\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477449926803 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage4_Memory_Access FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1 " "Elaborating entity \"Stage4_Memory_Access\" for hierarchy \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage4_Memory_Access1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477449926806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1 " "Elaborating entity \"Data_Memory\" for hierarchy \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\"" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "Data_Memory1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477449926815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage5_Writeback FISC:FISC_CORE\|Stage5_Writeback:Stage5_Writeback1 " "Elaborating entity \"Stage5_Writeback\" for hierarchy \"FISC:FISC_CORE\|Stage5_Writeback:Stage5_Writeback1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage5_Writeback1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477449926967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags FISC:FISC_CORE\|Flags:Flags1 " "Elaborating entity \"Flags\" for hierarchy \"FISC:FISC_CORE\|Flags:Flags1\"" {  } { { "../../../../../rtl/fisc.vhd" "Flags1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477449926971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1_ICache FISC:FISC_CORE\|L1_ICache:L1_ICache1 " "Elaborating entity \"L1_ICache\" for hierarchy \"FISC:FISC_CORE\|L1_ICache:L1_ICache1\"" {  } { { "../../../../../rtl/fisc.vhd" "L1_ICache1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477449926974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRAM_Sim FISC:FISC_CORE\|L1_ICache:L1_ICache1\|DRAM_Sim:DRAM_Sim1 " "Elaborating entity \"DRAM_Sim\" for hierarchy \"FISC:FISC_CORE\|L1_ICache:L1_ICache1\|DRAM_Sim:DRAM_Sim1\"" {  } { { "../../../../../rtl/l1_icache.vhd" "DRAM_Sim1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/l1_icache.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477449992411 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dram_mem dram_sim.vhd(36) " "VHDL Signal Declaration warning at dram_sim.vhd(36): used explicit default value for signal \"dram_mem\" because signal was never assigned a value" {  } { { "../../../../../rtl/dram_sim.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/dram_sim.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1477449992414 "|top_synth|FISC:FISC_CORE|L1_ICache:L1_ICache1|DRAM_Sim:DRAM_Sim1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wordoff_field dram_sim.vhd(44) " "Verilog HDL or VHDL warning at dram_sim.vhd(44): object \"wordoff_field\" assigned a value but never read" {  } { { "../../../../../rtl/dram_sim.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/dram_sim.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477449992414 "|top_synth|FISC:FISC_CORE|L1_ICache:L1_ICache1|DRAM_Sim:DRAM_Sim1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1_ICache_Set FISC:FISC_CORE\|L1_ICache:L1_ICache1\|L1_ICache_Set:\\GEN_SETS:0:SETX " "Elaborating entity \"L1_ICache_Set\" for hierarchy \"FISC:FISC_CORE\|L1_ICache:L1_ICache1\|L1_ICache_Set:\\GEN_SETS:0:SETX\"" {  } { { "../../../../../rtl/l1_icache.vhd" "\\GEN_SETS:0:SETX" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/l1_icache.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477449992416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1_ICache_Way FISC:FISC_CORE\|L1_ICache:L1_ICache1\|L1_ICache_Set:\\GEN_SETS:0:SETX\|L1_ICache_Way:\\GEN_WAYS:0:WAYX " "Elaborating entity \"L1_ICache_Way\" for hierarchy \"FISC:FISC_CORE\|L1_ICache:L1_ICache1\|L1_ICache_Set:\\GEN_SETS:0:SETX\|L1_ICache_Way:\\GEN_WAYS:0:WAYX\"" {  } { { "../../../../../rtl/l1_icache.vhd" "\\GEN_WAYS:0:WAYX" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/l1_icache.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477449992762 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1477450121505 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477450121505 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/top_synth.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477450121728 "|top_synth|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/top_synth.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477450121728 "|top_synth|KEY3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1477450121728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1477450121729 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1477450121729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1477450121729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3295 " "Peak virtual memory: 3295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477450121863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 03:48:41 2016 " "Processing ended: Wed Oct 26 03:48:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477450121863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:42 " "Elapsed time: 00:03:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477450121863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:12 " "Total CPU time (on all processors): 00:04:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477450121863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477450121863 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1477450125174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477450125226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 03:48:44 2016 " "Processing started: Wed Oct 26 03:48:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477450125226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1477450125226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FISC -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FISC -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1477450125226 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1477450125447 ""}
{ "Info" "0" "" "Project  = FISC" {  } {  } 0 0 "Project  = FISC" 0 0 "Fitter" 0 0 1477450125448 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1477450125449 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1477450125689 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1477450125706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1477450125848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1477450125848 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1477450126073 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1477450126081 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477450126266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477450126266 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477450126266 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1477450126266 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/" { { 0 { 0 ""} 0 1401 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477450126269 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/" { { 0 { 0 ""} 0 1403 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477450126269 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/" { { 0 { 0 ""} 0 1405 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477450126269 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/" { { 0 { 0 ""} 0 1407 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477450126269 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1477450126269 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1477450127250 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1477450127252 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1477450127252 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1477450127254 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1477450127256 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1477450127256 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1477450127257 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1477450127262 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1477450127262 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1477450127263 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1477450127264 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1477450127265 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1477450127266 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1477450127266 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1477450127266 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1477450127267 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1477450127268 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1477450127268 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADCLK " "Node \"ADCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADCSN " "Node \"ADCSN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADCSN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADDAT " "Node \"ADDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BP1 " "Node \"BP1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_A " "Node \"DS_A\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_B " "Node \"DS_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_C " "Node \"DS_C\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS_C" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_D " "Node \"DS_D\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS_D" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_DP " "Node \"DS_DP\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_E " "Node \"DS_E\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS_E" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_EN1 " "Node \"DS_EN1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS_EN1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_EN2 " "Node \"DS_EN2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS_EN2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_EN3 " "Node \"DS_EN3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS_EN3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_EN4 " "Node \"DS_EN4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS_EN4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_F " "Node \"DS_F\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS_F" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS_G " "Node \"DS_G\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DS_G" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDI " "Node \"EPCS_ASDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA " "Node \"EPCS_DATA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCS " "Node \"EPCS_NCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_NCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EP_DCLK " "Node \"EP_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EP_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_CLK " "Node \"FLASH_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_CS " "Node \"FLASH_CS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DI " "Node \"FLASH_DI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DO " "Node \"FLASH_DO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TCK " "Node \"F_TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TDI " "Node \"F_TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TDO " "Node \"F_TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TMS " "Node \"F_TMS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_TMS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "H_SYNC " "Node \"H_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "H_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA " "Node \"IRDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY1 " "Node \"KEY1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY2 " "Node \"KEY2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY4 " "Node \"KEY4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RXD " "Node \"RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A0 " "Node \"SDRAM_A0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A1 " "Node \"SDRAM_A1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A10 " "Node \"SDRAM_A10\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A11 " "Node \"SDRAM_A11\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A12 " "Node \"SDRAM_A12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A2 " "Node \"SDRAM_A2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A3 " "Node \"SDRAM_A3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A4 " "Node \"SDRAM_A4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A5 " "Node \"SDRAM_A5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A6 " "Node \"SDRAM_A6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A7 " "Node \"SDRAM_A7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A8 " "Node \"SDRAM_A8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A9 " "Node \"SDRAM_A9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA0 " "Node \"SDRAM_BA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA1 " "Node \"SDRAM_BA1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CAS_N " "Node \"SDRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CKE " "Node \"SDRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CLK " "Node \"SDRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CS_N " "Node \"SDRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ0 " "Node \"SDRAM_DQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ1 " "Node \"SDRAM_DQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ10 " "Node \"SDRAM_DQ10\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ11 " "Node \"SDRAM_DQ11\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ12 " "Node \"SDRAM_DQ12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ13 " "Node \"SDRAM_DQ13\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ14 " "Node \"SDRAM_DQ14\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ15 " "Node \"SDRAM_DQ15\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ2 " "Node \"SDRAM_DQ2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ3 " "Node \"SDRAM_DQ3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ4 " "Node \"SDRAM_DQ4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ5 " "Node \"SDRAM_DQ5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ6 " "Node \"SDRAM_DQ6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ7 " "Node \"SDRAM_DQ7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ8 " "Node \"SDRAM_DQ8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ9 " "Node \"SDRAM_DQ9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQMH " "Node \"SDRAM_DQMH\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQMH" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQML " "Node \"SDRAM_DQML\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQML" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_RAS_N " "Node \"SDRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_WE_N " "Node \"SDRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TXD " "Node \"TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[0\] " "Node \"V_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[1\] " "Node \"V_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[2\] " "Node \"V_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[3\] " "Node \"V_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[4\] " "Node \"V_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[0\] " "Node \"V_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[1\] " "Node \"V_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[2\] " "Node \"V_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[3\] " "Node \"V_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[4\] " "Node \"V_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[5\] " "Node \"V_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_R\[0\] " "Node \"V_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_R\[1\] " "Node \"V_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_R\[2\] " "Node \"V_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_R\[3\] " "Node \"V_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_R\[4\] " "Node \"V_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_SYNC " "Node \"V_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477450127290 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1477450127290 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477450127317 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1477450127324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1477450128454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477450128486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1477450128509 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1477450128593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477450128594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1477450128912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1477450129673 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1477450129673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1477450129712 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1477450129712 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1477450129712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477450129716 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1477450129952 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1477450129961 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1477450130256 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1477450130257 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1477450130543 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477450131177 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1477450131804 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/top.fit.smsg " "Generated suppressed messages file C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1477450131865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 99 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1100 " "Peak virtual memory: 1100 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477450132511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 03:48:52 2016 " "Processing ended: Wed Oct 26 03:48:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477450132511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477450132511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477450132511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1477450132511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1477450134776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477450134819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 03:48:54 2016 " "Processing started: Wed Oct 26 03:48:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477450134819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1477450134819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FISC -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FISC -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1477450134820 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1477450136080 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1477450136120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "736 " "Peak virtual memory: 736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477450136373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 03:48:56 2016 " "Processing ended: Wed Oct 26 03:48:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477450136373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477450136373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477450136373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1477450136373 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1477450137369 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1477450138907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477450138945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 03:48:58 2016 " "Processing started: Wed Oct 26 03:48:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477450138945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450138945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FISC -c top " "Command: quartus_sta FISC -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450138945 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1477450139174 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450139449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450139617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450139618 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450139957 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450139958 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450139958 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450139959 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450139959 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450139960 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1477450139961 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450139978 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1477450139982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450139983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450139996 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140001 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140011 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140018 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1477450140035 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140081 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140395 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140492 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140493 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140493 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140494 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140506 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140514 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140518 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1477450140532 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140733 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140733 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140733 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140743 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140750 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450140758 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450141405 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450141406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "783 " "Peak virtual memory: 783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477450141465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 03:49:01 2016 " "Processing ended: Wed Oct 26 03:49:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477450141465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477450141465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477450141465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450141465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477450143329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477450143366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 03:49:03 2016 " "Processing started: Wed Oct 26 03:49:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477450143366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1477450143366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FISC -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FISC -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1477450143366 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_slow.vo C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/ simulation " "Generated file top_8_1200mv_85c_slow.vo in folder \"C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477450146479 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_slow.vo C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/ simulation " "Generated file top_8_1200mv_0c_slow.vo in folder \"C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477450146511 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_fast.vo C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_fast.vo in folder \"C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477450146541 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/ simulation " "Generated file top.vo in folder \"C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477450146575 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_v_slow.sdo C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/ simulation " "Generated file top_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477450146600 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_v_slow.sdo C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/ simulation " "Generated file top_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477450146625 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_v_fast.sdo C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477450146649 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_v.sdo C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/ simulation " "Generated file top_v.sdo in folder \"C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477450146678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477450146756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 03:49:06 2016 " "Processing ended: Wed Oct 26 03:49:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477450146756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477450146756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477450146756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1477450146756 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 124 s " "Quartus Prime Full Compilation was successful. 0 errors, 124 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1477450147499 ""}
