// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "QIO_accel.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic QIO_accel::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic QIO_accel::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<8> QIO_accel::ap_ST_fsm_state1 = "1";
const sc_lv<8> QIO_accel::ap_ST_fsm_state2 = "10";
const sc_lv<8> QIO_accel::ap_ST_fsm_state3 = "100";
const sc_lv<8> QIO_accel::ap_ST_fsm_state4 = "1000";
const sc_lv<8> QIO_accel::ap_ST_fsm_state5 = "10000";
const sc_lv<8> QIO_accel::ap_ST_fsm_state6 = "100000";
const sc_lv<8> QIO_accel::ap_ST_fsm_pp2_stage0 = "1000000";
const sc_lv<8> QIO_accel::ap_ST_fsm_state10 = "10000000";
const sc_lv<32> QIO_accel::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool QIO_accel::ap_const_boolean_1 = true;
const sc_lv<32> QIO_accel::ap_const_lv32_1 = "1";
const sc_lv<1> QIO_accel::ap_const_lv1_0 = "0";
const sc_lv<32> QIO_accel::ap_const_lv32_3 = "11";
const sc_lv<32> QIO_accel::ap_const_lv32_6 = "110";
const bool QIO_accel::ap_const_boolean_0 = false;
const int QIO_accel::C_S_AXI_DATA_WIDTH = "100000";
const sc_lv<32> QIO_accel::ap_const_lv32_5 = "101";
const sc_lv<1> QIO_accel::ap_const_lv1_1 = "1";
const sc_lv<7> QIO_accel::ap_const_lv7_0 = "0000000";
const sc_lv<13> QIO_accel::ap_const_lv13_0 = "0000000000000";
const sc_lv<32> QIO_accel::ap_const_lv32_2 = "10";
const sc_lv<32> QIO_accel::ap_const_lv32_4 = "100";
const sc_lv<7> QIO_accel::ap_const_lv7_40 = "1000000";
const sc_lv<7> QIO_accel::ap_const_lv7_1 = "1";
const sc_lv<13> QIO_accel::ap_const_lv13_1000 = "1000000000000";
const sc_lv<13> QIO_accel::ap_const_lv13_1 = "1";
const sc_lv<7> QIO_accel::ap_const_lv7_3F = "111111";
const sc_lv<32> QIO_accel::ap_const_lv32_7 = "111";

QIO_accel::QIO_accel(sc_module_name name) : sc_module(name), mVcdFile(0) {
    QIO_accel_AXILiteS_s_axi_U = new QIO_accel_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>("QIO_accel_AXILiteS_s_axi_U");
    QIO_accel_AXILiteS_s_axi_U->AWVALID(s_axi_AXILiteS_AWVALID);
    QIO_accel_AXILiteS_s_axi_U->AWREADY(s_axi_AXILiteS_AWREADY);
    QIO_accel_AXILiteS_s_axi_U->AWADDR(s_axi_AXILiteS_AWADDR);
    QIO_accel_AXILiteS_s_axi_U->WVALID(s_axi_AXILiteS_WVALID);
    QIO_accel_AXILiteS_s_axi_U->WREADY(s_axi_AXILiteS_WREADY);
    QIO_accel_AXILiteS_s_axi_U->WDATA(s_axi_AXILiteS_WDATA);
    QIO_accel_AXILiteS_s_axi_U->WSTRB(s_axi_AXILiteS_WSTRB);
    QIO_accel_AXILiteS_s_axi_U->ARVALID(s_axi_AXILiteS_ARVALID);
    QIO_accel_AXILiteS_s_axi_U->ARREADY(s_axi_AXILiteS_ARREADY);
    QIO_accel_AXILiteS_s_axi_U->ARADDR(s_axi_AXILiteS_ARADDR);
    QIO_accel_AXILiteS_s_axi_U->RVALID(s_axi_AXILiteS_RVALID);
    QIO_accel_AXILiteS_s_axi_U->RREADY(s_axi_AXILiteS_RREADY);
    QIO_accel_AXILiteS_s_axi_U->RDATA(s_axi_AXILiteS_RDATA);
    QIO_accel_AXILiteS_s_axi_U->RRESP(s_axi_AXILiteS_RRESP);
    QIO_accel_AXILiteS_s_axi_U->BVALID(s_axi_AXILiteS_BVALID);
    QIO_accel_AXILiteS_s_axi_U->BREADY(s_axi_AXILiteS_BREADY);
    QIO_accel_AXILiteS_s_axi_U->BRESP(s_axi_AXILiteS_BRESP);
    QIO_accel_AXILiteS_s_axi_U->ACLK(ap_clk);
    QIO_accel_AXILiteS_s_axi_U->ARESET(ap_rst_n_inv);
    QIO_accel_AXILiteS_s_axi_U->ACLK_EN(ap_var_for_const0);
    QIO_accel_AXILiteS_s_axi_U->ap_start(ap_start);
    QIO_accel_AXILiteS_s_axi_U->interrupt(interrupt);
    QIO_accel_AXILiteS_s_axi_U->ap_ready(ap_ready);
    QIO_accel_AXILiteS_s_axi_U->ap_done(ap_done);
    QIO_accel_AXILiteS_s_axi_U->ap_idle(ap_idle);
    init_val_U = new QIO_accel_hw_int_bkb("init_val_U");
    init_val_U->clk(ap_clk);
    init_val_U->reset(ap_rst_n_inv);
    init_val_U->address0(init_val_address0);
    init_val_U->ce0(init_val_ce0);
    init_val_U->we0(init_val_we0);
    init_val_U->d0(input_r_TDATA_int);
    init_val_U->q0(init_val_q0);
    final_val_U = new QIO_accel_hw_int_bkb("final_val_U");
    final_val_U->clk(ap_clk);
    final_val_U->reset(ap_rst_n_inv);
    final_val_U->address0(final_val_address0);
    final_val_U->ce0(final_val_ce0);
    final_val_U->we0(final_val_we0);
    final_val_U->d0(grp_QIO_accel_hw_int_s_fu_164_final_val_d0);
    final_val_U->q0(final_val_q0);
    grp_QIO_accel_hw_int_s_fu_164 = new QIO_accel_hw_int_s("grp_QIO_accel_hw_int_s_fu_164");
    grp_QIO_accel_hw_int_s_fu_164->ap_clk(ap_clk);
    grp_QIO_accel_hw_int_s_fu_164->ap_rst(ap_rst_n_inv);
    grp_QIO_accel_hw_int_s_fu_164->ap_start(grp_QIO_accel_hw_int_s_fu_164_ap_start);
    grp_QIO_accel_hw_int_s_fu_164->ap_done(grp_QIO_accel_hw_int_s_fu_164_ap_done);
    grp_QIO_accel_hw_int_s_fu_164->ap_idle(grp_QIO_accel_hw_int_s_fu_164_ap_idle);
    grp_QIO_accel_hw_int_s_fu_164->ap_ready(grp_QIO_accel_hw_int_s_fu_164_ap_ready);
    grp_QIO_accel_hw_int_s_fu_164->init_val_address0(grp_QIO_accel_hw_int_s_fu_164_init_val_address0);
    grp_QIO_accel_hw_int_s_fu_164->init_val_ce0(grp_QIO_accel_hw_int_s_fu_164_init_val_ce0);
    grp_QIO_accel_hw_int_s_fu_164->init_val_q0(init_val_q0);
    grp_QIO_accel_hw_int_s_fu_164->final_val_address0(grp_QIO_accel_hw_int_s_fu_164_final_val_address0);
    grp_QIO_accel_hw_int_s_fu_164->final_val_ce0(grp_QIO_accel_hw_int_s_fu_164_final_val_ce0);
    grp_QIO_accel_hw_int_s_fu_164->final_val_we0(grp_QIO_accel_hw_int_s_fu_164_final_val_we0);
    grp_QIO_accel_hw_int_s_fu_164->final_val_d0(grp_QIO_accel_hw_int_s_fu_164_final_val_d0);
    regslice_both_input_data_V_U = new regslice_both<32>("regslice_both_input_data_V_U");
    regslice_both_input_data_V_U->ap_clk(ap_clk);
    regslice_both_input_data_V_U->ap_rst(ap_rst_n_inv);
    regslice_both_input_data_V_U->data_in(input_r_TDATA);
    regslice_both_input_data_V_U->vld_in(input_r_TVALID);
    regslice_both_input_data_V_U->ack_in(regslice_both_input_data_V_U_ack_in);
    regslice_both_input_data_V_U->data_out(input_r_TDATA_int);
    regslice_both_input_data_V_U->vld_out(input_r_TVALID_int);
    regslice_both_input_data_V_U->ack_out(input_r_TREADY_int);
    regslice_both_input_data_V_U->apdone_blk(regslice_both_input_data_V_U_apdone_blk);
    regslice_both_input_last_V_U = new regslice_both<1>("regslice_both_input_last_V_U");
    regslice_both_input_last_V_U->ap_clk(ap_clk);
    regslice_both_input_last_V_U->ap_rst(ap_rst_n_inv);
    regslice_both_input_last_V_U->data_in(input_r_TLAST);
    regslice_both_input_last_V_U->vld_in(input_r_TVALID);
    regslice_both_input_last_V_U->ack_in(regslice_both_input_last_V_U_ack_in);
    regslice_both_input_last_V_U->data_out(input_r_TLAST_int);
    regslice_both_input_last_V_U->vld_out(regslice_both_input_last_V_U_vld_out);
    regslice_both_input_last_V_U->ack_out(input_r_TREADY_int);
    regslice_both_input_last_V_U->apdone_blk(regslice_both_input_last_V_U_apdone_blk);
    regslice_both_output_data_V_U = new regslice_both<32>("regslice_both_output_data_V_U");
    regslice_both_output_data_V_U->ap_clk(ap_clk);
    regslice_both_output_data_V_U->ap_rst(ap_rst_n_inv);
    regslice_both_output_data_V_U->data_in(final_val_q0);
    regslice_both_output_data_V_U->vld_in(output_r_TVALID_int);
    regslice_both_output_data_V_U->ack_in(output_r_TREADY_int);
    regslice_both_output_data_V_U->data_out(output_r_TDATA);
    regslice_both_output_data_V_U->vld_out(regslice_both_output_data_V_U_vld_out);
    regslice_both_output_data_V_U->ack_out(output_r_TREADY);
    regslice_both_output_data_V_U->apdone_blk(regslice_both_output_data_V_U_apdone_blk);
    regslice_both_output_last_V_U = new regslice_both<1>("regslice_both_output_last_V_U");
    regslice_both_output_last_V_U->ap_clk(ap_clk);
    regslice_both_output_last_V_U->ap_rst(ap_rst_n_inv);
    regslice_both_output_last_V_U->data_in(icmp_ln133_reg_256);
    regslice_both_output_last_V_U->vld_in(output_r_TVALID_int);
    regslice_both_output_last_V_U->ack_in(regslice_both_output_last_V_U_ack_in_dummy);
    regslice_both_output_last_V_U->data_out(output_r_TLAST);
    regslice_both_output_last_V_U->vld_out(regslice_both_output_last_V_U_vld_out);
    regslice_both_output_last_V_U->ack_out(output_r_TREADY);
    regslice_both_output_last_V_U->apdone_blk(regslice_both_output_last_V_U_apdone_blk);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln111_fu_202_p2);
    sensitive << ( indvar_flatten_reg_142 );

    SC_METHOD(thread_ap_CS_fsm_pp2_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state10);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp2_stage0);

    SC_METHOD(thread_ap_block_pp2_stage0_01001);

    SC_METHOD(thread_ap_block_pp2_stage0_11001);
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_block_state8_io );
    sensitive << ( ap_block_state9_io );

    SC_METHOD(thread_ap_block_pp2_stage0_subdone);
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_block_state8_io );
    sensitive << ( ap_block_state9_io );

    SC_METHOD(thread_ap_block_state2);
    sensitive << ( icmp_ln105_fu_174_p2 );
    sensitive << ( input_r_TVALID_int );

    SC_METHOD(thread_ap_block_state4);
    sensitive << ( icmp_ln111_fu_196_p2 );
    sensitive << ( input_r_TVALID_int );

    SC_METHOD(thread_ap_block_state7_pp2_stage0_iter0);

    SC_METHOD(thread_ap_block_state8_io);
    sensitive << ( icmp_ln129_reg_247 );
    sensitive << ( output_r_TREADY_int );

    SC_METHOD(thread_ap_block_state8_pp2_stage0_iter1);

    SC_METHOD(thread_ap_block_state9_io);
    sensitive << ( icmp_ln129_reg_247_pp2_iter1_reg );
    sensitive << ( output_r_TREADY_int );

    SC_METHOD(thread_ap_block_state9_pp2_stage0_iter2);

    SC_METHOD(thread_ap_condition_pp2_exit_iter0_state7);
    sensitive << ( icmp_ln129_fu_208_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( regslice_both_output_data_V_U_apdone_blk );

    SC_METHOD(thread_ap_enable_pp2);
    sensitive << ( ap_idle_pp2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp2);
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( regslice_both_output_data_V_U_apdone_blk );

    SC_METHOD(thread_ap_rst_n_inv);
    sensitive << ( ap_rst_n );

    SC_METHOD(thread_final_val_address0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( grp_QIO_accel_hw_int_s_fu_164_final_val_address0 );
    sensitive << ( zext_ln136_fu_226_p1 );

    SC_METHOD(thread_final_val_ce0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( grp_QIO_accel_hw_int_s_fu_164_final_val_ce0 );

    SC_METHOD(thread_final_val_we0);
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( grp_QIO_accel_hw_int_s_fu_164_final_val_we0 );

    SC_METHOD(thread_grp_QIO_accel_hw_int_s_fu_164_ap_start);
    sensitive << ( grp_QIO_accel_hw_int_s_fu_164_ap_start_reg );

    SC_METHOD(thread_i_3_fu_214_p2);
    sensitive << ( i_0_i1_reg_153 );

    SC_METHOD(thread_i_fu_180_p2);
    sensitive << ( i_0_i_reg_131 );

    SC_METHOD(thread_icmp_ln105_fu_174_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln105_fu_174_p2 );
    sensitive << ( i_0_i_reg_131 );
    sensitive << ( input_r_TVALID_int );

    SC_METHOD(thread_icmp_ln111_fu_196_p2);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( icmp_ln111_fu_196_p2 );
    sensitive << ( indvar_flatten_reg_142 );
    sensitive << ( input_r_TVALID_int );

    SC_METHOD(thread_icmp_ln129_fu_208_p2);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( i_0_i1_reg_153 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_icmp_ln133_fu_220_p2);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( i_0_i1_reg_153 );
    sensitive << ( icmp_ln129_fu_208_p2 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_init_val_address0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( grp_QIO_accel_hw_int_s_fu_164_init_val_address0 );
    sensitive << ( zext_ln107_fu_186_p1 );

    SC_METHOD(thread_init_val_ce0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln105_fu_174_p2 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( grp_QIO_accel_hw_int_s_fu_164_init_val_ce0 );
    sensitive << ( input_r_TVALID_int );

    SC_METHOD(thread_init_val_we0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln105_fu_174_p2 );
    sensitive << ( input_r_TVALID_int );

    SC_METHOD(thread_input_r_TDATA_blk_n);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln105_fu_174_p2 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( icmp_ln111_fu_196_p2 );
    sensitive << ( input_r_TVALID_int );

    SC_METHOD(thread_input_r_TREADY);
    sensitive << ( input_r_TVALID );
    sensitive << ( regslice_both_input_data_V_U_ack_in );

    SC_METHOD(thread_input_r_TREADY_int);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln105_fu_174_p2 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( icmp_ln111_fu_196_p2 );
    sensitive << ( input_r_TVALID_int );

    SC_METHOD(thread_output_r_TDATA_blk_n);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( icmp_ln129_reg_247 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( icmp_ln129_reg_247_pp2_iter1_reg );
    sensitive << ( output_r_TREADY_int );

    SC_METHOD(thread_output_r_TVALID);
    sensitive << ( regslice_both_output_data_V_U_vld_out );

    SC_METHOD(thread_output_r_TVALID_int);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( icmp_ln129_reg_247 );
    sensitive << ( ap_block_pp2_stage0_11001 );

    SC_METHOD(thread_zext_ln107_fu_186_p1);
    sensitive << ( i_0_i_reg_131 );

    SC_METHOD(thread_zext_ln136_fu_226_p1);
    sensitive << ( i_0_i1_reg_153 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln105_fu_174_p2 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( icmp_ln111_fu_196_p2 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( icmp_ln129_fu_208_p2 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( grp_QIO_accel_hw_int_s_fu_164_ap_done );
    sensitive << ( ap_block_pp2_stage0_subdone );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( regslice_both_output_data_V_U_apdone_blk );
    sensitive << ( input_r_TVALID_int );

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "00000001";
    ap_enable_reg_pp2_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter0 = SC_LOGIC_0;
    grp_QIO_accel_hw_int_s_fu_164_ap_start_reg = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "QIO_accel_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst_n, "(port)ap_rst_n");
    sc_trace(mVcdFile, input_r_TDATA, "(port)input_r_TDATA");
    sc_trace(mVcdFile, input_r_TVALID, "(port)input_r_TVALID");
    sc_trace(mVcdFile, input_r_TREADY, "(port)input_r_TREADY");
    sc_trace(mVcdFile, input_r_TLAST, "(port)input_r_TLAST");
    sc_trace(mVcdFile, output_r_TDATA, "(port)output_r_TDATA");
    sc_trace(mVcdFile, output_r_TVALID, "(port)output_r_TVALID");
    sc_trace(mVcdFile, output_r_TREADY, "(port)output_r_TREADY");
    sc_trace(mVcdFile, output_r_TLAST, "(port)output_r_TLAST");
    sc_trace(mVcdFile, s_axi_AXILiteS_AWVALID, "(port)s_axi_AXILiteS_AWVALID");
    sc_trace(mVcdFile, s_axi_AXILiteS_AWREADY, "(port)s_axi_AXILiteS_AWREADY");
    sc_trace(mVcdFile, s_axi_AXILiteS_AWADDR, "(port)s_axi_AXILiteS_AWADDR");
    sc_trace(mVcdFile, s_axi_AXILiteS_WVALID, "(port)s_axi_AXILiteS_WVALID");
    sc_trace(mVcdFile, s_axi_AXILiteS_WREADY, "(port)s_axi_AXILiteS_WREADY");
    sc_trace(mVcdFile, s_axi_AXILiteS_WDATA, "(port)s_axi_AXILiteS_WDATA");
    sc_trace(mVcdFile, s_axi_AXILiteS_WSTRB, "(port)s_axi_AXILiteS_WSTRB");
    sc_trace(mVcdFile, s_axi_AXILiteS_ARVALID, "(port)s_axi_AXILiteS_ARVALID");
    sc_trace(mVcdFile, s_axi_AXILiteS_ARREADY, "(port)s_axi_AXILiteS_ARREADY");
    sc_trace(mVcdFile, s_axi_AXILiteS_ARADDR, "(port)s_axi_AXILiteS_ARADDR");
    sc_trace(mVcdFile, s_axi_AXILiteS_RVALID, "(port)s_axi_AXILiteS_RVALID");
    sc_trace(mVcdFile, s_axi_AXILiteS_RREADY, "(port)s_axi_AXILiteS_RREADY");
    sc_trace(mVcdFile, s_axi_AXILiteS_RDATA, "(port)s_axi_AXILiteS_RDATA");
    sc_trace(mVcdFile, s_axi_AXILiteS_RRESP, "(port)s_axi_AXILiteS_RRESP");
    sc_trace(mVcdFile, s_axi_AXILiteS_BVALID, "(port)s_axi_AXILiteS_BVALID");
    sc_trace(mVcdFile, s_axi_AXILiteS_BREADY, "(port)s_axi_AXILiteS_BREADY");
    sc_trace(mVcdFile, s_axi_AXILiteS_BRESP, "(port)s_axi_AXILiteS_BRESP");
    sc_trace(mVcdFile, interrupt, "(port)interrupt");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_rst_n_inv, "ap_rst_n_inv");
    sc_trace(mVcdFile, ap_start, "ap_start");
    sc_trace(mVcdFile, ap_done, "ap_done");
    sc_trace(mVcdFile, ap_idle, "ap_idle");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, ap_ready, "ap_ready");
    sc_trace(mVcdFile, input_r_TDATA_blk_n, "input_r_TDATA_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, icmp_ln105_fu_174_p2, "icmp_ln105_fu_174_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, icmp_ln111_fu_196_p2, "icmp_ln111_fu_196_p2");
    sc_trace(mVcdFile, output_r_TDATA_blk_n, "output_r_TDATA_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp2_stage0, "ap_CS_fsm_pp2_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter1, "ap_enable_reg_pp2_iter1");
    sc_trace(mVcdFile, ap_block_pp2_stage0, "ap_block_pp2_stage0");
    sc_trace(mVcdFile, icmp_ln129_reg_247, "icmp_ln129_reg_247");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter2, "ap_enable_reg_pp2_iter2");
    sc_trace(mVcdFile, icmp_ln129_reg_247_pp2_iter1_reg, "icmp_ln129_reg_247_pp2_iter1_reg");
    sc_trace(mVcdFile, i_0_i1_reg_153, "i_0_i1_reg_153");
    sc_trace(mVcdFile, i_fu_180_p2, "i_fu_180_p2");
    sc_trace(mVcdFile, ap_block_state2, "ap_block_state2");
    sc_trace(mVcdFile, add_ln111_fu_202_p2, "add_ln111_fu_202_p2");
    sc_trace(mVcdFile, ap_block_state4, "ap_block_state4");
    sc_trace(mVcdFile, icmp_ln129_fu_208_p2, "icmp_ln129_fu_208_p2");
    sc_trace(mVcdFile, ap_block_state7_pp2_stage0_iter0, "ap_block_state7_pp2_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp2_stage0_iter1, "ap_block_state8_pp2_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state8_io, "ap_block_state8_io");
    sc_trace(mVcdFile, ap_block_state9_pp2_stage0_iter2, "ap_block_state9_pp2_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state9_io, "ap_block_state9_io");
    sc_trace(mVcdFile, ap_block_pp2_stage0_11001, "ap_block_pp2_stage0_11001");
    sc_trace(mVcdFile, i_3_fu_214_p2, "i_3_fu_214_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter0, "ap_enable_reg_pp2_iter0");
    sc_trace(mVcdFile, icmp_ln133_fu_220_p2, "icmp_ln133_fu_220_p2");
    sc_trace(mVcdFile, icmp_ln133_reg_256, "icmp_ln133_reg_256");
    sc_trace(mVcdFile, final_val_q0, "final_val_q0");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, grp_QIO_accel_hw_int_s_fu_164_ap_ready, "grp_QIO_accel_hw_int_s_fu_164_ap_ready");
    sc_trace(mVcdFile, grp_QIO_accel_hw_int_s_fu_164_ap_done, "grp_QIO_accel_hw_int_s_fu_164_ap_done");
    sc_trace(mVcdFile, ap_block_pp2_stage0_subdone, "ap_block_pp2_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp2_exit_iter0_state7, "ap_condition_pp2_exit_iter0_state7");
    sc_trace(mVcdFile, init_val_address0, "init_val_address0");
    sc_trace(mVcdFile, init_val_ce0, "init_val_ce0");
    sc_trace(mVcdFile, init_val_we0, "init_val_we0");
    sc_trace(mVcdFile, init_val_q0, "init_val_q0");
    sc_trace(mVcdFile, final_val_address0, "final_val_address0");
    sc_trace(mVcdFile, final_val_ce0, "final_val_ce0");
    sc_trace(mVcdFile, final_val_we0, "final_val_we0");
    sc_trace(mVcdFile, grp_QIO_accel_hw_int_s_fu_164_ap_start, "grp_QIO_accel_hw_int_s_fu_164_ap_start");
    sc_trace(mVcdFile, grp_QIO_accel_hw_int_s_fu_164_ap_idle, "grp_QIO_accel_hw_int_s_fu_164_ap_idle");
    sc_trace(mVcdFile, grp_QIO_accel_hw_int_s_fu_164_init_val_address0, "grp_QIO_accel_hw_int_s_fu_164_init_val_address0");
    sc_trace(mVcdFile, grp_QIO_accel_hw_int_s_fu_164_init_val_ce0, "grp_QIO_accel_hw_int_s_fu_164_init_val_ce0");
    sc_trace(mVcdFile, grp_QIO_accel_hw_int_s_fu_164_final_val_address0, "grp_QIO_accel_hw_int_s_fu_164_final_val_address0");
    sc_trace(mVcdFile, grp_QIO_accel_hw_int_s_fu_164_final_val_ce0, "grp_QIO_accel_hw_int_s_fu_164_final_val_ce0");
    sc_trace(mVcdFile, grp_QIO_accel_hw_int_s_fu_164_final_val_we0, "grp_QIO_accel_hw_int_s_fu_164_final_val_we0");
    sc_trace(mVcdFile, grp_QIO_accel_hw_int_s_fu_164_final_val_d0, "grp_QIO_accel_hw_int_s_fu_164_final_val_d0");
    sc_trace(mVcdFile, i_0_i_reg_131, "i_0_i_reg_131");
    sc_trace(mVcdFile, indvar_flatten_reg_142, "indvar_flatten_reg_142");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, grp_QIO_accel_hw_int_s_fu_164_ap_start_reg, "grp_QIO_accel_hw_int_s_fu_164_ap_start_reg");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, zext_ln107_fu_186_p1, "zext_ln107_fu_186_p1");
    sc_trace(mVcdFile, zext_ln136_fu_226_p1, "zext_ln136_fu_226_p1");
    sc_trace(mVcdFile, ap_block_pp2_stage0_01001, "ap_block_pp2_stage0_01001");
    sc_trace(mVcdFile, ap_CS_fsm_state10, "ap_CS_fsm_state10");
    sc_trace(mVcdFile, regslice_both_output_data_V_U_apdone_blk, "regslice_both_output_data_V_U_apdone_blk");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp2, "ap_idle_pp2");
    sc_trace(mVcdFile, ap_enable_pp2, "ap_enable_pp2");
    sc_trace(mVcdFile, regslice_both_input_data_V_U_apdone_blk, "regslice_both_input_data_V_U_apdone_blk");
    sc_trace(mVcdFile, input_r_TDATA_int, "input_r_TDATA_int");
    sc_trace(mVcdFile, input_r_TVALID_int, "input_r_TVALID_int");
    sc_trace(mVcdFile, input_r_TREADY_int, "input_r_TREADY_int");
    sc_trace(mVcdFile, regslice_both_input_data_V_U_ack_in, "regslice_both_input_data_V_U_ack_in");
    sc_trace(mVcdFile, regslice_both_input_last_V_U_apdone_blk, "regslice_both_input_last_V_U_apdone_blk");
    sc_trace(mVcdFile, input_r_TLAST_int, "input_r_TLAST_int");
    sc_trace(mVcdFile, regslice_both_input_last_V_U_vld_out, "regslice_both_input_last_V_U_vld_out");
    sc_trace(mVcdFile, regslice_both_input_last_V_U_ack_in, "regslice_both_input_last_V_U_ack_in");
    sc_trace(mVcdFile, output_r_TVALID_int, "output_r_TVALID_int");
    sc_trace(mVcdFile, output_r_TREADY_int, "output_r_TREADY_int");
    sc_trace(mVcdFile, regslice_both_output_data_V_U_vld_out, "regslice_both_output_data_V_U_vld_out");
    sc_trace(mVcdFile, regslice_both_output_last_V_U_apdone_blk, "regslice_both_output_last_V_U_apdone_blk");
    sc_trace(mVcdFile, regslice_both_output_last_V_U_ack_in_dummy, "regslice_both_output_last_V_U_ack_in_dummy");
    sc_trace(mVcdFile, regslice_both_output_last_V_U_vld_out, "regslice_both_output_last_V_U_vld_out");
#endif

    }
    mHdltvinHandle.open("QIO_accel.hdltvin.dat");
    mHdltvoutHandle.open("QIO_accel.hdltvout.dat");
}

QIO_accel::~QIO_accel() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete QIO_accel_AXILiteS_s_axi_U;
    delete init_val_U;
    delete final_val_U;
    delete grp_QIO_accel_hw_int_s_fu_164;
    delete regslice_both_input_data_V_U;
    delete regslice_both_input_last_V_U;
    delete regslice_both_output_data_V_U;
    delete regslice_both_output_last_V_U;
}

void QIO_accel::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void QIO_accel::thread_ap_clk_no_reset_() {
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state7.read()))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
                    esl_seteq<1,1,1>(grp_QIO_accel_hw_int_s_fu_164_ap_done.read(), ap_const_logic_1))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state7.read())) {
                ap_enable_reg_pp2_iter1 = (ap_condition_pp2_exit_iter0_state7.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp2_iter1 = ap_enable_reg_pp2_iter0.read();
            }
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter2 = ap_enable_reg_pp2_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
                    esl_seteq<1,1,1>(grp_QIO_accel_hw_int_s_fu_164_ap_done.read(), ap_const_logic_1))) {
            ap_enable_reg_pp2_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        grp_QIO_accel_hw_int_s_fu_164_ap_start_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
            grp_QIO_accel_hw_int_s_fu_164_ap_start_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, grp_QIO_accel_hw_int_s_fu_164_ap_ready.read())) {
            grp_QIO_accel_hw_int_s_fu_164_ap_start_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln129_fu_208_p2.read()))) {
        i_0_i1_reg_153 = i_3_fu_214_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
                esl_seteq<1,1,1>(grp_QIO_accel_hw_int_s_fu_164_ap_done.read(), ap_const_logic_1))) {
        i_0_i1_reg_153 = ap_const_lv7_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln105_fu_174_p2.read(), ap_const_lv1_0) && 
         !(esl_seteq<1,1,1>(icmp_ln105_fu_174_p2.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, input_r_TVALID_int.read())))) {
        i_0_i_reg_131 = i_fu_180_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        i_0_i_reg_131 = ap_const_lv7_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        indvar_flatten_reg_142 = ap_const_lv13_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln111_fu_196_p2.read()) && 
                !(esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln111_fu_196_p2.read()) && esl_seteq<1,1,1>(ap_const_logic_0, input_r_TVALID_int.read())))) {
        indvar_flatten_reg_142 = add_ln111_fu_202_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln129_reg_247 = icmp_ln129_fu_208_p2.read();
        icmp_ln129_reg_247_pp2_iter1_reg = icmp_ln129_reg_247.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln129_fu_208_p2.read()))) {
        icmp_ln133_reg_256 = icmp_ln133_fu_220_p2.read();
    }
}

void QIO_accel::thread_add_ln111_fu_202_p2() {
    add_ln111_fu_202_p2 = (!indvar_flatten_reg_142.read().is_01() || !ap_const_lv13_1.is_01())? sc_lv<13>(): (sc_biguint<13>(indvar_flatten_reg_142.read()) + sc_biguint<13>(ap_const_lv13_1));
}

void QIO_accel::thread_ap_CS_fsm_pp2_stage0() {
    ap_CS_fsm_pp2_stage0 = ap_CS_fsm.read()[6];
}

void QIO_accel::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void QIO_accel::thread_ap_CS_fsm_state10() {
    ap_CS_fsm_state10 = ap_CS_fsm.read()[7];
}

void QIO_accel::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void QIO_accel::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void QIO_accel::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void QIO_accel::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[4];
}

void QIO_accel::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[5];
}

void QIO_accel::thread_ap_block_pp2_stage0() {
    ap_block_pp2_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void QIO_accel::thread_ap_block_pp2_stage0_01001() {
    ap_block_pp2_stage0_01001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void QIO_accel::thread_ap_block_pp2_stage0_11001() {
    ap_block_pp2_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state8_io.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state9_io.read())));
}

void QIO_accel::thread_ap_block_pp2_stage0_subdone() {
    ap_block_pp2_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state8_io.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state9_io.read())));
}

void QIO_accel::thread_ap_block_state2() {
    ap_block_state2 = (esl_seteq<1,1,1>(icmp_ln105_fu_174_p2.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, input_r_TVALID_int.read()));
}

void QIO_accel::thread_ap_block_state4() {
    ap_block_state4 = (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln111_fu_196_p2.read()) && esl_seteq<1,1,1>(ap_const_logic_0, input_r_TVALID_int.read()));
}

void QIO_accel::thread_ap_block_state7_pp2_stage0_iter0() {
    ap_block_state7_pp2_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void QIO_accel::thread_ap_block_state8_io() {
    ap_block_state8_io = (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln129_reg_247.read()) && esl_seteq<1,1,1>(ap_const_logic_0, output_r_TREADY_int.read()));
}

void QIO_accel::thread_ap_block_state8_pp2_stage0_iter1() {
    ap_block_state8_pp2_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void QIO_accel::thread_ap_block_state9_io() {
    ap_block_state9_io = (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln129_reg_247_pp2_iter1_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_0, output_r_TREADY_int.read()));
}

void QIO_accel::thread_ap_block_state9_pp2_stage0_iter2() {
    ap_block_state9_pp2_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void QIO_accel::thread_ap_condition_pp2_exit_iter0_state7() {
    if (esl_seteq<1,1,1>(icmp_ln129_fu_208_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp2_exit_iter0_state7 = ap_const_logic_1;
    } else {
        ap_condition_pp2_exit_iter0_state7 = ap_const_logic_0;
    }
}

void QIO_accel::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()) && 
         esl_seteq<1,1,1>(regslice_both_output_data_V_U_apdone_blk.read(), ap_const_logic_0))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void QIO_accel::thread_ap_enable_pp2() {
    ap_enable_pp2 = (ap_idle_pp2.read() ^ ap_const_logic_1);
}

void QIO_accel::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void QIO_accel::thread_ap_idle_pp2() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter2.read()))) {
        ap_idle_pp2 = ap_const_logic_1;
    } else {
        ap_idle_pp2 = ap_const_logic_0;
    }
}

void QIO_accel::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()) && 
         esl_seteq<1,1,1>(regslice_both_output_data_V_U_apdone_blk.read(), ap_const_logic_0))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void QIO_accel::thread_ap_rst_n_inv() {
    ap_rst_n_inv =  (sc_logic) (~ap_rst_n.read());
}

void QIO_accel::thread_final_val_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()))) {
        final_val_address0 =  (sc_lv<6>) (zext_ln136_fu_226_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        final_val_address0 = grp_QIO_accel_hw_int_s_fu_164_final_val_address0.read();
    } else {
        final_val_address0 = "XXXXXX";
    }
}

void QIO_accel::thread_final_val_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()))) {
        final_val_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        final_val_ce0 = grp_QIO_accel_hw_int_s_fu_164_final_val_ce0.read();
    } else {
        final_val_ce0 = ap_const_logic_0;
    }
}

void QIO_accel::thread_final_val_we0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        final_val_we0 = grp_QIO_accel_hw_int_s_fu_164_final_val_we0.read();
    } else {
        final_val_we0 = ap_const_logic_0;
    }
}

void QIO_accel::thread_grp_QIO_accel_hw_int_s_fu_164_ap_start() {
    grp_QIO_accel_hw_int_s_fu_164_ap_start = grp_QIO_accel_hw_int_s_fu_164_ap_start_reg.read();
}

void QIO_accel::thread_i_3_fu_214_p2() {
    i_3_fu_214_p2 = (!i_0_i1_reg_153.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(i_0_i1_reg_153.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void QIO_accel::thread_i_fu_180_p2() {
    i_fu_180_p2 = (!i_0_i_reg_131.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(i_0_i_reg_131.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void QIO_accel::thread_icmp_ln105_fu_174_p2() {
    icmp_ln105_fu_174_p2 = (!i_0_i_reg_131.read().is_01() || !ap_const_lv7_40.is_01())? sc_lv<1>(): sc_lv<1>(i_0_i_reg_131.read() == ap_const_lv7_40);
}

void QIO_accel::thread_icmp_ln111_fu_196_p2() {
    icmp_ln111_fu_196_p2 = (!indvar_flatten_reg_142.read().is_01() || !ap_const_lv13_1000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_142.read() == ap_const_lv13_1000);
}

void QIO_accel::thread_icmp_ln129_fu_208_p2() {
    icmp_ln129_fu_208_p2 = (!i_0_i1_reg_153.read().is_01() || !ap_const_lv7_40.is_01())? sc_lv<1>(): sc_lv<1>(i_0_i1_reg_153.read() == ap_const_lv7_40);
}

void QIO_accel::thread_icmp_ln133_fu_220_p2() {
    icmp_ln133_fu_220_p2 = (!i_0_i1_reg_153.read().is_01() || !ap_const_lv7_3F.is_01())? sc_lv<1>(): sc_lv<1>(i_0_i1_reg_153.read() == ap_const_lv7_3F);
}

void QIO_accel::thread_init_val_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        init_val_address0 =  (sc_lv<6>) (zext_ln107_fu_186_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        init_val_address0 = grp_QIO_accel_hw_int_s_fu_164_init_val_address0.read();
    } else {
        init_val_address0 = "XXXXXX";
    }
}

void QIO_accel::thread_init_val_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         !(esl_seteq<1,1,1>(icmp_ln105_fu_174_p2.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, input_r_TVALID_int.read())))) {
        init_val_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        init_val_ce0 = grp_QIO_accel_hw_int_s_fu_164_init_val_ce0.read();
    } else {
        init_val_ce0 = ap_const_logic_0;
    }
}

void QIO_accel::thread_init_val_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln105_fu_174_p2.read(), ap_const_lv1_0) && 
         !(esl_seteq<1,1,1>(icmp_ln105_fu_174_p2.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, input_r_TVALID_int.read())))) {
        init_val_we0 = ap_const_logic_1;
    } else {
        init_val_we0 = ap_const_logic_0;
    }
}

void QIO_accel::thread_input_r_TDATA_blk_n() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(icmp_ln105_fu_174_p2.read(), ap_const_lv1_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln111_fu_196_p2.read())))) {
        input_r_TDATA_blk_n = input_r_TVALID_int.read();
    } else {
        input_r_TDATA_blk_n = ap_const_logic_1;
    }
}

void QIO_accel::thread_input_r_TREADY() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, input_r_TVALID.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, regslice_both_input_data_V_U_ack_in.read()))) {
        input_r_TREADY = ap_const_logic_1;
    } else {
        input_r_TREADY = ap_const_logic_0;
    }
}

void QIO_accel::thread_input_r_TREADY_int() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(icmp_ln105_fu_174_p2.read(), ap_const_lv1_0) && 
          !(esl_seteq<1,1,1>(icmp_ln105_fu_174_p2.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, input_r_TVALID_int.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln111_fu_196_p2.read()) && 
          !(esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln111_fu_196_p2.read()) && esl_seteq<1,1,1>(ap_const_logic_0, input_r_TVALID_int.read()))))) {
        input_r_TREADY_int = ap_const_logic_1;
    } else {
        input_r_TREADY_int = ap_const_logic_0;
    }
}

void QIO_accel::thread_output_r_TDATA_blk_n() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln129_reg_247.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln129_reg_247_pp2_iter1_reg.read())))) {
        output_r_TDATA_blk_n = output_r_TREADY_int.read();
    } else {
        output_r_TDATA_blk_n = ap_const_logic_1;
    }
}

void QIO_accel::thread_output_r_TVALID() {
    output_r_TVALID = regslice_both_output_data_V_U_vld_out.read();
}

void QIO_accel::thread_output_r_TVALID_int() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln129_reg_247.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0))) {
        output_r_TVALID_int = ap_const_logic_1;
    } else {
        output_r_TVALID_int = ap_const_logic_0;
    }
}

void QIO_accel::thread_zext_ln107_fu_186_p1() {
    zext_ln107_fu_186_p1 = esl_zext<64,7>(i_0_i_reg_131.read());
}

void QIO_accel::thread_zext_ln136_fu_226_p1() {
    zext_ln136_fu_226_p1 = esl_zext<64,7>(i_0_i1_reg_153.read());
}

void QIO_accel::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln105_fu_174_p2.read(), ap_const_lv1_0) && !(esl_seteq<1,1,1>(icmp_ln105_fu_174_p2.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, input_r_TVALID_int.read())))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln105_fu_174_p2.read(), ap_const_lv1_1) && !(esl_seteq<1,1,1>(icmp_ln105_fu_174_p2.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, input_r_TVALID_int.read())))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state4;
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln111_fu_196_p2.read()) && !(esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln111_fu_196_p2.read()) && esl_seteq<1,1,1>(ap_const_logic_0, input_r_TVALID_int.read())))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && esl_seteq<1,1,1>(icmp_ln111_fu_196_p2.read(), ap_const_lv1_1) && !(esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln111_fu_196_p2.read()) && esl_seteq<1,1,1>(ap_const_logic_0, input_r_TVALID_int.read())))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_state4;
            }
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state6;
            break;
        case 32 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && esl_seteq<1,1,1>(grp_QIO_accel_hw_int_s_fu_164_ap_done.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state6;
            }
            break;
        case 64 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln129_fu_208_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln129_fu_208_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state10;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            }
            break;
        case 128 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()) && esl_seteq<1,1,1>(regslice_both_output_data_V_U_apdone_blk.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state10;
            }
            break;
        default : 
            ap_NS_fsm =  (sc_lv<8>) ("XXXXXXXX");
            break;
    }
}

void QIO_accel::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"ap_rst_n\" :  \"" << ap_rst_n.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"input_r_TDATA\" :  \"" << input_r_TDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"input_r_TVALID\" :  \"" << input_r_TVALID.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"input_r_TREADY\" :  \"" << input_r_TREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"input_r_TLAST\" :  \"" << input_r_TLAST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"output_r_TDATA\" :  \"" << output_r_TDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"output_r_TVALID\" :  \"" << output_r_TVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"output_r_TREADY\" :  \"" << output_r_TREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"output_r_TLAST\" :  \"" << output_r_TLAST.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_AWVALID\" :  \"" << s_axi_AXILiteS_AWVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_AWREADY\" :  \"" << s_axi_AXILiteS_AWREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_AWADDR\" :  \"" << s_axi_AXILiteS_AWADDR.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_WVALID\" :  \"" << s_axi_AXILiteS_WVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_WREADY\" :  \"" << s_axi_AXILiteS_WREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_WDATA\" :  \"" << s_axi_AXILiteS_WDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_WSTRB\" :  \"" << s_axi_AXILiteS_WSTRB.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_ARVALID\" :  \"" << s_axi_AXILiteS_ARVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_ARREADY\" :  \"" << s_axi_AXILiteS_ARREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_ARADDR\" :  \"" << s_axi_AXILiteS_ARADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_RVALID\" :  \"" << s_axi_AXILiteS_RVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_RREADY\" :  \"" << s_axi_AXILiteS_RREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_RDATA\" :  \"" << s_axi_AXILiteS_RDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_RRESP\" :  \"" << s_axi_AXILiteS_RRESP.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_BVALID\" :  \"" << s_axi_AXILiteS_BVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_BREADY\" :  \"" << s_axi_AXILiteS_BREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_BRESP\" :  \"" << s_axi_AXILiteS_BRESP.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"interrupt\" :  \"" << interrupt.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

