$date
	Sun Oct 23 00:09:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#666477
b10110 !
1"
#666478
b10110 &
b10110 %
1$
#666479
0"
#666482
b1011 &
b1011 %
#666486
b100010 &
b100010 %
#666490
b10001 &
b10001 %
#666494
b110100 &
b110100 %
#666498
b11010 &
b11010 %
#666502
b1101 &
b1101 %
#666506
b101000 &
b101000 %
#666510
b10100 &
b10100 %
#666514
b1010 &
b1010 %
#666518
b101 &
b101 %
#666522
b10000 &
b10000 %
#666526
b1000 &
b1000 %
#666530
b100 &
b100 %
#666534
b10 &
b10 %
#666538
b1 &
b1 %
1#
#666542
b0 &
0#
b0 %
0$
#1693451
b10 !
1"
#1693454
b10 &
b10 %
1$
#1693455
0"
#1693458
b1 &
b1 %
1#
#1693462
b0 &
0#
b0 %
0$
#2661495
b10100 !
1"
#2661498
b10100 &
b10100 %
1$
#2661499
0"
#2661502
b1010 &
b1010 %
#2661506
b101 &
b101 %
#2661510
b10000 &
b10000 %
#2661514
b1000 &
b1000 %
#2661518
b100 &
b100 %
#2661522
b10 &
b10 %
#2661526
b1 &
1#
b1 %
#2661530
b0 &
b0 %
0#
0$
#4500012
