###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID caddy13)
#  Generated on:      Sun Jul 11 16:17:09 2021
#  Design:            deconv_kernel_estimator_top_level
#  Command:           timeDesign -preplace -hold -expandedViews -prefix preplace -outDir reports
###############################################################
Path 1: MET Hold Check with Pin debug_en_d2_reg/CLK 
Endpoint:   debug_en_d2_reg/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: debug_en_d1_reg/Q (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                  0.179
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |           Cell           |  Slew | Delay | Arrival | Required | 
     |                 |              |                          |       |       |  Time   |   Time   | 
     |-----------------+--------------+--------------------------+-------+-------+---------+----------| 
     |                 | clk ^        |                          | 0.000 |       |   0.000 |   -0.198 | 
     | debug_en_d1_reg |              | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |   -0.198 | 
     | debug_en_d1_reg | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1 | 0.026 | 0.179 |   0.179 |   -0.019 | 
     | debug_en_d2_reg |              | sky130_fd_sc_hd__dfxtp_1 | 0.026 | 0.000 |   0.179 |   -0.019 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |    Instance     |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                 |       |                          |       |       |  Time   |   Time   | 
     |-----------------+-------+--------------------------+-------+-------+---------+----------| 
     |                 | clk ^ |                          | 0.000 |       |   0.000 |    0.198 | 
     | debug_en_d2_reg |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.198 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_b/preph_reg_2_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/preph_
reg_2_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__2_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__2_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__2_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_2_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_2_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_b/preph_reg_3_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/preph_
reg_3_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__3_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__3_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__3_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_3_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_3_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_b/preph_reg_4_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/preph_
reg_4_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__4_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__4_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__4_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_4_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_4_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_b/preph_reg_5_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/preph_
reg_5_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__5_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__5_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__5_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_5_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_5_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_b/preph_reg_6_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/preph_
reg_6_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__6_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__6_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__6_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_6_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_6_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_b/preph_reg_7_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/preph_
reg_7_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__7_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__7_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__7_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_7_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_7_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_b/preph_reg_8_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/preph_
reg_8_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__8_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__8_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__8_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_8_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_8_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_b/preph_reg_9_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/preph_
reg_9_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__9_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__9_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__9_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_9_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_9_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_b/preph_reg_10_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/preph_
reg_10_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__10_/Q                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__10_    |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__10_    | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_10_                           |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_10_                           |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_b/preph_reg_11_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/preph_
reg_11_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__11_/Q                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__11_    |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__11_    | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_11_                           |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_11_                           |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_b/preph_reg_12_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/preph_
reg_12_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__12_/Q                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__12_    |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__12_    | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_12_                           |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_12_                           |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_a/preph_reg_0_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/preph_
reg_0_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__0_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__0_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__0_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_0_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_0_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_a/preph_reg_1_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/preph_
reg_1_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__1_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__1_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__1_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_1_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_1_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_a/preph_reg_2_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/preph_
reg_2_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__2_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__2_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__2_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_2_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_2_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_a/preph_reg_3_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/preph_
reg_3_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__3_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__3_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__3_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_3_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_3_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_a/preph_reg_4_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/preph_
reg_4_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__4_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__4_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__4_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_4_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_4_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_a/preph_reg_5_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/preph_
reg_5_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__5_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__5_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__5_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_5_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_5_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_a/preph_reg_6_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/preph_
reg_6_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__6_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__6_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__6_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_6_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_6_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_a/preph_reg_7_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/preph_
reg_7_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__7_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__7_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__7_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_7_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_7_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_a/preph_reg_8_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/preph_
reg_8_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__8_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__8_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__8_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_8_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_8_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_a/preph_reg_9_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/preph_
reg_9_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__9_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__9_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__9_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_9_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_9_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_a/preph_reg_10_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/preph_
reg_10_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__10_/Q                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__10_    |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__10_    | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_10_                           |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_10_                           |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_a/preph_reg_11_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/preph_
reg_11_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__11_/Q                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__11_    |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__11_    | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_11_                           |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_11_                           |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin iir_notch_filter_inst/genblk2_1__cordic_polar_
to_rect_inst_a/preph_reg_12_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/preph_
reg_12_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_1__12_/Q                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__12_    |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_1__12_    | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_12_                           |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_1__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_12_                           |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_b/preph_reg_0_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/preph_
reg_0_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__0_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__0_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__0_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_0_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_0_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_b/preph_reg_1_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/preph_
reg_1_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__1_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__1_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__1_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_1_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_1_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_b/preph_reg_2_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/preph_
reg_2_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__2_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__2_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__2_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_2_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_2_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_b/preph_reg_3_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/preph_
reg_3_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__3_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__3_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__3_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_3_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_3_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_b/preph_reg_4_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/preph_
reg_4_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__4_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__4_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__4_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_4_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_4_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_b/preph_reg_5_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/preph_
reg_5_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__5_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__5_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__5_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_5_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_5_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_b/preph_reg_6_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/preph_
reg_6_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__6_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__6_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__6_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_6_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_6_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_b/preph_reg_7_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/preph_
reg_7_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__7_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__7_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__7_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_7_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_7_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_b/preph_reg_8_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/preph_
reg_8_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__8_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__8_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__8_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_8_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_8_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_b/preph_reg_9_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/preph_
reg_9_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__9_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__9_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__9_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_9_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_9_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_b/preph_reg_10_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/preph_
reg_10_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__10_/Q                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__10_    |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__10_    | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_10_                           |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_10_                           |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_b/preph_reg_11_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/preph_
reg_11_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__11_/Q                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__11_    |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__11_    | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_11_                           |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_11_                           |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_b/preph_reg_12_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/preph_
reg_12_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__12_/Q                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__12_    |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__12_    | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_b/preph_reg_12_                           |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_b/preph_reg_12_                           |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_a/preph_reg_0_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/preph_
reg_0_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__0_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__0_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__0_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_0_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_0_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_a/preph_reg_1_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/preph_
reg_1_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__1_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__1_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__1_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_1_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_1_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_a/preph_reg_2_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/preph_
reg_2_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__2_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__2_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__2_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_2_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_2_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_a/preph_reg_3_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/preph_
reg_3_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__3_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__3_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__3_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_3_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_3_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_a/preph_reg_4_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/preph_
reg_4_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__4_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__4_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__4_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_4_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_4_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_a/preph_reg_5_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/preph_
reg_5_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__5_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__5_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__5_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_5_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_5_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_a/preph_reg_6_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/preph_
reg_6_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__6_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__6_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__6_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_6_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_6_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_a/preph_reg_7_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/preph_
reg_7_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__7_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__7_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__7_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_7_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_7_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_a/preph_reg_8_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/preph_
reg_8_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__8_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__8_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__8_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_8_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_8_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_a/preph_reg_9_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/preph_
reg_9_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__9_/Q                    
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__9_     |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__9_     | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_9_                            |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_9_                            |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_a/preph_reg_10_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/preph_
reg_10_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__10_/Q                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__10_    |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__10_    | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_10_                           |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_10_                           |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin iir_notch_filter_inst/genblk2_0__cordic_polar_
to_rect_inst_a/preph_reg_11_/CLK 
Endpoint:   iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/preph_
reg_11_/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: iir_notch_filter_inst/complex_phases_reg_0__11_/Q                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.188
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.000 |       |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/clk_gate_den_phase_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1 | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__11_    |                 | sky130_fd_sc_hd__dfxtp_1   | 0.000 | 0.000 |   0.000 |   -0.208 | 
     | iir_notch_filter_inst/complex_phases_reg_0__11_    | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.188 |   0.188 |   -0.020 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |                 | sky130_fd_sc_hd__dfxtp_1   | 0.036 | 0.000 |   0.188 |   -0.020 | 
     | ect_inst_a/preph_reg_11_                           |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                          | 0.000 |       |   0.000 |    0.208 | 
     | iir_notch_filter_inst/genblk2_0__cordic_polar_to_r |       | sky130_fd_sc_hd__dfxtp_1 | 0.000 | 0.000 |   0.000 |    0.208 | 
     | ect_inst_a/preph_reg_11_                           |       |                          |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 

