// Seed: 2530754682
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_12 = id_12;
  wire id_13;
  supply1 id_14;
  assign id_4 = 1;
  tri1 id_15;
  wire id_16;
  for (id_17 = id_15; 1; id_14 = 1) begin : id_18
    assign id_17 = 1'b0 < id_14;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  notif1 (id_5, id_2, id_1);
  module_0(
      id_3, id_6, id_3, id_2, id_3, id_4, id_5, id_5, id_3, id_6, id_6
  );
endmodule
