
001Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076dc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  080078ac  080078ac  000178ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a38  08007a38  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08007a38  08007a38  00017a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a40  08007a40  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a40  08007a40  00017a40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007a44  08007a44  00017a44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08007a48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000145d8  2000006c  08007ab4  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20014644  08007ab4  00024644  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001516d  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003550  00000000  00000000  0003524c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001438  00000000  00000000  000387a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f85  00000000  00000000  00039bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024c09  00000000  00000000  0003ab5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000191a8  00000000  00000000  0005f766  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ddeb3  00000000  00000000  0007890e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005930  00000000  00000000  001567c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000cc  00000000  00000000  0015c0f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007894 	.word	0x08007894

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	08007894 	.word	0x08007894

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	; 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	20012f24 	.word	0x20012f24
	...

080002b0 <memchr>:
 80002b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002b4:	2a10      	cmp	r2, #16
 80002b6:	db2b      	blt.n	8000310 <memchr+0x60>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	d008      	beq.n	80002d0 <memchr+0x20>
 80002be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c2:	3a01      	subs	r2, #1
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d02d      	beq.n	8000324 <memchr+0x74>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	b342      	cbz	r2, 8000320 <memchr+0x70>
 80002ce:	d1f6      	bne.n	80002be <memchr+0xe>
 80002d0:	b4f0      	push	{r4, r5, r6, r7}
 80002d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002da:	f022 0407 	bic.w	r4, r2, #7
 80002de:	f07f 0700 	mvns.w	r7, #0
 80002e2:	2300      	movs	r3, #0
 80002e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002e8:	3c08      	subs	r4, #8
 80002ea:	ea85 0501 	eor.w	r5, r5, r1
 80002ee:	ea86 0601 	eor.w	r6, r6, r1
 80002f2:	fa85 f547 	uadd8	r5, r5, r7
 80002f6:	faa3 f587 	sel	r5, r3, r7
 80002fa:	fa86 f647 	uadd8	r6, r6, r7
 80002fe:	faa5 f687 	sel	r6, r5, r7
 8000302:	b98e      	cbnz	r6, 8000328 <memchr+0x78>
 8000304:	d1ee      	bne.n	80002e4 <memchr+0x34>
 8000306:	bcf0      	pop	{r4, r5, r6, r7}
 8000308:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800030c:	f002 0207 	and.w	r2, r2, #7
 8000310:	b132      	cbz	r2, 8000320 <memchr+0x70>
 8000312:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000316:	3a01      	subs	r2, #1
 8000318:	ea83 0301 	eor.w	r3, r3, r1
 800031c:	b113      	cbz	r3, 8000324 <memchr+0x74>
 800031e:	d1f8      	bne.n	8000312 <memchr+0x62>
 8000320:	2000      	movs	r0, #0
 8000322:	4770      	bx	lr
 8000324:	3801      	subs	r0, #1
 8000326:	4770      	bx	lr
 8000328:	2d00      	cmp	r5, #0
 800032a:	bf06      	itte	eq
 800032c:	4635      	moveq	r5, r6
 800032e:	3803      	subeq	r0, #3
 8000330:	3807      	subne	r0, #7
 8000332:	f015 0f01 	tst.w	r5, #1
 8000336:	d107      	bne.n	8000348 <memchr+0x98>
 8000338:	3001      	adds	r0, #1
 800033a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800033e:	bf02      	ittt	eq
 8000340:	3001      	addeq	r0, #1
 8000342:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000346:	3001      	addeq	r0, #1
 8000348:	bcf0      	pop	{r4, r5, r6, r7}
 800034a:	3801      	subs	r0, #1
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop

08000350 <__aeabi_uldivmod>:
 8000350:	b953      	cbnz	r3, 8000368 <__aeabi_uldivmod+0x18>
 8000352:	b94a      	cbnz	r2, 8000368 <__aeabi_uldivmod+0x18>
 8000354:	2900      	cmp	r1, #0
 8000356:	bf08      	it	eq
 8000358:	2800      	cmpeq	r0, #0
 800035a:	bf1c      	itt	ne
 800035c:	f04f 31ff 	movne.w	r1, #4294967295
 8000360:	f04f 30ff 	movne.w	r0, #4294967295
 8000364:	f000 b970 	b.w	8000648 <__aeabi_idiv0>
 8000368:	f1ad 0c08 	sub.w	ip, sp, #8
 800036c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000370:	f000 f806 	bl	8000380 <__udivmoddi4>
 8000374:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800037c:	b004      	add	sp, #16
 800037e:	4770      	bx	lr

08000380 <__udivmoddi4>:
 8000380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000384:	9e08      	ldr	r6, [sp, #32]
 8000386:	460d      	mov	r5, r1
 8000388:	4604      	mov	r4, r0
 800038a:	460f      	mov	r7, r1
 800038c:	2b00      	cmp	r3, #0
 800038e:	d14a      	bne.n	8000426 <__udivmoddi4+0xa6>
 8000390:	428a      	cmp	r2, r1
 8000392:	4694      	mov	ip, r2
 8000394:	d965      	bls.n	8000462 <__udivmoddi4+0xe2>
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	b143      	cbz	r3, 80003ae <__udivmoddi4+0x2e>
 800039c:	fa02 fc03 	lsl.w	ip, r2, r3
 80003a0:	f1c3 0220 	rsb	r2, r3, #32
 80003a4:	409f      	lsls	r7, r3
 80003a6:	fa20 f202 	lsr.w	r2, r0, r2
 80003aa:	4317      	orrs	r7, r2
 80003ac:	409c      	lsls	r4, r3
 80003ae:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80003b2:	fa1f f58c 	uxth.w	r5, ip
 80003b6:	fbb7 f1fe 	udiv	r1, r7, lr
 80003ba:	0c22      	lsrs	r2, r4, #16
 80003bc:	fb0e 7711 	mls	r7, lr, r1, r7
 80003c0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80003c4:	fb01 f005 	mul.w	r0, r1, r5
 80003c8:	4290      	cmp	r0, r2
 80003ca:	d90a      	bls.n	80003e2 <__udivmoddi4+0x62>
 80003cc:	eb1c 0202 	adds.w	r2, ip, r2
 80003d0:	f101 37ff 	add.w	r7, r1, #4294967295
 80003d4:	f080 811c 	bcs.w	8000610 <__udivmoddi4+0x290>
 80003d8:	4290      	cmp	r0, r2
 80003da:	f240 8119 	bls.w	8000610 <__udivmoddi4+0x290>
 80003de:	3902      	subs	r1, #2
 80003e0:	4462      	add	r2, ip
 80003e2:	1a12      	subs	r2, r2, r0
 80003e4:	b2a4      	uxth	r4, r4
 80003e6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003ea:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ee:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f2:	fb00 f505 	mul.w	r5, r0, r5
 80003f6:	42a5      	cmp	r5, r4
 80003f8:	d90a      	bls.n	8000410 <__udivmoddi4+0x90>
 80003fa:	eb1c 0404 	adds.w	r4, ip, r4
 80003fe:	f100 32ff 	add.w	r2, r0, #4294967295
 8000402:	f080 8107 	bcs.w	8000614 <__udivmoddi4+0x294>
 8000406:	42a5      	cmp	r5, r4
 8000408:	f240 8104 	bls.w	8000614 <__udivmoddi4+0x294>
 800040c:	4464      	add	r4, ip
 800040e:	3802      	subs	r0, #2
 8000410:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000414:	1b64      	subs	r4, r4, r5
 8000416:	2100      	movs	r1, #0
 8000418:	b11e      	cbz	r6, 8000422 <__udivmoddi4+0xa2>
 800041a:	40dc      	lsrs	r4, r3
 800041c:	2300      	movs	r3, #0
 800041e:	e9c6 4300 	strd	r4, r3, [r6]
 8000422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000426:	428b      	cmp	r3, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0xbc>
 800042a:	2e00      	cmp	r6, #0
 800042c:	f000 80ed 	beq.w	800060a <__udivmoddi4+0x28a>
 8000430:	2100      	movs	r1, #0
 8000432:	e9c6 0500 	strd	r0, r5, [r6]
 8000436:	4608      	mov	r0, r1
 8000438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043c:	fab3 f183 	clz	r1, r3
 8000440:	2900      	cmp	r1, #0
 8000442:	d149      	bne.n	80004d8 <__udivmoddi4+0x158>
 8000444:	42ab      	cmp	r3, r5
 8000446:	d302      	bcc.n	800044e <__udivmoddi4+0xce>
 8000448:	4282      	cmp	r2, r0
 800044a:	f200 80f8 	bhi.w	800063e <__udivmoddi4+0x2be>
 800044e:	1a84      	subs	r4, r0, r2
 8000450:	eb65 0203 	sbc.w	r2, r5, r3
 8000454:	2001      	movs	r0, #1
 8000456:	4617      	mov	r7, r2
 8000458:	2e00      	cmp	r6, #0
 800045a:	d0e2      	beq.n	8000422 <__udivmoddi4+0xa2>
 800045c:	e9c6 4700 	strd	r4, r7, [r6]
 8000460:	e7df      	b.n	8000422 <__udivmoddi4+0xa2>
 8000462:	b902      	cbnz	r2, 8000466 <__udivmoddi4+0xe6>
 8000464:	deff      	udf	#255	; 0xff
 8000466:	fab2 f382 	clz	r3, r2
 800046a:	2b00      	cmp	r3, #0
 800046c:	f040 8090 	bne.w	8000590 <__udivmoddi4+0x210>
 8000470:	1a8a      	subs	r2, r1, r2
 8000472:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000476:	fa1f fe8c 	uxth.w	lr, ip
 800047a:	2101      	movs	r1, #1
 800047c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000480:	fb07 2015 	mls	r0, r7, r5, r2
 8000484:	0c22      	lsrs	r2, r4, #16
 8000486:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800048a:	fb0e f005 	mul.w	r0, lr, r5
 800048e:	4290      	cmp	r0, r2
 8000490:	d908      	bls.n	80004a4 <__udivmoddi4+0x124>
 8000492:	eb1c 0202 	adds.w	r2, ip, r2
 8000496:	f105 38ff 	add.w	r8, r5, #4294967295
 800049a:	d202      	bcs.n	80004a2 <__udivmoddi4+0x122>
 800049c:	4290      	cmp	r0, r2
 800049e:	f200 80cb 	bhi.w	8000638 <__udivmoddi4+0x2b8>
 80004a2:	4645      	mov	r5, r8
 80004a4:	1a12      	subs	r2, r2, r0
 80004a6:	b2a4      	uxth	r4, r4
 80004a8:	fbb2 f0f7 	udiv	r0, r2, r7
 80004ac:	fb07 2210 	mls	r2, r7, r0, r2
 80004b0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80004b4:	fb0e fe00 	mul.w	lr, lr, r0
 80004b8:	45a6      	cmp	lr, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x14e>
 80004bc:	eb1c 0404 	adds.w	r4, ip, r4
 80004c0:	f100 32ff 	add.w	r2, r0, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x14c>
 80004c6:	45a6      	cmp	lr, r4
 80004c8:	f200 80bb 	bhi.w	8000642 <__udivmoddi4+0x2c2>
 80004cc:	4610      	mov	r0, r2
 80004ce:	eba4 040e 	sub.w	r4, r4, lr
 80004d2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80004d6:	e79f      	b.n	8000418 <__udivmoddi4+0x98>
 80004d8:	f1c1 0720 	rsb	r7, r1, #32
 80004dc:	408b      	lsls	r3, r1
 80004de:	fa22 fc07 	lsr.w	ip, r2, r7
 80004e2:	ea4c 0c03 	orr.w	ip, ip, r3
 80004e6:	fa05 f401 	lsl.w	r4, r5, r1
 80004ea:	fa20 f307 	lsr.w	r3, r0, r7
 80004ee:	40fd      	lsrs	r5, r7
 80004f0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004f4:	4323      	orrs	r3, r4
 80004f6:	fbb5 f8f9 	udiv	r8, r5, r9
 80004fa:	fa1f fe8c 	uxth.w	lr, ip
 80004fe:	fb09 5518 	mls	r5, r9, r8, r5
 8000502:	0c1c      	lsrs	r4, r3, #16
 8000504:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000508:	fb08 f50e 	mul.w	r5, r8, lr
 800050c:	42a5      	cmp	r5, r4
 800050e:	fa02 f201 	lsl.w	r2, r2, r1
 8000512:	fa00 f001 	lsl.w	r0, r0, r1
 8000516:	d90b      	bls.n	8000530 <__udivmoddi4+0x1b0>
 8000518:	eb1c 0404 	adds.w	r4, ip, r4
 800051c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000520:	f080 8088 	bcs.w	8000634 <__udivmoddi4+0x2b4>
 8000524:	42a5      	cmp	r5, r4
 8000526:	f240 8085 	bls.w	8000634 <__udivmoddi4+0x2b4>
 800052a:	f1a8 0802 	sub.w	r8, r8, #2
 800052e:	4464      	add	r4, ip
 8000530:	1b64      	subs	r4, r4, r5
 8000532:	b29d      	uxth	r5, r3
 8000534:	fbb4 f3f9 	udiv	r3, r4, r9
 8000538:	fb09 4413 	mls	r4, r9, r3, r4
 800053c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000540:	fb03 fe0e 	mul.w	lr, r3, lr
 8000544:	45a6      	cmp	lr, r4
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x1da>
 8000548:	eb1c 0404 	adds.w	r4, ip, r4
 800054c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000550:	d26c      	bcs.n	800062c <__udivmoddi4+0x2ac>
 8000552:	45a6      	cmp	lr, r4
 8000554:	d96a      	bls.n	800062c <__udivmoddi4+0x2ac>
 8000556:	3b02      	subs	r3, #2
 8000558:	4464      	add	r4, ip
 800055a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800055e:	fba3 9502 	umull	r9, r5, r3, r2
 8000562:	eba4 040e 	sub.w	r4, r4, lr
 8000566:	42ac      	cmp	r4, r5
 8000568:	46c8      	mov	r8, r9
 800056a:	46ae      	mov	lr, r5
 800056c:	d356      	bcc.n	800061c <__udivmoddi4+0x29c>
 800056e:	d053      	beq.n	8000618 <__udivmoddi4+0x298>
 8000570:	b156      	cbz	r6, 8000588 <__udivmoddi4+0x208>
 8000572:	ebb0 0208 	subs.w	r2, r0, r8
 8000576:	eb64 040e 	sbc.w	r4, r4, lr
 800057a:	fa04 f707 	lsl.w	r7, r4, r7
 800057e:	40ca      	lsrs	r2, r1
 8000580:	40cc      	lsrs	r4, r1
 8000582:	4317      	orrs	r7, r2
 8000584:	e9c6 7400 	strd	r7, r4, [r6]
 8000588:	4618      	mov	r0, r3
 800058a:	2100      	movs	r1, #0
 800058c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000590:	f1c3 0120 	rsb	r1, r3, #32
 8000594:	fa02 fc03 	lsl.w	ip, r2, r3
 8000598:	fa20 f201 	lsr.w	r2, r0, r1
 800059c:	fa25 f101 	lsr.w	r1, r5, r1
 80005a0:	409d      	lsls	r5, r3
 80005a2:	432a      	orrs	r2, r5
 80005a4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005a8:	fa1f fe8c 	uxth.w	lr, ip
 80005ac:	fbb1 f0f7 	udiv	r0, r1, r7
 80005b0:	fb07 1510 	mls	r5, r7, r0, r1
 80005b4:	0c11      	lsrs	r1, r2, #16
 80005b6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80005ba:	fb00 f50e 	mul.w	r5, r0, lr
 80005be:	428d      	cmp	r5, r1
 80005c0:	fa04 f403 	lsl.w	r4, r4, r3
 80005c4:	d908      	bls.n	80005d8 <__udivmoddi4+0x258>
 80005c6:	eb1c 0101 	adds.w	r1, ip, r1
 80005ca:	f100 38ff 	add.w	r8, r0, #4294967295
 80005ce:	d22f      	bcs.n	8000630 <__udivmoddi4+0x2b0>
 80005d0:	428d      	cmp	r5, r1
 80005d2:	d92d      	bls.n	8000630 <__udivmoddi4+0x2b0>
 80005d4:	3802      	subs	r0, #2
 80005d6:	4461      	add	r1, ip
 80005d8:	1b49      	subs	r1, r1, r5
 80005da:	b292      	uxth	r2, r2
 80005dc:	fbb1 f5f7 	udiv	r5, r1, r7
 80005e0:	fb07 1115 	mls	r1, r7, r5, r1
 80005e4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005e8:	fb05 f10e 	mul.w	r1, r5, lr
 80005ec:	4291      	cmp	r1, r2
 80005ee:	d908      	bls.n	8000602 <__udivmoddi4+0x282>
 80005f0:	eb1c 0202 	adds.w	r2, ip, r2
 80005f4:	f105 38ff 	add.w	r8, r5, #4294967295
 80005f8:	d216      	bcs.n	8000628 <__udivmoddi4+0x2a8>
 80005fa:	4291      	cmp	r1, r2
 80005fc:	d914      	bls.n	8000628 <__udivmoddi4+0x2a8>
 80005fe:	3d02      	subs	r5, #2
 8000600:	4462      	add	r2, ip
 8000602:	1a52      	subs	r2, r2, r1
 8000604:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000608:	e738      	b.n	800047c <__udivmoddi4+0xfc>
 800060a:	4631      	mov	r1, r6
 800060c:	4630      	mov	r0, r6
 800060e:	e708      	b.n	8000422 <__udivmoddi4+0xa2>
 8000610:	4639      	mov	r1, r7
 8000612:	e6e6      	b.n	80003e2 <__udivmoddi4+0x62>
 8000614:	4610      	mov	r0, r2
 8000616:	e6fb      	b.n	8000410 <__udivmoddi4+0x90>
 8000618:	4548      	cmp	r0, r9
 800061a:	d2a9      	bcs.n	8000570 <__udivmoddi4+0x1f0>
 800061c:	ebb9 0802 	subs.w	r8, r9, r2
 8000620:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000624:	3b01      	subs	r3, #1
 8000626:	e7a3      	b.n	8000570 <__udivmoddi4+0x1f0>
 8000628:	4645      	mov	r5, r8
 800062a:	e7ea      	b.n	8000602 <__udivmoddi4+0x282>
 800062c:	462b      	mov	r3, r5
 800062e:	e794      	b.n	800055a <__udivmoddi4+0x1da>
 8000630:	4640      	mov	r0, r8
 8000632:	e7d1      	b.n	80005d8 <__udivmoddi4+0x258>
 8000634:	46d0      	mov	r8, sl
 8000636:	e77b      	b.n	8000530 <__udivmoddi4+0x1b0>
 8000638:	3d02      	subs	r5, #2
 800063a:	4462      	add	r2, ip
 800063c:	e732      	b.n	80004a4 <__udivmoddi4+0x124>
 800063e:	4608      	mov	r0, r1
 8000640:	e70a      	b.n	8000458 <__udivmoddi4+0xd8>
 8000642:	4464      	add	r4, ip
 8000644:	3802      	subs	r0, #2
 8000646:	e742      	b.n	80004ce <__udivmoddi4+0x14e>

08000648 <__aeabi_idiv0>:
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop

0800064c <task1_handler>:
extern  void SEGGER_UART_init(uint32_t);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void task1_handler(void *parameters) {
 800064c:	b580      	push	{r7, lr}
 800064e:	b09c      	sub	sp, #112	; 0x70
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
	char msg[100];

	while(1) {
		snprintf(msg,100,"%s\n", (char*)parameters);
 8000654:	f107 000c 	add.w	r0, r7, #12
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	4a05      	ldr	r2, [pc, #20]	; (8000670 <task1_handler+0x24>)
 800065c:	2164      	movs	r1, #100	; 0x64
 800065e:	f006 fc49 	bl	8006ef4 <sniprintf>
		SEGGER_SYSVIEW_PrintfTarget(msg);
 8000662:	f107 030c 	add.w	r3, r7, #12
 8000666:	4618      	mov	r0, r3
 8000668:	f006 fba6 	bl	8006db8 <SEGGER_SYSVIEW_PrintfTarget>
		snprintf(msg,100,"%s\n", (char*)parameters);
 800066c:	e7f2      	b.n	8000654 <task1_handler+0x8>
 800066e:	bf00      	nop
 8000670:	080078ac 	.word	0x080078ac

08000674 <task2_handler>:
		// printf("%s\n", (char *)parameters);
		// taskYIELD();
	}
}

static void task2_handler(void *parameters) {
 8000674:	b580      	push	{r7, lr}
 8000676:	b09c      	sub	sp, #112	; 0x70
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
	char msg[100];
	while(1) {
		//printf("%s\n", (char *)parameters);
		snprintf(msg,100,"%s\n", (char*)parameters);
 800067c:	f107 000c 	add.w	r0, r7, #12
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	4a05      	ldr	r2, [pc, #20]	; (8000698 <task2_handler+0x24>)
 8000684:	2164      	movs	r1, #100	; 0x64
 8000686:	f006 fc35 	bl	8006ef4 <sniprintf>
		SEGGER_SYSVIEW_PrintfTarget(msg);
 800068a:	f107 030c 	add.w	r3, r7, #12
 800068e:	4618      	mov	r0, r3
 8000690:	f006 fb92 	bl	8006db8 <SEGGER_SYSVIEW_PrintfTarget>
		snprintf(msg,100,"%s\n", (char*)parameters);
 8000694:	e7f2      	b.n	800067c <task2_handler+0x8>
 8000696:	bf00      	nop
 8000698:	080078ac 	.word	0x080078ac

0800069c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b088      	sub	sp, #32
 80006a0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006a2:	f000 fa5d 	bl	8000b60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006a6:	f000 f853 	bl	8000750 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006aa:	f000 f8c3 	bl	8000834 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  // enable cycle counter register to have proper time stamps in SysVIew
  DWT_CTRL_CNT |= (1 << 0);
 80006ae:	4b20      	ldr	r3, [pc, #128]	; (8000730 <main+0x94>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4a1f      	ldr	r2, [pc, #124]	; (8000730 <main+0x94>)
 80006b4:	f043 0301 	orr.w	r3, r3, #1
 80006b8:	6013      	str	r3, [r2, #0]

  SEGGER_UART_init(500000);
 80006ba:	481e      	ldr	r0, [pc, #120]	; (8000734 <main+0x98>)
 80006bc:	f004 fa1e 	bl	8004afc <SEGGER_UART_init>

  // configure and call sysview apis to record
  SEGGER_SYSVIEW_Conf();
 80006c0:	f004 f846 	bl	8004750 <SEGGER_SYSVIEW_Conf>
  // SEGGER_SYSVIEW_Start();


  // create tasks
  status = xTaskCreate(task1_handler, "Task-1", 200, "Hello from Task-1", 2, &task1Handle);
 80006c4:	f107 0308 	add.w	r3, r7, #8
 80006c8:	9301      	str	r3, [sp, #4]
 80006ca:	2302      	movs	r3, #2
 80006cc:	9300      	str	r3, [sp, #0]
 80006ce:	4b1a      	ldr	r3, [pc, #104]	; (8000738 <main+0x9c>)
 80006d0:	22c8      	movs	r2, #200	; 0xc8
 80006d2:	491a      	ldr	r1, [pc, #104]	; (800073c <main+0xa0>)
 80006d4:	481a      	ldr	r0, [pc, #104]	; (8000740 <main+0xa4>)
 80006d6:	f002 f9cd 	bl	8002a74 <xTaskCreate>
 80006da:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 80006dc:	697b      	ldr	r3, [r7, #20]
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d00a      	beq.n	80006f8 <main+0x5c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80006e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006e6:	f383 8811 	msr	BASEPRI, r3
 80006ea:	f3bf 8f6f 	isb	sy
 80006ee:	f3bf 8f4f 	dsb	sy
 80006f2:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80006f4:	bf00      	nop
 80006f6:	e7fe      	b.n	80006f6 <main+0x5a>

  status = xTaskCreate(task2_handler, "Task-2", 200, "Hello from Task-2", 2, &task2Handle);
 80006f8:	1d3b      	adds	r3, r7, #4
 80006fa:	9301      	str	r3, [sp, #4]
 80006fc:	2302      	movs	r3, #2
 80006fe:	9300      	str	r3, [sp, #0]
 8000700:	4b10      	ldr	r3, [pc, #64]	; (8000744 <main+0xa8>)
 8000702:	22c8      	movs	r2, #200	; 0xc8
 8000704:	4910      	ldr	r1, [pc, #64]	; (8000748 <main+0xac>)
 8000706:	4811      	ldr	r0, [pc, #68]	; (800074c <main+0xb0>)
 8000708:	f002 f9b4 	bl	8002a74 <xTaskCreate>
 800070c:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	2b01      	cmp	r3, #1
 8000712:	d00a      	beq.n	800072a <main+0x8e>
        __asm volatile
 8000714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000718:	f383 8811 	msr	BASEPRI, r3
 800071c:	f3bf 8f6f 	isb	sy
 8000720:	f3bf 8f4f 	dsb	sy
 8000724:	60fb      	str	r3, [r7, #12]
    }
 8000726:	bf00      	nop
 8000728:	e7fe      	b.n	8000728 <main+0x8c>

  // start scheduler to run tasks
  vTaskStartScheduler();
 800072a:	f002 fb2b 	bl	8002d84 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800072e:	e7fe      	b.n	800072e <main+0x92>
 8000730:	e0001000 	.word	0xe0001000
 8000734:	0007a120 	.word	0x0007a120
 8000738:	080078b0 	.word	0x080078b0
 800073c:	080078c4 	.word	0x080078c4
 8000740:	0800064d 	.word	0x0800064d
 8000744:	080078cc 	.word	0x080078cc
 8000748:	080078e0 	.word	0x080078e0
 800074c:	08000675 	.word	0x08000675

08000750 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b094      	sub	sp, #80	; 0x50
 8000754:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000756:	f107 031c 	add.w	r3, r7, #28
 800075a:	2234      	movs	r2, #52	; 0x34
 800075c:	2100      	movs	r1, #0
 800075e:	4618      	mov	r0, r3
 8000760:	f006 fc0c 	bl	8006f7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000764:	f107 0308 	add.w	r3, r7, #8
 8000768:	2200      	movs	r2, #0
 800076a:	601a      	str	r2, [r3, #0]
 800076c:	605a      	str	r2, [r3, #4]
 800076e:	609a      	str	r2, [r3, #8]
 8000770:	60da      	str	r2, [r3, #12]
 8000772:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000774:	2300      	movs	r3, #0
 8000776:	607b      	str	r3, [r7, #4]
 8000778:	4b2c      	ldr	r3, [pc, #176]	; (800082c <SystemClock_Config+0xdc>)
 800077a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800077c:	4a2b      	ldr	r2, [pc, #172]	; (800082c <SystemClock_Config+0xdc>)
 800077e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000782:	6413      	str	r3, [r2, #64]	; 0x40
 8000784:	4b29      	ldr	r3, [pc, #164]	; (800082c <SystemClock_Config+0xdc>)
 8000786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000788:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800078c:	607b      	str	r3, [r7, #4]
 800078e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000790:	2300      	movs	r3, #0
 8000792:	603b      	str	r3, [r7, #0]
 8000794:	4b26      	ldr	r3, [pc, #152]	; (8000830 <SystemClock_Config+0xe0>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a25      	ldr	r2, [pc, #148]	; (8000830 <SystemClock_Config+0xe0>)
 800079a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800079e:	6013      	str	r3, [r2, #0]
 80007a0:	4b23      	ldr	r3, [pc, #140]	; (8000830 <SystemClock_Config+0xe0>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007a8:	603b      	str	r3, [r7, #0]
 80007aa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007ac:	2302      	movs	r3, #2
 80007ae:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007b0:	2301      	movs	r3, #1
 80007b2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007b4:	2310      	movs	r3, #16
 80007b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007b8:	2302      	movs	r3, #2
 80007ba:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007bc:	2300      	movs	r3, #0
 80007be:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80007c0:	2308      	movs	r3, #8
 80007c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80007c4:	23b4      	movs	r3, #180	; 0xb4
 80007c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007c8:	2302      	movs	r3, #2
 80007ca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80007cc:	2302      	movs	r3, #2
 80007ce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007d0:	2302      	movs	r3, #2
 80007d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007d4:	f107 031c 	add.w	r3, r7, #28
 80007d8:	4618      	mov	r0, r3
 80007da:	f001 f84b 	bl	8001874 <HAL_RCC_OscConfig>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80007e4:	f000 f8b6 	bl	8000954 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80007e8:	f000 fc8c 	bl	8001104 <HAL_PWREx_EnableOverDrive>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80007f2:	f000 f8af 	bl	8000954 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007f6:	230f      	movs	r3, #15
 80007f8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007fa:	2302      	movs	r3, #2
 80007fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007fe:	2300      	movs	r3, #0
 8000800:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000802:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000806:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000808:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800080c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800080e:	f107 0308 	add.w	r3, r7, #8
 8000812:	2105      	movs	r1, #5
 8000814:	4618      	mov	r0, r3
 8000816:	f000 fcc5 	bl	80011a4 <HAL_RCC_ClockConfig>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000820:	f000 f898 	bl	8000954 <Error_Handler>
  }
}
 8000824:	bf00      	nop
 8000826:	3750      	adds	r7, #80	; 0x50
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	40023800 	.word	0x40023800
 8000830:	40007000 	.word	0x40007000

08000834 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b08a      	sub	sp, #40	; 0x28
 8000838:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083a:	f107 0314 	add.w	r3, r7, #20
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
 8000842:	605a      	str	r2, [r3, #4]
 8000844:	609a      	str	r2, [r3, #8]
 8000846:	60da      	str	r2, [r3, #12]
 8000848:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	613b      	str	r3, [r7, #16]
 800084e:	4b35      	ldr	r3, [pc, #212]	; (8000924 <MX_GPIO_Init+0xf0>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000852:	4a34      	ldr	r2, [pc, #208]	; (8000924 <MX_GPIO_Init+0xf0>)
 8000854:	f043 0304 	orr.w	r3, r3, #4
 8000858:	6313      	str	r3, [r2, #48]	; 0x30
 800085a:	4b32      	ldr	r3, [pc, #200]	; (8000924 <MX_GPIO_Init+0xf0>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085e:	f003 0304 	and.w	r3, r3, #4
 8000862:	613b      	str	r3, [r7, #16]
 8000864:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	60fb      	str	r3, [r7, #12]
 800086a:	4b2e      	ldr	r3, [pc, #184]	; (8000924 <MX_GPIO_Init+0xf0>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086e:	4a2d      	ldr	r2, [pc, #180]	; (8000924 <MX_GPIO_Init+0xf0>)
 8000870:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000874:	6313      	str	r3, [r2, #48]	; 0x30
 8000876:	4b2b      	ldr	r3, [pc, #172]	; (8000924 <MX_GPIO_Init+0xf0>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800087e:	60fb      	str	r3, [r7, #12]
 8000880:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	60bb      	str	r3, [r7, #8]
 8000886:	4b27      	ldr	r3, [pc, #156]	; (8000924 <MX_GPIO_Init+0xf0>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	4a26      	ldr	r2, [pc, #152]	; (8000924 <MX_GPIO_Init+0xf0>)
 800088c:	f043 0301 	orr.w	r3, r3, #1
 8000890:	6313      	str	r3, [r2, #48]	; 0x30
 8000892:	4b24      	ldr	r3, [pc, #144]	; (8000924 <MX_GPIO_Init+0xf0>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	60bb      	str	r3, [r7, #8]
 800089c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	607b      	str	r3, [r7, #4]
 80008a2:	4b20      	ldr	r3, [pc, #128]	; (8000924 <MX_GPIO_Init+0xf0>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a6:	4a1f      	ldr	r2, [pc, #124]	; (8000924 <MX_GPIO_Init+0xf0>)
 80008a8:	f043 0302 	orr.w	r3, r3, #2
 80008ac:	6313      	str	r3, [r2, #48]	; 0x30
 80008ae:	4b1d      	ldr	r3, [pc, #116]	; (8000924 <MX_GPIO_Init+0xf0>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b2:	f003 0302 	and.w	r3, r3, #2
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008ba:	2200      	movs	r2, #0
 80008bc:	2120      	movs	r1, #32
 80008be:	481a      	ldr	r0, [pc, #104]	; (8000928 <MX_GPIO_Init+0xf4>)
 80008c0:	f000 fc06 	bl	80010d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008ca:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80008ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d0:	2300      	movs	r3, #0
 80008d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008d4:	f107 0314 	add.w	r3, r7, #20
 80008d8:	4619      	mov	r1, r3
 80008da:	4814      	ldr	r0, [pc, #80]	; (800092c <MX_GPIO_Init+0xf8>)
 80008dc:	f000 fa64 	bl	8000da8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80008e0:	230c      	movs	r3, #12
 80008e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e4:	2302      	movs	r3, #2
 80008e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e8:	2300      	movs	r3, #0
 80008ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008ec:	2303      	movs	r3, #3
 80008ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008f0:	2307      	movs	r3, #7
 80008f2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f4:	f107 0314 	add.w	r3, r7, #20
 80008f8:	4619      	mov	r1, r3
 80008fa:	480b      	ldr	r0, [pc, #44]	; (8000928 <MX_GPIO_Init+0xf4>)
 80008fc:	f000 fa54 	bl	8000da8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000900:	2320      	movs	r3, #32
 8000902:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000904:	2301      	movs	r3, #1
 8000906:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	2300      	movs	r3, #0
 800090a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090c:	2300      	movs	r3, #0
 800090e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000910:	f107 0314 	add.w	r3, r7, #20
 8000914:	4619      	mov	r1, r3
 8000916:	4804      	ldr	r0, [pc, #16]	; (8000928 <MX_GPIO_Init+0xf4>)
 8000918:	f000 fa46 	bl	8000da8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800091c:	bf00      	nop
 800091e:	3728      	adds	r7, #40	; 0x28
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	40023800 	.word	0x40023800
 8000928:	40020000 	.word	0x40020000
 800092c:	40020800 	.word	0x40020800

08000930 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a04      	ldr	r2, [pc, #16]	; (8000950 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800093e:	4293      	cmp	r3, r2
 8000940:	d101      	bne.n	8000946 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000942:	f000 f92f 	bl	8000ba4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000946:	bf00      	nop
 8000948:	3708      	adds	r7, #8
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	40001000 	.word	0x40001000

08000954 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000958:	b672      	cpsid	i
}
 800095a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800095c:	e7fe      	b.n	800095c <Error_Handler+0x8>
	...

08000960 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000966:	2300      	movs	r3, #0
 8000968:	607b      	str	r3, [r7, #4]
 800096a:	4b10      	ldr	r3, [pc, #64]	; (80009ac <HAL_MspInit+0x4c>)
 800096c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800096e:	4a0f      	ldr	r2, [pc, #60]	; (80009ac <HAL_MspInit+0x4c>)
 8000970:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000974:	6453      	str	r3, [r2, #68]	; 0x44
 8000976:	4b0d      	ldr	r3, [pc, #52]	; (80009ac <HAL_MspInit+0x4c>)
 8000978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800097a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800097e:	607b      	str	r3, [r7, #4]
 8000980:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000982:	2300      	movs	r3, #0
 8000984:	603b      	str	r3, [r7, #0]
 8000986:	4b09      	ldr	r3, [pc, #36]	; (80009ac <HAL_MspInit+0x4c>)
 8000988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800098a:	4a08      	ldr	r2, [pc, #32]	; (80009ac <HAL_MspInit+0x4c>)
 800098c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000990:	6413      	str	r3, [r2, #64]	; 0x40
 8000992:	4b06      	ldr	r3, [pc, #24]	; (80009ac <HAL_MspInit+0x4c>)
 8000994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000996:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800099a:	603b      	str	r3, [r7, #0]
 800099c:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MspInit 1 */
  // vInitPrioGroupValue();

  /* USER CODE END MspInit 1 */
}
 800099e:	bf00      	nop
 80009a0:	370c      	adds	r7, #12
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop
 80009ac:	40023800 	.word	0x40023800

080009b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b08e      	sub	sp, #56	; 0x38
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80009b8:	2300      	movs	r3, #0
 80009ba:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80009bc:	2300      	movs	r3, #0
 80009be:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80009c0:	2300      	movs	r3, #0
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	4b33      	ldr	r3, [pc, #204]	; (8000a94 <HAL_InitTick+0xe4>)
 80009c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c8:	4a32      	ldr	r2, [pc, #200]	; (8000a94 <HAL_InitTick+0xe4>)
 80009ca:	f043 0310 	orr.w	r3, r3, #16
 80009ce:	6413      	str	r3, [r2, #64]	; 0x40
 80009d0:	4b30      	ldr	r3, [pc, #192]	; (8000a94 <HAL_InitTick+0xe4>)
 80009d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d4:	f003 0310 	and.w	r3, r3, #16
 80009d8:	60fb      	str	r3, [r7, #12]
 80009da:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009dc:	f107 0210 	add.w	r2, r7, #16
 80009e0:	f107 0314 	add.w	r3, r7, #20
 80009e4:	4611      	mov	r1, r2
 80009e6:	4618      	mov	r0, r3
 80009e8:	f000 fce2 	bl	80013b0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80009ec:	6a3b      	ldr	r3, [r7, #32]
 80009ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80009f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d103      	bne.n	80009fe <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80009f6:	f000 fcc7 	bl	8001388 <HAL_RCC_GetPCLK1Freq>
 80009fa:	6378      	str	r0, [r7, #52]	; 0x34
 80009fc:	e004      	b.n	8000a08 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80009fe:	f000 fcc3 	bl	8001388 <HAL_RCC_GetPCLK1Freq>
 8000a02:	4603      	mov	r3, r0
 8000a04:	005b      	lsls	r3, r3, #1
 8000a06:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a0a:	4a23      	ldr	r2, [pc, #140]	; (8000a98 <HAL_InitTick+0xe8>)
 8000a0c:	fba2 2303 	umull	r2, r3, r2, r3
 8000a10:	0c9b      	lsrs	r3, r3, #18
 8000a12:	3b01      	subs	r3, #1
 8000a14:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000a16:	4b21      	ldr	r3, [pc, #132]	; (8000a9c <HAL_InitTick+0xec>)
 8000a18:	4a21      	ldr	r2, [pc, #132]	; (8000aa0 <HAL_InitTick+0xf0>)
 8000a1a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000a1c:	4b1f      	ldr	r3, [pc, #124]	; (8000a9c <HAL_InitTick+0xec>)
 8000a1e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a22:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000a24:	4a1d      	ldr	r2, [pc, #116]	; (8000a9c <HAL_InitTick+0xec>)
 8000a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a28:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000a2a:	4b1c      	ldr	r3, [pc, #112]	; (8000a9c <HAL_InitTick+0xec>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a30:	4b1a      	ldr	r3, [pc, #104]	; (8000a9c <HAL_InitTick+0xec>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a36:	4b19      	ldr	r3, [pc, #100]	; (8000a9c <HAL_InitTick+0xec>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000a3c:	4817      	ldr	r0, [pc, #92]	; (8000a9c <HAL_InitTick+0xec>)
 8000a3e:	f001 f9b7 	bl	8001db0 <HAL_TIM_Base_Init>
 8000a42:	4603      	mov	r3, r0
 8000a44:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000a48:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d11b      	bne.n	8000a88 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000a50:	4812      	ldr	r0, [pc, #72]	; (8000a9c <HAL_InitTick+0xec>)
 8000a52:	f001 fa07 	bl	8001e64 <HAL_TIM_Base_Start_IT>
 8000a56:	4603      	mov	r3, r0
 8000a58:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000a5c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d111      	bne.n	8000a88 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000a64:	2036      	movs	r0, #54	; 0x36
 8000a66:	f000 f991 	bl	8000d8c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	2b0f      	cmp	r3, #15
 8000a6e:	d808      	bhi.n	8000a82 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000a70:	2200      	movs	r2, #0
 8000a72:	6879      	ldr	r1, [r7, #4]
 8000a74:	2036      	movs	r0, #54	; 0x36
 8000a76:	f000 f96d 	bl	8000d54 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a7a:	4a0a      	ldr	r2, [pc, #40]	; (8000aa4 <HAL_InitTick+0xf4>)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	6013      	str	r3, [r2, #0]
 8000a80:	e002      	b.n	8000a88 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000a82:	2301      	movs	r3, #1
 8000a84:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000a88:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	3738      	adds	r7, #56	; 0x38
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	40023800 	.word	0x40023800
 8000a98:	431bde83 	.word	0x431bde83
 8000a9c:	20000088 	.word	0x20000088
 8000aa0:	40001000 	.word	0x40001000
 8000aa4:	20000004 	.word	0x20000004

08000aa8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000aac:	e7fe      	b.n	8000aac <NMI_Handler+0x4>

08000aae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aae:	b480      	push	{r7}
 8000ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ab2:	e7fe      	b.n	8000ab2 <HardFault_Handler+0x4>

08000ab4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ab8:	e7fe      	b.n	8000ab8 <MemManage_Handler+0x4>

08000aba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000aba:	b480      	push	{r7}
 8000abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000abe:	e7fe      	b.n	8000abe <BusFault_Handler+0x4>

08000ac0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ac4:	e7fe      	b.n	8000ac4 <UsageFault_Handler+0x4>

08000ac6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ac6:	b480      	push	{r7}
 8000ac8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aca:	bf00      	nop
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr

08000ad4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ad8:	4802      	ldr	r0, [pc, #8]	; (8000ae4 <TIM6_DAC_IRQHandler+0x10>)
 8000ada:	f001 fa33 	bl	8001f44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000ade:	bf00      	nop
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	20000088 	.word	0x20000088

08000ae8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000aec:	4b06      	ldr	r3, [pc, #24]	; (8000b08 <SystemInit+0x20>)
 8000aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000af2:	4a05      	ldr	r2, [pc, #20]	; (8000b08 <SystemInit+0x20>)
 8000af4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000af8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000afc:	bf00      	nop
 8000afe:	46bd      	mov	sp, r7
 8000b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	e000ed00 	.word	0xe000ed00

08000b0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b44 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b10:	f7ff ffea 	bl	8000ae8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b14:	480c      	ldr	r0, [pc, #48]	; (8000b48 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b16:	490d      	ldr	r1, [pc, #52]	; (8000b4c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b18:	4a0d      	ldr	r2, [pc, #52]	; (8000b50 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b1c:	e002      	b.n	8000b24 <LoopCopyDataInit>

08000b1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b22:	3304      	adds	r3, #4

08000b24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b28:	d3f9      	bcc.n	8000b1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b2a:	4a0a      	ldr	r2, [pc, #40]	; (8000b54 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b2c:	4c0a      	ldr	r4, [pc, #40]	; (8000b58 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b30:	e001      	b.n	8000b36 <LoopFillZerobss>

08000b32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b34:	3204      	adds	r2, #4

08000b36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b38:	d3fb      	bcc.n	8000b32 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000b3a:	f006 fa27 	bl	8006f8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b3e:	f7ff fdad 	bl	800069c <main>
  bx  lr    
 8000b42:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b4c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000b50:	08007a48 	.word	0x08007a48
  ldr r2, =_sbss
 8000b54:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000b58:	20014644 	.word	0x20014644

08000b5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b5c:	e7fe      	b.n	8000b5c <ADC_IRQHandler>
	...

08000b60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b64:	4b0e      	ldr	r3, [pc, #56]	; (8000ba0 <HAL_Init+0x40>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a0d      	ldr	r2, [pc, #52]	; (8000ba0 <HAL_Init+0x40>)
 8000b6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b70:	4b0b      	ldr	r3, [pc, #44]	; (8000ba0 <HAL_Init+0x40>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a0a      	ldr	r2, [pc, #40]	; (8000ba0 <HAL_Init+0x40>)
 8000b76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b7c:	4b08      	ldr	r3, [pc, #32]	; (8000ba0 <HAL_Init+0x40>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a07      	ldr	r2, [pc, #28]	; (8000ba0 <HAL_Init+0x40>)
 8000b82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b88:	2003      	movs	r0, #3
 8000b8a:	f000 f8d8 	bl	8000d3e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b8e:	2000      	movs	r0, #0
 8000b90:	f7ff ff0e 	bl	80009b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b94:	f7ff fee4 	bl	8000960 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b98:	2300      	movs	r3, #0
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	40023c00 	.word	0x40023c00

08000ba4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ba8:	4b06      	ldr	r3, [pc, #24]	; (8000bc4 <HAL_IncTick+0x20>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	461a      	mov	r2, r3
 8000bae:	4b06      	ldr	r3, [pc, #24]	; (8000bc8 <HAL_IncTick+0x24>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4413      	add	r3, r2
 8000bb4:	4a04      	ldr	r2, [pc, #16]	; (8000bc8 <HAL_IncTick+0x24>)
 8000bb6:	6013      	str	r3, [r2, #0]
}
 8000bb8:	bf00      	nop
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	20000008 	.word	0x20000008
 8000bc8:	200000d0 	.word	0x200000d0

08000bcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  return uwTick;
 8000bd0:	4b03      	ldr	r3, [pc, #12]	; (8000be0 <HAL_GetTick+0x14>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	200000d0 	.word	0x200000d0

08000be4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b085      	sub	sp, #20
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	f003 0307 	and.w	r3, r3, #7
 8000bf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bf4:	4b0c      	ldr	r3, [pc, #48]	; (8000c28 <__NVIC_SetPriorityGrouping+0x44>)
 8000bf6:	68db      	ldr	r3, [r3, #12]
 8000bf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bfa:	68ba      	ldr	r2, [r7, #8]
 8000bfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c00:	4013      	ands	r3, r2
 8000c02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c16:	4a04      	ldr	r2, [pc, #16]	; (8000c28 <__NVIC_SetPriorityGrouping+0x44>)
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	60d3      	str	r3, [r2, #12]
}
 8000c1c:	bf00      	nop
 8000c1e:	3714      	adds	r7, #20
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr
 8000c28:	e000ed00 	.word	0xe000ed00

08000c2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c30:	4b04      	ldr	r3, [pc, #16]	; (8000c44 <__NVIC_GetPriorityGrouping+0x18>)
 8000c32:	68db      	ldr	r3, [r3, #12]
 8000c34:	0a1b      	lsrs	r3, r3, #8
 8000c36:	f003 0307 	and.w	r3, r3, #7
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr
 8000c44:	e000ed00 	.word	0xe000ed00

08000c48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	4603      	mov	r3, r0
 8000c50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	db0b      	blt.n	8000c72 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c5a:	79fb      	ldrb	r3, [r7, #7]
 8000c5c:	f003 021f 	and.w	r2, r3, #31
 8000c60:	4907      	ldr	r1, [pc, #28]	; (8000c80 <__NVIC_EnableIRQ+0x38>)
 8000c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c66:	095b      	lsrs	r3, r3, #5
 8000c68:	2001      	movs	r0, #1
 8000c6a:	fa00 f202 	lsl.w	r2, r0, r2
 8000c6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c72:	bf00      	nop
 8000c74:	370c      	adds	r7, #12
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	e000e100 	.word	0xe000e100

08000c84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b083      	sub	sp, #12
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	6039      	str	r1, [r7, #0]
 8000c8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	db0a      	blt.n	8000cae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	b2da      	uxtb	r2, r3
 8000c9c:	490c      	ldr	r1, [pc, #48]	; (8000cd0 <__NVIC_SetPriority+0x4c>)
 8000c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca2:	0112      	lsls	r2, r2, #4
 8000ca4:	b2d2      	uxtb	r2, r2
 8000ca6:	440b      	add	r3, r1
 8000ca8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cac:	e00a      	b.n	8000cc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	b2da      	uxtb	r2, r3
 8000cb2:	4908      	ldr	r1, [pc, #32]	; (8000cd4 <__NVIC_SetPriority+0x50>)
 8000cb4:	79fb      	ldrb	r3, [r7, #7]
 8000cb6:	f003 030f 	and.w	r3, r3, #15
 8000cba:	3b04      	subs	r3, #4
 8000cbc:	0112      	lsls	r2, r2, #4
 8000cbe:	b2d2      	uxtb	r2, r2
 8000cc0:	440b      	add	r3, r1
 8000cc2:	761a      	strb	r2, [r3, #24]
}
 8000cc4:	bf00      	nop
 8000cc6:	370c      	adds	r7, #12
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr
 8000cd0:	e000e100 	.word	0xe000e100
 8000cd4:	e000ed00 	.word	0xe000ed00

08000cd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b089      	sub	sp, #36	; 0x24
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	60f8      	str	r0, [r7, #12]
 8000ce0:	60b9      	str	r1, [r7, #8]
 8000ce2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	f003 0307 	and.w	r3, r3, #7
 8000cea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cec:	69fb      	ldr	r3, [r7, #28]
 8000cee:	f1c3 0307 	rsb	r3, r3, #7
 8000cf2:	2b04      	cmp	r3, #4
 8000cf4:	bf28      	it	cs
 8000cf6:	2304      	movcs	r3, #4
 8000cf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cfa:	69fb      	ldr	r3, [r7, #28]
 8000cfc:	3304      	adds	r3, #4
 8000cfe:	2b06      	cmp	r3, #6
 8000d00:	d902      	bls.n	8000d08 <NVIC_EncodePriority+0x30>
 8000d02:	69fb      	ldr	r3, [r7, #28]
 8000d04:	3b03      	subs	r3, #3
 8000d06:	e000      	b.n	8000d0a <NVIC_EncodePriority+0x32>
 8000d08:	2300      	movs	r3, #0
 8000d0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d10:	69bb      	ldr	r3, [r7, #24]
 8000d12:	fa02 f303 	lsl.w	r3, r2, r3
 8000d16:	43da      	mvns	r2, r3
 8000d18:	68bb      	ldr	r3, [r7, #8]
 8000d1a:	401a      	ands	r2, r3
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d20:	f04f 31ff 	mov.w	r1, #4294967295
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2a:	43d9      	mvns	r1, r3
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d30:	4313      	orrs	r3, r2
         );
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	3724      	adds	r7, #36	; 0x24
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr

08000d3e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d3e:	b580      	push	{r7, lr}
 8000d40:	b082      	sub	sp, #8
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d46:	6878      	ldr	r0, [r7, #4]
 8000d48:	f7ff ff4c 	bl	8000be4 <__NVIC_SetPriorityGrouping>
}
 8000d4c:	bf00      	nop
 8000d4e:	3708      	adds	r7, #8
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}

08000d54 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b086      	sub	sp, #24
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	60b9      	str	r1, [r7, #8]
 8000d5e:	607a      	str	r2, [r7, #4]
 8000d60:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d62:	2300      	movs	r3, #0
 8000d64:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d66:	f7ff ff61 	bl	8000c2c <__NVIC_GetPriorityGrouping>
 8000d6a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d6c:	687a      	ldr	r2, [r7, #4]
 8000d6e:	68b9      	ldr	r1, [r7, #8]
 8000d70:	6978      	ldr	r0, [r7, #20]
 8000d72:	f7ff ffb1 	bl	8000cd8 <NVIC_EncodePriority>
 8000d76:	4602      	mov	r2, r0
 8000d78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d7c:	4611      	mov	r1, r2
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f7ff ff80 	bl	8000c84 <__NVIC_SetPriority>
}
 8000d84:	bf00      	nop
 8000d86:	3718      	adds	r7, #24
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}

08000d8c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f7ff ff54 	bl	8000c48 <__NVIC_EnableIRQ>
}
 8000da0:	bf00      	nop
 8000da2:	3708      	adds	r7, #8
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b089      	sub	sp, #36	; 0x24
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
 8000db0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000db2:	2300      	movs	r3, #0
 8000db4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000db6:	2300      	movs	r3, #0
 8000db8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	61fb      	str	r3, [r7, #28]
 8000dc2:	e165      	b.n	8001090 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dcc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	697a      	ldr	r2, [r7, #20]
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000dd8:	693a      	ldr	r2, [r7, #16]
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	f040 8154 	bne.w	800108a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	f003 0303 	and.w	r3, r3, #3
 8000dea:	2b01      	cmp	r3, #1
 8000dec:	d005      	beq.n	8000dfa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000df6:	2b02      	cmp	r3, #2
 8000df8:	d130      	bne.n	8000e5c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	689b      	ldr	r3, [r3, #8]
 8000dfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e00:	69fb      	ldr	r3, [r7, #28]
 8000e02:	005b      	lsls	r3, r3, #1
 8000e04:	2203      	movs	r2, #3
 8000e06:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0a:	43db      	mvns	r3, r3
 8000e0c:	69ba      	ldr	r2, [r7, #24]
 8000e0e:	4013      	ands	r3, r2
 8000e10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	68da      	ldr	r2, [r3, #12]
 8000e16:	69fb      	ldr	r3, [r7, #28]
 8000e18:	005b      	lsls	r3, r3, #1
 8000e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1e:	69ba      	ldr	r2, [r7, #24]
 8000e20:	4313      	orrs	r3, r2
 8000e22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	69ba      	ldr	r2, [r7, #24]
 8000e28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e30:	2201      	movs	r2, #1
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	fa02 f303 	lsl.w	r3, r2, r3
 8000e38:	43db      	mvns	r3, r3
 8000e3a:	69ba      	ldr	r2, [r7, #24]
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	091b      	lsrs	r3, r3, #4
 8000e46:	f003 0201 	and.w	r2, r3, #1
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e50:	69ba      	ldr	r2, [r7, #24]
 8000e52:	4313      	orrs	r3, r2
 8000e54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	69ba      	ldr	r2, [r7, #24]
 8000e5a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	f003 0303 	and.w	r3, r3, #3
 8000e64:	2b03      	cmp	r3, #3
 8000e66:	d017      	beq.n	8000e98 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	68db      	ldr	r3, [r3, #12]
 8000e6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e6e:	69fb      	ldr	r3, [r7, #28]
 8000e70:	005b      	lsls	r3, r3, #1
 8000e72:	2203      	movs	r2, #3
 8000e74:	fa02 f303 	lsl.w	r3, r2, r3
 8000e78:	43db      	mvns	r3, r3
 8000e7a:	69ba      	ldr	r2, [r7, #24]
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	689a      	ldr	r2, [r3, #8]
 8000e84:	69fb      	ldr	r3, [r7, #28]
 8000e86:	005b      	lsls	r3, r3, #1
 8000e88:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8c:	69ba      	ldr	r2, [r7, #24]
 8000e8e:	4313      	orrs	r3, r2
 8000e90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	69ba      	ldr	r2, [r7, #24]
 8000e96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	f003 0303 	and.w	r3, r3, #3
 8000ea0:	2b02      	cmp	r3, #2
 8000ea2:	d123      	bne.n	8000eec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ea4:	69fb      	ldr	r3, [r7, #28]
 8000ea6:	08da      	lsrs	r2, r3, #3
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	3208      	adds	r2, #8
 8000eac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000eb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	f003 0307 	and.w	r3, r3, #7
 8000eb8:	009b      	lsls	r3, r3, #2
 8000eba:	220f      	movs	r2, #15
 8000ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec0:	43db      	mvns	r3, r3
 8000ec2:	69ba      	ldr	r2, [r7, #24]
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	691a      	ldr	r2, [r3, #16]
 8000ecc:	69fb      	ldr	r3, [r7, #28]
 8000ece:	f003 0307 	and.w	r3, r3, #7
 8000ed2:	009b      	lsls	r3, r3, #2
 8000ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed8:	69ba      	ldr	r2, [r7, #24]
 8000eda:	4313      	orrs	r3, r2
 8000edc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	08da      	lsrs	r2, r3, #3
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	3208      	adds	r2, #8
 8000ee6:	69b9      	ldr	r1, [r7, #24]
 8000ee8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ef2:	69fb      	ldr	r3, [r7, #28]
 8000ef4:	005b      	lsls	r3, r3, #1
 8000ef6:	2203      	movs	r2, #3
 8000ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8000efc:	43db      	mvns	r3, r3
 8000efe:	69ba      	ldr	r2, [r7, #24]
 8000f00:	4013      	ands	r3, r2
 8000f02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	f003 0203 	and.w	r2, r3, #3
 8000f0c:	69fb      	ldr	r3, [r7, #28]
 8000f0e:	005b      	lsls	r3, r3, #1
 8000f10:	fa02 f303 	lsl.w	r3, r2, r3
 8000f14:	69ba      	ldr	r2, [r7, #24]
 8000f16:	4313      	orrs	r3, r2
 8000f18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	69ba      	ldr	r2, [r7, #24]
 8000f1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	f000 80ae 	beq.w	800108a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60fb      	str	r3, [r7, #12]
 8000f32:	4b5d      	ldr	r3, [pc, #372]	; (80010a8 <HAL_GPIO_Init+0x300>)
 8000f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f36:	4a5c      	ldr	r2, [pc, #368]	; (80010a8 <HAL_GPIO_Init+0x300>)
 8000f38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f3c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f3e:	4b5a      	ldr	r3, [pc, #360]	; (80010a8 <HAL_GPIO_Init+0x300>)
 8000f40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f4a:	4a58      	ldr	r2, [pc, #352]	; (80010ac <HAL_GPIO_Init+0x304>)
 8000f4c:	69fb      	ldr	r3, [r7, #28]
 8000f4e:	089b      	lsrs	r3, r3, #2
 8000f50:	3302      	adds	r3, #2
 8000f52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	f003 0303 	and.w	r3, r3, #3
 8000f5e:	009b      	lsls	r3, r3, #2
 8000f60:	220f      	movs	r2, #15
 8000f62:	fa02 f303 	lsl.w	r3, r2, r3
 8000f66:	43db      	mvns	r3, r3
 8000f68:	69ba      	ldr	r2, [r7, #24]
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4a4f      	ldr	r2, [pc, #316]	; (80010b0 <HAL_GPIO_Init+0x308>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d025      	beq.n	8000fc2 <HAL_GPIO_Init+0x21a>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4a4e      	ldr	r2, [pc, #312]	; (80010b4 <HAL_GPIO_Init+0x30c>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d01f      	beq.n	8000fbe <HAL_GPIO_Init+0x216>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4a4d      	ldr	r2, [pc, #308]	; (80010b8 <HAL_GPIO_Init+0x310>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d019      	beq.n	8000fba <HAL_GPIO_Init+0x212>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4a4c      	ldr	r2, [pc, #304]	; (80010bc <HAL_GPIO_Init+0x314>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d013      	beq.n	8000fb6 <HAL_GPIO_Init+0x20e>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4a4b      	ldr	r2, [pc, #300]	; (80010c0 <HAL_GPIO_Init+0x318>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d00d      	beq.n	8000fb2 <HAL_GPIO_Init+0x20a>
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4a4a      	ldr	r2, [pc, #296]	; (80010c4 <HAL_GPIO_Init+0x31c>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d007      	beq.n	8000fae <HAL_GPIO_Init+0x206>
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4a49      	ldr	r2, [pc, #292]	; (80010c8 <HAL_GPIO_Init+0x320>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d101      	bne.n	8000faa <HAL_GPIO_Init+0x202>
 8000fa6:	2306      	movs	r3, #6
 8000fa8:	e00c      	b.n	8000fc4 <HAL_GPIO_Init+0x21c>
 8000faa:	2307      	movs	r3, #7
 8000fac:	e00a      	b.n	8000fc4 <HAL_GPIO_Init+0x21c>
 8000fae:	2305      	movs	r3, #5
 8000fb0:	e008      	b.n	8000fc4 <HAL_GPIO_Init+0x21c>
 8000fb2:	2304      	movs	r3, #4
 8000fb4:	e006      	b.n	8000fc4 <HAL_GPIO_Init+0x21c>
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	e004      	b.n	8000fc4 <HAL_GPIO_Init+0x21c>
 8000fba:	2302      	movs	r3, #2
 8000fbc:	e002      	b.n	8000fc4 <HAL_GPIO_Init+0x21c>
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e000      	b.n	8000fc4 <HAL_GPIO_Init+0x21c>
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	69fa      	ldr	r2, [r7, #28]
 8000fc6:	f002 0203 	and.w	r2, r2, #3
 8000fca:	0092      	lsls	r2, r2, #2
 8000fcc:	4093      	lsls	r3, r2
 8000fce:	69ba      	ldr	r2, [r7, #24]
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fd4:	4935      	ldr	r1, [pc, #212]	; (80010ac <HAL_GPIO_Init+0x304>)
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	089b      	lsrs	r3, r3, #2
 8000fda:	3302      	adds	r3, #2
 8000fdc:	69ba      	ldr	r2, [r7, #24]
 8000fde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fe2:	4b3a      	ldr	r3, [pc, #232]	; (80010cc <HAL_GPIO_Init+0x324>)
 8000fe4:	689b      	ldr	r3, [r3, #8]
 8000fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fe8:	693b      	ldr	r3, [r7, #16]
 8000fea:	43db      	mvns	r3, r3
 8000fec:	69ba      	ldr	r2, [r7, #24]
 8000fee:	4013      	ands	r3, r2
 8000ff0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d003      	beq.n	8001006 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000ffe:	69ba      	ldr	r2, [r7, #24]
 8001000:	693b      	ldr	r3, [r7, #16]
 8001002:	4313      	orrs	r3, r2
 8001004:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001006:	4a31      	ldr	r2, [pc, #196]	; (80010cc <HAL_GPIO_Init+0x324>)
 8001008:	69bb      	ldr	r3, [r7, #24]
 800100a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800100c:	4b2f      	ldr	r3, [pc, #188]	; (80010cc <HAL_GPIO_Init+0x324>)
 800100e:	68db      	ldr	r3, [r3, #12]
 8001010:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	43db      	mvns	r3, r3
 8001016:	69ba      	ldr	r2, [r7, #24]
 8001018:	4013      	ands	r3, r2
 800101a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001024:	2b00      	cmp	r3, #0
 8001026:	d003      	beq.n	8001030 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	693b      	ldr	r3, [r7, #16]
 800102c:	4313      	orrs	r3, r2
 800102e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001030:	4a26      	ldr	r2, [pc, #152]	; (80010cc <HAL_GPIO_Init+0x324>)
 8001032:	69bb      	ldr	r3, [r7, #24]
 8001034:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001036:	4b25      	ldr	r3, [pc, #148]	; (80010cc <HAL_GPIO_Init+0x324>)
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	43db      	mvns	r3, r3
 8001040:	69ba      	ldr	r2, [r7, #24]
 8001042:	4013      	ands	r3, r2
 8001044:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800104e:	2b00      	cmp	r3, #0
 8001050:	d003      	beq.n	800105a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001052:	69ba      	ldr	r2, [r7, #24]
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	4313      	orrs	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800105a:	4a1c      	ldr	r2, [pc, #112]	; (80010cc <HAL_GPIO_Init+0x324>)
 800105c:	69bb      	ldr	r3, [r7, #24]
 800105e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001060:	4b1a      	ldr	r3, [pc, #104]	; (80010cc <HAL_GPIO_Init+0x324>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001066:	693b      	ldr	r3, [r7, #16]
 8001068:	43db      	mvns	r3, r3
 800106a:	69ba      	ldr	r2, [r7, #24]
 800106c:	4013      	ands	r3, r2
 800106e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001078:	2b00      	cmp	r3, #0
 800107a:	d003      	beq.n	8001084 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800107c:	69ba      	ldr	r2, [r7, #24]
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	4313      	orrs	r3, r2
 8001082:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001084:	4a11      	ldr	r2, [pc, #68]	; (80010cc <HAL_GPIO_Init+0x324>)
 8001086:	69bb      	ldr	r3, [r7, #24]
 8001088:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800108a:	69fb      	ldr	r3, [r7, #28]
 800108c:	3301      	adds	r3, #1
 800108e:	61fb      	str	r3, [r7, #28]
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	2b0f      	cmp	r3, #15
 8001094:	f67f ae96 	bls.w	8000dc4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001098:	bf00      	nop
 800109a:	bf00      	nop
 800109c:	3724      	adds	r7, #36	; 0x24
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	40023800 	.word	0x40023800
 80010ac:	40013800 	.word	0x40013800
 80010b0:	40020000 	.word	0x40020000
 80010b4:	40020400 	.word	0x40020400
 80010b8:	40020800 	.word	0x40020800
 80010bc:	40020c00 	.word	0x40020c00
 80010c0:	40021000 	.word	0x40021000
 80010c4:	40021400 	.word	0x40021400
 80010c8:	40021800 	.word	0x40021800
 80010cc:	40013c00 	.word	0x40013c00

080010d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	460b      	mov	r3, r1
 80010da:	807b      	strh	r3, [r7, #2]
 80010dc:	4613      	mov	r3, r2
 80010de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010e0:	787b      	ldrb	r3, [r7, #1]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d003      	beq.n	80010ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010e6:	887a      	ldrh	r2, [r7, #2]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80010ec:	e003      	b.n	80010f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80010ee:	887b      	ldrh	r3, [r7, #2]
 80010f0:	041a      	lsls	r2, r3, #16
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	619a      	str	r2, [r3, #24]
}
 80010f6:	bf00      	nop
 80010f8:	370c      	adds	r7, #12
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
	...

08001104 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800110a:	2300      	movs	r3, #0
 800110c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800110e:	2300      	movs	r3, #0
 8001110:	603b      	str	r3, [r7, #0]
 8001112:	4b20      	ldr	r3, [pc, #128]	; (8001194 <HAL_PWREx_EnableOverDrive+0x90>)
 8001114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001116:	4a1f      	ldr	r2, [pc, #124]	; (8001194 <HAL_PWREx_EnableOverDrive+0x90>)
 8001118:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800111c:	6413      	str	r3, [r2, #64]	; 0x40
 800111e:	4b1d      	ldr	r3, [pc, #116]	; (8001194 <HAL_PWREx_EnableOverDrive+0x90>)
 8001120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001122:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001126:	603b      	str	r3, [r7, #0]
 8001128:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800112a:	4b1b      	ldr	r3, [pc, #108]	; (8001198 <HAL_PWREx_EnableOverDrive+0x94>)
 800112c:	2201      	movs	r2, #1
 800112e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001130:	f7ff fd4c 	bl	8000bcc <HAL_GetTick>
 8001134:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001136:	e009      	b.n	800114c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001138:	f7ff fd48 	bl	8000bcc <HAL_GetTick>
 800113c:	4602      	mov	r2, r0
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001146:	d901      	bls.n	800114c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001148:	2303      	movs	r3, #3
 800114a:	e01f      	b.n	800118c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800114c:	4b13      	ldr	r3, [pc, #76]	; (800119c <HAL_PWREx_EnableOverDrive+0x98>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001154:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001158:	d1ee      	bne.n	8001138 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800115a:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800115c:	2201      	movs	r2, #1
 800115e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001160:	f7ff fd34 	bl	8000bcc <HAL_GetTick>
 8001164:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001166:	e009      	b.n	800117c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001168:	f7ff fd30 	bl	8000bcc <HAL_GetTick>
 800116c:	4602      	mov	r2, r0
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001176:	d901      	bls.n	800117c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001178:	2303      	movs	r3, #3
 800117a:	e007      	b.n	800118c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800117c:	4b07      	ldr	r3, [pc, #28]	; (800119c <HAL_PWREx_EnableOverDrive+0x98>)
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001184:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001188:	d1ee      	bne.n	8001168 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800118a:	2300      	movs	r3, #0
}
 800118c:	4618      	mov	r0, r3
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40023800 	.word	0x40023800
 8001198:	420e0040 	.word	0x420e0040
 800119c:	40007000 	.word	0x40007000
 80011a0:	420e0044 	.word	0x420e0044

080011a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d101      	bne.n	80011b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011b4:	2301      	movs	r3, #1
 80011b6:	e0cc      	b.n	8001352 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80011b8:	4b68      	ldr	r3, [pc, #416]	; (800135c <HAL_RCC_ClockConfig+0x1b8>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f003 030f 	and.w	r3, r3, #15
 80011c0:	683a      	ldr	r2, [r7, #0]
 80011c2:	429a      	cmp	r2, r3
 80011c4:	d90c      	bls.n	80011e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011c6:	4b65      	ldr	r3, [pc, #404]	; (800135c <HAL_RCC_ClockConfig+0x1b8>)
 80011c8:	683a      	ldr	r2, [r7, #0]
 80011ca:	b2d2      	uxtb	r2, r2
 80011cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011ce:	4b63      	ldr	r3, [pc, #396]	; (800135c <HAL_RCC_ClockConfig+0x1b8>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f003 030f 	and.w	r3, r3, #15
 80011d6:	683a      	ldr	r2, [r7, #0]
 80011d8:	429a      	cmp	r2, r3
 80011da:	d001      	beq.n	80011e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80011dc:	2301      	movs	r3, #1
 80011de:	e0b8      	b.n	8001352 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f003 0302 	and.w	r3, r3, #2
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d020      	beq.n	800122e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f003 0304 	and.w	r3, r3, #4
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d005      	beq.n	8001204 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011f8:	4b59      	ldr	r3, [pc, #356]	; (8001360 <HAL_RCC_ClockConfig+0x1bc>)
 80011fa:	689b      	ldr	r3, [r3, #8]
 80011fc:	4a58      	ldr	r2, [pc, #352]	; (8001360 <HAL_RCC_ClockConfig+0x1bc>)
 80011fe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001202:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f003 0308 	and.w	r3, r3, #8
 800120c:	2b00      	cmp	r3, #0
 800120e:	d005      	beq.n	800121c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001210:	4b53      	ldr	r3, [pc, #332]	; (8001360 <HAL_RCC_ClockConfig+0x1bc>)
 8001212:	689b      	ldr	r3, [r3, #8]
 8001214:	4a52      	ldr	r2, [pc, #328]	; (8001360 <HAL_RCC_ClockConfig+0x1bc>)
 8001216:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800121a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800121c:	4b50      	ldr	r3, [pc, #320]	; (8001360 <HAL_RCC_ClockConfig+0x1bc>)
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	689b      	ldr	r3, [r3, #8]
 8001228:	494d      	ldr	r1, [pc, #308]	; (8001360 <HAL_RCC_ClockConfig+0x1bc>)
 800122a:	4313      	orrs	r3, r2
 800122c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	2b00      	cmp	r3, #0
 8001238:	d044      	beq.n	80012c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	2b01      	cmp	r3, #1
 8001240:	d107      	bne.n	8001252 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001242:	4b47      	ldr	r3, [pc, #284]	; (8001360 <HAL_RCC_ClockConfig+0x1bc>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800124a:	2b00      	cmp	r3, #0
 800124c:	d119      	bne.n	8001282 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800124e:	2301      	movs	r3, #1
 8001250:	e07f      	b.n	8001352 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	2b02      	cmp	r3, #2
 8001258:	d003      	beq.n	8001262 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800125e:	2b03      	cmp	r3, #3
 8001260:	d107      	bne.n	8001272 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001262:	4b3f      	ldr	r3, [pc, #252]	; (8001360 <HAL_RCC_ClockConfig+0x1bc>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800126a:	2b00      	cmp	r3, #0
 800126c:	d109      	bne.n	8001282 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800126e:	2301      	movs	r3, #1
 8001270:	e06f      	b.n	8001352 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001272:	4b3b      	ldr	r3, [pc, #236]	; (8001360 <HAL_RCC_ClockConfig+0x1bc>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 0302 	and.w	r3, r3, #2
 800127a:	2b00      	cmp	r3, #0
 800127c:	d101      	bne.n	8001282 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800127e:	2301      	movs	r3, #1
 8001280:	e067      	b.n	8001352 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001282:	4b37      	ldr	r3, [pc, #220]	; (8001360 <HAL_RCC_ClockConfig+0x1bc>)
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	f023 0203 	bic.w	r2, r3, #3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	4934      	ldr	r1, [pc, #208]	; (8001360 <HAL_RCC_ClockConfig+0x1bc>)
 8001290:	4313      	orrs	r3, r2
 8001292:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001294:	f7ff fc9a 	bl	8000bcc <HAL_GetTick>
 8001298:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800129a:	e00a      	b.n	80012b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800129c:	f7ff fc96 	bl	8000bcc <HAL_GetTick>
 80012a0:	4602      	mov	r2, r0
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d901      	bls.n	80012b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012ae:	2303      	movs	r3, #3
 80012b0:	e04f      	b.n	8001352 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012b2:	4b2b      	ldr	r3, [pc, #172]	; (8001360 <HAL_RCC_ClockConfig+0x1bc>)
 80012b4:	689b      	ldr	r3, [r3, #8]
 80012b6:	f003 020c 	and.w	r2, r3, #12
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d1eb      	bne.n	800129c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80012c4:	4b25      	ldr	r3, [pc, #148]	; (800135c <HAL_RCC_ClockConfig+0x1b8>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f003 030f 	and.w	r3, r3, #15
 80012cc:	683a      	ldr	r2, [r7, #0]
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d20c      	bcs.n	80012ec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012d2:	4b22      	ldr	r3, [pc, #136]	; (800135c <HAL_RCC_ClockConfig+0x1b8>)
 80012d4:	683a      	ldr	r2, [r7, #0]
 80012d6:	b2d2      	uxtb	r2, r2
 80012d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012da:	4b20      	ldr	r3, [pc, #128]	; (800135c <HAL_RCC_ClockConfig+0x1b8>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f003 030f 	and.w	r3, r3, #15
 80012e2:	683a      	ldr	r2, [r7, #0]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d001      	beq.n	80012ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e032      	b.n	8001352 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 0304 	and.w	r3, r3, #4
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d008      	beq.n	800130a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012f8:	4b19      	ldr	r3, [pc, #100]	; (8001360 <HAL_RCC_ClockConfig+0x1bc>)
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	4916      	ldr	r1, [pc, #88]	; (8001360 <HAL_RCC_ClockConfig+0x1bc>)
 8001306:	4313      	orrs	r3, r2
 8001308:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f003 0308 	and.w	r3, r3, #8
 8001312:	2b00      	cmp	r3, #0
 8001314:	d009      	beq.n	800132a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001316:	4b12      	ldr	r3, [pc, #72]	; (8001360 <HAL_RCC_ClockConfig+0x1bc>)
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	691b      	ldr	r3, [r3, #16]
 8001322:	00db      	lsls	r3, r3, #3
 8001324:	490e      	ldr	r1, [pc, #56]	; (8001360 <HAL_RCC_ClockConfig+0x1bc>)
 8001326:	4313      	orrs	r3, r2
 8001328:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800132a:	f000 f873 	bl	8001414 <HAL_RCC_GetSysClockFreq>
 800132e:	4602      	mov	r2, r0
 8001330:	4b0b      	ldr	r3, [pc, #44]	; (8001360 <HAL_RCC_ClockConfig+0x1bc>)
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	091b      	lsrs	r3, r3, #4
 8001336:	f003 030f 	and.w	r3, r3, #15
 800133a:	490a      	ldr	r1, [pc, #40]	; (8001364 <HAL_RCC_ClockConfig+0x1c0>)
 800133c:	5ccb      	ldrb	r3, [r1, r3]
 800133e:	fa22 f303 	lsr.w	r3, r2, r3
 8001342:	4a09      	ldr	r2, [pc, #36]	; (8001368 <HAL_RCC_ClockConfig+0x1c4>)
 8001344:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001346:	4b09      	ldr	r3, [pc, #36]	; (800136c <HAL_RCC_ClockConfig+0x1c8>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff fb30 	bl	80009b0 <HAL_InitTick>

  return HAL_OK;
 8001350:	2300      	movs	r3, #0
}
 8001352:	4618      	mov	r0, r3
 8001354:	3710      	adds	r7, #16
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	40023c00 	.word	0x40023c00
 8001360:	40023800 	.word	0x40023800
 8001364:	080079c4 	.word	0x080079c4
 8001368:	20000000 	.word	0x20000000
 800136c:	20000004 	.word	0x20000004

08001370 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001374:	4b03      	ldr	r3, [pc, #12]	; (8001384 <HAL_RCC_GetHCLKFreq+0x14>)
 8001376:	681b      	ldr	r3, [r3, #0]
}
 8001378:	4618      	mov	r0, r3
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	20000000 	.word	0x20000000

08001388 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800138c:	f7ff fff0 	bl	8001370 <HAL_RCC_GetHCLKFreq>
 8001390:	4602      	mov	r2, r0
 8001392:	4b05      	ldr	r3, [pc, #20]	; (80013a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	0a9b      	lsrs	r3, r3, #10
 8001398:	f003 0307 	and.w	r3, r3, #7
 800139c:	4903      	ldr	r1, [pc, #12]	; (80013ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800139e:	5ccb      	ldrb	r3, [r1, r3]
 80013a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40023800 	.word	0x40023800
 80013ac:	080079d4 	.word	0x080079d4

080013b0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	220f      	movs	r2, #15
 80013be:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80013c0:	4b12      	ldr	r3, [pc, #72]	; (800140c <HAL_RCC_GetClockConfig+0x5c>)
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	f003 0203 	and.w	r2, r3, #3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80013cc:	4b0f      	ldr	r3, [pc, #60]	; (800140c <HAL_RCC_GetClockConfig+0x5c>)
 80013ce:	689b      	ldr	r3, [r3, #8]
 80013d0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80013d8:	4b0c      	ldr	r3, [pc, #48]	; (800140c <HAL_RCC_GetClockConfig+0x5c>)
 80013da:	689b      	ldr	r3, [r3, #8]
 80013dc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80013e4:	4b09      	ldr	r3, [pc, #36]	; (800140c <HAL_RCC_GetClockConfig+0x5c>)
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	08db      	lsrs	r3, r3, #3
 80013ea:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80013f2:	4b07      	ldr	r3, [pc, #28]	; (8001410 <HAL_RCC_GetClockConfig+0x60>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f003 020f 	and.w	r2, r3, #15
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	601a      	str	r2, [r3, #0]
}
 80013fe:	bf00      	nop
 8001400:	370c      	adds	r7, #12
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	40023800 	.word	0x40023800
 8001410:	40023c00 	.word	0x40023c00

08001414 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001414:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001418:	b0ae      	sub	sp, #184	; 0xb8
 800141a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800141c:	2300      	movs	r3, #0
 800141e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8001422:	2300      	movs	r3, #0
 8001424:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001428:	2300      	movs	r3, #0
 800142a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800142e:	2300      	movs	r3, #0
 8001430:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8001434:	2300      	movs	r3, #0
 8001436:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800143a:	4bcb      	ldr	r3, [pc, #812]	; (8001768 <HAL_RCC_GetSysClockFreq+0x354>)
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	f003 030c 	and.w	r3, r3, #12
 8001442:	2b0c      	cmp	r3, #12
 8001444:	f200 8206 	bhi.w	8001854 <HAL_RCC_GetSysClockFreq+0x440>
 8001448:	a201      	add	r2, pc, #4	; (adr r2, 8001450 <HAL_RCC_GetSysClockFreq+0x3c>)
 800144a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800144e:	bf00      	nop
 8001450:	08001485 	.word	0x08001485
 8001454:	08001855 	.word	0x08001855
 8001458:	08001855 	.word	0x08001855
 800145c:	08001855 	.word	0x08001855
 8001460:	0800148d 	.word	0x0800148d
 8001464:	08001855 	.word	0x08001855
 8001468:	08001855 	.word	0x08001855
 800146c:	08001855 	.word	0x08001855
 8001470:	08001495 	.word	0x08001495
 8001474:	08001855 	.word	0x08001855
 8001478:	08001855 	.word	0x08001855
 800147c:	08001855 	.word	0x08001855
 8001480:	08001685 	.word	0x08001685
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001484:	4bb9      	ldr	r3, [pc, #740]	; (800176c <HAL_RCC_GetSysClockFreq+0x358>)
 8001486:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800148a:	e1e7      	b.n	800185c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800148c:	4bb8      	ldr	r3, [pc, #736]	; (8001770 <HAL_RCC_GetSysClockFreq+0x35c>)
 800148e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001492:	e1e3      	b.n	800185c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001494:	4bb4      	ldr	r3, [pc, #720]	; (8001768 <HAL_RCC_GetSysClockFreq+0x354>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800149c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80014a0:	4bb1      	ldr	r3, [pc, #708]	; (8001768 <HAL_RCC_GetSysClockFreq+0x354>)
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d071      	beq.n	8001590 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014ac:	4bae      	ldr	r3, [pc, #696]	; (8001768 <HAL_RCC_GetSysClockFreq+0x354>)
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	099b      	lsrs	r3, r3, #6
 80014b2:	2200      	movs	r2, #0
 80014b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80014b8:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80014bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80014c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014c4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80014c8:	2300      	movs	r3, #0
 80014ca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80014ce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80014d2:	4622      	mov	r2, r4
 80014d4:	462b      	mov	r3, r5
 80014d6:	f04f 0000 	mov.w	r0, #0
 80014da:	f04f 0100 	mov.w	r1, #0
 80014de:	0159      	lsls	r1, r3, #5
 80014e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80014e4:	0150      	lsls	r0, r2, #5
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	4621      	mov	r1, r4
 80014ec:	1a51      	subs	r1, r2, r1
 80014ee:	6439      	str	r1, [r7, #64]	; 0x40
 80014f0:	4629      	mov	r1, r5
 80014f2:	eb63 0301 	sbc.w	r3, r3, r1
 80014f6:	647b      	str	r3, [r7, #68]	; 0x44
 80014f8:	f04f 0200 	mov.w	r2, #0
 80014fc:	f04f 0300 	mov.w	r3, #0
 8001500:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001504:	4649      	mov	r1, r9
 8001506:	018b      	lsls	r3, r1, #6
 8001508:	4641      	mov	r1, r8
 800150a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800150e:	4641      	mov	r1, r8
 8001510:	018a      	lsls	r2, r1, #6
 8001512:	4641      	mov	r1, r8
 8001514:	1a51      	subs	r1, r2, r1
 8001516:	63b9      	str	r1, [r7, #56]	; 0x38
 8001518:	4649      	mov	r1, r9
 800151a:	eb63 0301 	sbc.w	r3, r3, r1
 800151e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001520:	f04f 0200 	mov.w	r2, #0
 8001524:	f04f 0300 	mov.w	r3, #0
 8001528:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 800152c:	4649      	mov	r1, r9
 800152e:	00cb      	lsls	r3, r1, #3
 8001530:	4641      	mov	r1, r8
 8001532:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001536:	4641      	mov	r1, r8
 8001538:	00ca      	lsls	r2, r1, #3
 800153a:	4610      	mov	r0, r2
 800153c:	4619      	mov	r1, r3
 800153e:	4603      	mov	r3, r0
 8001540:	4622      	mov	r2, r4
 8001542:	189b      	adds	r3, r3, r2
 8001544:	633b      	str	r3, [r7, #48]	; 0x30
 8001546:	462b      	mov	r3, r5
 8001548:	460a      	mov	r2, r1
 800154a:	eb42 0303 	adc.w	r3, r2, r3
 800154e:	637b      	str	r3, [r7, #52]	; 0x34
 8001550:	f04f 0200 	mov.w	r2, #0
 8001554:	f04f 0300 	mov.w	r3, #0
 8001558:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800155c:	4629      	mov	r1, r5
 800155e:	024b      	lsls	r3, r1, #9
 8001560:	4621      	mov	r1, r4
 8001562:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001566:	4621      	mov	r1, r4
 8001568:	024a      	lsls	r2, r1, #9
 800156a:	4610      	mov	r0, r2
 800156c:	4619      	mov	r1, r3
 800156e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001572:	2200      	movs	r2, #0
 8001574:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001578:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800157c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001580:	f7fe fee6 	bl	8000350 <__aeabi_uldivmod>
 8001584:	4602      	mov	r2, r0
 8001586:	460b      	mov	r3, r1
 8001588:	4613      	mov	r3, r2
 800158a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800158e:	e067      	b.n	8001660 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001590:	4b75      	ldr	r3, [pc, #468]	; (8001768 <HAL_RCC_GetSysClockFreq+0x354>)
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	099b      	lsrs	r3, r3, #6
 8001596:	2200      	movs	r2, #0
 8001598:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800159c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80015a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80015a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015a8:	67bb      	str	r3, [r7, #120]	; 0x78
 80015aa:	2300      	movs	r3, #0
 80015ac:	67fb      	str	r3, [r7, #124]	; 0x7c
 80015ae:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80015b2:	4622      	mov	r2, r4
 80015b4:	462b      	mov	r3, r5
 80015b6:	f04f 0000 	mov.w	r0, #0
 80015ba:	f04f 0100 	mov.w	r1, #0
 80015be:	0159      	lsls	r1, r3, #5
 80015c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015c4:	0150      	lsls	r0, r2, #5
 80015c6:	4602      	mov	r2, r0
 80015c8:	460b      	mov	r3, r1
 80015ca:	4621      	mov	r1, r4
 80015cc:	1a51      	subs	r1, r2, r1
 80015ce:	62b9      	str	r1, [r7, #40]	; 0x28
 80015d0:	4629      	mov	r1, r5
 80015d2:	eb63 0301 	sbc.w	r3, r3, r1
 80015d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015d8:	f04f 0200 	mov.w	r2, #0
 80015dc:	f04f 0300 	mov.w	r3, #0
 80015e0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80015e4:	4649      	mov	r1, r9
 80015e6:	018b      	lsls	r3, r1, #6
 80015e8:	4641      	mov	r1, r8
 80015ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80015ee:	4641      	mov	r1, r8
 80015f0:	018a      	lsls	r2, r1, #6
 80015f2:	4641      	mov	r1, r8
 80015f4:	ebb2 0a01 	subs.w	sl, r2, r1
 80015f8:	4649      	mov	r1, r9
 80015fa:	eb63 0b01 	sbc.w	fp, r3, r1
 80015fe:	f04f 0200 	mov.w	r2, #0
 8001602:	f04f 0300 	mov.w	r3, #0
 8001606:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800160a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800160e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001612:	4692      	mov	sl, r2
 8001614:	469b      	mov	fp, r3
 8001616:	4623      	mov	r3, r4
 8001618:	eb1a 0303 	adds.w	r3, sl, r3
 800161c:	623b      	str	r3, [r7, #32]
 800161e:	462b      	mov	r3, r5
 8001620:	eb4b 0303 	adc.w	r3, fp, r3
 8001624:	627b      	str	r3, [r7, #36]	; 0x24
 8001626:	f04f 0200 	mov.w	r2, #0
 800162a:	f04f 0300 	mov.w	r3, #0
 800162e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001632:	4629      	mov	r1, r5
 8001634:	028b      	lsls	r3, r1, #10
 8001636:	4621      	mov	r1, r4
 8001638:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800163c:	4621      	mov	r1, r4
 800163e:	028a      	lsls	r2, r1, #10
 8001640:	4610      	mov	r0, r2
 8001642:	4619      	mov	r1, r3
 8001644:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001648:	2200      	movs	r2, #0
 800164a:	673b      	str	r3, [r7, #112]	; 0x70
 800164c:	677a      	str	r2, [r7, #116]	; 0x74
 800164e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001652:	f7fe fe7d 	bl	8000350 <__aeabi_uldivmod>
 8001656:	4602      	mov	r2, r0
 8001658:	460b      	mov	r3, r1
 800165a:	4613      	mov	r3, r2
 800165c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001660:	4b41      	ldr	r3, [pc, #260]	; (8001768 <HAL_RCC_GetSysClockFreq+0x354>)
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	0c1b      	lsrs	r3, r3, #16
 8001666:	f003 0303 	and.w	r3, r3, #3
 800166a:	3301      	adds	r3, #1
 800166c:	005b      	lsls	r3, r3, #1
 800166e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8001672:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001676:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800167a:	fbb2 f3f3 	udiv	r3, r2, r3
 800167e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001682:	e0eb      	b.n	800185c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001684:	4b38      	ldr	r3, [pc, #224]	; (8001768 <HAL_RCC_GetSysClockFreq+0x354>)
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800168c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001690:	4b35      	ldr	r3, [pc, #212]	; (8001768 <HAL_RCC_GetSysClockFreq+0x354>)
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001698:	2b00      	cmp	r3, #0
 800169a:	d06b      	beq.n	8001774 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800169c:	4b32      	ldr	r3, [pc, #200]	; (8001768 <HAL_RCC_GetSysClockFreq+0x354>)
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	099b      	lsrs	r3, r3, #6
 80016a2:	2200      	movs	r2, #0
 80016a4:	66bb      	str	r3, [r7, #104]	; 0x68
 80016a6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80016a8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80016aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016ae:	663b      	str	r3, [r7, #96]	; 0x60
 80016b0:	2300      	movs	r3, #0
 80016b2:	667b      	str	r3, [r7, #100]	; 0x64
 80016b4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80016b8:	4622      	mov	r2, r4
 80016ba:	462b      	mov	r3, r5
 80016bc:	f04f 0000 	mov.w	r0, #0
 80016c0:	f04f 0100 	mov.w	r1, #0
 80016c4:	0159      	lsls	r1, r3, #5
 80016c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016ca:	0150      	lsls	r0, r2, #5
 80016cc:	4602      	mov	r2, r0
 80016ce:	460b      	mov	r3, r1
 80016d0:	4621      	mov	r1, r4
 80016d2:	1a51      	subs	r1, r2, r1
 80016d4:	61b9      	str	r1, [r7, #24]
 80016d6:	4629      	mov	r1, r5
 80016d8:	eb63 0301 	sbc.w	r3, r3, r1
 80016dc:	61fb      	str	r3, [r7, #28]
 80016de:	f04f 0200 	mov.w	r2, #0
 80016e2:	f04f 0300 	mov.w	r3, #0
 80016e6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80016ea:	4659      	mov	r1, fp
 80016ec:	018b      	lsls	r3, r1, #6
 80016ee:	4651      	mov	r1, sl
 80016f0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80016f4:	4651      	mov	r1, sl
 80016f6:	018a      	lsls	r2, r1, #6
 80016f8:	4651      	mov	r1, sl
 80016fa:	ebb2 0801 	subs.w	r8, r2, r1
 80016fe:	4659      	mov	r1, fp
 8001700:	eb63 0901 	sbc.w	r9, r3, r1
 8001704:	f04f 0200 	mov.w	r2, #0
 8001708:	f04f 0300 	mov.w	r3, #0
 800170c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001710:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001714:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001718:	4690      	mov	r8, r2
 800171a:	4699      	mov	r9, r3
 800171c:	4623      	mov	r3, r4
 800171e:	eb18 0303 	adds.w	r3, r8, r3
 8001722:	613b      	str	r3, [r7, #16]
 8001724:	462b      	mov	r3, r5
 8001726:	eb49 0303 	adc.w	r3, r9, r3
 800172a:	617b      	str	r3, [r7, #20]
 800172c:	f04f 0200 	mov.w	r2, #0
 8001730:	f04f 0300 	mov.w	r3, #0
 8001734:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001738:	4629      	mov	r1, r5
 800173a:	024b      	lsls	r3, r1, #9
 800173c:	4621      	mov	r1, r4
 800173e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001742:	4621      	mov	r1, r4
 8001744:	024a      	lsls	r2, r1, #9
 8001746:	4610      	mov	r0, r2
 8001748:	4619      	mov	r1, r3
 800174a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800174e:	2200      	movs	r2, #0
 8001750:	65bb      	str	r3, [r7, #88]	; 0x58
 8001752:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001754:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001758:	f7fe fdfa 	bl	8000350 <__aeabi_uldivmod>
 800175c:	4602      	mov	r2, r0
 800175e:	460b      	mov	r3, r1
 8001760:	4613      	mov	r3, r2
 8001762:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001766:	e065      	b.n	8001834 <HAL_RCC_GetSysClockFreq+0x420>
 8001768:	40023800 	.word	0x40023800
 800176c:	00f42400 	.word	0x00f42400
 8001770:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001774:	4b3d      	ldr	r3, [pc, #244]	; (800186c <HAL_RCC_GetSysClockFreq+0x458>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	099b      	lsrs	r3, r3, #6
 800177a:	2200      	movs	r2, #0
 800177c:	4618      	mov	r0, r3
 800177e:	4611      	mov	r1, r2
 8001780:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001784:	653b      	str	r3, [r7, #80]	; 0x50
 8001786:	2300      	movs	r3, #0
 8001788:	657b      	str	r3, [r7, #84]	; 0x54
 800178a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800178e:	4642      	mov	r2, r8
 8001790:	464b      	mov	r3, r9
 8001792:	f04f 0000 	mov.w	r0, #0
 8001796:	f04f 0100 	mov.w	r1, #0
 800179a:	0159      	lsls	r1, r3, #5
 800179c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017a0:	0150      	lsls	r0, r2, #5
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	4641      	mov	r1, r8
 80017a8:	1a51      	subs	r1, r2, r1
 80017aa:	60b9      	str	r1, [r7, #8]
 80017ac:	4649      	mov	r1, r9
 80017ae:	eb63 0301 	sbc.w	r3, r3, r1
 80017b2:	60fb      	str	r3, [r7, #12]
 80017b4:	f04f 0200 	mov.w	r2, #0
 80017b8:	f04f 0300 	mov.w	r3, #0
 80017bc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80017c0:	4659      	mov	r1, fp
 80017c2:	018b      	lsls	r3, r1, #6
 80017c4:	4651      	mov	r1, sl
 80017c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80017ca:	4651      	mov	r1, sl
 80017cc:	018a      	lsls	r2, r1, #6
 80017ce:	4651      	mov	r1, sl
 80017d0:	1a54      	subs	r4, r2, r1
 80017d2:	4659      	mov	r1, fp
 80017d4:	eb63 0501 	sbc.w	r5, r3, r1
 80017d8:	f04f 0200 	mov.w	r2, #0
 80017dc:	f04f 0300 	mov.w	r3, #0
 80017e0:	00eb      	lsls	r3, r5, #3
 80017e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80017e6:	00e2      	lsls	r2, r4, #3
 80017e8:	4614      	mov	r4, r2
 80017ea:	461d      	mov	r5, r3
 80017ec:	4643      	mov	r3, r8
 80017ee:	18e3      	adds	r3, r4, r3
 80017f0:	603b      	str	r3, [r7, #0]
 80017f2:	464b      	mov	r3, r9
 80017f4:	eb45 0303 	adc.w	r3, r5, r3
 80017f8:	607b      	str	r3, [r7, #4]
 80017fa:	f04f 0200 	mov.w	r2, #0
 80017fe:	f04f 0300 	mov.w	r3, #0
 8001802:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001806:	4629      	mov	r1, r5
 8001808:	028b      	lsls	r3, r1, #10
 800180a:	4621      	mov	r1, r4
 800180c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001810:	4621      	mov	r1, r4
 8001812:	028a      	lsls	r2, r1, #10
 8001814:	4610      	mov	r0, r2
 8001816:	4619      	mov	r1, r3
 8001818:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800181c:	2200      	movs	r2, #0
 800181e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001820:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001822:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001826:	f7fe fd93 	bl	8000350 <__aeabi_uldivmod>
 800182a:	4602      	mov	r2, r0
 800182c:	460b      	mov	r3, r1
 800182e:	4613      	mov	r3, r2
 8001830:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001834:	4b0d      	ldr	r3, [pc, #52]	; (800186c <HAL_RCC_GetSysClockFreq+0x458>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	0f1b      	lsrs	r3, r3, #28
 800183a:	f003 0307 	and.w	r3, r3, #7
 800183e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8001842:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001846:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800184a:	fbb2 f3f3 	udiv	r3, r2, r3
 800184e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001852:	e003      	b.n	800185c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001854:	4b06      	ldr	r3, [pc, #24]	; (8001870 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001856:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800185a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800185c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8001860:	4618      	mov	r0, r3
 8001862:	37b8      	adds	r7, #184	; 0xb8
 8001864:	46bd      	mov	sp, r7
 8001866:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800186a:	bf00      	nop
 800186c:	40023800 	.word	0x40023800
 8001870:	00f42400 	.word	0x00f42400

08001874 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d101      	bne.n	8001886 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e28d      	b.n	8001da2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	2b00      	cmp	r3, #0
 8001890:	f000 8083 	beq.w	800199a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001894:	4b94      	ldr	r3, [pc, #592]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	f003 030c 	and.w	r3, r3, #12
 800189c:	2b04      	cmp	r3, #4
 800189e:	d019      	beq.n	80018d4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80018a0:	4b91      	ldr	r3, [pc, #580]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80018a8:	2b08      	cmp	r3, #8
 80018aa:	d106      	bne.n	80018ba <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80018ac:	4b8e      	ldr	r3, [pc, #568]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80018b8:	d00c      	beq.n	80018d4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018ba:	4b8b      	ldr	r3, [pc, #556]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80018c2:	2b0c      	cmp	r3, #12
 80018c4:	d112      	bne.n	80018ec <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018c6:	4b88      	ldr	r3, [pc, #544]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80018d2:	d10b      	bne.n	80018ec <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018d4:	4b84      	ldr	r3, [pc, #528]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d05b      	beq.n	8001998 <HAL_RCC_OscConfig+0x124>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d157      	bne.n	8001998 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e25a      	b.n	8001da2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018f4:	d106      	bne.n	8001904 <HAL_RCC_OscConfig+0x90>
 80018f6:	4b7c      	ldr	r3, [pc, #496]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a7b      	ldr	r2, [pc, #492]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 80018fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001900:	6013      	str	r3, [r2, #0]
 8001902:	e01d      	b.n	8001940 <HAL_RCC_OscConfig+0xcc>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800190c:	d10c      	bne.n	8001928 <HAL_RCC_OscConfig+0xb4>
 800190e:	4b76      	ldr	r3, [pc, #472]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a75      	ldr	r2, [pc, #468]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 8001914:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001918:	6013      	str	r3, [r2, #0]
 800191a:	4b73      	ldr	r3, [pc, #460]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a72      	ldr	r2, [pc, #456]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 8001920:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001924:	6013      	str	r3, [r2, #0]
 8001926:	e00b      	b.n	8001940 <HAL_RCC_OscConfig+0xcc>
 8001928:	4b6f      	ldr	r3, [pc, #444]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a6e      	ldr	r2, [pc, #440]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 800192e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001932:	6013      	str	r3, [r2, #0]
 8001934:	4b6c      	ldr	r3, [pc, #432]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a6b      	ldr	r2, [pc, #428]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 800193a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800193e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d013      	beq.n	8001970 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001948:	f7ff f940 	bl	8000bcc <HAL_GetTick>
 800194c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800194e:	e008      	b.n	8001962 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001950:	f7ff f93c 	bl	8000bcc <HAL_GetTick>
 8001954:	4602      	mov	r2, r0
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	2b64      	cmp	r3, #100	; 0x64
 800195c:	d901      	bls.n	8001962 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	e21f      	b.n	8001da2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001962:	4b61      	ldr	r3, [pc, #388]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d0f0      	beq.n	8001950 <HAL_RCC_OscConfig+0xdc>
 800196e:	e014      	b.n	800199a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001970:	f7ff f92c 	bl	8000bcc <HAL_GetTick>
 8001974:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001976:	e008      	b.n	800198a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001978:	f7ff f928 	bl	8000bcc <HAL_GetTick>
 800197c:	4602      	mov	r2, r0
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	2b64      	cmp	r3, #100	; 0x64
 8001984:	d901      	bls.n	800198a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001986:	2303      	movs	r3, #3
 8001988:	e20b      	b.n	8001da2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800198a:	4b57      	ldr	r3, [pc, #348]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d1f0      	bne.n	8001978 <HAL_RCC_OscConfig+0x104>
 8001996:	e000      	b.n	800199a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001998:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 0302 	and.w	r3, r3, #2
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d06f      	beq.n	8001a86 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80019a6:	4b50      	ldr	r3, [pc, #320]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	f003 030c 	and.w	r3, r3, #12
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d017      	beq.n	80019e2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80019b2:	4b4d      	ldr	r3, [pc, #308]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80019ba:	2b08      	cmp	r3, #8
 80019bc:	d105      	bne.n	80019ca <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80019be:	4b4a      	ldr	r3, [pc, #296]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d00b      	beq.n	80019e2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019ca:	4b47      	ldr	r3, [pc, #284]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80019d2:	2b0c      	cmp	r3, #12
 80019d4:	d11c      	bne.n	8001a10 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019d6:	4b44      	ldr	r3, [pc, #272]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d116      	bne.n	8001a10 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019e2:	4b41      	ldr	r3, [pc, #260]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 0302 	and.w	r3, r3, #2
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d005      	beq.n	80019fa <HAL_RCC_OscConfig+0x186>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	68db      	ldr	r3, [r3, #12]
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d001      	beq.n	80019fa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e1d3      	b.n	8001da2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019fa:	4b3b      	ldr	r3, [pc, #236]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	691b      	ldr	r3, [r3, #16]
 8001a06:	00db      	lsls	r3, r3, #3
 8001a08:	4937      	ldr	r1, [pc, #220]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a0e:	e03a      	b.n	8001a86 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d020      	beq.n	8001a5a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a18:	4b34      	ldr	r3, [pc, #208]	; (8001aec <HAL_RCC_OscConfig+0x278>)
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a1e:	f7ff f8d5 	bl	8000bcc <HAL_GetTick>
 8001a22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a24:	e008      	b.n	8001a38 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a26:	f7ff f8d1 	bl	8000bcc <HAL_GetTick>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d901      	bls.n	8001a38 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001a34:	2303      	movs	r3, #3
 8001a36:	e1b4      	b.n	8001da2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a38:	4b2b      	ldr	r3, [pc, #172]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 0302 	and.w	r3, r3, #2
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d0f0      	beq.n	8001a26 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a44:	4b28      	ldr	r3, [pc, #160]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	691b      	ldr	r3, [r3, #16]
 8001a50:	00db      	lsls	r3, r3, #3
 8001a52:	4925      	ldr	r1, [pc, #148]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 8001a54:	4313      	orrs	r3, r2
 8001a56:	600b      	str	r3, [r1, #0]
 8001a58:	e015      	b.n	8001a86 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a5a:	4b24      	ldr	r3, [pc, #144]	; (8001aec <HAL_RCC_OscConfig+0x278>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a60:	f7ff f8b4 	bl	8000bcc <HAL_GetTick>
 8001a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a66:	e008      	b.n	8001a7a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a68:	f7ff f8b0 	bl	8000bcc <HAL_GetTick>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d901      	bls.n	8001a7a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001a76:	2303      	movs	r3, #3
 8001a78:	e193      	b.n	8001da2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a7a:	4b1b      	ldr	r3, [pc, #108]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0302 	and.w	r3, r3, #2
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d1f0      	bne.n	8001a68 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 0308 	and.w	r3, r3, #8
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d036      	beq.n	8001b00 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	695b      	ldr	r3, [r3, #20]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d016      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a9a:	4b15      	ldr	r3, [pc, #84]	; (8001af0 <HAL_RCC_OscConfig+0x27c>)
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aa0:	f7ff f894 	bl	8000bcc <HAL_GetTick>
 8001aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aa6:	e008      	b.n	8001aba <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001aa8:	f7ff f890 	bl	8000bcc <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e173      	b.n	8001da2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aba:	4b0b      	ldr	r3, [pc, #44]	; (8001ae8 <HAL_RCC_OscConfig+0x274>)
 8001abc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001abe:	f003 0302 	and.w	r3, r3, #2
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d0f0      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x234>
 8001ac6:	e01b      	b.n	8001b00 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ac8:	4b09      	ldr	r3, [pc, #36]	; (8001af0 <HAL_RCC_OscConfig+0x27c>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ace:	f7ff f87d 	bl	8000bcc <HAL_GetTick>
 8001ad2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ad4:	e00e      	b.n	8001af4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ad6:	f7ff f879 	bl	8000bcc <HAL_GetTick>
 8001ada:	4602      	mov	r2, r0
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	2b02      	cmp	r3, #2
 8001ae2:	d907      	bls.n	8001af4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	e15c      	b.n	8001da2 <HAL_RCC_OscConfig+0x52e>
 8001ae8:	40023800 	.word	0x40023800
 8001aec:	42470000 	.word	0x42470000
 8001af0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001af4:	4b8a      	ldr	r3, [pc, #552]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001af6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001af8:	f003 0302 	and.w	r3, r3, #2
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d1ea      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f003 0304 	and.w	r3, r3, #4
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	f000 8097 	beq.w	8001c3c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b12:	4b83      	ldr	r3, [pc, #524]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d10f      	bne.n	8001b3e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	60bb      	str	r3, [r7, #8]
 8001b22:	4b7f      	ldr	r3, [pc, #508]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b26:	4a7e      	ldr	r2, [pc, #504]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001b28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b2e:	4b7c      	ldr	r3, [pc, #496]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b36:	60bb      	str	r3, [r7, #8]
 8001b38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b3e:	4b79      	ldr	r3, [pc, #484]	; (8001d24 <HAL_RCC_OscConfig+0x4b0>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d118      	bne.n	8001b7c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b4a:	4b76      	ldr	r3, [pc, #472]	; (8001d24 <HAL_RCC_OscConfig+0x4b0>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a75      	ldr	r2, [pc, #468]	; (8001d24 <HAL_RCC_OscConfig+0x4b0>)
 8001b50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b56:	f7ff f839 	bl	8000bcc <HAL_GetTick>
 8001b5a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b5c:	e008      	b.n	8001b70 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b5e:	f7ff f835 	bl	8000bcc <HAL_GetTick>
 8001b62:	4602      	mov	r2, r0
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	2b02      	cmp	r3, #2
 8001b6a:	d901      	bls.n	8001b70 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	e118      	b.n	8001da2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b70:	4b6c      	ldr	r3, [pc, #432]	; (8001d24 <HAL_RCC_OscConfig+0x4b0>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d0f0      	beq.n	8001b5e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d106      	bne.n	8001b92 <HAL_RCC_OscConfig+0x31e>
 8001b84:	4b66      	ldr	r3, [pc, #408]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001b86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b88:	4a65      	ldr	r2, [pc, #404]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001b8a:	f043 0301 	orr.w	r3, r3, #1
 8001b8e:	6713      	str	r3, [r2, #112]	; 0x70
 8001b90:	e01c      	b.n	8001bcc <HAL_RCC_OscConfig+0x358>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	2b05      	cmp	r3, #5
 8001b98:	d10c      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x340>
 8001b9a:	4b61      	ldr	r3, [pc, #388]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001b9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b9e:	4a60      	ldr	r2, [pc, #384]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001ba0:	f043 0304 	orr.w	r3, r3, #4
 8001ba4:	6713      	str	r3, [r2, #112]	; 0x70
 8001ba6:	4b5e      	ldr	r3, [pc, #376]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001ba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001baa:	4a5d      	ldr	r2, [pc, #372]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001bac:	f043 0301 	orr.w	r3, r3, #1
 8001bb0:	6713      	str	r3, [r2, #112]	; 0x70
 8001bb2:	e00b      	b.n	8001bcc <HAL_RCC_OscConfig+0x358>
 8001bb4:	4b5a      	ldr	r3, [pc, #360]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bb8:	4a59      	ldr	r2, [pc, #356]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001bba:	f023 0301 	bic.w	r3, r3, #1
 8001bbe:	6713      	str	r3, [r2, #112]	; 0x70
 8001bc0:	4b57      	ldr	r3, [pc, #348]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001bc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bc4:	4a56      	ldr	r2, [pc, #344]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001bc6:	f023 0304 	bic.w	r3, r3, #4
 8001bca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d015      	beq.n	8001c00 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bd4:	f7fe fffa 	bl	8000bcc <HAL_GetTick>
 8001bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bda:	e00a      	b.n	8001bf2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bdc:	f7fe fff6 	bl	8000bcc <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d901      	bls.n	8001bf2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	e0d7      	b.n	8001da2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bf2:	4b4b      	ldr	r3, [pc, #300]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001bf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bf6:	f003 0302 	and.w	r3, r3, #2
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d0ee      	beq.n	8001bdc <HAL_RCC_OscConfig+0x368>
 8001bfe:	e014      	b.n	8001c2a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c00:	f7fe ffe4 	bl	8000bcc <HAL_GetTick>
 8001c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c06:	e00a      	b.n	8001c1e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c08:	f7fe ffe0 	bl	8000bcc <HAL_GetTick>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d901      	bls.n	8001c1e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e0c1      	b.n	8001da2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c1e:	4b40      	ldr	r3, [pc, #256]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001c20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c22:	f003 0302 	and.w	r3, r3, #2
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d1ee      	bne.n	8001c08 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c2a:	7dfb      	ldrb	r3, [r7, #23]
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d105      	bne.n	8001c3c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c30:	4b3b      	ldr	r3, [pc, #236]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c34:	4a3a      	ldr	r2, [pc, #232]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001c36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c3a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	699b      	ldr	r3, [r3, #24]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	f000 80ad 	beq.w	8001da0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c46:	4b36      	ldr	r3, [pc, #216]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	f003 030c 	and.w	r3, r3, #12
 8001c4e:	2b08      	cmp	r3, #8
 8001c50:	d060      	beq.n	8001d14 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	699b      	ldr	r3, [r3, #24]
 8001c56:	2b02      	cmp	r3, #2
 8001c58:	d145      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c5a:	4b33      	ldr	r3, [pc, #204]	; (8001d28 <HAL_RCC_OscConfig+0x4b4>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c60:	f7fe ffb4 	bl	8000bcc <HAL_GetTick>
 8001c64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c66:	e008      	b.n	8001c7a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c68:	f7fe ffb0 	bl	8000bcc <HAL_GetTick>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	2b02      	cmp	r3, #2
 8001c74:	d901      	bls.n	8001c7a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001c76:	2303      	movs	r3, #3
 8001c78:	e093      	b.n	8001da2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c7a:	4b29      	ldr	r3, [pc, #164]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d1f0      	bne.n	8001c68 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	69da      	ldr	r2, [r3, #28]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6a1b      	ldr	r3, [r3, #32]
 8001c8e:	431a      	orrs	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c94:	019b      	lsls	r3, r3, #6
 8001c96:	431a      	orrs	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c9c:	085b      	lsrs	r3, r3, #1
 8001c9e:	3b01      	subs	r3, #1
 8001ca0:	041b      	lsls	r3, r3, #16
 8001ca2:	431a      	orrs	r2, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ca8:	061b      	lsls	r3, r3, #24
 8001caa:	431a      	orrs	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb0:	071b      	lsls	r3, r3, #28
 8001cb2:	491b      	ldr	r1, [pc, #108]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cb8:	4b1b      	ldr	r3, [pc, #108]	; (8001d28 <HAL_RCC_OscConfig+0x4b4>)
 8001cba:	2201      	movs	r2, #1
 8001cbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cbe:	f7fe ff85 	bl	8000bcc <HAL_GetTick>
 8001cc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cc4:	e008      	b.n	8001cd8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cc6:	f7fe ff81 	bl	8000bcc <HAL_GetTick>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d901      	bls.n	8001cd8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	e064      	b.n	8001da2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cd8:	4b11      	ldr	r3, [pc, #68]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d0f0      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x452>
 8001ce4:	e05c      	b.n	8001da0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ce6:	4b10      	ldr	r3, [pc, #64]	; (8001d28 <HAL_RCC_OscConfig+0x4b4>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cec:	f7fe ff6e 	bl	8000bcc <HAL_GetTick>
 8001cf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cf2:	e008      	b.n	8001d06 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cf4:	f7fe ff6a 	bl	8000bcc <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d901      	bls.n	8001d06 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e04d      	b.n	8001da2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d06:	4b06      	ldr	r3, [pc, #24]	; (8001d20 <HAL_RCC_OscConfig+0x4ac>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d1f0      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x480>
 8001d12:	e045      	b.n	8001da0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	699b      	ldr	r3, [r3, #24]
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d107      	bne.n	8001d2c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e040      	b.n	8001da2 <HAL_RCC_OscConfig+0x52e>
 8001d20:	40023800 	.word	0x40023800
 8001d24:	40007000 	.word	0x40007000
 8001d28:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001d2c:	4b1f      	ldr	r3, [pc, #124]	; (8001dac <HAL_RCC_OscConfig+0x538>)
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	699b      	ldr	r3, [r3, #24]
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d030      	beq.n	8001d9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d129      	bne.n	8001d9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d122      	bne.n	8001d9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d56:	68fa      	ldr	r2, [r7, #12]
 8001d58:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001d62:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d119      	bne.n	8001d9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d72:	085b      	lsrs	r3, r3, #1
 8001d74:	3b01      	subs	r3, #1
 8001d76:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d10f      	bne.n	8001d9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d86:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d107      	bne.n	8001d9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d001      	beq.n	8001da0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e000      	b.n	8001da2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001da0:	2300      	movs	r3, #0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3718      	adds	r7, #24
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	40023800 	.word	0x40023800

08001db0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d101      	bne.n	8001dc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e041      	b.n	8001e46 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d106      	bne.n	8001ddc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f000 f839 	bl	8001e4e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2202      	movs	r2, #2
 8001de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	3304      	adds	r3, #4
 8001dec:	4619      	mov	r1, r3
 8001dee:	4610      	mov	r0, r2
 8001df0:	f000 f9c0 	bl	8002174 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2201      	movs	r2, #1
 8001df8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2201      	movs	r2, #1
 8001e00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2201      	movs	r2, #1
 8001e08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2201      	movs	r2, #1
 8001e10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2201      	movs	r2, #1
 8001e18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2201      	movs	r2, #1
 8001e20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2201      	movs	r2, #1
 8001e28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2201      	movs	r2, #1
 8001e30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2201      	movs	r2, #1
 8001e38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2201      	movs	r2, #1
 8001e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001e44:	2300      	movs	r3, #0
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3708      	adds	r7, #8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	b083      	sub	sp, #12
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001e56:	bf00      	nop
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
	...

08001e64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b085      	sub	sp, #20
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d001      	beq.n	8001e7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e04e      	b.n	8001f1a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2202      	movs	r2, #2
 8001e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	68da      	ldr	r2, [r3, #12]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f042 0201 	orr.w	r2, r2, #1
 8001e92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a23      	ldr	r2, [pc, #140]	; (8001f28 <HAL_TIM_Base_Start_IT+0xc4>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d022      	beq.n	8001ee4 <HAL_TIM_Base_Start_IT+0x80>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ea6:	d01d      	beq.n	8001ee4 <HAL_TIM_Base_Start_IT+0x80>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a1f      	ldr	r2, [pc, #124]	; (8001f2c <HAL_TIM_Base_Start_IT+0xc8>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d018      	beq.n	8001ee4 <HAL_TIM_Base_Start_IT+0x80>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a1e      	ldr	r2, [pc, #120]	; (8001f30 <HAL_TIM_Base_Start_IT+0xcc>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d013      	beq.n	8001ee4 <HAL_TIM_Base_Start_IT+0x80>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a1c      	ldr	r2, [pc, #112]	; (8001f34 <HAL_TIM_Base_Start_IT+0xd0>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d00e      	beq.n	8001ee4 <HAL_TIM_Base_Start_IT+0x80>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a1b      	ldr	r2, [pc, #108]	; (8001f38 <HAL_TIM_Base_Start_IT+0xd4>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d009      	beq.n	8001ee4 <HAL_TIM_Base_Start_IT+0x80>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a19      	ldr	r2, [pc, #100]	; (8001f3c <HAL_TIM_Base_Start_IT+0xd8>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d004      	beq.n	8001ee4 <HAL_TIM_Base_Start_IT+0x80>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a18      	ldr	r2, [pc, #96]	; (8001f40 <HAL_TIM_Base_Start_IT+0xdc>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d111      	bne.n	8001f08 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f003 0307 	and.w	r3, r3, #7
 8001eee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	2b06      	cmp	r3, #6
 8001ef4:	d010      	beq.n	8001f18 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f042 0201 	orr.w	r2, r2, #1
 8001f04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f06:	e007      	b.n	8001f18 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f042 0201 	orr.w	r2, r2, #1
 8001f16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f18:	2300      	movs	r3, #0
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3714      	adds	r7, #20
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	40010000 	.word	0x40010000
 8001f2c:	40000400 	.word	0x40000400
 8001f30:	40000800 	.word	0x40000800
 8001f34:	40000c00 	.word	0x40000c00
 8001f38:	40010400 	.word	0x40010400
 8001f3c:	40014000 	.word	0x40014000
 8001f40:	40001800 	.word	0x40001800

08001f44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	68db      	ldr	r3, [r3, #12]
 8001f52:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	691b      	ldr	r3, [r3, #16]
 8001f5a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	f003 0302 	and.w	r3, r3, #2
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d020      	beq.n	8001fa8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f003 0302 	and.w	r3, r3, #2
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d01b      	beq.n	8001fa8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f06f 0202 	mvn.w	r2, #2
 8001f78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	699b      	ldr	r3, [r3, #24]
 8001f86:	f003 0303 	and.w	r3, r3, #3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d003      	beq.n	8001f96 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f000 f8d2 	bl	8002138 <HAL_TIM_IC_CaptureCallback>
 8001f94:	e005      	b.n	8001fa2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f96:	6878      	ldr	r0, [r7, #4]
 8001f98:	f000 f8c4 	bl	8002124 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f9c:	6878      	ldr	r0, [r7, #4]
 8001f9e:	f000 f8d5 	bl	800214c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	f003 0304 	and.w	r3, r3, #4
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d020      	beq.n	8001ff4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	f003 0304 	and.w	r3, r3, #4
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d01b      	beq.n	8001ff4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f06f 0204 	mvn.w	r2, #4
 8001fc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2202      	movs	r2, #2
 8001fca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	699b      	ldr	r3, [r3, #24]
 8001fd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d003      	beq.n	8001fe2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f000 f8ac 	bl	8002138 <HAL_TIM_IC_CaptureCallback>
 8001fe0:	e005      	b.n	8001fee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f000 f89e 	bl	8002124 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f000 f8af 	bl	800214c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	f003 0308 	and.w	r3, r3, #8
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d020      	beq.n	8002040 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	f003 0308 	and.w	r3, r3, #8
 8002004:	2b00      	cmp	r3, #0
 8002006:	d01b      	beq.n	8002040 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f06f 0208 	mvn.w	r2, #8
 8002010:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2204      	movs	r2, #4
 8002016:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	69db      	ldr	r3, [r3, #28]
 800201e:	f003 0303 	and.w	r3, r3, #3
 8002022:	2b00      	cmp	r3, #0
 8002024:	d003      	beq.n	800202e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f000 f886 	bl	8002138 <HAL_TIM_IC_CaptureCallback>
 800202c:	e005      	b.n	800203a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f000 f878 	bl	8002124 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f000 f889 	bl	800214c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2200      	movs	r2, #0
 800203e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	f003 0310 	and.w	r3, r3, #16
 8002046:	2b00      	cmp	r3, #0
 8002048:	d020      	beq.n	800208c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	f003 0310 	and.w	r3, r3, #16
 8002050:	2b00      	cmp	r3, #0
 8002052:	d01b      	beq.n	800208c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f06f 0210 	mvn.w	r2, #16
 800205c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2208      	movs	r2, #8
 8002062:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	69db      	ldr	r3, [r3, #28]
 800206a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800206e:	2b00      	cmp	r3, #0
 8002070:	d003      	beq.n	800207a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f000 f860 	bl	8002138 <HAL_TIM_IC_CaptureCallback>
 8002078:	e005      	b.n	8002086 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f000 f852 	bl	8002124 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	f000 f863 	bl	800214c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2200      	movs	r2, #0
 800208a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	f003 0301 	and.w	r3, r3, #1
 8002092:	2b00      	cmp	r3, #0
 8002094:	d00c      	beq.n	80020b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	f003 0301 	and.w	r3, r3, #1
 800209c:	2b00      	cmp	r3, #0
 800209e:	d007      	beq.n	80020b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f06f 0201 	mvn.w	r2, #1
 80020a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f7fe fc40 	bl	8000930 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d00c      	beq.n	80020d4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d007      	beq.n	80020d4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80020cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f000 f906 	bl	80022e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00c      	beq.n	80020f8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d007      	beq.n	80020f8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80020f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f000 f834 	bl	8002160 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	f003 0320 	and.w	r3, r3, #32
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d00c      	beq.n	800211c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	f003 0320 	and.w	r3, r3, #32
 8002108:	2b00      	cmp	r3, #0
 800210a:	d007      	beq.n	800211c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f06f 0220 	mvn.w	r2, #32
 8002114:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f000 f8d8 	bl	80022cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800211c:	bf00      	nop
 800211e:	3710      	adds	r7, #16
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}

08002124 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800212c:	bf00      	nop
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002140:	bf00      	nop
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002154:	bf00      	nop
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002168:	bf00      	nop
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	4a46      	ldr	r2, [pc, #280]	; (80022a0 <TIM_Base_SetConfig+0x12c>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d013      	beq.n	80021b4 <TIM_Base_SetConfig+0x40>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002192:	d00f      	beq.n	80021b4 <TIM_Base_SetConfig+0x40>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	4a43      	ldr	r2, [pc, #268]	; (80022a4 <TIM_Base_SetConfig+0x130>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d00b      	beq.n	80021b4 <TIM_Base_SetConfig+0x40>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	4a42      	ldr	r2, [pc, #264]	; (80022a8 <TIM_Base_SetConfig+0x134>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d007      	beq.n	80021b4 <TIM_Base_SetConfig+0x40>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	4a41      	ldr	r2, [pc, #260]	; (80022ac <TIM_Base_SetConfig+0x138>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d003      	beq.n	80021b4 <TIM_Base_SetConfig+0x40>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	4a40      	ldr	r2, [pc, #256]	; (80022b0 <TIM_Base_SetConfig+0x13c>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d108      	bne.n	80021c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	68fa      	ldr	r2, [r7, #12]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4a35      	ldr	r2, [pc, #212]	; (80022a0 <TIM_Base_SetConfig+0x12c>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d02b      	beq.n	8002226 <TIM_Base_SetConfig+0xb2>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021d4:	d027      	beq.n	8002226 <TIM_Base_SetConfig+0xb2>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a32      	ldr	r2, [pc, #200]	; (80022a4 <TIM_Base_SetConfig+0x130>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d023      	beq.n	8002226 <TIM_Base_SetConfig+0xb2>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a31      	ldr	r2, [pc, #196]	; (80022a8 <TIM_Base_SetConfig+0x134>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d01f      	beq.n	8002226 <TIM_Base_SetConfig+0xb2>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a30      	ldr	r2, [pc, #192]	; (80022ac <TIM_Base_SetConfig+0x138>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d01b      	beq.n	8002226 <TIM_Base_SetConfig+0xb2>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a2f      	ldr	r2, [pc, #188]	; (80022b0 <TIM_Base_SetConfig+0x13c>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d017      	beq.n	8002226 <TIM_Base_SetConfig+0xb2>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a2e      	ldr	r2, [pc, #184]	; (80022b4 <TIM_Base_SetConfig+0x140>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d013      	beq.n	8002226 <TIM_Base_SetConfig+0xb2>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a2d      	ldr	r2, [pc, #180]	; (80022b8 <TIM_Base_SetConfig+0x144>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d00f      	beq.n	8002226 <TIM_Base_SetConfig+0xb2>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a2c      	ldr	r2, [pc, #176]	; (80022bc <TIM_Base_SetConfig+0x148>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d00b      	beq.n	8002226 <TIM_Base_SetConfig+0xb2>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a2b      	ldr	r2, [pc, #172]	; (80022c0 <TIM_Base_SetConfig+0x14c>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d007      	beq.n	8002226 <TIM_Base_SetConfig+0xb2>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a2a      	ldr	r2, [pc, #168]	; (80022c4 <TIM_Base_SetConfig+0x150>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d003      	beq.n	8002226 <TIM_Base_SetConfig+0xb2>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a29      	ldr	r2, [pc, #164]	; (80022c8 <TIM_Base_SetConfig+0x154>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d108      	bne.n	8002238 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800222c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	68db      	ldr	r3, [r3, #12]
 8002232:	68fa      	ldr	r2, [r7, #12]
 8002234:	4313      	orrs	r3, r2
 8002236:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	695b      	ldr	r3, [r3, #20]
 8002242:	4313      	orrs	r3, r2
 8002244:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	68fa      	ldr	r2, [r7, #12]
 800224a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	689a      	ldr	r2, [r3, #8]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4a10      	ldr	r2, [pc, #64]	; (80022a0 <TIM_Base_SetConfig+0x12c>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d003      	beq.n	800226c <TIM_Base_SetConfig+0xf8>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	4a12      	ldr	r2, [pc, #72]	; (80022b0 <TIM_Base_SetConfig+0x13c>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d103      	bne.n	8002274 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	691a      	ldr	r2, [r3, #16]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2201      	movs	r2, #1
 8002278:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	691b      	ldr	r3, [r3, #16]
 800227e:	f003 0301 	and.w	r3, r3, #1
 8002282:	2b01      	cmp	r3, #1
 8002284:	d105      	bne.n	8002292 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	691b      	ldr	r3, [r3, #16]
 800228a:	f023 0201 	bic.w	r2, r3, #1
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	611a      	str	r2, [r3, #16]
  }
}
 8002292:	bf00      	nop
 8002294:	3714      	adds	r7, #20
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop
 80022a0:	40010000 	.word	0x40010000
 80022a4:	40000400 	.word	0x40000400
 80022a8:	40000800 	.word	0x40000800
 80022ac:	40000c00 	.word	0x40000c00
 80022b0:	40010400 	.word	0x40010400
 80022b4:	40014000 	.word	0x40014000
 80022b8:	40014400 	.word	0x40014400
 80022bc:	40014800 	.word	0x40014800
 80022c0:	40001800 	.word	0x40001800
 80022c4:	40001c00 	.word	0x40001c00
 80022c8:	40002000 	.word	0x40002000

080022cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80022d4:	bf00      	nop
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80022e8:	bf00      	nop
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f103 0208 	add.w	r2, r3, #8
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	f04f 32ff 	mov.w	r2, #4294967295
 800230c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	f103 0208 	add.w	r2, r3, #8
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f103 0208 	add.w	r2, r3, #8
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002328:	bf00      	nop
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002342:	bf00      	nop
 8002344:	370c      	adds	r7, #12
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr

0800234e <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800234e:	b480      	push	{r7}
 8002350:	b085      	sub	sp, #20
 8002352:	af00      	add	r7, sp, #0
 8002354:	6078      	str	r0, [r7, #4]
 8002356:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002364:	d103      	bne.n	800236e <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	691b      	ldr	r3, [r3, #16]
 800236a:	60fb      	str	r3, [r7, #12]
 800236c:	e00c      	b.n	8002388 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	3308      	adds	r3, #8
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	e002      	b.n	800237c <vListInsert+0x2e>
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	60fb      	str	r3, [r7, #12]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	68ba      	ldr	r2, [r7, #8]
 8002384:	429a      	cmp	r2, r3
 8002386:	d2f6      	bcs.n	8002376 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	685a      	ldr	r2, [r3, #4]
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	683a      	ldr	r2, [r7, #0]
 8002396:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	68fa      	ldr	r2, [r7, #12]
 800239c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	683a      	ldr	r2, [r7, #0]
 80023a2:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	1c5a      	adds	r2, r3, #1
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	601a      	str	r2, [r3, #0]
}
 80023b4:	bf00      	nop
 80023b6:	3714      	adds	r7, #20
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	691b      	ldr	r3, [r3, #16]
 80023cc:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	687a      	ldr	r2, [r7, #4]
 80023d4:	6892      	ldr	r2, [r2, #8]
 80023d6:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	6852      	ldr	r2, [r2, #4]
 80023e0:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d103      	bne.n	80023f4 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	689a      	ldr	r2, [r3, #8]
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	1e5a      	subs	r2, r3, #1
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
}
 8002408:	4618      	mov	r0, r3
 800240a:	3714      	adds	r7, #20
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b086      	sub	sp, #24
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800241e:	2301      	movs	r3, #1
 8002420:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d10a      	bne.n	8002442 <xQueueGenericReset+0x2e>
        __asm volatile
 800242c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002430:	f383 8811 	msr	BASEPRI, r3
 8002434:	f3bf 8f6f 	isb	sy
 8002438:	f3bf 8f4f 	dsb	sy
 800243c:	60fb      	str	r3, [r7, #12]
    }
 800243e:	bf00      	nop
 8002440:	e7fe      	b.n	8002440 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d05d      	beq.n	8002504 <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 800244c:	2b00      	cmp	r3, #0
 800244e:	d059      	beq.n	8002504 <xQueueGenericReset+0xf0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002458:	2100      	movs	r1, #0
 800245a:	fba3 2302 	umull	r2, r3, r3, r2
 800245e:	2b00      	cmp	r3, #0
 8002460:	d000      	beq.n	8002464 <xQueueGenericReset+0x50>
 8002462:	2101      	movs	r1, #1
 8002464:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8002466:	2b00      	cmp	r3, #0
 8002468:	d14c      	bne.n	8002504 <xQueueGenericReset+0xf0>
    {
        taskENTER_CRITICAL();
 800246a:	f001 fe6d 	bl	8004148 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002476:	6939      	ldr	r1, [r7, #16]
 8002478:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800247a:	fb01 f303 	mul.w	r3, r1, r3
 800247e:	441a      	add	r2, r3
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	2200      	movs	r2, #0
 8002488:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800249a:	3b01      	subs	r3, #1
 800249c:	6939      	ldr	r1, [r7, #16]
 800249e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80024a0:	fb01 f303 	mul.w	r3, r1, r3
 80024a4:	441a      	add	r2, r3
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	22ff      	movs	r2, #255	; 0xff
 80024ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	22ff      	movs	r2, #255	; 0xff
 80024b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d114      	bne.n	80024ea <xQueueGenericReset+0xd6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	691b      	ldr	r3, [r3, #16]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d01a      	beq.n	80024fe <xQueueGenericReset+0xea>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	3310      	adds	r3, #16
 80024cc:	4618      	mov	r0, r3
 80024ce:	f000 ffdb 	bl	8003488 <xTaskRemoveFromEventList>
 80024d2:	4603      	mov	r3, r0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d012      	beq.n	80024fe <xQueueGenericReset+0xea>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80024d8:	4b15      	ldr	r3, [pc, #84]	; (8002530 <xQueueGenericReset+0x11c>)
 80024da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024de:	601a      	str	r2, [r3, #0]
 80024e0:	f3bf 8f4f 	dsb	sy
 80024e4:	f3bf 8f6f 	isb	sy
 80024e8:	e009      	b.n	80024fe <xQueueGenericReset+0xea>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	3310      	adds	r3, #16
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7ff ff00 	bl	80022f4 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	3324      	adds	r3, #36	; 0x24
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7ff fefb 	bl	80022f4 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80024fe:	f001 fe53 	bl	80041a8 <vPortExitCritical>
 8002502:	e001      	b.n	8002508 <xQueueGenericReset+0xf4>
    }
    else
    {
        xReturn = pdFAIL;
 8002504:	2300      	movs	r3, #0
 8002506:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d10a      	bne.n	8002524 <xQueueGenericReset+0x110>
        __asm volatile
 800250e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002512:	f383 8811 	msr	BASEPRI, r3
 8002516:	f3bf 8f6f 	isb	sy
 800251a:	f3bf 8f4f 	dsb	sy
 800251e:	60bb      	str	r3, [r7, #8]
    }
 8002520:	bf00      	nop
 8002522:	e7fe      	b.n	8002522 <xQueueGenericReset+0x10e>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8002524:	697b      	ldr	r3, [r7, #20]
}
 8002526:	4618      	mov	r0, r3
 8002528:	3718      	adds	r7, #24
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	e000ed04 	.word	0xe000ed04

08002534 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002534:	b580      	push	{r7, lr}
 8002536:	b08a      	sub	sp, #40	; 0x28
 8002538:	af02      	add	r7, sp, #8
 800253a:	60f8      	str	r0, [r7, #12]
 800253c:	60b9      	str	r1, [r7, #8]
 800253e:	4613      	mov	r3, r2
 8002540:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8002542:	2300      	movs	r3, #0
 8002544:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d02e      	beq.n	80025aa <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800254c:	2100      	movs	r1, #0
 800254e:	68ba      	ldr	r2, [r7, #8]
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	fba3 2302 	umull	r2, r3, r3, r2
 8002556:	2b00      	cmp	r3, #0
 8002558:	d000      	beq.n	800255c <xQueueGenericCreate+0x28>
 800255a:	2101      	movs	r1, #1
 800255c:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800255e:	2b00      	cmp	r3, #0
 8002560:	d123      	bne.n	80025aa <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	68ba      	ldr	r2, [r7, #8]
 8002566:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800256a:	f113 0f51 	cmn.w	r3, #81	; 0x51
 800256e:	d81c      	bhi.n	80025aa <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	68ba      	ldr	r2, [r7, #8]
 8002574:	fb02 f303 	mul.w	r3, r2, r3
 8002578:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	3350      	adds	r3, #80	; 0x50
 800257e:	4618      	mov	r0, r3
 8002580:	f001 ff0c 	bl	800439c <pvPortMalloc>
 8002584:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d01c      	beq.n	80025c6 <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	3350      	adds	r3, #80	; 0x50
 8002594:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002596:	79fa      	ldrb	r2, [r7, #7]
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	9300      	str	r3, [sp, #0]
 800259c:	4613      	mov	r3, r2
 800259e:	697a      	ldr	r2, [r7, #20]
 80025a0:	68b9      	ldr	r1, [r7, #8]
 80025a2:	68f8      	ldr	r0, [r7, #12]
 80025a4:	f000 f814 	bl	80025d0 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 80025a8:	e00d      	b.n	80025c6 <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d10a      	bne.n	80025c6 <xQueueGenericCreate+0x92>
        __asm volatile
 80025b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025b4:	f383 8811 	msr	BASEPRI, r3
 80025b8:	f3bf 8f6f 	isb	sy
 80025bc:	f3bf 8f4f 	dsb	sy
 80025c0:	613b      	str	r3, [r7, #16]
    }
 80025c2:	bf00      	nop
 80025c4:	e7fe      	b.n	80025c4 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80025c6:	69fb      	ldr	r3, [r7, #28]
    }
 80025c8:	4618      	mov	r0, r3
 80025ca:	3720      	adds	r7, #32
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	607a      	str	r2, [r7, #4]
 80025dc:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d103      	bne.n	80025ec <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80025e4:	69bb      	ldr	r3, [r7, #24]
 80025e6:	69ba      	ldr	r2, [r7, #24]
 80025e8:	601a      	str	r2, [r3, #0]
 80025ea:	e002      	b.n	80025f2 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80025f2:	69bb      	ldr	r3, [r7, #24]
 80025f4:	68fa      	ldr	r2, [r7, #12]
 80025f6:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80025f8:	69bb      	ldr	r3, [r7, #24]
 80025fa:	68ba      	ldr	r2, [r7, #8]
 80025fc:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80025fe:	2101      	movs	r1, #1
 8002600:	69b8      	ldr	r0, [r7, #24]
 8002602:	f7ff ff07 	bl	8002414 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8002606:	69bb      	ldr	r3, [r7, #24]
 8002608:	78fa      	ldrb	r2, [r7, #3]
 800260a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    {
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 800260e:	78fb      	ldrb	r3, [r7, #3]
 8002610:	68ba      	ldr	r2, [r7, #8]
 8002612:	68f9      	ldr	r1, [r7, #12]
 8002614:	2073      	movs	r0, #115	; 0x73
 8002616:	f003 fdb5 	bl	8006184 <SEGGER_SYSVIEW_RecordU32x3>
}
 800261a:	bf00      	nop
 800261c:	3710      	adds	r7, #16
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
	...

08002624 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002624:	b590      	push	{r4, r7, lr}
 8002626:	b08f      	sub	sp, #60	; 0x3c
 8002628:	af02      	add	r7, sp, #8
 800262a:	60f8      	str	r0, [r7, #12]
 800262c:	60b9      	str	r1, [r7, #8]
 800262e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002630:	2300      	movs	r3, #0
 8002632:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800263a:	2b00      	cmp	r3, #0
 800263c:	d10a      	bne.n	8002654 <xQueueReceive+0x30>
        __asm volatile
 800263e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002642:	f383 8811 	msr	BASEPRI, r3
 8002646:	f3bf 8f6f 	isb	sy
 800264a:	f3bf 8f4f 	dsb	sy
 800264e:	623b      	str	r3, [r7, #32]
    }
 8002650:	bf00      	nop
 8002652:	e7fe      	b.n	8002652 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d103      	bne.n	8002662 <xQueueReceive+0x3e>
 800265a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800265c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265e:	2b00      	cmp	r3, #0
 8002660:	d101      	bne.n	8002666 <xQueueReceive+0x42>
 8002662:	2301      	movs	r3, #1
 8002664:	e000      	b.n	8002668 <xQueueReceive+0x44>
 8002666:	2300      	movs	r3, #0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d10a      	bne.n	8002682 <xQueueReceive+0x5e>
        __asm volatile
 800266c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002670:	f383 8811 	msr	BASEPRI, r3
 8002674:	f3bf 8f6f 	isb	sy
 8002678:	f3bf 8f4f 	dsb	sy
 800267c:	61fb      	str	r3, [r7, #28]
    }
 800267e:	bf00      	nop
 8002680:	e7fe      	b.n	8002680 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002682:	f001 f913 	bl	80038ac <xTaskGetSchedulerState>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d102      	bne.n	8002692 <xQueueReceive+0x6e>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d101      	bne.n	8002696 <xQueueReceive+0x72>
 8002692:	2301      	movs	r3, #1
 8002694:	e000      	b.n	8002698 <xQueueReceive+0x74>
 8002696:	2300      	movs	r3, #0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d10a      	bne.n	80026b2 <xQueueReceive+0x8e>
        __asm volatile
 800269c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026a0:	f383 8811 	msr	BASEPRI, r3
 80026a4:	f3bf 8f6f 	isb	sy
 80026a8:	f3bf 8f4f 	dsb	sy
 80026ac:	61bb      	str	r3, [r7, #24]
    }
 80026ae:	bf00      	nop
 80026b0:	e7fe      	b.n	80026b0 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80026b2:	f001 fd49 	bl	8004148 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80026b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026ba:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80026bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d02f      	beq.n	8002722 <xQueueReceive+0xfe>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80026c2:	68b9      	ldr	r1, [r7, #8]
 80026c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026c6:	f000 f8bd 	bl	8002844 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 80026ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026cc:	4618      	mov	r0, r3
 80026ce:	f004 fa87 	bl	8006be0 <SEGGER_SYSVIEW_ShrinkId>
 80026d2:	4604      	mov	r4, r0
 80026d4:	2000      	movs	r0, #0
 80026d6:	f004 fa83 	bl	8006be0 <SEGGER_SYSVIEW_ShrinkId>
 80026da:	4602      	mov	r2, r0
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2101      	movs	r1, #1
 80026e0:	9100      	str	r1, [sp, #0]
 80026e2:	4621      	mov	r1, r4
 80026e4:	205c      	movs	r0, #92	; 0x5c
 80026e6:	f003 fdc3 	bl	8006270 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80026ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ec:	1e5a      	subs	r2, r3, #1
 80026ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026f0:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80026f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026f4:	691b      	ldr	r3, [r3, #16]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d00f      	beq.n	800271a <xQueueReceive+0xf6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80026fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026fc:	3310      	adds	r3, #16
 80026fe:	4618      	mov	r0, r3
 8002700:	f000 fec2 	bl	8003488 <xTaskRemoveFromEventList>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d007      	beq.n	800271a <xQueueReceive+0xf6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800270a:	4b4d      	ldr	r3, [pc, #308]	; (8002840 <xQueueReceive+0x21c>)
 800270c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002710:	601a      	str	r2, [r3, #0]
 8002712:	f3bf 8f4f 	dsb	sy
 8002716:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800271a:	f001 fd45 	bl	80041a8 <vPortExitCritical>
                return pdPASS;
 800271e:	2301      	movs	r3, #1
 8002720:	e08a      	b.n	8002838 <xQueueReceive+0x214>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d113      	bne.n	8002750 <xQueueReceive+0x12c>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002728:	f001 fd3e 	bl	80041a8 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 800272c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800272e:	4618      	mov	r0, r3
 8002730:	f004 fa56 	bl	8006be0 <SEGGER_SYSVIEW_ShrinkId>
 8002734:	4604      	mov	r4, r0
 8002736:	2000      	movs	r0, #0
 8002738:	f004 fa52 	bl	8006be0 <SEGGER_SYSVIEW_ShrinkId>
 800273c:	4602      	mov	r2, r0
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2101      	movs	r1, #1
 8002742:	9100      	str	r1, [sp, #0]
 8002744:	4621      	mov	r1, r4
 8002746:	205c      	movs	r0, #92	; 0x5c
 8002748:	f003 fd92 	bl	8006270 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 800274c:	2300      	movs	r3, #0
 800274e:	e073      	b.n	8002838 <xQueueReceive+0x214>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002750:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002752:	2b00      	cmp	r3, #0
 8002754:	d106      	bne.n	8002764 <xQueueReceive+0x140>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002756:	f107 0310 	add.w	r3, r7, #16
 800275a:	4618      	mov	r0, r3
 800275c:	f000 ff6c 	bl	8003638 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002760:	2301      	movs	r3, #1
 8002762:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002764:	f001 fd20 	bl	80041a8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002768:	f000 fb6e 	bl	8002e48 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800276c:	f001 fcec 	bl	8004148 <vPortEnterCritical>
 8002770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002772:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002776:	b25b      	sxtb	r3, r3
 8002778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800277c:	d103      	bne.n	8002786 <xQueueReceive+0x162>
 800277e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002780:	2200      	movs	r2, #0
 8002782:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002788:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800278c:	b25b      	sxtb	r3, r3
 800278e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002792:	d103      	bne.n	800279c <xQueueReceive+0x178>
 8002794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002796:	2200      	movs	r2, #0
 8002798:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800279c:	f001 fd04 	bl	80041a8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80027a0:	1d3a      	adds	r2, r7, #4
 80027a2:	f107 0310 	add.w	r3, r7, #16
 80027a6:	4611      	mov	r1, r2
 80027a8:	4618      	mov	r0, r3
 80027aa:	f000 ff5b 	bl	8003664 <xTaskCheckForTimeOut>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d124      	bne.n	80027fe <xQueueReceive+0x1da>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80027b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80027b6:	f000 f8bd 	bl	8002934 <prvIsQueueEmpty>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d018      	beq.n	80027f2 <xQueueReceive+0x1ce>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80027c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027c2:	3324      	adds	r3, #36	; 0x24
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	4611      	mov	r1, r2
 80027c8:	4618      	mov	r0, r3
 80027ca:	f000 fdf1 	bl	80033b0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80027ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80027d0:	f000 f85e 	bl	8002890 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80027d4:	f000 fb46 	bl	8002e64 <xTaskResumeAll>
 80027d8:	4603      	mov	r3, r0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	f47f af69 	bne.w	80026b2 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 80027e0:	4b17      	ldr	r3, [pc, #92]	; (8002840 <xQueueReceive+0x21c>)
 80027e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	f3bf 8f4f 	dsb	sy
 80027ec:	f3bf 8f6f 	isb	sy
 80027f0:	e75f      	b.n	80026b2 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80027f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80027f4:	f000 f84c 	bl	8002890 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80027f8:	f000 fb34 	bl	8002e64 <xTaskResumeAll>
 80027fc:	e759      	b.n	80026b2 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80027fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002800:	f000 f846 	bl	8002890 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002804:	f000 fb2e 	bl	8002e64 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002808:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800280a:	f000 f893 	bl	8002934 <prvIsQueueEmpty>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	f43f af4e 	beq.w	80026b2 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002818:	4618      	mov	r0, r3
 800281a:	f004 f9e1 	bl	8006be0 <SEGGER_SYSVIEW_ShrinkId>
 800281e:	4604      	mov	r4, r0
 8002820:	2000      	movs	r0, #0
 8002822:	f004 f9dd 	bl	8006be0 <SEGGER_SYSVIEW_ShrinkId>
 8002826:	4602      	mov	r2, r0
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2101      	movs	r1, #1
 800282c:	9100      	str	r1, [sp, #0]
 800282e:	4621      	mov	r1, r4
 8002830:	205c      	movs	r0, #92	; 0x5c
 8002832:	f003 fd1d 	bl	8006270 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8002836:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002838:	4618      	mov	r0, r3
 800283a:	3734      	adds	r7, #52	; 0x34
 800283c:	46bd      	mov	sp, r7
 800283e:	bd90      	pop	{r4, r7, pc}
 8002840:	e000ed04 	.word	0xe000ed04

08002844 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
 800284c:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002852:	2b00      	cmp	r3, #0
 8002854:	d018      	beq.n	8002888 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	68da      	ldr	r2, [r3, #12]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285e:	441a      	add	r2, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	68da      	ldr	r2, [r3, #12]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	429a      	cmp	r2, r3
 800286e:	d303      	bcc.n	8002878 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	68d9      	ldr	r1, [r3, #12]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002880:	461a      	mov	r2, r3
 8002882:	6838      	ldr	r0, [r7, #0]
 8002884:	f004 fba8 	bl	8006fd8 <memcpy>
    }
}
 8002888:	bf00      	nop
 800288a:	3708      	adds	r7, #8
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}

08002890 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b084      	sub	sp, #16
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002898:	f001 fc56 	bl	8004148 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80028a2:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80028a4:	e011      	b.n	80028ca <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d012      	beq.n	80028d4 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	3324      	adds	r3, #36	; 0x24
 80028b2:	4618      	mov	r0, r3
 80028b4:	f000 fde8 	bl	8003488 <xTaskRemoveFromEventList>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80028be:	f000 ff37 	bl	8003730 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80028c2:	7bfb      	ldrb	r3, [r7, #15]
 80028c4:	3b01      	subs	r3, #1
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80028ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	dce9      	bgt.n	80028a6 <prvUnlockQueue+0x16>
 80028d2:	e000      	b.n	80028d6 <prvUnlockQueue+0x46>
                    break;
 80028d4:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	22ff      	movs	r2, #255	; 0xff
 80028da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 80028de:	f001 fc63 	bl	80041a8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80028e2:	f001 fc31 	bl	8004148 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80028ec:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80028ee:	e011      	b.n	8002914 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	691b      	ldr	r3, [r3, #16]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d012      	beq.n	800291e <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	3310      	adds	r3, #16
 80028fc:	4618      	mov	r0, r3
 80028fe:	f000 fdc3 	bl	8003488 <xTaskRemoveFromEventList>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d001      	beq.n	800290c <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002908:	f000 ff12 	bl	8003730 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800290c:	7bbb      	ldrb	r3, [r7, #14]
 800290e:	3b01      	subs	r3, #1
 8002910:	b2db      	uxtb	r3, r3
 8002912:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002914:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002918:	2b00      	cmp	r3, #0
 800291a:	dce9      	bgt.n	80028f0 <prvUnlockQueue+0x60>
 800291c:	e000      	b.n	8002920 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800291e:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	22ff      	movs	r2, #255	; 0xff
 8002924:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002928:	f001 fc3e 	bl	80041a8 <vPortExitCritical>
}
 800292c:	bf00      	nop
 800292e:	3710      	adds	r7, #16
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}

08002934 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800293c:	f001 fc04 	bl	8004148 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002944:	2b00      	cmp	r3, #0
 8002946:	d102      	bne.n	800294e <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002948:	2301      	movs	r3, #1
 800294a:	60fb      	str	r3, [r7, #12]
 800294c:	e001      	b.n	8002952 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800294e:	2300      	movs	r3, #0
 8002950:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002952:	f001 fc29 	bl	80041a8 <vPortExitCritical>

    return xReturn;
 8002956:	68fb      	ldr	r3, [r7, #12]
}
 8002958:	4618      	mov	r0, r3
 800295a:	3710      	adds	r7, #16
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}

08002960 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002960:	b580      	push	{r7, lr}
 8002962:	b086      	sub	sp, #24
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 800296a:	2300      	movs	r3, #0
 800296c:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d10a      	bne.n	800298a <vQueueAddToRegistry+0x2a>
        __asm volatile
 8002974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002978:	f383 8811 	msr	BASEPRI, r3
 800297c:	f3bf 8f6f 	isb	sy
 8002980:	f3bf 8f4f 	dsb	sy
 8002984:	60fb      	str	r3, [r7, #12]
    }
 8002986:	bf00      	nop
 8002988:	e7fe      	b.n	8002988 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d024      	beq.n	80029da <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002990:	2300      	movs	r3, #0
 8002992:	617b      	str	r3, [r7, #20]
 8002994:	e01e      	b.n	80029d4 <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8002996:	4a1c      	ldr	r2, [pc, #112]	; (8002a08 <vQueueAddToRegistry+0xa8>)
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	00db      	lsls	r3, r3, #3
 800299c:	4413      	add	r3, r2
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d105      	bne.n	80029b2 <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	00db      	lsls	r3, r3, #3
 80029aa:	4a17      	ldr	r2, [pc, #92]	; (8002a08 <vQueueAddToRegistry+0xa8>)
 80029ac:	4413      	add	r3, r2
 80029ae:	613b      	str	r3, [r7, #16]
                    break;
 80029b0:	e013      	b.n	80029da <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d10a      	bne.n	80029ce <vQueueAddToRegistry+0x6e>
 80029b8:	4a13      	ldr	r2, [pc, #76]	; (8002a08 <vQueueAddToRegistry+0xa8>)
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d104      	bne.n	80029ce <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	00db      	lsls	r3, r3, #3
 80029c8:	4a0f      	ldr	r2, [pc, #60]	; (8002a08 <vQueueAddToRegistry+0xa8>)
 80029ca:	4413      	add	r3, r2
 80029cc:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	3301      	adds	r3, #1
 80029d2:	617b      	str	r3, [r7, #20]
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	2b07      	cmp	r3, #7
 80029d8:	d9dd      	bls.n	8002996 <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d00f      	beq.n	8002a00 <vQueueAddToRegistry+0xa0>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	683a      	ldr	r2, [r7, #0]
 80029e4:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	4618      	mov	r0, r3
 80029f0:	f004 f8f6 	bl	8006be0 <SEGGER_SYSVIEW_ShrinkId>
 80029f4:	4601      	mov	r1, r0
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	461a      	mov	r2, r3
 80029fa:	2071      	movs	r0, #113	; 0x71
 80029fc:	f003 fb68 	bl	80060d0 <SEGGER_SYSVIEW_RecordU32x2>
        }
    }
 8002a00:	bf00      	nop
 8002a02:	3718      	adds	r7, #24
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	200000d4 	.word	0x200000d4

08002a0c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b086      	sub	sp, #24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	60b9      	str	r1, [r7, #8]
 8002a16:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002a1c:	f001 fb94 	bl	8004148 <vPortEnterCritical>
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002a26:	b25b      	sxtb	r3, r3
 8002a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a2c:	d103      	bne.n	8002a36 <vQueueWaitForMessageRestricted+0x2a>
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	2200      	movs	r2, #0
 8002a32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002a3c:	b25b      	sxtb	r3, r3
 8002a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a42:	d103      	bne.n	8002a4c <vQueueWaitForMessageRestricted+0x40>
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	2200      	movs	r2, #0
 8002a48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002a4c:	f001 fbac 	bl	80041a8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d106      	bne.n	8002a66 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	3324      	adds	r3, #36	; 0x24
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	68b9      	ldr	r1, [r7, #8]
 8002a60:	4618      	mov	r0, r3
 8002a62:	f000 fcc9 	bl	80033f8 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002a66:	6978      	ldr	r0, [r7, #20]
 8002a68:	f7ff ff12 	bl	8002890 <prvUnlockQueue>
    }
 8002a6c:	bf00      	nop
 8002a6e:	3718      	adds	r7, #24
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}

08002a74 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b08c      	sub	sp, #48	; 0x30
 8002a78:	af04      	add	r7, sp, #16
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	60b9      	str	r1, [r7, #8]
 8002a7e:	603b      	str	r3, [r7, #0]
 8002a80:	4613      	mov	r3, r2
 8002a82:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002a84:	88fb      	ldrh	r3, [r7, #6]
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f001 fc87 	bl	800439c <pvPortMalloc>
 8002a8e:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d013      	beq.n	8002abe <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002a96:	2058      	movs	r0, #88	; 0x58
 8002a98:	f001 fc80 	bl	800439c <pvPortMalloc>
 8002a9c:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d008      	beq.n	8002ab6 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8002aa4:	2258      	movs	r2, #88	; 0x58
 8002aa6:	2100      	movs	r1, #0
 8002aa8:	69f8      	ldr	r0, [r7, #28]
 8002aaa:	f004 fa67 	bl	8006f7c <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	697a      	ldr	r2, [r7, #20]
 8002ab2:	631a      	str	r2, [r3, #48]	; 0x30
 8002ab4:	e005      	b.n	8002ac2 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8002ab6:	6978      	ldr	r0, [r7, #20]
 8002ab8:	f001 fd2a 	bl	8004510 <vPortFree>
 8002abc:	e001      	b.n	8002ac2 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d013      	beq.n	8002af0 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002ac8:	88fa      	ldrh	r2, [r7, #6]
 8002aca:	2300      	movs	r3, #0
 8002acc:	9303      	str	r3, [sp, #12]
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	9302      	str	r3, [sp, #8]
 8002ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ad4:	9301      	str	r3, [sp, #4]
 8002ad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ad8:	9300      	str	r3, [sp, #0]
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	68b9      	ldr	r1, [r7, #8]
 8002ade:	68f8      	ldr	r0, [r7, #12]
 8002ae0:	f000 f80e 	bl	8002b00 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002ae4:	69f8      	ldr	r0, [r7, #28]
 8002ae6:	f000 f899 	bl	8002c1c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002aea:	2301      	movs	r3, #1
 8002aec:	61bb      	str	r3, [r7, #24]
 8002aee:	e002      	b.n	8002af6 <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002af0:	f04f 33ff 	mov.w	r3, #4294967295
 8002af4:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002af6:	69bb      	ldr	r3, [r7, #24]
    }
 8002af8:	4618      	mov	r0, r3
 8002afa:	3720      	adds	r7, #32
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b088      	sub	sp, #32
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	60f8      	str	r0, [r7, #12]
 8002b08:	60b9      	str	r1, [r7, #8]
 8002b0a:	607a      	str	r2, [r7, #4]
 8002b0c:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b10:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	461a      	mov	r2, r3
 8002b18:	21a5      	movs	r1, #165	; 0xa5
 8002b1a:	f004 fa2f 	bl	8006f7c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002b28:	3b01      	subs	r3, #1
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	4413      	add	r3, r2
 8002b2e:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	f023 0307 	bic.w	r3, r3, #7
 8002b36:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002b38:	69bb      	ldr	r3, [r7, #24]
 8002b3a:	f003 0307 	and.w	r3, r3, #7
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00a      	beq.n	8002b58 <prvInitialiseNewTask+0x58>
        __asm volatile
 8002b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b46:	f383 8811 	msr	BASEPRI, r3
 8002b4a:	f3bf 8f6f 	isb	sy
 8002b4e:	f3bf 8f4f 	dsb	sy
 8002b52:	617b      	str	r3, [r7, #20]
    }
 8002b54:	bf00      	nop
 8002b56:	e7fe      	b.n	8002b56 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d01e      	beq.n	8002b9c <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002b5e:	2300      	movs	r3, #0
 8002b60:	61fb      	str	r3, [r7, #28]
 8002b62:	e012      	b.n	8002b8a <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002b64:	68ba      	ldr	r2, [r7, #8]
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	4413      	add	r3, r2
 8002b6a:	7819      	ldrb	r1, [r3, #0]
 8002b6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	4413      	add	r3, r2
 8002b72:	3334      	adds	r3, #52	; 0x34
 8002b74:	460a      	mov	r2, r1
 8002b76:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002b78:	68ba      	ldr	r2, [r7, #8]
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	4413      	add	r3, r2
 8002b7e:	781b      	ldrb	r3, [r3, #0]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d006      	beq.n	8002b92 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	3301      	adds	r3, #1
 8002b88:	61fb      	str	r3, [r7, #28]
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	2b09      	cmp	r3, #9
 8002b8e:	d9e9      	bls.n	8002b64 <prvInitialiseNewTask+0x64>
 8002b90:	e000      	b.n	8002b94 <prvInitialiseNewTask+0x94>
            {
                break;
 8002b92:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b96:	2200      	movs	r2, #0
 8002b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8002b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b9e:	2b04      	cmp	r3, #4
 8002ba0:	d90a      	bls.n	8002bb8 <prvInitialiseNewTask+0xb8>
        __asm volatile
 8002ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ba6:	f383 8811 	msr	BASEPRI, r3
 8002baa:	f3bf 8f6f 	isb	sy
 8002bae:	f3bf 8f4f 	dsb	sy
 8002bb2:	613b      	str	r3, [r7, #16]
    }
 8002bb4:	bf00      	nop
 8002bb6:	e7fe      	b.n	8002bb6 <prvInitialiseNewTask+0xb6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bba:	2b04      	cmp	r3, #4
 8002bbc:	d901      	bls.n	8002bc2 <prvInitialiseNewTask+0xc2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002bbe:	2304      	movs	r3, #4
 8002bc0:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bc4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002bc6:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8002bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002bcc:	649a      	str	r2, [r3, #72]	; 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bd0:	3304      	adds	r3, #4
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7ff fbae 	bl	8002334 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bda:	3318      	adds	r3, #24
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7ff fba9 	bl	8002334 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002be2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002be4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002be6:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bea:	f1c3 0205 	rsb	r2, r3, #5
 8002bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bf0:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002bf6:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002bf8:	683a      	ldr	r2, [r7, #0]
 8002bfa:	68f9      	ldr	r1, [r7, #12]
 8002bfc:	69b8      	ldr	r0, [r7, #24]
 8002bfe:	f001 f977 	bl	8003ef0 <pxPortInitialiseStack>
 8002c02:	4602      	mov	r2, r0
 8002c04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c06:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002c08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d002      	beq.n	8002c14 <prvInitialiseNewTask+0x114>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c12:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002c14:	bf00      	nop
 8002c16:	3720      	adds	r7, #32
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}

08002c1c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002c1c:	b5b0      	push	{r4, r5, r7, lr}
 8002c1e:	b086      	sub	sp, #24
 8002c20:	af02      	add	r7, sp, #8
 8002c22:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002c24:	f001 fa90 	bl	8004148 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002c28:	4b4f      	ldr	r3, [pc, #316]	; (8002d68 <prvAddNewTaskToReadyList+0x14c>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	4a4e      	ldr	r2, [pc, #312]	; (8002d68 <prvAddNewTaskToReadyList+0x14c>)
 8002c30:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002c32:	4b4e      	ldr	r3, [pc, #312]	; (8002d6c <prvAddNewTaskToReadyList+0x150>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d109      	bne.n	8002c4e <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002c3a:	4a4c      	ldr	r2, [pc, #304]	; (8002d6c <prvAddNewTaskToReadyList+0x150>)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002c40:	4b49      	ldr	r3, [pc, #292]	; (8002d68 <prvAddNewTaskToReadyList+0x14c>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d110      	bne.n	8002c6a <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002c48:	f000 fd96 	bl	8003778 <prvInitialiseTaskLists>
 8002c4c:	e00d      	b.n	8002c6a <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002c4e:	4b48      	ldr	r3, [pc, #288]	; (8002d70 <prvAddNewTaskToReadyList+0x154>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d109      	bne.n	8002c6a <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002c56:	4b45      	ldr	r3, [pc, #276]	; (8002d6c <prvAddNewTaskToReadyList+0x150>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d802      	bhi.n	8002c6a <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002c64:	4a41      	ldr	r2, [pc, #260]	; (8002d6c <prvAddNewTaskToReadyList+0x150>)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002c6a:	4b42      	ldr	r3, [pc, #264]	; (8002d74 <prvAddNewTaskToReadyList+0x158>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	3301      	adds	r3, #1
 8002c70:	4a40      	ldr	r2, [pc, #256]	; (8002d74 <prvAddNewTaskToReadyList+0x158>)
 8002c72:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002c74:	4b3f      	ldr	r3, [pc, #252]	; (8002d74 <prvAddNewTaskToReadyList+0x158>)
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	641a      	str	r2, [r3, #64]	; 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d016      	beq.n	8002cb0 <prvAddNewTaskToReadyList+0x94>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4618      	mov	r0, r3
 8002c86:	f003 fee5 	bl	8006a54 <SEGGER_SYSVIEW_OnTaskCreate>
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c9a:	461d      	mov	r5, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	461c      	mov	r4, r3
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca6:	1ae3      	subs	r3, r4, r3
 8002ca8:	9300      	str	r3, [sp, #0]
 8002caa:	462b      	mov	r3, r5
 8002cac:	f001 fdf2 	bl	8004894 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f003 ff52 	bl	8006b5c <SEGGER_SYSVIEW_OnTaskStartReady>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	409a      	lsls	r2, r3
 8002cc0:	4b2d      	ldr	r3, [pc, #180]	; (8002d78 <prvAddNewTaskToReadyList+0x15c>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	4a2c      	ldr	r2, [pc, #176]	; (8002d78 <prvAddNewTaskToReadyList+0x15c>)
 8002cc8:	6013      	str	r3, [r2, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cce:	492b      	ldr	r1, [pc, #172]	; (8002d7c <prvAddNewTaskToReadyList+0x160>)
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	4413      	add	r3, r2
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	440b      	add	r3, r1
 8002cda:	3304      	adds	r3, #4
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	60fb      	str	r3, [r7, #12]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	68fa      	ldr	r2, [r7, #12]
 8002ce4:	609a      	str	r2, [r3, #8]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	689a      	ldr	r2, [r3, #8]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	60da      	str	r2, [r3, #12]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	3204      	adds	r2, #4
 8002cf6:	605a      	str	r2, [r3, #4]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	1d1a      	adds	r2, r3, #4
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	609a      	str	r2, [r3, #8]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d04:	4613      	mov	r3, r2
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	4413      	add	r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	4a1b      	ldr	r2, [pc, #108]	; (8002d7c <prvAddNewTaskToReadyList+0x160>)
 8002d0e:	441a      	add	r2, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	615a      	str	r2, [r3, #20]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d18:	4918      	ldr	r1, [pc, #96]	; (8002d7c <prvAddNewTaskToReadyList+0x160>)
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	009b      	lsls	r3, r3, #2
 8002d1e:	4413      	add	r3, r2
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	440b      	add	r3, r1
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	1c59      	adds	r1, r3, #1
 8002d28:	4814      	ldr	r0, [pc, #80]	; (8002d7c <prvAddNewTaskToReadyList+0x160>)
 8002d2a:	4613      	mov	r3, r2
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	4413      	add	r3, r2
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	4403      	add	r3, r0
 8002d34:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002d36:	f001 fa37 	bl	80041a8 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002d3a:	4b0d      	ldr	r3, [pc, #52]	; (8002d70 <prvAddNewTaskToReadyList+0x154>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d00e      	beq.n	8002d60 <prvAddNewTaskToReadyList+0x144>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002d42:	4b0a      	ldr	r3, [pc, #40]	; (8002d6c <prvAddNewTaskToReadyList+0x150>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d207      	bcs.n	8002d60 <prvAddNewTaskToReadyList+0x144>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8002d50:	4b0b      	ldr	r3, [pc, #44]	; (8002d80 <prvAddNewTaskToReadyList+0x164>)
 8002d52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d56:	601a      	str	r2, [r3, #0]
 8002d58:	f3bf 8f4f 	dsb	sy
 8002d5c:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002d60:	bf00      	nop
 8002d62:	3710      	adds	r7, #16
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bdb0      	pop	{r4, r5, r7, pc}
 8002d68:	200001ec 	.word	0x200001ec
 8002d6c:	20000114 	.word	0x20000114
 8002d70:	200001f8 	.word	0x200001f8
 8002d74:	20000208 	.word	0x20000208
 8002d78:	200001f4 	.word	0x200001f4
 8002d7c:	20000118 	.word	0x20000118
 8002d80:	e000ed04 	.word	0xe000ed04

08002d84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b086      	sub	sp, #24
 8002d88:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8002d8a:	4b27      	ldr	r3, [pc, #156]	; (8002e28 <vTaskStartScheduler+0xa4>)
 8002d8c:	9301      	str	r3, [sp, #4]
 8002d8e:	2300      	movs	r3, #0
 8002d90:	9300      	str	r3, [sp, #0]
 8002d92:	2300      	movs	r3, #0
 8002d94:	2282      	movs	r2, #130	; 0x82
 8002d96:	4925      	ldr	r1, [pc, #148]	; (8002e2c <vTaskStartScheduler+0xa8>)
 8002d98:	4825      	ldr	r0, [pc, #148]	; (8002e30 <vTaskStartScheduler+0xac>)
 8002d9a:	f7ff fe6b 	bl	8002a74 <xTaskCreate>
 8002d9e:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d102      	bne.n	8002dac <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 8002da6:	f000 fe1f 	bl	80039e8 <xTimerCreateTimerTask>
 8002daa:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d124      	bne.n	8002dfc <vTaskStartScheduler+0x78>
        __asm volatile
 8002db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002db6:	f383 8811 	msr	BASEPRI, r3
 8002dba:	f3bf 8f6f 	isb	sy
 8002dbe:	f3bf 8f4f 	dsb	sy
 8002dc2:	60bb      	str	r3, [r7, #8]
    }
 8002dc4:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8002dc6:	4b1b      	ldr	r3, [pc, #108]	; (8002e34 <vTaskStartScheduler+0xb0>)
 8002dc8:	f04f 32ff 	mov.w	r2, #4294967295
 8002dcc:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002dce:	4b1a      	ldr	r3, [pc, #104]	; (8002e38 <vTaskStartScheduler+0xb4>)
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002dd4:	4b19      	ldr	r3, [pc, #100]	; (8002e3c <vTaskStartScheduler+0xb8>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8002dda:	4b19      	ldr	r3, [pc, #100]	; (8002e40 <vTaskStartScheduler+0xbc>)
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	4b12      	ldr	r3, [pc, #72]	; (8002e28 <vTaskStartScheduler+0xa4>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d102      	bne.n	8002dec <vTaskStartScheduler+0x68>
 8002de6:	f003 fe19 	bl	8006a1c <SEGGER_SYSVIEW_OnIdle>
 8002dea:	e004      	b.n	8002df6 <vTaskStartScheduler+0x72>
 8002dec:	4b14      	ldr	r3, [pc, #80]	; (8002e40 <vTaskStartScheduler+0xbc>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4618      	mov	r0, r3
 8002df2:	f003 fe71 	bl	8006ad8 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8002df6:	f001 f905 	bl	8004004 <xPortStartScheduler>
 8002dfa:	e00e      	b.n	8002e1a <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e02:	d10a      	bne.n	8002e1a <vTaskStartScheduler+0x96>
        __asm volatile
 8002e04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e08:	f383 8811 	msr	BASEPRI, r3
 8002e0c:	f3bf 8f6f 	isb	sy
 8002e10:	f3bf 8f4f 	dsb	sy
 8002e14:	607b      	str	r3, [r7, #4]
    }
 8002e16:	bf00      	nop
 8002e18:	e7fe      	b.n	8002e18 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002e1a:	4b0a      	ldr	r3, [pc, #40]	; (8002e44 <vTaskStartScheduler+0xc0>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
}
 8002e1e:	bf00      	nop
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	20000210 	.word	0x20000210
 8002e2c:	080078e8 	.word	0x080078e8
 8002e30:	08003749 	.word	0x08003749
 8002e34:	2000020c 	.word	0x2000020c
 8002e38:	200001f8 	.word	0x200001f8
 8002e3c:	200001f0 	.word	0x200001f0
 8002e40:	20000114 	.word	0x20000114
 8002e44:	2000000c 	.word	0x2000000c

08002e48 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002e48:	b480      	push	{r7}
 8002e4a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002e4c:	4b04      	ldr	r3, [pc, #16]	; (8002e60 <vTaskSuspendAll+0x18>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	3301      	adds	r3, #1
 8002e52:	4a03      	ldr	r2, [pc, #12]	; (8002e60 <vTaskSuspendAll+0x18>)
 8002e54:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002e56:	bf00      	nop
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr
 8002e60:	20000214 	.word	0x20000214

08002e64 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b088      	sub	sp, #32
 8002e68:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8002e72:	4b73      	ldr	r3, [pc, #460]	; (8003040 <xTaskResumeAll+0x1dc>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d10a      	bne.n	8002e90 <xTaskResumeAll+0x2c>
        __asm volatile
 8002e7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e7e:	f383 8811 	msr	BASEPRI, r3
 8002e82:	f3bf 8f6f 	isb	sy
 8002e86:	f3bf 8f4f 	dsb	sy
 8002e8a:	607b      	str	r3, [r7, #4]
    }
 8002e8c:	bf00      	nop
 8002e8e:	e7fe      	b.n	8002e8e <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002e90:	f001 f95a 	bl	8004148 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002e94:	4b6a      	ldr	r3, [pc, #424]	; (8003040 <xTaskResumeAll+0x1dc>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	3b01      	subs	r3, #1
 8002e9a:	4a69      	ldr	r2, [pc, #420]	; (8003040 <xTaskResumeAll+0x1dc>)
 8002e9c:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002e9e:	4b68      	ldr	r3, [pc, #416]	; (8003040 <xTaskResumeAll+0x1dc>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	f040 80c4 	bne.w	8003030 <xTaskResumeAll+0x1cc>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002ea8:	4b66      	ldr	r3, [pc, #408]	; (8003044 <xTaskResumeAll+0x1e0>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f000 80bf 	beq.w	8003030 <xTaskResumeAll+0x1cc>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002eb2:	e08e      	b.n	8002fd2 <xTaskResumeAll+0x16e>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002eb4:	4b64      	ldr	r3, [pc, #400]	; (8003048 <xTaskResumeAll+0x1e4>)
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ec0:	613b      	str	r3, [r7, #16]
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	69db      	ldr	r3, [r3, #28]
 8002ec6:	69fa      	ldr	r2, [r7, #28]
 8002ec8:	6a12      	ldr	r2, [r2, #32]
 8002eca:	609a      	str	r2, [r3, #8]
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	6a1b      	ldr	r3, [r3, #32]
 8002ed0:	69fa      	ldr	r2, [r7, #28]
 8002ed2:	69d2      	ldr	r2, [r2, #28]
 8002ed4:	605a      	str	r2, [r3, #4]
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	685a      	ldr	r2, [r3, #4]
 8002eda:	69fb      	ldr	r3, [r7, #28]
 8002edc:	3318      	adds	r3, #24
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d103      	bne.n	8002eea <xTaskResumeAll+0x86>
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	6a1a      	ldr	r2, [r3, #32]
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	605a      	str	r2, [r3, #4]
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	2200      	movs	r2, #0
 8002eee:	629a      	str	r2, [r3, #40]	; 0x28
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	1e5a      	subs	r2, r3, #1
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	695b      	ldr	r3, [r3, #20]
 8002efe:	60fb      	str	r3, [r7, #12]
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	69fa      	ldr	r2, [r7, #28]
 8002f06:	68d2      	ldr	r2, [r2, #12]
 8002f08:	609a      	str	r2, [r3, #8]
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	69fa      	ldr	r2, [r7, #28]
 8002f10:	6892      	ldr	r2, [r2, #8]
 8002f12:	605a      	str	r2, [r3, #4]
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	685a      	ldr	r2, [r3, #4]
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	3304      	adds	r3, #4
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d103      	bne.n	8002f28 <xTaskResumeAll+0xc4>
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	68da      	ldr	r2, [r3, #12]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	605a      	str	r2, [r3, #4]
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	615a      	str	r2, [r3, #20]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	1e5a      	subs	r2, r3, #1
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f003 fe0e 	bl	8006b5c <SEGGER_SYSVIEW_OnTaskStartReady>
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f44:	2201      	movs	r2, #1
 8002f46:	409a      	lsls	r2, r3
 8002f48:	4b40      	ldr	r3, [pc, #256]	; (800304c <xTaskResumeAll+0x1e8>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	4a3f      	ldr	r2, [pc, #252]	; (800304c <xTaskResumeAll+0x1e8>)
 8002f50:	6013      	str	r3, [r2, #0]
 8002f52:	69fb      	ldr	r3, [r7, #28]
 8002f54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f56:	493e      	ldr	r1, [pc, #248]	; (8003050 <xTaskResumeAll+0x1ec>)
 8002f58:	4613      	mov	r3, r2
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	4413      	add	r3, r2
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	440b      	add	r3, r1
 8002f62:	3304      	adds	r3, #4
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	60bb      	str	r3, [r7, #8]
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	68ba      	ldr	r2, [r7, #8]
 8002f6c:	609a      	str	r2, [r3, #8]
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	689a      	ldr	r2, [r3, #8]
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	60da      	str	r2, [r3, #12]
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	69fa      	ldr	r2, [r7, #28]
 8002f7c:	3204      	adds	r2, #4
 8002f7e:	605a      	str	r2, [r3, #4]
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	1d1a      	adds	r2, r3, #4
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	609a      	str	r2, [r3, #8]
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	4413      	add	r3, r2
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	4a2e      	ldr	r2, [pc, #184]	; (8003050 <xTaskResumeAll+0x1ec>)
 8002f96:	441a      	add	r2, r3
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	615a      	str	r2, [r3, #20]
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fa0:	492b      	ldr	r1, [pc, #172]	; (8003050 <xTaskResumeAll+0x1ec>)
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	4413      	add	r3, r2
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	440b      	add	r3, r1
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	1c59      	adds	r1, r3, #1
 8002fb0:	4827      	ldr	r0, [pc, #156]	; (8003050 <xTaskResumeAll+0x1ec>)
 8002fb2:	4613      	mov	r3, r2
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	4413      	add	r3, r2
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	4403      	add	r3, r0
 8002fbc:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fc2:	4b24      	ldr	r3, [pc, #144]	; (8003054 <xTaskResumeAll+0x1f0>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d302      	bcc.n	8002fd2 <xTaskResumeAll+0x16e>
                    {
                        xYieldPending = pdTRUE;
 8002fcc:	4b22      	ldr	r3, [pc, #136]	; (8003058 <xTaskResumeAll+0x1f4>)
 8002fce:	2201      	movs	r2, #1
 8002fd0:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002fd2:	4b1d      	ldr	r3, [pc, #116]	; (8003048 <xTaskResumeAll+0x1e4>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	f47f af6c 	bne.w	8002eb4 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002fdc:	69fb      	ldr	r3, [r7, #28]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d001      	beq.n	8002fe6 <xTaskResumeAll+0x182>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002fe2:	f000 fc47 	bl	8003874 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002fe6:	4b1d      	ldr	r3, [pc, #116]	; (800305c <xTaskResumeAll+0x1f8>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d010      	beq.n	8003014 <xTaskResumeAll+0x1b0>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002ff2:	f000 f859 	bl	80030a8 <xTaskIncrementTick>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d002      	beq.n	8003002 <xTaskResumeAll+0x19e>
                            {
                                xYieldPending = pdTRUE;
 8002ffc:	4b16      	ldr	r3, [pc, #88]	; (8003058 <xTaskResumeAll+0x1f4>)
 8002ffe:	2201      	movs	r2, #1
 8003000:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	3b01      	subs	r3, #1
 8003006:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d1f1      	bne.n	8002ff2 <xTaskResumeAll+0x18e>

                        xPendedTicks = 0;
 800300e:	4b13      	ldr	r3, [pc, #76]	; (800305c <xTaskResumeAll+0x1f8>)
 8003010:	2200      	movs	r2, #0
 8003012:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003014:	4b10      	ldr	r3, [pc, #64]	; (8003058 <xTaskResumeAll+0x1f4>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d009      	beq.n	8003030 <xTaskResumeAll+0x1cc>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 800301c:	2301      	movs	r3, #1
 800301e:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8003020:	4b0f      	ldr	r3, [pc, #60]	; (8003060 <xTaskResumeAll+0x1fc>)
 8003022:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003026:	601a      	str	r2, [r3, #0]
 8003028:	f3bf 8f4f 	dsb	sy
 800302c:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8003030:	f001 f8ba 	bl	80041a8 <vPortExitCritical>

    return xAlreadyYielded;
 8003034:	69bb      	ldr	r3, [r7, #24]
}
 8003036:	4618      	mov	r0, r3
 8003038:	3720      	adds	r7, #32
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	20000214 	.word	0x20000214
 8003044:	200001ec 	.word	0x200001ec
 8003048:	200001ac 	.word	0x200001ac
 800304c:	200001f4 	.word	0x200001f4
 8003050:	20000118 	.word	0x20000118
 8003054:	20000114 	.word	0x20000114
 8003058:	20000200 	.word	0x20000200
 800305c:	200001fc 	.word	0x200001fc
 8003060:	e000ed04 	.word	0xe000ed04

08003064 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800306a:	4b05      	ldr	r3, [pc, #20]	; (8003080 <xTaskGetTickCount+0x1c>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8003070:	687b      	ldr	r3, [r7, #4]
}
 8003072:	4618      	mov	r0, r3
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	200001f0 	.word	0x200001f0

08003084 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b082      	sub	sp, #8
 8003088:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800308a:	f001 f947 	bl	800431c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800308e:	2300      	movs	r3, #0
 8003090:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8003092:	4b04      	ldr	r3, [pc, #16]	; (80030a4 <xTaskGetTickCountFromISR+0x20>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8003098:	683b      	ldr	r3, [r7, #0]
}
 800309a:	4618      	mov	r0, r3
 800309c:	3708      	adds	r7, #8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	200001f0 	.word	0x200001f0

080030a8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b08a      	sub	sp, #40	; 0x28
 80030ac:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80030ae:	2300      	movs	r3, #0
 80030b0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80030b2:	4b7f      	ldr	r3, [pc, #508]	; (80032b0 <xTaskIncrementTick+0x208>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	f040 80f0 	bne.w	800329c <xTaskIncrementTick+0x1f4>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80030bc:	4b7d      	ldr	r3, [pc, #500]	; (80032b4 <xTaskIncrementTick+0x20c>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	3301      	adds	r3, #1
 80030c2:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80030c4:	4a7b      	ldr	r2, [pc, #492]	; (80032b4 <xTaskIncrementTick+0x20c>)
 80030c6:	6a3b      	ldr	r3, [r7, #32]
 80030c8:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80030ca:	6a3b      	ldr	r3, [r7, #32]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d120      	bne.n	8003112 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 80030d0:	4b79      	ldr	r3, [pc, #484]	; (80032b8 <xTaskIncrementTick+0x210>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d00a      	beq.n	80030f0 <xTaskIncrementTick+0x48>
        __asm volatile
 80030da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030de:	f383 8811 	msr	BASEPRI, r3
 80030e2:	f3bf 8f6f 	isb	sy
 80030e6:	f3bf 8f4f 	dsb	sy
 80030ea:	607b      	str	r3, [r7, #4]
    }
 80030ec:	bf00      	nop
 80030ee:	e7fe      	b.n	80030ee <xTaskIncrementTick+0x46>
 80030f0:	4b71      	ldr	r3, [pc, #452]	; (80032b8 <xTaskIncrementTick+0x210>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	61fb      	str	r3, [r7, #28]
 80030f6:	4b71      	ldr	r3, [pc, #452]	; (80032bc <xTaskIncrementTick+0x214>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a6f      	ldr	r2, [pc, #444]	; (80032b8 <xTaskIncrementTick+0x210>)
 80030fc:	6013      	str	r3, [r2, #0]
 80030fe:	4a6f      	ldr	r2, [pc, #444]	; (80032bc <xTaskIncrementTick+0x214>)
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	6013      	str	r3, [r2, #0]
 8003104:	4b6e      	ldr	r3, [pc, #440]	; (80032c0 <xTaskIncrementTick+0x218>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	3301      	adds	r3, #1
 800310a:	4a6d      	ldr	r2, [pc, #436]	; (80032c0 <xTaskIncrementTick+0x218>)
 800310c:	6013      	str	r3, [r2, #0]
 800310e:	f000 fbb1 	bl	8003874 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003112:	4b6c      	ldr	r3, [pc, #432]	; (80032c4 <xTaskIncrementTick+0x21c>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	6a3a      	ldr	r2, [r7, #32]
 8003118:	429a      	cmp	r2, r3
 800311a:	f0c0 80aa 	bcc.w	8003272 <xTaskIncrementTick+0x1ca>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800311e:	4b66      	ldr	r3, [pc, #408]	; (80032b8 <xTaskIncrementTick+0x210>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d104      	bne.n	8003132 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003128:	4b66      	ldr	r3, [pc, #408]	; (80032c4 <xTaskIncrementTick+0x21c>)
 800312a:	f04f 32ff 	mov.w	r2, #4294967295
 800312e:	601a      	str	r2, [r3, #0]
                    break;
 8003130:	e09f      	b.n	8003272 <xTaskIncrementTick+0x1ca>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003132:	4b61      	ldr	r3, [pc, #388]	; (80032b8 <xTaskIncrementTick+0x210>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8003142:	6a3a      	ldr	r2, [r7, #32]
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	429a      	cmp	r2, r3
 8003148:	d203      	bcs.n	8003152 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800314a:	4a5e      	ldr	r2, [pc, #376]	; (80032c4 <xTaskIncrementTick+0x21c>)
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8003150:	e08f      	b.n	8003272 <xTaskIncrementTick+0x1ca>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	695b      	ldr	r3, [r3, #20]
 8003156:	613b      	str	r3, [r7, #16]
 8003158:	69bb      	ldr	r3, [r7, #24]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	68d2      	ldr	r2, [r2, #12]
 8003160:	609a      	str	r2, [r3, #8]
 8003162:	69bb      	ldr	r3, [r7, #24]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	69ba      	ldr	r2, [r7, #24]
 8003168:	6892      	ldr	r2, [r2, #8]
 800316a:	605a      	str	r2, [r3, #4]
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	685a      	ldr	r2, [r3, #4]
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	3304      	adds	r3, #4
 8003174:	429a      	cmp	r2, r3
 8003176:	d103      	bne.n	8003180 <xTaskIncrementTick+0xd8>
 8003178:	69bb      	ldr	r3, [r7, #24]
 800317a:	68da      	ldr	r2, [r3, #12]
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	605a      	str	r2, [r3, #4]
 8003180:	69bb      	ldr	r3, [r7, #24]
 8003182:	2200      	movs	r2, #0
 8003184:	615a      	str	r2, [r3, #20]
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	1e5a      	subs	r2, r3, #1
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003190:	69bb      	ldr	r3, [r7, #24]
 8003192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003194:	2b00      	cmp	r3, #0
 8003196:	d01e      	beq.n	80031d6 <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003198:	69bb      	ldr	r3, [r7, #24]
 800319a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800319c:	60fb      	str	r3, [r7, #12]
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	69db      	ldr	r3, [r3, #28]
 80031a2:	69ba      	ldr	r2, [r7, #24]
 80031a4:	6a12      	ldr	r2, [r2, #32]
 80031a6:	609a      	str	r2, [r3, #8]
 80031a8:	69bb      	ldr	r3, [r7, #24]
 80031aa:	6a1b      	ldr	r3, [r3, #32]
 80031ac:	69ba      	ldr	r2, [r7, #24]
 80031ae:	69d2      	ldr	r2, [r2, #28]
 80031b0:	605a      	str	r2, [r3, #4]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	685a      	ldr	r2, [r3, #4]
 80031b6:	69bb      	ldr	r3, [r7, #24]
 80031b8:	3318      	adds	r3, #24
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d103      	bne.n	80031c6 <xTaskIncrementTick+0x11e>
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	6a1a      	ldr	r2, [r3, #32]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	605a      	str	r2, [r3, #4]
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	2200      	movs	r2, #0
 80031ca:	629a      	str	r2, [r3, #40]	; 0x28
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	1e5a      	subs	r2, r3, #1
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80031d6:	69bb      	ldr	r3, [r7, #24]
 80031d8:	4618      	mov	r0, r3
 80031da:	f003 fcbf 	bl	8006b5c <SEGGER_SYSVIEW_OnTaskStartReady>
 80031de:	69bb      	ldr	r3, [r7, #24]
 80031e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e2:	2201      	movs	r2, #1
 80031e4:	409a      	lsls	r2, r3
 80031e6:	4b38      	ldr	r3, [pc, #224]	; (80032c8 <xTaskIncrementTick+0x220>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	4a36      	ldr	r2, [pc, #216]	; (80032c8 <xTaskIncrementTick+0x220>)
 80031ee:	6013      	str	r3, [r2, #0]
 80031f0:	69bb      	ldr	r3, [r7, #24]
 80031f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031f4:	4935      	ldr	r1, [pc, #212]	; (80032cc <xTaskIncrementTick+0x224>)
 80031f6:	4613      	mov	r3, r2
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	4413      	add	r3, r2
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	440b      	add	r3, r1
 8003200:	3304      	adds	r3, #4
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	60bb      	str	r3, [r7, #8]
 8003206:	69bb      	ldr	r3, [r7, #24]
 8003208:	68ba      	ldr	r2, [r7, #8]
 800320a:	609a      	str	r2, [r3, #8]
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	689a      	ldr	r2, [r3, #8]
 8003210:	69bb      	ldr	r3, [r7, #24]
 8003212:	60da      	str	r2, [r3, #12]
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	69ba      	ldr	r2, [r7, #24]
 800321a:	3204      	adds	r2, #4
 800321c:	605a      	str	r2, [r3, #4]
 800321e:	69bb      	ldr	r3, [r7, #24]
 8003220:	1d1a      	adds	r2, r3, #4
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	609a      	str	r2, [r3, #8]
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800322a:	4613      	mov	r3, r2
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	4413      	add	r3, r2
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	4a26      	ldr	r2, [pc, #152]	; (80032cc <xTaskIncrementTick+0x224>)
 8003234:	441a      	add	r2, r3
 8003236:	69bb      	ldr	r3, [r7, #24]
 8003238:	615a      	str	r2, [r3, #20]
 800323a:	69bb      	ldr	r3, [r7, #24]
 800323c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800323e:	4923      	ldr	r1, [pc, #140]	; (80032cc <xTaskIncrementTick+0x224>)
 8003240:	4613      	mov	r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	4413      	add	r3, r2
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	440b      	add	r3, r1
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	1c59      	adds	r1, r3, #1
 800324e:	481f      	ldr	r0, [pc, #124]	; (80032cc <xTaskIncrementTick+0x224>)
 8003250:	4613      	mov	r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	4413      	add	r3, r2
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	4403      	add	r3, r0
 800325a:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800325c:	69bb      	ldr	r3, [r7, #24]
 800325e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003260:	4b1b      	ldr	r3, [pc, #108]	; (80032d0 <xTaskIncrementTick+0x228>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003266:	429a      	cmp	r2, r3
 8003268:	f67f af59 	bls.w	800311e <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 800326c:	2301      	movs	r3, #1
 800326e:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003270:	e755      	b.n	800311e <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003272:	4b17      	ldr	r3, [pc, #92]	; (80032d0 <xTaskIncrementTick+0x228>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003278:	4914      	ldr	r1, [pc, #80]	; (80032cc <xTaskIncrementTick+0x224>)
 800327a:	4613      	mov	r3, r2
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	4413      	add	r3, r2
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	440b      	add	r3, r1
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2b01      	cmp	r3, #1
 8003288:	d901      	bls.n	800328e <xTaskIncrementTick+0x1e6>
            {
                xSwitchRequired = pdTRUE;
 800328a:	2301      	movs	r3, #1
 800328c:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 800328e:	4b11      	ldr	r3, [pc, #68]	; (80032d4 <xTaskIncrementTick+0x22c>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d007      	beq.n	80032a6 <xTaskIncrementTick+0x1fe>
            {
                xSwitchRequired = pdTRUE;
 8003296:	2301      	movs	r3, #1
 8003298:	627b      	str	r3, [r7, #36]	; 0x24
 800329a:	e004      	b.n	80032a6 <xTaskIncrementTick+0x1fe>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800329c:	4b0e      	ldr	r3, [pc, #56]	; (80032d8 <xTaskIncrementTick+0x230>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	3301      	adds	r3, #1
 80032a2:	4a0d      	ldr	r2, [pc, #52]	; (80032d8 <xTaskIncrementTick+0x230>)
 80032a4:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 80032a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3728      	adds	r7, #40	; 0x28
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	20000214 	.word	0x20000214
 80032b4:	200001f0 	.word	0x200001f0
 80032b8:	200001a4 	.word	0x200001a4
 80032bc:	200001a8 	.word	0x200001a8
 80032c0:	20000204 	.word	0x20000204
 80032c4:	2000020c 	.word	0x2000020c
 80032c8:	200001f4 	.word	0x200001f4
 80032cc:	20000118 	.word	0x20000118
 80032d0:	20000114 	.word	0x20000114
 80032d4:	20000200 	.word	0x20000200
 80032d8:	200001fc 	.word	0x200001fc

080032dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b086      	sub	sp, #24
 80032e0:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80032e2:	4b2d      	ldr	r3, [pc, #180]	; (8003398 <vTaskSwitchContext+0xbc>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d003      	beq.n	80032f2 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80032ea:	4b2c      	ldr	r3, [pc, #176]	; (800339c <vTaskSwitchContext+0xc0>)
 80032ec:	2201      	movs	r2, #1
 80032ee:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 80032f0:	e04d      	b.n	800338e <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 80032f2:	4b2a      	ldr	r3, [pc, #168]	; (800339c <vTaskSwitchContext+0xc0>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032f8:	4b29      	ldr	r3, [pc, #164]	; (80033a0 <vTaskSwitchContext+0xc4>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	fab3 f383 	clz	r3, r3
 8003304:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8003306:	7afb      	ldrb	r3, [r7, #11]
 8003308:	f1c3 031f 	rsb	r3, r3, #31
 800330c:	617b      	str	r3, [r7, #20]
 800330e:	4925      	ldr	r1, [pc, #148]	; (80033a4 <vTaskSwitchContext+0xc8>)
 8003310:	697a      	ldr	r2, [r7, #20]
 8003312:	4613      	mov	r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	4413      	add	r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	440b      	add	r3, r1
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d10a      	bne.n	8003338 <vTaskSwitchContext+0x5c>
        __asm volatile
 8003322:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003326:	f383 8811 	msr	BASEPRI, r3
 800332a:	f3bf 8f6f 	isb	sy
 800332e:	f3bf 8f4f 	dsb	sy
 8003332:	607b      	str	r3, [r7, #4]
    }
 8003334:	bf00      	nop
 8003336:	e7fe      	b.n	8003336 <vTaskSwitchContext+0x5a>
 8003338:	697a      	ldr	r2, [r7, #20]
 800333a:	4613      	mov	r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	4413      	add	r3, r2
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	4a18      	ldr	r2, [pc, #96]	; (80033a4 <vTaskSwitchContext+0xc8>)
 8003344:	4413      	add	r3, r2
 8003346:	613b      	str	r3, [r7, #16]
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	685a      	ldr	r2, [r3, #4]
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	605a      	str	r2, [r3, #4]
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	685a      	ldr	r2, [r3, #4]
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	3308      	adds	r3, #8
 800335a:	429a      	cmp	r2, r3
 800335c:	d104      	bne.n	8003368 <vTaskSwitchContext+0x8c>
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	685a      	ldr	r2, [r3, #4]
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	605a      	str	r2, [r3, #4]
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	4a0e      	ldr	r2, [pc, #56]	; (80033a8 <vTaskSwitchContext+0xcc>)
 8003370:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8003372:	4b0d      	ldr	r3, [pc, #52]	; (80033a8 <vTaskSwitchContext+0xcc>)
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	4b0d      	ldr	r3, [pc, #52]	; (80033ac <vTaskSwitchContext+0xd0>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	429a      	cmp	r2, r3
 800337c:	d102      	bne.n	8003384 <vTaskSwitchContext+0xa8>
 800337e:	f003 fb4d 	bl	8006a1c <SEGGER_SYSVIEW_OnIdle>
}
 8003382:	e004      	b.n	800338e <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 8003384:	4b08      	ldr	r3, [pc, #32]	; (80033a8 <vTaskSwitchContext+0xcc>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4618      	mov	r0, r3
 800338a:	f003 fba5 	bl	8006ad8 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 800338e:	bf00      	nop
 8003390:	3718      	adds	r7, #24
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	20000214 	.word	0x20000214
 800339c:	20000200 	.word	0x20000200
 80033a0:	200001f4 	.word	0x200001f4
 80033a4:	20000118 	.word	0x20000118
 80033a8:	20000114 	.word	0x20000114
 80033ac:	20000210 	.word	0x20000210

080033b0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d10a      	bne.n	80033d6 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 80033c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033c4:	f383 8811 	msr	BASEPRI, r3
 80033c8:	f3bf 8f6f 	isb	sy
 80033cc:	f3bf 8f4f 	dsb	sy
 80033d0:	60fb      	str	r3, [r7, #12]
    }
 80033d2:	bf00      	nop
 80033d4:	e7fe      	b.n	80033d4 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80033d6:	4b07      	ldr	r3, [pc, #28]	; (80033f4 <vTaskPlaceOnEventList+0x44>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	3318      	adds	r3, #24
 80033dc:	4619      	mov	r1, r3
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f7fe ffb5 	bl	800234e <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80033e4:	2101      	movs	r1, #1
 80033e6:	6838      	ldr	r0, [r7, #0]
 80033e8:	f000 fa7e 	bl	80038e8 <prvAddCurrentTaskToDelayedList>
}
 80033ec:	bf00      	nop
 80033ee:	3710      	adds	r7, #16
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	20000114 	.word	0x20000114

080033f8 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b086      	sub	sp, #24
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	60f8      	str	r0, [r7, #12]
 8003400:	60b9      	str	r1, [r7, #8]
 8003402:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d10a      	bne.n	8003420 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 800340a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800340e:	f383 8811 	msr	BASEPRI, r3
 8003412:	f3bf 8f6f 	isb	sy
 8003416:	f3bf 8f4f 	dsb	sy
 800341a:	613b      	str	r3, [r7, #16]
    }
 800341c:	bf00      	nop
 800341e:	e7fe      	b.n	800341e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	617b      	str	r3, [r7, #20]
 8003426:	4b17      	ldr	r3, [pc, #92]	; (8003484 <vTaskPlaceOnEventListRestricted+0x8c>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	697a      	ldr	r2, [r7, #20]
 800342c:	61da      	str	r2, [r3, #28]
 800342e:	4b15      	ldr	r3, [pc, #84]	; (8003484 <vTaskPlaceOnEventListRestricted+0x8c>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	697a      	ldr	r2, [r7, #20]
 8003434:	6892      	ldr	r2, [r2, #8]
 8003436:	621a      	str	r2, [r3, #32]
 8003438:	4b12      	ldr	r3, [pc, #72]	; (8003484 <vTaskPlaceOnEventListRestricted+0x8c>)
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	3218      	adds	r2, #24
 8003442:	605a      	str	r2, [r3, #4]
 8003444:	4b0f      	ldr	r3, [pc, #60]	; (8003484 <vTaskPlaceOnEventListRestricted+0x8c>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f103 0218 	add.w	r2, r3, #24
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	609a      	str	r2, [r3, #8]
 8003450:	4b0c      	ldr	r3, [pc, #48]	; (8003484 <vTaskPlaceOnEventListRestricted+0x8c>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68fa      	ldr	r2, [r7, #12]
 8003456:	629a      	str	r2, [r3, #40]	; 0x28
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	1c5a      	adds	r2, r3, #1
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d002      	beq.n	800346e <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 8003468:	f04f 33ff 	mov.w	r3, #4294967295
 800346c:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 800346e:	2024      	movs	r0, #36	; 0x24
 8003470:	f002 fdd4 	bl	800601c <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003474:	6879      	ldr	r1, [r7, #4]
 8003476:	68b8      	ldr	r0, [r7, #8]
 8003478:	f000 fa36 	bl	80038e8 <prvAddCurrentTaskToDelayedList>
    }
 800347c:	bf00      	nop
 800347e:	3718      	adds	r7, #24
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}
 8003484:	20000114 	.word	0x20000114

08003488 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b08a      	sub	sp, #40	; 0x28
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8003498:	6a3b      	ldr	r3, [r7, #32]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d10a      	bne.n	80034b4 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 800349e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034a2:	f383 8811 	msr	BASEPRI, r3
 80034a6:	f3bf 8f6f 	isb	sy
 80034aa:	f3bf 8f4f 	dsb	sy
 80034ae:	60fb      	str	r3, [r7, #12]
    }
 80034b0:	bf00      	nop
 80034b2:	e7fe      	b.n	80034b2 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80034b4:	6a3b      	ldr	r3, [r7, #32]
 80034b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b8:	61fb      	str	r3, [r7, #28]
 80034ba:	6a3b      	ldr	r3, [r7, #32]
 80034bc:	69db      	ldr	r3, [r3, #28]
 80034be:	6a3a      	ldr	r2, [r7, #32]
 80034c0:	6a12      	ldr	r2, [r2, #32]
 80034c2:	609a      	str	r2, [r3, #8]
 80034c4:	6a3b      	ldr	r3, [r7, #32]
 80034c6:	6a1b      	ldr	r3, [r3, #32]
 80034c8:	6a3a      	ldr	r2, [r7, #32]
 80034ca:	69d2      	ldr	r2, [r2, #28]
 80034cc:	605a      	str	r2, [r3, #4]
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	685a      	ldr	r2, [r3, #4]
 80034d2:	6a3b      	ldr	r3, [r7, #32]
 80034d4:	3318      	adds	r3, #24
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d103      	bne.n	80034e2 <xTaskRemoveFromEventList+0x5a>
 80034da:	6a3b      	ldr	r3, [r7, #32]
 80034dc:	6a1a      	ldr	r2, [r3, #32]
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	605a      	str	r2, [r3, #4]
 80034e2:	6a3b      	ldr	r3, [r7, #32]
 80034e4:	2200      	movs	r2, #0
 80034e6:	629a      	str	r2, [r3, #40]	; 0x28
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	1e5a      	subs	r2, r3, #1
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80034f2:	4b4b      	ldr	r3, [pc, #300]	; (8003620 <xTaskRemoveFromEventList+0x198>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d162      	bne.n	80035c0 <xTaskRemoveFromEventList+0x138>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80034fa:	6a3b      	ldr	r3, [r7, #32]
 80034fc:	695b      	ldr	r3, [r3, #20]
 80034fe:	617b      	str	r3, [r7, #20]
 8003500:	6a3b      	ldr	r3, [r7, #32]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	6a3a      	ldr	r2, [r7, #32]
 8003506:	68d2      	ldr	r2, [r2, #12]
 8003508:	609a      	str	r2, [r3, #8]
 800350a:	6a3b      	ldr	r3, [r7, #32]
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	6a3a      	ldr	r2, [r7, #32]
 8003510:	6892      	ldr	r2, [r2, #8]
 8003512:	605a      	str	r2, [r3, #4]
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	685a      	ldr	r2, [r3, #4]
 8003518:	6a3b      	ldr	r3, [r7, #32]
 800351a:	3304      	adds	r3, #4
 800351c:	429a      	cmp	r2, r3
 800351e:	d103      	bne.n	8003528 <xTaskRemoveFromEventList+0xa0>
 8003520:	6a3b      	ldr	r3, [r7, #32]
 8003522:	68da      	ldr	r2, [r3, #12]
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	605a      	str	r2, [r3, #4]
 8003528:	6a3b      	ldr	r3, [r7, #32]
 800352a:	2200      	movs	r2, #0
 800352c:	615a      	str	r2, [r3, #20]
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	1e5a      	subs	r2, r3, #1
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8003538:	6a3b      	ldr	r3, [r7, #32]
 800353a:	4618      	mov	r0, r3
 800353c:	f003 fb0e 	bl	8006b5c <SEGGER_SYSVIEW_OnTaskStartReady>
 8003540:	6a3b      	ldr	r3, [r7, #32]
 8003542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003544:	2201      	movs	r2, #1
 8003546:	409a      	lsls	r2, r3
 8003548:	4b36      	ldr	r3, [pc, #216]	; (8003624 <xTaskRemoveFromEventList+0x19c>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4313      	orrs	r3, r2
 800354e:	4a35      	ldr	r2, [pc, #212]	; (8003624 <xTaskRemoveFromEventList+0x19c>)
 8003550:	6013      	str	r3, [r2, #0]
 8003552:	6a3b      	ldr	r3, [r7, #32]
 8003554:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003556:	4934      	ldr	r1, [pc, #208]	; (8003628 <xTaskRemoveFromEventList+0x1a0>)
 8003558:	4613      	mov	r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	4413      	add	r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	440b      	add	r3, r1
 8003562:	3304      	adds	r3, #4
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	613b      	str	r3, [r7, #16]
 8003568:	6a3b      	ldr	r3, [r7, #32]
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	609a      	str	r2, [r3, #8]
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	689a      	ldr	r2, [r3, #8]
 8003572:	6a3b      	ldr	r3, [r7, #32]
 8003574:	60da      	str	r2, [r3, #12]
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	6a3a      	ldr	r2, [r7, #32]
 800357c:	3204      	adds	r2, #4
 800357e:	605a      	str	r2, [r3, #4]
 8003580:	6a3b      	ldr	r3, [r7, #32]
 8003582:	1d1a      	adds	r2, r3, #4
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	609a      	str	r2, [r3, #8]
 8003588:	6a3b      	ldr	r3, [r7, #32]
 800358a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800358c:	4613      	mov	r3, r2
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	4413      	add	r3, r2
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	4a24      	ldr	r2, [pc, #144]	; (8003628 <xTaskRemoveFromEventList+0x1a0>)
 8003596:	441a      	add	r2, r3
 8003598:	6a3b      	ldr	r3, [r7, #32]
 800359a:	615a      	str	r2, [r3, #20]
 800359c:	6a3b      	ldr	r3, [r7, #32]
 800359e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035a0:	4921      	ldr	r1, [pc, #132]	; (8003628 <xTaskRemoveFromEventList+0x1a0>)
 80035a2:	4613      	mov	r3, r2
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	4413      	add	r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	440b      	add	r3, r1
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	1c59      	adds	r1, r3, #1
 80035b0:	481d      	ldr	r0, [pc, #116]	; (8003628 <xTaskRemoveFromEventList+0x1a0>)
 80035b2:	4613      	mov	r3, r2
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	4413      	add	r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	4403      	add	r3, r0
 80035bc:	6019      	str	r1, [r3, #0]
 80035be:	e01b      	b.n	80035f8 <xTaskRemoveFromEventList+0x170>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80035c0:	4b1a      	ldr	r3, [pc, #104]	; (800362c <xTaskRemoveFromEventList+0x1a4>)
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	61bb      	str	r3, [r7, #24]
 80035c6:	6a3b      	ldr	r3, [r7, #32]
 80035c8:	69ba      	ldr	r2, [r7, #24]
 80035ca:	61da      	str	r2, [r3, #28]
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	689a      	ldr	r2, [r3, #8]
 80035d0:	6a3b      	ldr	r3, [r7, #32]
 80035d2:	621a      	str	r2, [r3, #32]
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	6a3a      	ldr	r2, [r7, #32]
 80035da:	3218      	adds	r2, #24
 80035dc:	605a      	str	r2, [r3, #4]
 80035de:	6a3b      	ldr	r3, [r7, #32]
 80035e0:	f103 0218 	add.w	r2, r3, #24
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	609a      	str	r2, [r3, #8]
 80035e8:	6a3b      	ldr	r3, [r7, #32]
 80035ea:	4a10      	ldr	r2, [pc, #64]	; (800362c <xTaskRemoveFromEventList+0x1a4>)
 80035ec:	629a      	str	r2, [r3, #40]	; 0x28
 80035ee:	4b0f      	ldr	r3, [pc, #60]	; (800362c <xTaskRemoveFromEventList+0x1a4>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	3301      	adds	r3, #1
 80035f4:	4a0d      	ldr	r2, [pc, #52]	; (800362c <xTaskRemoveFromEventList+0x1a4>)
 80035f6:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80035f8:	6a3b      	ldr	r3, [r7, #32]
 80035fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035fc:	4b0c      	ldr	r3, [pc, #48]	; (8003630 <xTaskRemoveFromEventList+0x1a8>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003602:	429a      	cmp	r2, r3
 8003604:	d905      	bls.n	8003612 <xTaskRemoveFromEventList+0x18a>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8003606:	2301      	movs	r3, #1
 8003608:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800360a:	4b0a      	ldr	r3, [pc, #40]	; (8003634 <xTaskRemoveFromEventList+0x1ac>)
 800360c:	2201      	movs	r2, #1
 800360e:	601a      	str	r2, [r3, #0]
 8003610:	e001      	b.n	8003616 <xTaskRemoveFromEventList+0x18e>
    }
    else
    {
        xReturn = pdFALSE;
 8003612:	2300      	movs	r3, #0
 8003614:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 8003616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003618:	4618      	mov	r0, r3
 800361a:	3728      	adds	r7, #40	; 0x28
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}
 8003620:	20000214 	.word	0x20000214
 8003624:	200001f4 	.word	0x200001f4
 8003628:	20000118 	.word	0x20000118
 800362c:	200001ac 	.word	0x200001ac
 8003630:	20000114 	.word	0x20000114
 8003634:	20000200 	.word	0x20000200

08003638 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003640:	4b06      	ldr	r3, [pc, #24]	; (800365c <vTaskInternalSetTimeOutState+0x24>)
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003648:	4b05      	ldr	r3, [pc, #20]	; (8003660 <vTaskInternalSetTimeOutState+0x28>)
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	605a      	str	r2, [r3, #4]
}
 8003650:	bf00      	nop
 8003652:	370c      	adds	r7, #12
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr
 800365c:	20000204 	.word	0x20000204
 8003660:	200001f0 	.word	0x200001f0

08003664 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b088      	sub	sp, #32
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d10a      	bne.n	800368a <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8003674:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003678:	f383 8811 	msr	BASEPRI, r3
 800367c:	f3bf 8f6f 	isb	sy
 8003680:	f3bf 8f4f 	dsb	sy
 8003684:	613b      	str	r3, [r7, #16]
    }
 8003686:	bf00      	nop
 8003688:	e7fe      	b.n	8003688 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d10a      	bne.n	80036a6 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8003690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003694:	f383 8811 	msr	BASEPRI, r3
 8003698:	f3bf 8f6f 	isb	sy
 800369c:	f3bf 8f4f 	dsb	sy
 80036a0:	60fb      	str	r3, [r7, #12]
    }
 80036a2:	bf00      	nop
 80036a4:	e7fe      	b.n	80036a4 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 80036a6:	f000 fd4f 	bl	8004148 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80036aa:	4b1f      	ldr	r3, [pc, #124]	; (8003728 <xTaskCheckForTimeOut+0xc4>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	69ba      	ldr	r2, [r7, #24]
 80036b6:	1ad3      	subs	r3, r2, r3
 80036b8:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036c2:	d102      	bne.n	80036ca <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80036c4:	2300      	movs	r3, #0
 80036c6:	61fb      	str	r3, [r7, #28]
 80036c8:	e026      	b.n	8003718 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	4b17      	ldr	r3, [pc, #92]	; (800372c <xTaskCheckForTimeOut+0xc8>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d00a      	beq.n	80036ec <xTaskCheckForTimeOut+0x88>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	69ba      	ldr	r2, [r7, #24]
 80036dc:	429a      	cmp	r2, r3
 80036de:	d305      	bcc.n	80036ec <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80036e0:	2301      	movs	r3, #1
 80036e2:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	2200      	movs	r2, #0
 80036e8:	601a      	str	r2, [r3, #0]
 80036ea:	e015      	b.n	8003718 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	697a      	ldr	r2, [r7, #20]
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d20b      	bcs.n	800370e <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	1ad2      	subs	r2, r2, r3
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f7ff ff98 	bl	8003638 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003708:	2300      	movs	r3, #0
 800370a:	61fb      	str	r3, [r7, #28]
 800370c:	e004      	b.n	8003718 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	2200      	movs	r2, #0
 8003712:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003714:	2301      	movs	r3, #1
 8003716:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003718:	f000 fd46 	bl	80041a8 <vPortExitCritical>

    return xReturn;
 800371c:	69fb      	ldr	r3, [r7, #28]
}
 800371e:	4618      	mov	r0, r3
 8003720:	3720      	adds	r7, #32
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	200001f0 	.word	0x200001f0
 800372c:	20000204 	.word	0x20000204

08003730 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003730:	b480      	push	{r7}
 8003732:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003734:	4b03      	ldr	r3, [pc, #12]	; (8003744 <vTaskMissedYield+0x14>)
 8003736:	2201      	movs	r2, #1
 8003738:	601a      	str	r2, [r3, #0]
}
 800373a:	bf00      	nop
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr
 8003744:	20000200 	.word	0x20000200

08003748 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b082      	sub	sp, #8
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003750:	f000 f852 	bl	80037f8 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003754:	4b06      	ldr	r3, [pc, #24]	; (8003770 <prvIdleTask+0x28>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	2b01      	cmp	r3, #1
 800375a:	d9f9      	bls.n	8003750 <prvIdleTask+0x8>
            {
                taskYIELD();
 800375c:	4b05      	ldr	r3, [pc, #20]	; (8003774 <prvIdleTask+0x2c>)
 800375e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003762:	601a      	str	r2, [r3, #0]
 8003764:	f3bf 8f4f 	dsb	sy
 8003768:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800376c:	e7f0      	b.n	8003750 <prvIdleTask+0x8>
 800376e:	bf00      	nop
 8003770:	20000118 	.word	0x20000118
 8003774:	e000ed04 	.word	0xe000ed04

08003778 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800377e:	2300      	movs	r3, #0
 8003780:	607b      	str	r3, [r7, #4]
 8003782:	e00c      	b.n	800379e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003784:	687a      	ldr	r2, [r7, #4]
 8003786:	4613      	mov	r3, r2
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	4413      	add	r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	4a12      	ldr	r2, [pc, #72]	; (80037d8 <prvInitialiseTaskLists+0x60>)
 8003790:	4413      	add	r3, r2
 8003792:	4618      	mov	r0, r3
 8003794:	f7fe fdae 	bl	80022f4 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	3301      	adds	r3, #1
 800379c:	607b      	str	r3, [r7, #4]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2b04      	cmp	r3, #4
 80037a2:	d9ef      	bls.n	8003784 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80037a4:	480d      	ldr	r0, [pc, #52]	; (80037dc <prvInitialiseTaskLists+0x64>)
 80037a6:	f7fe fda5 	bl	80022f4 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80037aa:	480d      	ldr	r0, [pc, #52]	; (80037e0 <prvInitialiseTaskLists+0x68>)
 80037ac:	f7fe fda2 	bl	80022f4 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80037b0:	480c      	ldr	r0, [pc, #48]	; (80037e4 <prvInitialiseTaskLists+0x6c>)
 80037b2:	f7fe fd9f 	bl	80022f4 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80037b6:	480c      	ldr	r0, [pc, #48]	; (80037e8 <prvInitialiseTaskLists+0x70>)
 80037b8:	f7fe fd9c 	bl	80022f4 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80037bc:	480b      	ldr	r0, [pc, #44]	; (80037ec <prvInitialiseTaskLists+0x74>)
 80037be:	f7fe fd99 	bl	80022f4 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80037c2:	4b0b      	ldr	r3, [pc, #44]	; (80037f0 <prvInitialiseTaskLists+0x78>)
 80037c4:	4a05      	ldr	r2, [pc, #20]	; (80037dc <prvInitialiseTaskLists+0x64>)
 80037c6:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80037c8:	4b0a      	ldr	r3, [pc, #40]	; (80037f4 <prvInitialiseTaskLists+0x7c>)
 80037ca:	4a05      	ldr	r2, [pc, #20]	; (80037e0 <prvInitialiseTaskLists+0x68>)
 80037cc:	601a      	str	r2, [r3, #0]
}
 80037ce:	bf00      	nop
 80037d0:	3708      	adds	r7, #8
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop
 80037d8:	20000118 	.word	0x20000118
 80037dc:	2000017c 	.word	0x2000017c
 80037e0:	20000190 	.word	0x20000190
 80037e4:	200001ac 	.word	0x200001ac
 80037e8:	200001c0 	.word	0x200001c0
 80037ec:	200001d8 	.word	0x200001d8
 80037f0:	200001a4 	.word	0x200001a4
 80037f4:	200001a8 	.word	0x200001a8

080037f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80037fe:	e019      	b.n	8003834 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8003800:	f000 fca2 	bl	8004148 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003804:	4b10      	ldr	r3, [pc, #64]	; (8003848 <prvCheckTasksWaitingTermination+0x50>)
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	3304      	adds	r3, #4
 8003810:	4618      	mov	r0, r3
 8003812:	f7fe fdd5 	bl	80023c0 <uxListRemove>
                --uxCurrentNumberOfTasks;
 8003816:	4b0d      	ldr	r3, [pc, #52]	; (800384c <prvCheckTasksWaitingTermination+0x54>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	3b01      	subs	r3, #1
 800381c:	4a0b      	ldr	r2, [pc, #44]	; (800384c <prvCheckTasksWaitingTermination+0x54>)
 800381e:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8003820:	4b0b      	ldr	r3, [pc, #44]	; (8003850 <prvCheckTasksWaitingTermination+0x58>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	3b01      	subs	r3, #1
 8003826:	4a0a      	ldr	r2, [pc, #40]	; (8003850 <prvCheckTasksWaitingTermination+0x58>)
 8003828:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 800382a:	f000 fcbd 	bl	80041a8 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f000 f810 	bl	8003854 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003834:	4b06      	ldr	r3, [pc, #24]	; (8003850 <prvCheckTasksWaitingTermination+0x58>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d1e1      	bne.n	8003800 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 800383c:	bf00      	nop
 800383e:	bf00      	nop
 8003840:	3708      	adds	r7, #8
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	200001c0 	.word	0x200001c0
 800384c:	200001ec 	.word	0x200001ec
 8003850:	200001d4 	.word	0x200001d4

08003854 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003854:	b580      	push	{r7, lr}
 8003856:	b082      	sub	sp, #8
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003860:	4618      	mov	r0, r3
 8003862:	f000 fe55 	bl	8004510 <vPortFree>
            vPortFree( pxTCB );
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f000 fe52 	bl	8004510 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800386c:	bf00      	nop
 800386e:	3708      	adds	r7, #8
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}

08003874 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003878:	4b0a      	ldr	r3, [pc, #40]	; (80038a4 <prvResetNextTaskUnblockTime+0x30>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d104      	bne.n	800388c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003882:	4b09      	ldr	r3, [pc, #36]	; (80038a8 <prvResetNextTaskUnblockTime+0x34>)
 8003884:	f04f 32ff 	mov.w	r2, #4294967295
 8003888:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800388a:	e005      	b.n	8003898 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800388c:	4b05      	ldr	r3, [pc, #20]	; (80038a4 <prvResetNextTaskUnblockTime+0x30>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a04      	ldr	r2, [pc, #16]	; (80038a8 <prvResetNextTaskUnblockTime+0x34>)
 8003896:	6013      	str	r3, [r2, #0]
}
 8003898:	bf00      	nop
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr
 80038a2:	bf00      	nop
 80038a4:	200001a4 	.word	0x200001a4
 80038a8:	2000020c 	.word	0x2000020c

080038ac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80038ac:	b480      	push	{r7}
 80038ae:	b083      	sub	sp, #12
 80038b0:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80038b2:	4b0b      	ldr	r3, [pc, #44]	; (80038e0 <xTaskGetSchedulerState+0x34>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d102      	bne.n	80038c0 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80038ba:	2301      	movs	r3, #1
 80038bc:	607b      	str	r3, [r7, #4]
 80038be:	e008      	b.n	80038d2 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038c0:	4b08      	ldr	r3, [pc, #32]	; (80038e4 <xTaskGetSchedulerState+0x38>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d102      	bne.n	80038ce <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80038c8:	2302      	movs	r3, #2
 80038ca:	607b      	str	r3, [r7, #4]
 80038cc:	e001      	b.n	80038d2 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80038ce:	2300      	movs	r3, #0
 80038d0:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80038d2:	687b      	ldr	r3, [r7, #4]
    }
 80038d4:	4618      	mov	r0, r3
 80038d6:	370c      	adds	r7, #12
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr
 80038e0:	200001f8 	.word	0x200001f8
 80038e4:	20000214 	.word	0x20000214

080038e8 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b086      	sub	sp, #24
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80038f2:	4b36      	ldr	r3, [pc, #216]	; (80039cc <prvAddCurrentTaskToDelayedList+0xe4>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80038f8:	4b35      	ldr	r3, [pc, #212]	; (80039d0 <prvAddCurrentTaskToDelayedList+0xe8>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	3304      	adds	r3, #4
 80038fe:	4618      	mov	r0, r3
 8003900:	f7fe fd5e 	bl	80023c0 <uxListRemove>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d10b      	bne.n	8003922 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800390a:	4b31      	ldr	r3, [pc, #196]	; (80039d0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003910:	2201      	movs	r2, #1
 8003912:	fa02 f303 	lsl.w	r3, r2, r3
 8003916:	43da      	mvns	r2, r3
 8003918:	4b2e      	ldr	r3, [pc, #184]	; (80039d4 <prvAddCurrentTaskToDelayedList+0xec>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4013      	ands	r3, r2
 800391e:	4a2d      	ldr	r2, [pc, #180]	; (80039d4 <prvAddCurrentTaskToDelayedList+0xec>)
 8003920:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003928:	d124      	bne.n	8003974 <prvAddCurrentTaskToDelayedList+0x8c>
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d021      	beq.n	8003974 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003930:	4b29      	ldr	r3, [pc, #164]	; (80039d8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	613b      	str	r3, [r7, #16]
 8003936:	4b26      	ldr	r3, [pc, #152]	; (80039d0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	693a      	ldr	r2, [r7, #16]
 800393c:	609a      	str	r2, [r3, #8]
 800393e:	4b24      	ldr	r3, [pc, #144]	; (80039d0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	693a      	ldr	r2, [r7, #16]
 8003944:	6892      	ldr	r2, [r2, #8]
 8003946:	60da      	str	r2, [r3, #12]
 8003948:	4b21      	ldr	r3, [pc, #132]	; (80039d0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	3204      	adds	r2, #4
 8003952:	605a      	str	r2, [r3, #4]
 8003954:	4b1e      	ldr	r3, [pc, #120]	; (80039d0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	1d1a      	adds	r2, r3, #4
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	609a      	str	r2, [r3, #8]
 800395e:	4b1c      	ldr	r3, [pc, #112]	; (80039d0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a1d      	ldr	r2, [pc, #116]	; (80039d8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8003964:	615a      	str	r2, [r3, #20]
 8003966:	4b1c      	ldr	r3, [pc, #112]	; (80039d8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	3301      	adds	r3, #1
 800396c:	4a1a      	ldr	r2, [pc, #104]	; (80039d8 <prvAddCurrentTaskToDelayedList+0xf0>)
 800396e:	6013      	str	r3, [r2, #0]
 8003970:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003972:	e026      	b.n	80039c2 <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8003974:	697a      	ldr	r2, [r7, #20]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4413      	add	r3, r2
 800397a:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800397c:	4b14      	ldr	r3, [pc, #80]	; (80039d0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	68fa      	ldr	r2, [r7, #12]
 8003982:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8003984:	68fa      	ldr	r2, [r7, #12]
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	429a      	cmp	r2, r3
 800398a:	d209      	bcs.n	80039a0 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800398c:	4b13      	ldr	r3, [pc, #76]	; (80039dc <prvAddCurrentTaskToDelayedList+0xf4>)
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	4b0f      	ldr	r3, [pc, #60]	; (80039d0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	3304      	adds	r3, #4
 8003996:	4619      	mov	r1, r3
 8003998:	4610      	mov	r0, r2
 800399a:	f7fe fcd8 	bl	800234e <vListInsert>
}
 800399e:	e010      	b.n	80039c2 <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80039a0:	4b0f      	ldr	r3, [pc, #60]	; (80039e0 <prvAddCurrentTaskToDelayedList+0xf8>)
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	4b0a      	ldr	r3, [pc, #40]	; (80039d0 <prvAddCurrentTaskToDelayedList+0xe8>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	3304      	adds	r3, #4
 80039aa:	4619      	mov	r1, r3
 80039ac:	4610      	mov	r0, r2
 80039ae:	f7fe fcce 	bl	800234e <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 80039b2:	4b0c      	ldr	r3, [pc, #48]	; (80039e4 <prvAddCurrentTaskToDelayedList+0xfc>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	68fa      	ldr	r2, [r7, #12]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d202      	bcs.n	80039c2 <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 80039bc:	4a09      	ldr	r2, [pc, #36]	; (80039e4 <prvAddCurrentTaskToDelayedList+0xfc>)
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	6013      	str	r3, [r2, #0]
}
 80039c2:	bf00      	nop
 80039c4:	3718      	adds	r7, #24
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	200001f0 	.word	0x200001f0
 80039d0:	20000114 	.word	0x20000114
 80039d4:	200001f4 	.word	0x200001f4
 80039d8:	200001d8 	.word	0x200001d8
 80039dc:	200001a8 	.word	0x200001a8
 80039e0:	200001a4 	.word	0x200001a4
 80039e4:	2000020c 	.word	0x2000020c

080039e8 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b084      	sub	sp, #16
 80039ec:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80039ee:	2300      	movs	r3, #0
 80039f0:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80039f2:	f000 fa47 	bl	8003e84 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80039f6:	4b11      	ldr	r3, [pc, #68]	; (8003a3c <xTimerCreateTimerTask+0x54>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d00b      	beq.n	8003a16 <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 80039fe:	4b10      	ldr	r3, [pc, #64]	; (8003a40 <xTimerCreateTimerTask+0x58>)
 8003a00:	9301      	str	r3, [sp, #4]
 8003a02:	2302      	movs	r3, #2
 8003a04:	9300      	str	r3, [sp, #0]
 8003a06:	2300      	movs	r3, #0
 8003a08:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003a0c:	490d      	ldr	r1, [pc, #52]	; (8003a44 <xTimerCreateTimerTask+0x5c>)
 8003a0e:	480e      	ldr	r0, [pc, #56]	; (8003a48 <xTimerCreateTimerTask+0x60>)
 8003a10:	f7ff f830 	bl	8002a74 <xTaskCreate>
 8003a14:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d10a      	bne.n	8003a32 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8003a1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a20:	f383 8811 	msr	BASEPRI, r3
 8003a24:	f3bf 8f6f 	isb	sy
 8003a28:	f3bf 8f4f 	dsb	sy
 8003a2c:	603b      	str	r3, [r7, #0]
    }
 8003a2e:	bf00      	nop
 8003a30:	e7fe      	b.n	8003a30 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8003a32:	687b      	ldr	r3, [r7, #4]
    }
 8003a34:	4618      	mov	r0, r3
 8003a36:	3708      	adds	r7, #8
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	20000248 	.word	0x20000248
 8003a40:	2000024c 	.word	0x2000024c
 8003a44:	080078f0 	.word	0x080078f0
 8003a48:	08003af1 	.word	0x08003af1

08003a4c <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	60f8      	str	r0, [r7, #12]
 8003a54:	60b9      	str	r1, [r7, #8]
 8003a56:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003a58:	e008      	b.n	8003a6c <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	699b      	ldr	r3, [r3, #24]
 8003a5e:	68ba      	ldr	r2, [r7, #8]
 8003a60:	4413      	add	r3, r2
 8003a62:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	68f8      	ldr	r0, [r7, #12]
 8003a6a:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	699a      	ldr	r2, [r3, #24]
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	18d1      	adds	r1, r2, r3
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	68f8      	ldr	r0, [r7, #12]
 8003a7a:	f000 f8dd 	bl	8003c38 <prvInsertTimerInActiveList>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d1ea      	bne.n	8003a5a <prvReloadTimer+0xe>
        }
    }
 8003a84:	bf00      	nop
 8003a86:	bf00      	nop
 8003a88:	3710      	adds	r7, #16
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
	...

08003a90 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a9a:	4b14      	ldr	r3, [pc, #80]	; (8003aec <prvProcessExpiredTimer+0x5c>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	3304      	adds	r3, #4
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f7fe fc89 	bl	80023c0 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ab4:	f003 0304 	and.w	r3, r3, #4
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d005      	beq.n	8003ac8 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8003abc:	683a      	ldr	r2, [r7, #0]
 8003abe:	6879      	ldr	r1, [r7, #4]
 8003ac0:	68f8      	ldr	r0, [r7, #12]
 8003ac2:	f7ff ffc3 	bl	8003a4c <prvReloadTimer>
 8003ac6:	e008      	b.n	8003ada <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ace:	f023 0301 	bic.w	r3, r3, #1
 8003ad2:	b2da      	uxtb	r2, r3
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	6a1b      	ldr	r3, [r3, #32]
 8003ade:	68f8      	ldr	r0, [r7, #12]
 8003ae0:	4798      	blx	r3
    }
 8003ae2:	bf00      	nop
 8003ae4:	3710      	adds	r7, #16
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	bf00      	nop
 8003aec:	20000240 	.word	0x20000240

08003af0 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003af8:	f107 0308 	add.w	r3, r7, #8
 8003afc:	4618      	mov	r0, r3
 8003afe:	f000 f857 	bl	8003bb0 <prvGetNextExpireTime>
 8003b02:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	4619      	mov	r1, r3
 8003b08:	68f8      	ldr	r0, [r7, #12]
 8003b0a:	f000 f803 	bl	8003b14 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003b0e:	f000 f8d5 	bl	8003cbc <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003b12:	e7f1      	b.n	8003af8 <prvTimerTask+0x8>

08003b14 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003b1e:	f7ff f993 	bl	8002e48 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003b22:	f107 0308 	add.w	r3, r7, #8
 8003b26:	4618      	mov	r0, r3
 8003b28:	f000 f866 	bl	8003bf8 <prvSampleTimeNow>
 8003b2c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d130      	bne.n	8003b96 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d10a      	bne.n	8003b50 <prvProcessTimerOrBlockTask+0x3c>
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d806      	bhi.n	8003b50 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003b42:	f7ff f98f 	bl	8002e64 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003b46:	68f9      	ldr	r1, [r7, #12]
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f7ff ffa1 	bl	8003a90 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003b4e:	e024      	b.n	8003b9a <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d008      	beq.n	8003b68 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003b56:	4b13      	ldr	r3, [pc, #76]	; (8003ba4 <prvProcessTimerOrBlockTask+0x90>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d101      	bne.n	8003b64 <prvProcessTimerOrBlockTask+0x50>
 8003b60:	2301      	movs	r3, #1
 8003b62:	e000      	b.n	8003b66 <prvProcessTimerOrBlockTask+0x52>
 8003b64:	2300      	movs	r3, #0
 8003b66:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003b68:	4b0f      	ldr	r3, [pc, #60]	; (8003ba8 <prvProcessTimerOrBlockTask+0x94>)
 8003b6a:	6818      	ldr	r0, [r3, #0]
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	683a      	ldr	r2, [r7, #0]
 8003b74:	4619      	mov	r1, r3
 8003b76:	f7fe ff49 	bl	8002a0c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003b7a:	f7ff f973 	bl	8002e64 <xTaskResumeAll>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d10a      	bne.n	8003b9a <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003b84:	4b09      	ldr	r3, [pc, #36]	; (8003bac <prvProcessTimerOrBlockTask+0x98>)
 8003b86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b8a:	601a      	str	r2, [r3, #0]
 8003b8c:	f3bf 8f4f 	dsb	sy
 8003b90:	f3bf 8f6f 	isb	sy
    }
 8003b94:	e001      	b.n	8003b9a <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8003b96:	f7ff f965 	bl	8002e64 <xTaskResumeAll>
    }
 8003b9a:	bf00      	nop
 8003b9c:	3710      	adds	r7, #16
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	20000244 	.word	0x20000244
 8003ba8:	20000248 	.word	0x20000248
 8003bac:	e000ed04 	.word	0xe000ed04

08003bb0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003bb0:	b480      	push	{r7}
 8003bb2:	b085      	sub	sp, #20
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003bb8:	4b0e      	ldr	r3, [pc, #56]	; (8003bf4 <prvGetNextExpireTime+0x44>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d101      	bne.n	8003bc6 <prvGetNextExpireTime+0x16>
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	e000      	b.n	8003bc8 <prvGetNextExpireTime+0x18>
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d105      	bne.n	8003be0 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003bd4:	4b07      	ldr	r3, [pc, #28]	; (8003bf4 <prvGetNextExpireTime+0x44>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	68db      	ldr	r3, [r3, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	60fb      	str	r3, [r7, #12]
 8003bde:	e001      	b.n	8003be4 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003be0:	2300      	movs	r3, #0
 8003be2:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003be4:	68fb      	ldr	r3, [r7, #12]
    }
 8003be6:	4618      	mov	r0, r3
 8003be8:	3714      	adds	r7, #20
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	20000240 	.word	0x20000240

08003bf8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003c00:	f7ff fa30 	bl	8003064 <xTaskGetTickCount>
 8003c04:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003c06:	4b0b      	ldr	r3, [pc, #44]	; (8003c34 <prvSampleTimeNow+0x3c>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	68fa      	ldr	r2, [r7, #12]
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d205      	bcs.n	8003c1c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003c10:	f000 f912 	bl	8003e38 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	601a      	str	r2, [r3, #0]
 8003c1a:	e002      	b.n	8003c22 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003c22:	4a04      	ldr	r2, [pc, #16]	; (8003c34 <prvSampleTimeNow+0x3c>)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003c28:	68fb      	ldr	r3, [r7, #12]
    }
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3710      	adds	r7, #16
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	20000250 	.word	0x20000250

08003c38 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b086      	sub	sp, #24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	60b9      	str	r1, [r7, #8]
 8003c42:	607a      	str	r2, [r7, #4]
 8003c44:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003c46:	2300      	movs	r3, #0
 8003c48:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	68ba      	ldr	r2, [r7, #8]
 8003c4e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	68fa      	ldr	r2, [r7, #12]
 8003c54:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003c56:	68ba      	ldr	r2, [r7, #8]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	429a      	cmp	r2, r3
 8003c5c:	d812      	bhi.n	8003c84 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c5e:	687a      	ldr	r2, [r7, #4]
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	1ad2      	subs	r2, r2, r3
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	699b      	ldr	r3, [r3, #24]
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d302      	bcc.n	8003c72 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	617b      	str	r3, [r7, #20]
 8003c70:	e01b      	b.n	8003caa <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003c72:	4b10      	ldr	r3, [pc, #64]	; (8003cb4 <prvInsertTimerInActiveList+0x7c>)
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	3304      	adds	r3, #4
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	4610      	mov	r0, r2
 8003c7e:	f7fe fb66 	bl	800234e <vListInsert>
 8003c82:	e012      	b.n	8003caa <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d206      	bcs.n	8003c9a <prvInsertTimerInActiveList+0x62>
 8003c8c:	68ba      	ldr	r2, [r7, #8]
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d302      	bcc.n	8003c9a <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003c94:	2301      	movs	r3, #1
 8003c96:	617b      	str	r3, [r7, #20]
 8003c98:	e007      	b.n	8003caa <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003c9a:	4b07      	ldr	r3, [pc, #28]	; (8003cb8 <prvInsertTimerInActiveList+0x80>)
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	3304      	adds	r3, #4
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	4610      	mov	r0, r2
 8003ca6:	f7fe fb52 	bl	800234e <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003caa:	697b      	ldr	r3, [r7, #20]
    }
 8003cac:	4618      	mov	r0, r3
 8003cae:	3718      	adds	r7, #24
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}
 8003cb4:	20000244 	.word	0x20000244
 8003cb8:	20000240 	.word	0x20000240

08003cbc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b088      	sub	sp, #32
 8003cc0:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003cc2:	e0a6      	b.n	8003e12 <prvProcessReceivedCommands+0x156>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	f2c0 80a3 	blt.w	8003e12 <prvProcessReceivedCommands+0x156>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	695b      	ldr	r3, [r3, #20]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d004      	beq.n	8003ce2 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	3304      	adds	r3, #4
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f7fe fb6f 	bl	80023c0 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003ce2:	1d3b      	adds	r3, r7, #4
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f7ff ff87 	bl	8003bf8 <prvSampleTimeNow>
 8003cea:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	3b01      	subs	r3, #1
 8003cf0:	2b08      	cmp	r3, #8
 8003cf2:	f200 808d 	bhi.w	8003e10 <prvProcessReceivedCommands+0x154>
 8003cf6:	a201      	add	r2, pc, #4	; (adr r2, 8003cfc <prvProcessReceivedCommands+0x40>)
 8003cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cfc:	08003d21 	.word	0x08003d21
 8003d00:	08003d21 	.word	0x08003d21
 8003d04:	08003d89 	.word	0x08003d89
 8003d08:	08003d9d 	.word	0x08003d9d
 8003d0c:	08003de7 	.word	0x08003de7
 8003d10:	08003d21 	.word	0x08003d21
 8003d14:	08003d21 	.word	0x08003d21
 8003d18:	08003d89 	.word	0x08003d89
 8003d1c:	08003d9d 	.word	0x08003d9d
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d26:	f043 0301 	orr.w	r3, r3, #1
 8003d2a:	b2da      	uxtb	r2, r3
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003d32:	68fa      	ldr	r2, [r7, #12]
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	699b      	ldr	r3, [r3, #24]
 8003d38:	18d1      	adds	r1, r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	69ba      	ldr	r2, [r7, #24]
 8003d3e:	69f8      	ldr	r0, [r7, #28]
 8003d40:	f7ff ff7a 	bl	8003c38 <prvInsertTimerInActiveList>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d063      	beq.n	8003e12 <prvProcessReceivedCommands+0x156>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d50:	f003 0304 	and.w	r3, r3, #4
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d009      	beq.n	8003d6c <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8003d58:	68fa      	ldr	r2, [r7, #12]
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	4413      	add	r3, r2
 8003d60:	69ba      	ldr	r2, [r7, #24]
 8003d62:	4619      	mov	r1, r3
 8003d64:	69f8      	ldr	r0, [r7, #28]
 8003d66:	f7ff fe71 	bl	8003a4c <prvReloadTimer>
 8003d6a:	e008      	b.n	8003d7e <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d72:	f023 0301 	bic.w	r3, r3, #1
 8003d76:	b2da      	uxtb	r2, r3
 8003d78:	69fb      	ldr	r3, [r7, #28]
 8003d7a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	6a1b      	ldr	r3, [r3, #32]
 8003d82:	69f8      	ldr	r0, [r7, #28]
 8003d84:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8003d86:	e044      	b.n	8003e12 <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003d88:	69fb      	ldr	r3, [r7, #28]
 8003d8a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d8e:	f023 0301 	bic.w	r3, r3, #1
 8003d92:	b2da      	uxtb	r2, r3
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8003d9a:	e03a      	b.n	8003e12 <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003da2:	f043 0301 	orr.w	r3, r3, #1
 8003da6:	b2da      	uxtb	r2, r3
 8003da8:	69fb      	ldr	r3, [r7, #28]
 8003daa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003dae:	68fa      	ldr	r2, [r7, #12]
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	699b      	ldr	r3, [r3, #24]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d10a      	bne.n	8003dd2 <prvProcessReceivedCommands+0x116>
        __asm volatile
 8003dbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dc0:	f383 8811 	msr	BASEPRI, r3
 8003dc4:	f3bf 8f6f 	isb	sy
 8003dc8:	f3bf 8f4f 	dsb	sy
 8003dcc:	617b      	str	r3, [r7, #20]
    }
 8003dce:	bf00      	nop
 8003dd0:	e7fe      	b.n	8003dd0 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	699a      	ldr	r2, [r3, #24]
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	18d1      	adds	r1, r2, r3
 8003dda:	69bb      	ldr	r3, [r7, #24]
 8003ddc:	69ba      	ldr	r2, [r7, #24]
 8003dde:	69f8      	ldr	r0, [r7, #28]
 8003de0:	f7ff ff2a 	bl	8003c38 <prvInsertTimerInActiveList>
                        break;
 8003de4:	e015      	b.n	8003e12 <prvProcessReceivedCommands+0x156>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003dec:	f003 0302 	and.w	r3, r3, #2
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d103      	bne.n	8003dfc <prvProcessReceivedCommands+0x140>
                            {
                                vPortFree( pxTimer );
 8003df4:	69f8      	ldr	r0, [r7, #28]
 8003df6:	f000 fb8b 	bl	8004510 <vPortFree>
 8003dfa:	e00a      	b.n	8003e12 <prvProcessReceivedCommands+0x156>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e02:	f023 0301 	bic.w	r3, r3, #1
 8003e06:	b2da      	uxtb	r2, r3
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003e0e:	e000      	b.n	8003e12 <prvProcessReceivedCommands+0x156>

                    default:
                        /* Don't expect to get here. */
                        break;
 8003e10:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003e12:	4b08      	ldr	r3, [pc, #32]	; (8003e34 <prvProcessReceivedCommands+0x178>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f107 0108 	add.w	r1, r7, #8
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7fe fc01 	bl	8002624 <xQueueReceive>
 8003e22:	4603      	mov	r3, r0
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	f47f af4d 	bne.w	8003cc4 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8003e2a:	bf00      	nop
 8003e2c:	bf00      	nop
 8003e2e:	3720      	adds	r7, #32
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}
 8003e34:	20000248 	.word	0x20000248

08003e38 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b082      	sub	sp, #8
 8003e3c:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003e3e:	e009      	b.n	8003e54 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003e40:	4b0e      	ldr	r3, [pc, #56]	; (8003e7c <prvSwitchTimerLists+0x44>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	68db      	ldr	r3, [r3, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8003e4a:	f04f 31ff 	mov.w	r1, #4294967295
 8003e4e:	6838      	ldr	r0, [r7, #0]
 8003e50:	f7ff fe1e 	bl	8003a90 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003e54:	4b09      	ldr	r3, [pc, #36]	; (8003e7c <prvSwitchTimerLists+0x44>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d1f0      	bne.n	8003e40 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8003e5e:	4b07      	ldr	r3, [pc, #28]	; (8003e7c <prvSwitchTimerLists+0x44>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8003e64:	4b06      	ldr	r3, [pc, #24]	; (8003e80 <prvSwitchTimerLists+0x48>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a04      	ldr	r2, [pc, #16]	; (8003e7c <prvSwitchTimerLists+0x44>)
 8003e6a:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003e6c:	4a04      	ldr	r2, [pc, #16]	; (8003e80 <prvSwitchTimerLists+0x48>)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6013      	str	r3, [r2, #0]
    }
 8003e72:	bf00      	nop
 8003e74:	3708      	adds	r7, #8
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	20000240 	.word	0x20000240
 8003e80:	20000244 	.word	0x20000244

08003e84 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003e84:	b580      	push	{r7, lr}
 8003e86:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003e88:	f000 f95e 	bl	8004148 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003e8c:	4b12      	ldr	r3, [pc, #72]	; (8003ed8 <prvCheckForValidListAndQueue+0x54>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d11d      	bne.n	8003ed0 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003e94:	4811      	ldr	r0, [pc, #68]	; (8003edc <prvCheckForValidListAndQueue+0x58>)
 8003e96:	f7fe fa2d 	bl	80022f4 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003e9a:	4811      	ldr	r0, [pc, #68]	; (8003ee0 <prvCheckForValidListAndQueue+0x5c>)
 8003e9c:	f7fe fa2a 	bl	80022f4 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003ea0:	4b10      	ldr	r3, [pc, #64]	; (8003ee4 <prvCheckForValidListAndQueue+0x60>)
 8003ea2:	4a0e      	ldr	r2, [pc, #56]	; (8003edc <prvCheckForValidListAndQueue+0x58>)
 8003ea4:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8003ea6:	4b10      	ldr	r3, [pc, #64]	; (8003ee8 <prvCheckForValidListAndQueue+0x64>)
 8003ea8:	4a0d      	ldr	r2, [pc, #52]	; (8003ee0 <prvCheckForValidListAndQueue+0x5c>)
 8003eaa:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003eac:	2200      	movs	r2, #0
 8003eae:	210c      	movs	r1, #12
 8003eb0:	200a      	movs	r0, #10
 8003eb2:	f7fe fb3f 	bl	8002534 <xQueueGenericCreate>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	4a07      	ldr	r2, [pc, #28]	; (8003ed8 <prvCheckForValidListAndQueue+0x54>)
 8003eba:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8003ebc:	4b06      	ldr	r3, [pc, #24]	; (8003ed8 <prvCheckForValidListAndQueue+0x54>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d005      	beq.n	8003ed0 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003ec4:	4b04      	ldr	r3, [pc, #16]	; (8003ed8 <prvCheckForValidListAndQueue+0x54>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4908      	ldr	r1, [pc, #32]	; (8003eec <prvCheckForValidListAndQueue+0x68>)
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f7fe fd48 	bl	8002960 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003ed0:	f000 f96a 	bl	80041a8 <vPortExitCritical>
    }
 8003ed4:	bf00      	nop
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	20000248 	.word	0x20000248
 8003edc:	20000218 	.word	0x20000218
 8003ee0:	2000022c 	.word	0x2000022c
 8003ee4:	20000240 	.word	0x20000240
 8003ee8:	20000244 	.word	0x20000244
 8003eec:	080078f8 	.word	0x080078f8

08003ef0 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b085      	sub	sp, #20
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	3b04      	subs	r3, #4
 8003f00:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003f08:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	3b04      	subs	r3, #4
 8003f0e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	f023 0201 	bic.w	r2, r3, #1
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	3b04      	subs	r3, #4
 8003f1e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8003f20:	4a0c      	ldr	r2, [pc, #48]	; (8003f54 <pxPortInitialiseStack+0x64>)
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	3b14      	subs	r3, #20
 8003f2a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8003f2c:	687a      	ldr	r2, [r7, #4]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	3b04      	subs	r3, #4
 8003f36:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f06f 0202 	mvn.w	r2, #2
 8003f3e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	3b20      	subs	r3, #32
 8003f44:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8003f46:	68fb      	ldr	r3, [r7, #12]
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3714      	adds	r7, #20
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr
 8003f54:	08003f59 	.word	0x08003f59

08003f58 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b085      	sub	sp, #20
 8003f5c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8003f62:	4b12      	ldr	r3, [pc, #72]	; (8003fac <prvTaskExitError+0x54>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f6a:	d00a      	beq.n	8003f82 <prvTaskExitError+0x2a>
        __asm volatile
 8003f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f70:	f383 8811 	msr	BASEPRI, r3
 8003f74:	f3bf 8f6f 	isb	sy
 8003f78:	f3bf 8f4f 	dsb	sy
 8003f7c:	60fb      	str	r3, [r7, #12]
    }
 8003f7e:	bf00      	nop
 8003f80:	e7fe      	b.n	8003f80 <prvTaskExitError+0x28>
        __asm volatile
 8003f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f86:	f383 8811 	msr	BASEPRI, r3
 8003f8a:	f3bf 8f6f 	isb	sy
 8003f8e:	f3bf 8f4f 	dsb	sy
 8003f92:	60bb      	str	r3, [r7, #8]
    }
 8003f94:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8003f96:	bf00      	nop
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d0fc      	beq.n	8003f98 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003f9e:	bf00      	nop
 8003fa0:	bf00      	nop
 8003fa2:	3714      	adds	r7, #20
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr
 8003fac:	20000010 	.word	0x20000010

08003fb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003fb0:	4b07      	ldr	r3, [pc, #28]	; (8003fd0 <pxCurrentTCBConst2>)
 8003fb2:	6819      	ldr	r1, [r3, #0]
 8003fb4:	6808      	ldr	r0, [r1, #0]
 8003fb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fba:	f380 8809 	msr	PSP, r0
 8003fbe:	f3bf 8f6f 	isb	sy
 8003fc2:	f04f 0000 	mov.w	r0, #0
 8003fc6:	f380 8811 	msr	BASEPRI, r0
 8003fca:	4770      	bx	lr
 8003fcc:	f3af 8000 	nop.w

08003fd0 <pxCurrentTCBConst2>:
 8003fd0:	20000114 	.word	0x20000114
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003fd4:	bf00      	nop
 8003fd6:	bf00      	nop

08003fd8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003fd8:	4808      	ldr	r0, [pc, #32]	; (8003ffc <prvPortStartFirstTask+0x24>)
 8003fda:	6800      	ldr	r0, [r0, #0]
 8003fdc:	6800      	ldr	r0, [r0, #0]
 8003fde:	f380 8808 	msr	MSP, r0
 8003fe2:	f04f 0000 	mov.w	r0, #0
 8003fe6:	f380 8814 	msr	CONTROL, r0
 8003fea:	b662      	cpsie	i
 8003fec:	b661      	cpsie	f
 8003fee:	f3bf 8f4f 	dsb	sy
 8003ff2:	f3bf 8f6f 	isb	sy
 8003ff6:	df00      	svc	0
 8003ff8:	bf00      	nop
 8003ffa:	0000      	.short	0x0000
 8003ffc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004000:	bf00      	nop
 8004002:	bf00      	nop

08004004 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b086      	sub	sp, #24
 8004008:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800400a:	4b46      	ldr	r3, [pc, #280]	; (8004124 <xPortStartScheduler+0x120>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a46      	ldr	r2, [pc, #280]	; (8004128 <xPortStartScheduler+0x124>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d10a      	bne.n	800402a <xPortStartScheduler+0x26>
        __asm volatile
 8004014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004018:	f383 8811 	msr	BASEPRI, r3
 800401c:	f3bf 8f6f 	isb	sy
 8004020:	f3bf 8f4f 	dsb	sy
 8004024:	613b      	str	r3, [r7, #16]
    }
 8004026:	bf00      	nop
 8004028:	e7fe      	b.n	8004028 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800402a:	4b3e      	ldr	r3, [pc, #248]	; (8004124 <xPortStartScheduler+0x120>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a3f      	ldr	r2, [pc, #252]	; (800412c <xPortStartScheduler+0x128>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d10a      	bne.n	800404a <xPortStartScheduler+0x46>
        __asm volatile
 8004034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004038:	f383 8811 	msr	BASEPRI, r3
 800403c:	f3bf 8f6f 	isb	sy
 8004040:	f3bf 8f4f 	dsb	sy
 8004044:	60fb      	str	r3, [r7, #12]
    }
 8004046:	bf00      	nop
 8004048:	e7fe      	b.n	8004048 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800404a:	4b39      	ldr	r3, [pc, #228]	; (8004130 <xPortStartScheduler+0x12c>)
 800404c:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	b2db      	uxtb	r3, r3
 8004054:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	22ff      	movs	r2, #255	; 0xff
 800405a:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	781b      	ldrb	r3, [r3, #0]
 8004060:	b2db      	uxtb	r3, r3
 8004062:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004064:	78fb      	ldrb	r3, [r7, #3]
 8004066:	b2db      	uxtb	r3, r3
 8004068:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800406c:	b2da      	uxtb	r2, r3
 800406e:	4b31      	ldr	r3, [pc, #196]	; (8004134 <xPortStartScheduler+0x130>)
 8004070:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004072:	4b31      	ldr	r3, [pc, #196]	; (8004138 <xPortStartScheduler+0x134>)
 8004074:	2207      	movs	r2, #7
 8004076:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004078:	e009      	b.n	800408e <xPortStartScheduler+0x8a>
        {
            ulMaxPRIGROUPValue--;
 800407a:	4b2f      	ldr	r3, [pc, #188]	; (8004138 <xPortStartScheduler+0x134>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	3b01      	subs	r3, #1
 8004080:	4a2d      	ldr	r2, [pc, #180]	; (8004138 <xPortStartScheduler+0x134>)
 8004082:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004084:	78fb      	ldrb	r3, [r7, #3]
 8004086:	b2db      	uxtb	r3, r3
 8004088:	005b      	lsls	r3, r3, #1
 800408a:	b2db      	uxtb	r3, r3
 800408c:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800408e:	78fb      	ldrb	r3, [r7, #3]
 8004090:	b2db      	uxtb	r3, r3
 8004092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004096:	2b80      	cmp	r3, #128	; 0x80
 8004098:	d0ef      	beq.n	800407a <xPortStartScheduler+0x76>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800409a:	4b27      	ldr	r3, [pc, #156]	; (8004138 <xPortStartScheduler+0x134>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f1c3 0307 	rsb	r3, r3, #7
 80040a2:	2b04      	cmp	r3, #4
 80040a4:	d00a      	beq.n	80040bc <xPortStartScheduler+0xb8>
        __asm volatile
 80040a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040aa:	f383 8811 	msr	BASEPRI, r3
 80040ae:	f3bf 8f6f 	isb	sy
 80040b2:	f3bf 8f4f 	dsb	sy
 80040b6:	60bb      	str	r3, [r7, #8]
    }
 80040b8:	bf00      	nop
 80040ba:	e7fe      	b.n	80040ba <xPortStartScheduler+0xb6>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80040bc:	4b1e      	ldr	r3, [pc, #120]	; (8004138 <xPortStartScheduler+0x134>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	021b      	lsls	r3, r3, #8
 80040c2:	4a1d      	ldr	r2, [pc, #116]	; (8004138 <xPortStartScheduler+0x134>)
 80040c4:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80040c6:	4b1c      	ldr	r3, [pc, #112]	; (8004138 <xPortStartScheduler+0x134>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80040ce:	4a1a      	ldr	r2, [pc, #104]	; (8004138 <xPortStartScheduler+0x134>)
 80040d0:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	b2da      	uxtb	r2, r3
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80040da:	4b18      	ldr	r3, [pc, #96]	; (800413c <xPortStartScheduler+0x138>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a17      	ldr	r2, [pc, #92]	; (800413c <xPortStartScheduler+0x138>)
 80040e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80040e4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80040e6:	4b15      	ldr	r3, [pc, #84]	; (800413c <xPortStartScheduler+0x138>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a14      	ldr	r2, [pc, #80]	; (800413c <xPortStartScheduler+0x138>)
 80040ec:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80040f0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80040f2:	f000 f8e3 	bl	80042bc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80040f6:	4b12      	ldr	r3, [pc, #72]	; (8004140 <xPortStartScheduler+0x13c>)
 80040f8:	2200      	movs	r2, #0
 80040fa:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80040fc:	f000 f902 	bl	8004304 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004100:	4b10      	ldr	r3, [pc, #64]	; (8004144 <xPortStartScheduler+0x140>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a0f      	ldr	r2, [pc, #60]	; (8004144 <xPortStartScheduler+0x140>)
 8004106:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800410a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800410c:	f7ff ff64 	bl	8003fd8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004110:	f7ff f8e4 	bl	80032dc <vTaskSwitchContext>
    prvTaskExitError();
 8004114:	f7ff ff20 	bl	8003f58 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8004118:	2300      	movs	r3, #0
}
 800411a:	4618      	mov	r0, r3
 800411c:	3718      	adds	r7, #24
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	e000ed00 	.word	0xe000ed00
 8004128:	410fc271 	.word	0x410fc271
 800412c:	410fc270 	.word	0x410fc270
 8004130:	e000e400 	.word	0xe000e400
 8004134:	20000254 	.word	0x20000254
 8004138:	20000258 	.word	0x20000258
 800413c:	e000ed20 	.word	0xe000ed20
 8004140:	20000010 	.word	0x20000010
 8004144:	e000ef34 	.word	0xe000ef34

08004148 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
        __asm volatile
 800414e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004152:	f383 8811 	msr	BASEPRI, r3
 8004156:	f3bf 8f6f 	isb	sy
 800415a:	f3bf 8f4f 	dsb	sy
 800415e:	607b      	str	r3, [r7, #4]
    }
 8004160:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8004162:	4b0f      	ldr	r3, [pc, #60]	; (80041a0 <vPortEnterCritical+0x58>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	3301      	adds	r3, #1
 8004168:	4a0d      	ldr	r2, [pc, #52]	; (80041a0 <vPortEnterCritical+0x58>)
 800416a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800416c:	4b0c      	ldr	r3, [pc, #48]	; (80041a0 <vPortEnterCritical+0x58>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d10f      	bne.n	8004194 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004174:	4b0b      	ldr	r3, [pc, #44]	; (80041a4 <vPortEnterCritical+0x5c>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b00      	cmp	r3, #0
 800417c:	d00a      	beq.n	8004194 <vPortEnterCritical+0x4c>
        __asm volatile
 800417e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004182:	f383 8811 	msr	BASEPRI, r3
 8004186:	f3bf 8f6f 	isb	sy
 800418a:	f3bf 8f4f 	dsb	sy
 800418e:	603b      	str	r3, [r7, #0]
    }
 8004190:	bf00      	nop
 8004192:	e7fe      	b.n	8004192 <vPortEnterCritical+0x4a>
    }
}
 8004194:	bf00      	nop
 8004196:	370c      	adds	r7, #12
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr
 80041a0:	20000010 	.word	0x20000010
 80041a4:	e000ed04 	.word	0xe000ed04

080041a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80041ae:	4b12      	ldr	r3, [pc, #72]	; (80041f8 <vPortExitCritical+0x50>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d10a      	bne.n	80041cc <vPortExitCritical+0x24>
        __asm volatile
 80041b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041ba:	f383 8811 	msr	BASEPRI, r3
 80041be:	f3bf 8f6f 	isb	sy
 80041c2:	f3bf 8f4f 	dsb	sy
 80041c6:	607b      	str	r3, [r7, #4]
    }
 80041c8:	bf00      	nop
 80041ca:	e7fe      	b.n	80041ca <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80041cc:	4b0a      	ldr	r3, [pc, #40]	; (80041f8 <vPortExitCritical+0x50>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	3b01      	subs	r3, #1
 80041d2:	4a09      	ldr	r2, [pc, #36]	; (80041f8 <vPortExitCritical+0x50>)
 80041d4:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80041d6:	4b08      	ldr	r3, [pc, #32]	; (80041f8 <vPortExitCritical+0x50>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d105      	bne.n	80041ea <vPortExitCritical+0x42>
 80041de:	2300      	movs	r3, #0
 80041e0:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80041e8:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80041ea:	bf00      	nop
 80041ec:	370c      	adds	r7, #12
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr
 80041f6:	bf00      	nop
 80041f8:	20000010 	.word	0x20000010
 80041fc:	00000000 	.word	0x00000000

08004200 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004200:	f3ef 8009 	mrs	r0, PSP
 8004204:	f3bf 8f6f 	isb	sy
 8004208:	4b15      	ldr	r3, [pc, #84]	; (8004260 <pxCurrentTCBConst>)
 800420a:	681a      	ldr	r2, [r3, #0]
 800420c:	f01e 0f10 	tst.w	lr, #16
 8004210:	bf08      	it	eq
 8004212:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004216:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800421a:	6010      	str	r0, [r2, #0]
 800421c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004220:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004224:	f380 8811 	msr	BASEPRI, r0
 8004228:	f3bf 8f4f 	dsb	sy
 800422c:	f3bf 8f6f 	isb	sy
 8004230:	f7ff f854 	bl	80032dc <vTaskSwitchContext>
 8004234:	f04f 0000 	mov.w	r0, #0
 8004238:	f380 8811 	msr	BASEPRI, r0
 800423c:	bc09      	pop	{r0, r3}
 800423e:	6819      	ldr	r1, [r3, #0]
 8004240:	6808      	ldr	r0, [r1, #0]
 8004242:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004246:	f01e 0f10 	tst.w	lr, #16
 800424a:	bf08      	it	eq
 800424c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004250:	f380 8809 	msr	PSP, r0
 8004254:	f3bf 8f6f 	isb	sy
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	f3af 8000 	nop.w

08004260 <pxCurrentTCBConst>:
 8004260:	20000114 	.word	0x20000114
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8004264:	bf00      	nop
 8004266:	bf00      	nop

08004268 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b082      	sub	sp, #8
 800426c:	af00      	add	r7, sp, #0
        __asm volatile
 800426e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004272:	f383 8811 	msr	BASEPRI, r3
 8004276:	f3bf 8f6f 	isb	sy
 800427a:	f3bf 8f4f 	dsb	sy
 800427e:	607b      	str	r3, [r7, #4]
    }
 8004280:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8004282:	f002 fb51 	bl	8006928 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004286:	f7fe ff0f 	bl	80030a8 <xTaskIncrementTick>
 800428a:	4603      	mov	r3, r0
 800428c:	2b00      	cmp	r3, #0
 800428e:	d006      	beq.n	800429e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8004290:	f002 fba8 	bl	80069e4 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004294:	4b08      	ldr	r3, [pc, #32]	; (80042b8 <SysTick_Handler+0x50>)
 8004296:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800429a:	601a      	str	r2, [r3, #0]
 800429c:	e001      	b.n	80042a2 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800429e:	f002 fb85 	bl	80069ac <SEGGER_SYSVIEW_RecordExitISR>
 80042a2:	2300      	movs	r3, #0
 80042a4:	603b      	str	r3, [r7, #0]
        __asm volatile
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	f383 8811 	msr	BASEPRI, r3
    }
 80042ac:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 80042ae:	bf00      	nop
 80042b0:	3708      	adds	r7, #8
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	e000ed04 	.word	0xe000ed04

080042bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80042bc:	b480      	push	{r7}
 80042be:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80042c0:	4b0b      	ldr	r3, [pc, #44]	; (80042f0 <vPortSetupTimerInterrupt+0x34>)
 80042c2:	2200      	movs	r2, #0
 80042c4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80042c6:	4b0b      	ldr	r3, [pc, #44]	; (80042f4 <vPortSetupTimerInterrupt+0x38>)
 80042c8:	2200      	movs	r2, #0
 80042ca:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80042cc:	4b0a      	ldr	r3, [pc, #40]	; (80042f8 <vPortSetupTimerInterrupt+0x3c>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a0a      	ldr	r2, [pc, #40]	; (80042fc <vPortSetupTimerInterrupt+0x40>)
 80042d2:	fba2 2303 	umull	r2, r3, r2, r3
 80042d6:	099b      	lsrs	r3, r3, #6
 80042d8:	4a09      	ldr	r2, [pc, #36]	; (8004300 <vPortSetupTimerInterrupt+0x44>)
 80042da:	3b01      	subs	r3, #1
 80042dc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80042de:	4b04      	ldr	r3, [pc, #16]	; (80042f0 <vPortSetupTimerInterrupt+0x34>)
 80042e0:	2207      	movs	r2, #7
 80042e2:	601a      	str	r2, [r3, #0]
}
 80042e4:	bf00      	nop
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	e000e010 	.word	0xe000e010
 80042f4:	e000e018 	.word	0xe000e018
 80042f8:	20000000 	.word	0x20000000
 80042fc:	10624dd3 	.word	0x10624dd3
 8004300:	e000e014 	.word	0xe000e014

08004304 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004304:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004314 <vPortEnableVFP+0x10>
 8004308:	6801      	ldr	r1, [r0, #0]
 800430a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800430e:	6001      	str	r1, [r0, #0]
 8004310:	4770      	bx	lr
 8004312:	0000      	.short	0x0000
 8004314:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004318:	bf00      	nop
 800431a:	bf00      	nop

0800431c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800431c:	b480      	push	{r7}
 800431e:	b085      	sub	sp, #20
 8004320:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004322:	f3ef 8305 	mrs	r3, IPSR
 8004326:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2b0f      	cmp	r3, #15
 800432c:	d914      	bls.n	8004358 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800432e:	4a17      	ldr	r2, [pc, #92]	; (800438c <vPortValidateInterruptPriority+0x70>)
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	4413      	add	r3, r2
 8004334:	781b      	ldrb	r3, [r3, #0]
 8004336:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004338:	4b15      	ldr	r3, [pc, #84]	; (8004390 <vPortValidateInterruptPriority+0x74>)
 800433a:	781b      	ldrb	r3, [r3, #0]
 800433c:	7afa      	ldrb	r2, [r7, #11]
 800433e:	429a      	cmp	r2, r3
 8004340:	d20a      	bcs.n	8004358 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8004342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004346:	f383 8811 	msr	BASEPRI, r3
 800434a:	f3bf 8f6f 	isb	sy
 800434e:	f3bf 8f4f 	dsb	sy
 8004352:	607b      	str	r3, [r7, #4]
    }
 8004354:	bf00      	nop
 8004356:	e7fe      	b.n	8004356 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004358:	4b0e      	ldr	r3, [pc, #56]	; (8004394 <vPortValidateInterruptPriority+0x78>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004360:	4b0d      	ldr	r3, [pc, #52]	; (8004398 <vPortValidateInterruptPriority+0x7c>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	429a      	cmp	r2, r3
 8004366:	d90a      	bls.n	800437e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8004368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800436c:	f383 8811 	msr	BASEPRI, r3
 8004370:	f3bf 8f6f 	isb	sy
 8004374:	f3bf 8f4f 	dsb	sy
 8004378:	603b      	str	r3, [r7, #0]
    }
 800437a:	bf00      	nop
 800437c:	e7fe      	b.n	800437c <vPortValidateInterruptPriority+0x60>
    }
 800437e:	bf00      	nop
 8004380:	3714      	adds	r7, #20
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr
 800438a:	bf00      	nop
 800438c:	e000e3f0 	.word	0xe000e3f0
 8004390:	20000254 	.word	0x20000254
 8004394:	e000ed0c 	.word	0xe000ed0c
 8004398:	20000258 	.word	0x20000258

0800439c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b08a      	sub	sp, #40	; 0x28
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 80043a4:	2300      	movs	r3, #0
 80043a6:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 80043a8:	f7fe fd4e 	bl	8002e48 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80043ac:	4b53      	ldr	r3, [pc, #332]	; (80044fc <pvPortMalloc+0x160>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d101      	bne.n	80043b8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80043b4:	f000 f908 	bl	80045c8 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d012      	beq.n	80043e4 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 80043be:	2208      	movs	r2, #8
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	f003 0307 	and.w	r3, r3, #7
 80043c6:	1ad3      	subs	r3, r2, r3
 80043c8:	3308      	adds	r3, #8
 80043ca:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 80043cc:	69bb      	ldr	r3, [r7, #24]
 80043ce:	43db      	mvns	r3, r3
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d804      	bhi.n	80043e0 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	4413      	add	r3, r2
 80043dc:	607b      	str	r3, [r7, #4]
 80043de:	e001      	b.n	80043e4 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 80043e0:	2300      	movs	r3, #0
 80043e2:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	db70      	blt.n	80044cc <pvPortMalloc+0x130>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d06d      	beq.n	80044cc <pvPortMalloc+0x130>
 80043f0:	4b43      	ldr	r3, [pc, #268]	; (8004500 <pvPortMalloc+0x164>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d868      	bhi.n	80044cc <pvPortMalloc+0x130>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80043fa:	4b42      	ldr	r3, [pc, #264]	; (8004504 <pvPortMalloc+0x168>)
 80043fc:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80043fe:	4b41      	ldr	r3, [pc, #260]	; (8004504 <pvPortMalloc+0x168>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004404:	e004      	b.n	8004410 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8004406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004408:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800440a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	429a      	cmp	r2, r3
 8004418:	d903      	bls.n	8004422 <pvPortMalloc+0x86>
 800441a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d1f1      	bne.n	8004406 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004422:	4b36      	ldr	r3, [pc, #216]	; (80044fc <pvPortMalloc+0x160>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004428:	429a      	cmp	r2, r3
 800442a:	d04f      	beq.n	80044cc <pvPortMalloc+0x130>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800442c:	6a3b      	ldr	r3, [r7, #32]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2208      	movs	r2, #8
 8004432:	4413      	add	r3, r2
 8004434:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	6a3b      	ldr	r3, [r7, #32]
 800443c:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800443e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004440:	685a      	ldr	r2, [r3, #4]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	1ad2      	subs	r2, r2, r3
 8004446:	2308      	movs	r3, #8
 8004448:	005b      	lsls	r3, r3, #1
 800444a:	429a      	cmp	r2, r3
 800444c:	d91f      	bls.n	800448e <pvPortMalloc+0xf2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800444e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	4413      	add	r3, r2
 8004454:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	f003 0307 	and.w	r3, r3, #7
 800445c:	2b00      	cmp	r3, #0
 800445e:	d00a      	beq.n	8004476 <pvPortMalloc+0xda>
        __asm volatile
 8004460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004464:	f383 8811 	msr	BASEPRI, r3
 8004468:	f3bf 8f6f 	isb	sy
 800446c:	f3bf 8f4f 	dsb	sy
 8004470:	613b      	str	r3, [r7, #16]
    }
 8004472:	bf00      	nop
 8004474:	e7fe      	b.n	8004474 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004478:	685a      	ldr	r2, [r3, #4]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	1ad2      	subs	r2, r2, r3
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004488:	6978      	ldr	r0, [r7, #20]
 800448a:	f000 f8f9 	bl	8004680 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800448e:	4b1c      	ldr	r3, [pc, #112]	; (8004500 <pvPortMalloc+0x164>)
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	4a19      	ldr	r2, [pc, #100]	; (8004500 <pvPortMalloc+0x164>)
 800449a:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800449c:	4b18      	ldr	r3, [pc, #96]	; (8004500 <pvPortMalloc+0x164>)
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	4b19      	ldr	r3, [pc, #100]	; (8004508 <pvPortMalloc+0x16c>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d203      	bcs.n	80044b0 <pvPortMalloc+0x114>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80044a8:	4b15      	ldr	r3, [pc, #84]	; (8004500 <pvPortMalloc+0x164>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a16      	ldr	r2, [pc, #88]	; (8004508 <pvPortMalloc+0x16c>)
 80044ae:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 80044b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80044b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ba:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80044bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044be:	2200      	movs	r2, #0
 80044c0:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80044c2:	4b12      	ldr	r3, [pc, #72]	; (800450c <pvPortMalloc+0x170>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	3301      	adds	r3, #1
 80044c8:	4a10      	ldr	r2, [pc, #64]	; (800450c <pvPortMalloc+0x170>)
 80044ca:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80044cc:	f7fe fcca 	bl	8002e64 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80044d0:	69fb      	ldr	r3, [r7, #28]
 80044d2:	f003 0307 	and.w	r3, r3, #7
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d00a      	beq.n	80044f0 <pvPortMalloc+0x154>
        __asm volatile
 80044da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044de:	f383 8811 	msr	BASEPRI, r3
 80044e2:	f3bf 8f6f 	isb	sy
 80044e6:	f3bf 8f4f 	dsb	sy
 80044ea:	60fb      	str	r3, [r7, #12]
    }
 80044ec:	bf00      	nop
 80044ee:	e7fe      	b.n	80044ee <pvPortMalloc+0x152>
    return pvReturn;
 80044f0:	69fb      	ldr	r3, [r7, #28]
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3728      	adds	r7, #40	; 0x28
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	20012e64 	.word	0x20012e64
 8004500:	20012e68 	.word	0x20012e68
 8004504:	20012e5c 	.word	0x20012e5c
 8004508:	20012e6c 	.word	0x20012e6c
 800450c:	20012e70 	.word	0x20012e70

08004510 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b086      	sub	sp, #24
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d049      	beq.n	80045b6 <vPortFree+0xa6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8004522:	2308      	movs	r3, #8
 8004524:	425b      	negs	r3, r3
 8004526:	697a      	ldr	r2, [r7, #20]
 8004528:	4413      	add	r3, r2
 800452a:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	2b00      	cmp	r3, #0
 8004536:	db0a      	blt.n	800454e <vPortFree+0x3e>
        __asm volatile
 8004538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800453c:	f383 8811 	msr	BASEPRI, r3
 8004540:	f3bf 8f6f 	isb	sy
 8004544:	f3bf 8f4f 	dsb	sy
 8004548:	60fb      	str	r3, [r7, #12]
    }
 800454a:	bf00      	nop
 800454c:	e7fe      	b.n	800454c <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d00a      	beq.n	800456c <vPortFree+0x5c>
        __asm volatile
 8004556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800455a:	f383 8811 	msr	BASEPRI, r3
 800455e:	f3bf 8f6f 	isb	sy
 8004562:	f3bf 8f4f 	dsb	sy
 8004566:	60bb      	str	r3, [r7, #8]
    }
 8004568:	bf00      	nop
 800456a:	e7fe      	b.n	800456a <vPortFree+0x5a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	0fdb      	lsrs	r3, r3, #31
 8004572:	f003 0301 	and.w	r3, r3, #1
 8004576:	b2db      	uxtb	r3, r3
 8004578:	2b00      	cmp	r3, #0
 800457a:	d01c      	beq.n	80045b6 <vPortFree+0xa6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d118      	bne.n	80045b6 <vPortFree+0xa6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8004590:	f7fe fc5a 	bl	8002e48 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	685a      	ldr	r2, [r3, #4]
 8004598:	4b09      	ldr	r3, [pc, #36]	; (80045c0 <vPortFree+0xb0>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4413      	add	r3, r2
 800459e:	4a08      	ldr	r2, [pc, #32]	; (80045c0 <vPortFree+0xb0>)
 80045a0:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80045a2:	6938      	ldr	r0, [r7, #16]
 80045a4:	f000 f86c 	bl	8004680 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80045a8:	4b06      	ldr	r3, [pc, #24]	; (80045c4 <vPortFree+0xb4>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	3301      	adds	r3, #1
 80045ae:	4a05      	ldr	r2, [pc, #20]	; (80045c4 <vPortFree+0xb4>)
 80045b0:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80045b2:	f7fe fc57 	bl	8002e64 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80045b6:	bf00      	nop
 80045b8:	3718      	adds	r7, #24
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	20012e68 	.word	0x20012e68
 80045c4:	20012e74 	.word	0x20012e74

080045c8 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80045c8:	b480      	push	{r7}
 80045ca:	b085      	sub	sp, #20
 80045cc:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80045ce:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80045d2:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80045d4:	4b25      	ldr	r3, [pc, #148]	; (800466c <prvHeapInit+0xa4>)
 80045d6:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f003 0307 	and.w	r3, r3, #7
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00c      	beq.n	80045fc <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	3307      	adds	r3, #7
 80045e6:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f023 0307 	bic.w	r3, r3, #7
 80045ee:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 80045f0:	68ba      	ldr	r2, [r7, #8]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	1ad3      	subs	r3, r2, r3
 80045f6:	4a1d      	ldr	r2, [pc, #116]	; (800466c <prvHeapInit+0xa4>)
 80045f8:	4413      	add	r3, r2
 80045fa:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004600:	4a1b      	ldr	r2, [pc, #108]	; (8004670 <prvHeapInit+0xa8>)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8004606:	4b1a      	ldr	r3, [pc, #104]	; (8004670 <prvHeapInit+0xa8>)
 8004608:	2200      	movs	r2, #0
 800460a:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	68ba      	ldr	r2, [r7, #8]
 8004610:	4413      	add	r3, r2
 8004612:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8004614:	2208      	movs	r2, #8
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	1a9b      	subs	r3, r3, r2
 800461a:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f023 0307 	bic.w	r3, r3, #7
 8004622:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	4a13      	ldr	r2, [pc, #76]	; (8004674 <prvHeapInit+0xac>)
 8004628:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800462a:	4b12      	ldr	r3, [pc, #72]	; (8004674 <prvHeapInit+0xac>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	2200      	movs	r2, #0
 8004630:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8004632:	4b10      	ldr	r3, [pc, #64]	; (8004674 <prvHeapInit+0xac>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	2200      	movs	r2, #0
 8004638:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	68fa      	ldr	r2, [r7, #12]
 8004642:	1ad2      	subs	r2, r2, r3
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004648:	4b0a      	ldr	r3, [pc, #40]	; (8004674 <prvHeapInit+0xac>)
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	4a08      	ldr	r2, [pc, #32]	; (8004678 <prvHeapInit+0xb0>)
 8004656:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	4a07      	ldr	r2, [pc, #28]	; (800467c <prvHeapInit+0xb4>)
 800465e:	6013      	str	r3, [r2, #0]
}
 8004660:	bf00      	nop
 8004662:	3714      	adds	r7, #20
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr
 800466c:	2000025c 	.word	0x2000025c
 8004670:	20012e5c 	.word	0x20012e5c
 8004674:	20012e64 	.word	0x20012e64
 8004678:	20012e6c 	.word	0x20012e6c
 800467c:	20012e68 	.word	0x20012e68

08004680 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004680:	b480      	push	{r7}
 8004682:	b085      	sub	sp, #20
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004688:	4b28      	ldr	r3, [pc, #160]	; (800472c <prvInsertBlockIntoFreeList+0xac>)
 800468a:	60fb      	str	r3, [r7, #12]
 800468c:	e002      	b.n	8004694 <prvInsertBlockIntoFreeList+0x14>
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	60fb      	str	r3, [r7, #12]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	429a      	cmp	r2, r3
 800469c:	d8f7      	bhi.n	800468e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	68ba      	ldr	r2, [r7, #8]
 80046a8:	4413      	add	r3, r2
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d108      	bne.n	80046c2 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	685a      	ldr	r2, [r3, #4]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	441a      	add	r2, r3
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	68ba      	ldr	r2, [r7, #8]
 80046cc:	441a      	add	r2, r3
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d118      	bne.n	8004708 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	4b15      	ldr	r3, [pc, #84]	; (8004730 <prvInsertBlockIntoFreeList+0xb0>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	429a      	cmp	r2, r3
 80046e0:	d00d      	beq.n	80046fe <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	685a      	ldr	r2, [r3, #4]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	441a      	add	r2, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	601a      	str	r2, [r3, #0]
 80046fc:	e008      	b.n	8004710 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80046fe:	4b0c      	ldr	r3, [pc, #48]	; (8004730 <prvInsertBlockIntoFreeList+0xb0>)
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	601a      	str	r2, [r3, #0]
 8004706:	e003      	b.n	8004710 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004710:	68fa      	ldr	r2, [r7, #12]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	429a      	cmp	r2, r3
 8004716:	d002      	beq.n	800471e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	687a      	ldr	r2, [r7, #4]
 800471c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800471e:	bf00      	nop
 8004720:	3714      	adds	r7, #20
 8004722:	46bd      	mov	sp, r7
 8004724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004728:	4770      	bx	lr
 800472a:	bf00      	nop
 800472c:	20012e5c 	.word	0x20012e5c
 8004730:	20012e64 	.word	0x20012e64

08004734 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8004734:	b580      	push	{r7, lr}
 8004736:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8004738:	4803      	ldr	r0, [pc, #12]	; (8004748 <_cbSendSystemDesc+0x14>)
 800473a:	f002 f89f 	bl	800687c <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 800473e:	4803      	ldr	r0, [pc, #12]	; (800474c <_cbSendSystemDesc+0x18>)
 8004740:	f002 f89c 	bl	800687c <SEGGER_SYSVIEW_SendSysDesc>
}
 8004744:	bf00      	nop
 8004746:	bd80      	pop	{r7, pc}
 8004748:	08007900 	.word	0x08007900
 800474c:	0800793c 	.word	0x0800793c

08004750 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8004750:	b580      	push	{r7, lr}
 8004752:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8004754:	4b06      	ldr	r3, [pc, #24]	; (8004770 <SEGGER_SYSVIEW_Conf+0x20>)
 8004756:	6818      	ldr	r0, [r3, #0]
 8004758:	4b05      	ldr	r3, [pc, #20]	; (8004770 <SEGGER_SYSVIEW_Conf+0x20>)
 800475a:	6819      	ldr	r1, [r3, #0]
 800475c:	4b05      	ldr	r3, [pc, #20]	; (8004774 <SEGGER_SYSVIEW_Conf+0x24>)
 800475e:	4a06      	ldr	r2, [pc, #24]	; (8004778 <SEGGER_SYSVIEW_Conf+0x28>)
 8004760:	f001 fc08 	bl	8005f74 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8004764:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8004768:	f001 fc48 	bl	8005ffc <SEGGER_SYSVIEW_SetRAMBase>
}
 800476c:	bf00      	nop
 800476e:	bd80      	pop	{r7, pc}
 8004770:	20000000 	.word	0x20000000
 8004774:	08004735 	.word	0x08004735
 8004778:	080079dc 	.word	0x080079dc

0800477c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800477c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800477e:	b085      	sub	sp, #20
 8004780:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8004782:	2300      	movs	r3, #0
 8004784:	607b      	str	r3, [r7, #4]
 8004786:	e033      	b.n	80047f0 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8004788:	491e      	ldr	r1, [pc, #120]	; (8004804 <_cbSendTaskList+0x88>)
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	4613      	mov	r3, r2
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	4413      	add	r3, r2
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	440b      	add	r3, r1
 8004796:	6818      	ldr	r0, [r3, #0]
 8004798:	491a      	ldr	r1, [pc, #104]	; (8004804 <_cbSendTaskList+0x88>)
 800479a:	687a      	ldr	r2, [r7, #4]
 800479c:	4613      	mov	r3, r2
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	4413      	add	r3, r2
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	440b      	add	r3, r1
 80047a6:	3304      	adds	r3, #4
 80047a8:	6819      	ldr	r1, [r3, #0]
 80047aa:	4c16      	ldr	r4, [pc, #88]	; (8004804 <_cbSendTaskList+0x88>)
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	4613      	mov	r3, r2
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	4413      	add	r3, r2
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	4423      	add	r3, r4
 80047b8:	3308      	adds	r3, #8
 80047ba:	681c      	ldr	r4, [r3, #0]
 80047bc:	4d11      	ldr	r5, [pc, #68]	; (8004804 <_cbSendTaskList+0x88>)
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	4613      	mov	r3, r2
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	4413      	add	r3, r2
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	442b      	add	r3, r5
 80047ca:	330c      	adds	r3, #12
 80047cc:	681d      	ldr	r5, [r3, #0]
 80047ce:	4e0d      	ldr	r6, [pc, #52]	; (8004804 <_cbSendTaskList+0x88>)
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	4613      	mov	r3, r2
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	4413      	add	r3, r2
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	4433      	add	r3, r6
 80047dc:	3310      	adds	r3, #16
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	9300      	str	r3, [sp, #0]
 80047e2:	462b      	mov	r3, r5
 80047e4:	4622      	mov	r2, r4
 80047e6:	f000 f8bd 	bl	8004964 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	3301      	adds	r3, #1
 80047ee:	607b      	str	r3, [r7, #4]
 80047f0:	4b05      	ldr	r3, [pc, #20]	; (8004808 <_cbSendTaskList+0x8c>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d3c6      	bcc.n	8004788 <_cbSendTaskList+0xc>
  }
}
 80047fa:	bf00      	nop
 80047fc:	bf00      	nop
 80047fe:	370c      	adds	r7, #12
 8004800:	46bd      	mov	sp, r7
 8004802:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004804:	20012e78 	.word	0x20012e78
 8004808:	20012f18 	.word	0x20012f18

0800480c <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800480c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004810:	b082      	sub	sp, #8
 8004812:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8004814:	f7fe fc36 	bl	8003084 <xTaskGetTickCountFromISR>
 8004818:	4603      	mov	r3, r0
 800481a:	2200      	movs	r2, #0
 800481c:	469a      	mov	sl, r3
 800481e:	4693      	mov	fp, r2
 8004820:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8004824:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004828:	4602      	mov	r2, r0
 800482a:	460b      	mov	r3, r1
 800482c:	f04f 0a00 	mov.w	sl, #0
 8004830:	f04f 0b00 	mov.w	fp, #0
 8004834:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8004838:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 800483c:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8004840:	4652      	mov	r2, sl
 8004842:	465b      	mov	r3, fp
 8004844:	1a14      	subs	r4, r2, r0
 8004846:	eb63 0501 	sbc.w	r5, r3, r1
 800484a:	f04f 0200 	mov.w	r2, #0
 800484e:	f04f 0300 	mov.w	r3, #0
 8004852:	00ab      	lsls	r3, r5, #2
 8004854:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8004858:	00a2      	lsls	r2, r4, #2
 800485a:	4614      	mov	r4, r2
 800485c:	461d      	mov	r5, r3
 800485e:	eb14 0800 	adds.w	r8, r4, r0
 8004862:	eb45 0901 	adc.w	r9, r5, r1
 8004866:	f04f 0200 	mov.w	r2, #0
 800486a:	f04f 0300 	mov.w	r3, #0
 800486e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004872:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004876:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800487a:	4690      	mov	r8, r2
 800487c:	4699      	mov	r9, r3
 800487e:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8004882:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8004886:	4610      	mov	r0, r2
 8004888:	4619      	mov	r1, r3
 800488a:	3708      	adds	r7, #8
 800488c:	46bd      	mov	sp, r7
 800488e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08004894 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8004894:	b580      	push	{r7, lr}
 8004896:	b086      	sub	sp, #24
 8004898:	af02      	add	r7, sp, #8
 800489a:	60f8      	str	r0, [r7, #12]
 800489c:	60b9      	str	r1, [r7, #8]
 800489e:	607a      	str	r2, [r7, #4]
 80048a0:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80048a2:	2205      	movs	r2, #5
 80048a4:	492b      	ldr	r1, [pc, #172]	; (8004954 <SYSVIEW_AddTask+0xc0>)
 80048a6:	68b8      	ldr	r0, [r7, #8]
 80048a8:	f002 fb58 	bl	8006f5c <memcmp>
 80048ac:	4603      	mov	r3, r0
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d04b      	beq.n	800494a <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 80048b2:	4b29      	ldr	r3, [pc, #164]	; (8004958 <SYSVIEW_AddTask+0xc4>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2b07      	cmp	r3, #7
 80048b8:	d903      	bls.n	80048c2 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 80048ba:	4828      	ldr	r0, [pc, #160]	; (800495c <SYSVIEW_AddTask+0xc8>)
 80048bc:	f002 fa90 	bl	8006de0 <SEGGER_SYSVIEW_Warn>
    return;
 80048c0:	e044      	b.n	800494c <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 80048c2:	4b25      	ldr	r3, [pc, #148]	; (8004958 <SYSVIEW_AddTask+0xc4>)
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	4926      	ldr	r1, [pc, #152]	; (8004960 <SYSVIEW_AddTask+0xcc>)
 80048c8:	4613      	mov	r3, r2
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	4413      	add	r3, r2
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	440b      	add	r3, r1
 80048d2:	68fa      	ldr	r2, [r7, #12]
 80048d4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 80048d6:	4b20      	ldr	r3, [pc, #128]	; (8004958 <SYSVIEW_AddTask+0xc4>)
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	4921      	ldr	r1, [pc, #132]	; (8004960 <SYSVIEW_AddTask+0xcc>)
 80048dc:	4613      	mov	r3, r2
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	4413      	add	r3, r2
 80048e2:	009b      	lsls	r3, r3, #2
 80048e4:	440b      	add	r3, r1
 80048e6:	3304      	adds	r3, #4
 80048e8:	68ba      	ldr	r2, [r7, #8]
 80048ea:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 80048ec:	4b1a      	ldr	r3, [pc, #104]	; (8004958 <SYSVIEW_AddTask+0xc4>)
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	491b      	ldr	r1, [pc, #108]	; (8004960 <SYSVIEW_AddTask+0xcc>)
 80048f2:	4613      	mov	r3, r2
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	4413      	add	r3, r2
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	440b      	add	r3, r1
 80048fc:	3308      	adds	r3, #8
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8004902:	4b15      	ldr	r3, [pc, #84]	; (8004958 <SYSVIEW_AddTask+0xc4>)
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	4916      	ldr	r1, [pc, #88]	; (8004960 <SYSVIEW_AddTask+0xcc>)
 8004908:	4613      	mov	r3, r2
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	4413      	add	r3, r2
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	440b      	add	r3, r1
 8004912:	330c      	adds	r3, #12
 8004914:	683a      	ldr	r2, [r7, #0]
 8004916:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8004918:	4b0f      	ldr	r3, [pc, #60]	; (8004958 <SYSVIEW_AddTask+0xc4>)
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	4910      	ldr	r1, [pc, #64]	; (8004960 <SYSVIEW_AddTask+0xcc>)
 800491e:	4613      	mov	r3, r2
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	4413      	add	r3, r2
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	440b      	add	r3, r1
 8004928:	3310      	adds	r3, #16
 800492a:	69ba      	ldr	r2, [r7, #24]
 800492c:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800492e:	4b0a      	ldr	r3, [pc, #40]	; (8004958 <SYSVIEW_AddTask+0xc4>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	3301      	adds	r3, #1
 8004934:	4a08      	ldr	r2, [pc, #32]	; (8004958 <SYSVIEW_AddTask+0xc4>)
 8004936:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8004938:	69bb      	ldr	r3, [r7, #24]
 800493a:	9300      	str	r3, [sp, #0]
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	687a      	ldr	r2, [r7, #4]
 8004940:	68b9      	ldr	r1, [r7, #8]
 8004942:	68f8      	ldr	r0, [r7, #12]
 8004944:	f000 f80e 	bl	8004964 <SYSVIEW_SendTaskInfo>
 8004948:	e000      	b.n	800494c <SYSVIEW_AddTask+0xb8>
    return;
 800494a:	bf00      	nop

}
 800494c:	3710      	adds	r7, #16
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}
 8004952:	bf00      	nop
 8004954:	0800794c 	.word	0x0800794c
 8004958:	20012f18 	.word	0x20012f18
 800495c:	08007954 	.word	0x08007954
 8004960:	20012e78 	.word	0x20012e78

08004964 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8004964:	b580      	push	{r7, lr}
 8004966:	b08a      	sub	sp, #40	; 0x28
 8004968:	af00      	add	r7, sp, #0
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	60b9      	str	r1, [r7, #8]
 800496e:	607a      	str	r2, [r7, #4]
 8004970:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8004972:	f107 0314 	add.w	r3, r7, #20
 8004976:	2214      	movs	r2, #20
 8004978:	2100      	movs	r1, #0
 800497a:	4618      	mov	r0, r3
 800497c:	f002 fafe 	bl	8006f7c <memset>
  TaskInfo.TaskID     = TaskID;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8004990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004992:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8004994:	f107 0314 	add.w	r3, r7, #20
 8004998:	4618      	mov	r0, r3
 800499a:	f001 fe77 	bl	800668c <SEGGER_SYSVIEW_SendTaskInfo>
}
 800499e:	bf00      	nop
 80049a0:	3728      	adds	r7, #40	; 0x28
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}
	...

080049a8 <__NVIC_EnableIRQ>:
{
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	4603      	mov	r3, r0
 80049b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	db0b      	blt.n	80049d2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80049ba:	79fb      	ldrb	r3, [r7, #7]
 80049bc:	f003 021f 	and.w	r2, r3, #31
 80049c0:	4907      	ldr	r1, [pc, #28]	; (80049e0 <__NVIC_EnableIRQ+0x38>)
 80049c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049c6:	095b      	lsrs	r3, r3, #5
 80049c8:	2001      	movs	r0, #1
 80049ca:	fa00 f202 	lsl.w	r2, r0, r2
 80049ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80049d2:	bf00      	nop
 80049d4:	370c      	adds	r7, #12
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr
 80049de:	bf00      	nop
 80049e0:	e000e100 	.word	0xe000e100

080049e4 <__NVIC_SetPriority>:
{
 80049e4:	b480      	push	{r7}
 80049e6:	b083      	sub	sp, #12
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	4603      	mov	r3, r0
 80049ec:	6039      	str	r1, [r7, #0]
 80049ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	db0a      	blt.n	8004a0e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	b2da      	uxtb	r2, r3
 80049fc:	490c      	ldr	r1, [pc, #48]	; (8004a30 <__NVIC_SetPriority+0x4c>)
 80049fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a02:	0112      	lsls	r2, r2, #4
 8004a04:	b2d2      	uxtb	r2, r2
 8004a06:	440b      	add	r3, r1
 8004a08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004a0c:	e00a      	b.n	8004a24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	b2da      	uxtb	r2, r3
 8004a12:	4908      	ldr	r1, [pc, #32]	; (8004a34 <__NVIC_SetPriority+0x50>)
 8004a14:	79fb      	ldrb	r3, [r7, #7]
 8004a16:	f003 030f 	and.w	r3, r3, #15
 8004a1a:	3b04      	subs	r3, #4
 8004a1c:	0112      	lsls	r2, r2, #4
 8004a1e:	b2d2      	uxtb	r2, r2
 8004a20:	440b      	add	r3, r1
 8004a22:	761a      	strb	r2, [r3, #24]
}
 8004a24:	bf00      	nop
 8004a26:	370c      	adds	r7, #12
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr
 8004a30:	e000e100 	.word	0xe000e100
 8004a34:	e000ed00 	.word	0xe000ed00

08004a38 <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 8004a3e:	f002 fa2b 	bl	8006e98 <SEGGER_SYSVIEW_IsStarted>
 8004a42:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d101      	bne.n	8004a4e <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 8004a4a:	f001 fca3 	bl	8006394 <SEGGER_SYSVIEW_Start>
  }
}
 8004a4e:	bf00      	nop
 8004a50:	3708      	adds	r7, #8
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
	...

08004a58 <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b082      	sub	sp, #8
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	4603      	mov	r3, r0
 8004a60:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 8004a62:	4b0c      	ldr	r3, [pc, #48]	; (8004a94 <_cbOnUARTRx+0x3c>)
 8004a64:	781b      	ldrb	r3, [r3, #0]
 8004a66:	2b03      	cmp	r3, #3
 8004a68:	d806      	bhi.n	8004a78 <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 8004a6a:	4b0a      	ldr	r3, [pc, #40]	; (8004a94 <_cbOnUARTRx+0x3c>)
 8004a6c:	781b      	ldrb	r3, [r3, #0]
 8004a6e:	3301      	adds	r3, #1
 8004a70:	b2da      	uxtb	r2, r3
 8004a72:	4b08      	ldr	r3, [pc, #32]	; (8004a94 <_cbOnUARTRx+0x3c>)
 8004a74:	701a      	strb	r2, [r3, #0]
    goto Done;
 8004a76:	e009      	b.n	8004a8c <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 8004a78:	f7ff ffde 	bl	8004a38 <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 8004a7c:	4b05      	ldr	r3, [pc, #20]	; (8004a94 <_cbOnUARTRx+0x3c>)
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	4618      	mov	r0, r3
 8004a82:	1dfb      	adds	r3, r7, #7
 8004a84:	2201      	movs	r2, #1
 8004a86:	4619      	mov	r1, r3
 8004a88:	f000 fb9a 	bl	80051c0 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 8004a8c:	bf00      	nop
}
 8004a8e:	3708      	adds	r7, #8
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	20000014 	.word	0x20000014

08004a98 <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b084      	sub	sp, #16
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8004aa0:	4b14      	ldr	r3, [pc, #80]	; (8004af4 <_cbOnUARTTx+0x5c>)
 8004aa2:	785b      	ldrb	r3, [r3, #1]
 8004aa4:	2b03      	cmp	r3, #3
 8004aa6:	d80f      	bhi.n	8004ac8 <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 8004aa8:	4b12      	ldr	r3, [pc, #72]	; (8004af4 <_cbOnUARTTx+0x5c>)
 8004aaa:	785b      	ldrb	r3, [r3, #1]
 8004aac:	461a      	mov	r2, r3
 8004aae:	4b12      	ldr	r3, [pc, #72]	; (8004af8 <_cbOnUARTTx+0x60>)
 8004ab0:	5c9a      	ldrb	r2, [r3, r2]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 8004ab6:	4b0f      	ldr	r3, [pc, #60]	; (8004af4 <_cbOnUARTTx+0x5c>)
 8004ab8:	785b      	ldrb	r3, [r3, #1]
 8004aba:	3301      	adds	r3, #1
 8004abc:	b2da      	uxtb	r2, r3
 8004abe:	4b0d      	ldr	r3, [pc, #52]	; (8004af4 <_cbOnUARTTx+0x5c>)
 8004ac0:	705a      	strb	r2, [r3, #1]
    r = 1;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	60fb      	str	r3, [r7, #12]
    goto Done;
 8004ac6:	e00f      	b.n	8004ae8 <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8004ac8:	4b0a      	ldr	r3, [pc, #40]	; (8004af4 <_cbOnUARTTx+0x5c>)
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	2201      	movs	r2, #1
 8004ace:	6879      	ldr	r1, [r7, #4]
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f000 fa19 	bl	8004f08 <SEGGER_RTT_ReadUpBufferNoLock>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	da02      	bge.n	8004ae6 <_cbOnUARTTx+0x4e>
    r = 0;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	60fb      	str	r3, [r7, #12]
 8004ae4:	e000      	b.n	8004ae8 <_cbOnUARTTx+0x50>
  }
Done:
 8004ae6:	bf00      	nop
  return r;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3710      	adds	r7, #16
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	20000014 	.word	0x20000014
 8004af8:	080079e4 	.word	0x080079e4

08004afc <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b082      	sub	sp, #8
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8004b04:	4a04      	ldr	r2, [pc, #16]	; (8004b18 <SEGGER_UART_init+0x1c>)
 8004b06:	4905      	ldr	r1, [pc, #20]	; (8004b1c <SEGGER_UART_init+0x20>)
 8004b08:	6878      	ldr	r0, [r7, #4]
 8004b0a:	f000 f863 	bl	8004bd4 <HIF_UART_Init>
}
 8004b0e:	bf00      	nop
 8004b10:	3708      	adds	r7, #8
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}
 8004b16:	bf00      	nop
 8004b18:	08004a59 	.word	0x08004a59
 8004b1c:	08004a99 	.word	0x08004a99

08004b20 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8004b26:	4b1e      	ldr	r3, [pc, #120]	; (8004ba0 <USART2_IRQHandler+0x80>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f003 0320 	and.w	r3, r3, #32
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d011      	beq.n	8004b5a <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8004b36:	4b1b      	ldr	r3, [pc, #108]	; (8004ba4 <USART2_IRQHandler+0x84>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	f003 030b 	and.w	r3, r3, #11
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d108      	bne.n	8004b5a <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8004b48:	4b17      	ldr	r3, [pc, #92]	; (8004ba8 <USART2_IRQHandler+0x88>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d004      	beq.n	8004b5a <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 8004b50:	4b15      	ldr	r3, [pc, #84]	; (8004ba8 <USART2_IRQHandler+0x88>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	79fa      	ldrb	r2, [r7, #7]
 8004b56:	4610      	mov	r0, r2
 8004b58:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d01a      	beq.n	8004b9a <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8004b64:	4b11      	ldr	r3, [pc, #68]	; (8004bac <USART2_IRQHandler+0x8c>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d015      	beq.n	8004b98 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8004b6c:	4b0f      	ldr	r3, [pc, #60]	; (8004bac <USART2_IRQHandler+0x8c>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	1dfa      	adds	r2, r7, #7
 8004b72:	4610      	mov	r0, r2
 8004b74:	4798      	blx	r3
 8004b76:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d106      	bne.n	8004b8c <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8004b7e:	4b0c      	ldr	r3, [pc, #48]	; (8004bb0 <USART2_IRQHandler+0x90>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a0b      	ldr	r2, [pc, #44]	; (8004bb0 <USART2_IRQHandler+0x90>)
 8004b84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b88:	6013      	str	r3, [r2, #0]
 8004b8a:	e006      	b.n	8004b9a <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8004b8c:	4b04      	ldr	r3, [pc, #16]	; (8004ba0 <USART2_IRQHandler+0x80>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8004b90:	79fa      	ldrb	r2, [r7, #7]
 8004b92:	4b04      	ldr	r3, [pc, #16]	; (8004ba4 <USART2_IRQHandler+0x84>)
 8004b94:	601a      	str	r2, [r3, #0]
 8004b96:	e000      	b.n	8004b9a <USART2_IRQHandler+0x7a>
      return;
 8004b98:	bf00      	nop
    }
  }
}
 8004b9a:	3710      	adds	r7, #16
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}
 8004ba0:	40004400 	.word	0x40004400
 8004ba4:	40004404 	.word	0x40004404
 8004ba8:	20012f1c 	.word	0x20012f1c
 8004bac:	20012f20 	.word	0x20012f20
 8004bb0:	4000440c 	.word	0x4000440c

08004bb4 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8004bb4:	b480      	push	{r7}
 8004bb6:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8004bb8:	4b05      	ldr	r3, [pc, #20]	; (8004bd0 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a04      	ldr	r2, [pc, #16]	; (8004bd0 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8004bbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bc2:	6013      	str	r3, [r2, #0]
}
 8004bc4:	bf00      	nop
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bcc:	4770      	bx	lr
 8004bce:	bf00      	nop
 8004bd0:	4000440c 	.word	0x4000440c

08004bd4 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b086      	sub	sp, #24
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	60f8      	str	r0, [r7, #12]
 8004bdc:	60b9      	str	r1, [r7, #8]
 8004bde:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8004be0:	4b2e      	ldr	r3, [pc, #184]	; (8004c9c <HIF_UART_Init+0xc8>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a2d      	ldr	r2, [pc, #180]	; (8004c9c <HIF_UART_Init+0xc8>)
 8004be6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bea:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 8004bec:	4b2c      	ldr	r3, [pc, #176]	; (8004ca0 <HIF_UART_Init+0xcc>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a2b      	ldr	r2, [pc, #172]	; (8004ca0 <HIF_UART_Init+0xcc>)
 8004bf2:	f043 0301 	orr.w	r3, r3, #1
 8004bf6:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8004bf8:	4b2a      	ldr	r3, [pc, #168]	; (8004ca4 <HIF_UART_Init+0xd0>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c04:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 8004c0c:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 8004c0e:	4a25      	ldr	r2, [pc, #148]	; (8004ca4 <HIF_UART_Init+0xd0>)
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8004c14:	4b24      	ldr	r3, [pc, #144]	; (8004ca8 <HIF_UART_Init+0xd4>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c20:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8004c28:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 8004c2a:	4a1f      	ldr	r2, [pc, #124]	; (8004ca8 <HIF_UART_Init+0xd4>)
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 8004c30:	4b1e      	ldr	r3, [pc, #120]	; (8004cac <HIF_UART_Init+0xd8>)
 8004c32:	f24a 022c 	movw	r2, #41004	; 0xa02c
 8004c36:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8004c38:	4b1d      	ldr	r3, [pc, #116]	; (8004cb0 <HIF_UART_Init+0xdc>)
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 8004c3e:	4b1d      	ldr	r3, [pc, #116]	; (8004cb4 <HIF_UART_Init+0xe0>)
 8004c40:	2280      	movs	r2, #128	; 0x80
 8004c42:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	00db      	lsls	r3, r3, #3
 8004c48:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 8004c4a:	4a1b      	ldr	r2, [pc, #108]	; (8004cb8 <HIF_UART_Init+0xe4>)
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c52:	3301      	adds	r3, #1
 8004c54:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	085b      	lsrs	r3, r3, #1
 8004c5a:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c62:	d302      	bcc.n	8004c6a <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 8004c64:	f640 73ff 	movw	r3, #4095	; 0xfff
 8004c68:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d004      	beq.n	8004c7a <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	011b      	lsls	r3, r3, #4
 8004c74:	4a11      	ldr	r2, [pc, #68]	; (8004cbc <HIF_UART_Init+0xe8>)
 8004c76:	b29b      	uxth	r3, r3
 8004c78:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 8004c7a:	4a11      	ldr	r2, [pc, #68]	; (8004cc0 <HIF_UART_Init+0xec>)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8004c80:	4a10      	ldr	r2, [pc, #64]	; (8004cc4 <HIF_UART_Init+0xf0>)
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 8004c86:	2106      	movs	r1, #6
 8004c88:	2026      	movs	r0, #38	; 0x26
 8004c8a:	f7ff feab 	bl	80049e4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8004c8e:	2026      	movs	r0, #38	; 0x26
 8004c90:	f7ff fe8a 	bl	80049a8 <__NVIC_EnableIRQ>
}
 8004c94:	bf00      	nop
 8004c96:	3718      	adds	r7, #24
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	40023840 	.word	0x40023840
 8004ca0:	40023830 	.word	0x40023830
 8004ca4:	40020020 	.word	0x40020020
 8004ca8:	40020000 	.word	0x40020000
 8004cac:	4000440c 	.word	0x4000440c
 8004cb0:	40004410 	.word	0x40004410
 8004cb4:	40004414 	.word	0x40004414
 8004cb8:	0501bd00 	.word	0x0501bd00
 8004cbc:	40004408 	.word	0x40004408
 8004cc0:	20012f1c 	.word	0x20012f1c
 8004cc4:	20012f20 	.word	0x20012f20

08004cc8 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8004cc8:	b480      	push	{r7}
 8004cca:	b083      	sub	sp, #12
 8004ccc:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8004cce:	4b24      	ldr	r3, [pc, #144]	; (8004d60 <_DoInit+0x98>)
 8004cd0:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2203      	movs	r2, #3
 8004cd6:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2203      	movs	r2, #3
 8004cdc:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4a20      	ldr	r2, [pc, #128]	; (8004d64 <_DoInit+0x9c>)
 8004ce2:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	4a20      	ldr	r2, [pc, #128]	; (8004d68 <_DoInit+0xa0>)
 8004ce8:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004cf0:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	4a17      	ldr	r2, [pc, #92]	; (8004d64 <_DoInit+0x9c>)
 8004d08:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a17      	ldr	r2, [pc, #92]	; (8004d6c <_DoInit+0xa4>)
 8004d0e:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2210      	movs	r2, #16
 8004d14:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2200      	movs	r2, #0
 8004d26:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	3307      	adds	r3, #7
 8004d2c:	4a10      	ldr	r2, [pc, #64]	; (8004d70 <_DoInit+0xa8>)
 8004d2e:	6810      	ldr	r0, [r2, #0]
 8004d30:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004d32:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	4a0e      	ldr	r2, [pc, #56]	; (8004d74 <_DoInit+0xac>)
 8004d3a:	6810      	ldr	r0, [r2, #0]
 8004d3c:	6018      	str	r0, [r3, #0]
 8004d3e:	8891      	ldrh	r1, [r2, #4]
 8004d40:	7992      	ldrb	r2, [r2, #6]
 8004d42:	8099      	strh	r1, [r3, #4]
 8004d44:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004d46:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2220      	movs	r2, #32
 8004d4e:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004d50:	f3bf 8f5f 	dmb	sy
}
 8004d54:	bf00      	nop
 8004d56:	370c      	adds	r7, #12
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr
 8004d60:	20012f24 	.word	0x20012f24
 8004d64:	080079a4 	.word	0x080079a4
 8004d68:	20012fcc 	.word	0x20012fcc
 8004d6c:	200133cc 	.word	0x200133cc
 8004d70:	080079b0 	.word	0x080079b0
 8004d74:	080079b4 	.word	0x080079b4

08004d78 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b08a      	sub	sp, #40	; 0x28
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8004d84:	2300      	movs	r3, #0
 8004d86:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	691b      	ldr	r3, [r3, #16]
 8004d92:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8004d94:	69ba      	ldr	r2, [r7, #24]
 8004d96:	69fb      	ldr	r3, [r7, #28]
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d905      	bls.n	8004da8 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8004d9c:	69ba      	ldr	r2, [r7, #24]
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	1ad3      	subs	r3, r2, r3
 8004da2:	3b01      	subs	r3, #1
 8004da4:	627b      	str	r3, [r7, #36]	; 0x24
 8004da6:	e007      	b.n	8004db8 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	689a      	ldr	r2, [r3, #8]
 8004dac:	69b9      	ldr	r1, [r7, #24]
 8004dae:	69fb      	ldr	r3, [r7, #28]
 8004db0:	1acb      	subs	r3, r1, r3
 8004db2:	4413      	add	r3, r2
 8004db4:	3b01      	subs	r3, #1
 8004db6:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	689a      	ldr	r2, [r3, #8]
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	1ad3      	subs	r3, r2, r3
 8004dc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	bf28      	it	cs
 8004dc6:	4613      	movcs	r3, r2
 8004dc8:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8004dca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	bf28      	it	cs
 8004dd2:	4613      	movcs	r3, r2
 8004dd4:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	685a      	ldr	r2, [r3, #4]
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	4413      	add	r3, r2
 8004dde:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8004de0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004de2:	68b9      	ldr	r1, [r7, #8]
 8004de4:	6978      	ldr	r0, [r7, #20]
 8004de6:	f002 f8f7 	bl	8006fd8 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8004dea:	6a3a      	ldr	r2, [r7, #32]
 8004dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dee:	4413      	add	r3, r2
 8004df0:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8004df2:	68ba      	ldr	r2, [r7, #8]
 8004df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df6:	4413      	add	r3, r2
 8004df8:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8004e02:	69fa      	ldr	r2, [r7, #28]
 8004e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e06:	4413      	add	r3, r2
 8004e08:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	69fa      	ldr	r2, [r7, #28]
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d101      	bne.n	8004e18 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8004e14:	2300      	movs	r3, #0
 8004e16:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004e18:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	69fa      	ldr	r2, [r7, #28]
 8004e20:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d1b2      	bne.n	8004d8e <_WriteBlocking+0x16>
  return NumBytesWritten;
 8004e28:	6a3b      	ldr	r3, [r7, #32]
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3728      	adds	r7, #40	; 0x28
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}

08004e32 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8004e32:	b580      	push	{r7, lr}
 8004e34:	b088      	sub	sp, #32
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	60f8      	str	r0, [r7, #12]
 8004e3a:	60b9      	str	r1, [r7, #8]
 8004e3c:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	68db      	ldr	r3, [r3, #12]
 8004e42:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	689a      	ldr	r2, [r3, #8]
 8004e48:	69fb      	ldr	r3, [r7, #28]
 8004e4a:	1ad3      	subs	r3, r2, r3
 8004e4c:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8004e4e:	69ba      	ldr	r2, [r7, #24]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d911      	bls.n	8004e7a <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	685a      	ldr	r2, [r3, #4]
 8004e5a:	69fb      	ldr	r3, [r7, #28]
 8004e5c:	4413      	add	r3, r2
 8004e5e:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8004e60:	687a      	ldr	r2, [r7, #4]
 8004e62:	68b9      	ldr	r1, [r7, #8]
 8004e64:	6938      	ldr	r0, [r7, #16]
 8004e66:	f002 f8b7 	bl	8006fd8 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004e6a:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8004e6e:	69fa      	ldr	r2, [r7, #28]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	441a      	add	r2, r3
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8004e78:	e01f      	b.n	8004eba <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8004e7a:	69bb      	ldr	r3, [r7, #24]
 8004e7c:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	685a      	ldr	r2, [r3, #4]
 8004e82:	69fb      	ldr	r3, [r7, #28]
 8004e84:	4413      	add	r3, r2
 8004e86:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8004e88:	697a      	ldr	r2, [r7, #20]
 8004e8a:	68b9      	ldr	r1, [r7, #8]
 8004e8c:	6938      	ldr	r0, [r7, #16]
 8004e8e:	f002 f8a3 	bl	8006fd8 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	69bb      	ldr	r3, [r7, #24]
 8004e96:	1ad3      	subs	r3, r2, r3
 8004e98:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8004ea0:	68ba      	ldr	r2, [r7, #8]
 8004ea2:	69bb      	ldr	r3, [r7, #24]
 8004ea4:	4413      	add	r3, r2
 8004ea6:	697a      	ldr	r2, [r7, #20]
 8004ea8:	4619      	mov	r1, r3
 8004eaa:	6938      	ldr	r0, [r7, #16]
 8004eac:	f002 f894 	bl	8006fd8 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004eb0:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	697a      	ldr	r2, [r7, #20]
 8004eb8:	60da      	str	r2, [r3, #12]
}
 8004eba:	bf00      	nop
 8004ebc:	3720      	adds	r7, #32
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}

08004ec2 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8004ec2:	b480      	push	{r7}
 8004ec4:	b087      	sub	sp, #28
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	691b      	ldr	r3, [r3, #16]
 8004ece:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8004ed6:	693a      	ldr	r2, [r7, #16]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d808      	bhi.n	8004ef0 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	689a      	ldr	r2, [r3, #8]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	1ad2      	subs	r2, r2, r3
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	4413      	add	r3, r2
 8004eea:	3b01      	subs	r3, #1
 8004eec:	617b      	str	r3, [r7, #20]
 8004eee:	e004      	b.n	8004efa <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8004ef0:	693a      	ldr	r2, [r7, #16]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	1ad3      	subs	r3, r2, r3
 8004ef6:	3b01      	subs	r3, #1
 8004ef8:	617b      	str	r3, [r7, #20]
  }
  return r;
 8004efa:	697b      	ldr	r3, [r7, #20]
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	371c      	adds	r7, #28
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr

08004f08 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b08c      	sub	sp, #48	; 0x30
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	60f8      	str	r0, [r7, #12]
 8004f10:	60b9      	str	r1, [r7, #8]
 8004f12:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8004f14:	4b3e      	ldr	r3, [pc, #248]	; (8005010 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8004f16:	623b      	str	r3, [r7, #32]
 8004f18:	6a3b      	ldr	r3, [r7, #32]
 8004f1a:	781b      	ldrb	r3, [r3, #0]
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d101      	bne.n	8004f26 <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 8004f22:	f7ff fed1 	bl	8004cc8 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	1c5a      	adds	r2, r3, #1
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	005b      	lsls	r3, r3, #1
 8004f2e:	4413      	add	r3, r2
 8004f30:	00db      	lsls	r3, r3, #3
 8004f32:	4a37      	ldr	r2, [pc, #220]	; (8005010 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8004f34:	4413      	add	r3, r2
 8004f36:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	691b      	ldr	r3, [r3, #16]
 8004f40:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8004f42:	69fb      	ldr	r3, [r7, #28]
 8004f44:	68db      	ldr	r3, [r3, #12]
 8004f46:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004f4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f4e:	69bb      	ldr	r3, [r7, #24]
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d92b      	bls.n	8004fac <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004f54:	69fb      	ldr	r3, [r7, #28]
 8004f56:	689a      	ldr	r2, [r3, #8]
 8004f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f5a:	1ad3      	subs	r3, r2, r3
 8004f5c:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004f5e:	697a      	ldr	r2, [r7, #20]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	4293      	cmp	r3, r2
 8004f64:	bf28      	it	cs
 8004f66:	4613      	movcs	r3, r2
 8004f68:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004f6a:	69fb      	ldr	r3, [r7, #28]
 8004f6c:	685a      	ldr	r2, [r3, #4]
 8004f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f70:	4413      	add	r3, r2
 8004f72:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004f74:	697a      	ldr	r2, [r7, #20]
 8004f76:	6939      	ldr	r1, [r7, #16]
 8004f78:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004f7a:	f002 f82d 	bl	8006fd8 <memcpy>
    NumBytesRead += NumBytesRem;
 8004f7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	4413      	add	r3, r2
 8004f84:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004f86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	4413      	add	r3, r2
 8004f8c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004f8e:	687a      	ldr	r2, [r7, #4]
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	1ad3      	subs	r3, r2, r3
 8004f94:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004f96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	4413      	add	r3, r2
 8004f9c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004f9e:	69fb      	ldr	r3, [r7, #28]
 8004fa0:	689b      	ldr	r3, [r3, #8]
 8004fa2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d101      	bne.n	8004fac <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004fac:	69ba      	ldr	r2, [r7, #24]
 8004fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004fb4:	697a      	ldr	r2, [r7, #20]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	bf28      	it	cs
 8004fbc:	4613      	movcs	r3, r2
 8004fbe:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d019      	beq.n	8004ffa <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004fc6:	69fb      	ldr	r3, [r7, #28]
 8004fc8:	685a      	ldr	r2, [r3, #4]
 8004fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fcc:	4413      	add	r3, r2
 8004fce:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004fd0:	697a      	ldr	r2, [r7, #20]
 8004fd2:	6939      	ldr	r1, [r7, #16]
 8004fd4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004fd6:	f001 ffff 	bl	8006fd8 <memcpy>
    NumBytesRead += NumBytesRem;
 8004fda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	4413      	add	r3, r2
 8004fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004fe2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	4413      	add	r3, r2
 8004fe8:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	1ad3      	subs	r3, r2, r3
 8004ff0:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004ff2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	4413      	add	r3, r2
 8004ff8:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 8004ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d002      	beq.n	8005006 <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005004:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8005006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8005008:	4618      	mov	r0, r3
 800500a:	3730      	adds	r7, #48	; 0x30
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}
 8005010:	20012f24 	.word	0x20012f24

08005014 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8005014:	b580      	push	{r7, lr}
 8005016:	b08c      	sub	sp, #48	; 0x30
 8005018:	af00      	add	r7, sp, #0
 800501a:	60f8      	str	r0, [r7, #12]
 800501c:	60b9      	str	r1, [r7, #8]
 800501e:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8005020:	4b3e      	ldr	r3, [pc, #248]	; (800511c <SEGGER_RTT_ReadNoLock+0x108>)
 8005022:	623b      	str	r3, [r7, #32]
 8005024:	6a3b      	ldr	r3, [r7, #32]
 8005026:	781b      	ldrb	r3, [r3, #0]
 8005028:	b2db      	uxtb	r3, r3
 800502a:	2b00      	cmp	r3, #0
 800502c:	d101      	bne.n	8005032 <SEGGER_RTT_ReadNoLock+0x1e>
 800502e:	f7ff fe4b 	bl	8004cc8 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005032:	68fa      	ldr	r2, [r7, #12]
 8005034:	4613      	mov	r3, r2
 8005036:	005b      	lsls	r3, r3, #1
 8005038:	4413      	add	r3, r2
 800503a:	00db      	lsls	r3, r3, #3
 800503c:	3360      	adds	r3, #96	; 0x60
 800503e:	4a37      	ldr	r2, [pc, #220]	; (800511c <SEGGER_RTT_ReadNoLock+0x108>)
 8005040:	4413      	add	r3, r2
 8005042:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8005048:	69fb      	ldr	r3, [r7, #28]
 800504a:	691b      	ldr	r3, [r3, #16]
 800504c:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 800504e:	69fb      	ldr	r3, [r7, #28]
 8005050:	68db      	ldr	r3, [r3, #12]
 8005052:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8005054:	2300      	movs	r3, #0
 8005056:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8005058:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	429a      	cmp	r2, r3
 800505e:	d92b      	bls.n	80050b8 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8005060:	69fb      	ldr	r3, [r7, #28]
 8005062:	689a      	ldr	r2, [r3, #8]
 8005064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005066:	1ad3      	subs	r3, r2, r3
 8005068:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800506a:	697a      	ldr	r2, [r7, #20]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4293      	cmp	r3, r2
 8005070:	bf28      	it	cs
 8005072:	4613      	movcs	r3, r2
 8005074:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	685a      	ldr	r2, [r3, #4]
 800507a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800507c:	4413      	add	r3, r2
 800507e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005080:	697a      	ldr	r2, [r7, #20]
 8005082:	6939      	ldr	r1, [r7, #16]
 8005084:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005086:	f001 ffa7 	bl	8006fd8 <memcpy>
    NumBytesRead += NumBytesRem;
 800508a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	4413      	add	r3, r2
 8005090:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8005092:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	4413      	add	r3, r2
 8005098:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800509a:	687a      	ldr	r2, [r7, #4]
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	1ad3      	subs	r3, r2, r3
 80050a0:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80050a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	4413      	add	r3, r2
 80050a8:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d101      	bne.n	80050b8 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 80050b4:	2300      	movs	r3, #0
 80050b6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80050b8:	69ba      	ldr	r2, [r7, #24]
 80050ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80050c0:	697a      	ldr	r2, [r7, #20]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4293      	cmp	r3, r2
 80050c6:	bf28      	it	cs
 80050c8:	4613      	movcs	r3, r2
 80050ca:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d019      	beq.n	8005106 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80050d2:	69fb      	ldr	r3, [r7, #28]
 80050d4:	685a      	ldr	r2, [r3, #4]
 80050d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050d8:	4413      	add	r3, r2
 80050da:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80050dc:	697a      	ldr	r2, [r7, #20]
 80050de:	6939      	ldr	r1, [r7, #16]
 80050e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80050e2:	f001 ff79 	bl	8006fd8 <memcpy>
    NumBytesRead += NumBytesRem;
 80050e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	4413      	add	r3, r2
 80050ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80050ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	4413      	add	r3, r2
 80050f4:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80050fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	4413      	add	r3, r2
 8005104:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8005106:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005108:	2b00      	cmp	r3, #0
 800510a:	d002      	beq.n	8005112 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005110:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8005112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8005114:	4618      	mov	r0, r3
 8005116:	3730      	adds	r7, #48	; 0x30
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}
 800511c:	20012f24 	.word	0x20012f24

08005120 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8005120:	b580      	push	{r7, lr}
 8005122:	b088      	sub	sp, #32
 8005124:	af00      	add	r7, sp, #0
 8005126:	60f8      	str	r0, [r7, #12]
 8005128:	60b9      	str	r1, [r7, #8]
 800512a:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005130:	68fa      	ldr	r2, [r7, #12]
 8005132:	4613      	mov	r3, r2
 8005134:	005b      	lsls	r3, r3, #1
 8005136:	4413      	add	r3, r2
 8005138:	00db      	lsls	r3, r3, #3
 800513a:	3360      	adds	r3, #96	; 0x60
 800513c:	4a1f      	ldr	r2, [pc, #124]	; (80051bc <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 800513e:	4413      	add	r3, r2
 8005140:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	695b      	ldr	r3, [r3, #20]
 8005146:	2b02      	cmp	r3, #2
 8005148:	d029      	beq.n	800519e <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 800514a:	2b02      	cmp	r3, #2
 800514c:	d82e      	bhi.n	80051ac <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 800514e:	2b00      	cmp	r3, #0
 8005150:	d002      	beq.n	8005158 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 8005152:	2b01      	cmp	r3, #1
 8005154:	d013      	beq.n	800517e <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8005156:	e029      	b.n	80051ac <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8005158:	6978      	ldr	r0, [r7, #20]
 800515a:	f7ff feb2 	bl	8004ec2 <_GetAvailWriteSpace>
 800515e:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8005160:	693a      	ldr	r2, [r7, #16]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	429a      	cmp	r2, r3
 8005166:	d202      	bcs.n	800516e <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8005168:	2300      	movs	r3, #0
 800516a:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 800516c:	e021      	b.n	80051b2 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	69b9      	ldr	r1, [r7, #24]
 8005176:	6978      	ldr	r0, [r7, #20]
 8005178:	f7ff fe5b 	bl	8004e32 <_WriteNoCheck>
    break;
 800517c:	e019      	b.n	80051b2 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800517e:	6978      	ldr	r0, [r7, #20]
 8005180:	f7ff fe9f 	bl	8004ec2 <_GetAvailWriteSpace>
 8005184:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	4293      	cmp	r3, r2
 800518c:	bf28      	it	cs
 800518e:	4613      	movcs	r3, r2
 8005190:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8005192:	69fa      	ldr	r2, [r7, #28]
 8005194:	69b9      	ldr	r1, [r7, #24]
 8005196:	6978      	ldr	r0, [r7, #20]
 8005198:	f7ff fe4b 	bl	8004e32 <_WriteNoCheck>
    break;
 800519c:	e009      	b.n	80051b2 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	69b9      	ldr	r1, [r7, #24]
 80051a2:	6978      	ldr	r0, [r7, #20]
 80051a4:	f7ff fde8 	bl	8004d78 <_WriteBlocking>
 80051a8:	61f8      	str	r0, [r7, #28]
    break;
 80051aa:	e002      	b.n	80051b2 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 80051ac:	2300      	movs	r3, #0
 80051ae:	61fb      	str	r3, [r7, #28]
    break;
 80051b0:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 80051b2:	69fb      	ldr	r3, [r7, #28]
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3720      	adds	r7, #32
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}
 80051bc:	20012f24 	.word	0x20012f24

080051c0 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b088      	sub	sp, #32
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	60f8      	str	r0, [r7, #12]
 80051c8:	60b9      	str	r1, [r7, #8]
 80051ca:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 80051cc:	4b0e      	ldr	r3, [pc, #56]	; (8005208 <SEGGER_RTT_WriteDownBuffer+0x48>)
 80051ce:	61fb      	str	r3, [r7, #28]
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	781b      	ldrb	r3, [r3, #0]
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d101      	bne.n	80051de <SEGGER_RTT_WriteDownBuffer+0x1e>
 80051da:	f7ff fd75 	bl	8004cc8 <_DoInit>
  SEGGER_RTT_LOCK();
 80051de:	f3ef 8311 	mrs	r3, BASEPRI
 80051e2:	f04f 0120 	mov.w	r1, #32
 80051e6:	f381 8811 	msr	BASEPRI, r1
 80051ea:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 80051ec:	687a      	ldr	r2, [r7, #4]
 80051ee:	68b9      	ldr	r1, [r7, #8]
 80051f0:	68f8      	ldr	r0, [r7, #12]
 80051f2:	f7ff ff95 	bl	8005120 <SEGGER_RTT_WriteDownBufferNoLock>
 80051f6:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 80051f8:	69bb      	ldr	r3, [r7, #24]
 80051fa:	f383 8811 	msr	BASEPRI, r3
  return Status;
 80051fe:	697b      	ldr	r3, [r7, #20]
}
 8005200:	4618      	mov	r0, r3
 8005202:	3720      	adds	r7, #32
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}
 8005208:	20012f24 	.word	0x20012f24

0800520c <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800520c:	b580      	push	{r7, lr}
 800520e:	b088      	sub	sp, #32
 8005210:	af00      	add	r7, sp, #0
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	607a      	str	r2, [r7, #4]
 8005218:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800521a:	4b3d      	ldr	r3, [pc, #244]	; (8005310 <SEGGER_RTT_AllocUpBuffer+0x104>)
 800521c:	61bb      	str	r3, [r7, #24]
 800521e:	69bb      	ldr	r3, [r7, #24]
 8005220:	781b      	ldrb	r3, [r3, #0]
 8005222:	b2db      	uxtb	r3, r3
 8005224:	2b00      	cmp	r3, #0
 8005226:	d101      	bne.n	800522c <SEGGER_RTT_AllocUpBuffer+0x20>
 8005228:	f7ff fd4e 	bl	8004cc8 <_DoInit>
  SEGGER_RTT_LOCK();
 800522c:	f3ef 8311 	mrs	r3, BASEPRI
 8005230:	f04f 0120 	mov.w	r1, #32
 8005234:	f381 8811 	msr	BASEPRI, r1
 8005238:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800523a:	4b35      	ldr	r3, [pc, #212]	; (8005310 <SEGGER_RTT_AllocUpBuffer+0x104>)
 800523c:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800523e:	2300      	movs	r3, #0
 8005240:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8005242:	6939      	ldr	r1, [r7, #16]
 8005244:	69fb      	ldr	r3, [r7, #28]
 8005246:	1c5a      	adds	r2, r3, #1
 8005248:	4613      	mov	r3, r2
 800524a:	005b      	lsls	r3, r3, #1
 800524c:	4413      	add	r3, r2
 800524e:	00db      	lsls	r3, r3, #3
 8005250:	440b      	add	r3, r1
 8005252:	3304      	adds	r3, #4
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d008      	beq.n	800526c <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800525a:	69fb      	ldr	r3, [r7, #28]
 800525c:	3301      	adds	r3, #1
 800525e:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	691b      	ldr	r3, [r3, #16]
 8005264:	69fa      	ldr	r2, [r7, #28]
 8005266:	429a      	cmp	r2, r3
 8005268:	dbeb      	blt.n	8005242 <SEGGER_RTT_AllocUpBuffer+0x36>
 800526a:	e000      	b.n	800526e <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 800526c:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	691b      	ldr	r3, [r3, #16]
 8005272:	69fa      	ldr	r2, [r7, #28]
 8005274:	429a      	cmp	r2, r3
 8005276:	da3f      	bge.n	80052f8 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8005278:	6939      	ldr	r1, [r7, #16]
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	1c5a      	adds	r2, r3, #1
 800527e:	4613      	mov	r3, r2
 8005280:	005b      	lsls	r3, r3, #1
 8005282:	4413      	add	r3, r2
 8005284:	00db      	lsls	r3, r3, #3
 8005286:	440b      	add	r3, r1
 8005288:	68fa      	ldr	r2, [r7, #12]
 800528a:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 800528c:	6939      	ldr	r1, [r7, #16]
 800528e:	69fb      	ldr	r3, [r7, #28]
 8005290:	1c5a      	adds	r2, r3, #1
 8005292:	4613      	mov	r3, r2
 8005294:	005b      	lsls	r3, r3, #1
 8005296:	4413      	add	r3, r2
 8005298:	00db      	lsls	r3, r3, #3
 800529a:	440b      	add	r3, r1
 800529c:	3304      	adds	r3, #4
 800529e:	68ba      	ldr	r2, [r7, #8]
 80052a0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 80052a2:	6939      	ldr	r1, [r7, #16]
 80052a4:	69fa      	ldr	r2, [r7, #28]
 80052a6:	4613      	mov	r3, r2
 80052a8:	005b      	lsls	r3, r3, #1
 80052aa:	4413      	add	r3, r2
 80052ac:	00db      	lsls	r3, r3, #3
 80052ae:	440b      	add	r3, r1
 80052b0:	3320      	adds	r3, #32
 80052b2:	687a      	ldr	r2, [r7, #4]
 80052b4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 80052b6:	6939      	ldr	r1, [r7, #16]
 80052b8:	69fa      	ldr	r2, [r7, #28]
 80052ba:	4613      	mov	r3, r2
 80052bc:	005b      	lsls	r3, r3, #1
 80052be:	4413      	add	r3, r2
 80052c0:	00db      	lsls	r3, r3, #3
 80052c2:	440b      	add	r3, r1
 80052c4:	3328      	adds	r3, #40	; 0x28
 80052c6:	2200      	movs	r2, #0
 80052c8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 80052ca:	6939      	ldr	r1, [r7, #16]
 80052cc:	69fa      	ldr	r2, [r7, #28]
 80052ce:	4613      	mov	r3, r2
 80052d0:	005b      	lsls	r3, r3, #1
 80052d2:	4413      	add	r3, r2
 80052d4:	00db      	lsls	r3, r3, #3
 80052d6:	440b      	add	r3, r1
 80052d8:	3324      	adds	r3, #36	; 0x24
 80052da:	2200      	movs	r2, #0
 80052dc:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 80052de:	6939      	ldr	r1, [r7, #16]
 80052e0:	69fa      	ldr	r2, [r7, #28]
 80052e2:	4613      	mov	r3, r2
 80052e4:	005b      	lsls	r3, r3, #1
 80052e6:	4413      	add	r3, r2
 80052e8:	00db      	lsls	r3, r3, #3
 80052ea:	440b      	add	r3, r1
 80052ec:	332c      	adds	r3, #44	; 0x2c
 80052ee:	683a      	ldr	r2, [r7, #0]
 80052f0:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80052f2:	f3bf 8f5f 	dmb	sy
 80052f6:	e002      	b.n	80052fe <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 80052f8:	f04f 33ff 	mov.w	r3, #4294967295
 80052fc:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8005304:	69fb      	ldr	r3, [r7, #28]
}
 8005306:	4618      	mov	r0, r3
 8005308:	3720      	adds	r7, #32
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}
 800530e:	bf00      	nop
 8005310:	20012f24 	.word	0x20012f24

08005314 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005314:	b580      	push	{r7, lr}
 8005316:	b088      	sub	sp, #32
 8005318:	af00      	add	r7, sp, #0
 800531a:	60f8      	str	r0, [r7, #12]
 800531c:	60b9      	str	r1, [r7, #8]
 800531e:	607a      	str	r2, [r7, #4]
 8005320:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8005322:	4b33      	ldr	r3, [pc, #204]	; (80053f0 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8005324:	61bb      	str	r3, [r7, #24]
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	781b      	ldrb	r3, [r3, #0]
 800532a:	b2db      	uxtb	r3, r3
 800532c:	2b00      	cmp	r3, #0
 800532e:	d101      	bne.n	8005334 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8005330:	f7ff fcca 	bl	8004cc8 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005334:	4b2e      	ldr	r3, [pc, #184]	; (80053f0 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8005336:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	695b      	ldr	r3, [r3, #20]
 800533c:	461a      	mov	r2, r3
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	4293      	cmp	r3, r2
 8005342:	d24d      	bcs.n	80053e0 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8005344:	f3ef 8311 	mrs	r3, BASEPRI
 8005348:	f04f 0120 	mov.w	r1, #32
 800534c:	f381 8811 	msr	BASEPRI, r1
 8005350:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d031      	beq.n	80053bc <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 8005358:	6979      	ldr	r1, [r7, #20]
 800535a:	68fa      	ldr	r2, [r7, #12]
 800535c:	4613      	mov	r3, r2
 800535e:	005b      	lsls	r3, r3, #1
 8005360:	4413      	add	r3, r2
 8005362:	00db      	lsls	r3, r3, #3
 8005364:	440b      	add	r3, r1
 8005366:	3360      	adds	r3, #96	; 0x60
 8005368:	68ba      	ldr	r2, [r7, #8]
 800536a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 800536c:	6979      	ldr	r1, [r7, #20]
 800536e:	68fa      	ldr	r2, [r7, #12]
 8005370:	4613      	mov	r3, r2
 8005372:	005b      	lsls	r3, r3, #1
 8005374:	4413      	add	r3, r2
 8005376:	00db      	lsls	r3, r3, #3
 8005378:	440b      	add	r3, r1
 800537a:	3364      	adds	r3, #100	; 0x64
 800537c:	687a      	ldr	r2, [r7, #4]
 800537e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8005380:	6979      	ldr	r1, [r7, #20]
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	4613      	mov	r3, r2
 8005386:	005b      	lsls	r3, r3, #1
 8005388:	4413      	add	r3, r2
 800538a:	00db      	lsls	r3, r3, #3
 800538c:	440b      	add	r3, r1
 800538e:	3368      	adds	r3, #104	; 0x68
 8005390:	683a      	ldr	r2, [r7, #0]
 8005392:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8005394:	6979      	ldr	r1, [r7, #20]
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	4613      	mov	r3, r2
 800539a:	005b      	lsls	r3, r3, #1
 800539c:	4413      	add	r3, r2
 800539e:	00db      	lsls	r3, r3, #3
 80053a0:	440b      	add	r3, r1
 80053a2:	3370      	adds	r3, #112	; 0x70
 80053a4:	2200      	movs	r2, #0
 80053a6:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 80053a8:	6979      	ldr	r1, [r7, #20]
 80053aa:	68fa      	ldr	r2, [r7, #12]
 80053ac:	4613      	mov	r3, r2
 80053ae:	005b      	lsls	r3, r3, #1
 80053b0:	4413      	add	r3, r2
 80053b2:	00db      	lsls	r3, r3, #3
 80053b4:	440b      	add	r3, r1
 80053b6:	336c      	adds	r3, #108	; 0x6c
 80053b8:	2200      	movs	r2, #0
 80053ba:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 80053bc:	6979      	ldr	r1, [r7, #20]
 80053be:	68fa      	ldr	r2, [r7, #12]
 80053c0:	4613      	mov	r3, r2
 80053c2:	005b      	lsls	r3, r3, #1
 80053c4:	4413      	add	r3, r2
 80053c6:	00db      	lsls	r3, r3, #3
 80053c8:	440b      	add	r3, r1
 80053ca:	3374      	adds	r3, #116	; 0x74
 80053cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80053ce:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80053d0:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 80053da:	2300      	movs	r3, #0
 80053dc:	61fb      	str	r3, [r7, #28]
 80053de:	e002      	b.n	80053e6 <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 80053e0:	f04f 33ff 	mov.w	r3, #4294967295
 80053e4:	61fb      	str	r3, [r7, #28]
  }
  return r;
 80053e6:	69fb      	ldr	r3, [r7, #28]
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3720      	adds	r7, #32
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}
 80053f0:	20012f24 	.word	0x20012f24

080053f4 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 80053f4:	b480      	push	{r7}
 80053f6:	b087      	sub	sp, #28
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	60f8      	str	r0, [r7, #12]
 80053fc:	60b9      	str	r1, [r7, #8]
 80053fe:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8005400:	2300      	movs	r3, #0
 8005402:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8005404:	e002      	b.n	800540c <_EncodeStr+0x18>
    Len++;
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	3301      	adds	r3, #1
 800540a:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 800540c:	68ba      	ldr	r2, [r7, #8]
 800540e:	693b      	ldr	r3, [r7, #16]
 8005410:	4413      	add	r3, r2
 8005412:	781b      	ldrb	r3, [r3, #0]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d1f6      	bne.n	8005406 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8005418:	693a      	ldr	r2, [r7, #16]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	429a      	cmp	r2, r3
 800541e:	d901      	bls.n	8005424 <_EncodeStr+0x30>
    Len = Limit;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	2bfe      	cmp	r3, #254	; 0xfe
 8005428:	d806      	bhi.n	8005438 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	1c5a      	adds	r2, r3, #1
 800542e:	60fa      	str	r2, [r7, #12]
 8005430:	693a      	ldr	r2, [r7, #16]
 8005432:	b2d2      	uxtb	r2, r2
 8005434:	701a      	strb	r2, [r3, #0]
 8005436:	e011      	b.n	800545c <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	1c5a      	adds	r2, r3, #1
 800543c:	60fa      	str	r2, [r7, #12]
 800543e:	22ff      	movs	r2, #255	; 0xff
 8005440:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	1c5a      	adds	r2, r3, #1
 8005446:	60fa      	str	r2, [r7, #12]
 8005448:	693a      	ldr	r2, [r7, #16]
 800544a:	b2d2      	uxtb	r2, r2
 800544c:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	0a19      	lsrs	r1, r3, #8
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	1c5a      	adds	r2, r3, #1
 8005456:	60fa      	str	r2, [r7, #12]
 8005458:	b2ca      	uxtb	r2, r1
 800545a:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 800545c:	2300      	movs	r3, #0
 800545e:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8005460:	e00a      	b.n	8005478 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8005462:	68ba      	ldr	r2, [r7, #8]
 8005464:	1c53      	adds	r3, r2, #1
 8005466:	60bb      	str	r3, [r7, #8]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	1c59      	adds	r1, r3, #1
 800546c:	60f9      	str	r1, [r7, #12]
 800546e:	7812      	ldrb	r2, [r2, #0]
 8005470:	701a      	strb	r2, [r3, #0]
    n++;
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	3301      	adds	r3, #1
 8005476:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8005478:	697a      	ldr	r2, [r7, #20]
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	429a      	cmp	r2, r3
 800547e:	d3f0      	bcc.n	8005462 <_EncodeStr+0x6e>
  }
  return pPayload;
 8005480:	68fb      	ldr	r3, [r7, #12]
}
 8005482:	4618      	mov	r0, r3
 8005484:	371c      	adds	r7, #28
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr

0800548e <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800548e:	b480      	push	{r7}
 8005490:	b083      	sub	sp, #12
 8005492:	af00      	add	r7, sp, #0
 8005494:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	3304      	adds	r3, #4
}
 800549a:	4618      	mov	r0, r3
 800549c:	370c      	adds	r7, #12
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr
	...

080054a8 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b082      	sub	sp, #8
 80054ac:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80054ae:	4b35      	ldr	r3, [pc, #212]	; (8005584 <_HandleIncomingPacket+0xdc>)
 80054b0:	7e1b      	ldrb	r3, [r3, #24]
 80054b2:	4618      	mov	r0, r3
 80054b4:	1cfb      	adds	r3, r7, #3
 80054b6:	2201      	movs	r2, #1
 80054b8:	4619      	mov	r1, r3
 80054ba:	f7ff fdab 	bl	8005014 <SEGGER_RTT_ReadNoLock>
 80054be:	4603      	mov	r3, r0
 80054c0:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	dd59      	ble.n	800557c <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 80054c8:	78fb      	ldrb	r3, [r7, #3]
 80054ca:	2b80      	cmp	r3, #128	; 0x80
 80054cc:	d032      	beq.n	8005534 <_HandleIncomingPacket+0x8c>
 80054ce:	2b80      	cmp	r3, #128	; 0x80
 80054d0:	dc42      	bgt.n	8005558 <_HandleIncomingPacket+0xb0>
 80054d2:	2b07      	cmp	r3, #7
 80054d4:	dc16      	bgt.n	8005504 <_HandleIncomingPacket+0x5c>
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	dd3e      	ble.n	8005558 <_HandleIncomingPacket+0xb0>
 80054da:	3b01      	subs	r3, #1
 80054dc:	2b06      	cmp	r3, #6
 80054de:	d83b      	bhi.n	8005558 <_HandleIncomingPacket+0xb0>
 80054e0:	a201      	add	r2, pc, #4	; (adr r2, 80054e8 <_HandleIncomingPacket+0x40>)
 80054e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054e6:	bf00      	nop
 80054e8:	0800550b 	.word	0x0800550b
 80054ec:	08005511 	.word	0x08005511
 80054f0:	08005517 	.word	0x08005517
 80054f4:	0800551d 	.word	0x0800551d
 80054f8:	08005523 	.word	0x08005523
 80054fc:	08005529 	.word	0x08005529
 8005500:	0800552f 	.word	0x0800552f
 8005504:	2b7f      	cmp	r3, #127	; 0x7f
 8005506:	d034      	beq.n	8005572 <_HandleIncomingPacket+0xca>
 8005508:	e026      	b.n	8005558 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800550a:	f000 ff43 	bl	8006394 <SEGGER_SYSVIEW_Start>
      break;
 800550e:	e035      	b.n	800557c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8005510:	f000 fffc 	bl	800650c <SEGGER_SYSVIEW_Stop>
      break;
 8005514:	e032      	b.n	800557c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8005516:	f001 f9d5 	bl	80068c4 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800551a:	e02f      	b.n	800557c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800551c:	f001 f99a 	bl	8006854 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8005520:	e02c      	b.n	800557c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8005522:	f001 f819 	bl	8006558 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8005526:	e029      	b.n	800557c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8005528:	f001 fc08 	bl	8006d3c <SEGGER_SYSVIEW_SendNumModules>
      break;
 800552c:	e026      	b.n	800557c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800552e:	f001 fbe7 	bl	8006d00 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8005532:	e023      	b.n	800557c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005534:	4b13      	ldr	r3, [pc, #76]	; (8005584 <_HandleIncomingPacket+0xdc>)
 8005536:	7e1b      	ldrb	r3, [r3, #24]
 8005538:	4618      	mov	r0, r3
 800553a:	1cfb      	adds	r3, r7, #3
 800553c:	2201      	movs	r2, #1
 800553e:	4619      	mov	r1, r3
 8005540:	f7ff fd68 	bl	8005014 <SEGGER_RTT_ReadNoLock>
 8005544:	4603      	mov	r3, r0
 8005546:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2b00      	cmp	r3, #0
 800554c:	dd13      	ble.n	8005576 <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800554e:	78fb      	ldrb	r3, [r7, #3]
 8005550:	4618      	mov	r0, r3
 8005552:	f001 fb55 	bl	8006c00 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8005556:	e00e      	b.n	8005576 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8005558:	78fb      	ldrb	r3, [r7, #3]
 800555a:	b25b      	sxtb	r3, r3
 800555c:	2b00      	cmp	r3, #0
 800555e:	da0c      	bge.n	800557a <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005560:	4b08      	ldr	r3, [pc, #32]	; (8005584 <_HandleIncomingPacket+0xdc>)
 8005562:	7e1b      	ldrb	r3, [r3, #24]
 8005564:	4618      	mov	r0, r3
 8005566:	1cfb      	adds	r3, r7, #3
 8005568:	2201      	movs	r2, #1
 800556a:	4619      	mov	r1, r3
 800556c:	f7ff fd52 	bl	8005014 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8005570:	e003      	b.n	800557a <_HandleIncomingPacket+0xd2>
      break;
 8005572:	bf00      	nop
 8005574:	e002      	b.n	800557c <_HandleIncomingPacket+0xd4>
      break;
 8005576:	bf00      	nop
 8005578:	e000      	b.n	800557c <_HandleIncomingPacket+0xd4>
      break;
 800557a:	bf00      	nop
    }
  }
}
 800557c:	bf00      	nop
 800557e:	3708      	adds	r7, #8
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}
 8005584:	200143e4 	.word	0x200143e4

08005588 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8005588:	b580      	push	{r7, lr}
 800558a:	b08c      	sub	sp, #48	; 0x30
 800558c:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800558e:	2301      	movs	r3, #1
 8005590:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8005592:	1d3b      	adds	r3, r7, #4
 8005594:	3301      	adds	r3, #1
 8005596:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8005598:	69fb      	ldr	r3, [r7, #28]
 800559a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800559c:	4b32      	ldr	r3, [pc, #200]	; (8005668 <_TrySendOverflowPacket+0xe0>)
 800559e:	695b      	ldr	r3, [r3, #20]
 80055a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80055a2:	e00b      	b.n	80055bc <_TrySendOverflowPacket+0x34>
 80055a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055a6:	b2da      	uxtb	r2, r3
 80055a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055aa:	1c59      	adds	r1, r3, #1
 80055ac:	62f9      	str	r1, [r7, #44]	; 0x2c
 80055ae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80055b2:	b2d2      	uxtb	r2, r2
 80055b4:	701a      	strb	r2, [r3, #0]
 80055b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055b8:	09db      	lsrs	r3, r3, #7
 80055ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80055bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055be:	2b7f      	cmp	r3, #127	; 0x7f
 80055c0:	d8f0      	bhi.n	80055a4 <_TrySendOverflowPacket+0x1c>
 80055c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055c4:	1c5a      	adds	r2, r3, #1
 80055c6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80055c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80055ca:	b2d2      	uxtb	r2, r2
 80055cc:	701a      	strb	r2, [r3, #0]
 80055ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055d0:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80055d2:	4b26      	ldr	r3, [pc, #152]	; (800566c <_TrySendOverflowPacket+0xe4>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80055d8:	4b23      	ldr	r3, [pc, #140]	; (8005668 <_TrySendOverflowPacket+0xe0>)
 80055da:	68db      	ldr	r3, [r3, #12]
 80055dc:	69ba      	ldr	r2, [r7, #24]
 80055de:	1ad3      	subs	r3, r2, r3
 80055e0:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 80055e2:	69fb      	ldr	r3, [r7, #28]
 80055e4:	627b      	str	r3, [r7, #36]	; 0x24
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	623b      	str	r3, [r7, #32]
 80055ea:	e00b      	b.n	8005604 <_TrySendOverflowPacket+0x7c>
 80055ec:	6a3b      	ldr	r3, [r7, #32]
 80055ee:	b2da      	uxtb	r2, r3
 80055f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f2:	1c59      	adds	r1, r3, #1
 80055f4:	6279      	str	r1, [r7, #36]	; 0x24
 80055f6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80055fa:	b2d2      	uxtb	r2, r2
 80055fc:	701a      	strb	r2, [r3, #0]
 80055fe:	6a3b      	ldr	r3, [r7, #32]
 8005600:	09db      	lsrs	r3, r3, #7
 8005602:	623b      	str	r3, [r7, #32]
 8005604:	6a3b      	ldr	r3, [r7, #32]
 8005606:	2b7f      	cmp	r3, #127	; 0x7f
 8005608:	d8f0      	bhi.n	80055ec <_TrySendOverflowPacket+0x64>
 800560a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800560c:	1c5a      	adds	r2, r3, #1
 800560e:	627a      	str	r2, [r7, #36]	; 0x24
 8005610:	6a3a      	ldr	r2, [r7, #32]
 8005612:	b2d2      	uxtb	r2, r2
 8005614:	701a      	strb	r2, [r3, #0]
 8005616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005618:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 800561a:	4b13      	ldr	r3, [pc, #76]	; (8005668 <_TrySendOverflowPacket+0xe0>)
 800561c:	785b      	ldrb	r3, [r3, #1]
 800561e:	4618      	mov	r0, r3
 8005620:	1d3b      	adds	r3, r7, #4
 8005622:	69fa      	ldr	r2, [r7, #28]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	461a      	mov	r2, r3
 8005628:	1d3b      	adds	r3, r7, #4
 800562a:	4619      	mov	r1, r3
 800562c:	f7fa fdf0 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005630:	4603      	mov	r3, r0
 8005632:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 8005634:	f7ff fabe 	bl	8004bb4 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d009      	beq.n	8005652 <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800563e:	4a0a      	ldr	r2, [pc, #40]	; (8005668 <_TrySendOverflowPacket+0xe0>)
 8005640:	69bb      	ldr	r3, [r7, #24]
 8005642:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8005644:	4b08      	ldr	r3, [pc, #32]	; (8005668 <_TrySendOverflowPacket+0xe0>)
 8005646:	781b      	ldrb	r3, [r3, #0]
 8005648:	3b01      	subs	r3, #1
 800564a:	b2da      	uxtb	r2, r3
 800564c:	4b06      	ldr	r3, [pc, #24]	; (8005668 <_TrySendOverflowPacket+0xe0>)
 800564e:	701a      	strb	r2, [r3, #0]
 8005650:	e004      	b.n	800565c <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8005652:	4b05      	ldr	r3, [pc, #20]	; (8005668 <_TrySendOverflowPacket+0xe0>)
 8005654:	695b      	ldr	r3, [r3, #20]
 8005656:	3301      	adds	r3, #1
 8005658:	4a03      	ldr	r2, [pc, #12]	; (8005668 <_TrySendOverflowPacket+0xe0>)
 800565a:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800565c:	693b      	ldr	r3, [r7, #16]
}
 800565e:	4618      	mov	r0, r3
 8005660:	3730      	adds	r7, #48	; 0x30
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop
 8005668:	200143e4 	.word	0x200143e4
 800566c:	e0001004 	.word	0xe0001004

08005670 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8005670:	b580      	push	{r7, lr}
 8005672:	b08a      	sub	sp, #40	; 0x28
 8005674:	af00      	add	r7, sp, #0
 8005676:	60f8      	str	r0, [r7, #12]
 8005678:	60b9      	str	r1, [r7, #8]
 800567a:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800567c:	4b6d      	ldr	r3, [pc, #436]	; (8005834 <_SendPacket+0x1c4>)
 800567e:	781b      	ldrb	r3, [r3, #0]
 8005680:	2b01      	cmp	r3, #1
 8005682:	d010      	beq.n	80056a6 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8005684:	4b6b      	ldr	r3, [pc, #428]	; (8005834 <_SendPacket+0x1c4>)
 8005686:	781b      	ldrb	r3, [r3, #0]
 8005688:	2b00      	cmp	r3, #0
 800568a:	f000 80a5 	beq.w	80057d8 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800568e:	4b69      	ldr	r3, [pc, #420]	; (8005834 <_SendPacket+0x1c4>)
 8005690:	781b      	ldrb	r3, [r3, #0]
 8005692:	2b02      	cmp	r3, #2
 8005694:	d109      	bne.n	80056aa <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8005696:	f7ff ff77 	bl	8005588 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800569a:	4b66      	ldr	r3, [pc, #408]	; (8005834 <_SendPacket+0x1c4>)
 800569c:	781b      	ldrb	r3, [r3, #0]
 800569e:	2b01      	cmp	r3, #1
 80056a0:	f040 809c 	bne.w	80057dc <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 80056a4:	e001      	b.n	80056aa <_SendPacket+0x3a>
    goto Send;
 80056a6:	bf00      	nop
 80056a8:	e000      	b.n	80056ac <_SendPacket+0x3c>
Send:
 80056aa:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2b1f      	cmp	r3, #31
 80056b0:	d809      	bhi.n	80056c6 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 80056b2:	4b60      	ldr	r3, [pc, #384]	; (8005834 <_SendPacket+0x1c4>)
 80056b4:	69da      	ldr	r2, [r3, #28]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	fa22 f303 	lsr.w	r3, r2, r3
 80056bc:	f003 0301 	and.w	r3, r3, #1
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	f040 808d 	bne.w	80057e0 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2b17      	cmp	r3, #23
 80056ca:	d807      	bhi.n	80056dc <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	3b01      	subs	r3, #1
 80056d0:	60fb      	str	r3, [r7, #12]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	b2da      	uxtb	r2, r3
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	701a      	strb	r2, [r3, #0]
 80056da:	e03d      	b.n	8005758 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 80056dc:	68ba      	ldr	r2, [r7, #8]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	2b7f      	cmp	r3, #127	; 0x7f
 80056e8:	d912      	bls.n	8005710 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 80056ea:	69fb      	ldr	r3, [r7, #28]
 80056ec:	09da      	lsrs	r2, r3, #7
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	3b01      	subs	r3, #1
 80056f2:	60fb      	str	r3, [r7, #12]
 80056f4:	b2d2      	uxtb	r2, r2
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 80056fa:	69fb      	ldr	r3, [r7, #28]
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	68fa      	ldr	r2, [r7, #12]
 8005700:	3a01      	subs	r2, #1
 8005702:	60fa      	str	r2, [r7, #12]
 8005704:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005708:	b2da      	uxtb	r2, r3
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	701a      	strb	r2, [r3, #0]
 800570e:	e006      	b.n	800571e <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	3b01      	subs	r3, #1
 8005714:	60fb      	str	r3, [r7, #12]
 8005716:	69fb      	ldr	r3, [r7, #28]
 8005718:	b2da      	uxtb	r2, r3
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2b7f      	cmp	r3, #127	; 0x7f
 8005722:	d912      	bls.n	800574a <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	09da      	lsrs	r2, r3, #7
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	3b01      	subs	r3, #1
 800572c:	60fb      	str	r3, [r7, #12]
 800572e:	b2d2      	uxtb	r2, r2
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	b2db      	uxtb	r3, r3
 8005738:	68fa      	ldr	r2, [r7, #12]
 800573a:	3a01      	subs	r2, #1
 800573c:	60fa      	str	r2, [r7, #12]
 800573e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005742:	b2da      	uxtb	r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	701a      	strb	r2, [r3, #0]
 8005748:	e006      	b.n	8005758 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	3b01      	subs	r3, #1
 800574e:	60fb      	str	r3, [r7, #12]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	b2da      	uxtb	r2, r3
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005758:	4b37      	ldr	r3, [pc, #220]	; (8005838 <_SendPacket+0x1c8>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800575e:	4b35      	ldr	r3, [pc, #212]	; (8005834 <_SendPacket+0x1c4>)
 8005760:	68db      	ldr	r3, [r3, #12]
 8005762:	69ba      	ldr	r2, [r7, #24]
 8005764:	1ad3      	subs	r3, r2, r3
 8005766:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	627b      	str	r3, [r7, #36]	; 0x24
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	623b      	str	r3, [r7, #32]
 8005770:	e00b      	b.n	800578a <_SendPacket+0x11a>
 8005772:	6a3b      	ldr	r3, [r7, #32]
 8005774:	b2da      	uxtb	r2, r3
 8005776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005778:	1c59      	adds	r1, r3, #1
 800577a:	6279      	str	r1, [r7, #36]	; 0x24
 800577c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005780:	b2d2      	uxtb	r2, r2
 8005782:	701a      	strb	r2, [r3, #0]
 8005784:	6a3b      	ldr	r3, [r7, #32]
 8005786:	09db      	lsrs	r3, r3, #7
 8005788:	623b      	str	r3, [r7, #32]
 800578a:	6a3b      	ldr	r3, [r7, #32]
 800578c:	2b7f      	cmp	r3, #127	; 0x7f
 800578e:	d8f0      	bhi.n	8005772 <_SendPacket+0x102>
 8005790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005792:	1c5a      	adds	r2, r3, #1
 8005794:	627a      	str	r2, [r7, #36]	; 0x24
 8005796:	6a3a      	ldr	r2, [r7, #32]
 8005798:	b2d2      	uxtb	r2, r2
 800579a:	701a      	strb	r2, [r3, #0]
 800579c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800579e:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 80057a0:	4b24      	ldr	r3, [pc, #144]	; (8005834 <_SendPacket+0x1c4>)
 80057a2:	785b      	ldrb	r3, [r3, #1]
 80057a4:	4618      	mov	r0, r3
 80057a6:	68ba      	ldr	r2, [r7, #8]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	1ad3      	subs	r3, r2, r3
 80057ac:	461a      	mov	r2, r3
 80057ae:	68f9      	ldr	r1, [r7, #12]
 80057b0:	f7fa fd2e 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80057b4:	4603      	mov	r3, r0
 80057b6:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 80057b8:	f7ff f9fc 	bl	8004bb4 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d003      	beq.n	80057ca <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80057c2:	4a1c      	ldr	r2, [pc, #112]	; (8005834 <_SendPacket+0x1c4>)
 80057c4:	69bb      	ldr	r3, [r7, #24]
 80057c6:	60d3      	str	r3, [r2, #12]
 80057c8:	e00b      	b.n	80057e2 <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 80057ca:	4b1a      	ldr	r3, [pc, #104]	; (8005834 <_SendPacket+0x1c4>)
 80057cc:	781b      	ldrb	r3, [r3, #0]
 80057ce:	3301      	adds	r3, #1
 80057d0:	b2da      	uxtb	r2, r3
 80057d2:	4b18      	ldr	r3, [pc, #96]	; (8005834 <_SendPacket+0x1c4>)
 80057d4:	701a      	strb	r2, [r3, #0]
 80057d6:	e004      	b.n	80057e2 <_SendPacket+0x172>
    goto SendDone;
 80057d8:	bf00      	nop
 80057da:	e002      	b.n	80057e2 <_SendPacket+0x172>
      goto SendDone;
 80057dc:	bf00      	nop
 80057de:	e000      	b.n	80057e2 <_SendPacket+0x172>
      goto SendDone;
 80057e0:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80057e2:	4b14      	ldr	r3, [pc, #80]	; (8005834 <_SendPacket+0x1c4>)
 80057e4:	7e1b      	ldrb	r3, [r3, #24]
 80057e6:	4619      	mov	r1, r3
 80057e8:	4a14      	ldr	r2, [pc, #80]	; (800583c <_SendPacket+0x1cc>)
 80057ea:	460b      	mov	r3, r1
 80057ec:	005b      	lsls	r3, r3, #1
 80057ee:	440b      	add	r3, r1
 80057f0:	00db      	lsls	r3, r3, #3
 80057f2:	4413      	add	r3, r2
 80057f4:	336c      	adds	r3, #108	; 0x6c
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	4b0e      	ldr	r3, [pc, #56]	; (8005834 <_SendPacket+0x1c4>)
 80057fa:	7e1b      	ldrb	r3, [r3, #24]
 80057fc:	4618      	mov	r0, r3
 80057fe:	490f      	ldr	r1, [pc, #60]	; (800583c <_SendPacket+0x1cc>)
 8005800:	4603      	mov	r3, r0
 8005802:	005b      	lsls	r3, r3, #1
 8005804:	4403      	add	r3, r0
 8005806:	00db      	lsls	r3, r3, #3
 8005808:	440b      	add	r3, r1
 800580a:	3370      	adds	r3, #112	; 0x70
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	429a      	cmp	r2, r3
 8005810:	d00b      	beq.n	800582a <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8005812:	4b08      	ldr	r3, [pc, #32]	; (8005834 <_SendPacket+0x1c4>)
 8005814:	789b      	ldrb	r3, [r3, #2]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d107      	bne.n	800582a <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800581a:	4b06      	ldr	r3, [pc, #24]	; (8005834 <_SendPacket+0x1c4>)
 800581c:	2201      	movs	r2, #1
 800581e:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8005820:	f7ff fe42 	bl	80054a8 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005824:	4b03      	ldr	r3, [pc, #12]	; (8005834 <_SendPacket+0x1c4>)
 8005826:	2200      	movs	r2, #0
 8005828:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800582a:	bf00      	nop
 800582c:	3728      	adds	r7, #40	; 0x28
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}
 8005832:	bf00      	nop
 8005834:	200143e4 	.word	0x200143e4
 8005838:	e0001004 	.word	0xe0001004
 800583c:	20012f24 	.word	0x20012f24

08005840 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 8005840:	b580      	push	{r7, lr}
 8005842:	b08a      	sub	sp, #40	; 0x28
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	460b      	mov	r3, r1
 800584a:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	691b      	ldr	r3, [r3, #16]
 8005850:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	3301      	adds	r3, #1
 8005856:	2b80      	cmp	r3, #128	; 0x80
 8005858:	d80a      	bhi.n	8005870 <_StoreChar+0x30>
    *(p->pPayload++) = c;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	1c59      	adds	r1, r3, #1
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	6051      	str	r1, [r2, #4]
 8005864:	78fa      	ldrb	r2, [r7, #3]
 8005866:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	1c5a      	adds	r2, r3, #1
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	691b      	ldr	r3, [r3, #16]
 8005874:	2b80      	cmp	r3, #128	; 0x80
 8005876:	d15a      	bne.n	800592e <_StoreChar+0xee>
    *(p->pPayloadStart) = p->Cnt;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	691a      	ldr	r2, [r3, #16]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	689b      	ldr	r3, [r3, #8]
 8005880:	b2d2      	uxtb	r2, r2
 8005882:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	68db      	ldr	r3, [r3, #12]
 800588e:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	627b      	str	r3, [r7, #36]	; 0x24
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	623b      	str	r3, [r7, #32]
 8005898:	e00b      	b.n	80058b2 <_StoreChar+0x72>
 800589a:	6a3b      	ldr	r3, [r7, #32]
 800589c:	b2da      	uxtb	r2, r3
 800589e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a0:	1c59      	adds	r1, r3, #1
 80058a2:	6279      	str	r1, [r7, #36]	; 0x24
 80058a4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80058a8:	b2d2      	uxtb	r2, r2
 80058aa:	701a      	strb	r2, [r3, #0]
 80058ac:	6a3b      	ldr	r3, [r7, #32]
 80058ae:	09db      	lsrs	r3, r3, #7
 80058b0:	623b      	str	r3, [r7, #32]
 80058b2:	6a3b      	ldr	r3, [r7, #32]
 80058b4:	2b7f      	cmp	r3, #127	; 0x7f
 80058b6:	d8f0      	bhi.n	800589a <_StoreChar+0x5a>
 80058b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ba:	1c5a      	adds	r2, r3, #1
 80058bc:	627a      	str	r2, [r7, #36]	; 0x24
 80058be:	6a3a      	ldr	r2, [r7, #32]
 80058c0:	b2d2      	uxtb	r2, r2
 80058c2:	701a      	strb	r2, [r3, #0]
 80058c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c6:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	61fb      	str	r3, [r7, #28]
 80058cc:	2300      	movs	r3, #0
 80058ce:	61bb      	str	r3, [r7, #24]
 80058d0:	e00b      	b.n	80058ea <_StoreChar+0xaa>
 80058d2:	69bb      	ldr	r3, [r7, #24]
 80058d4:	b2da      	uxtb	r2, r3
 80058d6:	69fb      	ldr	r3, [r7, #28]
 80058d8:	1c59      	adds	r1, r3, #1
 80058da:	61f9      	str	r1, [r7, #28]
 80058dc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80058e0:	b2d2      	uxtb	r2, r2
 80058e2:	701a      	strb	r2, [r3, #0]
 80058e4:	69bb      	ldr	r3, [r7, #24]
 80058e6:	09db      	lsrs	r3, r3, #7
 80058e8:	61bb      	str	r3, [r7, #24]
 80058ea:	69bb      	ldr	r3, [r7, #24]
 80058ec:	2b7f      	cmp	r3, #127	; 0x7f
 80058ee:	d8f0      	bhi.n	80058d2 <_StoreChar+0x92>
 80058f0:	69fb      	ldr	r3, [r7, #28]
 80058f2:	1c5a      	adds	r2, r3, #1
 80058f4:	61fa      	str	r2, [r7, #28]
 80058f6:	69ba      	ldr	r2, [r7, #24]
 80058f8:	b2d2      	uxtb	r2, r2
 80058fa:	701a      	strb	r2, [r3, #0]
 80058fc:	69fb      	ldr	r3, [r7, #28]
 80058fe:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	221a      	movs	r2, #26
 8005906:	6939      	ldr	r1, [r7, #16]
 8005908:	4618      	mov	r0, r3
 800590a:	f7ff feb1 	bl	8005670 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4618      	mov	r0, r3
 8005914:	f7ff fdbb 	bl	800548e <_PreparePacket>
 8005918:	4602      	mov	r2, r0
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	1c5a      	adds	r2, r3, #1
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2200      	movs	r2, #0
 800592c:	611a      	str	r2, [r3, #16]
  }
}
 800592e:	bf00      	nop
 8005930:	3728      	adds	r7, #40	; 0x28
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
	...

08005938 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8005938:	b580      	push	{r7, lr}
 800593a:	b08a      	sub	sp, #40	; 0x28
 800593c:	af00      	add	r7, sp, #0
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	607a      	str	r2, [r7, #4]
 8005944:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 800594a:	2301      	movs	r3, #1
 800594c:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 800594e:	2301      	movs	r3, #1
 8005950:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8005952:	e007      	b.n	8005964 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8005954:	6a3a      	ldr	r2, [r7, #32]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	fbb2 f3f3 	udiv	r3, r2, r3
 800595c:	623b      	str	r3, [r7, #32]
    Width++;
 800595e:	69fb      	ldr	r3, [r7, #28]
 8005960:	3301      	adds	r3, #1
 8005962:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8005964:	6a3a      	ldr	r2, [r7, #32]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	429a      	cmp	r2, r3
 800596a:	d2f3      	bcs.n	8005954 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 800596c:	683a      	ldr	r2, [r7, #0]
 800596e:	69fb      	ldr	r3, [r7, #28]
 8005970:	429a      	cmp	r2, r3
 8005972:	d901      	bls.n	8005978 <_PrintUnsigned+0x40>
    Width = NumDigits;
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8005978:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800597a:	f003 0301 	and.w	r3, r3, #1
 800597e:	2b00      	cmp	r3, #0
 8005980:	d11f      	bne.n	80059c2 <_PrintUnsigned+0x8a>
    if (FieldWidth != 0u) {
 8005982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005984:	2b00      	cmp	r3, #0
 8005986:	d01c      	beq.n	80059c2 <_PrintUnsigned+0x8a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8005988:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800598a:	f003 0302 	and.w	r3, r3, #2
 800598e:	2b00      	cmp	r3, #0
 8005990:	d005      	beq.n	800599e <_PrintUnsigned+0x66>
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d102      	bne.n	800599e <_PrintUnsigned+0x66>
        c = '0';
 8005998:	2330      	movs	r3, #48	; 0x30
 800599a:	76fb      	strb	r3, [r7, #27]
 800599c:	e001      	b.n	80059a2 <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 800599e:	2320      	movs	r3, #32
 80059a0:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80059a2:	e007      	b.n	80059b4 <_PrintUnsigned+0x7c>
        FieldWidth--;
 80059a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059a6:	3b01      	subs	r3, #1
 80059a8:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 80059aa:	7efb      	ldrb	r3, [r7, #27]
 80059ac:	4619      	mov	r1, r3
 80059ae:	68f8      	ldr	r0, [r7, #12]
 80059b0:	f7ff ff46 	bl	8005840 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80059b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d003      	beq.n	80059c2 <_PrintUnsigned+0x8a>
 80059ba:	69fa      	ldr	r2, [r7, #28]
 80059bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059be:	429a      	cmp	r2, r3
 80059c0:	d3f0      	bcc.n	80059a4 <_PrintUnsigned+0x6c>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d903      	bls.n	80059d0 <_PrintUnsigned+0x98>
      NumDigits--;
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	3b01      	subs	r3, #1
 80059cc:	603b      	str	r3, [r7, #0]
 80059ce:	e009      	b.n	80059e4 <_PrintUnsigned+0xac>
    } else {
      Div = v / Digit;
 80059d0:	68ba      	ldr	r2, [r7, #8]
 80059d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80059d8:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 80059da:	697a      	ldr	r2, [r7, #20]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	429a      	cmp	r2, r3
 80059e0:	d200      	bcs.n	80059e4 <_PrintUnsigned+0xac>
        break;
 80059e2:	e005      	b.n	80059f0 <_PrintUnsigned+0xb8>
      }
    }
    Digit *= Base;
 80059e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e6:	687a      	ldr	r2, [r7, #4]
 80059e8:	fb02 f303 	mul.w	r3, r2, r3
 80059ec:	627b      	str	r3, [r7, #36]	; 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80059ee:	e7e8      	b.n	80059c2 <_PrintUnsigned+0x8a>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 80059f0:	68ba      	ldr	r2, [r7, #8]
 80059f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80059f8:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059fe:	fb02 f303 	mul.w	r3, r2, r3
 8005a02:	68ba      	ldr	r2, [r7, #8]
 8005a04:	1ad3      	subs	r3, r2, r3
 8005a06:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 8005a08:	4a15      	ldr	r2, [pc, #84]	; (8005a60 <_PrintUnsigned+0x128>)
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	4413      	add	r3, r2
 8005a0e:	781b      	ldrb	r3, [r3, #0]
 8005a10:	4619      	mov	r1, r3
 8005a12:	68f8      	ldr	r0, [r7, #12]
 8005a14:	f7ff ff14 	bl	8005840 <_StoreChar>
    Digit /= Base;
 8005a18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a20:	627b      	str	r3, [r7, #36]	; 0x24
  } while (Digit);
 8005a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d1e3      	bne.n	80059f0 <_PrintUnsigned+0xb8>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8005a28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a2a:	f003 0301 	and.w	r3, r3, #1
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d011      	beq.n	8005a56 <_PrintUnsigned+0x11e>
    if (FieldWidth != 0u) {
 8005a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d00e      	beq.n	8005a56 <_PrintUnsigned+0x11e>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005a38:	e006      	b.n	8005a48 <_PrintUnsigned+0x110>
        FieldWidth--;
 8005a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a3c:	3b01      	subs	r3, #1
 8005a3e:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, ' ');
 8005a40:	2120      	movs	r1, #32
 8005a42:	68f8      	ldr	r0, [r7, #12]
 8005a44:	f7ff fefc 	bl	8005840 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d003      	beq.n	8005a56 <_PrintUnsigned+0x11e>
 8005a4e:	69fa      	ldr	r2, [r7, #28]
 8005a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d3f1      	bcc.n	8005a3a <_PrintUnsigned+0x102>
      }
    }
  }
}
 8005a56:	bf00      	nop
 8005a58:	3728      	adds	r7, #40	; 0x28
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
 8005a5e:	bf00      	nop
 8005a60:	080079f4 	.word	0x080079f4

08005a64 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b088      	sub	sp, #32
 8005a68:	af02      	add	r7, sp, #8
 8005a6a:	60f8      	str	r0, [r7, #12]
 8005a6c:	60b9      	str	r1, [r7, #8]
 8005a6e:	607a      	str	r2, [r7, #4]
 8005a70:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	bfb8      	it	lt
 8005a78:	425b      	neglt	r3, r3
 8005a7a:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8005a80:	e007      	b.n	8005a92 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	693a      	ldr	r2, [r7, #16]
 8005a86:	fb92 f3f3 	sdiv	r3, r2, r3
 8005a8a:	613b      	str	r3, [r7, #16]
    Width++;
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	3301      	adds	r3, #1
 8005a90:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	693a      	ldr	r2, [r7, #16]
 8005a96:	429a      	cmp	r2, r3
 8005a98:	daf3      	bge.n	8005a82 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8005a9a:	683a      	ldr	r2, [r7, #0]
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d901      	bls.n	8005aa6 <_PrintInt+0x42>
    Width = NumDigits;
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8005aa6:	6a3b      	ldr	r3, [r7, #32]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d00a      	beq.n	8005ac2 <_PrintInt+0x5e>
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	db04      	blt.n	8005abc <_PrintInt+0x58>
 8005ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab4:	f003 0304 	and.w	r3, r3, #4
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d002      	beq.n	8005ac2 <_PrintInt+0x5e>
    FieldWidth--;
 8005abc:	6a3b      	ldr	r3, [r7, #32]
 8005abe:	3b01      	subs	r3, #1
 8005ac0:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8005ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ac4:	f003 0302 	and.w	r3, r3, #2
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d002      	beq.n	8005ad2 <_PrintInt+0x6e>
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d016      	beq.n	8005b00 <_PrintInt+0x9c>
 8005ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad4:	f003 0301 	and.w	r3, r3, #1
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d111      	bne.n	8005b00 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 8005adc:	6a3b      	ldr	r3, [r7, #32]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d00e      	beq.n	8005b00 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005ae2:	e006      	b.n	8005af2 <_PrintInt+0x8e>
        FieldWidth--;
 8005ae4:	6a3b      	ldr	r3, [r7, #32]
 8005ae6:	3b01      	subs	r3, #1
 8005ae8:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8005aea:	2120      	movs	r1, #32
 8005aec:	68f8      	ldr	r0, [r7, #12]
 8005aee:	f7ff fea7 	bl	8005840 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005af2:	6a3b      	ldr	r3, [r7, #32]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d003      	beq.n	8005b00 <_PrintInt+0x9c>
 8005af8:	697a      	ldr	r2, [r7, #20]
 8005afa:	6a3b      	ldr	r3, [r7, #32]
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d3f1      	bcc.n	8005ae4 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	da07      	bge.n	8005b16 <_PrintInt+0xb2>
    v = -v;
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	425b      	negs	r3, r3
 8005b0a:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 8005b0c:	212d      	movs	r1, #45	; 0x2d
 8005b0e:	68f8      	ldr	r0, [r7, #12]
 8005b10:	f7ff fe96 	bl	8005840 <_StoreChar>
 8005b14:	e008      	b.n	8005b28 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8005b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b18:	f003 0304 	and.w	r3, r3, #4
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d003      	beq.n	8005b28 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 8005b20:	212b      	movs	r1, #43	; 0x2b
 8005b22:	68f8      	ldr	r0, [r7, #12]
 8005b24:	f7ff fe8c 	bl	8005840 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8005b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b2a:	f003 0302 	and.w	r3, r3, #2
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d019      	beq.n	8005b66 <_PrintInt+0x102>
 8005b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b34:	f003 0301 	and.w	r3, r3, #1
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d114      	bne.n	8005b66 <_PrintInt+0x102>
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d111      	bne.n	8005b66 <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 8005b42:	6a3b      	ldr	r3, [r7, #32]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d00e      	beq.n	8005b66 <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005b48:	e006      	b.n	8005b58 <_PrintInt+0xf4>
        FieldWidth--;
 8005b4a:	6a3b      	ldr	r3, [r7, #32]
 8005b4c:	3b01      	subs	r3, #1
 8005b4e:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 8005b50:	2130      	movs	r1, #48	; 0x30
 8005b52:	68f8      	ldr	r0, [r7, #12]
 8005b54:	f7ff fe74 	bl	8005840 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005b58:	6a3b      	ldr	r3, [r7, #32]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d003      	beq.n	8005b66 <_PrintInt+0x102>
 8005b5e:	697a      	ldr	r2, [r7, #20]
 8005b60:	6a3b      	ldr	r3, [r7, #32]
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d3f1      	bcc.n	8005b4a <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 8005b66:	68b9      	ldr	r1, [r7, #8]
 8005b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b6a:	9301      	str	r3, [sp, #4]
 8005b6c:	6a3b      	ldr	r3, [r7, #32]
 8005b6e:	9300      	str	r3, [sp, #0]
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	687a      	ldr	r2, [r7, #4]
 8005b74:	68f8      	ldr	r0, [r7, #12]
 8005b76:	f7ff fedf 	bl	8005938 <_PrintUnsigned>
}
 8005b7a:	bf00      	nop
 8005b7c:	3718      	adds	r7, #24
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}
	...

08005b84 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b098      	sub	sp, #96	; 0x60
 8005b88:	af02      	add	r7, sp, #8
 8005b8a:	60f8      	str	r0, [r7, #12]
 8005b8c:	60b9      	str	r1, [r7, #8]
 8005b8e:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005b90:	f3ef 8311 	mrs	r3, BASEPRI
 8005b94:	f04f 0120 	mov.w	r1, #32
 8005b98:	f381 8811 	msr	BASEPRI, r1
 8005b9c:	633b      	str	r3, [r7, #48]	; 0x30
 8005b9e:	48b7      	ldr	r0, [pc, #732]	; (8005e7c <_VPrintTarget+0x2f8>)
 8005ba0:	f7ff fc75 	bl	800548e <_PreparePacket>
 8005ba4:	62f8      	str	r0, [r7, #44]	; 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 8005ba6:	4bb5      	ldr	r3, [pc, #724]	; (8005e7c <_VPrintTarget+0x2f8>)
 8005ba8:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 8005baa:	2300      	movs	r3, #0
 8005bac:	627b      	str	r3, [r7, #36]	; 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 8005bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bb0:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 8005bb2:	69fb      	ldr	r3, [r7, #28]
 8005bb4:	3301      	adds	r3, #1
 8005bb6:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	781b      	ldrb	r3, [r3, #0]
 8005bc0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    sFormat++;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	3301      	adds	r3, #1
 8005bc8:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 8005bca:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	f000 8183 	beq.w	8005eda <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 8005bd4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005bd8:	2b25      	cmp	r3, #37	; 0x25
 8005bda:	f040 8170 	bne.w	8005ebe <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8005bde:	2300      	movs	r3, #0
 8005be0:	64bb      	str	r3, [r7, #72]	; 0x48
      v = 1;
 8005be2:	2301      	movs	r3, #1
 8005be4:	653b      	str	r3, [r7, #80]	; 0x50
      do {
        c = *sFormat;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	781b      	ldrb	r3, [r3, #0]
 8005bea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        switch (c) {
 8005bee:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005bf2:	3b23      	subs	r3, #35	; 0x23
 8005bf4:	2b0d      	cmp	r3, #13
 8005bf6:	d83f      	bhi.n	8005c78 <_VPrintTarget+0xf4>
 8005bf8:	a201      	add	r2, pc, #4	; (adr r2, 8005c00 <_VPrintTarget+0x7c>)
 8005bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bfe:	bf00      	nop
 8005c00:	08005c69 	.word	0x08005c69
 8005c04:	08005c79 	.word	0x08005c79
 8005c08:	08005c79 	.word	0x08005c79
 8005c0c:	08005c79 	.word	0x08005c79
 8005c10:	08005c79 	.word	0x08005c79
 8005c14:	08005c79 	.word	0x08005c79
 8005c18:	08005c79 	.word	0x08005c79
 8005c1c:	08005c79 	.word	0x08005c79
 8005c20:	08005c59 	.word	0x08005c59
 8005c24:	08005c79 	.word	0x08005c79
 8005c28:	08005c39 	.word	0x08005c39
 8005c2c:	08005c79 	.word	0x08005c79
 8005c30:	08005c79 	.word	0x08005c79
 8005c34:	08005c49 	.word	0x08005c49
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8005c38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c3a:	f043 0301 	orr.w	r3, r3, #1
 8005c3e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	3301      	adds	r3, #1
 8005c44:	60fb      	str	r3, [r7, #12]
 8005c46:	e01a      	b.n	8005c7e <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8005c48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c4a:	f043 0302 	orr.w	r3, r3, #2
 8005c4e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	3301      	adds	r3, #1
 8005c54:	60fb      	str	r3, [r7, #12]
 8005c56:	e012      	b.n	8005c7e <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8005c58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c5a:	f043 0304 	orr.w	r3, r3, #4
 8005c5e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	3301      	adds	r3, #1
 8005c64:	60fb      	str	r3, [r7, #12]
 8005c66:	e00a      	b.n	8005c7e <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8005c68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c6a:	f043 0308 	orr.w	r3, r3, #8
 8005c6e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	3301      	adds	r3, #1
 8005c74:	60fb      	str	r3, [r7, #12]
 8005c76:	e002      	b.n	8005c7e <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8005c78:	2300      	movs	r3, #0
 8005c7a:	653b      	str	r3, [r7, #80]	; 0x50
 8005c7c:	bf00      	nop
        }
      } while (v);
 8005c7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d1b0      	bne.n	8005be6 <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8005c84:	2300      	movs	r3, #0
 8005c86:	647b      	str	r3, [r7, #68]	; 0x44
      do {
        c = *sFormat;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	781b      	ldrb	r3, [r3, #0]
 8005c8c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if ((c < '0') || (c > '9')) {
 8005c90:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005c94:	2b2f      	cmp	r3, #47	; 0x2f
 8005c96:	d912      	bls.n	8005cbe <_VPrintTarget+0x13a>
 8005c98:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005c9c:	2b39      	cmp	r3, #57	; 0x39
 8005c9e:	d80e      	bhi.n	8005cbe <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	3301      	adds	r3, #1
 8005ca4:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 8005ca6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005ca8:	4613      	mov	r3, r2
 8005caa:	009b      	lsls	r3, r3, #2
 8005cac:	4413      	add	r3, r2
 8005cae:	005b      	lsls	r3, r3, #1
 8005cb0:	461a      	mov	r2, r3
 8005cb2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005cb6:	4413      	add	r3, r2
 8005cb8:	3b30      	subs	r3, #48	; 0x30
 8005cba:	647b      	str	r3, [r7, #68]	; 0x44
        c = *sFormat;
 8005cbc:	e7e4      	b.n	8005c88 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	64fb      	str	r3, [r7, #76]	; 0x4c
      c = *sFormat;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	781b      	ldrb	r3, [r3, #0]
 8005cc6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      if (c == '.') {
 8005cca:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005cce:	2b2e      	cmp	r3, #46	; 0x2e
 8005cd0:	d11d      	bne.n	8005d0e <_VPrintTarget+0x18a>
        sFormat++;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	3301      	adds	r3, #1
 8005cd6:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	781b      	ldrb	r3, [r3, #0]
 8005cdc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          if ((c < '0') || (c > '9')) {
 8005ce0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005ce4:	2b2f      	cmp	r3, #47	; 0x2f
 8005ce6:	d912      	bls.n	8005d0e <_VPrintTarget+0x18a>
 8005ce8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005cec:	2b39      	cmp	r3, #57	; 0x39
 8005cee:	d80e      	bhi.n	8005d0e <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	3301      	adds	r3, #1
 8005cf4:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 8005cf6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005cf8:	4613      	mov	r3, r2
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	4413      	add	r3, r2
 8005cfe:	005b      	lsls	r3, r3, #1
 8005d00:	461a      	mov	r2, r3
 8005d02:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005d06:	4413      	add	r3, r2
 8005d08:	3b30      	subs	r3, #48	; 0x30
 8005d0a:	64fb      	str	r3, [r7, #76]	; 0x4c
          c = *sFormat;
 8005d0c:	e7e4      	b.n	8005cd8 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	781b      	ldrb	r3, [r3, #0]
 8005d12:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 8005d16:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005d1a:	2b6c      	cmp	r3, #108	; 0x6c
 8005d1c:	d003      	beq.n	8005d26 <_VPrintTarget+0x1a2>
 8005d1e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005d22:	2b68      	cmp	r3, #104	; 0x68
 8005d24:	d107      	bne.n	8005d36 <_VPrintTarget+0x1b2>
          c = *sFormat;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	781b      	ldrb	r3, [r3, #0]
 8005d2a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          sFormat++;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	3301      	adds	r3, #1
 8005d32:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8005d34:	e7ef      	b.n	8005d16 <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8005d36:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005d3a:	2b25      	cmp	r3, #37	; 0x25
 8005d3c:	f000 80b3 	beq.w	8005ea6 <_VPrintTarget+0x322>
 8005d40:	2b25      	cmp	r3, #37	; 0x25
 8005d42:	f2c0 80b7 	blt.w	8005eb4 <_VPrintTarget+0x330>
 8005d46:	2b78      	cmp	r3, #120	; 0x78
 8005d48:	f300 80b4 	bgt.w	8005eb4 <_VPrintTarget+0x330>
 8005d4c:	2b58      	cmp	r3, #88	; 0x58
 8005d4e:	f2c0 80b1 	blt.w	8005eb4 <_VPrintTarget+0x330>
 8005d52:	3b58      	subs	r3, #88	; 0x58
 8005d54:	2b20      	cmp	r3, #32
 8005d56:	f200 80ad 	bhi.w	8005eb4 <_VPrintTarget+0x330>
 8005d5a:	a201      	add	r2, pc, #4	; (adr r2, 8005d60 <_VPrintTarget+0x1dc>)
 8005d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d60:	08005e57 	.word	0x08005e57
 8005d64:	08005eb5 	.word	0x08005eb5
 8005d68:	08005eb5 	.word	0x08005eb5
 8005d6c:	08005eb5 	.word	0x08005eb5
 8005d70:	08005eb5 	.word	0x08005eb5
 8005d74:	08005eb5 	.word	0x08005eb5
 8005d78:	08005eb5 	.word	0x08005eb5
 8005d7c:	08005eb5 	.word	0x08005eb5
 8005d80:	08005eb5 	.word	0x08005eb5
 8005d84:	08005eb5 	.word	0x08005eb5
 8005d88:	08005eb5 	.word	0x08005eb5
 8005d8c:	08005de5 	.word	0x08005de5
 8005d90:	08005e0b 	.word	0x08005e0b
 8005d94:	08005eb5 	.word	0x08005eb5
 8005d98:	08005eb5 	.word	0x08005eb5
 8005d9c:	08005eb5 	.word	0x08005eb5
 8005da0:	08005eb5 	.word	0x08005eb5
 8005da4:	08005eb5 	.word	0x08005eb5
 8005da8:	08005eb5 	.word	0x08005eb5
 8005dac:	08005eb5 	.word	0x08005eb5
 8005db0:	08005eb5 	.word	0x08005eb5
 8005db4:	08005eb5 	.word	0x08005eb5
 8005db8:	08005eb5 	.word	0x08005eb5
 8005dbc:	08005eb5 	.word	0x08005eb5
 8005dc0:	08005e81 	.word	0x08005e81
 8005dc4:	08005eb5 	.word	0x08005eb5
 8005dc8:	08005eb5 	.word	0x08005eb5
 8005dcc:	08005eb5 	.word	0x08005eb5
 8005dd0:	08005eb5 	.word	0x08005eb5
 8005dd4:	08005e31 	.word	0x08005e31
 8005dd8:	08005eb5 	.word	0x08005eb5
 8005ddc:	08005eb5 	.word	0x08005eb5
 8005de0:	08005e57 	.word	0x08005e57
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	1d19      	adds	r1, r3, #4
 8005dea:	687a      	ldr	r2, [r7, #4]
 8005dec:	6011      	str	r1, [r2, #0]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	653b      	str	r3, [r7, #80]	; 0x50
        c0 = (char)v;
 8005df2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005df4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        _StoreChar(&BufferDesc, c0);
 8005df8:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8005dfc:	f107 0314 	add.w	r3, r7, #20
 8005e00:	4611      	mov	r1, r2
 8005e02:	4618      	mov	r0, r3
 8005e04:	f7ff fd1c 	bl	8005840 <_StoreChar>
        break;
 8005e08:	e055      	b.n	8005eb6 <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	1d19      	adds	r1, r3, #4
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	6011      	str	r1, [r2, #0]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8005e18:	f107 0014 	add.w	r0, r7, #20
 8005e1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e1e:	9301      	str	r3, [sp, #4]
 8005e20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e22:	9300      	str	r3, [sp, #0]
 8005e24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e26:	220a      	movs	r2, #10
 8005e28:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005e2a:	f7ff fe1b 	bl	8005a64 <_PrintInt>
        break;
 8005e2e:	e042      	b.n	8005eb6 <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	1d19      	adds	r1, r3, #4
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	6011      	str	r1, [r2, #0]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8005e3e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005e40:	f107 0014 	add.w	r0, r7, #20
 8005e44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e46:	9301      	str	r3, [sp, #4]
 8005e48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e4a:	9300      	str	r3, [sp, #0]
 8005e4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e4e:	220a      	movs	r2, #10
 8005e50:	f7ff fd72 	bl	8005938 <_PrintUnsigned>
        break;
 8005e54:	e02f      	b.n	8005eb6 <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	1d19      	adds	r1, r3, #4
 8005e5c:	687a      	ldr	r2, [r7, #4]
 8005e5e:	6011      	str	r1, [r2, #0]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8005e64:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005e66:	f107 0014 	add.w	r0, r7, #20
 8005e6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e6c:	9301      	str	r3, [sp, #4]
 8005e6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e70:	9300      	str	r3, [sp, #0]
 8005e72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e74:	2210      	movs	r2, #16
 8005e76:	f7ff fd5f 	bl	8005938 <_PrintUnsigned>
        break;
 8005e7a:	e01c      	b.n	8005eb6 <_VPrintTarget+0x332>
 8005e7c:	20014414 	.word	0x20014414
      case 'p':
        v = va_arg(*pParamList, int);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	1d19      	adds	r1, r3, #4
 8005e86:	687a      	ldr	r2, [r7, #4]
 8005e88:	6011      	str	r1, [r2, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8005e8e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005e90:	f107 0014 	add.w	r0, r7, #20
 8005e94:	2300      	movs	r3, #0
 8005e96:	9301      	str	r3, [sp, #4]
 8005e98:	2308      	movs	r3, #8
 8005e9a:	9300      	str	r3, [sp, #0]
 8005e9c:	2308      	movs	r3, #8
 8005e9e:	2210      	movs	r2, #16
 8005ea0:	f7ff fd4a 	bl	8005938 <_PrintUnsigned>
        break;
 8005ea4:	e007      	b.n	8005eb6 <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8005ea6:	f107 0314 	add.w	r3, r7, #20
 8005eaa:	2125      	movs	r1, #37	; 0x25
 8005eac:	4618      	mov	r0, r3
 8005eae:	f7ff fcc7 	bl	8005840 <_StoreChar>
        break;
 8005eb2:	e000      	b.n	8005eb6 <_VPrintTarget+0x332>
      default:
        break;
 8005eb4:	bf00      	nop
      }
      sFormat++;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	3301      	adds	r3, #1
 8005eba:	60fb      	str	r3, [r7, #12]
 8005ebc:	e007      	b.n	8005ece <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 8005ebe:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8005ec2:	f107 0314 	add.w	r3, r7, #20
 8005ec6:	4611      	mov	r1, r2
 8005ec8:	4618      	mov	r0, r3
 8005eca:	f7ff fcb9 	bl	8005840 <_StoreChar>
    }
  } while (*sFormat);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	781b      	ldrb	r3, [r3, #0]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	f47f ae72 	bne.w	8005bbc <_VPrintTarget+0x38>
 8005ed8:	e000      	b.n	8005edc <_VPrintTarget+0x358>
      break;
 8005eda:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8005edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d041      	beq.n	8005f66 <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = BufferDesc.Cnt;
 8005ee2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ee4:	69fb      	ldr	r3, [r7, #28]
 8005ee6:	b2d2      	uxtb	r2, r2
 8005ee8:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 8005eea:	69bb      	ldr	r3, [r7, #24]
 8005eec:	643b      	str	r3, [r7, #64]	; 0x40
 8005eee:	6a3b      	ldr	r3, [r7, #32]
 8005ef0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ef2:	e00b      	b.n	8005f0c <_VPrintTarget+0x388>
 8005ef4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ef6:	b2da      	uxtb	r2, r3
 8005ef8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005efa:	1c59      	adds	r1, r3, #1
 8005efc:	6439      	str	r1, [r7, #64]	; 0x40
 8005efe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f02:	b2d2      	uxtb	r2, r2
 8005f04:	701a      	strb	r2, [r3, #0]
 8005f06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f08:	09db      	lsrs	r3, r3, #7
 8005f0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f0e:	2b7f      	cmp	r3, #127	; 0x7f
 8005f10:	d8f0      	bhi.n	8005ef4 <_VPrintTarget+0x370>
 8005f12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f14:	1c5a      	adds	r2, r3, #1
 8005f16:	643a      	str	r2, [r7, #64]	; 0x40
 8005f18:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005f1a:	b2d2      	uxtb	r2, r2
 8005f1c:	701a      	strb	r2, [r3, #0]
 8005f1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f20:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	63bb      	str	r3, [r7, #56]	; 0x38
 8005f26:	2300      	movs	r3, #0
 8005f28:	637b      	str	r3, [r7, #52]	; 0x34
 8005f2a:	e00b      	b.n	8005f44 <_VPrintTarget+0x3c0>
 8005f2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f2e:	b2da      	uxtb	r2, r3
 8005f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f32:	1c59      	adds	r1, r3, #1
 8005f34:	63b9      	str	r1, [r7, #56]	; 0x38
 8005f36:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f3a:	b2d2      	uxtb	r2, r2
 8005f3c:	701a      	strb	r2, [r3, #0]
 8005f3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f40:	09db      	lsrs	r3, r3, #7
 8005f42:	637b      	str	r3, [r7, #52]	; 0x34
 8005f44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f46:	2b7f      	cmp	r3, #127	; 0x7f
 8005f48:	d8f0      	bhi.n	8005f2c <_VPrintTarget+0x3a8>
 8005f4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f4c:	1c5a      	adds	r2, r3, #1
 8005f4e:	63ba      	str	r2, [r7, #56]	; 0x38
 8005f50:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005f52:	b2d2      	uxtb	r2, r2
 8005f54:	701a      	strb	r2, [r3, #0]
 8005f56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f58:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005f5a:	69fb      	ldr	r3, [r7, #28]
 8005f5c:	69b9      	ldr	r1, [r7, #24]
 8005f5e:	221a      	movs	r2, #26
 8005f60:	4618      	mov	r0, r3
 8005f62:	f7ff fb85 	bl	8005670 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 8005f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f68:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8005f6c:	bf00      	nop
 8005f6e:	3758      	adds	r7, #88	; 0x58
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}

08005f74 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b086      	sub	sp, #24
 8005f78:	af02      	add	r7, sp, #8
 8005f7a:	60f8      	str	r0, [r7, #12]
 8005f7c:	60b9      	str	r1, [r7, #8]
 8005f7e:	607a      	str	r2, [r7, #4]
 8005f80:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005f82:	2300      	movs	r3, #0
 8005f84:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005f88:	4917      	ldr	r1, [pc, #92]	; (8005fe8 <SEGGER_SYSVIEW_Init+0x74>)
 8005f8a:	4818      	ldr	r0, [pc, #96]	; (8005fec <SEGGER_SYSVIEW_Init+0x78>)
 8005f8c:	f7ff f93e 	bl	800520c <SEGGER_RTT_AllocUpBuffer>
 8005f90:	4603      	mov	r3, r0
 8005f92:	b2da      	uxtb	r2, r3
 8005f94:	4b16      	ldr	r3, [pc, #88]	; (8005ff0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f96:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8005f98:	4b15      	ldr	r3, [pc, #84]	; (8005ff0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f9a:	785a      	ldrb	r2, [r3, #1]
 8005f9c:	4b14      	ldr	r3, [pc, #80]	; (8005ff0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f9e:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005fa0:	4b13      	ldr	r3, [pc, #76]	; (8005ff0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005fa2:	7e1b      	ldrb	r3, [r3, #24]
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	9300      	str	r3, [sp, #0]
 8005faa:	2308      	movs	r3, #8
 8005fac:	4a11      	ldr	r2, [pc, #68]	; (8005ff4 <SEGGER_SYSVIEW_Init+0x80>)
 8005fae:	490f      	ldr	r1, [pc, #60]	; (8005fec <SEGGER_SYSVIEW_Init+0x78>)
 8005fb0:	f7ff f9b0 	bl	8005314 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8005fb4:	4b0e      	ldr	r3, [pc, #56]	; (8005ff0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005fba:	4b0f      	ldr	r3, [pc, #60]	; (8005ff8 <SEGGER_SYSVIEW_Init+0x84>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a0c      	ldr	r2, [pc, #48]	; (8005ff0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005fc0:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8005fc2:	4a0b      	ldr	r2, [pc, #44]	; (8005ff0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8005fc8:	4a09      	ldr	r2, [pc, #36]	; (8005ff0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8005fce:	4a08      	ldr	r2, [pc, #32]	; (8005ff0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8005fd4:	4a06      	ldr	r2, [pc, #24]	; (8005ff0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8005fda:	4b05      	ldr	r3, [pc, #20]	; (8005ff0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005fdc:	2200      	movs	r2, #0
 8005fde:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8005fe0:	bf00      	nop
 8005fe2:	3710      	adds	r7, #16
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	200133dc 	.word	0x200133dc
 8005fec:	080079bc 	.word	0x080079bc
 8005ff0:	200143e4 	.word	0x200143e4
 8005ff4:	200143dc 	.word	0x200143dc
 8005ff8:	e0001004 	.word	0xe0001004

08005ffc <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8005ffc:	b480      	push	{r7}
 8005ffe:	b083      	sub	sp, #12
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8006004:	4a04      	ldr	r2, [pc, #16]	; (8006018 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6113      	str	r3, [r2, #16]
}
 800600a:	bf00      	nop
 800600c:	370c      	adds	r7, #12
 800600e:	46bd      	mov	sp, r7
 8006010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006014:	4770      	bx	lr
 8006016:	bf00      	nop
 8006018:	200143e4 	.word	0x200143e4

0800601c <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800601c:	b580      	push	{r7, lr}
 800601e:	b084      	sub	sp, #16
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006024:	f3ef 8311 	mrs	r3, BASEPRI
 8006028:	f04f 0120 	mov.w	r1, #32
 800602c:	f381 8811 	msr	BASEPRI, r1
 8006030:	60fb      	str	r3, [r7, #12]
 8006032:	4808      	ldr	r0, [pc, #32]	; (8006054 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8006034:	f7ff fa2b 	bl	800548e <_PreparePacket>
 8006038:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800603a:	687a      	ldr	r2, [r7, #4]
 800603c:	68b9      	ldr	r1, [r7, #8]
 800603e:	68b8      	ldr	r0, [r7, #8]
 8006040:	f7ff fb16 	bl	8005670 <_SendPacket>
  RECORD_END();
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f383 8811 	msr	BASEPRI, r3
}
 800604a:	bf00      	nop
 800604c:	3710      	adds	r7, #16
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}
 8006052:	bf00      	nop
 8006054:	20014414 	.word	0x20014414

08006058 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8006058:	b580      	push	{r7, lr}
 800605a:	b088      	sub	sp, #32
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
 8006060:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006062:	f3ef 8311 	mrs	r3, BASEPRI
 8006066:	f04f 0120 	mov.w	r1, #32
 800606a:	f381 8811 	msr	BASEPRI, r1
 800606e:	617b      	str	r3, [r7, #20]
 8006070:	4816      	ldr	r0, [pc, #88]	; (80060cc <SEGGER_SYSVIEW_RecordU32+0x74>)
 8006072:	f7ff fa0c 	bl	800548e <_PreparePacket>
 8006076:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	61fb      	str	r3, [r7, #28]
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	61bb      	str	r3, [r7, #24]
 8006084:	e00b      	b.n	800609e <SEGGER_SYSVIEW_RecordU32+0x46>
 8006086:	69bb      	ldr	r3, [r7, #24]
 8006088:	b2da      	uxtb	r2, r3
 800608a:	69fb      	ldr	r3, [r7, #28]
 800608c:	1c59      	adds	r1, r3, #1
 800608e:	61f9      	str	r1, [r7, #28]
 8006090:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006094:	b2d2      	uxtb	r2, r2
 8006096:	701a      	strb	r2, [r3, #0]
 8006098:	69bb      	ldr	r3, [r7, #24]
 800609a:	09db      	lsrs	r3, r3, #7
 800609c:	61bb      	str	r3, [r7, #24]
 800609e:	69bb      	ldr	r3, [r7, #24]
 80060a0:	2b7f      	cmp	r3, #127	; 0x7f
 80060a2:	d8f0      	bhi.n	8006086 <SEGGER_SYSVIEW_RecordU32+0x2e>
 80060a4:	69fb      	ldr	r3, [r7, #28]
 80060a6:	1c5a      	adds	r2, r3, #1
 80060a8:	61fa      	str	r2, [r7, #28]
 80060aa:	69ba      	ldr	r2, [r7, #24]
 80060ac:	b2d2      	uxtb	r2, r2
 80060ae:	701a      	strb	r2, [r3, #0]
 80060b0:	69fb      	ldr	r3, [r7, #28]
 80060b2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80060b4:	687a      	ldr	r2, [r7, #4]
 80060b6:	68f9      	ldr	r1, [r7, #12]
 80060b8:	6938      	ldr	r0, [r7, #16]
 80060ba:	f7ff fad9 	bl	8005670 <_SendPacket>
  RECORD_END();
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	f383 8811 	msr	BASEPRI, r3
}
 80060c4:	bf00      	nop
 80060c6:	3720      	adds	r7, #32
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}
 80060cc:	20014414 	.word	0x20014414

080060d0 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b08c      	sub	sp, #48	; 0x30
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	60f8      	str	r0, [r7, #12]
 80060d8:	60b9      	str	r1, [r7, #8]
 80060da:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80060dc:	f3ef 8311 	mrs	r3, BASEPRI
 80060e0:	f04f 0120 	mov.w	r1, #32
 80060e4:	f381 8811 	msr	BASEPRI, r1
 80060e8:	61fb      	str	r3, [r7, #28]
 80060ea:	4825      	ldr	r0, [pc, #148]	; (8006180 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80060ec:	f7ff f9cf 	bl	800548e <_PreparePacket>
 80060f0:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80060f2:	69bb      	ldr	r3, [r7, #24]
 80060f4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80060fe:	e00b      	b.n	8006118 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8006100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006102:	b2da      	uxtb	r2, r3
 8006104:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006106:	1c59      	adds	r1, r3, #1
 8006108:	62f9      	str	r1, [r7, #44]	; 0x2c
 800610a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800610e:	b2d2      	uxtb	r2, r2
 8006110:	701a      	strb	r2, [r3, #0]
 8006112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006114:	09db      	lsrs	r3, r3, #7
 8006116:	62bb      	str	r3, [r7, #40]	; 0x28
 8006118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800611a:	2b7f      	cmp	r3, #127	; 0x7f
 800611c:	d8f0      	bhi.n	8006100 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800611e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006120:	1c5a      	adds	r2, r3, #1
 8006122:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006124:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006126:	b2d2      	uxtb	r2, r2
 8006128:	701a      	strb	r2, [r3, #0]
 800612a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800612c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	627b      	str	r3, [r7, #36]	; 0x24
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	623b      	str	r3, [r7, #32]
 8006136:	e00b      	b.n	8006150 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8006138:	6a3b      	ldr	r3, [r7, #32]
 800613a:	b2da      	uxtb	r2, r3
 800613c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800613e:	1c59      	adds	r1, r3, #1
 8006140:	6279      	str	r1, [r7, #36]	; 0x24
 8006142:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006146:	b2d2      	uxtb	r2, r2
 8006148:	701a      	strb	r2, [r3, #0]
 800614a:	6a3b      	ldr	r3, [r7, #32]
 800614c:	09db      	lsrs	r3, r3, #7
 800614e:	623b      	str	r3, [r7, #32]
 8006150:	6a3b      	ldr	r3, [r7, #32]
 8006152:	2b7f      	cmp	r3, #127	; 0x7f
 8006154:	d8f0      	bhi.n	8006138 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8006156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006158:	1c5a      	adds	r2, r3, #1
 800615a:	627a      	str	r2, [r7, #36]	; 0x24
 800615c:	6a3a      	ldr	r2, [r7, #32]
 800615e:	b2d2      	uxtb	r2, r2
 8006160:	701a      	strb	r2, [r3, #0]
 8006162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006164:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006166:	68fa      	ldr	r2, [r7, #12]
 8006168:	6979      	ldr	r1, [r7, #20]
 800616a:	69b8      	ldr	r0, [r7, #24]
 800616c:	f7ff fa80 	bl	8005670 <_SendPacket>
  RECORD_END();
 8006170:	69fb      	ldr	r3, [r7, #28]
 8006172:	f383 8811 	msr	BASEPRI, r3
}
 8006176:	bf00      	nop
 8006178:	3730      	adds	r7, #48	; 0x30
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}
 800617e:	bf00      	nop
 8006180:	20014414 	.word	0x20014414

08006184 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8006184:	b580      	push	{r7, lr}
 8006186:	b08e      	sub	sp, #56	; 0x38
 8006188:	af00      	add	r7, sp, #0
 800618a:	60f8      	str	r0, [r7, #12]
 800618c:	60b9      	str	r1, [r7, #8]
 800618e:	607a      	str	r2, [r7, #4]
 8006190:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8006192:	f3ef 8311 	mrs	r3, BASEPRI
 8006196:	f04f 0120 	mov.w	r1, #32
 800619a:	f381 8811 	msr	BASEPRI, r1
 800619e:	61fb      	str	r3, [r7, #28]
 80061a0:	4832      	ldr	r0, [pc, #200]	; (800626c <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 80061a2:	f7ff f974 	bl	800548e <_PreparePacket>
 80061a6:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80061a8:	69bb      	ldr	r3, [r7, #24]
 80061aa:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	637b      	str	r3, [r7, #52]	; 0x34
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	633b      	str	r3, [r7, #48]	; 0x30
 80061b4:	e00b      	b.n	80061ce <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 80061b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061b8:	b2da      	uxtb	r2, r3
 80061ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061bc:	1c59      	adds	r1, r3, #1
 80061be:	6379      	str	r1, [r7, #52]	; 0x34
 80061c0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80061c4:	b2d2      	uxtb	r2, r2
 80061c6:	701a      	strb	r2, [r3, #0]
 80061c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ca:	09db      	lsrs	r3, r3, #7
 80061cc:	633b      	str	r3, [r7, #48]	; 0x30
 80061ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061d0:	2b7f      	cmp	r3, #127	; 0x7f
 80061d2:	d8f0      	bhi.n	80061b6 <SEGGER_SYSVIEW_RecordU32x3+0x32>
 80061d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061d6:	1c5a      	adds	r2, r3, #1
 80061d8:	637a      	str	r2, [r7, #52]	; 0x34
 80061da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80061dc:	b2d2      	uxtb	r2, r2
 80061de:	701a      	strb	r2, [r3, #0]
 80061e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061e2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	62bb      	str	r3, [r7, #40]	; 0x28
 80061ec:	e00b      	b.n	8006206 <SEGGER_SYSVIEW_RecordU32x3+0x82>
 80061ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061f0:	b2da      	uxtb	r2, r3
 80061f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061f4:	1c59      	adds	r1, r3, #1
 80061f6:	62f9      	str	r1, [r7, #44]	; 0x2c
 80061f8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80061fc:	b2d2      	uxtb	r2, r2
 80061fe:	701a      	strb	r2, [r3, #0]
 8006200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006202:	09db      	lsrs	r3, r3, #7
 8006204:	62bb      	str	r3, [r7, #40]	; 0x28
 8006206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006208:	2b7f      	cmp	r3, #127	; 0x7f
 800620a:	d8f0      	bhi.n	80061ee <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 800620c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800620e:	1c5a      	adds	r2, r3, #1
 8006210:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006212:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006214:	b2d2      	uxtb	r2, r2
 8006216:	701a      	strb	r2, [r3, #0]
 8006218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800621a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	627b      	str	r3, [r7, #36]	; 0x24
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	623b      	str	r3, [r7, #32]
 8006224:	e00b      	b.n	800623e <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8006226:	6a3b      	ldr	r3, [r7, #32]
 8006228:	b2da      	uxtb	r2, r3
 800622a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800622c:	1c59      	adds	r1, r3, #1
 800622e:	6279      	str	r1, [r7, #36]	; 0x24
 8006230:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006234:	b2d2      	uxtb	r2, r2
 8006236:	701a      	strb	r2, [r3, #0]
 8006238:	6a3b      	ldr	r3, [r7, #32]
 800623a:	09db      	lsrs	r3, r3, #7
 800623c:	623b      	str	r3, [r7, #32]
 800623e:	6a3b      	ldr	r3, [r7, #32]
 8006240:	2b7f      	cmp	r3, #127	; 0x7f
 8006242:	d8f0      	bhi.n	8006226 <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8006244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006246:	1c5a      	adds	r2, r3, #1
 8006248:	627a      	str	r2, [r7, #36]	; 0x24
 800624a:	6a3a      	ldr	r2, [r7, #32]
 800624c:	b2d2      	uxtb	r2, r2
 800624e:	701a      	strb	r2, [r3, #0]
 8006250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006252:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006254:	68fa      	ldr	r2, [r7, #12]
 8006256:	6979      	ldr	r1, [r7, #20]
 8006258:	69b8      	ldr	r0, [r7, #24]
 800625a:	f7ff fa09 	bl	8005670 <_SendPacket>
  RECORD_END();
 800625e:	69fb      	ldr	r3, [r7, #28]
 8006260:	f383 8811 	msr	BASEPRI, r3
}
 8006264:	bf00      	nop
 8006266:	3738      	adds	r7, #56	; 0x38
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}
 800626c:	20014414 	.word	0x20014414

08006270 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8006270:	b580      	push	{r7, lr}
 8006272:	b090      	sub	sp, #64	; 0x40
 8006274:	af00      	add	r7, sp, #0
 8006276:	60f8      	str	r0, [r7, #12]
 8006278:	60b9      	str	r1, [r7, #8]
 800627a:	607a      	str	r2, [r7, #4]
 800627c:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800627e:	f3ef 8311 	mrs	r3, BASEPRI
 8006282:	f04f 0120 	mov.w	r1, #32
 8006286:	f381 8811 	msr	BASEPRI, r1
 800628a:	61fb      	str	r3, [r7, #28]
 800628c:	4840      	ldr	r0, [pc, #256]	; (8006390 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 800628e:	f7ff f8fe 	bl	800548e <_PreparePacket>
 8006292:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006294:	69bb      	ldr	r3, [r7, #24]
 8006296:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	63bb      	str	r3, [r7, #56]	; 0x38
 80062a0:	e00b      	b.n	80062ba <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 80062a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062a4:	b2da      	uxtb	r2, r3
 80062a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062a8:	1c59      	adds	r1, r3, #1
 80062aa:	63f9      	str	r1, [r7, #60]	; 0x3c
 80062ac:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80062b0:	b2d2      	uxtb	r2, r2
 80062b2:	701a      	strb	r2, [r3, #0]
 80062b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062b6:	09db      	lsrs	r3, r3, #7
 80062b8:	63bb      	str	r3, [r7, #56]	; 0x38
 80062ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062bc:	2b7f      	cmp	r3, #127	; 0x7f
 80062be:	d8f0      	bhi.n	80062a2 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 80062c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062c2:	1c5a      	adds	r2, r3, #1
 80062c4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80062c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80062c8:	b2d2      	uxtb	r2, r2
 80062ca:	701a      	strb	r2, [r3, #0]
 80062cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062ce:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	637b      	str	r3, [r7, #52]	; 0x34
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	633b      	str	r3, [r7, #48]	; 0x30
 80062d8:	e00b      	b.n	80062f2 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 80062da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062dc:	b2da      	uxtb	r2, r3
 80062de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062e0:	1c59      	adds	r1, r3, #1
 80062e2:	6379      	str	r1, [r7, #52]	; 0x34
 80062e4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80062e8:	b2d2      	uxtb	r2, r2
 80062ea:	701a      	strb	r2, [r3, #0]
 80062ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ee:	09db      	lsrs	r3, r3, #7
 80062f0:	633b      	str	r3, [r7, #48]	; 0x30
 80062f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062f4:	2b7f      	cmp	r3, #127	; 0x7f
 80062f6:	d8f0      	bhi.n	80062da <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 80062f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062fa:	1c5a      	adds	r2, r3, #1
 80062fc:	637a      	str	r2, [r7, #52]	; 0x34
 80062fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006300:	b2d2      	uxtb	r2, r2
 8006302:	701a      	strb	r2, [r3, #0]
 8006304:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006306:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006310:	e00b      	b.n	800632a <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8006312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006314:	b2da      	uxtb	r2, r3
 8006316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006318:	1c59      	adds	r1, r3, #1
 800631a:	62f9      	str	r1, [r7, #44]	; 0x2c
 800631c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006320:	b2d2      	uxtb	r2, r2
 8006322:	701a      	strb	r2, [r3, #0]
 8006324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006326:	09db      	lsrs	r3, r3, #7
 8006328:	62bb      	str	r3, [r7, #40]	; 0x28
 800632a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800632c:	2b7f      	cmp	r3, #127	; 0x7f
 800632e:	d8f0      	bhi.n	8006312 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8006330:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006332:	1c5a      	adds	r2, r3, #1
 8006334:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006336:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006338:	b2d2      	uxtb	r2, r2
 800633a:	701a      	strb	r2, [r3, #0]
 800633c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800633e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	627b      	str	r3, [r7, #36]	; 0x24
 8006344:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006346:	623b      	str	r3, [r7, #32]
 8006348:	e00b      	b.n	8006362 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 800634a:	6a3b      	ldr	r3, [r7, #32]
 800634c:	b2da      	uxtb	r2, r3
 800634e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006350:	1c59      	adds	r1, r3, #1
 8006352:	6279      	str	r1, [r7, #36]	; 0x24
 8006354:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006358:	b2d2      	uxtb	r2, r2
 800635a:	701a      	strb	r2, [r3, #0]
 800635c:	6a3b      	ldr	r3, [r7, #32]
 800635e:	09db      	lsrs	r3, r3, #7
 8006360:	623b      	str	r3, [r7, #32]
 8006362:	6a3b      	ldr	r3, [r7, #32]
 8006364:	2b7f      	cmp	r3, #127	; 0x7f
 8006366:	d8f0      	bhi.n	800634a <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8006368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800636a:	1c5a      	adds	r2, r3, #1
 800636c:	627a      	str	r2, [r7, #36]	; 0x24
 800636e:	6a3a      	ldr	r2, [r7, #32]
 8006370:	b2d2      	uxtb	r2, r2
 8006372:	701a      	strb	r2, [r3, #0]
 8006374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006376:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006378:	68fa      	ldr	r2, [r7, #12]
 800637a:	6979      	ldr	r1, [r7, #20]
 800637c:	69b8      	ldr	r0, [r7, #24]
 800637e:	f7ff f977 	bl	8005670 <_SendPacket>
  RECORD_END();
 8006382:	69fb      	ldr	r3, [r7, #28]
 8006384:	f383 8811 	msr	BASEPRI, r3
}
 8006388:	bf00      	nop
 800638a:	3740      	adds	r7, #64	; 0x40
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}
 8006390:	20014414 	.word	0x20014414

08006394 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8006394:	b580      	push	{r7, lr}
 8006396:	b08c      	sub	sp, #48	; 0x30
 8006398:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800639a:	4b59      	ldr	r3, [pc, #356]	; (8006500 <SEGGER_SYSVIEW_Start+0x16c>)
 800639c:	2201      	movs	r2, #1
 800639e:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 80063a0:	f3ef 8311 	mrs	r3, BASEPRI
 80063a4:	f04f 0120 	mov.w	r1, #32
 80063a8:	f381 8811 	msr	BASEPRI, r1
 80063ac:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80063ae:	4b54      	ldr	r3, [pc, #336]	; (8006500 <SEGGER_SYSVIEW_Start+0x16c>)
 80063b0:	785b      	ldrb	r3, [r3, #1]
 80063b2:	220a      	movs	r2, #10
 80063b4:	4953      	ldr	r1, [pc, #332]	; (8006504 <SEGGER_SYSVIEW_Start+0x170>)
 80063b6:	4618      	mov	r0, r3
 80063b8:	f7f9 ff2a 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 80063c2:	f7fe fbf7 	bl	8004bb4 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80063c6:	200a      	movs	r0, #10
 80063c8:	f7ff fe28 	bl	800601c <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80063cc:	f3ef 8311 	mrs	r3, BASEPRI
 80063d0:	f04f 0120 	mov.w	r1, #32
 80063d4:	f381 8811 	msr	BASEPRI, r1
 80063d8:	60bb      	str	r3, [r7, #8]
 80063da:	484b      	ldr	r0, [pc, #300]	; (8006508 <SEGGER_SYSVIEW_Start+0x174>)
 80063dc:	f7ff f857 	bl	800548e <_PreparePacket>
 80063e0:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063ea:	4b45      	ldr	r3, [pc, #276]	; (8006500 <SEGGER_SYSVIEW_Start+0x16c>)
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80063f0:	e00b      	b.n	800640a <SEGGER_SYSVIEW_Start+0x76>
 80063f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063f4:	b2da      	uxtb	r2, r3
 80063f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063f8:	1c59      	adds	r1, r3, #1
 80063fa:	62f9      	str	r1, [r7, #44]	; 0x2c
 80063fc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006400:	b2d2      	uxtb	r2, r2
 8006402:	701a      	strb	r2, [r3, #0]
 8006404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006406:	09db      	lsrs	r3, r3, #7
 8006408:	62bb      	str	r3, [r7, #40]	; 0x28
 800640a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800640c:	2b7f      	cmp	r3, #127	; 0x7f
 800640e:	d8f0      	bhi.n	80063f2 <SEGGER_SYSVIEW_Start+0x5e>
 8006410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006412:	1c5a      	adds	r2, r3, #1
 8006414:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006416:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006418:	b2d2      	uxtb	r2, r2
 800641a:	701a      	strb	r2, [r3, #0]
 800641c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800641e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	627b      	str	r3, [r7, #36]	; 0x24
 8006424:	4b36      	ldr	r3, [pc, #216]	; (8006500 <SEGGER_SYSVIEW_Start+0x16c>)
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	623b      	str	r3, [r7, #32]
 800642a:	e00b      	b.n	8006444 <SEGGER_SYSVIEW_Start+0xb0>
 800642c:	6a3b      	ldr	r3, [r7, #32]
 800642e:	b2da      	uxtb	r2, r3
 8006430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006432:	1c59      	adds	r1, r3, #1
 8006434:	6279      	str	r1, [r7, #36]	; 0x24
 8006436:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800643a:	b2d2      	uxtb	r2, r2
 800643c:	701a      	strb	r2, [r3, #0]
 800643e:	6a3b      	ldr	r3, [r7, #32]
 8006440:	09db      	lsrs	r3, r3, #7
 8006442:	623b      	str	r3, [r7, #32]
 8006444:	6a3b      	ldr	r3, [r7, #32]
 8006446:	2b7f      	cmp	r3, #127	; 0x7f
 8006448:	d8f0      	bhi.n	800642c <SEGGER_SYSVIEW_Start+0x98>
 800644a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800644c:	1c5a      	adds	r2, r3, #1
 800644e:	627a      	str	r2, [r7, #36]	; 0x24
 8006450:	6a3a      	ldr	r2, [r7, #32]
 8006452:	b2d2      	uxtb	r2, r2
 8006454:	701a      	strb	r2, [r3, #0]
 8006456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006458:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	61fb      	str	r3, [r7, #28]
 800645e:	4b28      	ldr	r3, [pc, #160]	; (8006500 <SEGGER_SYSVIEW_Start+0x16c>)
 8006460:	691b      	ldr	r3, [r3, #16]
 8006462:	61bb      	str	r3, [r7, #24]
 8006464:	e00b      	b.n	800647e <SEGGER_SYSVIEW_Start+0xea>
 8006466:	69bb      	ldr	r3, [r7, #24]
 8006468:	b2da      	uxtb	r2, r3
 800646a:	69fb      	ldr	r3, [r7, #28]
 800646c:	1c59      	adds	r1, r3, #1
 800646e:	61f9      	str	r1, [r7, #28]
 8006470:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006474:	b2d2      	uxtb	r2, r2
 8006476:	701a      	strb	r2, [r3, #0]
 8006478:	69bb      	ldr	r3, [r7, #24]
 800647a:	09db      	lsrs	r3, r3, #7
 800647c:	61bb      	str	r3, [r7, #24]
 800647e:	69bb      	ldr	r3, [r7, #24]
 8006480:	2b7f      	cmp	r3, #127	; 0x7f
 8006482:	d8f0      	bhi.n	8006466 <SEGGER_SYSVIEW_Start+0xd2>
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	1c5a      	adds	r2, r3, #1
 8006488:	61fa      	str	r2, [r7, #28]
 800648a:	69ba      	ldr	r2, [r7, #24]
 800648c:	b2d2      	uxtb	r2, r2
 800648e:	701a      	strb	r2, [r3, #0]
 8006490:	69fb      	ldr	r3, [r7, #28]
 8006492:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	617b      	str	r3, [r7, #20]
 8006498:	2300      	movs	r3, #0
 800649a:	613b      	str	r3, [r7, #16]
 800649c:	e00b      	b.n	80064b6 <SEGGER_SYSVIEW_Start+0x122>
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	b2da      	uxtb	r2, r3
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	1c59      	adds	r1, r3, #1
 80064a6:	6179      	str	r1, [r7, #20]
 80064a8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80064ac:	b2d2      	uxtb	r2, r2
 80064ae:	701a      	strb	r2, [r3, #0]
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	09db      	lsrs	r3, r3, #7
 80064b4:	613b      	str	r3, [r7, #16]
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	2b7f      	cmp	r3, #127	; 0x7f
 80064ba:	d8f0      	bhi.n	800649e <SEGGER_SYSVIEW_Start+0x10a>
 80064bc:	697b      	ldr	r3, [r7, #20]
 80064be:	1c5a      	adds	r2, r3, #1
 80064c0:	617a      	str	r2, [r7, #20]
 80064c2:	693a      	ldr	r2, [r7, #16]
 80064c4:	b2d2      	uxtb	r2, r2
 80064c6:	701a      	strb	r2, [r3, #0]
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80064cc:	2218      	movs	r2, #24
 80064ce:	6839      	ldr	r1, [r7, #0]
 80064d0:	6878      	ldr	r0, [r7, #4]
 80064d2:	f7ff f8cd 	bl	8005670 <_SendPacket>
      RECORD_END();
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 80064dc:	4b08      	ldr	r3, [pc, #32]	; (8006500 <SEGGER_SYSVIEW_Start+0x16c>)
 80064de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d002      	beq.n	80064ea <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 80064e4:	4b06      	ldr	r3, [pc, #24]	; (8006500 <SEGGER_SYSVIEW_Start+0x16c>)
 80064e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e8:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 80064ea:	f000 f9eb 	bl	80068c4 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 80064ee:	f000 f9b1 	bl	8006854 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 80064f2:	f000 fc23 	bl	8006d3c <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 80064f6:	bf00      	nop
 80064f8:	3730      	adds	r7, #48	; 0x30
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}
 80064fe:	bf00      	nop
 8006500:	200143e4 	.word	0x200143e4
 8006504:	080079e8 	.word	0x080079e8
 8006508:	20014414 	.word	0x20014414

0800650c <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800650c:	b580      	push	{r7, lr}
 800650e:	b082      	sub	sp, #8
 8006510:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006512:	f3ef 8311 	mrs	r3, BASEPRI
 8006516:	f04f 0120 	mov.w	r1, #32
 800651a:	f381 8811 	msr	BASEPRI, r1
 800651e:	607b      	str	r3, [r7, #4]
 8006520:	480b      	ldr	r0, [pc, #44]	; (8006550 <SEGGER_SYSVIEW_Stop+0x44>)
 8006522:	f7fe ffb4 	bl	800548e <_PreparePacket>
 8006526:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8006528:	4b0a      	ldr	r3, [pc, #40]	; (8006554 <SEGGER_SYSVIEW_Stop+0x48>)
 800652a:	781b      	ldrb	r3, [r3, #0]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d007      	beq.n	8006540 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8006530:	220b      	movs	r2, #11
 8006532:	6839      	ldr	r1, [r7, #0]
 8006534:	6838      	ldr	r0, [r7, #0]
 8006536:	f7ff f89b 	bl	8005670 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800653a:	4b06      	ldr	r3, [pc, #24]	; (8006554 <SEGGER_SYSVIEW_Stop+0x48>)
 800653c:	2200      	movs	r2, #0
 800653e:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	f383 8811 	msr	BASEPRI, r3
}
 8006546:	bf00      	nop
 8006548:	3708      	adds	r7, #8
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
 800654e:	bf00      	nop
 8006550:	20014414 	.word	0x20014414
 8006554:	200143e4 	.word	0x200143e4

08006558 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8006558:	b580      	push	{r7, lr}
 800655a:	b08c      	sub	sp, #48	; 0x30
 800655c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800655e:	f3ef 8311 	mrs	r3, BASEPRI
 8006562:	f04f 0120 	mov.w	r1, #32
 8006566:	f381 8811 	msr	BASEPRI, r1
 800656a:	60fb      	str	r3, [r7, #12]
 800656c:	4845      	ldr	r0, [pc, #276]	; (8006684 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800656e:	f7fe ff8e 	bl	800548e <_PreparePacket>
 8006572:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800657c:	4b42      	ldr	r3, [pc, #264]	; (8006688 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	62bb      	str	r3, [r7, #40]	; 0x28
 8006582:	e00b      	b.n	800659c <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8006584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006586:	b2da      	uxtb	r2, r3
 8006588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800658a:	1c59      	adds	r1, r3, #1
 800658c:	62f9      	str	r1, [r7, #44]	; 0x2c
 800658e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006592:	b2d2      	uxtb	r2, r2
 8006594:	701a      	strb	r2, [r3, #0]
 8006596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006598:	09db      	lsrs	r3, r3, #7
 800659a:	62bb      	str	r3, [r7, #40]	; 0x28
 800659c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800659e:	2b7f      	cmp	r3, #127	; 0x7f
 80065a0:	d8f0      	bhi.n	8006584 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80065a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065a4:	1c5a      	adds	r2, r3, #1
 80065a6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80065a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80065aa:	b2d2      	uxtb	r2, r2
 80065ac:	701a      	strb	r2, [r3, #0]
 80065ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065b0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	627b      	str	r3, [r7, #36]	; 0x24
 80065b6:	4b34      	ldr	r3, [pc, #208]	; (8006688 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	623b      	str	r3, [r7, #32]
 80065bc:	e00b      	b.n	80065d6 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80065be:	6a3b      	ldr	r3, [r7, #32]
 80065c0:	b2da      	uxtb	r2, r3
 80065c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065c4:	1c59      	adds	r1, r3, #1
 80065c6:	6279      	str	r1, [r7, #36]	; 0x24
 80065c8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80065cc:	b2d2      	uxtb	r2, r2
 80065ce:	701a      	strb	r2, [r3, #0]
 80065d0:	6a3b      	ldr	r3, [r7, #32]
 80065d2:	09db      	lsrs	r3, r3, #7
 80065d4:	623b      	str	r3, [r7, #32]
 80065d6:	6a3b      	ldr	r3, [r7, #32]
 80065d8:	2b7f      	cmp	r3, #127	; 0x7f
 80065da:	d8f0      	bhi.n	80065be <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80065dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065de:	1c5a      	adds	r2, r3, #1
 80065e0:	627a      	str	r2, [r7, #36]	; 0x24
 80065e2:	6a3a      	ldr	r2, [r7, #32]
 80065e4:	b2d2      	uxtb	r2, r2
 80065e6:	701a      	strb	r2, [r3, #0]
 80065e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ea:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	61fb      	str	r3, [r7, #28]
 80065f0:	4b25      	ldr	r3, [pc, #148]	; (8006688 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80065f2:	691b      	ldr	r3, [r3, #16]
 80065f4:	61bb      	str	r3, [r7, #24]
 80065f6:	e00b      	b.n	8006610 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80065f8:	69bb      	ldr	r3, [r7, #24]
 80065fa:	b2da      	uxtb	r2, r3
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	1c59      	adds	r1, r3, #1
 8006600:	61f9      	str	r1, [r7, #28]
 8006602:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006606:	b2d2      	uxtb	r2, r2
 8006608:	701a      	strb	r2, [r3, #0]
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	09db      	lsrs	r3, r3, #7
 800660e:	61bb      	str	r3, [r7, #24]
 8006610:	69bb      	ldr	r3, [r7, #24]
 8006612:	2b7f      	cmp	r3, #127	; 0x7f
 8006614:	d8f0      	bhi.n	80065f8 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8006616:	69fb      	ldr	r3, [r7, #28]
 8006618:	1c5a      	adds	r2, r3, #1
 800661a:	61fa      	str	r2, [r7, #28]
 800661c:	69ba      	ldr	r2, [r7, #24]
 800661e:	b2d2      	uxtb	r2, r2
 8006620:	701a      	strb	r2, [r3, #0]
 8006622:	69fb      	ldr	r3, [r7, #28]
 8006624:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	617b      	str	r3, [r7, #20]
 800662a:	2300      	movs	r3, #0
 800662c:	613b      	str	r3, [r7, #16]
 800662e:	e00b      	b.n	8006648 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8006630:	693b      	ldr	r3, [r7, #16]
 8006632:	b2da      	uxtb	r2, r3
 8006634:	697b      	ldr	r3, [r7, #20]
 8006636:	1c59      	adds	r1, r3, #1
 8006638:	6179      	str	r1, [r7, #20]
 800663a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800663e:	b2d2      	uxtb	r2, r2
 8006640:	701a      	strb	r2, [r3, #0]
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	09db      	lsrs	r3, r3, #7
 8006646:	613b      	str	r3, [r7, #16]
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	2b7f      	cmp	r3, #127	; 0x7f
 800664c:	d8f0      	bhi.n	8006630 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	1c5a      	adds	r2, r3, #1
 8006652:	617a      	str	r2, [r7, #20]
 8006654:	693a      	ldr	r2, [r7, #16]
 8006656:	b2d2      	uxtb	r2, r2
 8006658:	701a      	strb	r2, [r3, #0]
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800665e:	2218      	movs	r2, #24
 8006660:	6879      	ldr	r1, [r7, #4]
 8006662:	68b8      	ldr	r0, [r7, #8]
 8006664:	f7ff f804 	bl	8005670 <_SendPacket>
  RECORD_END();
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800666e:	4b06      	ldr	r3, [pc, #24]	; (8006688 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006672:	2b00      	cmp	r3, #0
 8006674:	d002      	beq.n	800667c <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8006676:	4b04      	ldr	r3, [pc, #16]	; (8006688 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800667a:	4798      	blx	r3
  }
}
 800667c:	bf00      	nop
 800667e:	3730      	adds	r7, #48	; 0x30
 8006680:	46bd      	mov	sp, r7
 8006682:	bd80      	pop	{r7, pc}
 8006684:	20014414 	.word	0x20014414
 8006688:	200143e4 	.word	0x200143e4

0800668c <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800668c:	b580      	push	{r7, lr}
 800668e:	b092      	sub	sp, #72	; 0x48
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8006694:	f3ef 8311 	mrs	r3, BASEPRI
 8006698:	f04f 0120 	mov.w	r1, #32
 800669c:	f381 8811 	msr	BASEPRI, r1
 80066a0:	617b      	str	r3, [r7, #20]
 80066a2:	486a      	ldr	r0, [pc, #424]	; (800684c <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80066a4:	f7fe fef3 	bl	800548e <_PreparePacket>
 80066a8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	647b      	str	r3, [r7, #68]	; 0x44
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681a      	ldr	r2, [r3, #0]
 80066b6:	4b66      	ldr	r3, [pc, #408]	; (8006850 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80066b8:	691b      	ldr	r3, [r3, #16]
 80066ba:	1ad3      	subs	r3, r2, r3
 80066bc:	643b      	str	r3, [r7, #64]	; 0x40
 80066be:	e00b      	b.n	80066d8 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80066c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066c2:	b2da      	uxtb	r2, r3
 80066c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80066c6:	1c59      	adds	r1, r3, #1
 80066c8:	6479      	str	r1, [r7, #68]	; 0x44
 80066ca:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80066ce:	b2d2      	uxtb	r2, r2
 80066d0:	701a      	strb	r2, [r3, #0]
 80066d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066d4:	09db      	lsrs	r3, r3, #7
 80066d6:	643b      	str	r3, [r7, #64]	; 0x40
 80066d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066da:	2b7f      	cmp	r3, #127	; 0x7f
 80066dc:	d8f0      	bhi.n	80066c0 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 80066de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80066e0:	1c5a      	adds	r2, r3, #1
 80066e2:	647a      	str	r2, [r7, #68]	; 0x44
 80066e4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80066e6:	b2d2      	uxtb	r2, r2
 80066e8:	701a      	strb	r2, [r3, #0]
 80066ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80066ec:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80066f8:	e00b      	b.n	8006712 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 80066fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066fc:	b2da      	uxtb	r2, r3
 80066fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006700:	1c59      	adds	r1, r3, #1
 8006702:	63f9      	str	r1, [r7, #60]	; 0x3c
 8006704:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006708:	b2d2      	uxtb	r2, r2
 800670a:	701a      	strb	r2, [r3, #0]
 800670c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800670e:	09db      	lsrs	r3, r3, #7
 8006710:	63bb      	str	r3, [r7, #56]	; 0x38
 8006712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006714:	2b7f      	cmp	r3, #127	; 0x7f
 8006716:	d8f0      	bhi.n	80066fa <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8006718:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800671a:	1c5a      	adds	r2, r3, #1
 800671c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800671e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006720:	b2d2      	uxtb	r2, r2
 8006722:	701a      	strb	r2, [r3, #0]
 8006724:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006726:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	2220      	movs	r2, #32
 800672e:	4619      	mov	r1, r3
 8006730:	68f8      	ldr	r0, [r7, #12]
 8006732:	f7fe fe5f 	bl	80053f4 <_EncodeStr>
 8006736:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8006738:	2209      	movs	r2, #9
 800673a:	68f9      	ldr	r1, [r7, #12]
 800673c:	6938      	ldr	r0, [r7, #16]
 800673e:	f7fe ff97 	bl	8005670 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	637b      	str	r3, [r7, #52]	; 0x34
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	4b40      	ldr	r3, [pc, #256]	; (8006850 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8006750:	691b      	ldr	r3, [r3, #16]
 8006752:	1ad3      	subs	r3, r2, r3
 8006754:	633b      	str	r3, [r7, #48]	; 0x30
 8006756:	e00b      	b.n	8006770 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8006758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800675a:	b2da      	uxtb	r2, r3
 800675c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800675e:	1c59      	adds	r1, r3, #1
 8006760:	6379      	str	r1, [r7, #52]	; 0x34
 8006762:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006766:	b2d2      	uxtb	r2, r2
 8006768:	701a      	strb	r2, [r3, #0]
 800676a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800676c:	09db      	lsrs	r3, r3, #7
 800676e:	633b      	str	r3, [r7, #48]	; 0x30
 8006770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006772:	2b7f      	cmp	r3, #127	; 0x7f
 8006774:	d8f0      	bhi.n	8006758 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8006776:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006778:	1c5a      	adds	r2, r3, #1
 800677a:	637a      	str	r2, [r7, #52]	; 0x34
 800677c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800677e:	b2d2      	uxtb	r2, r2
 8006780:	701a      	strb	r2, [r3, #0]
 8006782:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006784:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	62fb      	str	r3, [r7, #44]	; 0x2c
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	68db      	ldr	r3, [r3, #12]
 800678e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006790:	e00b      	b.n	80067aa <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8006792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006794:	b2da      	uxtb	r2, r3
 8006796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006798:	1c59      	adds	r1, r3, #1
 800679a:	62f9      	str	r1, [r7, #44]	; 0x2c
 800679c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80067a0:	b2d2      	uxtb	r2, r2
 80067a2:	701a      	strb	r2, [r3, #0]
 80067a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067a6:	09db      	lsrs	r3, r3, #7
 80067a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80067aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067ac:	2b7f      	cmp	r3, #127	; 0x7f
 80067ae:	d8f0      	bhi.n	8006792 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80067b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067b2:	1c5a      	adds	r2, r3, #1
 80067b4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80067b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80067b8:	b2d2      	uxtb	r2, r2
 80067ba:	701a      	strb	r2, [r3, #0]
 80067bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067be:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	627b      	str	r3, [r7, #36]	; 0x24
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	691b      	ldr	r3, [r3, #16]
 80067c8:	623b      	str	r3, [r7, #32]
 80067ca:	e00b      	b.n	80067e4 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80067cc:	6a3b      	ldr	r3, [r7, #32]
 80067ce:	b2da      	uxtb	r2, r3
 80067d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067d2:	1c59      	adds	r1, r3, #1
 80067d4:	6279      	str	r1, [r7, #36]	; 0x24
 80067d6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80067da:	b2d2      	uxtb	r2, r2
 80067dc:	701a      	strb	r2, [r3, #0]
 80067de:	6a3b      	ldr	r3, [r7, #32]
 80067e0:	09db      	lsrs	r3, r3, #7
 80067e2:	623b      	str	r3, [r7, #32]
 80067e4:	6a3b      	ldr	r3, [r7, #32]
 80067e6:	2b7f      	cmp	r3, #127	; 0x7f
 80067e8:	d8f0      	bhi.n	80067cc <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 80067ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ec:	1c5a      	adds	r2, r3, #1
 80067ee:	627a      	str	r2, [r7, #36]	; 0x24
 80067f0:	6a3a      	ldr	r2, [r7, #32]
 80067f2:	b2d2      	uxtb	r2, r2
 80067f4:	701a      	strb	r2, [r3, #0]
 80067f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067f8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	61fb      	str	r3, [r7, #28]
 80067fe:	2300      	movs	r3, #0
 8006800:	61bb      	str	r3, [r7, #24]
 8006802:	e00b      	b.n	800681c <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8006804:	69bb      	ldr	r3, [r7, #24]
 8006806:	b2da      	uxtb	r2, r3
 8006808:	69fb      	ldr	r3, [r7, #28]
 800680a:	1c59      	adds	r1, r3, #1
 800680c:	61f9      	str	r1, [r7, #28]
 800680e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006812:	b2d2      	uxtb	r2, r2
 8006814:	701a      	strb	r2, [r3, #0]
 8006816:	69bb      	ldr	r3, [r7, #24]
 8006818:	09db      	lsrs	r3, r3, #7
 800681a:	61bb      	str	r3, [r7, #24]
 800681c:	69bb      	ldr	r3, [r7, #24]
 800681e:	2b7f      	cmp	r3, #127	; 0x7f
 8006820:	d8f0      	bhi.n	8006804 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8006822:	69fb      	ldr	r3, [r7, #28]
 8006824:	1c5a      	adds	r2, r3, #1
 8006826:	61fa      	str	r2, [r7, #28]
 8006828:	69ba      	ldr	r2, [r7, #24]
 800682a:	b2d2      	uxtb	r2, r2
 800682c:	701a      	strb	r2, [r3, #0]
 800682e:	69fb      	ldr	r3, [r7, #28]
 8006830:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8006832:	2215      	movs	r2, #21
 8006834:	68f9      	ldr	r1, [r7, #12]
 8006836:	6938      	ldr	r0, [r7, #16]
 8006838:	f7fe ff1a 	bl	8005670 <_SendPacket>
  RECORD_END();
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	f383 8811 	msr	BASEPRI, r3
}
 8006842:	bf00      	nop
 8006844:	3748      	adds	r7, #72	; 0x48
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}
 800684a:	bf00      	nop
 800684c:	20014414 	.word	0x20014414
 8006850:	200143e4 	.word	0x200143e4

08006854 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8006854:	b580      	push	{r7, lr}
 8006856:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8006858:	4b07      	ldr	r3, [pc, #28]	; (8006878 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800685a:	6a1b      	ldr	r3, [r3, #32]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d008      	beq.n	8006872 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8006860:	4b05      	ldr	r3, [pc, #20]	; (8006878 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006862:	6a1b      	ldr	r3, [r3, #32]
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d003      	beq.n	8006872 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800686a:	4b03      	ldr	r3, [pc, #12]	; (8006878 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800686c:	6a1b      	ldr	r3, [r3, #32]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	4798      	blx	r3
  }
}
 8006872:	bf00      	nop
 8006874:	bd80      	pop	{r7, pc}
 8006876:	bf00      	nop
 8006878:	200143e4 	.word	0x200143e4

0800687c <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800687c:	b580      	push	{r7, lr}
 800687e:	b086      	sub	sp, #24
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006884:	f3ef 8311 	mrs	r3, BASEPRI
 8006888:	f04f 0120 	mov.w	r1, #32
 800688c:	f381 8811 	msr	BASEPRI, r1
 8006890:	617b      	str	r3, [r7, #20]
 8006892:	480b      	ldr	r0, [pc, #44]	; (80068c0 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006894:	f7fe fdfb 	bl	800548e <_PreparePacket>
 8006898:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800689a:	2280      	movs	r2, #128	; 0x80
 800689c:	6879      	ldr	r1, [r7, #4]
 800689e:	6938      	ldr	r0, [r7, #16]
 80068a0:	f7fe fda8 	bl	80053f4 <_EncodeStr>
 80068a4:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80068a6:	220e      	movs	r2, #14
 80068a8:	68f9      	ldr	r1, [r7, #12]
 80068aa:	6938      	ldr	r0, [r7, #16]
 80068ac:	f7fe fee0 	bl	8005670 <_SendPacket>
  RECORD_END();
 80068b0:	697b      	ldr	r3, [r7, #20]
 80068b2:	f383 8811 	msr	BASEPRI, r3
}
 80068b6:	bf00      	nop
 80068b8:	3718      	adds	r7, #24
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd80      	pop	{r7, pc}
 80068be:	bf00      	nop
 80068c0:	20014414 	.word	0x20014414

080068c4 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80068c4:	b590      	push	{r4, r7, lr}
 80068c6:	b083      	sub	sp, #12
 80068c8:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80068ca:	4b15      	ldr	r3, [pc, #84]	; (8006920 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80068cc:	6a1b      	ldr	r3, [r3, #32]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d01a      	beq.n	8006908 <SEGGER_SYSVIEW_RecordSystime+0x44>
 80068d2:	4b13      	ldr	r3, [pc, #76]	; (8006920 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80068d4:	6a1b      	ldr	r3, [r3, #32]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d015      	beq.n	8006908 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 80068dc:	4b10      	ldr	r3, [pc, #64]	; (8006920 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80068de:	6a1b      	ldr	r3, [r3, #32]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4798      	blx	r3
 80068e4:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80068e8:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 80068ea:	e9d7 0100 	ldrd	r0, r1, [r7]
 80068ee:	f04f 0200 	mov.w	r2, #0
 80068f2:	f04f 0300 	mov.w	r3, #0
 80068f6:	000a      	movs	r2, r1
 80068f8:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80068fa:	4613      	mov	r3, r2
 80068fc:	461a      	mov	r2, r3
 80068fe:	4621      	mov	r1, r4
 8006900:	200d      	movs	r0, #13
 8006902:	f7ff fbe5 	bl	80060d0 <SEGGER_SYSVIEW_RecordU32x2>
 8006906:	e006      	b.n	8006916 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8006908:	4b06      	ldr	r3, [pc, #24]	; (8006924 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4619      	mov	r1, r3
 800690e:	200c      	movs	r0, #12
 8006910:	f7ff fba2 	bl	8006058 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8006914:	bf00      	nop
 8006916:	bf00      	nop
 8006918:	370c      	adds	r7, #12
 800691a:	46bd      	mov	sp, r7
 800691c:	bd90      	pop	{r4, r7, pc}
 800691e:	bf00      	nop
 8006920:	200143e4 	.word	0x200143e4
 8006924:	e0001004 	.word	0xe0001004

08006928 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8006928:	b580      	push	{r7, lr}
 800692a:	b086      	sub	sp, #24
 800692c:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800692e:	f3ef 8311 	mrs	r3, BASEPRI
 8006932:	f04f 0120 	mov.w	r1, #32
 8006936:	f381 8811 	msr	BASEPRI, r1
 800693a:	60fb      	str	r3, [r7, #12]
 800693c:	4819      	ldr	r0, [pc, #100]	; (80069a4 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800693e:	f7fe fda6 	bl	800548e <_PreparePacket>
 8006942:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8006948:	4b17      	ldr	r3, [pc, #92]	; (80069a8 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006950:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	617b      	str	r3, [r7, #20]
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	613b      	str	r3, [r7, #16]
 800695a:	e00b      	b.n	8006974 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	b2da      	uxtb	r2, r3
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	1c59      	adds	r1, r3, #1
 8006964:	6179      	str	r1, [r7, #20]
 8006966:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800696a:	b2d2      	uxtb	r2, r2
 800696c:	701a      	strb	r2, [r3, #0]
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	09db      	lsrs	r3, r3, #7
 8006972:	613b      	str	r3, [r7, #16]
 8006974:	693b      	ldr	r3, [r7, #16]
 8006976:	2b7f      	cmp	r3, #127	; 0x7f
 8006978:	d8f0      	bhi.n	800695c <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	1c5a      	adds	r2, r3, #1
 800697e:	617a      	str	r2, [r7, #20]
 8006980:	693a      	ldr	r2, [r7, #16]
 8006982:	b2d2      	uxtb	r2, r2
 8006984:	701a      	strb	r2, [r3, #0]
 8006986:	697b      	ldr	r3, [r7, #20]
 8006988:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800698a:	2202      	movs	r2, #2
 800698c:	6879      	ldr	r1, [r7, #4]
 800698e:	68b8      	ldr	r0, [r7, #8]
 8006990:	f7fe fe6e 	bl	8005670 <_SendPacket>
  RECORD_END();
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f383 8811 	msr	BASEPRI, r3
}
 800699a:	bf00      	nop
 800699c:	3718      	adds	r7, #24
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd80      	pop	{r7, pc}
 80069a2:	bf00      	nop
 80069a4:	20014414 	.word	0x20014414
 80069a8:	e000ed04 	.word	0xe000ed04

080069ac <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b082      	sub	sp, #8
 80069b0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80069b2:	f3ef 8311 	mrs	r3, BASEPRI
 80069b6:	f04f 0120 	mov.w	r1, #32
 80069ba:	f381 8811 	msr	BASEPRI, r1
 80069be:	607b      	str	r3, [r7, #4]
 80069c0:	4807      	ldr	r0, [pc, #28]	; (80069e0 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80069c2:	f7fe fd64 	bl	800548e <_PreparePacket>
 80069c6:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 80069c8:	2203      	movs	r2, #3
 80069ca:	6839      	ldr	r1, [r7, #0]
 80069cc:	6838      	ldr	r0, [r7, #0]
 80069ce:	f7fe fe4f 	bl	8005670 <_SendPacket>
  RECORD_END();
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f383 8811 	msr	BASEPRI, r3
}
 80069d8:	bf00      	nop
 80069da:	3708      	adds	r7, #8
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}
 80069e0:	20014414 	.word	0x20014414

080069e4 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b082      	sub	sp, #8
 80069e8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80069ea:	f3ef 8311 	mrs	r3, BASEPRI
 80069ee:	f04f 0120 	mov.w	r1, #32
 80069f2:	f381 8811 	msr	BASEPRI, r1
 80069f6:	607b      	str	r3, [r7, #4]
 80069f8:	4807      	ldr	r0, [pc, #28]	; (8006a18 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 80069fa:	f7fe fd48 	bl	800548e <_PreparePacket>
 80069fe:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8006a00:	2212      	movs	r2, #18
 8006a02:	6839      	ldr	r1, [r7, #0]
 8006a04:	6838      	ldr	r0, [r7, #0]
 8006a06:	f7fe fe33 	bl	8005670 <_SendPacket>
  RECORD_END();
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f383 8811 	msr	BASEPRI, r3
}
 8006a10:	bf00      	nop
 8006a12:	3708      	adds	r7, #8
 8006a14:	46bd      	mov	sp, r7
 8006a16:	bd80      	pop	{r7, pc}
 8006a18:	20014414 	.word	0x20014414

08006a1c <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b082      	sub	sp, #8
 8006a20:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006a22:	f3ef 8311 	mrs	r3, BASEPRI
 8006a26:	f04f 0120 	mov.w	r1, #32
 8006a2a:	f381 8811 	msr	BASEPRI, r1
 8006a2e:	607b      	str	r3, [r7, #4]
 8006a30:	4807      	ldr	r0, [pc, #28]	; (8006a50 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8006a32:	f7fe fd2c 	bl	800548e <_PreparePacket>
 8006a36:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8006a38:	2211      	movs	r2, #17
 8006a3a:	6839      	ldr	r1, [r7, #0]
 8006a3c:	6838      	ldr	r0, [r7, #0]
 8006a3e:	f7fe fe17 	bl	8005670 <_SendPacket>
  RECORD_END();
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f383 8811 	msr	BASEPRI, r3
}
 8006a48:	bf00      	nop
 8006a4a:	3708      	adds	r7, #8
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bd80      	pop	{r7, pc}
 8006a50:	20014414 	.word	0x20014414

08006a54 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b088      	sub	sp, #32
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006a5c:	f3ef 8311 	mrs	r3, BASEPRI
 8006a60:	f04f 0120 	mov.w	r1, #32
 8006a64:	f381 8811 	msr	BASEPRI, r1
 8006a68:	617b      	str	r3, [r7, #20]
 8006a6a:	4819      	ldr	r0, [pc, #100]	; (8006ad0 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006a6c:	f7fe fd0f 	bl	800548e <_PreparePacket>
 8006a70:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006a72:	693b      	ldr	r3, [r7, #16]
 8006a74:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006a76:	4b17      	ldr	r3, [pc, #92]	; (8006ad4 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	687a      	ldr	r2, [r7, #4]
 8006a7c:	1ad3      	subs	r3, r2, r3
 8006a7e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	61fb      	str	r3, [r7, #28]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	61bb      	str	r3, [r7, #24]
 8006a88:	e00b      	b.n	8006aa2 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8006a8a:	69bb      	ldr	r3, [r7, #24]
 8006a8c:	b2da      	uxtb	r2, r3
 8006a8e:	69fb      	ldr	r3, [r7, #28]
 8006a90:	1c59      	adds	r1, r3, #1
 8006a92:	61f9      	str	r1, [r7, #28]
 8006a94:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006a98:	b2d2      	uxtb	r2, r2
 8006a9a:	701a      	strb	r2, [r3, #0]
 8006a9c:	69bb      	ldr	r3, [r7, #24]
 8006a9e:	09db      	lsrs	r3, r3, #7
 8006aa0:	61bb      	str	r3, [r7, #24]
 8006aa2:	69bb      	ldr	r3, [r7, #24]
 8006aa4:	2b7f      	cmp	r3, #127	; 0x7f
 8006aa6:	d8f0      	bhi.n	8006a8a <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8006aa8:	69fb      	ldr	r3, [r7, #28]
 8006aaa:	1c5a      	adds	r2, r3, #1
 8006aac:	61fa      	str	r2, [r7, #28]
 8006aae:	69ba      	ldr	r2, [r7, #24]
 8006ab0:	b2d2      	uxtb	r2, r2
 8006ab2:	701a      	strb	r2, [r3, #0]
 8006ab4:	69fb      	ldr	r3, [r7, #28]
 8006ab6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8006ab8:	2208      	movs	r2, #8
 8006aba:	68f9      	ldr	r1, [r7, #12]
 8006abc:	6938      	ldr	r0, [r7, #16]
 8006abe:	f7fe fdd7 	bl	8005670 <_SendPacket>
  RECORD_END();
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	f383 8811 	msr	BASEPRI, r3
}
 8006ac8:	bf00      	nop
 8006aca:	3720      	adds	r7, #32
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bd80      	pop	{r7, pc}
 8006ad0:	20014414 	.word	0x20014414
 8006ad4:	200143e4 	.word	0x200143e4

08006ad8 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b088      	sub	sp, #32
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006ae0:	f3ef 8311 	mrs	r3, BASEPRI
 8006ae4:	f04f 0120 	mov.w	r1, #32
 8006ae8:	f381 8811 	msr	BASEPRI, r1
 8006aec:	617b      	str	r3, [r7, #20]
 8006aee:	4819      	ldr	r0, [pc, #100]	; (8006b54 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8006af0:	f7fe fccd 	bl	800548e <_PreparePacket>
 8006af4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006afa:	4b17      	ldr	r3, [pc, #92]	; (8006b58 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8006afc:	691b      	ldr	r3, [r3, #16]
 8006afe:	687a      	ldr	r2, [r7, #4]
 8006b00:	1ad3      	subs	r3, r2, r3
 8006b02:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	61fb      	str	r3, [r7, #28]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	61bb      	str	r3, [r7, #24]
 8006b0c:	e00b      	b.n	8006b26 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8006b0e:	69bb      	ldr	r3, [r7, #24]
 8006b10:	b2da      	uxtb	r2, r3
 8006b12:	69fb      	ldr	r3, [r7, #28]
 8006b14:	1c59      	adds	r1, r3, #1
 8006b16:	61f9      	str	r1, [r7, #28]
 8006b18:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006b1c:	b2d2      	uxtb	r2, r2
 8006b1e:	701a      	strb	r2, [r3, #0]
 8006b20:	69bb      	ldr	r3, [r7, #24]
 8006b22:	09db      	lsrs	r3, r3, #7
 8006b24:	61bb      	str	r3, [r7, #24]
 8006b26:	69bb      	ldr	r3, [r7, #24]
 8006b28:	2b7f      	cmp	r3, #127	; 0x7f
 8006b2a:	d8f0      	bhi.n	8006b0e <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8006b2c:	69fb      	ldr	r3, [r7, #28]
 8006b2e:	1c5a      	adds	r2, r3, #1
 8006b30:	61fa      	str	r2, [r7, #28]
 8006b32:	69ba      	ldr	r2, [r7, #24]
 8006b34:	b2d2      	uxtb	r2, r2
 8006b36:	701a      	strb	r2, [r3, #0]
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8006b3c:	2204      	movs	r2, #4
 8006b3e:	68f9      	ldr	r1, [r7, #12]
 8006b40:	6938      	ldr	r0, [r7, #16]
 8006b42:	f7fe fd95 	bl	8005670 <_SendPacket>
  RECORD_END();
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	f383 8811 	msr	BASEPRI, r3
}
 8006b4c:	bf00      	nop
 8006b4e:	3720      	adds	r7, #32
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bd80      	pop	{r7, pc}
 8006b54:	20014414 	.word	0x20014414
 8006b58:	200143e4 	.word	0x200143e4

08006b5c <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b088      	sub	sp, #32
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006b64:	f3ef 8311 	mrs	r3, BASEPRI
 8006b68:	f04f 0120 	mov.w	r1, #32
 8006b6c:	f381 8811 	msr	BASEPRI, r1
 8006b70:	617b      	str	r3, [r7, #20]
 8006b72:	4819      	ldr	r0, [pc, #100]	; (8006bd8 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8006b74:	f7fe fc8b 	bl	800548e <_PreparePacket>
 8006b78:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006b7e:	4b17      	ldr	r3, [pc, #92]	; (8006bdc <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8006b80:	691b      	ldr	r3, [r3, #16]
 8006b82:	687a      	ldr	r2, [r7, #4]
 8006b84:	1ad3      	subs	r3, r2, r3
 8006b86:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	61fb      	str	r3, [r7, #28]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	61bb      	str	r3, [r7, #24]
 8006b90:	e00b      	b.n	8006baa <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8006b92:	69bb      	ldr	r3, [r7, #24]
 8006b94:	b2da      	uxtb	r2, r3
 8006b96:	69fb      	ldr	r3, [r7, #28]
 8006b98:	1c59      	adds	r1, r3, #1
 8006b9a:	61f9      	str	r1, [r7, #28]
 8006b9c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006ba0:	b2d2      	uxtb	r2, r2
 8006ba2:	701a      	strb	r2, [r3, #0]
 8006ba4:	69bb      	ldr	r3, [r7, #24]
 8006ba6:	09db      	lsrs	r3, r3, #7
 8006ba8:	61bb      	str	r3, [r7, #24]
 8006baa:	69bb      	ldr	r3, [r7, #24]
 8006bac:	2b7f      	cmp	r3, #127	; 0x7f
 8006bae:	d8f0      	bhi.n	8006b92 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8006bb0:	69fb      	ldr	r3, [r7, #28]
 8006bb2:	1c5a      	adds	r2, r3, #1
 8006bb4:	61fa      	str	r2, [r7, #28]
 8006bb6:	69ba      	ldr	r2, [r7, #24]
 8006bb8:	b2d2      	uxtb	r2, r2
 8006bba:	701a      	strb	r2, [r3, #0]
 8006bbc:	69fb      	ldr	r3, [r7, #28]
 8006bbe:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8006bc0:	2206      	movs	r2, #6
 8006bc2:	68f9      	ldr	r1, [r7, #12]
 8006bc4:	6938      	ldr	r0, [r7, #16]
 8006bc6:	f7fe fd53 	bl	8005670 <_SendPacket>
  RECORD_END();
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	f383 8811 	msr	BASEPRI, r3
}
 8006bd0:	bf00      	nop
 8006bd2:	3720      	adds	r7, #32
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bd80      	pop	{r7, pc}
 8006bd8:	20014414 	.word	0x20014414
 8006bdc:	200143e4 	.word	0x200143e4

08006be0 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8006be0:	b480      	push	{r7}
 8006be2:	b083      	sub	sp, #12
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8006be8:	4b04      	ldr	r3, [pc, #16]	; (8006bfc <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8006bea:	691b      	ldr	r3, [r3, #16]
 8006bec:	687a      	ldr	r2, [r7, #4]
 8006bee:	1ad3      	subs	r3, r2, r3
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	370c      	adds	r7, #12
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfa:	4770      	bx	lr
 8006bfc:	200143e4 	.word	0x200143e4

08006c00 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b08c      	sub	sp, #48	; 0x30
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	4603      	mov	r3, r0
 8006c08:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8006c0a:	4b3b      	ldr	r3, [pc, #236]	; (8006cf8 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d06d      	beq.n	8006cee <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8006c12:	4b39      	ldr	r3, [pc, #228]	; (8006cf8 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8006c18:	2300      	movs	r3, #0
 8006c1a:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c1c:	e008      	b.n	8006c30 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8006c1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c20:	691b      	ldr	r3, [r3, #16]
 8006c22:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8006c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d007      	beq.n	8006c3a <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8006c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c2c:	3301      	adds	r3, #1
 8006c2e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c30:	79fb      	ldrb	r3, [r7, #7]
 8006c32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c34:	429a      	cmp	r2, r3
 8006c36:	d3f2      	bcc.n	8006c1e <SEGGER_SYSVIEW_SendModule+0x1e>
 8006c38:	e000      	b.n	8006c3c <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8006c3a:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8006c3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d055      	beq.n	8006cee <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006c42:	f3ef 8311 	mrs	r3, BASEPRI
 8006c46:	f04f 0120 	mov.w	r1, #32
 8006c4a:	f381 8811 	msr	BASEPRI, r1
 8006c4e:	617b      	str	r3, [r7, #20]
 8006c50:	482a      	ldr	r0, [pc, #168]	; (8006cfc <SEGGER_SYSVIEW_SendModule+0xfc>)
 8006c52:	f7fe fc1c 	bl	800548e <_PreparePacket>
 8006c56:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8006c58:	693b      	ldr	r3, [r7, #16]
 8006c5a:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	627b      	str	r3, [r7, #36]	; 0x24
 8006c60:	79fb      	ldrb	r3, [r7, #7]
 8006c62:	623b      	str	r3, [r7, #32]
 8006c64:	e00b      	b.n	8006c7e <SEGGER_SYSVIEW_SendModule+0x7e>
 8006c66:	6a3b      	ldr	r3, [r7, #32]
 8006c68:	b2da      	uxtb	r2, r3
 8006c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c6c:	1c59      	adds	r1, r3, #1
 8006c6e:	6279      	str	r1, [r7, #36]	; 0x24
 8006c70:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006c74:	b2d2      	uxtb	r2, r2
 8006c76:	701a      	strb	r2, [r3, #0]
 8006c78:	6a3b      	ldr	r3, [r7, #32]
 8006c7a:	09db      	lsrs	r3, r3, #7
 8006c7c:	623b      	str	r3, [r7, #32]
 8006c7e:	6a3b      	ldr	r3, [r7, #32]
 8006c80:	2b7f      	cmp	r3, #127	; 0x7f
 8006c82:	d8f0      	bhi.n	8006c66 <SEGGER_SYSVIEW_SendModule+0x66>
 8006c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c86:	1c5a      	adds	r2, r3, #1
 8006c88:	627a      	str	r2, [r7, #36]	; 0x24
 8006c8a:	6a3a      	ldr	r2, [r7, #32]
 8006c8c:	b2d2      	uxtb	r2, r2
 8006c8e:	701a      	strb	r2, [r3, #0]
 8006c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c92:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	61fb      	str	r3, [r7, #28]
 8006c98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	61bb      	str	r3, [r7, #24]
 8006c9e:	e00b      	b.n	8006cb8 <SEGGER_SYSVIEW_SendModule+0xb8>
 8006ca0:	69bb      	ldr	r3, [r7, #24]
 8006ca2:	b2da      	uxtb	r2, r3
 8006ca4:	69fb      	ldr	r3, [r7, #28]
 8006ca6:	1c59      	adds	r1, r3, #1
 8006ca8:	61f9      	str	r1, [r7, #28]
 8006caa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006cae:	b2d2      	uxtb	r2, r2
 8006cb0:	701a      	strb	r2, [r3, #0]
 8006cb2:	69bb      	ldr	r3, [r7, #24]
 8006cb4:	09db      	lsrs	r3, r3, #7
 8006cb6:	61bb      	str	r3, [r7, #24]
 8006cb8:	69bb      	ldr	r3, [r7, #24]
 8006cba:	2b7f      	cmp	r3, #127	; 0x7f
 8006cbc:	d8f0      	bhi.n	8006ca0 <SEGGER_SYSVIEW_SendModule+0xa0>
 8006cbe:	69fb      	ldr	r3, [r7, #28]
 8006cc0:	1c5a      	adds	r2, r3, #1
 8006cc2:	61fa      	str	r2, [r7, #28]
 8006cc4:	69ba      	ldr	r2, [r7, #24]
 8006cc6:	b2d2      	uxtb	r2, r2
 8006cc8:	701a      	strb	r2, [r3, #0]
 8006cca:	69fb      	ldr	r3, [r7, #28]
 8006ccc:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	2280      	movs	r2, #128	; 0x80
 8006cd4:	4619      	mov	r1, r3
 8006cd6:	68f8      	ldr	r0, [r7, #12]
 8006cd8:	f7fe fb8c 	bl	80053f4 <_EncodeStr>
 8006cdc:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8006cde:	2216      	movs	r2, #22
 8006ce0:	68f9      	ldr	r1, [r7, #12]
 8006ce2:	6938      	ldr	r0, [r7, #16]
 8006ce4:	f7fe fcc4 	bl	8005670 <_SendPacket>
      RECORD_END();
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8006cee:	bf00      	nop
 8006cf0:	3730      	adds	r7, #48	; 0x30
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}
 8006cf6:	bf00      	nop
 8006cf8:	2001440c 	.word	0x2001440c
 8006cfc:	20014414 	.word	0x20014414

08006d00 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b082      	sub	sp, #8
 8006d04:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8006d06:	4b0c      	ldr	r3, [pc, #48]	; (8006d38 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d00f      	beq.n	8006d2e <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8006d0e:	4b0a      	ldr	r3, [pc, #40]	; (8006d38 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	68db      	ldr	r3, [r3, #12]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d002      	beq.n	8006d22 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	68db      	ldr	r3, [r3, #12]
 8006d20:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	691b      	ldr	r3, [r3, #16]
 8006d26:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d1f2      	bne.n	8006d14 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8006d2e:	bf00      	nop
 8006d30:	3708      	adds	r7, #8
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}
 8006d36:	bf00      	nop
 8006d38:	2001440c 	.word	0x2001440c

08006d3c <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b086      	sub	sp, #24
 8006d40:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8006d42:	f3ef 8311 	mrs	r3, BASEPRI
 8006d46:	f04f 0120 	mov.w	r1, #32
 8006d4a:	f381 8811 	msr	BASEPRI, r1
 8006d4e:	60fb      	str	r3, [r7, #12]
 8006d50:	4817      	ldr	r0, [pc, #92]	; (8006db0 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8006d52:	f7fe fb9c 	bl	800548e <_PreparePacket>
 8006d56:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	617b      	str	r3, [r7, #20]
 8006d60:	4b14      	ldr	r3, [pc, #80]	; (8006db4 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8006d62:	781b      	ldrb	r3, [r3, #0]
 8006d64:	613b      	str	r3, [r7, #16]
 8006d66:	e00b      	b.n	8006d80 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8006d68:	693b      	ldr	r3, [r7, #16]
 8006d6a:	b2da      	uxtb	r2, r3
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	1c59      	adds	r1, r3, #1
 8006d70:	6179      	str	r1, [r7, #20]
 8006d72:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006d76:	b2d2      	uxtb	r2, r2
 8006d78:	701a      	strb	r2, [r3, #0]
 8006d7a:	693b      	ldr	r3, [r7, #16]
 8006d7c:	09db      	lsrs	r3, r3, #7
 8006d7e:	613b      	str	r3, [r7, #16]
 8006d80:	693b      	ldr	r3, [r7, #16]
 8006d82:	2b7f      	cmp	r3, #127	; 0x7f
 8006d84:	d8f0      	bhi.n	8006d68 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	1c5a      	adds	r2, r3, #1
 8006d8a:	617a      	str	r2, [r7, #20]
 8006d8c:	693a      	ldr	r2, [r7, #16]
 8006d8e:	b2d2      	uxtb	r2, r2
 8006d90:	701a      	strb	r2, [r3, #0]
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8006d96:	221b      	movs	r2, #27
 8006d98:	6879      	ldr	r1, [r7, #4]
 8006d9a:	68b8      	ldr	r0, [r7, #8]
 8006d9c:	f7fe fc68 	bl	8005670 <_SendPacket>
  RECORD_END();
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f383 8811 	msr	BASEPRI, r3
}
 8006da6:	bf00      	nop
 8006da8:	3718      	adds	r7, #24
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
 8006dae:	bf00      	nop
 8006db0:	20014414 	.word	0x20014414
 8006db4:	20014410 	.word	0x20014410

08006db8 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 8006db8:	b40f      	push	{r0, r1, r2, r3}
 8006dba:	b580      	push	{r7, lr}
 8006dbc:	b082      	sub	sp, #8
 8006dbe:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8006dc0:	f107 0314 	add.w	r3, r7, #20
 8006dc4:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8006dc6:	1d3b      	adds	r3, r7, #4
 8006dc8:	461a      	mov	r2, r3
 8006dca:	2100      	movs	r1, #0
 8006dcc:	6938      	ldr	r0, [r7, #16]
 8006dce:	f7fe fed9 	bl	8005b84 <_VPrintTarget>
  va_end(ParamList);
}
 8006dd2:	bf00      	nop
 8006dd4:	3708      	adds	r7, #8
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006ddc:	b004      	add	sp, #16
 8006dde:	4770      	bx	lr

08006de0 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b08a      	sub	sp, #40	; 0x28
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006de8:	f3ef 8311 	mrs	r3, BASEPRI
 8006dec:	f04f 0120 	mov.w	r1, #32
 8006df0:	f381 8811 	msr	BASEPRI, r1
 8006df4:	617b      	str	r3, [r7, #20]
 8006df6:	4827      	ldr	r0, [pc, #156]	; (8006e94 <SEGGER_SYSVIEW_Warn+0xb4>)
 8006df8:	f7fe fb49 	bl	800548e <_PreparePacket>
 8006dfc:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006dfe:	2280      	movs	r2, #128	; 0x80
 8006e00:	6879      	ldr	r1, [r7, #4]
 8006e02:	6938      	ldr	r0, [r7, #16]
 8006e04:	f7fe faf6 	bl	80053f4 <_EncodeStr>
 8006e08:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	627b      	str	r3, [r7, #36]	; 0x24
 8006e0e:	2301      	movs	r3, #1
 8006e10:	623b      	str	r3, [r7, #32]
 8006e12:	e00b      	b.n	8006e2c <SEGGER_SYSVIEW_Warn+0x4c>
 8006e14:	6a3b      	ldr	r3, [r7, #32]
 8006e16:	b2da      	uxtb	r2, r3
 8006e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e1a:	1c59      	adds	r1, r3, #1
 8006e1c:	6279      	str	r1, [r7, #36]	; 0x24
 8006e1e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006e22:	b2d2      	uxtb	r2, r2
 8006e24:	701a      	strb	r2, [r3, #0]
 8006e26:	6a3b      	ldr	r3, [r7, #32]
 8006e28:	09db      	lsrs	r3, r3, #7
 8006e2a:	623b      	str	r3, [r7, #32]
 8006e2c:	6a3b      	ldr	r3, [r7, #32]
 8006e2e:	2b7f      	cmp	r3, #127	; 0x7f
 8006e30:	d8f0      	bhi.n	8006e14 <SEGGER_SYSVIEW_Warn+0x34>
 8006e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e34:	1c5a      	adds	r2, r3, #1
 8006e36:	627a      	str	r2, [r7, #36]	; 0x24
 8006e38:	6a3a      	ldr	r2, [r7, #32]
 8006e3a:	b2d2      	uxtb	r2, r2
 8006e3c:	701a      	strb	r2, [r3, #0]
 8006e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e40:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	61fb      	str	r3, [r7, #28]
 8006e46:	2300      	movs	r3, #0
 8006e48:	61bb      	str	r3, [r7, #24]
 8006e4a:	e00b      	b.n	8006e64 <SEGGER_SYSVIEW_Warn+0x84>
 8006e4c:	69bb      	ldr	r3, [r7, #24]
 8006e4e:	b2da      	uxtb	r2, r3
 8006e50:	69fb      	ldr	r3, [r7, #28]
 8006e52:	1c59      	adds	r1, r3, #1
 8006e54:	61f9      	str	r1, [r7, #28]
 8006e56:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006e5a:	b2d2      	uxtb	r2, r2
 8006e5c:	701a      	strb	r2, [r3, #0]
 8006e5e:	69bb      	ldr	r3, [r7, #24]
 8006e60:	09db      	lsrs	r3, r3, #7
 8006e62:	61bb      	str	r3, [r7, #24]
 8006e64:	69bb      	ldr	r3, [r7, #24]
 8006e66:	2b7f      	cmp	r3, #127	; 0x7f
 8006e68:	d8f0      	bhi.n	8006e4c <SEGGER_SYSVIEW_Warn+0x6c>
 8006e6a:	69fb      	ldr	r3, [r7, #28]
 8006e6c:	1c5a      	adds	r2, r3, #1
 8006e6e:	61fa      	str	r2, [r7, #28]
 8006e70:	69ba      	ldr	r2, [r7, #24]
 8006e72:	b2d2      	uxtb	r2, r2
 8006e74:	701a      	strb	r2, [r3, #0]
 8006e76:	69fb      	ldr	r3, [r7, #28]
 8006e78:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8006e7a:	221a      	movs	r2, #26
 8006e7c:	68f9      	ldr	r1, [r7, #12]
 8006e7e:	6938      	ldr	r0, [r7, #16]
 8006e80:	f7fe fbf6 	bl	8005670 <_SendPacket>
  RECORD_END();
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	f383 8811 	msr	BASEPRI, r3
}
 8006e8a:	bf00      	nop
 8006e8c:	3728      	adds	r7, #40	; 0x28
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd80      	pop	{r7, pc}
 8006e92:	bf00      	nop
 8006e94:	20014414 	.word	0x20014414

08006e98 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8006e9c:	4b13      	ldr	r3, [pc, #76]	; (8006eec <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006e9e:	7e1b      	ldrb	r3, [r3, #24]
 8006ea0:	4619      	mov	r1, r3
 8006ea2:	4a13      	ldr	r2, [pc, #76]	; (8006ef0 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8006ea4:	460b      	mov	r3, r1
 8006ea6:	005b      	lsls	r3, r3, #1
 8006ea8:	440b      	add	r3, r1
 8006eaa:	00db      	lsls	r3, r3, #3
 8006eac:	4413      	add	r3, r2
 8006eae:	336c      	adds	r3, #108	; 0x6c
 8006eb0:	681a      	ldr	r2, [r3, #0]
 8006eb2:	4b0e      	ldr	r3, [pc, #56]	; (8006eec <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006eb4:	7e1b      	ldrb	r3, [r3, #24]
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	490d      	ldr	r1, [pc, #52]	; (8006ef0 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8006eba:	4603      	mov	r3, r0
 8006ebc:	005b      	lsls	r3, r3, #1
 8006ebe:	4403      	add	r3, r0
 8006ec0:	00db      	lsls	r3, r3, #3
 8006ec2:	440b      	add	r3, r1
 8006ec4:	3370      	adds	r3, #112	; 0x70
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	429a      	cmp	r2, r3
 8006eca:	d00b      	beq.n	8006ee4 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8006ecc:	4b07      	ldr	r3, [pc, #28]	; (8006eec <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006ece:	789b      	ldrb	r3, [r3, #2]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d107      	bne.n	8006ee4 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8006ed4:	4b05      	ldr	r3, [pc, #20]	; (8006eec <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8006eda:	f7fe fae5 	bl	80054a8 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8006ede:	4b03      	ldr	r3, [pc, #12]	; (8006eec <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 8006ee4:	4b01      	ldr	r3, [pc, #4]	; (8006eec <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006ee6:	781b      	ldrb	r3, [r3, #0]
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	bd80      	pop	{r7, pc}
 8006eec:	200143e4 	.word	0x200143e4
 8006ef0:	20012f24 	.word	0x20012f24

08006ef4 <sniprintf>:
 8006ef4:	b40c      	push	{r2, r3}
 8006ef6:	b530      	push	{r4, r5, lr}
 8006ef8:	4b17      	ldr	r3, [pc, #92]	; (8006f58 <sniprintf+0x64>)
 8006efa:	1e0c      	subs	r4, r1, #0
 8006efc:	681d      	ldr	r5, [r3, #0]
 8006efe:	b09d      	sub	sp, #116	; 0x74
 8006f00:	da08      	bge.n	8006f14 <sniprintf+0x20>
 8006f02:	238b      	movs	r3, #139	; 0x8b
 8006f04:	602b      	str	r3, [r5, #0]
 8006f06:	f04f 30ff 	mov.w	r0, #4294967295
 8006f0a:	b01d      	add	sp, #116	; 0x74
 8006f0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f10:	b002      	add	sp, #8
 8006f12:	4770      	bx	lr
 8006f14:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006f18:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006f1c:	bf14      	ite	ne
 8006f1e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006f22:	4623      	moveq	r3, r4
 8006f24:	9304      	str	r3, [sp, #16]
 8006f26:	9307      	str	r3, [sp, #28]
 8006f28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006f2c:	9002      	str	r0, [sp, #8]
 8006f2e:	9006      	str	r0, [sp, #24]
 8006f30:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006f34:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006f36:	ab21      	add	r3, sp, #132	; 0x84
 8006f38:	a902      	add	r1, sp, #8
 8006f3a:	4628      	mov	r0, r5
 8006f3c:	9301      	str	r3, [sp, #4]
 8006f3e:	f000 f9ab 	bl	8007298 <_svfiprintf_r>
 8006f42:	1c43      	adds	r3, r0, #1
 8006f44:	bfbc      	itt	lt
 8006f46:	238b      	movlt	r3, #139	; 0x8b
 8006f48:	602b      	strlt	r3, [r5, #0]
 8006f4a:	2c00      	cmp	r4, #0
 8006f4c:	d0dd      	beq.n	8006f0a <sniprintf+0x16>
 8006f4e:	9b02      	ldr	r3, [sp, #8]
 8006f50:	2200      	movs	r2, #0
 8006f52:	701a      	strb	r2, [r3, #0]
 8006f54:	e7d9      	b.n	8006f0a <sniprintf+0x16>
 8006f56:	bf00      	nop
 8006f58:	20000068 	.word	0x20000068

08006f5c <memcmp>:
 8006f5c:	b510      	push	{r4, lr}
 8006f5e:	3901      	subs	r1, #1
 8006f60:	4402      	add	r2, r0
 8006f62:	4290      	cmp	r0, r2
 8006f64:	d101      	bne.n	8006f6a <memcmp+0xe>
 8006f66:	2000      	movs	r0, #0
 8006f68:	e005      	b.n	8006f76 <memcmp+0x1a>
 8006f6a:	7803      	ldrb	r3, [r0, #0]
 8006f6c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006f70:	42a3      	cmp	r3, r4
 8006f72:	d001      	beq.n	8006f78 <memcmp+0x1c>
 8006f74:	1b18      	subs	r0, r3, r4
 8006f76:	bd10      	pop	{r4, pc}
 8006f78:	3001      	adds	r0, #1
 8006f7a:	e7f2      	b.n	8006f62 <memcmp+0x6>

08006f7c <memset>:
 8006f7c:	4402      	add	r2, r0
 8006f7e:	4603      	mov	r3, r0
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d100      	bne.n	8006f86 <memset+0xa>
 8006f84:	4770      	bx	lr
 8006f86:	f803 1b01 	strb.w	r1, [r3], #1
 8006f8a:	e7f9      	b.n	8006f80 <memset+0x4>

08006f8c <__libc_init_array>:
 8006f8c:	b570      	push	{r4, r5, r6, lr}
 8006f8e:	4d0d      	ldr	r5, [pc, #52]	; (8006fc4 <__libc_init_array+0x38>)
 8006f90:	4c0d      	ldr	r4, [pc, #52]	; (8006fc8 <__libc_init_array+0x3c>)
 8006f92:	1b64      	subs	r4, r4, r5
 8006f94:	10a4      	asrs	r4, r4, #2
 8006f96:	2600      	movs	r6, #0
 8006f98:	42a6      	cmp	r6, r4
 8006f9a:	d109      	bne.n	8006fb0 <__libc_init_array+0x24>
 8006f9c:	4d0b      	ldr	r5, [pc, #44]	; (8006fcc <__libc_init_array+0x40>)
 8006f9e:	4c0c      	ldr	r4, [pc, #48]	; (8006fd0 <__libc_init_array+0x44>)
 8006fa0:	f000 fc78 	bl	8007894 <_init>
 8006fa4:	1b64      	subs	r4, r4, r5
 8006fa6:	10a4      	asrs	r4, r4, #2
 8006fa8:	2600      	movs	r6, #0
 8006faa:	42a6      	cmp	r6, r4
 8006fac:	d105      	bne.n	8006fba <__libc_init_array+0x2e>
 8006fae:	bd70      	pop	{r4, r5, r6, pc}
 8006fb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fb4:	4798      	blx	r3
 8006fb6:	3601      	adds	r6, #1
 8006fb8:	e7ee      	b.n	8006f98 <__libc_init_array+0xc>
 8006fba:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fbe:	4798      	blx	r3
 8006fc0:	3601      	adds	r6, #1
 8006fc2:	e7f2      	b.n	8006faa <__libc_init_array+0x1e>
 8006fc4:	08007a40 	.word	0x08007a40
 8006fc8:	08007a40 	.word	0x08007a40
 8006fcc:	08007a40 	.word	0x08007a40
 8006fd0:	08007a44 	.word	0x08007a44

08006fd4 <__retarget_lock_acquire_recursive>:
 8006fd4:	4770      	bx	lr

08006fd6 <__retarget_lock_release_recursive>:
 8006fd6:	4770      	bx	lr

08006fd8 <memcpy>:
 8006fd8:	440a      	add	r2, r1
 8006fda:	4291      	cmp	r1, r2
 8006fdc:	f100 33ff 	add.w	r3, r0, #4294967295
 8006fe0:	d100      	bne.n	8006fe4 <memcpy+0xc>
 8006fe2:	4770      	bx	lr
 8006fe4:	b510      	push	{r4, lr}
 8006fe6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fea:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fee:	4291      	cmp	r1, r2
 8006ff0:	d1f9      	bne.n	8006fe6 <memcpy+0xe>
 8006ff2:	bd10      	pop	{r4, pc}

08006ff4 <_free_r>:
 8006ff4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006ff6:	2900      	cmp	r1, #0
 8006ff8:	d044      	beq.n	8007084 <_free_r+0x90>
 8006ffa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ffe:	9001      	str	r0, [sp, #4]
 8007000:	2b00      	cmp	r3, #0
 8007002:	f1a1 0404 	sub.w	r4, r1, #4
 8007006:	bfb8      	it	lt
 8007008:	18e4      	addlt	r4, r4, r3
 800700a:	f000 f8df 	bl	80071cc <__malloc_lock>
 800700e:	4a1e      	ldr	r2, [pc, #120]	; (8007088 <_free_r+0x94>)
 8007010:	9801      	ldr	r0, [sp, #4]
 8007012:	6813      	ldr	r3, [r2, #0]
 8007014:	b933      	cbnz	r3, 8007024 <_free_r+0x30>
 8007016:	6063      	str	r3, [r4, #4]
 8007018:	6014      	str	r4, [r2, #0]
 800701a:	b003      	add	sp, #12
 800701c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007020:	f000 b8da 	b.w	80071d8 <__malloc_unlock>
 8007024:	42a3      	cmp	r3, r4
 8007026:	d908      	bls.n	800703a <_free_r+0x46>
 8007028:	6825      	ldr	r5, [r4, #0]
 800702a:	1961      	adds	r1, r4, r5
 800702c:	428b      	cmp	r3, r1
 800702e:	bf01      	itttt	eq
 8007030:	6819      	ldreq	r1, [r3, #0]
 8007032:	685b      	ldreq	r3, [r3, #4]
 8007034:	1949      	addeq	r1, r1, r5
 8007036:	6021      	streq	r1, [r4, #0]
 8007038:	e7ed      	b.n	8007016 <_free_r+0x22>
 800703a:	461a      	mov	r2, r3
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	b10b      	cbz	r3, 8007044 <_free_r+0x50>
 8007040:	42a3      	cmp	r3, r4
 8007042:	d9fa      	bls.n	800703a <_free_r+0x46>
 8007044:	6811      	ldr	r1, [r2, #0]
 8007046:	1855      	adds	r5, r2, r1
 8007048:	42a5      	cmp	r5, r4
 800704a:	d10b      	bne.n	8007064 <_free_r+0x70>
 800704c:	6824      	ldr	r4, [r4, #0]
 800704e:	4421      	add	r1, r4
 8007050:	1854      	adds	r4, r2, r1
 8007052:	42a3      	cmp	r3, r4
 8007054:	6011      	str	r1, [r2, #0]
 8007056:	d1e0      	bne.n	800701a <_free_r+0x26>
 8007058:	681c      	ldr	r4, [r3, #0]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	6053      	str	r3, [r2, #4]
 800705e:	440c      	add	r4, r1
 8007060:	6014      	str	r4, [r2, #0]
 8007062:	e7da      	b.n	800701a <_free_r+0x26>
 8007064:	d902      	bls.n	800706c <_free_r+0x78>
 8007066:	230c      	movs	r3, #12
 8007068:	6003      	str	r3, [r0, #0]
 800706a:	e7d6      	b.n	800701a <_free_r+0x26>
 800706c:	6825      	ldr	r5, [r4, #0]
 800706e:	1961      	adds	r1, r4, r5
 8007070:	428b      	cmp	r3, r1
 8007072:	bf04      	itt	eq
 8007074:	6819      	ldreq	r1, [r3, #0]
 8007076:	685b      	ldreq	r3, [r3, #4]
 8007078:	6063      	str	r3, [r4, #4]
 800707a:	bf04      	itt	eq
 800707c:	1949      	addeq	r1, r1, r5
 800707e:	6021      	streq	r1, [r4, #0]
 8007080:	6054      	str	r4, [r2, #4]
 8007082:	e7ca      	b.n	800701a <_free_r+0x26>
 8007084:	b003      	add	sp, #12
 8007086:	bd30      	pop	{r4, r5, pc}
 8007088:	20014638 	.word	0x20014638

0800708c <sbrk_aligned>:
 800708c:	b570      	push	{r4, r5, r6, lr}
 800708e:	4e0e      	ldr	r6, [pc, #56]	; (80070c8 <sbrk_aligned+0x3c>)
 8007090:	460c      	mov	r4, r1
 8007092:	6831      	ldr	r1, [r6, #0]
 8007094:	4605      	mov	r5, r0
 8007096:	b911      	cbnz	r1, 800709e <sbrk_aligned+0x12>
 8007098:	f000 fba6 	bl	80077e8 <_sbrk_r>
 800709c:	6030      	str	r0, [r6, #0]
 800709e:	4621      	mov	r1, r4
 80070a0:	4628      	mov	r0, r5
 80070a2:	f000 fba1 	bl	80077e8 <_sbrk_r>
 80070a6:	1c43      	adds	r3, r0, #1
 80070a8:	d00a      	beq.n	80070c0 <sbrk_aligned+0x34>
 80070aa:	1cc4      	adds	r4, r0, #3
 80070ac:	f024 0403 	bic.w	r4, r4, #3
 80070b0:	42a0      	cmp	r0, r4
 80070b2:	d007      	beq.n	80070c4 <sbrk_aligned+0x38>
 80070b4:	1a21      	subs	r1, r4, r0
 80070b6:	4628      	mov	r0, r5
 80070b8:	f000 fb96 	bl	80077e8 <_sbrk_r>
 80070bc:	3001      	adds	r0, #1
 80070be:	d101      	bne.n	80070c4 <sbrk_aligned+0x38>
 80070c0:	f04f 34ff 	mov.w	r4, #4294967295
 80070c4:	4620      	mov	r0, r4
 80070c6:	bd70      	pop	{r4, r5, r6, pc}
 80070c8:	2001463c 	.word	0x2001463c

080070cc <_malloc_r>:
 80070cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070d0:	1ccd      	adds	r5, r1, #3
 80070d2:	f025 0503 	bic.w	r5, r5, #3
 80070d6:	3508      	adds	r5, #8
 80070d8:	2d0c      	cmp	r5, #12
 80070da:	bf38      	it	cc
 80070dc:	250c      	movcc	r5, #12
 80070de:	2d00      	cmp	r5, #0
 80070e0:	4607      	mov	r7, r0
 80070e2:	db01      	blt.n	80070e8 <_malloc_r+0x1c>
 80070e4:	42a9      	cmp	r1, r5
 80070e6:	d905      	bls.n	80070f4 <_malloc_r+0x28>
 80070e8:	230c      	movs	r3, #12
 80070ea:	603b      	str	r3, [r7, #0]
 80070ec:	2600      	movs	r6, #0
 80070ee:	4630      	mov	r0, r6
 80070f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070f4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80071c8 <_malloc_r+0xfc>
 80070f8:	f000 f868 	bl	80071cc <__malloc_lock>
 80070fc:	f8d8 3000 	ldr.w	r3, [r8]
 8007100:	461c      	mov	r4, r3
 8007102:	bb5c      	cbnz	r4, 800715c <_malloc_r+0x90>
 8007104:	4629      	mov	r1, r5
 8007106:	4638      	mov	r0, r7
 8007108:	f7ff ffc0 	bl	800708c <sbrk_aligned>
 800710c:	1c43      	adds	r3, r0, #1
 800710e:	4604      	mov	r4, r0
 8007110:	d155      	bne.n	80071be <_malloc_r+0xf2>
 8007112:	f8d8 4000 	ldr.w	r4, [r8]
 8007116:	4626      	mov	r6, r4
 8007118:	2e00      	cmp	r6, #0
 800711a:	d145      	bne.n	80071a8 <_malloc_r+0xdc>
 800711c:	2c00      	cmp	r4, #0
 800711e:	d048      	beq.n	80071b2 <_malloc_r+0xe6>
 8007120:	6823      	ldr	r3, [r4, #0]
 8007122:	4631      	mov	r1, r6
 8007124:	4638      	mov	r0, r7
 8007126:	eb04 0903 	add.w	r9, r4, r3
 800712a:	f000 fb5d 	bl	80077e8 <_sbrk_r>
 800712e:	4581      	cmp	r9, r0
 8007130:	d13f      	bne.n	80071b2 <_malloc_r+0xe6>
 8007132:	6821      	ldr	r1, [r4, #0]
 8007134:	1a6d      	subs	r5, r5, r1
 8007136:	4629      	mov	r1, r5
 8007138:	4638      	mov	r0, r7
 800713a:	f7ff ffa7 	bl	800708c <sbrk_aligned>
 800713e:	3001      	adds	r0, #1
 8007140:	d037      	beq.n	80071b2 <_malloc_r+0xe6>
 8007142:	6823      	ldr	r3, [r4, #0]
 8007144:	442b      	add	r3, r5
 8007146:	6023      	str	r3, [r4, #0]
 8007148:	f8d8 3000 	ldr.w	r3, [r8]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d038      	beq.n	80071c2 <_malloc_r+0xf6>
 8007150:	685a      	ldr	r2, [r3, #4]
 8007152:	42a2      	cmp	r2, r4
 8007154:	d12b      	bne.n	80071ae <_malloc_r+0xe2>
 8007156:	2200      	movs	r2, #0
 8007158:	605a      	str	r2, [r3, #4]
 800715a:	e00f      	b.n	800717c <_malloc_r+0xb0>
 800715c:	6822      	ldr	r2, [r4, #0]
 800715e:	1b52      	subs	r2, r2, r5
 8007160:	d41f      	bmi.n	80071a2 <_malloc_r+0xd6>
 8007162:	2a0b      	cmp	r2, #11
 8007164:	d917      	bls.n	8007196 <_malloc_r+0xca>
 8007166:	1961      	adds	r1, r4, r5
 8007168:	42a3      	cmp	r3, r4
 800716a:	6025      	str	r5, [r4, #0]
 800716c:	bf18      	it	ne
 800716e:	6059      	strne	r1, [r3, #4]
 8007170:	6863      	ldr	r3, [r4, #4]
 8007172:	bf08      	it	eq
 8007174:	f8c8 1000 	streq.w	r1, [r8]
 8007178:	5162      	str	r2, [r4, r5]
 800717a:	604b      	str	r3, [r1, #4]
 800717c:	4638      	mov	r0, r7
 800717e:	f104 060b 	add.w	r6, r4, #11
 8007182:	f000 f829 	bl	80071d8 <__malloc_unlock>
 8007186:	f026 0607 	bic.w	r6, r6, #7
 800718a:	1d23      	adds	r3, r4, #4
 800718c:	1af2      	subs	r2, r6, r3
 800718e:	d0ae      	beq.n	80070ee <_malloc_r+0x22>
 8007190:	1b9b      	subs	r3, r3, r6
 8007192:	50a3      	str	r3, [r4, r2]
 8007194:	e7ab      	b.n	80070ee <_malloc_r+0x22>
 8007196:	42a3      	cmp	r3, r4
 8007198:	6862      	ldr	r2, [r4, #4]
 800719a:	d1dd      	bne.n	8007158 <_malloc_r+0x8c>
 800719c:	f8c8 2000 	str.w	r2, [r8]
 80071a0:	e7ec      	b.n	800717c <_malloc_r+0xb0>
 80071a2:	4623      	mov	r3, r4
 80071a4:	6864      	ldr	r4, [r4, #4]
 80071a6:	e7ac      	b.n	8007102 <_malloc_r+0x36>
 80071a8:	4634      	mov	r4, r6
 80071aa:	6876      	ldr	r6, [r6, #4]
 80071ac:	e7b4      	b.n	8007118 <_malloc_r+0x4c>
 80071ae:	4613      	mov	r3, r2
 80071b0:	e7cc      	b.n	800714c <_malloc_r+0x80>
 80071b2:	230c      	movs	r3, #12
 80071b4:	603b      	str	r3, [r7, #0]
 80071b6:	4638      	mov	r0, r7
 80071b8:	f000 f80e 	bl	80071d8 <__malloc_unlock>
 80071bc:	e797      	b.n	80070ee <_malloc_r+0x22>
 80071be:	6025      	str	r5, [r4, #0]
 80071c0:	e7dc      	b.n	800717c <_malloc_r+0xb0>
 80071c2:	605b      	str	r3, [r3, #4]
 80071c4:	deff      	udf	#255	; 0xff
 80071c6:	bf00      	nop
 80071c8:	20014638 	.word	0x20014638

080071cc <__malloc_lock>:
 80071cc:	4801      	ldr	r0, [pc, #4]	; (80071d4 <__malloc_lock+0x8>)
 80071ce:	f7ff bf01 	b.w	8006fd4 <__retarget_lock_acquire_recursive>
 80071d2:	bf00      	nop
 80071d4:	20014634 	.word	0x20014634

080071d8 <__malloc_unlock>:
 80071d8:	4801      	ldr	r0, [pc, #4]	; (80071e0 <__malloc_unlock+0x8>)
 80071da:	f7ff befc 	b.w	8006fd6 <__retarget_lock_release_recursive>
 80071de:	bf00      	nop
 80071e0:	20014634 	.word	0x20014634

080071e4 <__ssputs_r>:
 80071e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071e8:	688e      	ldr	r6, [r1, #8]
 80071ea:	461f      	mov	r7, r3
 80071ec:	42be      	cmp	r6, r7
 80071ee:	680b      	ldr	r3, [r1, #0]
 80071f0:	4682      	mov	sl, r0
 80071f2:	460c      	mov	r4, r1
 80071f4:	4690      	mov	r8, r2
 80071f6:	d82c      	bhi.n	8007252 <__ssputs_r+0x6e>
 80071f8:	898a      	ldrh	r2, [r1, #12]
 80071fa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80071fe:	d026      	beq.n	800724e <__ssputs_r+0x6a>
 8007200:	6965      	ldr	r5, [r4, #20]
 8007202:	6909      	ldr	r1, [r1, #16]
 8007204:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007208:	eba3 0901 	sub.w	r9, r3, r1
 800720c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007210:	1c7b      	adds	r3, r7, #1
 8007212:	444b      	add	r3, r9
 8007214:	106d      	asrs	r5, r5, #1
 8007216:	429d      	cmp	r5, r3
 8007218:	bf38      	it	cc
 800721a:	461d      	movcc	r5, r3
 800721c:	0553      	lsls	r3, r2, #21
 800721e:	d527      	bpl.n	8007270 <__ssputs_r+0x8c>
 8007220:	4629      	mov	r1, r5
 8007222:	f7ff ff53 	bl	80070cc <_malloc_r>
 8007226:	4606      	mov	r6, r0
 8007228:	b360      	cbz	r0, 8007284 <__ssputs_r+0xa0>
 800722a:	6921      	ldr	r1, [r4, #16]
 800722c:	464a      	mov	r2, r9
 800722e:	f7ff fed3 	bl	8006fd8 <memcpy>
 8007232:	89a3      	ldrh	r3, [r4, #12]
 8007234:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007238:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800723c:	81a3      	strh	r3, [r4, #12]
 800723e:	6126      	str	r6, [r4, #16]
 8007240:	6165      	str	r5, [r4, #20]
 8007242:	444e      	add	r6, r9
 8007244:	eba5 0509 	sub.w	r5, r5, r9
 8007248:	6026      	str	r6, [r4, #0]
 800724a:	60a5      	str	r5, [r4, #8]
 800724c:	463e      	mov	r6, r7
 800724e:	42be      	cmp	r6, r7
 8007250:	d900      	bls.n	8007254 <__ssputs_r+0x70>
 8007252:	463e      	mov	r6, r7
 8007254:	6820      	ldr	r0, [r4, #0]
 8007256:	4632      	mov	r2, r6
 8007258:	4641      	mov	r1, r8
 800725a:	f000 faab 	bl	80077b4 <memmove>
 800725e:	68a3      	ldr	r3, [r4, #8]
 8007260:	1b9b      	subs	r3, r3, r6
 8007262:	60a3      	str	r3, [r4, #8]
 8007264:	6823      	ldr	r3, [r4, #0]
 8007266:	4433      	add	r3, r6
 8007268:	6023      	str	r3, [r4, #0]
 800726a:	2000      	movs	r0, #0
 800726c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007270:	462a      	mov	r2, r5
 8007272:	f000 fac9 	bl	8007808 <_realloc_r>
 8007276:	4606      	mov	r6, r0
 8007278:	2800      	cmp	r0, #0
 800727a:	d1e0      	bne.n	800723e <__ssputs_r+0x5a>
 800727c:	6921      	ldr	r1, [r4, #16]
 800727e:	4650      	mov	r0, sl
 8007280:	f7ff feb8 	bl	8006ff4 <_free_r>
 8007284:	230c      	movs	r3, #12
 8007286:	f8ca 3000 	str.w	r3, [sl]
 800728a:	89a3      	ldrh	r3, [r4, #12]
 800728c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007290:	81a3      	strh	r3, [r4, #12]
 8007292:	f04f 30ff 	mov.w	r0, #4294967295
 8007296:	e7e9      	b.n	800726c <__ssputs_r+0x88>

08007298 <_svfiprintf_r>:
 8007298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800729c:	4698      	mov	r8, r3
 800729e:	898b      	ldrh	r3, [r1, #12]
 80072a0:	061b      	lsls	r3, r3, #24
 80072a2:	b09d      	sub	sp, #116	; 0x74
 80072a4:	4607      	mov	r7, r0
 80072a6:	460d      	mov	r5, r1
 80072a8:	4614      	mov	r4, r2
 80072aa:	d50e      	bpl.n	80072ca <_svfiprintf_r+0x32>
 80072ac:	690b      	ldr	r3, [r1, #16]
 80072ae:	b963      	cbnz	r3, 80072ca <_svfiprintf_r+0x32>
 80072b0:	2140      	movs	r1, #64	; 0x40
 80072b2:	f7ff ff0b 	bl	80070cc <_malloc_r>
 80072b6:	6028      	str	r0, [r5, #0]
 80072b8:	6128      	str	r0, [r5, #16]
 80072ba:	b920      	cbnz	r0, 80072c6 <_svfiprintf_r+0x2e>
 80072bc:	230c      	movs	r3, #12
 80072be:	603b      	str	r3, [r7, #0]
 80072c0:	f04f 30ff 	mov.w	r0, #4294967295
 80072c4:	e0d0      	b.n	8007468 <_svfiprintf_r+0x1d0>
 80072c6:	2340      	movs	r3, #64	; 0x40
 80072c8:	616b      	str	r3, [r5, #20]
 80072ca:	2300      	movs	r3, #0
 80072cc:	9309      	str	r3, [sp, #36]	; 0x24
 80072ce:	2320      	movs	r3, #32
 80072d0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80072d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80072d8:	2330      	movs	r3, #48	; 0x30
 80072da:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007480 <_svfiprintf_r+0x1e8>
 80072de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80072e2:	f04f 0901 	mov.w	r9, #1
 80072e6:	4623      	mov	r3, r4
 80072e8:	469a      	mov	sl, r3
 80072ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072ee:	b10a      	cbz	r2, 80072f4 <_svfiprintf_r+0x5c>
 80072f0:	2a25      	cmp	r2, #37	; 0x25
 80072f2:	d1f9      	bne.n	80072e8 <_svfiprintf_r+0x50>
 80072f4:	ebba 0b04 	subs.w	fp, sl, r4
 80072f8:	d00b      	beq.n	8007312 <_svfiprintf_r+0x7a>
 80072fa:	465b      	mov	r3, fp
 80072fc:	4622      	mov	r2, r4
 80072fe:	4629      	mov	r1, r5
 8007300:	4638      	mov	r0, r7
 8007302:	f7ff ff6f 	bl	80071e4 <__ssputs_r>
 8007306:	3001      	adds	r0, #1
 8007308:	f000 80a9 	beq.w	800745e <_svfiprintf_r+0x1c6>
 800730c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800730e:	445a      	add	r2, fp
 8007310:	9209      	str	r2, [sp, #36]	; 0x24
 8007312:	f89a 3000 	ldrb.w	r3, [sl]
 8007316:	2b00      	cmp	r3, #0
 8007318:	f000 80a1 	beq.w	800745e <_svfiprintf_r+0x1c6>
 800731c:	2300      	movs	r3, #0
 800731e:	f04f 32ff 	mov.w	r2, #4294967295
 8007322:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007326:	f10a 0a01 	add.w	sl, sl, #1
 800732a:	9304      	str	r3, [sp, #16]
 800732c:	9307      	str	r3, [sp, #28]
 800732e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007332:	931a      	str	r3, [sp, #104]	; 0x68
 8007334:	4654      	mov	r4, sl
 8007336:	2205      	movs	r2, #5
 8007338:	f814 1b01 	ldrb.w	r1, [r4], #1
 800733c:	4850      	ldr	r0, [pc, #320]	; (8007480 <_svfiprintf_r+0x1e8>)
 800733e:	f7f8 ffb7 	bl	80002b0 <memchr>
 8007342:	9a04      	ldr	r2, [sp, #16]
 8007344:	b9d8      	cbnz	r0, 800737e <_svfiprintf_r+0xe6>
 8007346:	06d0      	lsls	r0, r2, #27
 8007348:	bf44      	itt	mi
 800734a:	2320      	movmi	r3, #32
 800734c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007350:	0711      	lsls	r1, r2, #28
 8007352:	bf44      	itt	mi
 8007354:	232b      	movmi	r3, #43	; 0x2b
 8007356:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800735a:	f89a 3000 	ldrb.w	r3, [sl]
 800735e:	2b2a      	cmp	r3, #42	; 0x2a
 8007360:	d015      	beq.n	800738e <_svfiprintf_r+0xf6>
 8007362:	9a07      	ldr	r2, [sp, #28]
 8007364:	4654      	mov	r4, sl
 8007366:	2000      	movs	r0, #0
 8007368:	f04f 0c0a 	mov.w	ip, #10
 800736c:	4621      	mov	r1, r4
 800736e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007372:	3b30      	subs	r3, #48	; 0x30
 8007374:	2b09      	cmp	r3, #9
 8007376:	d94d      	bls.n	8007414 <_svfiprintf_r+0x17c>
 8007378:	b1b0      	cbz	r0, 80073a8 <_svfiprintf_r+0x110>
 800737a:	9207      	str	r2, [sp, #28]
 800737c:	e014      	b.n	80073a8 <_svfiprintf_r+0x110>
 800737e:	eba0 0308 	sub.w	r3, r0, r8
 8007382:	fa09 f303 	lsl.w	r3, r9, r3
 8007386:	4313      	orrs	r3, r2
 8007388:	9304      	str	r3, [sp, #16]
 800738a:	46a2      	mov	sl, r4
 800738c:	e7d2      	b.n	8007334 <_svfiprintf_r+0x9c>
 800738e:	9b03      	ldr	r3, [sp, #12]
 8007390:	1d19      	adds	r1, r3, #4
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	9103      	str	r1, [sp, #12]
 8007396:	2b00      	cmp	r3, #0
 8007398:	bfbb      	ittet	lt
 800739a:	425b      	neglt	r3, r3
 800739c:	f042 0202 	orrlt.w	r2, r2, #2
 80073a0:	9307      	strge	r3, [sp, #28]
 80073a2:	9307      	strlt	r3, [sp, #28]
 80073a4:	bfb8      	it	lt
 80073a6:	9204      	strlt	r2, [sp, #16]
 80073a8:	7823      	ldrb	r3, [r4, #0]
 80073aa:	2b2e      	cmp	r3, #46	; 0x2e
 80073ac:	d10c      	bne.n	80073c8 <_svfiprintf_r+0x130>
 80073ae:	7863      	ldrb	r3, [r4, #1]
 80073b0:	2b2a      	cmp	r3, #42	; 0x2a
 80073b2:	d134      	bne.n	800741e <_svfiprintf_r+0x186>
 80073b4:	9b03      	ldr	r3, [sp, #12]
 80073b6:	1d1a      	adds	r2, r3, #4
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	9203      	str	r2, [sp, #12]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	bfb8      	it	lt
 80073c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80073c4:	3402      	adds	r4, #2
 80073c6:	9305      	str	r3, [sp, #20]
 80073c8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007490 <_svfiprintf_r+0x1f8>
 80073cc:	7821      	ldrb	r1, [r4, #0]
 80073ce:	2203      	movs	r2, #3
 80073d0:	4650      	mov	r0, sl
 80073d2:	f7f8 ff6d 	bl	80002b0 <memchr>
 80073d6:	b138      	cbz	r0, 80073e8 <_svfiprintf_r+0x150>
 80073d8:	9b04      	ldr	r3, [sp, #16]
 80073da:	eba0 000a 	sub.w	r0, r0, sl
 80073de:	2240      	movs	r2, #64	; 0x40
 80073e0:	4082      	lsls	r2, r0
 80073e2:	4313      	orrs	r3, r2
 80073e4:	3401      	adds	r4, #1
 80073e6:	9304      	str	r3, [sp, #16]
 80073e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073ec:	4825      	ldr	r0, [pc, #148]	; (8007484 <_svfiprintf_r+0x1ec>)
 80073ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80073f2:	2206      	movs	r2, #6
 80073f4:	f7f8 ff5c 	bl	80002b0 <memchr>
 80073f8:	2800      	cmp	r0, #0
 80073fa:	d038      	beq.n	800746e <_svfiprintf_r+0x1d6>
 80073fc:	4b22      	ldr	r3, [pc, #136]	; (8007488 <_svfiprintf_r+0x1f0>)
 80073fe:	bb1b      	cbnz	r3, 8007448 <_svfiprintf_r+0x1b0>
 8007400:	9b03      	ldr	r3, [sp, #12]
 8007402:	3307      	adds	r3, #7
 8007404:	f023 0307 	bic.w	r3, r3, #7
 8007408:	3308      	adds	r3, #8
 800740a:	9303      	str	r3, [sp, #12]
 800740c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800740e:	4433      	add	r3, r6
 8007410:	9309      	str	r3, [sp, #36]	; 0x24
 8007412:	e768      	b.n	80072e6 <_svfiprintf_r+0x4e>
 8007414:	fb0c 3202 	mla	r2, ip, r2, r3
 8007418:	460c      	mov	r4, r1
 800741a:	2001      	movs	r0, #1
 800741c:	e7a6      	b.n	800736c <_svfiprintf_r+0xd4>
 800741e:	2300      	movs	r3, #0
 8007420:	3401      	adds	r4, #1
 8007422:	9305      	str	r3, [sp, #20]
 8007424:	4619      	mov	r1, r3
 8007426:	f04f 0c0a 	mov.w	ip, #10
 800742a:	4620      	mov	r0, r4
 800742c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007430:	3a30      	subs	r2, #48	; 0x30
 8007432:	2a09      	cmp	r2, #9
 8007434:	d903      	bls.n	800743e <_svfiprintf_r+0x1a6>
 8007436:	2b00      	cmp	r3, #0
 8007438:	d0c6      	beq.n	80073c8 <_svfiprintf_r+0x130>
 800743a:	9105      	str	r1, [sp, #20]
 800743c:	e7c4      	b.n	80073c8 <_svfiprintf_r+0x130>
 800743e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007442:	4604      	mov	r4, r0
 8007444:	2301      	movs	r3, #1
 8007446:	e7f0      	b.n	800742a <_svfiprintf_r+0x192>
 8007448:	ab03      	add	r3, sp, #12
 800744a:	9300      	str	r3, [sp, #0]
 800744c:	462a      	mov	r2, r5
 800744e:	4b0f      	ldr	r3, [pc, #60]	; (800748c <_svfiprintf_r+0x1f4>)
 8007450:	a904      	add	r1, sp, #16
 8007452:	4638      	mov	r0, r7
 8007454:	f3af 8000 	nop.w
 8007458:	1c42      	adds	r2, r0, #1
 800745a:	4606      	mov	r6, r0
 800745c:	d1d6      	bne.n	800740c <_svfiprintf_r+0x174>
 800745e:	89ab      	ldrh	r3, [r5, #12]
 8007460:	065b      	lsls	r3, r3, #25
 8007462:	f53f af2d 	bmi.w	80072c0 <_svfiprintf_r+0x28>
 8007466:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007468:	b01d      	add	sp, #116	; 0x74
 800746a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800746e:	ab03      	add	r3, sp, #12
 8007470:	9300      	str	r3, [sp, #0]
 8007472:	462a      	mov	r2, r5
 8007474:	4b05      	ldr	r3, [pc, #20]	; (800748c <_svfiprintf_r+0x1f4>)
 8007476:	a904      	add	r1, sp, #16
 8007478:	4638      	mov	r0, r7
 800747a:	f000 f879 	bl	8007570 <_printf_i>
 800747e:	e7eb      	b.n	8007458 <_svfiprintf_r+0x1c0>
 8007480:	08007a04 	.word	0x08007a04
 8007484:	08007a0e 	.word	0x08007a0e
 8007488:	00000000 	.word	0x00000000
 800748c:	080071e5 	.word	0x080071e5
 8007490:	08007a0a 	.word	0x08007a0a

08007494 <_printf_common>:
 8007494:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007498:	4616      	mov	r6, r2
 800749a:	4699      	mov	r9, r3
 800749c:	688a      	ldr	r2, [r1, #8]
 800749e:	690b      	ldr	r3, [r1, #16]
 80074a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80074a4:	4293      	cmp	r3, r2
 80074a6:	bfb8      	it	lt
 80074a8:	4613      	movlt	r3, r2
 80074aa:	6033      	str	r3, [r6, #0]
 80074ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80074b0:	4607      	mov	r7, r0
 80074b2:	460c      	mov	r4, r1
 80074b4:	b10a      	cbz	r2, 80074ba <_printf_common+0x26>
 80074b6:	3301      	adds	r3, #1
 80074b8:	6033      	str	r3, [r6, #0]
 80074ba:	6823      	ldr	r3, [r4, #0]
 80074bc:	0699      	lsls	r1, r3, #26
 80074be:	bf42      	ittt	mi
 80074c0:	6833      	ldrmi	r3, [r6, #0]
 80074c2:	3302      	addmi	r3, #2
 80074c4:	6033      	strmi	r3, [r6, #0]
 80074c6:	6825      	ldr	r5, [r4, #0]
 80074c8:	f015 0506 	ands.w	r5, r5, #6
 80074cc:	d106      	bne.n	80074dc <_printf_common+0x48>
 80074ce:	f104 0a19 	add.w	sl, r4, #25
 80074d2:	68e3      	ldr	r3, [r4, #12]
 80074d4:	6832      	ldr	r2, [r6, #0]
 80074d6:	1a9b      	subs	r3, r3, r2
 80074d8:	42ab      	cmp	r3, r5
 80074da:	dc26      	bgt.n	800752a <_printf_common+0x96>
 80074dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80074e0:	1e13      	subs	r3, r2, #0
 80074e2:	6822      	ldr	r2, [r4, #0]
 80074e4:	bf18      	it	ne
 80074e6:	2301      	movne	r3, #1
 80074e8:	0692      	lsls	r2, r2, #26
 80074ea:	d42b      	bmi.n	8007544 <_printf_common+0xb0>
 80074ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80074f0:	4649      	mov	r1, r9
 80074f2:	4638      	mov	r0, r7
 80074f4:	47c0      	blx	r8
 80074f6:	3001      	adds	r0, #1
 80074f8:	d01e      	beq.n	8007538 <_printf_common+0xa4>
 80074fa:	6823      	ldr	r3, [r4, #0]
 80074fc:	6922      	ldr	r2, [r4, #16]
 80074fe:	f003 0306 	and.w	r3, r3, #6
 8007502:	2b04      	cmp	r3, #4
 8007504:	bf02      	ittt	eq
 8007506:	68e5      	ldreq	r5, [r4, #12]
 8007508:	6833      	ldreq	r3, [r6, #0]
 800750a:	1aed      	subeq	r5, r5, r3
 800750c:	68a3      	ldr	r3, [r4, #8]
 800750e:	bf0c      	ite	eq
 8007510:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007514:	2500      	movne	r5, #0
 8007516:	4293      	cmp	r3, r2
 8007518:	bfc4      	itt	gt
 800751a:	1a9b      	subgt	r3, r3, r2
 800751c:	18ed      	addgt	r5, r5, r3
 800751e:	2600      	movs	r6, #0
 8007520:	341a      	adds	r4, #26
 8007522:	42b5      	cmp	r5, r6
 8007524:	d11a      	bne.n	800755c <_printf_common+0xc8>
 8007526:	2000      	movs	r0, #0
 8007528:	e008      	b.n	800753c <_printf_common+0xa8>
 800752a:	2301      	movs	r3, #1
 800752c:	4652      	mov	r2, sl
 800752e:	4649      	mov	r1, r9
 8007530:	4638      	mov	r0, r7
 8007532:	47c0      	blx	r8
 8007534:	3001      	adds	r0, #1
 8007536:	d103      	bne.n	8007540 <_printf_common+0xac>
 8007538:	f04f 30ff 	mov.w	r0, #4294967295
 800753c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007540:	3501      	adds	r5, #1
 8007542:	e7c6      	b.n	80074d2 <_printf_common+0x3e>
 8007544:	18e1      	adds	r1, r4, r3
 8007546:	1c5a      	adds	r2, r3, #1
 8007548:	2030      	movs	r0, #48	; 0x30
 800754a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800754e:	4422      	add	r2, r4
 8007550:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007554:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007558:	3302      	adds	r3, #2
 800755a:	e7c7      	b.n	80074ec <_printf_common+0x58>
 800755c:	2301      	movs	r3, #1
 800755e:	4622      	mov	r2, r4
 8007560:	4649      	mov	r1, r9
 8007562:	4638      	mov	r0, r7
 8007564:	47c0      	blx	r8
 8007566:	3001      	adds	r0, #1
 8007568:	d0e6      	beq.n	8007538 <_printf_common+0xa4>
 800756a:	3601      	adds	r6, #1
 800756c:	e7d9      	b.n	8007522 <_printf_common+0x8e>
	...

08007570 <_printf_i>:
 8007570:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007574:	7e0f      	ldrb	r7, [r1, #24]
 8007576:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007578:	2f78      	cmp	r7, #120	; 0x78
 800757a:	4691      	mov	r9, r2
 800757c:	4680      	mov	r8, r0
 800757e:	460c      	mov	r4, r1
 8007580:	469a      	mov	sl, r3
 8007582:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007586:	d807      	bhi.n	8007598 <_printf_i+0x28>
 8007588:	2f62      	cmp	r7, #98	; 0x62
 800758a:	d80a      	bhi.n	80075a2 <_printf_i+0x32>
 800758c:	2f00      	cmp	r7, #0
 800758e:	f000 80d4 	beq.w	800773a <_printf_i+0x1ca>
 8007592:	2f58      	cmp	r7, #88	; 0x58
 8007594:	f000 80c0 	beq.w	8007718 <_printf_i+0x1a8>
 8007598:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800759c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80075a0:	e03a      	b.n	8007618 <_printf_i+0xa8>
 80075a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80075a6:	2b15      	cmp	r3, #21
 80075a8:	d8f6      	bhi.n	8007598 <_printf_i+0x28>
 80075aa:	a101      	add	r1, pc, #4	; (adr r1, 80075b0 <_printf_i+0x40>)
 80075ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80075b0:	08007609 	.word	0x08007609
 80075b4:	0800761d 	.word	0x0800761d
 80075b8:	08007599 	.word	0x08007599
 80075bc:	08007599 	.word	0x08007599
 80075c0:	08007599 	.word	0x08007599
 80075c4:	08007599 	.word	0x08007599
 80075c8:	0800761d 	.word	0x0800761d
 80075cc:	08007599 	.word	0x08007599
 80075d0:	08007599 	.word	0x08007599
 80075d4:	08007599 	.word	0x08007599
 80075d8:	08007599 	.word	0x08007599
 80075dc:	08007721 	.word	0x08007721
 80075e0:	08007649 	.word	0x08007649
 80075e4:	080076db 	.word	0x080076db
 80075e8:	08007599 	.word	0x08007599
 80075ec:	08007599 	.word	0x08007599
 80075f0:	08007743 	.word	0x08007743
 80075f4:	08007599 	.word	0x08007599
 80075f8:	08007649 	.word	0x08007649
 80075fc:	08007599 	.word	0x08007599
 8007600:	08007599 	.word	0x08007599
 8007604:	080076e3 	.word	0x080076e3
 8007608:	682b      	ldr	r3, [r5, #0]
 800760a:	1d1a      	adds	r2, r3, #4
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	602a      	str	r2, [r5, #0]
 8007610:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007614:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007618:	2301      	movs	r3, #1
 800761a:	e09f      	b.n	800775c <_printf_i+0x1ec>
 800761c:	6820      	ldr	r0, [r4, #0]
 800761e:	682b      	ldr	r3, [r5, #0]
 8007620:	0607      	lsls	r7, r0, #24
 8007622:	f103 0104 	add.w	r1, r3, #4
 8007626:	6029      	str	r1, [r5, #0]
 8007628:	d501      	bpl.n	800762e <_printf_i+0xbe>
 800762a:	681e      	ldr	r6, [r3, #0]
 800762c:	e003      	b.n	8007636 <_printf_i+0xc6>
 800762e:	0646      	lsls	r6, r0, #25
 8007630:	d5fb      	bpl.n	800762a <_printf_i+0xba>
 8007632:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007636:	2e00      	cmp	r6, #0
 8007638:	da03      	bge.n	8007642 <_printf_i+0xd2>
 800763a:	232d      	movs	r3, #45	; 0x2d
 800763c:	4276      	negs	r6, r6
 800763e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007642:	485a      	ldr	r0, [pc, #360]	; (80077ac <_printf_i+0x23c>)
 8007644:	230a      	movs	r3, #10
 8007646:	e012      	b.n	800766e <_printf_i+0xfe>
 8007648:	682b      	ldr	r3, [r5, #0]
 800764a:	6820      	ldr	r0, [r4, #0]
 800764c:	1d19      	adds	r1, r3, #4
 800764e:	6029      	str	r1, [r5, #0]
 8007650:	0605      	lsls	r5, r0, #24
 8007652:	d501      	bpl.n	8007658 <_printf_i+0xe8>
 8007654:	681e      	ldr	r6, [r3, #0]
 8007656:	e002      	b.n	800765e <_printf_i+0xee>
 8007658:	0641      	lsls	r1, r0, #25
 800765a:	d5fb      	bpl.n	8007654 <_printf_i+0xe4>
 800765c:	881e      	ldrh	r6, [r3, #0]
 800765e:	4853      	ldr	r0, [pc, #332]	; (80077ac <_printf_i+0x23c>)
 8007660:	2f6f      	cmp	r7, #111	; 0x6f
 8007662:	bf0c      	ite	eq
 8007664:	2308      	moveq	r3, #8
 8007666:	230a      	movne	r3, #10
 8007668:	2100      	movs	r1, #0
 800766a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800766e:	6865      	ldr	r5, [r4, #4]
 8007670:	60a5      	str	r5, [r4, #8]
 8007672:	2d00      	cmp	r5, #0
 8007674:	bfa2      	ittt	ge
 8007676:	6821      	ldrge	r1, [r4, #0]
 8007678:	f021 0104 	bicge.w	r1, r1, #4
 800767c:	6021      	strge	r1, [r4, #0]
 800767e:	b90e      	cbnz	r6, 8007684 <_printf_i+0x114>
 8007680:	2d00      	cmp	r5, #0
 8007682:	d04b      	beq.n	800771c <_printf_i+0x1ac>
 8007684:	4615      	mov	r5, r2
 8007686:	fbb6 f1f3 	udiv	r1, r6, r3
 800768a:	fb03 6711 	mls	r7, r3, r1, r6
 800768e:	5dc7      	ldrb	r7, [r0, r7]
 8007690:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007694:	4637      	mov	r7, r6
 8007696:	42bb      	cmp	r3, r7
 8007698:	460e      	mov	r6, r1
 800769a:	d9f4      	bls.n	8007686 <_printf_i+0x116>
 800769c:	2b08      	cmp	r3, #8
 800769e:	d10b      	bne.n	80076b8 <_printf_i+0x148>
 80076a0:	6823      	ldr	r3, [r4, #0]
 80076a2:	07de      	lsls	r6, r3, #31
 80076a4:	d508      	bpl.n	80076b8 <_printf_i+0x148>
 80076a6:	6923      	ldr	r3, [r4, #16]
 80076a8:	6861      	ldr	r1, [r4, #4]
 80076aa:	4299      	cmp	r1, r3
 80076ac:	bfde      	ittt	le
 80076ae:	2330      	movle	r3, #48	; 0x30
 80076b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80076b4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80076b8:	1b52      	subs	r2, r2, r5
 80076ba:	6122      	str	r2, [r4, #16]
 80076bc:	f8cd a000 	str.w	sl, [sp]
 80076c0:	464b      	mov	r3, r9
 80076c2:	aa03      	add	r2, sp, #12
 80076c4:	4621      	mov	r1, r4
 80076c6:	4640      	mov	r0, r8
 80076c8:	f7ff fee4 	bl	8007494 <_printf_common>
 80076cc:	3001      	adds	r0, #1
 80076ce:	d14a      	bne.n	8007766 <_printf_i+0x1f6>
 80076d0:	f04f 30ff 	mov.w	r0, #4294967295
 80076d4:	b004      	add	sp, #16
 80076d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076da:	6823      	ldr	r3, [r4, #0]
 80076dc:	f043 0320 	orr.w	r3, r3, #32
 80076e0:	6023      	str	r3, [r4, #0]
 80076e2:	4833      	ldr	r0, [pc, #204]	; (80077b0 <_printf_i+0x240>)
 80076e4:	2778      	movs	r7, #120	; 0x78
 80076e6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80076ea:	6823      	ldr	r3, [r4, #0]
 80076ec:	6829      	ldr	r1, [r5, #0]
 80076ee:	061f      	lsls	r7, r3, #24
 80076f0:	f851 6b04 	ldr.w	r6, [r1], #4
 80076f4:	d402      	bmi.n	80076fc <_printf_i+0x18c>
 80076f6:	065f      	lsls	r7, r3, #25
 80076f8:	bf48      	it	mi
 80076fa:	b2b6      	uxthmi	r6, r6
 80076fc:	07df      	lsls	r7, r3, #31
 80076fe:	bf48      	it	mi
 8007700:	f043 0320 	orrmi.w	r3, r3, #32
 8007704:	6029      	str	r1, [r5, #0]
 8007706:	bf48      	it	mi
 8007708:	6023      	strmi	r3, [r4, #0]
 800770a:	b91e      	cbnz	r6, 8007714 <_printf_i+0x1a4>
 800770c:	6823      	ldr	r3, [r4, #0]
 800770e:	f023 0320 	bic.w	r3, r3, #32
 8007712:	6023      	str	r3, [r4, #0]
 8007714:	2310      	movs	r3, #16
 8007716:	e7a7      	b.n	8007668 <_printf_i+0xf8>
 8007718:	4824      	ldr	r0, [pc, #144]	; (80077ac <_printf_i+0x23c>)
 800771a:	e7e4      	b.n	80076e6 <_printf_i+0x176>
 800771c:	4615      	mov	r5, r2
 800771e:	e7bd      	b.n	800769c <_printf_i+0x12c>
 8007720:	682b      	ldr	r3, [r5, #0]
 8007722:	6826      	ldr	r6, [r4, #0]
 8007724:	6961      	ldr	r1, [r4, #20]
 8007726:	1d18      	adds	r0, r3, #4
 8007728:	6028      	str	r0, [r5, #0]
 800772a:	0635      	lsls	r5, r6, #24
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	d501      	bpl.n	8007734 <_printf_i+0x1c4>
 8007730:	6019      	str	r1, [r3, #0]
 8007732:	e002      	b.n	800773a <_printf_i+0x1ca>
 8007734:	0670      	lsls	r0, r6, #25
 8007736:	d5fb      	bpl.n	8007730 <_printf_i+0x1c0>
 8007738:	8019      	strh	r1, [r3, #0]
 800773a:	2300      	movs	r3, #0
 800773c:	6123      	str	r3, [r4, #16]
 800773e:	4615      	mov	r5, r2
 8007740:	e7bc      	b.n	80076bc <_printf_i+0x14c>
 8007742:	682b      	ldr	r3, [r5, #0]
 8007744:	1d1a      	adds	r2, r3, #4
 8007746:	602a      	str	r2, [r5, #0]
 8007748:	681d      	ldr	r5, [r3, #0]
 800774a:	6862      	ldr	r2, [r4, #4]
 800774c:	2100      	movs	r1, #0
 800774e:	4628      	mov	r0, r5
 8007750:	f7f8 fdae 	bl	80002b0 <memchr>
 8007754:	b108      	cbz	r0, 800775a <_printf_i+0x1ea>
 8007756:	1b40      	subs	r0, r0, r5
 8007758:	6060      	str	r0, [r4, #4]
 800775a:	6863      	ldr	r3, [r4, #4]
 800775c:	6123      	str	r3, [r4, #16]
 800775e:	2300      	movs	r3, #0
 8007760:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007764:	e7aa      	b.n	80076bc <_printf_i+0x14c>
 8007766:	6923      	ldr	r3, [r4, #16]
 8007768:	462a      	mov	r2, r5
 800776a:	4649      	mov	r1, r9
 800776c:	4640      	mov	r0, r8
 800776e:	47d0      	blx	sl
 8007770:	3001      	adds	r0, #1
 8007772:	d0ad      	beq.n	80076d0 <_printf_i+0x160>
 8007774:	6823      	ldr	r3, [r4, #0]
 8007776:	079b      	lsls	r3, r3, #30
 8007778:	d413      	bmi.n	80077a2 <_printf_i+0x232>
 800777a:	68e0      	ldr	r0, [r4, #12]
 800777c:	9b03      	ldr	r3, [sp, #12]
 800777e:	4298      	cmp	r0, r3
 8007780:	bfb8      	it	lt
 8007782:	4618      	movlt	r0, r3
 8007784:	e7a6      	b.n	80076d4 <_printf_i+0x164>
 8007786:	2301      	movs	r3, #1
 8007788:	4632      	mov	r2, r6
 800778a:	4649      	mov	r1, r9
 800778c:	4640      	mov	r0, r8
 800778e:	47d0      	blx	sl
 8007790:	3001      	adds	r0, #1
 8007792:	d09d      	beq.n	80076d0 <_printf_i+0x160>
 8007794:	3501      	adds	r5, #1
 8007796:	68e3      	ldr	r3, [r4, #12]
 8007798:	9903      	ldr	r1, [sp, #12]
 800779a:	1a5b      	subs	r3, r3, r1
 800779c:	42ab      	cmp	r3, r5
 800779e:	dcf2      	bgt.n	8007786 <_printf_i+0x216>
 80077a0:	e7eb      	b.n	800777a <_printf_i+0x20a>
 80077a2:	2500      	movs	r5, #0
 80077a4:	f104 0619 	add.w	r6, r4, #25
 80077a8:	e7f5      	b.n	8007796 <_printf_i+0x226>
 80077aa:	bf00      	nop
 80077ac:	08007a15 	.word	0x08007a15
 80077b0:	08007a26 	.word	0x08007a26

080077b4 <memmove>:
 80077b4:	4288      	cmp	r0, r1
 80077b6:	b510      	push	{r4, lr}
 80077b8:	eb01 0402 	add.w	r4, r1, r2
 80077bc:	d902      	bls.n	80077c4 <memmove+0x10>
 80077be:	4284      	cmp	r4, r0
 80077c0:	4623      	mov	r3, r4
 80077c2:	d807      	bhi.n	80077d4 <memmove+0x20>
 80077c4:	1e43      	subs	r3, r0, #1
 80077c6:	42a1      	cmp	r1, r4
 80077c8:	d008      	beq.n	80077dc <memmove+0x28>
 80077ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80077ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80077d2:	e7f8      	b.n	80077c6 <memmove+0x12>
 80077d4:	4402      	add	r2, r0
 80077d6:	4601      	mov	r1, r0
 80077d8:	428a      	cmp	r2, r1
 80077da:	d100      	bne.n	80077de <memmove+0x2a>
 80077dc:	bd10      	pop	{r4, pc}
 80077de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80077e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80077e6:	e7f7      	b.n	80077d8 <memmove+0x24>

080077e8 <_sbrk_r>:
 80077e8:	b538      	push	{r3, r4, r5, lr}
 80077ea:	4d06      	ldr	r5, [pc, #24]	; (8007804 <_sbrk_r+0x1c>)
 80077ec:	2300      	movs	r3, #0
 80077ee:	4604      	mov	r4, r0
 80077f0:	4608      	mov	r0, r1
 80077f2:	602b      	str	r3, [r5, #0]
 80077f4:	f000 f840 	bl	8007878 <_sbrk>
 80077f8:	1c43      	adds	r3, r0, #1
 80077fa:	d102      	bne.n	8007802 <_sbrk_r+0x1a>
 80077fc:	682b      	ldr	r3, [r5, #0]
 80077fe:	b103      	cbz	r3, 8007802 <_sbrk_r+0x1a>
 8007800:	6023      	str	r3, [r4, #0]
 8007802:	bd38      	pop	{r3, r4, r5, pc}
 8007804:	20014630 	.word	0x20014630

08007808 <_realloc_r>:
 8007808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800780c:	4680      	mov	r8, r0
 800780e:	4614      	mov	r4, r2
 8007810:	460e      	mov	r6, r1
 8007812:	b921      	cbnz	r1, 800781e <_realloc_r+0x16>
 8007814:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007818:	4611      	mov	r1, r2
 800781a:	f7ff bc57 	b.w	80070cc <_malloc_r>
 800781e:	b92a      	cbnz	r2, 800782c <_realloc_r+0x24>
 8007820:	f7ff fbe8 	bl	8006ff4 <_free_r>
 8007824:	4625      	mov	r5, r4
 8007826:	4628      	mov	r0, r5
 8007828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800782c:	f000 f81b 	bl	8007866 <_malloc_usable_size_r>
 8007830:	4284      	cmp	r4, r0
 8007832:	4607      	mov	r7, r0
 8007834:	d802      	bhi.n	800783c <_realloc_r+0x34>
 8007836:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800783a:	d812      	bhi.n	8007862 <_realloc_r+0x5a>
 800783c:	4621      	mov	r1, r4
 800783e:	4640      	mov	r0, r8
 8007840:	f7ff fc44 	bl	80070cc <_malloc_r>
 8007844:	4605      	mov	r5, r0
 8007846:	2800      	cmp	r0, #0
 8007848:	d0ed      	beq.n	8007826 <_realloc_r+0x1e>
 800784a:	42bc      	cmp	r4, r7
 800784c:	4622      	mov	r2, r4
 800784e:	4631      	mov	r1, r6
 8007850:	bf28      	it	cs
 8007852:	463a      	movcs	r2, r7
 8007854:	f7ff fbc0 	bl	8006fd8 <memcpy>
 8007858:	4631      	mov	r1, r6
 800785a:	4640      	mov	r0, r8
 800785c:	f7ff fbca 	bl	8006ff4 <_free_r>
 8007860:	e7e1      	b.n	8007826 <_realloc_r+0x1e>
 8007862:	4635      	mov	r5, r6
 8007864:	e7df      	b.n	8007826 <_realloc_r+0x1e>

08007866 <_malloc_usable_size_r>:
 8007866:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800786a:	1f18      	subs	r0, r3, #4
 800786c:	2b00      	cmp	r3, #0
 800786e:	bfbc      	itt	lt
 8007870:	580b      	ldrlt	r3, [r1, r0]
 8007872:	18c0      	addlt	r0, r0, r3
 8007874:	4770      	bx	lr
	...

08007878 <_sbrk>:
 8007878:	4a04      	ldr	r2, [pc, #16]	; (800788c <_sbrk+0x14>)
 800787a:	6811      	ldr	r1, [r2, #0]
 800787c:	4603      	mov	r3, r0
 800787e:	b909      	cbnz	r1, 8007884 <_sbrk+0xc>
 8007880:	4903      	ldr	r1, [pc, #12]	; (8007890 <_sbrk+0x18>)
 8007882:	6011      	str	r1, [r2, #0]
 8007884:	6810      	ldr	r0, [r2, #0]
 8007886:	4403      	add	r3, r0
 8007888:	6013      	str	r3, [r2, #0]
 800788a:	4770      	bx	lr
 800788c:	20014640 	.word	0x20014640
 8007890:	20014648 	.word	0x20014648

08007894 <_init>:
 8007894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007896:	bf00      	nop
 8007898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800789a:	bc08      	pop	{r3}
 800789c:	469e      	mov	lr, r3
 800789e:	4770      	bx	lr

080078a0 <_fini>:
 80078a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078a2:	bf00      	nop
 80078a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078a6:	bc08      	pop	{r3}
 80078a8:	469e      	mov	lr, r3
 80078aa:	4770      	bx	lr
