#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Feb 09 23:00:28 2015
# Process ID: 15076
# Log file: C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/synth_1/joystick.vds
# Journal file: C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source joystick.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-3
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.cache/wt [current_project]
# set_property parent.project_path C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_verilog -library xil_defaultlib -sv {
#   C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv
#   C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv
#   C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv
#   C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_cnt.sv
#   C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/test_bentch_control.sv
#   C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv
# }
# read_xdc C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/constrs_1/imports/Document/Nexys4_Master.xdc
# set_property used_in_implementation false [get_files C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/constrs_1/imports/Document/Nexys4_Master.xdc]
# catch { write_hwdef -file joystick.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top joystick -part xc7a100tcsg324-3
Command: synth_design -top joystick -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 244.961 ; gain = 44.691
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'joystick' [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv:35]
INFO: [Synth 8-638] synthesizing module 'get_clk' [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv:23]
INFO: [Synth 8-256] done synthesizing module 'get_clk' (1#1) [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv:23]
WARNING: [Synth 8-387] label required on module instance [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv:56]
INFO: [Synth 8-638] synthesizing module 'pulse' [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:22]
INFO: [Synth 8-256] done synthesizing module 'pulse' (2#1) [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:22]
INFO: [Synth 8-638] synthesizing module 'time_counter' [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:44]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:22]
	Parameter W bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (3#1) [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:22]
INFO: [Synth 8-256] done synthesizing module 'time_counter' (4#1) [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:44]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:46]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:22]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (4#1) [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_counter.sv:22]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:117]
INFO: [Synth 8-256] done synthesizing module 'fsm' (5#1) [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/control.sv:46]
INFO: [Synth 8-638] synthesizing module 'shift_left_register' [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv:41]
	Parameter W bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_left_register' (6#1) [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/new/joy_data.sv:41]
INFO: [Synth 8-638] synthesizing module 'showdata' [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv:95]
INFO: [Synth 8-256] done synthesizing module 'showdata' (7#1) [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv:95]
WARNING: [Synth 8-3848] Net MOSI in module/entity joystick does not have driver. [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv:39]
INFO: [Synth 8-256] done synthesizing module 'joystick' (8#1) [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv:35]
WARNING: [Synth 8-3331] design joystick has unconnected port MOSI
WARNING: [Synth 8-3331] design joystick has unconnected port led[15]
WARNING: [Synth 8-3331] design joystick has unconnected port led[14]
WARNING: [Synth 8-3331] design joystick has unconnected port led[13]
WARNING: [Synth 8-3331] design joystick has unconnected port led[12]
WARNING: [Synth 8-3331] design joystick has unconnected port led[11]
WARNING: [Synth 8-3331] design joystick has unconnected port led[10]
WARNING: [Synth 8-3331] design joystick has unconnected port led[9]
WARNING: [Synth 8-3331] design joystick has unconnected port led[8]
WARNING: [Synth 8-3331] design joystick has unconnected port sw[14]
WARNING: [Synth 8-3331] design joystick has unconnected port sw[13]
WARNING: [Synth 8-3331] design joystick has unconnected port sw[12]
WARNING: [Synth 8-3331] design joystick has unconnected port sw[11]
WARNING: [Synth 8-3331] design joystick has unconnected port sw[10]
WARNING: [Synth 8-3331] design joystick has unconnected port sw[9]
WARNING: [Synth 8-3331] design joystick has unconnected port sw[8]
WARNING: [Synth 8-3331] design joystick has unconnected port sw[7]
WARNING: [Synth 8-3331] design joystick has unconnected port sw[6]
WARNING: [Synth 8-3331] design joystick has unconnected port sw[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 279.215 ; gain = 78.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 279.215 ; gain = 78.945
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/constrs_1/imports/Document/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/constrs_1/imports/Document/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 587.207 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 587.207 ; gain = 386.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 587.207 ; gain = 386.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 587.207 ; gain = 386.938
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
ROM "en_cnt_1byte" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "start_5byte" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "en_cnt_1bit" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "start_8bit" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "create_recei" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "SS" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "en_sck" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "wait_10" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
WARNING: [Synth 8-3848] Net MOSI in module/entity joystick does not have driver. [C:/Users/Administrator/Desktop/joystick_lz_final/joystick_lz.srcs/sources_1/imports/new/joystick.sv:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 587.207 ; gain = 386.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module joystick 
Detailed RTL Component Info : 
Module get_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module pulse 
Detailed RTL Component Info : 
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module time_counter 
Detailed RTL Component Info : 
Module counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 9     
Module shift_left_register 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module showdata 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 587.207 ; gain = 386.938
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "tc/c10/Q" won't be mapped to RAM because address size (20) is larger than maximum supported(18) 
ROM "tc/c15/Q" won't be mapped to RAM because address size (20) is larger than maximum supported(18) 
WARNING: [Synth 8-3331] design joystick has unconnected port MOSI
WARNING: [Synth 8-3331] design joystick has unconnected port led[15]
WARNING: [Synth 8-3331] design joystick has unconnected port led[14]
WARNING: [Synth 8-3331] design joystick has unconnected port led[13]
WARNING: [Synth 8-3331] design joystick has unconnected port led[12]
WARNING: [Synth 8-3331] design joystick has unconnected port led[11]
WARNING: [Synth 8-3331] design joystick has unconnected port led[10]
WARNING: [Synth 8-3331] design joystick has unconnected port led[9]
WARNING: [Synth 8-3331] design joystick has unconnected port led[8]
WARNING: [Synth 8-3331] design joystick has unconnected port sw[14]
WARNING: [Synth 8-3331] design joystick has unconnected port sw[13]
WARNING: [Synth 8-3331] design joystick has unconnected port sw[12]
WARNING: [Synth 8-3331] design joystick has unconnected port sw[11]
WARNING: [Synth 8-3331] design joystick has unconnected port sw[10]
WARNING: [Synth 8-3331] design joystick has unconnected port sw[9]
WARNING: [Synth 8-3331] design joystick has unconnected port sw[8]
WARNING: [Synth 8-3331] design joystick has unconnected port sw[7]
WARNING: [Synth 8-3331] design joystick has unconnected port sw[6]
WARNING: [Synth 8-3331] design joystick has unconnected port sw[5]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 587.207 ; gain = 386.938
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 587.207 ; gain = 386.938

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\gc/counter_reg[8] ) is unused and will be removed from module joystick.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\testfsm/c8bit/Q_reg[7] ) is unused and will be removed from module joystick.
WARNING: [Synth 8-3332] Sequential element (\testfsm/c5byte/Q_reg[7] ) is unused and will be removed from module joystick.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 587.207 ; gain = 386.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 587.207 ; gain = 386.938
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 587.207 ; gain = 386.938

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 587.207 ; gain = 386.938
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 587.207 ; gain = 386.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 587.207 ; gain = 386.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 587.207 ; gain = 386.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 587.207 ; gain = 386.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 587.207 ; gain = 386.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 587.207 ; gain = 386.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |INV    |     5|
|4     |LUT1   |    40|
|5     |LUT2   |     7|
|6     |LUT3   |    16|
|7     |LUT4   |    13|
|8     |LUT5   |    14|
|9     |LUT6   |    45|
|10    |FDRE   |   117|
|11    |IBUF   |     8|
|12    |OBUF   |    10|
|13    |OBUFT  |     9|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------------------------+------+
|      |Instance         |Module                    |Cells |
+------+-----------------+--------------------------+------+
|1     |top              |                          |   295|
|2     |  sd             |showdata                  |     1|
|3     |  gc             |get_clk                   |    17|
|4     |  nolabel_line56 |pulse                     |     6|
|5     |  slr            |shift_left_register       |    56|
|6     |  tc             |time_counter              |   105|
|7     |    c10          |counter                   |    56|
|8     |    c15          |counter_4                 |    49|
|9     |  testfsm        |fsm                       |    82|
|10    |    c5byte       |counter__parameterized0   |    21|
|11    |    c8bit        |counter__parameterized0_0 |    20|
|12    |    p_1bit       |pulse_1                   |     7|
|13    |    p_1byte      |pulse_2                   |     7|
|14    |    p_recei      |pulse_3                   |     7|
+------+-----------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 587.207 ; gain = 386.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 587.207 ; gain = 62.391
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 587.207 ; gain = 386.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 5 inverter(s) to 15 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 587.207 ; gain = 386.938
# write_checkpoint -noxdef joystick.dcp
# catch { report_utilization -file joystick_utilization_synth.rpt -pb joystick_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 587.207 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 09 23:01:14 2015...
