# compile vhdl design source files
vhdl xil_defaultlib  "../../../final_project.srcs/sources_1/imports/new/BinToBCD.vhd"
vhdl xil_defaultlib  "../../../final_project.srcs/sources_1/imports/new/BCDtoBin.vhd"
vhdl xil_defaultlib  "../../../final_project.srcs/sources_1/new/BCD_power.vhd"

# Do not sort compile order
nosort
