{"Source Block": ["oh/common/hdl/oh_fifo_cdc.v@48:58@HdlStmAssign", "\t .rd_en\t    (rd_en));\n\n   // FIFO control logic\n   assign wr_en    = valid_in;\n   assign rd_en    = ~empty & ready_in;\n   assign ready_out = ~prog_full;\n\n   //async asser, sync deassert of reset\n   oh_rsync sync_reset(.nrst_out  (nreset_out),\n                       .clk       (clk_out),\n                       .nrst_in   (nreset));\n"], "Clone Blocks": [["oh/common/hdl/oh_fifo_cdc.v@47:57", "\t .din\t    (packet_in[DW-1:0]),\n\t .rd_en\t    (rd_en));\n\n   // FIFO control logic\n   assign wr_en    = valid_in;\n   assign rd_en    = ~empty & ready_in;\n   assign ready_out = ~prog_full;\n\n   //async asser, sync deassert of reset\n   oh_rsync sync_reset(.nrst_out  (nreset_out),\n                       .clk       (clk_out),\n"], ["oh/common/hdl/oh_fifo_cdc.v@46:56", "\t .wr_en\t    (wr_en),\n\t .din\t    (packet_in[DW-1:0]),\n\t .rd_en\t    (rd_en));\n\n   // FIFO control logic\n   assign wr_en    = valid_in;\n   assign rd_en    = ~empty & ready_in;\n   assign ready_out = ~prog_full;\n\n   //async asser, sync deassert of reset\n   oh_rsync sync_reset(.nrst_out  (nreset_out),\n"]], "Diff Content": {"Delete": [[53, "   assign ready_out = ~prog_full;\n"]], "Add": [[53, "   assign ready_out = ~(wr_almost_full | wr_full | wr_prog_full);\n"]]}}