Quartus II
Version 9.1 Build 222 10/21/2009 SJ Web Edition
10
759
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
Serial_Clocks_Generator
# storage
db|Main.(1).cnf
db|Main.(1).cnf
# case_insensitive
# source_file
serial_clocks_generator.bdf
db46f733be71b4e2037b0fed72c6ded
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
Serial_Clocks_Generator:inst6
}
# macro_sequence

# end
# entity
lpm_mux11
# storage
db|Main.(2).cnf
db|Main.(2).cnf
# case_insensitive
# source_file
lpm_mux11.tdf
718843b7cf833fed4e3933c4c0dff5
7
# used_port {
sel
-1
3
result
-1
3
data0
-1
3
clock
-1
3
data1
-1
1
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
Serial_Clocks_Generator:inst6|lpm_mux11:inst76
Serial_Clocks_Generator:inst6|lpm_mux11:inst83
Serial_Clocks_Generator:inst6|lpm_mux11:inst84
Serial_Clocks_Generator:inst6|lpm_mux11:inst86
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|Main.(3).cnf
db|Main.(3).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_mux.tdf
6d934745c6425cfea49663777ccdec
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
1
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
1
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
mux_mne
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result0
-1
3
data1_0
-1
3
data0_0
-1
3
clock
-1
3
}
# hierarchies {
Serial_Clocks_Generator:inst6|lpm_mux11:inst76|lpm_mux:lpm_mux_component
Serial_Clocks_Generator:inst6|lpm_mux11:inst83|lpm_mux:lpm_mux_component
Serial_Clocks_Generator:inst6|lpm_mux11:inst84|lpm_mux:lpm_mux_component
Serial_Clocks_Generator:inst6|lpm_mux11:inst86|lpm_mux:lpm_mux_component
Serial_Clocks_Generator:inst6|lpm_mux11:inst87|lpm_mux:lpm_mux_component
}
# macro_sequence

# end
# entity
mux_mne
# storage
db|Main.(4).cnf
db|Main.(4).cnf
# case_insensitive
# source_file
db|mux_mne.tdf
c04d836ee7549414e2e7b2b6e804c3f
7
# used_port {
sel0
-1
3
result0
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
Serial_Clocks_Generator:inst6|lpm_mux11:inst76|lpm_mux:lpm_mux_component|mux_mne:auto_generated
Serial_Clocks_Generator:inst6|lpm_mux11:inst83|lpm_mux:lpm_mux_component|mux_mne:auto_generated
Serial_Clocks_Generator:inst6|lpm_mux11:inst84|lpm_mux:lpm_mux_component|mux_mne:auto_generated
Serial_Clocks_Generator:inst6|lpm_mux11:inst86|lpm_mux:lpm_mux_component|mux_mne:auto_generated
Serial_Clocks_Generator:inst6|lpm_mux11:inst87|lpm_mux:lpm_mux_component|mux_mne:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare0
# storage
db|Main.(5).cnf
db|Main.(5).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_compare0.v
a1c05a988966f15d82a6ffad705acfee
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Serial_Clocks_Generator:inst6|lpm_compare0:inst8
Serial_Clocks_Generator:inst6|lpm_compare0:inst31
Serial_Clocks_Generator:inst6|lpm_compare0:inst29
Serial_Clocks_Generator:inst6|lpm_compare0:inst12
Serial_Clocks_Generator:inst6|lpm_compare0:inst10
Serial_Clocks_Generator:inst6|lpm_compare0:inst27
Serial_Clocks_Generator:inst6|lpm_compare0:inst24
Serial_Clocks_Generator:inst6|lpm_compare0:inst7
Serial_Clocks_Generator:inst6|lpm_compare0:inst32
Serial_Clocks_Generator:inst6|lpm_compare0:inst34
Serial_Clocks_Generator:inst6|lpm_compare0:inst35
Serial_Clocks_Generator:inst6|lpm_compare0:inst36
Serial_Clocks_Generator:inst6|lpm_compare0:inst30
Serial_Clocks_Generator:inst6|lpm_compare0:inst44
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|Main.(6).cnf
db|Main.(6).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_compare.tdf
c970ec48c9d7d7f713d7075c8e1a6b2
7
# user_parameter {
lpm_width
16
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_tji
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
dataa
-1
3
clock
-1
3
aeb
-1
3
aclr
-1
1
clken
-1
2
}
# hierarchies {
Serial_Clocks_Generator:inst6|lpm_compare0:inst8|lpm_compare:lpm_compare_component
Serial_Clocks_Generator:inst6|lpm_compare0:inst31|lpm_compare:lpm_compare_component
Serial_Clocks_Generator:inst6|lpm_compare0:inst29|lpm_compare:lpm_compare_component
Serial_Clocks_Generator:inst6|lpm_compare0:inst12|lpm_compare:lpm_compare_component
Serial_Clocks_Generator:inst6|lpm_compare0:inst10|lpm_compare:lpm_compare_component
Serial_Clocks_Generator:inst6|lpm_compare0:inst27|lpm_compare:lpm_compare_component
Serial_Clocks_Generator:inst6|lpm_compare0:inst24|lpm_compare:lpm_compare_component
Serial_Clocks_Generator:inst6|lpm_compare0:inst7|lpm_compare:lpm_compare_component
Serial_Clocks_Generator:inst6|lpm_compare0:inst32|lpm_compare:lpm_compare_component
Serial_Clocks_Generator:inst6|lpm_compare0:inst34|lpm_compare:lpm_compare_component
Serial_Clocks_Generator:inst6|lpm_compare0:inst35|lpm_compare:lpm_compare_component
Serial_Clocks_Generator:inst6|lpm_compare0:inst36|lpm_compare:lpm_compare_component
Serial_Clocks_Generator:inst6|lpm_compare0:inst30|lpm_compare:lpm_compare_component
Serial_Clocks_Generator:inst6|lpm_compare0:inst44|lpm_compare:lpm_compare_component
Acuisition_Control_Module:inst|lpm_compare4:inst31|lpm_compare:lpm_compare_component
Acuisition_Control_Module:inst|lpm_compare4:inst55|lpm_compare:lpm_compare_component
Acuisition_Control_Module:inst|lpm_compare4:inst54|lpm_compare:lpm_compare_component
Acuisition_Control_Module:inst|lpm_compare4:inst57|lpm_compare:lpm_compare_component
Acuisition_Control_Module:inst|lpm_compare4:inst56|lpm_compare:lpm_compare_component
Acuisition_Control_Module:inst|lpm_compare4:inst29|lpm_compare:lpm_compare_component
Acuisition_Control_Module:inst|lpm_compare4:inst93|lpm_compare:lpm_compare_component
}
# macro_sequence

# end
# entity
cmpr_tji
# storage
db|Main.(7).cnf
db|Main.(7).cnf
# case_insensitive
# source_file
db|cmpr_tji.tdf
5512ca31236c8ecc40224e593e9b8c3
7
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock
-1
3
aeb
-1
3
}
# hierarchies {
Serial_Clocks_Generator:inst6|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
Serial_Clocks_Generator:inst6|lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
Serial_Clocks_Generator:inst6|lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
Serial_Clocks_Generator:inst6|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
Serial_Clocks_Generator:inst6|lpm_compare0:inst10|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
Serial_Clocks_Generator:inst6|lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
Serial_Clocks_Generator:inst6|lpm_compare0:inst24|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
Serial_Clocks_Generator:inst6|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
Serial_Clocks_Generator:inst6|lpm_compare0:inst32|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
Serial_Clocks_Generator:inst6|lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
Serial_Clocks_Generator:inst6|lpm_compare0:inst35|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
Serial_Clocks_Generator:inst6|lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
Serial_Clocks_Generator:inst6|lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
Serial_Clocks_Generator:inst6|lpm_compare0:inst44|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
Acuisition_Control_Module:inst|lpm_compare4:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
Acuisition_Control_Module:inst|lpm_compare4:inst55|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
Acuisition_Control_Module:inst|lpm_compare4:inst54|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
Acuisition_Control_Module:inst|lpm_compare4:inst57|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
Acuisition_Control_Module:inst|lpm_compare4:inst56|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
Acuisition_Control_Module:inst|lpm_compare4:inst29|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
Acuisition_Control_Module:inst|lpm_compare4:inst93|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter0
# storage
db|Main.(8).cnf
db|Main.(8).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_counter0.v
9fca1388789653197832e53eba92b14
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Serial_Clocks_Generator:inst6|lpm_counter0:inst
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(9).cnf
db|Main.(9).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
16
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
0
PARAMETER_UNKNOWN
USR
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_shk
PARAMETER_UNKNOWN
USR
}
# used_port {
sset
-1
3
q
-1
3
cnt_en
-1
3
clock
-1
3
aset
-1
3
sload
-1
1
sclr
-1
1
data
-1
1
aload
-1
1
aclr
-1
1
updown
-1
2
clk_en
-1
2
cin
-1
2
}
# hierarchies {
Serial_Clocks_Generator:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_shk
# storage
db|Main.(10).cnf
db|Main.(10).cnf
# case_insensitive
# source_file
db|cntr_shk.tdf
21f55c434c1fb628c4686e42e03ba4e4
7
# used_port {
sset
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aset
-1
3
}
# hierarchies {
Serial_Clocks_Generator:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated
}
# macro_sequence

# end
# entity
lpm_dff0
# storage
db|Main.(11).cnf
db|Main.(11).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_dff0.v
434b60d8f6c2a47a3d780f2c195ae8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Serial_Clocks_Generator:inst6|lpm_dff0:inst21
Serial_Clocks_Generator:inst6|lpm_dff0:inst23
Serial_Clocks_Generator:inst6|lpm_dff0:inst11
Serial_Clocks_Generator:inst6|lpm_dff0:inst9
Serial_Clocks_Generator:inst6|lpm_dff0:inst26
Serial_Clocks_Generator:inst6|lpm_dff0:inst13
Serial_Clocks_Generator:inst6|lpm_dff0:inst5
Serial_Clocks_Generator:inst6|lpm_dff0:inst1
Serial_Clocks_Generator:inst6|lpm_dff0:inst19
Serial_Clocks_Generator:inst6|lpm_dff0:inst18
Serial_Clocks_Generator:inst6|lpm_dff0:inst15
Serial_Clocks_Generator:inst6|lpm_dff0:inst14
Serial_Clocks_Generator:inst6|lpm_dff0:inst47
Serial_Clocks_Generator:inst6|lpm_dff0:inst22
Serial_Clocks_Generator:inst6|lpm_dff0:inst46
Serial_Clocks_Generator:inst6|lpm_dff0:inst43
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|Main.(12).cnf
db|Main.(12).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_ff.tdf
46b042d3fd5eb2f17a9dfd3891afd1a
7
# user_parameter {
LPM_WIDTH
16
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q
-1
3
enable
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Serial_Clocks_Generator:inst6|lpm_dff0:inst21|lpm_ff:lpm_ff_component
Serial_Clocks_Generator:inst6|lpm_dff0:inst23|lpm_ff:lpm_ff_component
Serial_Clocks_Generator:inst6|lpm_dff0:inst11|lpm_ff:lpm_ff_component
Serial_Clocks_Generator:inst6|lpm_dff0:inst9|lpm_ff:lpm_ff_component
Serial_Clocks_Generator:inst6|lpm_dff0:inst26|lpm_ff:lpm_ff_component
Serial_Clocks_Generator:inst6|lpm_dff0:inst13|lpm_ff:lpm_ff_component
Serial_Clocks_Generator:inst6|lpm_dff0:inst5|lpm_ff:lpm_ff_component
Serial_Clocks_Generator:inst6|lpm_dff0:inst1|lpm_ff:lpm_ff_component
Serial_Clocks_Generator:inst6|lpm_dff0:inst19|lpm_ff:lpm_ff_component
Serial_Clocks_Generator:inst6|lpm_dff0:inst18|lpm_ff:lpm_ff_component
Serial_Clocks_Generator:inst6|lpm_dff0:inst15|lpm_ff:lpm_ff_component
Serial_Clocks_Generator:inst6|lpm_dff0:inst14|lpm_ff:lpm_ff_component
Serial_Clocks_Generator:inst6|lpm_dff0:inst47|lpm_ff:lpm_ff_component
Serial_Clocks_Generator:inst6|lpm_dff0:inst22|lpm_ff:lpm_ff_component
Serial_Clocks_Generator:inst6|lpm_dff0:inst46|lpm_ff:lpm_ff_component
Serial_Clocks_Generator:inst6|lpm_dff0:inst43|lpm_ff:lpm_ff_component
Exposure_Control_Module:inst29|lpm_dff19:inst|lpm_ff:lpm_ff_component
Acuisition_Control_Module:inst|lpm_dff11:inst65|lpm_ff:lpm_ff_component
Acuisition_Control_Module:inst|lpm_dff11:inst47|lpm_ff:lpm_ff_component
Acuisition_Control_Module:inst|lpm_dff11:inst53|lpm_ff:lpm_ff_component
Acuisition_Control_Module:inst|lpm_dff11:inst52|lpm_ff:lpm_ff_component
Acuisition_Control_Module:inst|lpm_dff11:inst30|lpm_ff:lpm_ff_component
Acuisition_Control_Module:inst|lpm_dff11:inst27|lpm_ff:lpm_ff_component
Acuisition_Control_Module:inst|lpm_dff11:inst92|lpm_ff:lpm_ff_component
}
# macro_sequence

# end
# entity
lpm_decode0
# storage
db|Main.(13).cnf
db|Main.(13).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_decode0.v
1ce1d1c5d9b095e2bdb841564c4ca6d9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Serial_Clocks_Generator:inst6|lpm_decode0:inst16
Parallel_Clocks_Generator:inst26|lpm_decode0:inst16
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|Main.(14).cnf
db|Main.(14).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
16
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_svf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq
-1
3
enable
-1
3
data
-1
3
}
# hierarchies {
Serial_Clocks_Generator:inst6|lpm_decode0:inst16|lpm_decode:lpm_decode_component
Parallel_Clocks_Generator:inst26|lpm_decode0:inst16|lpm_decode:lpm_decode_component
Acuisition_Control_Module:inst|lpm_decode2:inst10|lpm_decode:lpm_decode_component
Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
decode_svf
# storage
db|Main.(15).cnf
db|Main.(15).cnf
# case_insensitive
# source_file
db|decode_svf.tdf
80b125908ba8d28fa55737bdab404dec
7
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq15
-1
3
eq14
-1
3
eq13
-1
3
eq12
-1
3
eq11
-1
3
eq10
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
Serial_Clocks_Generator:inst6|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated
I_O_Control_Module:inst23|lpm_decode4:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated
I_O_Control_Module:inst23|lpm_decode4:inst9|lpm_decode:lpm_decode_component|decode_svf:auto_generated
Parallel_Clocks_Generator:inst26|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated
Acuisition_Control_Module:inst|lpm_decode2:inst10|lpm_decode:lpm_decode_component|decode_svf:auto_generated
Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated
}
# macro_sequence

# end
# entity
lpm_mux11
# storage
db|Main.(16).cnf
db|Main.(16).cnf
# case_insensitive
# source_file
lpm_mux11.tdf
718843b7cf833fed4e3933c4c0dff5
7
# used_port {
sel
-1
3
result
-1
3
data0
-1
3
clock
-1
3
data1
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
Serial_Clocks_Generator:inst6|lpm_mux11:inst87
}
# macro_sequence

# end
# entity
lpm_counter33
# storage
db|Main.(17).cnf
db|Main.(17).cnf
# case_insensitive
# source_file
lpm_counter33.tdf
d9cbcf834d33491924c8284c2ef37ad
7
# used_port {
sload
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aset
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
Serial_Clocks_Generator:inst6|lpm_counter33:inst38
Serial_Clocks_Generator:inst6|lpm_counter33:inst40
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(18).cnf
db|Main.(18).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
8
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DOWN
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_4gk
PARAMETER_UNKNOWN
USR
}
# used_port {
sload
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aset
-1
3
}
# hierarchies {
Serial_Clocks_Generator:inst6|lpm_counter33:inst38|lpm_counter:lpm_counter_component
Serial_Clocks_Generator:inst6|lpm_counter33:inst40|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_4gk
# storage
db|Main.(19).cnf
db|Main.(19).cnf
# case_insensitive
# source_file
db|cntr_4gk.tdf
48497e78f5c2c3c14419a26a7e307a
7
# used_port {
sload
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aset
-1
3
}
# hierarchies {
Serial_Clocks_Generator:inst6|lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated
Serial_Clocks_Generator:inst6|lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated
}
# macro_sequence

# end
# entity
Serial_Control_Module
# storage
db|Main.(20).cnf
db|Main.(20).cnf
# case_insensitive
# source_file
serial_control_module.bdf
3b9e333ff8dd52958390a5854c4eb95f
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
Serial_Control_Module:inst5
}
# macro_sequence

# end
# entity
lpm_ram_dq0
# storage
db|Main.(21).cnf
db|Main.(21).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_ram_dq0.v
c872e51d515e2e0f42d4ba25cd1615
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Serial_Control_Module:inst5|lpm_ram_dq0:inst53
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Main.(22).cnf
db|Main.(22).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
11126d23236b22214ea7531dfb5e29be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
SINGLE_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8192
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_WITH_NBE_READ
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
Ser_RAM.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_c7j1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_a
-1
3
q_a
-1
3
data_a
-1
3
clock0
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
address_b
-1
2
}
# hierarchies {
Serial_Control_Module:inst5|lpm_ram_dq0:inst53|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_c7j1
# storage
db|Main.(23).cnf
db|Main.(23).cnf
# case_insensitive
# source_file
db|altsyncram_c7j1.tdf
34e9edbbf9cafb2f8930b51596865
7
# used_port {
wren_a
-1
3
rden_a
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
ser_ram.mif
a476dce38945525c481bede732dc5fd
}
# hierarchies {
Serial_Control_Module:inst5|lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter5
# storage
db|Main.(24).cnf
db|Main.(24).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_counter5.v
ce9e5cbe9f8e17a39418523153f2de1
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Serial_Control_Module:inst5|lpm_counter5:inst36
Parallel_Clocks_Generator:inst26|lpm_counter5:inst36
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(25).cnf
db|Main.(25).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_uaj
PARAMETER_UNKNOWN
USR
}
# used_port {
sclr
-1
3
q
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
sset
-1
1
sload
-1
1
data
-1
1
aset
-1
1
aload
-1
1
updown
-1
2
clk_en
-1
2
cin
-1
2
}
# hierarchies {
Serial_Control_Module:inst5|lpm_counter5:inst36|lpm_counter:lpm_counter_component
Parallel_Clocks_Generator:inst26|lpm_counter5:inst36|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_uaj
# storage
db|Main.(26).cnf
db|Main.(26).cnf
# case_insensitive
# source_file
db|cntr_uaj.tdf
28b21362a2c8dc034145156a116665
7
# used_port {
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Serial_Control_Module:inst5|lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated
Parallel_Clocks_Generator:inst26|lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated
}
# macro_sequence

# end
# entity
lpm_mux2
# storage
db|Main.(27).cnf
db|Main.(27).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_mux2.v
6664346334816d10fb24f932c567b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Serial_Control_Module:inst5|lpm_mux2:inst11
Serial_Control_Module:inst5|lpm_mux2:inst15
Serial_Control_Module:inst5|lpm_mux2:inst16
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|Main.(28).cnf
db|Main.(28).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_mux.tdf
6d934745c6425cfea49663777ccdec
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
1
PARAMETER_SIGNED_DEC
USR
LPM_SIZE
4
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHS
2
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_1qc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
}
# used_port {
sel
-1
3
result
-1
3
data
-1
3
}
# hierarchies {
Serial_Control_Module:inst5|lpm_mux2:inst11|lpm_mux:lpm_mux_component
Serial_Control_Module:inst5|lpm_mux2:inst15|lpm_mux:lpm_mux_component
Serial_Control_Module:inst5|lpm_mux2:inst16|lpm_mux:lpm_mux_component
}
# macro_sequence

# end
# entity
mux_1qc
# storage
db|Main.(29).cnf
db|Main.(29).cnf
# case_insensitive
# source_file
db|mux_1qc.tdf
6cc7f1233d0109f11d94f94c2611dc0
7
# used_port {
sel1
-1
3
sel0
-1
3
result0
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
Serial_Control_Module:inst5|lpm_mux2:inst11|lpm_mux:lpm_mux_component|mux_1qc:auto_generated
Serial_Control_Module:inst5|lpm_mux2:inst15|lpm_mux:lpm_mux_component|mux_1qc:auto_generated
Serial_Control_Module:inst5|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_1qc:auto_generated
}
# macro_sequence

# end
# entity
lpm_shiftreg15
# storage
db|Main.(30).cnf
db|Main.(30).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_shiftreg15.v
e6d0c86fcd47fd4ea374998e11ad747
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Serial_Control_Module:inst5|lpm_shiftreg15:inst
}
# macro_sequence

# end
# entity
lpm_shiftreg
# storage
db|Main.(31).cnf
db|Main.(31).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
823f22a26a352790542bbd44a35dcb1
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
LEFT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
shiftout
-1
3
shiftin
-1
3
clock
-1
3
}
# hierarchies {
Serial_Control_Module:inst5|lpm_shiftreg15:inst|lpm_shiftreg:lpm_shiftreg_component
}
# macro_sequence

# end
# entity
I_O_Control_Module
# storage
db|Main.(32).cnf
db|Main.(32).cnf
# case_insensitive
# source_file
i_o_control_module.bdf
f5324695f727701c43bf923161f21f30
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
I_O_Control_Module:inst23
}
# macro_sequence

# end
# entity
lpm_decode4
# storage
db|Main.(33).cnf
db|Main.(33).cnf
# case_insensitive
# source_file
lpm_decode4.tdf
b2bc5fb7441140855050fee4ee8961a7
7
# used_port {
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq15
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
I_O_Control_Module:inst23|lpm_decode4:inst1
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|Main.(34).cnf
db|Main.(34).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_UNKNOWN
USR
LPM_DECODES
16
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_svf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq15
-1
3
eq14
-1
3
eq13
-1
3
eq12
-1
3
eq11
-1
3
eq10
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
I_O_Control_Module:inst23|lpm_decode4:inst1|lpm_decode:lpm_decode_component
I_O_Control_Module:inst23|lpm_decode4:inst9|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
lpm_decode4
# storage
db|Main.(35).cnf
db|Main.(35).cnf
# case_insensitive
# source_file
lpm_decode4.tdf
b2bc5fb7441140855050fee4ee8961a7
7
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq15
-1
3
eq14
-1
3
eq13
-1
3
eq12
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
I_O_Control_Module:inst23|lpm_decode4:inst9
}
# macro_sequence

# end
# entity
lpm_or5
# storage
db|Main.(36).cnf
db|Main.(36).cnf
# case_insensitive
# source_file
lpm_or5.tdf
57c558160edccba96a49c845101dca
7
# used_port {
result
-1
3
data3_0
-1
3
data2_0
-1
3
data1_0
-1
3
data0_0
-1
3
}
# include_file {
lpm_or.inc
b3db57fced17f86f7678b84966053be
}
# hierarchies {
I_O_Control_Module:inst23|lpm_or5:inst8
}
# macro_sequence

# end
# entity
lpm_or
# storage
db|Main.(37).cnf
db|Main.(37).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_or.tdf
402a97de1620c916ae9f944ebd407944
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
1
PARAMETER_UNKNOWN
USR
LPM_SIZE
4
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
}
# used_port {
result0
-1
3
data3_0
-1
3
data2_0
-1
3
data1_0
-1
3
data0_0
-1
3
}
# hierarchies {
I_O_Control_Module:inst23|lpm_or5:inst8|lpm_or:lpm_or_component
Parallel_Clocks_Generator:inst26|lpm_or7:inst53|lpm_or:lpm_or_component
Acuisition_Control_Module:inst|lpm_or1:inst41|lpm_or:lpm_or_component
Acuisition_Control_Module:inst|lpm_or2:inst|lpm_or:lpm_or_component
Acuisition_Control_Module:inst|lpm_or2:inst42|lpm_or:lpm_or_component
Acuisition_Control_Module:inst|lpm_or2:inst99|lpm_or:lpm_or_component
Acuisition_Control_Module:inst|lpm_or2:inst96|lpm_or:lpm_or_component
}
# macro_sequence

# end
# entity
lpm_shiftreg8
# storage
db|Main.(38).cnf
db|Main.(38).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_shiftreg8.v
201ec45783d9119c5a9de88ef0cb37b1
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
I_O_Control_Module:inst23|lpm_shiftreg8:inst6
}
# macro_sequence

# end
# entity
lpm_shiftreg
# storage
db|Main.(39).cnf
db|Main.(39).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
823f22a26a352790542bbd44a35dcb1
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
LEFT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
shiftin
-1
3
q
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
I_O_Control_Module:inst23|lpm_shiftreg8:inst6|lpm_shiftreg:lpm_shiftreg_component
}
# macro_sequence

# end
# entity
lpm_dff14
# storage
db|Main.(40).cnf
db|Main.(40).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_dff14.v
b43636d34ba8670b32e8e55a115548
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
I_O_Control_Module:inst23|lpm_dff14:inst11
I_O_Control_Module:inst23|lpm_dff14:inst3
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|Main.(41).cnf
db|Main.(41).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_ff.tdf
46b042d3fd5eb2f17a9dfd3891afd1a
7
# user_parameter {
LPM_WIDTH
8
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q
-1
3
enable
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
I_O_Control_Module:inst23|lpm_dff14:inst11|lpm_ff:lpm_ff_component
I_O_Control_Module:inst23|lpm_dff14:inst3|lpm_ff:lpm_ff_component
Exposure_Control_Module:inst29|lpm_ff0:inst1|lpm_ff:lpm_ff_component
Acuisition_Control_Module:inst|Mirror:inst78|lpm_dff10:inst4|lpm_ff:lpm_ff_component
Acuisition_Control_Module:inst|Mirror:inst78|lpm_dff10:inst3|lpm_ff:lpm_ff_component
Acuisition_Control_Module:inst|Mirror:inst78|lpm_dff10:inst2|lpm_ff:lpm_ff_component
}
# macro_sequence

# end
# entity
SRG_Flashing_Module
# storage
db|Main.(42).cnf
db|Main.(42).cnf
# case_insensitive
# source_file
srg_flashing_module.bdf
c263911941a75cacc5fbb783b645d6e
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
SRG_Flashing_Module:inst3
}
# macro_sequence

# end
# entity
21mux
# storage
db|Main.(43).cnf
db|Main.(43).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|others|maxplus2|21mux.bdf
bccbea98b91436c0e11f107c4fbff16a
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
SRG_Flashing_Module:inst3|21mux:inst5
Parallel_Clocks_Generator:inst26|21mux:inst107
Parallel_Clocks_Generator:inst26|21mux:inst
Parallel_Clocks_Generator:inst26|21mux:inst108
Parallel_Clocks_Generator:inst26|21mux:inst47
}
# macro_sequence

# end
# entity
lpm_counter20
# storage
db|Main.(44).cnf
db|Main.(44).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_counter20.v
58f49f26b76e64b7299f36dab83246ed
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
SRG_Flashing_Module:inst3|lpm_counter20:inst
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(45).cnf
db|Main.(45).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DOWN
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
7
PARAMETER_UNKNOWN
USR
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_qll
PARAMETER_UNKNOWN
USR
}
# used_port {
sload
-1
3
q
-1
3
data
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aset
-1
3
sset
-1
1
sclr
-1
1
aload
-1
1
aclr
-1
1
updown
-1
2
clk_en
-1
2
cin
-1
2
}
# hierarchies {
SRG_Flashing_Module:inst3|lpm_counter20:inst|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_qll
# storage
db|Main.(46).cnf
db|Main.(46).cnf
# case_insensitive
# source_file
db|cntr_qll.tdf
ff11ec7f62ff361a7b3feb774af4a
7
# used_port {
sload
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aset
-1
3
}
# hierarchies {
SRG_Flashing_Module:inst3|lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_qll:auto_generated
}
# macro_sequence

# end
# entity
lpm_constant4
# storage
db|Main.(47).cnf
db|Main.(47).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_constant4.v
f6dced165a3fe8aee6e13de44a33279
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
SRG_Flashing_Module:inst3|lpm_constant4:inst3
}
# macro_sequence

# end
# entity
lpm_constant
# storage
db|Main.(48).cnf
db|Main.(48).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_constant.tdf
eb6dfbf4944a55f9ca719d52154e40e2
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_CVALUE
5
PARAMETER_SIGNED_DEC
USR
ENABLE_RUNTIME_MOD
NO
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
lpm_constant_be6
PARAMETER_UNKNOWN
USR
}
# used_port {
result
-1
3
}
# hierarchies {
SRG_Flashing_Module:inst3|lpm_constant4:inst3|lpm_constant:lpm_constant_component
}
# macro_sequence

# end
# entity
lpm_shiftreg6
# storage
db|Main.(49).cnf
db|Main.(49).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_shiftreg6.v
5803d28d88254c255918c9a1ee09dbf
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
SRG_Flashing_Module:inst3|lpm_shiftreg6:inst7
}
# macro_sequence

# end
# entity
lpm_shiftreg
# storage
db|Main.(50).cnf
db|Main.(50).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
823f22a26a352790542bbd44a35dcb1
7
# user_parameter {
LPM_WIDTH
8
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
LEFT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
shiftout
-1
3
shiftin
-1
3
enable
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
SRG_Flashing_Module:inst3|lpm_shiftreg6:inst7|lpm_shiftreg:lpm_shiftreg_component
}
# macro_sequence

# end
# entity
lpm_counter27
# storage
db|Main.(51).cnf
db|Main.(51).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_counter27.v
3463769e82b431c701bc0c28595ca16
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
SRG_Flashing_Module:inst3|lpm_counter27:inst10
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(52).cnf
db|Main.(52).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
6
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
50
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_j0k
PARAMETER_UNKNOWN
USR
}
# used_port {
q
-1
3
cout
-1
3
clock
-1
3
aclr
-1
3
sset
-1
1
sload
-1
1
sclr
-1
1
data
-1
1
aset
-1
1
aload
-1
1
updown
-1
2
cnt_en
-1
2
clk_en
-1
2
cin
-1
2
}
# hierarchies {
SRG_Flashing_Module:inst3|lpm_counter27:inst10|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_j0k
# storage
db|Main.(53).cnf
db|Main.(53).cnf
# case_insensitive
# source_file
db|cntr_j0k.tdf
828972070919018305ea95a563923f4
7
# used_port {
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cout
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
SRG_Flashing_Module:inst3|lpm_counter27:inst10|lpm_counter:lpm_counter_component|cntr_j0k:auto_generated
}
# macro_sequence

# end
# entity
cmpr_jfc
# storage
db|Main.(54).cnf
db|Main.(54).cnf
# case_insensitive
# source_file
db|cmpr_jfc.tdf
18e3f793fea97c3d49e9f21c786b248
7
# used_port {
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
SRG_Flashing_Module:inst3|lpm_counter27:inst10|lpm_counter:lpm_counter_component|cntr_j0k:auto_generated|cmpr_jfc:cmpr1
}
# macro_sequence

# end
# entity
lpm_counter28
# storage
db|Main.(55).cnf
db|Main.(55).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_counter28.v
d67278a064e5cdf2b7d4c2ba6a27792d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
SRG_Flashing_Module:inst3|lpm_counter28:inst11
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(56).cnf
db|Main.(56).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
10
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
2
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_m3l
PARAMETER_UNKNOWN
USR
}
# used_port {
sclr
-1
3
q
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
sset
-1
1
sload
-1
1
data
-1
1
aset
-1
1
aload
-1
1
updown
-1
2
clk_en
-1
2
cin
-1
2
}
# hierarchies {
SRG_Flashing_Module:inst3|lpm_counter28:inst11|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_m3l
# storage
db|Main.(57).cnf
db|Main.(57).cnf
# case_insensitive
# source_file
db|cntr_m3l.tdf
bffa7ecb999549dffa4a676392df667
7
# used_port {
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
SRG_Flashing_Module:inst3|lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_m3l:auto_generated
}
# macro_sequence

# end
# entity
cmpr_ugc
# storage
db|Main.(58).cnf
db|Main.(58).cnf
# case_insensitive
# source_file
db|cmpr_ugc.tdf
d9e9ff6b133d290f82029226571b
7
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
SRG_Flashing_Module:inst3|lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_m3l:auto_generated|cmpr_ugc:cmpr1
}
# macro_sequence

# end
# entity
Parallel_Clocks_Generator
# storage
db|Main.(59).cnf
db|Main.(59).cnf
# case_insensitive
# source_file
parallel_clocks_generator.bdf
dbe728b787c726f5136bff5ec39e2ecc
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
Parallel_Clocks_Generator:inst26
}
# macro_sequence

# end
# entity
lpm_compare3
# storage
db|Main.(60).cnf
db|Main.(60).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_compare3.v
47909add9a5245585db7bc1292df7b53
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Parallel_Clocks_Generator:inst26|lpm_compare3:inst8
Parallel_Clocks_Generator:inst26|lpm_compare3:inst6
Parallel_Clocks_Generator:inst26|lpm_compare3:inst4
Parallel_Clocks_Generator:inst26|lpm_compare3:inst12
Parallel_Clocks_Generator:inst26|lpm_compare3:inst10
Parallel_Clocks_Generator:inst26|lpm_compare3:inst18
Parallel_Clocks_Generator:inst26|lpm_compare3:inst15
Parallel_Clocks_Generator:inst26|lpm_compare3:inst23
Parallel_Clocks_Generator:inst26|lpm_compare3:inst21
Parallel_Clocks_Generator:inst26|lpm_compare3:inst45
Parallel_Clocks_Generator:inst26|lpm_compare3:inst43
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|Main.(61).cnf
db|Main.(61).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_compare.tdf
c970ec48c9d7d7f713d7075c8e1a6b2
7
# user_parameter {
lpm_width
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_qji
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
dataa
-1
3
clock
-1
3
aeb
-1
3
aclr
-1
1
clken
-1
2
}
# hierarchies {
Parallel_Clocks_Generator:inst26|lpm_compare3:inst8|lpm_compare:lpm_compare_component
Parallel_Clocks_Generator:inst26|lpm_compare3:inst6|lpm_compare:lpm_compare_component
Parallel_Clocks_Generator:inst26|lpm_compare3:inst4|lpm_compare:lpm_compare_component
Parallel_Clocks_Generator:inst26|lpm_compare3:inst12|lpm_compare:lpm_compare_component
Parallel_Clocks_Generator:inst26|lpm_compare3:inst10|lpm_compare:lpm_compare_component
Parallel_Clocks_Generator:inst26|lpm_compare3:inst18|lpm_compare:lpm_compare_component
Parallel_Clocks_Generator:inst26|lpm_compare3:inst15|lpm_compare:lpm_compare_component
Parallel_Clocks_Generator:inst26|lpm_compare3:inst23|lpm_compare:lpm_compare_component
Parallel_Clocks_Generator:inst26|lpm_compare3:inst21|lpm_compare:lpm_compare_component
Parallel_Clocks_Generator:inst26|lpm_compare3:inst45|lpm_compare:lpm_compare_component
Parallel_Clocks_Generator:inst26|lpm_compare3:inst43|lpm_compare:lpm_compare_component
}
# macro_sequence

# end
# entity
cmpr_qji
# storage
db|Main.(62).cnf
db|Main.(62).cnf
# case_insensitive
# source_file
db|cmpr_qji.tdf
9615c89c4bac52e84a8b4fc04f41d0af
7
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock
-1
3
aeb
-1
3
}
# hierarchies {
Parallel_Clocks_Generator:inst26|lpm_compare3:inst8|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
Parallel_Clocks_Generator:inst26|lpm_compare3:inst6|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
Parallel_Clocks_Generator:inst26|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
Parallel_Clocks_Generator:inst26|lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
Parallel_Clocks_Generator:inst26|lpm_compare3:inst10|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
Parallel_Clocks_Generator:inst26|lpm_compare3:inst18|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
Parallel_Clocks_Generator:inst26|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
Parallel_Clocks_Generator:inst26|lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
Parallel_Clocks_Generator:inst26|lpm_compare3:inst21|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
Parallel_Clocks_Generator:inst26|lpm_compare3:inst45|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
Parallel_Clocks_Generator:inst26|lpm_compare3:inst43|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
}
# macro_sequence

# end
# entity
lpm_dff4
# storage
db|Main.(63).cnf
db|Main.(63).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_dff4.v
444add075bfbd152a71aff4d9c026db
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Parallel_Clocks_Generator:inst26|lpm_dff4:inst22
Parallel_Clocks_Generator:inst26|lpm_dff4:inst7
Parallel_Clocks_Generator:inst26|lpm_dff4:inst119
Parallel_Clocks_Generator:inst26|lpm_dff4:inst19
Parallel_Clocks_Generator:inst26|lpm_dff4:inst11
Parallel_Clocks_Generator:inst26|lpm_dff4:inst9
Parallel_Clocks_Generator:inst26|lpm_dff4:inst44
Parallel_Clocks_Generator:inst26|lpm_dff4:inst24
Parallel_Clocks_Generator:inst26|lpm_dff4:inst17
Parallel_Clocks_Generator:inst26|lpm_dff4:inst13
Parallel_Clocks_Generator:inst26|lpm_dff4:inst67
Parallel_Clocks_Generator:inst26|lpm_dff4:inst64
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|Main.(64).cnf
db|Main.(64).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_ff.tdf
46b042d3fd5eb2f17a9dfd3891afd1a
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q
-1
3
enable
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Parallel_Clocks_Generator:inst26|lpm_dff4:inst22|lpm_ff:lpm_ff_component
Parallel_Clocks_Generator:inst26|lpm_dff4:inst7|lpm_ff:lpm_ff_component
Parallel_Clocks_Generator:inst26|lpm_dff4:inst119|lpm_ff:lpm_ff_component
Parallel_Clocks_Generator:inst26|lpm_dff4:inst19|lpm_ff:lpm_ff_component
Parallel_Clocks_Generator:inst26|lpm_dff4:inst11|lpm_ff:lpm_ff_component
Parallel_Clocks_Generator:inst26|lpm_dff4:inst9|lpm_ff:lpm_ff_component
Parallel_Clocks_Generator:inst26|lpm_dff4:inst44|lpm_ff:lpm_ff_component
Parallel_Clocks_Generator:inst26|lpm_dff4:inst24|lpm_ff:lpm_ff_component
Parallel_Clocks_Generator:inst26|lpm_dff4:inst17|lpm_ff:lpm_ff_component
Parallel_Clocks_Generator:inst26|lpm_dff4:inst13|lpm_ff:lpm_ff_component
Parallel_Clocks_Generator:inst26|lpm_dff4:inst67|lpm_ff:lpm_ff_component
Parallel_Clocks_Generator:inst26|lpm_dff4:inst64|lpm_ff:lpm_ff_component
}
# macro_sequence

# end
# entity
lpm_counter4
# storage
db|Main.(65).cnf
db|Main.(65).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_counter4.v
e1e0bfed3ea261a9a7e2aa615666991
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Parallel_Clocks_Generator:inst26|lpm_counter4:inst1
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(66).cnf
db|Main.(66).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_9bj
PARAMETER_UNKNOWN
USR
}
# used_port {
sset
-1
3
q
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
sload
-1
1
sclr
-1
1
data
-1
1
aset
-1
1
aload
-1
1
updown
-1
2
clk_en
-1
2
cin
-1
2
}
# hierarchies {
Parallel_Clocks_Generator:inst26|lpm_counter4:inst1|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_9bj
# storage
db|Main.(67).cnf
db|Main.(67).cnf
# case_insensitive
# source_file
db|cntr_9bj.tdf
d3be5e6b3715b6564ca0c7309d9132ac
7
# used_port {
sset
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Parallel_Clocks_Generator:inst26|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated
}
# macro_sequence

# end
# entity
lpm_ram_dq1
# storage
db|Main.(68).cnf
db|Main.(68).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_ram_dq1.v
d16e7af92ab23f885b1ec7d467a19f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Parallel_Clocks_Generator:inst26|lpm_ram_dq1:inst56
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|Main.(69).cnf
db|Main.(69).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
11126d23236b22214ea7531dfb5e29be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
SINGLE_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8192
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_WITH_NBE_READ
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
Par_RAM.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_ggi1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_a
-1
3
q_a
-1
3
data_a
-1
3
clock0
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
address_b
-1
2
}
# hierarchies {
Parallel_Clocks_Generator:inst26|lpm_ram_dq1:inst56|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_ggi1
# storage
db|Main.(70).cnf
db|Main.(70).cnf
# case_insensitive
# source_file
db|altsyncram_ggi1.tdf
8097637bb2a74d126cdfdc186ee9f27c
7
# used_port {
wren_a
-1
3
rden_a
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
par_ram.mif
ff21b910cff1bd891a8c90a412a37c19
}
# hierarchies {
Parallel_Clocks_Generator:inst26|lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated
}
# macro_sequence

# end
# entity
lpm_or7
# storage
db|Main.(71).cnf
db|Main.(71).cnf
# case_insensitive
# source_file
lpm_or7.tdf
887cb3cb41ed7678193a58f8c5e404b
7
# used_port {
result
-1
3
data3_0
-1
3
data2_0
-1
3
data1_0
-1
3
data0_0
-1
3
}
# include_file {
lpm_or.inc
b3db57fced17f86f7678b84966053be
}
# hierarchies {
Parallel_Clocks_Generator:inst26|lpm_or7:inst53
}
# macro_sequence

# end
# entity
lpm_counter34
# storage
db|Main.(72).cnf
db|Main.(72).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_counter34.v
f4be275aa902bb139155491b11d57d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Parallel_Clocks_Generator:inst26|lpm_counter34:inst121
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(73).cnf
db|Main.(73).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DOWN
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
0
PARAMETER_UNKNOWN
USR
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_3nl
PARAMETER_UNKNOWN
USR
}
# used_port {
sload
-1
3
q
-1
3
data
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aset
-1
3
sset
-1
1
sclr
-1
1
aload
-1
1
aclr
-1
1
updown
-1
2
clk_en
-1
2
cin
-1
2
}
# hierarchies {
Parallel_Clocks_Generator:inst26|lpm_counter34:inst121|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_3nl
# storage
db|Main.(74).cnf
db|Main.(74).cnf
# case_insensitive
# source_file
db|cntr_3nl.tdf
38867e64c68c87d2e32ef5859e1aaa4a
7
# used_port {
sload
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aset
-1
3
}
# hierarchies {
Parallel_Clocks_Generator:inst26|lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated
}
# macro_sequence

# end
# entity
lpm_mux9
# storage
db|Main.(75).cnf
db|Main.(75).cnf
# case_insensitive
# source_file
lpm_mux9.tdf
c8a8919f32147b343737368dd515ed
7
# used_port {
sel
-1
3
result
-1
3
data0
-1
3
data1
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
Parallel_Clocks_Generator:inst26|lpm_mux9:inst69
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|Main.(76).cnf
db|Main.(76).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_mux.tdf
6d934745c6425cfea49663777ccdec
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
1
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_upc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result0
-1
3
data1_0
-1
3
data0_0
-1
3
}
# hierarchies {
Parallel_Clocks_Generator:inst26|lpm_mux9:inst69|lpm_mux:lpm_mux_component
}
# macro_sequence

# end
# entity
mux_upc
# storage
db|Main.(77).cnf
db|Main.(77).cnf
# case_insensitive
# source_file
db|mux_upc.tdf
4fd61aa87defd378e806f7cda88421
7
# used_port {
sel0
-1
3
result0
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
Parallel_Clocks_Generator:inst26|lpm_mux9:inst69|lpm_mux:lpm_mux_component|mux_upc:auto_generated
}
# macro_sequence

# end
# entity
altpll0
# storage
db|Main.(78).cnf
db|Main.(78).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altpll0.v
1225f1a0291ce6999df3cc2c137fda
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
altpll0:inst2
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
altpll
# storage
db|Main.(79).cnf
db|Main.(79).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|altpll.tdf
34879d2b16c1357da1b2876e4ab5f3
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
USR
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
10000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
USR
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
USR
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK3_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK2_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK0_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
2000
PARAMETER_SIGNED_DEC
USR
CLK3_DIVIDE_BY
100
PARAMETER_SIGNED_DEC
USR
CLK2_DIVIDE_BY
10
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK0_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK3_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK2_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
altpll_6qr2
PARAMETER_UNKNOWN
USR
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
5
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk
-1
3
clk
-1
3
areset
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanclk
-1
1
scanaclr
-1
1
configupdate
-1
1
clkswitch
-1
1
scanclkena
-1
2
pllena
-1
2
phaseupdown
-1
2
phasestep
-1
2
phasecounterselect
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# hierarchies {
altpll0:inst2|altpll:altpll_component
}
# macro_sequence

# end
# entity
altpll_6qr2
# storage
db|Main.(80).cnf
db|Main.(80).cnf
# case_insensitive
# source_file
db|altpll_6qr2.tdf
e0e5f72c7d231802db28f48d140d39c
7
# used_port {
locked
-1
3
inclk1
-1
3
inclk0
-1
3
clk4
-1
3
clk3
-1
3
clk2
-1
3
clk1
-1
3
clk0
-1
3
areset
-1
3
}
# hierarchies {
altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated
}
# macro_sequence

# end
# entity
Exposure_Control_Module
# storage
db|Main.(81).cnf
db|Main.(81).cnf
# case_insensitive
# source_file
exposure_control_module.bdf
17cd6cd9938dd6e1050c2d82d15571f
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
Exposure_Control_Module:inst29
}
# macro_sequence

# end
# entity
lpm_counter30
# storage
db|Main.(82).cnf
db|Main.(82).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_counter30.v
33ec7d98de068a9386f85d0cad179d1
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Exposure_Control_Module:inst29|lpm_counter30:inst4
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(83).cnf
db|Main.(83).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
24
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DOWN
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_7hk
PARAMETER_UNKNOWN
USR
}
# used_port {
sload
-1
3
q
-1
3
data
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
sset
-1
1
sclr
-1
1
aset
-1
1
aload
-1
1
updown
-1
2
clk_en
-1
2
cin
-1
2
}
# hierarchies {
Exposure_Control_Module:inst29|lpm_counter30:inst4|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_7hk
# storage
db|Main.(84).cnf
db|Main.(84).cnf
# case_insensitive
# source_file
db|cntr_7hk.tdf
ec40ff4af758a478472e0e6467e6c56
7
# used_port {
sload
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Exposure_Control_Module:inst29|lpm_counter30:inst4|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated
}
# macro_sequence

# end
# entity
lpm_ff0
# storage
db|Main.(85).cnf
db|Main.(85).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_ff0.v
797de3b65a7a8b5a587c7ecbb4fbb192
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Exposure_Control_Module:inst29|lpm_ff0:inst1
}
# macro_sequence

# end
# entity
lpm_decode5
# storage
db|Main.(86).cnf
db|Main.(86).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_decode5.v
1d659ff81131e1088bbf5e23a6aebe4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Exposure_Control_Module:inst29|lpm_decode5:inst2
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|Main.(87).cnf
db|Main.(87).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
4
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_7uf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq
-1
3
enable
-1
3
data
-1
3
}
# hierarchies {
Exposure_Control_Module:inst29|lpm_decode5:inst2|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
decode_7uf
# storage
db|Main.(88).cnf
db|Main.(88).cnf
# case_insensitive
# source_file
db|decode_7uf.tdf
a96c583760199ab82c87a365459c7756
7
# used_port {
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
Exposure_Control_Module:inst29|lpm_decode5:inst2|lpm_decode:lpm_decode_component|decode_7uf:auto_generated
}
# macro_sequence

# end
# entity
lpm_dff19
# storage
db|Main.(89).cnf
db|Main.(89).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_dff19.v
b5a610bec56d248cd48b36f7f012a132
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Exposure_Control_Module:inst29|lpm_dff19:inst
}
# macro_sequence

# end
# entity
lpm_counter31
# storage
db|Main.(90).cnf
db|Main.(90).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_counter31.v
2cdfc66823785cc5c3912e1cfa73486d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Exposure_Control_Module:inst29|lpm_counter31:inst16
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(91).cnf
db|Main.(91).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DOWN
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_4hk
PARAMETER_UNKNOWN
USR
}
# used_port {
sload
-1
3
q
-1
3
data
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
sset
-1
1
sclr
-1
1
aset
-1
1
aload
-1
1
updown
-1
2
clk_en
-1
2
cin
-1
2
}
# hierarchies {
Exposure_Control_Module:inst29|lpm_counter31:inst16|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_4hk
# storage
db|Main.(92).cnf
db|Main.(92).cnf
# case_insensitive
# source_file
db|cntr_4hk.tdf
ab43c6a4826cf0ab3e6b2c14f73e8e9
7
# used_port {
sload
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Exposure_Control_Module:inst29|lpm_counter31:inst16|lpm_counter:lpm_counter_component|cntr_4hk:auto_generated
}
# macro_sequence

# end
# entity
lpm_dff20
# storage
db|Main.(93).cnf
db|Main.(93).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_dff20.v
1665d7a438fe0486e21e36af20de8a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Exposure_Control_Module:inst29|lpm_dff20:inst17
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|Main.(94).cnf
db|Main.(94).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_ff.tdf
46b042d3fd5eb2f17a9dfd3891afd1a
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q
-1
3
enable
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Exposure_Control_Module:inst29|lpm_dff20:inst17|lpm_ff:lpm_ff_component
Acuisition_Control_Module:inst|lpm_dff24:inst76|lpm_ff:lpm_ff_component
}
# macro_sequence

# end
# entity
lpm_or6
# storage
db|Main.(95).cnf
db|Main.(95).cnf
# case_insensitive
# source_file
lpm_or6.tdf
1991c03a3958c4c413cacef07aabe2d1
7
# used_port {
result
-1
3
data9_0
-1
3
data8_0
-1
3
data7_0
-1
3
data6_0
-1
3
data5_0
-1
3
data4_0
-1
3
data3_0
-1
3
data2_0
-1
3
data23_0
-1
3
data22_0
-1
3
data21_0
-1
3
data20_0
-1
3
data1_0
-1
3
data19_0
-1
3
data18_0
-1
3
data17_0
-1
3
data16_0
-1
3
data15_0
-1
3
data14_0
-1
3
data13_0
-1
3
data12_0
-1
3
data11_0
-1
3
data10_0
-1
3
data0_0
-1
3
}
# include_file {
lpm_or.inc
b3db57fced17f86f7678b84966053be
}
# hierarchies {
Exposure_Control_Module:inst29|lpm_or6:inst13
}
# macro_sequence

# end
# entity
lpm_or
# storage
db|Main.(96).cnf
db|Main.(96).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_or.tdf
402a97de1620c916ae9f944ebd407944
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
1
PARAMETER_UNKNOWN
USR
LPM_SIZE
24
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
}
# used_port {
result0
-1
3
data9_0
-1
3
data8_0
-1
3
data7_0
-1
3
data6_0
-1
3
data5_0
-1
3
data4_0
-1
3
data3_0
-1
3
data2_0
-1
3
data23_0
-1
3
data22_0
-1
3
data21_0
-1
3
data20_0
-1
3
data1_0
-1
3
data19_0
-1
3
data18_0
-1
3
data17_0
-1
3
data16_0
-1
3
data15_0
-1
3
data14_0
-1
3
data13_0
-1
3
data12_0
-1
3
data11_0
-1
3
data10_0
-1
3
data0_0
-1
3
}
# hierarchies {
Exposure_Control_Module:inst29|lpm_or6:inst13|lpm_or:lpm_or_component
}
# macro_sequence

# end
# entity
p1_corrector_module
# storage
db|Main.(97).cnf
db|Main.(97).cnf
# case_insensitive
# source_file
p1_corrector_module.bdf
7f7cb40b69af854d02c739433dca2f
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
p1_corrector_module:inst31
}
# macro_sequence

# end
# entity
lpm_counter46
# storage
db|Main.(98).cnf
db|Main.(98).cnf
# case_insensitive
# source_file
lpm_counter46.tdf
8ffb5b11fb8517b8be8f25331b0c199
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
p1_corrector_module:inst31|lpm_counter46:inst1
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(99).cnf
db|Main.(99).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
7
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
80
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_elk
PARAMETER_UNKNOWN
USR
}
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
p1_corrector_module:inst31|lpm_counter46:inst1|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_elk
# storage
db|Main.(100).cnf
db|Main.(100).cnf
# case_insensitive
# source_file
db|cntr_elk.tdf
2ebc563e9f5583bbd4ffdcdc8b113c6
7
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
p1_corrector_module:inst31|lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated
}
# macro_sequence

# end
# entity
cmpr_kfc
# storage
db|Main.(101).cnf
db|Main.(101).cnf
# case_insensitive
# source_file
db|cmpr_kfc.tdf
845f7a30931ca339e94479cab823ac24
7
# used_port {
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
p1_corrector_module:inst31|lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|cmpr_kfc:cmpr1
}
# macro_sequence

# end
# entity
lpm_counter47
# storage
db|Main.(102).cnf
db|Main.(102).cnf
# case_insensitive
# source_file
lpm_counter47.tdf
f6589b404cfe1cacbcfeef2bdcb
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
p1_corrector_module:inst31|lpm_counter47:inst16
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(103).cnf
db|Main.(103).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
8
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
40
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_blk
PARAMETER_UNKNOWN
USR
}
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
p1_corrector_module:inst31|lpm_counter47:inst16|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_blk
# storage
db|Main.(104).cnf
db|Main.(104).cnf
# case_insensitive
# source_file
db|cntr_blk.tdf
8f9c51cc78dabf3616985b581f2966
7
# used_port {
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
p1_corrector_module:inst31|lpm_counter47:inst16|lpm_counter:lpm_counter_component|cntr_blk:auto_generated
}
# macro_sequence

# end
# entity
cmpr_lfc
# storage
db|Main.(105).cnf
db|Main.(105).cnf
# case_insensitive
# source_file
db|cmpr_lfc.tdf
c46c8ec586fecbed582089e845a0277f
7
# used_port {
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
p1_corrector_module:inst31|lpm_counter47:inst16|lpm_counter:lpm_counter_component|cntr_blk:auto_generated|cmpr_lfc:cmpr1
}
# macro_sequence

# end
# entity
Acuisition_Control_Module
# storage
db|Main.(106).cnf
db|Main.(106).cnf
# case_insensitive
# source_file
acuisition_control_module.bdf
b271ca44f93abdd26cf8f128a9832ae7
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
Acuisition_Control_Module:inst
}
# macro_sequence

# end
# entity
lpm_compare4
# storage
db|Main.(107).cnf
db|Main.(107).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_compare4.v
5e39ae7a9e6985f480acfd27368a5d8b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_compare4:inst31
Acuisition_Control_Module:inst|lpm_compare4:inst55
Acuisition_Control_Module:inst|lpm_compare4:inst54
Acuisition_Control_Module:inst|lpm_compare4:inst57
Acuisition_Control_Module:inst|lpm_compare4:inst56
Acuisition_Control_Module:inst|lpm_compare4:inst29
Acuisition_Control_Module:inst|lpm_compare4:inst93
}
# macro_sequence

# end
# entity
lpm_counter12
# storage
db|Main.(108).cnf
db|Main.(108).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_counter12.v
ebaf3233f0977bc6ed7eefc1f9babb6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter12:inst2
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(109).cnf
db|Main.(109).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
16
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_1bj
PARAMETER_UNKNOWN
USR
}
# used_port {
sclr
-1
3
q
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
sset
-1
1
sload
-1
1
data
-1
1
aset
-1
1
aload
-1
1
updown
-1
2
clk_en
-1
2
cin
-1
2
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter12:inst2|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_1bj
# storage
db|Main.(110).cnf
db|Main.(110).cnf
# case_insensitive
# source_file
db|cntr_1bj.tdf
d363cb7f5c511a12b4079ee0f22efd
7
# used_port {
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter12:inst2|lpm_counter:lpm_counter_component|cntr_1bj:auto_generated
}
# macro_sequence

# end
# entity
lpm_dff24
# storage
db|Main.(111).cnf
db|Main.(111).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_dff24.v
d4104ff520deb635525fca8483edd
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_dff24:inst76
}
# macro_sequence

# end
# entity
lpm_decode2
# storage
db|Main.(112).cnf
db|Main.(112).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_decode2.v
57943e99101c44bc4079522d80553a30
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_decode2:inst10
}
# macro_sequence

# end
# entity
lpm_counter14
# storage
db|Main.(113).cnf
db|Main.(113).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_counter14.v
e65cae853b3810572f2571e0d844512e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter14:inst11
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(114).cnf
db|Main.(114).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
3
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
6
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_c2l
PARAMETER_UNKNOWN
USR
}
# used_port {
sclr
-1
3
q
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
sset
-1
1
sload
-1
1
data
-1
1
aset
-1
1
aload
-1
1
updown
-1
2
clk_en
-1
2
cin
-1
2
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter14:inst11|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_c2l
# storage
db|Main.(115).cnf
db|Main.(115).cnf
# case_insensitive
# source_file
db|cntr_c2l.tdf
c56b7ac4eb5157a74d87fc93ce27b34
7
# used_port {
sclr
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter14:inst11|lpm_counter:lpm_counter_component|cntr_c2l:auto_generated
}
# macro_sequence

# end
# entity
cmpr_gfc
# storage
db|Main.(116).cnf
db|Main.(116).cnf
# case_insensitive
# source_file
db|cmpr_gfc.tdf
c4e9e58afcbac054665ba74e88b45d49
7
# used_port {
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter14:inst11|lpm_counter:lpm_counter_component|cntr_c2l:auto_generated|cmpr_gfc:cmpr1
Acuisition_Control_Module:inst|lpm_counter16:inst8|lpm_counter:lpm_counter_component|cntr_u8m:auto_generated|cmpr_gfc:cmpr1
}
# macro_sequence

# end
# entity
lpm_counter7
# storage
db|Main.(117).cnf
db|Main.(117).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_counter7.vhd
ca561b4485552c7ba12c36d92684fbf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter7:inst20
}
# lmf
|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(118).cnf
db|Main.(118).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_c9j
PARAMETER_UNKNOWN
USR
}
# used_port {
sclr
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter7:inst20|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_c9j
# storage
db|Main.(119).cnf
db|Main.(119).cnf
# case_insensitive
# source_file
db|cntr_c9j.tdf
45757a569a6307c8ab0f6e11a97e42
7
# used_port {
sclr
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter7:inst20|lpm_counter:lpm_counter_component|cntr_c9j:auto_generated
Acuisition_Control_Module:inst|lpm_counter8:inst45|lpm_counter:lpm_counter_component|cntr_c9j:auto_generated
}
# macro_sequence

# end
# entity
Mirror
# storage
db|Main.(120).cnf
db|Main.(120).cnf
# case_insensitive
# source_file
mirror.bdf
5085e783e6b7b729734c94f4042268e
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
Acuisition_Control_Module:inst|Mirror:inst78
}
# macro_sequence

# end
# entity
lpm_counter10
# storage
db|Main.(121).cnf
db|Main.(121).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_counter10.v
af4aaf89193d611365e8b4d070407b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|Mirror:inst78|lpm_counter10:inst5
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(122).cnf
db|Main.(122).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DOWN
PARAMETER_UNKNOWN
USR
LPM_MODULUS
3
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
0
PARAMETER_UNKNOWN
USR
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_0fm
PARAMETER_UNKNOWN
USR
}
# used_port {
sset
-1
3
q
-1
3
cout
-1
3
clock
-1
3
clk_en
-1
3
aclr
-1
3
sload
-1
1
sclr
-1
1
data
-1
1
aset
-1
1
aload
-1
1
updown
-1
2
cnt_en
-1
2
cin
-1
2
}
# hierarchies {
Acuisition_Control_Module:inst|Mirror:inst78|lpm_counter10:inst5|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_0fm
# storage
db|Main.(123).cnf
db|Main.(123).cnf
# case_insensitive
# source_file
db|cntr_0fm.tdf
47f6789b528b6416e0f71064f4592533
7
# used_port {
sset
-1
3
q1
-1
3
q0
-1
3
cout
-1
3
clock
-1
3
clk_en
-1
3
aclr
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|Mirror:inst78|lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated
CCD_Simulator:inst64|lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated
}
# macro_sequence

# end
# entity
lpm_shiftreg12
# storage
db|Main.(124).cnf
db|Main.(124).cnf
# case_insensitive
# source_file
lpm_shiftreg12.tdf
67b47c1373309558d225cfecb647d767
7
# used_port {
shiftout
-1
3
shiftin
-1
3
clock
-1
3
}
# include_file {
lpm_shiftreg.inc
d1a56edf92966422e978158b53adef48
}
# hierarchies {
Acuisition_Control_Module:inst|Mirror:inst78|lpm_shiftreg12:inst12
}
# macro_sequence

# end
# entity
lpm_shiftreg
# storage
db|Main.(125).cnf
db|Main.(125).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
823f22a26a352790542bbd44a35dcb1
7
# user_parameter {
LPM_WIDTH
2
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
LEFT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
shiftout
-1
3
shiftin
-1
3
clock
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|Mirror:inst78|lpm_shiftreg12:inst12|lpm_shiftreg:lpm_shiftreg_component
CCD_Simulator:inst64|lpm_shiftreg10:inst29|lpm_shiftreg:lpm_shiftreg_component
}
# macro_sequence

# end
# entity
lpm_counter11
# storage
db|Main.(126).cnf
db|Main.(126).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_counter11.v
fec1b278757f22d9eccb9ac35e0e92d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|Mirror:inst78|lpm_counter11:inst7
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(127).cnf
db|Main.(127).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
3
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
7
PARAMETER_UNKNOWN
USR
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_22k
PARAMETER_UNKNOWN
USR
}
# used_port {
sset
-1
3
q
-1
3
cnt_en
-1
3
clock
-1
3
sload
-1
1
sclr
-1
1
data
-1
1
aset
-1
1
aload
-1
1
aclr
-1
1
updown
-1
2
clk_en
-1
2
cin
-1
2
}
# hierarchies {
Acuisition_Control_Module:inst|Mirror:inst78|lpm_counter11:inst7|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_22k
# storage
db|Main.(128).cnf
db|Main.(128).cnf
# case_insensitive
# source_file
db|cntr_22k.tdf
b977fa69b990b625b43ee3a3e5ba436f
7
# used_port {
sset
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|Mirror:inst78|lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated
}
# macro_sequence

# end
# entity
lpm_shiftreg1
# storage
db|Main.(129).cnf
db|Main.(129).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_shiftreg1.v
e6f0e429625e727a435672cf3f1727
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|Mirror:inst78|lpm_shiftreg1:inst1
}
# macro_sequence

# end
# entity
lpm_shiftreg
# storage
db|Main.(130).cnf
db|Main.(130).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
823f22a26a352790542bbd44a35dcb1
7
# user_parameter {
LPM_WIDTH
3
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
LEFT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
shiftout
-1
3
shiftin
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|Mirror:inst78|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component
}
# macro_sequence

# end
# entity
lpm_dff10
# storage
db|Main.(131).cnf
db|Main.(131).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_dff10.v
adab6922822ed01732aee663745148e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|Mirror:inst78|lpm_dff10:inst4
Acuisition_Control_Module:inst|Mirror:inst78|lpm_dff10:inst3
Acuisition_Control_Module:inst|Mirror:inst78|lpm_dff10:inst2
}
# macro_sequence

# end
# entity
lpm_dff11
# storage
db|Main.(132).cnf
db|Main.(132).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_dff11.v
eef5b864bcd33d3744c2bc8795504c50
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_dff11:inst65
Acuisition_Control_Module:inst|lpm_dff11:inst47
Acuisition_Control_Module:inst|lpm_dff11:inst53
Acuisition_Control_Module:inst|lpm_dff11:inst52
Acuisition_Control_Module:inst|lpm_dff11:inst30
Acuisition_Control_Module:inst|lpm_dff11:inst27
Acuisition_Control_Module:inst|lpm_dff11:inst92
}
# macro_sequence

# end
# entity
lpm_decode1
# storage
db|Main.(133).cnf
db|Main.(133).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_decode1.v
a052f9a2cdc1a4ab8bc2cd7aafe76c10
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_decode1:inst1
}
# macro_sequence

# end
# entity
lpm_counter15
# storage
db|Main.(134).cnf
db|Main.(134).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_counter15.v
12238862382e194cbeaaa8116568
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter15:inst14
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(135).cnf
db|Main.(135).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_e9j
PARAMETER_UNKNOWN
USR
}
# used_port {
sclr
-1
3
q
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
sset
-1
1
sload
-1
1
data
-1
1
aset
-1
1
aload
-1
1
updown
-1
2
clk_en
-1
2
cin
-1
2
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter15:inst14|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_e9j
# storage
db|Main.(136).cnf
db|Main.(136).cnf
# case_insensitive
# source_file
db|cntr_e9j.tdf
56dcf6276fd6603b546396405337b93b
7
# used_port {
sclr
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter15:inst14|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter16
# storage
db|Main.(137).cnf
db|Main.(137).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_counter16.v
299f9c3327be38a7e54b7c87be1bee9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter16:inst8
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(138).cnf
db|Main.(138).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
3
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
6
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
2
PARAMETER_UNKNOWN
USR
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_u8m
PARAMETER_UNKNOWN
USR
}
# used_port {
sset
-1
3
q
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
sload
-1
1
sclr
-1
1
data
-1
1
aset
-1
1
aload
-1
1
updown
-1
2
clk_en
-1
2
cin
-1
2
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter16:inst8|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_u8m
# storage
db|Main.(139).cnf
db|Main.(139).cnf
# case_insensitive
# source_file
db|cntr_u8m.tdf
4f446a92dcf6cf63cfa91d951b44045
7
# used_port {
sset
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter16:inst8|lpm_counter:lpm_counter_component|cntr_u8m:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter17
# storage
db|Main.(140).cnf
db|Main.(140).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_counter17.v
4e3788de355be22b14edb0e7e14da7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter17:inst26
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(141).cnf
db|Main.(141).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
1
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_b9j
PARAMETER_UNKNOWN
USR
}
# used_port {
sclr
-1
3
q
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
sset
-1
1
sload
-1
1
data
-1
1
aset
-1
1
aload
-1
1
updown
-1
2
clk_en
-1
2
cin
-1
2
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter17:inst26|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_b9j
# storage
db|Main.(142).cnf
db|Main.(142).cnf
# case_insensitive
# source_file
db|cntr_b9j.tdf
c338af9410a89e74d41819ad5a9f524
7
# used_port {
sclr
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter17:inst26|lpm_counter:lpm_counter_component|cntr_b9j:auto_generated
}
# macro_sequence

# end
# entity
lpm_shiftreg4
# storage
db|Main.(143).cnf
db|Main.(143).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_shiftreg4.v
cb7014f58cac81cb35868a9a291e8a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_shiftreg4:inst32
}
# macro_sequence

# end
# entity
lpm_shiftreg
# storage
db|Main.(144).cnf
db|Main.(144).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
823f22a26a352790542bbd44a35dcb1
7
# user_parameter {
LPM_WIDTH
3
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
LEFT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
shiftout
-1
3
shiftin
-1
3
clock
-1
3
aset
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_shiftreg4:inst32|lpm_shiftreg:lpm_shiftreg_component
}
# macro_sequence

# end
# entity
lpm_or4
# storage
db|Main.(145).cnf
db|Main.(145).cnf
# case_insensitive
# source_file
lpm_or4.tdf
976065d4d8a9b97b65b0cb3053e93fc8
7
# used_port {
result
-1
3
data7_0
-1
3
data6_0
-1
3
data5_0
-1
3
data4_0
-1
3
data3_0
-1
3
data2_0
-1
3
data1_0
-1
3
data0_0
-1
3
}
# include_file {
lpm_or.inc
b3db57fced17f86f7678b84966053be
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_or4:inst25
}
# macro_sequence

# end
# entity
lpm_or
# storage
db|Main.(146).cnf
db|Main.(146).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_or.tdf
402a97de1620c916ae9f944ebd407944
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
1
PARAMETER_UNKNOWN
USR
LPM_SIZE
8
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
}
# used_port {
result0
-1
3
data7_0
-1
3
data6_0
-1
3
data5_0
-1
3
data4_0
-1
3
data3_0
-1
3
data2_0
-1
3
data1_0
-1
3
data0_0
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_or4:inst25|lpm_or:lpm_or_component
}
# macro_sequence

# end
# entity
lpm_or1
# storage
db|Main.(147).cnf
db|Main.(147).cnf
# case_insensitive
# source_file
lpm_or1.tdf
9a1be5c73268f12934b85698c1dea7a4
7
# used_port {
result
-1
3
data3_0
-1
3
data2_0
-1
3
data1_0
-1
3
data0_0
-1
3
}
# include_file {
lpm_or.inc
b3db57fced17f86f7678b84966053be
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_or1:inst41
}
# macro_sequence

# end
# entity
lpm_or3
# storage
db|Main.(148).cnf
db|Main.(148).cnf
# case_insensitive
# source_file
lpm_or3.tdf
edbb841b51994a820d4874e54fb7b98
7
# used_port {
result
-1
3
data1_0
-1
3
data0_0
-1
3
}
# include_file {
lpm_or.inc
b3db57fced17f86f7678b84966053be
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_or3:inst80
Acuisition_Control_Module:inst|lpm_or3:inst58
Acuisition_Control_Module:inst|lpm_or3:inst60
Acuisition_Control_Module:inst|lpm_or3:inst62
}
# macro_sequence

# end
# entity
lpm_or
# storage
db|Main.(149).cnf
db|Main.(149).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_or.tdf
402a97de1620c916ae9f944ebd407944
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
1
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
}
# used_port {
result0
-1
3
data1_0
-1
3
data0_0
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_or3:inst80|lpm_or:lpm_or_component
Acuisition_Control_Module:inst|lpm_or3:inst58|lpm_or:lpm_or_component
Acuisition_Control_Module:inst|lpm_or3:inst60|lpm_or:lpm_or_component
Acuisition_Control_Module:inst|lpm_or3:inst62|lpm_or:lpm_or_component
}
# macro_sequence

# end
# entity
lpm_dff9
# storage
db|Main.(150).cnf
db|Main.(150).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_dff9.v
debf637fec4bfbd7d26d345bff8d55e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_dff9:inst67
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|Main.(151).cnf
db|Main.(151).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_ff.tdf
46b042d3fd5eb2f17a9dfd3891afd1a
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q
-1
3
enable
-1
3
data
-1
3
clock
-1
3
aset
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_dff9:inst67|lpm_ff:lpm_ff_component
}
# macro_sequence

# end
# entity
lpm_counter37
# storage
db|Main.(152).cnf
db|Main.(152).cnf
# case_insensitive
# source_file
lpm_counter37.tdf
5b11415af62d9a334474de99ba58771
7
# used_port {
cout
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter37:inst63
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(153).cnf
db|Main.(153).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
2
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_j9j
PARAMETER_UNKNOWN
USR
}
# used_port {
q1
-1
3
q0
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_j9j
# storage
db|Main.(154).cnf
db|Main.(154).cnf
# case_insensitive
# source_file
db|cntr_j9j.tdf
154a905337508c13d247cb31e44fe
7
# used_port {
q1
-1
3
q0
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated
}
# macro_sequence

# end
# entity
lpm_dff5
# storage
db|Main.(155).cnf
db|Main.(155).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_dff5.v
a8ee88a4c5bc84e38020511481a8711a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_dff5:inst21
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|Main.(156).cnf
db|Main.(156).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_ff.tdf
46b042d3fd5eb2f17a9dfd3891afd1a
7
# user_parameter {
LPM_WIDTH
8
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_dff5:inst21|lpm_ff:lpm_ff_component
}
# macro_sequence

# end
# entity
Filter_DCDS_Module
# storage
db|Main.(157).cnf
db|Main.(157).cnf
# case_insensitive
# source_file
filter_dcds_module.bdf
c068ef67231bdb25496751d98c76d4f
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18
}
# macro_sequence

# end
# entity
lpm_add_sub0
# storage
db|Main.(158).cnf
db|Main.(158).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_add_sub0.v
77e35235f7ef1d2fc3dc7eee553c66e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub0:inst9
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub0:inst7
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub0:inst
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub0:inst9
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub0:inst7
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub0:inst
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub0:inst9
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub0:inst7
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub0:inst
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub0:inst9
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub0:inst7
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub0:inst
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|Main.(159).cnf
db|Main.(159).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_add_sub.tdf
48629daa7d9afedc175e3e79ef6f21
7
# user_parameter {
LPM_WIDTH
24
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
1
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_amk
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component
}
# macro_sequence

# end
# entity
add_sub_amk
# storage
db|Main.(160).cnf
db|Main.(160).cnf
# case_insensitive
# source_file
db|add_sub_amk.tdf
b5e83e1c8a35933f2c0ca12d7f0c9e5
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
}
# macro_sequence

# end
# entity
lpm_dff27
# storage
db|Main.(161).cnf
db|Main.(161).cnf
# case_insensitive
# source_file
lpm_dff27.tdf
4b7b63a3ad65a2191e48826ea66efcfb
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# include_file {
lpm_ff.inc
5b1f18ec4f969a147b22e8c42bf962ac
}
# hierarchies {
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_dff27:inst6
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_dff27:inst6
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_dff27:inst6
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_dff27:inst6
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|Main.(162).cnf
db|Main.(162).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_ff.tdf
46b042d3fd5eb2f17a9dfd3891afd1a
7
# user_parameter {
LPM_WIDTH
24
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_dff27:inst6|lpm_ff:lpm_ff_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_dff27:inst6|lpm_ff:lpm_ff_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_dff27:inst6|lpm_ff:lpm_ff_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_dff27:inst6|lpm_ff:lpm_ff_component
}
# macro_sequence

# end
# entity
lpm_counter26
# storage
db|Main.(163).cnf
db|Main.(163).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_counter26.v
212098f7b9cb1af3f1a8fd1af76438e0
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_counter26:inst2
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_counter26:inst2
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_counter26:inst2
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_counter26:inst2
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(164).cnf
db|Main.(164).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
8
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_gri
PARAMETER_UNKNOWN
USR
}
# used_port {
sclr
-1
3
q
-1
3
cnt_en
-1
3
clock
-1
3
sset
-1
1
sload
-1
1
data
-1
1
aset
-1
1
aload
-1
1
aclr
-1
1
updown
-1
2
clk_en
-1
2
cin
-1
2
}
# hierarchies {
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_counter26:inst2|lpm_counter:lpm_counter_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_counter26:inst2|lpm_counter:lpm_counter_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_counter26:inst2|lpm_counter:lpm_counter_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_counter26:inst2|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_gri
# storage
db|Main.(165).cnf
db|Main.(165).cnf
# case_insensitive
# source_file
db|cntr_gri.tdf
cdc0b724ffdc223ff366cb5a70bda297
7
# used_port {
sclr
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_counter26:inst2|lpm_counter:lpm_counter_component|cntr_gri:auto_generated
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_counter26:inst2|lpm_counter:lpm_counter_component|cntr_gri:auto_generated
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_counter26:inst2|lpm_counter:lpm_counter_component|cntr_gri:auto_generated
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_counter26:inst2|lpm_counter:lpm_counter_component|cntr_gri:auto_generated
}
# macro_sequence

# end
# entity
lpm_and1
# storage
db|Main.(166).cnf
db|Main.(166).cnf
# case_insensitive
# source_file
lpm_and1.tdf
92b1599cc32e165e946badf1879ab1
7
# used_port {
result
-1
3
data9_0
-1
3
data8_0
-1
3
data7_0
-1
3
data6_0
-1
3
data5_0
-1
3
data4_0
-1
3
data3_0
-1
3
data2_0
-1
3
data1_0
-1
3
data15_0
-1
3
data14_0
-1
3
data13_0
-1
3
data12_0
-1
3
data11_0
-1
3
data10_0
-1
3
data0_0
-1
3
}
# include_file {
lpm_and.inc
736ee09b68691a8143f713d19e2baa41
}
# hierarchies {
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_and1:inst3
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_and1:inst3
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_and1:inst3
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_and1:inst3
}
# macro_sequence

# end
# entity
lpm_and
# storage
db|Main.(167).cnf
db|Main.(167).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_and.tdf
aef927e54c3d33d677aba1c474155a1
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
1
PARAMETER_UNKNOWN
USR
LPM_SIZE
16
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
}
# used_port {
result0
-1
3
data9_0
-1
3
data8_0
-1
3
data7_0
-1
3
data6_0
-1
3
data5_0
-1
3
data4_0
-1
3
data3_0
-1
3
data2_0
-1
3
data1_0
-1
3
data15_0
-1
3
data14_0
-1
3
data13_0
-1
3
data12_0
-1
3
data11_0
-1
3
data10_0
-1
3
data0_0
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_and1:inst3|lpm_and:lpm_and_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_and1:inst3|lpm_and:lpm_and_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_and1:inst3|lpm_and:lpm_and_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_and1:inst3|lpm_and:lpm_and_component
}
# macro_sequence

# end
# entity
lpm_add_sub1
# storage
db|Main.(168).cnf
db|Main.(168).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_add_sub1.v
46101e790157b50a1ba847675d64dd
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub1:inst1
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub1:inst1
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub1:inst1
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub1:inst1
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|Main.(169).cnf
db|Main.(169).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_add_sub.tdf
48629daa7d9afedc175e3e79ef6f21
7
# user_parameter {
LPM_WIDTH
24
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
1
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_99k
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component
}
# macro_sequence

# end
# entity
add_sub_99k
# storage
db|Main.(170).cnf
db|Main.(170).cnf
# case_insensitive
# source_file
db|add_sub_99k.tdf
fcac8ee2b7e559a181bcbbe6c35e3489
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock
-1
3
clken
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_99k:auto_generated
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_99k:auto_generated
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_99k:auto_generated
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_99k:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub3
# storage
db|Main.(171).cnf
db|Main.(171).cnf
# case_insensitive
# source_file
lpm_add_sub3.tdf
30bcde7dd7d7dd6e5d551afc4a4c3f1b
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
cout
-1
3
}
# include_file {
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
}
# hierarchies {
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub3:inst5
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub3:inst5
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub3:inst5
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub3:inst5
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|Main.(172).cnf
db|Main.(172).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_add_sub.tdf
48629daa7d9afedc175e3e79ef6f21
7
# user_parameter {
LPM_WIDTH
16
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
1
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_jbi
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
cout
-1
3
datab4
-1
1
datab2
-1
1
datab15
-1
1
datab14
-1
1
datab13
-1
1
datab12
-1
1
datab11
-1
1
datab10
-1
1
datab1
-1
1
datab0
-1
1
datab9
-1
2
datab8
-1
2
datab7
-1
2
datab6
-1
2
datab5
-1
2
datab3
-1
2
}
# hierarchies {
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub3:inst5|lpm_add_sub:lpm_add_sub_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub3:inst5|lpm_add_sub:lpm_add_sub_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub3:inst5|lpm_add_sub:lpm_add_sub_component
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub3:inst5|lpm_add_sub:lpm_add_sub_component
}
# macro_sequence

# end
# entity
add_sub_jbi
# storage
db|Main.(173).cnf
db|Main.(173).cnf
# case_insensitive
# source_file
db|add_sub_jbi.tdf
6a1b7ea1d3b37dde38f881911cd5d
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
cout
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub3:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_jbi:auto_generated
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub3:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_jbi:auto_generated
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub3:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_jbi:auto_generated
Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub3:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_jbi:auto_generated
}
# macro_sequence

# end
# entity
lpm_constant0
# storage
db|Main.(174).cnf
db|Main.(174).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_constant0.v
4df85828f37e44ada9238c4bbf1eeb
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_constant0:inst22
}
# macro_sequence

# end
# entity
lpm_constant
# storage
db|Main.(175).cnf
db|Main.(175).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_constant.tdf
eb6dfbf4944a55f9ca719d52154e40e2
7
# user_parameter {
LPM_WIDTH
8
PARAMETER_SIGNED_DEC
USR
LPM_CVALUE
0
PARAMETER_SIGNED_DEC
USR
ENABLE_RUNTIME_MOD
NO
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
lpm_constant_qf6
PARAMETER_UNKNOWN
USR
}
# used_port {
result
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_constant0:inst22|lpm_constant:lpm_constant_component
}
# macro_sequence

# end
# entity
lpm_mux10
# storage
db|Main.(176).cnf
db|Main.(176).cnf
# case_insensitive
# source_file
lpm_mux10.tdf
9241a085d299a87fc15875e146cffa
7
# used_port {
sel1
-1
3
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data3x9
-1
3
data3x8
-1
3
data3x7
-1
3
data3x6
-1
3
data3x5
-1
3
data3x4
-1
3
data3x3
-1
3
data3x2
-1
3
data3x15
-1
3
data3x14
-1
3
data3x13
-1
3
data3x12
-1
3
data3x11
-1
3
data3x10
-1
3
data3x1
-1
3
data3x0
-1
3
data2x9
-1
3
data2x8
-1
3
data2x7
-1
3
data2x6
-1
3
data2x5
-1
3
data2x4
-1
3
data2x3
-1
3
data2x2
-1
3
data2x15
-1
3
data2x14
-1
3
data2x13
-1
3
data2x12
-1
3
data2x11
-1
3
data2x10
-1
3
data2x1
-1
3
data2x0
-1
3
data1x9
-1
3
data1x8
-1
3
data1x7
-1
3
data1x6
-1
3
data1x5
-1
3
data1x4
-1
3
data1x3
-1
3
data1x2
-1
3
data1x15
-1
3
data1x14
-1
3
data1x13
-1
3
data1x12
-1
3
data1x11
-1
3
data1x10
-1
3
data1x1
-1
3
data1x0
-1
3
data0x9
-1
3
data0x8
-1
3
data0x7
-1
3
data0x6
-1
3
data0x5
-1
3
data0x4
-1
3
data0x3
-1
3
data0x2
-1
3
data0x15
-1
3
data0x14
-1
3
data0x13
-1
3
data0x12
-1
3
data0x11
-1
3
data0x10
-1
3
data0x1
-1
3
data0x0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_mux10:inst101
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|Main.(177).cnf
db|Main.(177).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_mux.tdf
6d934745c6425cfea49663777ccdec
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
16
PARAMETER_UNKNOWN
USR
LPM_SIZE
4
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
2
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
1
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
mux_uof
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
}
# used_port {
sel1
-1
3
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data3_9
-1
3
data3_8
-1
3
data3_7
-1
3
data3_6
-1
3
data3_5
-1
3
data3_4
-1
3
data3_3
-1
3
data3_2
-1
3
data3_15
-1
3
data3_14
-1
3
data3_13
-1
3
data3_12
-1
3
data3_11
-1
3
data3_10
-1
3
data3_1
-1
3
data3_0
-1
3
data2_9
-1
3
data2_8
-1
3
data2_7
-1
3
data2_6
-1
3
data2_5
-1
3
data2_4
-1
3
data2_3
-1
3
data2_2
-1
3
data2_15
-1
3
data2_14
-1
3
data2_13
-1
3
data2_12
-1
3
data2_11
-1
3
data2_10
-1
3
data2_1
-1
3
data2_0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_15
-1
3
data1_14
-1
3
data1_13
-1
3
data1_12
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_15
-1
3
data0_14
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_mux10:inst101|lpm_mux:lpm_mux_component
}
# macro_sequence

# end
# entity
mux_uof
# storage
db|Main.(178).cnf
db|Main.(178).cnf
# case_insensitive
# source_file
db|mux_uof.tdf
7f519e7daf3d20e0bff9e4c8ce7e5147
7
# used_port {
sel1
-1
3
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_mux10:inst101|lpm_mux:lpm_mux_component|mux_uof:auto_generated
}
# macro_sequence

# end
# entity
lpm_divide0
# storage
db|Main.(179).cnf
db|Main.(179).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
lpm_divide0.vhd
3ed9101112b2a7dea2beb2702766540
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_divide0:inst28
Acuisition_Control_Module:inst|lpm_divide0:inst98
Acuisition_Control_Module:inst|lpm_divide0:inst95
}
# lmf
|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_divide
# storage
db|Main.(180).cnf
db|Main.(180).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_divide.tdf
7b2071c21e42b4a04d32c24dcdc565
7
# user_parameter {
LPM_WIDTHN
24
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHD
8
PARAMETER_SIGNED_DEC
USR
LPM_NREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
LPM_REMAINDERPOSITIVE
TRUE
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
lpm_divide_cfs
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
1
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
remain7
-1
3
remain6
-1
3
remain5
-1
3
remain4
-1
3
remain3
-1
3
remain2
-1
3
remain1
-1
3
remain0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient23
-1
3
quotient22
-1
3
quotient21
-1
3
quotient20
-1
3
quotient2
-1
3
quotient19
-1
3
quotient18
-1
3
quotient17
-1
3
quotient16
-1
3
quotient15
-1
3
quotient14
-1
3
quotient13
-1
3
quotient12
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer23
-1
3
numer22
-1
3
numer21
-1
3
numer20
-1
3
numer2
-1
3
numer19
-1
3
numer18
-1
3
numer17
-1
3
numer16
-1
3
numer15
-1
3
numer14
-1
3
numer13
-1
3
numer12
-1
3
numer11
-1
3
numer10
-1
3
numer1
-1
3
numer0
-1
3
denom7
-1
3
denom6
-1
3
denom5
-1
3
denom4
-1
3
denom3
-1
3
denom2
-1
3
denom1
-1
3
denom0
-1
3
clock
-1
3
clken
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_divide0:inst28|lpm_divide:lpm_divide_component
Acuisition_Control_Module:inst|lpm_divide0:inst98|lpm_divide:lpm_divide_component
Acuisition_Control_Module:inst|lpm_divide0:inst95|lpm_divide:lpm_divide_component
}
# macro_sequence

# end
# entity
lpm_divide_cfs
# storage
db|Main.(181).cnf
db|Main.(181).cnf
# case_insensitive
# source_file
db|lpm_divide_cfs.tdf
455bf29478dab4a03362c88b588f8ce
7
# used_port {
remain7
-1
3
remain6
-1
3
remain5
-1
3
remain4
-1
3
remain3
-1
3
remain2
-1
3
remain1
-1
3
remain0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient23
-1
3
quotient22
-1
3
quotient21
-1
3
quotient20
-1
3
quotient2
-1
3
quotient19
-1
3
quotient18
-1
3
quotient17
-1
3
quotient16
-1
3
quotient15
-1
3
quotient14
-1
3
quotient13
-1
3
quotient12
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer23
-1
3
numer22
-1
3
numer21
-1
3
numer20
-1
3
numer2
-1
3
numer19
-1
3
numer18
-1
3
numer17
-1
3
numer16
-1
3
numer15
-1
3
numer14
-1
3
numer13
-1
3
numer12
-1
3
numer11
-1
3
numer10
-1
3
numer1
-1
3
numer0
-1
3
denom7
-1
3
denom6
-1
3
denom5
-1
3
denom4
-1
3
denom3
-1
3
denom2
-1
3
denom1
-1
3
denom0
-1
3
clock
-1
3
clken
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_divide0:inst28|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated
Acuisition_Control_Module:inst|lpm_divide0:inst98|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated
Acuisition_Control_Module:inst|lpm_divide0:inst95|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated
}
# macro_sequence

# end
# entity
sign_div_unsign_joi
# storage
db|Main.(182).cnf
db|Main.(182).cnf
# case_insensitive
# source_file
db|sign_div_unsign_joi.tdf
5c27af07110349f54eaa631353e4d97
7
# used_port {
remainder7
-1
3
remainder6
-1
3
remainder5
-1
3
remainder4
-1
3
remainder3
-1
3
remainder2
-1
3
remainder1
-1
3
remainder0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient23
-1
3
quotient22
-1
3
quotient21
-1
3
quotient20
-1
3
quotient2
-1
3
quotient19
-1
3
quotient18
-1
3
quotient17
-1
3
quotient16
-1
3
quotient15
-1
3
quotient14
-1
3
quotient13
-1
3
quotient12
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numerator9
-1
3
numerator8
-1
3
numerator7
-1
3
numerator6
-1
3
numerator5
-1
3
numerator4
-1
3
numerator3
-1
3
numerator23
-1
3
numerator22
-1
3
numerator21
-1
3
numerator20
-1
3
numerator2
-1
3
numerator19
-1
3
numerator18
-1
3
numerator17
-1
3
numerator16
-1
3
numerator15
-1
3
numerator14
-1
3
numerator13
-1
3
numerator12
-1
3
numerator11
-1
3
numerator10
-1
3
numerator1
-1
3
numerator0
-1
3
denominator7
-1
3
denominator6
-1
3
denominator5
-1
3
denominator4
-1
3
denominator3
-1
3
denominator2
-1
3
denominator1
-1
3
denominator0
-1
3
clock
-1
3
clken
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_divide0:inst28|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider
Acuisition_Control_Module:inst|lpm_divide0:inst98|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider
Acuisition_Control_Module:inst|lpm_divide0:inst95|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider
}
# macro_sequence

# end
# entity
alt_u_div_qbg
# storage
db|Main.(183).cnf
db|Main.(183).cnf
# case_insensitive
# source_file
db|alt_u_div_qbg.tdf
a59f36bdf045eb35ad9b73f15136af
7
# used_port {
remainder7
-1
3
remainder6
-1
3
remainder5
-1
3
remainder4
-1
3
remainder3
-1
3
remainder2
-1
3
remainder1
-1
3
remainder0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient23
-1
3
quotient22
-1
3
quotient21
-1
3
quotient20
-1
3
quotient2
-1
3
quotient19
-1
3
quotient18
-1
3
quotient17
-1
3
quotient16
-1
3
quotient15
-1
3
quotient14
-1
3
quotient13
-1
3
quotient12
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numerator9
-1
3
numerator8
-1
3
numerator7
-1
3
numerator6
-1
3
numerator5
-1
3
numerator4
-1
3
numerator3
-1
3
numerator23
-1
3
numerator22
-1
3
numerator21
-1
3
numerator20
-1
3
numerator2
-1
3
numerator19
-1
3
numerator18
-1
3
numerator17
-1
3
numerator16
-1
3
numerator15
-1
3
numerator14
-1
3
numerator13
-1
3
numerator12
-1
3
numerator11
-1
3
numerator10
-1
3
numerator1
-1
3
numerator0
-1
3
denominator7
-1
3
denominator6
-1
3
denominator5
-1
3
denominator4
-1
3
denominator3
-1
3
denominator2
-1
3
denominator1
-1
3
denominator0
-1
3
clock
-1
3
clk_en
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_divide0:inst28|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider
Acuisition_Control_Module:inst|lpm_divide0:inst98|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider
Acuisition_Control_Module:inst|lpm_divide0:inst95|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider
}
# macro_sequence

# end
# entity
add_sub_unc
# storage
db|Main.(184).cnf
db|Main.(184).cnf
# case_insensitive
# source_file
db|add_sub_unc.tdf
1dfc54e37aa420a2ae2af7379e1e2e
7
# used_port {
result0
-1
3
datab0
-1
3
dataa0
-1
3
cout
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_divide0:inst28|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider|add_sub_unc:add_sub_0
Acuisition_Control_Module:inst|lpm_divide0:inst98|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider|add_sub_unc:add_sub_0
Acuisition_Control_Module:inst|lpm_divide0:inst95|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider|add_sub_unc:add_sub_0
}
# macro_sequence

# end
# entity
add_sub_vnc
# storage
db|Main.(185).cnf
db|Main.(185).cnf
# case_insensitive
# source_file
db|add_sub_vnc.tdf
f31fea27e8bd65249fde7cb93a3ae1
7
# used_port {
result1
-1
3
result0
-1
3
datab1
-1
3
datab0
-1
3
dataa1
-1
3
dataa0
-1
3
cout
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_divide0:inst28|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider|add_sub_vnc:add_sub_1
Acuisition_Control_Module:inst|lpm_divide0:inst98|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider|add_sub_vnc:add_sub_1
Acuisition_Control_Module:inst|lpm_divide0:inst95|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider|add_sub_vnc:add_sub_1
}
# macro_sequence

# end
# entity
lpm_or2
# storage
db|Main.(186).cnf
db|Main.(186).cnf
# case_insensitive
# source_file
lpm_or2.tdf
63712cbf5a549570f2949860e44c9b37
7
# used_port {
result
-1
3
data3_0
-1
3
data2_0
-1
3
data1_0
-1
3
data0_0
-1
3
}
# include_file {
lpm_or.inc
b3db57fced17f86f7678b84966053be
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_or2:inst
Acuisition_Control_Module:inst|lpm_or2:inst42
Acuisition_Control_Module:inst|lpm_or2:inst99
Acuisition_Control_Module:inst|lpm_or2:inst96
}
# macro_sequence

# end
# entity
lpm_dff8
# storage
db|Main.(187).cnf
db|Main.(187).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_dff8.v
7f94fd5df62f7527b43e6753d4794581
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_dff8:inst64
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|Main.(188).cnf
db|Main.(188).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_ff.tdf
46b042d3fd5eb2f17a9dfd3891afd1a
7
# user_parameter {
LPM_WIDTH
8
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
1
PARAMETER_UNKNOWN
USR
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q
-1
3
enable
-1
3
data
-1
3
clock
-1
3
aset
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_dff8:inst64|lpm_ff:lpm_ff_component
}
# macro_sequence

# end
# entity
lpm_constant
# storage
db|Main.(189).cnf
db|Main.(189).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_constant.tdf
eb6dfbf4944a55f9ca719d52154e40e2
7
# user_parameter {
LPM_WIDTH
8
PARAMETER_UNKNOWN
USR
LPM_CVALUE
1
PARAMETER_UNKNOWN
USR
ENABLE_RUNTIME_MOD
NO
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
lpm_constant_k84
PARAMETER_UNKNOWN
USR
}
# used_port {
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_dff8:inst64|lpm_ff:lpm_ff_component|lpm_constant:ac
}
# macro_sequence

# end
# entity
lpm_mux0
# storage
db|Main.(190).cnf
db|Main.(190).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_mux0.v
6ad3191b57d9a61257743646ddfc9216
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_mux0:inst43
Acuisition_Control_Module:inst|lpm_mux0:inst100
Acuisition_Control_Module:inst|lpm_mux0:inst97
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|Main.(191).cnf
db|Main.(191).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_mux.tdf
6d934745c6425cfea49663777ccdec
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
24
PARAMETER_SIGNED_DEC
USR
LPM_SIZE
4
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHS
2
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
CBXI_PARAMETER
mux_epe
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
}
# used_port {
sel
-1
3
result
-1
3
data
-1
3
clock
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_mux0:inst43|lpm_mux:lpm_mux_component
Acuisition_Control_Module:inst|lpm_mux0:inst100|lpm_mux:lpm_mux_component
Acuisition_Control_Module:inst|lpm_mux0:inst97|lpm_mux:lpm_mux_component
}
# macro_sequence

# end
# entity
mux_epe
# storage
db|Main.(192).cnf
db|Main.(192).cnf
# case_insensitive
# source_file
db|mux_epe.tdf
e3e742793f1526aae37f12ac94ae3b37
7
# used_port {
sel1
-1
3
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_mux0:inst43|lpm_mux:lpm_mux_component|mux_epe:auto_generated
Acuisition_Control_Module:inst|lpm_mux0:inst100|lpm_mux:lpm_mux_component|mux_epe:auto_generated
Acuisition_Control_Module:inst|lpm_mux0:inst97|lpm_mux:lpm_mux_component|mux_epe:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter8
# storage
db|Main.(193).cnf
db|Main.(193).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_counter8.v
55ff15f480963ee552d1893fb70f9c4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter8:inst45
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(194).cnf
db|Main.(194).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_c9j
PARAMETER_UNKNOWN
USR
}
# used_port {
sclr
-1
3
q
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
sset
-1
1
sload
-1
1
data
-1
1
aset
-1
1
aload
-1
1
updown
-1
2
clk_en
-1
2
cin
-1
2
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_counter8:inst45|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
lpm_mux5
# storage
db|Main.(195).cnf
db|Main.(195).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_mux5.v
6074c161c241422344741d12caa18d37
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_mux5:inst35
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|Main.(196).cnf
db|Main.(196).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_mux.tdf
6d934745c6425cfea49663777ccdec
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
8
PARAMETER_SIGNED_DEC
USR
LPM_SIZE
4
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHS
2
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_8qc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
}
# used_port {
sel
-1
3
result
-1
3
data
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_mux5:inst35|lpm_mux:lpm_mux_component
lpm_mux3:inst12|lpm_mux:lpm_mux_component
}
# macro_sequence

# end
# entity
mux_8qc
# storage
db|Main.(197).cnf
db|Main.(197).cnf
# case_insensitive
# source_file
db|mux_8qc.tdf
2696755391be9ab980af15fec02e5bda
7
# used_port {
sel1
-1
3
sel0
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_mux5:inst35|lpm_mux:lpm_mux_component|mux_8qc:auto_generated
lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_8qc:auto_generated
}
# macro_sequence

# end
# entity
lpm_constant16
# storage
db|Main.(198).cnf
db|Main.(198).cnf
# case_insensitive
# source_file
lpm_constant16.tdf
d561f2b825e4b698134216ca8b6e7
7
# used_port {
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
}
# include_file {
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_constant16:inst50
}
# macro_sequence

# end
# entity
lpm_constant
# storage
db|Main.(199).cnf
db|Main.(199).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_constant.tdf
eb6dfbf4944a55f9ca719d52154e40e2
7
# user_parameter {
LPM_WIDTH
8
PARAMETER_UNKNOWN
USR
LPM_CVALUE
1
PARAMETER_UNKNOWN
USR
ENABLE_RUNTIME_MOD
NO
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
lpm_constant_rf6
PARAMETER_UNKNOWN
USR
}
# used_port {
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_constant16:inst50|lpm_constant:lpm_constant_component
}
# macro_sequence

# end
# entity
lpm_constant17
# storage
db|Main.(200).cnf
db|Main.(200).cnf
# case_insensitive
# source_file
lpm_constant17.tdf
f6bf8bfb4f87766ba27e6d1664be64
7
# used_port {
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
}
# include_file {
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_constant17:inst51
}
# macro_sequence

# end
# entity
lpm_constant
# storage
db|Main.(201).cnf
db|Main.(201).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_constant.tdf
eb6dfbf4944a55f9ca719d52154e40e2
7
# user_parameter {
LPM_WIDTH
8
PARAMETER_UNKNOWN
USR
LPM_CVALUE
2
PARAMETER_UNKNOWN
USR
ENABLE_RUNTIME_MOD
NO
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
lpm_constant_3g6
PARAMETER_UNKNOWN
USR
}
# used_port {
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_constant17:inst51|lpm_constant:lpm_constant_component
}
# macro_sequence

# end
# entity
lpm_constant18
# storage
db|Main.(202).cnf
db|Main.(202).cnf
# case_insensitive
# source_file
lpm_constant18.tdf
a626c35b83cc8337783a2d7b5c98d7ec
7
# used_port {
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
}
# include_file {
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_constant18:inst59
}
# macro_sequence

# end
# entity
lpm_constant
# storage
db|Main.(203).cnf
db|Main.(203).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_constant.tdf
eb6dfbf4944a55f9ca719d52154e40e2
7
# user_parameter {
LPM_WIDTH
8
PARAMETER_UNKNOWN
USR
LPM_CVALUE
3
PARAMETER_UNKNOWN
USR
ENABLE_RUNTIME_MOD
NO
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
lpm_constant_0g6
PARAMETER_UNKNOWN
USR
}
# used_port {
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_constant18:inst59|lpm_constant:lpm_constant_component
}
# macro_sequence

# end
# entity
lpm_constant19
# storage
db|Main.(204).cnf
db|Main.(204).cnf
# case_insensitive
# source_file
lpm_constant19.tdf
981b8113fc93af88fb3e036e29699c5
7
# used_port {
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
}
# include_file {
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_constant19:inst68
}
# macro_sequence

# end
# entity
lpm_constant
# storage
db|Main.(205).cnf
db|Main.(205).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_constant.tdf
eb6dfbf4944a55f9ca719d52154e40e2
7
# user_parameter {
LPM_WIDTH
8
PARAMETER_UNKNOWN
USR
LPM_CVALUE
4
PARAMETER_UNKNOWN
USR
ENABLE_RUNTIME_MOD
NO
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
lpm_constant_vf6
PARAMETER_UNKNOWN
USR
}
# used_port {
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_constant19:inst68|lpm_constant:lpm_constant_component
}
# macro_sequence

# end
# entity
lpm_shiftreg13
# storage
db|Main.(206).cnf
db|Main.(206).cnf
# case_insensitive
# source_file
lpm_shiftreg13.tdf
8c4feae6a94df3fec6b08bfbcd65e6aa
7
# used_port {
shiftin
-1
3
clock
-1
3
aset
-1
3
}
# include_file {
lpm_shiftreg.inc
d1a56edf92966422e978158b53adef48
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_shiftreg13:inst19
}
# macro_sequence

# end
# entity
lpm_shiftreg
# storage
db|Main.(207).cnf
db|Main.(207).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
823f22a26a352790542bbd44a35dcb1
7
# user_parameter {
LPM_WIDTH
2
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
LEFT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
shiftout
-1
3
shiftin
-1
3
clock
-1
3
aset
-1
3
}
# hierarchies {
Acuisition_Control_Module:inst|lpm_shiftreg13:inst19|lpm_shiftreg:lpm_shiftreg_component
}
# macro_sequence

# end
# entity
FIFO_Control_Module
# storage
db|Main.(208).cnf
db|Main.(208).cnf
# case_insensitive
# source_file
fifo_control_module.bdf
2c6de91e029a8dbfd6818587f799b13
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
FIFO_Control_Module:inst7
}
# macro_sequence

# end
# entity
fifo_controller
# storage
db|Main.(209).cnf
db|Main.(209).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
fifo_controller.vhd
5d81958bb5c1db302689fd5f498ad46
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
FIFO_Control_Module:inst7|fifo_controller:inst
}
# lmf
|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_bustri2
# storage
db|Main.(210).cnf
db|Main.(210).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_bustri2.v
969d3aac13f6761f78b3c2b3d945736
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
lpm_bustri2:inst1
}
# macro_sequence

# end
# entity
lpm_bustri
# storage
db|Main.(211).cnf
db|Main.(211).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_bustri.tdf
9e81b53c45b3aeaef540b95aa6d11233
7
# user_parameter {
LPM_WIDTH
8
PARAMETER_SIGNED_DEC
USR
}
# used_port {
tridata
-1
3
enabledt
-1
3
data
-1
3
}
# hierarchies {
lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
}
# macro_sequence

# end
# entity
lpm_mux3
# storage
db|Main.(212).cnf
db|Main.(212).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_mux3.v
f9ab69911c2aa14650eae9b68b81e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
lpm_mux3:inst12
}
# macro_sequence

# end
# entity
lpm_dff15
# storage
db|Main.(213).cnf
db|Main.(213).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_dff15.v
73a0acd7bef0130e554f16cbe5e2e19
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
lpm_dff15:inst11
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|Main.(214).cnf
db|Main.(214).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_ff.tdf
46b042d3fd5eb2f17a9dfd3891afd1a
7
# user_parameter {
LPM_WIDTH
8
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q
-1
3
enable
-1
3
data
-1
3
clock
-1
3
}
# hierarchies {
lpm_dff15:inst11|lpm_ff:lpm_ff_component
}
# macro_sequence

# end
# entity
Data_Gen
# storage
db|Main.(215).cnf
db|Main.(215).cnf
# case_insensitive
# source_file
data_gen.bdf
cd5c41ee311b6e1625492963ba798593
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
Data_Gen:inst28
}
# macro_sequence

# end
# entity
lpm_mux8
# storage
db|Main.(216).cnf
db|Main.(216).cnf
# case_insensitive
# source_file
lpm_mux8.tdf
b0e1d76d96b328db46d8fd52cdc3294
7
# used_port {
sel
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1x9
-1
3
data1x8
-1
3
data1x7
-1
3
data1x6
-1
3
data1x5
-1
3
data1x4
-1
3
data1x3
-1
3
data1x2
-1
3
data1x15
-1
3
data1x14
-1
3
data1x13
-1
3
data1x12
-1
3
data1x11
-1
3
data1x10
-1
3
data1x1
-1
3
data1x0
-1
3
data0x9
-1
3
data0x8
-1
3
data0x7
-1
3
data0x6
-1
3
data0x5
-1
3
data0x4
-1
3
data0x3
-1
3
data0x2
-1
3
data0x15
-1
3
data0x14
-1
3
data0x13
-1
3
data0x12
-1
3
data0x11
-1
3
data0x10
-1
3
data0x1
-1
3
data0x0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
Data_Gen:inst28|lpm_mux8:inst66
Data_Gen:inst28|lpm_mux8:inst70
Data_Gen:inst28|lpm_mux8:inst72
Data_Gen:inst28|lpm_mux8:inst71
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|Main.(217).cnf
db|Main.(217).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_mux.tdf
6d934745c6425cfea49663777ccdec
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
16
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_krc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_15
-1
3
data1_14
-1
3
data1_13
-1
3
data1_12
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_15
-1
3
data0_14
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# hierarchies {
Data_Gen:inst28|lpm_mux8:inst66|lpm_mux:lpm_mux_component
Data_Gen:inst28|lpm_mux8:inst70|lpm_mux:lpm_mux_component
Data_Gen:inst28|lpm_mux8:inst72|lpm_mux:lpm_mux_component
Data_Gen:inst28|lpm_mux8:inst71|lpm_mux:lpm_mux_component
CCD_Simulator:inst64|lpm_mux7:inst36|lpm_mux:lpm_mux_component
CCD_Simulator:inst64|lpm_mux7:inst35|lpm_mux:lpm_mux_component
CCD_Simulator:inst64|lpm_mux7:inst34|lpm_mux:lpm_mux_component
}
# macro_sequence

# end
# entity
mux_krc
# storage
db|Main.(218).cnf
db|Main.(218).cnf
# case_insensitive
# source_file
db|mux_krc.tdf
d751bd54185e8f23e9dad1b1470a3da
7
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
Data_Gen:inst28|lpm_mux8:inst66|lpm_mux:lpm_mux_component|mux_krc:auto_generated
Data_Gen:inst28|lpm_mux8:inst70|lpm_mux:lpm_mux_component|mux_krc:auto_generated
Data_Gen:inst28|lpm_mux8:inst72|lpm_mux:lpm_mux_component|mux_krc:auto_generated
Data_Gen:inst28|lpm_mux8:inst71|lpm_mux:lpm_mux_component|mux_krc:auto_generated
CCD_Simulator:inst64|lpm_mux7:inst36|lpm_mux:lpm_mux_component|mux_krc:auto_generated
CCD_Simulator:inst64|lpm_mux7:inst35|lpm_mux:lpm_mux_component|mux_krc:auto_generated
CCD_Simulator:inst64|lpm_mux7:inst34|lpm_mux:lpm_mux_component|mux_krc:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter41
# storage
db|Main.(219).cnf
db|Main.(219).cnf
# case_insensitive
# source_file
lpm_counter41.tdf
9c8d4741c24b730e18a58e731271c33
7
# used_port {
sset
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
Data_Gen:inst28|lpm_counter41:inst69
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(220).cnf
db|Main.(220).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
16
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
14
PARAMETER_UNKNOWN
USR
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_45k
PARAMETER_UNKNOWN
USR
}
# used_port {
sset
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
Data_Gen:inst28|lpm_counter41:inst69|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_45k
# storage
db|Main.(221).cnf
db|Main.(221).cnf
# case_insensitive
# source_file
db|cntr_45k.tdf
7e3bdd6bf9dfe8ebd1201dd168fa475d
7
# used_port {
sset
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
Data_Gen:inst28|lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated
}
# macro_sequence

# end
# entity
lpm_constant12
# storage
db|Main.(222).cnf
db|Main.(222).cnf
# case_insensitive
# source_file
lpm_constant12.tdf
b7acdd1c393c2d412cdf6b15e7e4789f
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
}
# include_file {
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# hierarchies {
Data_Gen:inst28|lpm_constant12:inst67
}
# macro_sequence

# end
# entity
lpm_constant
# storage
db|Main.(223).cnf
db|Main.(223).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_constant.tdf
eb6dfbf4944a55f9ca719d52154e40e2
7
# user_parameter {
LPM_WIDTH
16
PARAMETER_UNKNOWN
USR
LPM_CVALUE
0
PARAMETER_UNKNOWN
USR
ENABLE_RUNTIME_MOD
NO
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
lpm_constant_9k6
PARAMETER_UNKNOWN
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
}
# hierarchies {
Data_Gen:inst28|lpm_constant12:inst67|lpm_constant:lpm_constant_component
}
# macro_sequence

# end
# entity
lpm_constant13
# storage
db|Main.(224).cnf
db|Main.(224).cnf
# case_insensitive
# source_file
lpm_constant13.tdf
17898b1010fd1b7bd5fde63d3186e2
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
}
# include_file {
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# hierarchies {
Data_Gen:inst28|lpm_constant13:inst68
}
# macro_sequence

# end
# entity
lpm_constant
# storage
db|Main.(225).cnf
db|Main.(225).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_constant.tdf
eb6dfbf4944a55f9ca719d52154e40e2
7
# user_parameter {
LPM_WIDTH
16
PARAMETER_UNKNOWN
USR
LPM_CVALUE
8192
PARAMETER_UNKNOWN
USR
ENABLE_RUNTIME_MOD
NO
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
lpm_constant_ck6
PARAMETER_UNKNOWN
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
}
# hierarchies {
Data_Gen:inst28|lpm_constant13:inst68|lpm_constant:lpm_constant_component
}
# macro_sequence

# end
# entity
lpm_counter42
# storage
db|Main.(226).cnf
db|Main.(226).cnf
# case_insensitive
# source_file
lpm_counter42.tdf
9f69a135c7bc1d6642a97ed92028457a
7
# used_port {
sset
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
Data_Gen:inst28|lpm_counter42:inst74
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(227).cnf
db|Main.(227).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
16
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DOWN
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
5000
PARAMETER_UNKNOWN
USR
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_nek
PARAMETER_UNKNOWN
USR
}
# used_port {
sset
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
Data_Gen:inst28|lpm_counter42:inst74|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_nek
# storage
db|Main.(228).cnf
db|Main.(228).cnf
# case_insensitive
# source_file
db|cntr_nek.tdf
cb1b5fab25c6529821fa3908a4d7f4f
7
# used_port {
sset
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
Data_Gen:inst28|lpm_counter42:inst74|lpm_counter:lpm_counter_component|cntr_nek:auto_generated
}
# macro_sequence

# end
# entity
lpm_constant21
# storage
db|Main.(229).cnf
db|Main.(229).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_constant21.v
9a4843c7cfef93f341eb65de213701f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
lpm_constant21:inst63
}
# macro_sequence

# end
# entity
lpm_constant
# storage
db|Main.(230).cnf
db|Main.(230).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_constant.tdf
eb6dfbf4944a55f9ca719d52154e40e2
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_CVALUE
0
PARAMETER_SIGNED_DEC
USR
ENABLE_RUNTIME_MOD
NO
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
lpm_constant_6e6
PARAMETER_UNKNOWN
USR
}
# used_port {
result
-1
3
}
# hierarchies {
lpm_constant21:inst63|lpm_constant:lpm_constant_component
}
# macro_sequence

# end
# entity
CCD_Simulator
# storage
db|Main.(231).cnf
db|Main.(231).cnf
# case_insensitive
# source_file
ccd_simulator.bdf
2c27567e9e5f4529f626b48c755f6e3
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
CCD_Simulator:inst64
}
# macro_sequence

# end
# entity
lpm_counter39
# storage
db|Main.(232).cnf
db|Main.(232).cnf
# case_insensitive
# source_file
lpm_counter39.tdf
b1cb2ccaf2887f20623b99abc41149b
7
# used_port {
sset
-1
3
q1
-1
3
q0
-1
3
cout
-1
3
clock
-1
3
clk_en
-1
3
aclr
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
CCD_Simulator:inst64|lpm_counter39:inst28
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(233).cnf
db|Main.(233).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
2
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DOWN
PARAMETER_UNKNOWN
USR
LPM_MODULUS
3
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
0
PARAMETER_UNKNOWN
USR
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_0fm
PARAMETER_UNKNOWN
USR
}
# used_port {
sset
-1
3
q1
-1
3
q0
-1
3
cout
-1
3
clock
-1
3
clk_en
-1
3
aclr
-1
3
}
# hierarchies {
CCD_Simulator:inst64|lpm_counter39:inst28|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
lpm_shiftreg10
# storage
db|Main.(234).cnf
db|Main.(234).cnf
# case_insensitive
# source_file
lpm_shiftreg10.tdf
77df372b40563cd3ae4d1ff51d37a6f
7
# used_port {
shiftout
-1
3
shiftin
-1
3
clock
-1
3
}
# include_file {
lpm_shiftreg.inc
d1a56edf92966422e978158b53adef48
}
# hierarchies {
CCD_Simulator:inst64|lpm_shiftreg10:inst29
}
# macro_sequence

# end
# entity
lpm_counter38
# storage
db|Main.(235).cnf
db|Main.(235).cnf
# case_insensitive
# source_file
lpm_counter38.tdf
80cdcade481185e773d727a05b480c
7
# used_port {
sset
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
CCD_Simulator:inst64|lpm_counter38:inst26
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|Main.(236).cnf
db|Main.(236).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
3
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_haj
PARAMETER_UNKNOWN
USR
}
# used_port {
sset
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
CCD_Simulator:inst64|lpm_counter38:inst26|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_haj
# storage
db|Main.(237).cnf
db|Main.(237).cnf
# case_insensitive
# source_file
db|cntr_haj.tdf
57b98695aa77343484b05180b4a674d
7
# used_port {
sset
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
CCD_Simulator:inst64|lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated
}
# macro_sequence

# end
# entity
lpm_mux6
# storage
db|Main.(238).cnf
db|Main.(238).cnf
# case_insensitive
# source_file
lpm_mux6.tdf
93c746c4d9d3427f1b2bed1c6ff58e4e
7
# used_port {
sel
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data1x7
-1
3
data1x6
-1
3
data1x5
-1
3
data1x4
-1
3
data1x3
-1
3
data1x2
-1
3
data1x1
-1
3
data1x0
-1
3
data0x7
-1
3
data0x6
-1
3
data0x5
-1
3
data0x4
-1
3
data0x3
-1
3
data0x2
-1
3
data0x1
-1
3
data0x0
-1
3
clock
-1
3
clken
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
CCD_Simulator:inst64|lpm_mux6:inst33
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|Main.(239).cnf
db|Main.(239).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_mux.tdf
6d934745c6425cfea49663777ccdec
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
8
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
1
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
mux_a9f
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_1
-1
3
data1_0
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_1
-1
3
data0_0
-1
3
clock
-1
3
clken
-1
3
}
# hierarchies {
CCD_Simulator:inst64|lpm_mux6:inst33|lpm_mux:lpm_mux_component
}
# macro_sequence

# end
# entity
mux_a9f
# storage
db|Main.(240).cnf
db|Main.(240).cnf
# case_insensitive
# source_file
db|mux_a9f.tdf
367379ab11e5e686a5e425d6684015b4
7
# used_port {
sel0
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
clken
-1
3
}
# hierarchies {
CCD_Simulator:inst64|lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated
}
# macro_sequence

# end
# entity
lpm_dff22
# storage
db|Main.(241).cnf
db|Main.(241).cnf
# case_insensitive
# source_file
lpm_dff22.tdf
986673669eda568d9e7d98ccf5e8bae
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# include_file {
lpm_ff.inc
5b1f18ec4f969a147b22e8c42bf962ac
}
# hierarchies {
CCD_Simulator:inst64|lpm_dff22:inst9
CCD_Simulator:inst64|lpm_dff22:inst13
CCD_Simulator:inst64|lpm_dff22:inst15
CCD_Simulator:inst64|lpm_dff22:inst19
}
# macro_sequence

# end
# entity
lpm_ff
# storage
db|Main.(242).cnf
db|Main.(242).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_ff.tdf
46b042d3fd5eb2f17a9dfd3891afd1a
7
# user_parameter {
LPM_WIDTH
16
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FFTYPE
DFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
CCD_Simulator:inst64|lpm_dff22:inst9|lpm_ff:lpm_ff_component
CCD_Simulator:inst64|lpm_dff22:inst13|lpm_ff:lpm_ff_component
CCD_Simulator:inst64|lpm_dff22:inst15|lpm_ff:lpm_ff_component
CCD_Simulator:inst64|lpm_dff22:inst19|lpm_ff:lpm_ff_component
}
# macro_sequence

# end
# entity
lpm_mux7
# storage
db|Main.(243).cnf
db|Main.(243).cnf
# case_insensitive
# source_file
lpm_mux7.tdf
b9cfc137cf52c51f6cb8da7bb9b9d127
7
# used_port {
sel
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1x9
-1
3
data1x8
-1
3
data1x7
-1
3
data1x6
-1
3
data1x5
-1
3
data1x4
-1
3
data1x3
-1
3
data1x2
-1
3
data1x15
-1
3
data1x14
-1
3
data1x13
-1
3
data1x12
-1
3
data1x11
-1
3
data1x10
-1
3
data1x1
-1
3
data1x0
-1
3
data0x9
-1
3
data0x8
-1
3
data0x7
-1
3
data0x6
-1
3
data0x5
-1
3
data0x4
-1
3
data0x3
-1
3
data0x2
-1
3
data0x15
-1
3
data0x14
-1
3
data0x13
-1
3
data0x12
-1
3
data0x11
-1
3
data0x10
-1
3
data0x1
-1
3
data0x0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
CCD_Simulator:inst64|lpm_mux7:inst36
CCD_Simulator:inst64|lpm_mux7:inst35
CCD_Simulator:inst64|lpm_mux7:inst34
}
# macro_sequence

# end
# entity
Main
# storage
db|Main.(0).cnf
db|Main.(0).cnf
# case_insensitive
# source_file
main.bdf
d6b4b46d8e8c18c8ac102cabddef6
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
|
}
# macro_sequence

# end
# complete
