/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [17:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  reg [7:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [22:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [16:0] celloutsig_1_13z;
  wire [20:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_1z[2] & celloutsig_0_1z[2]);
  assign celloutsig_0_6z = ~(celloutsig_0_0z & celloutsig_0_3z);
  assign celloutsig_0_11z = ~(celloutsig_0_0z & celloutsig_0_10z);
  assign celloutsig_0_25z = ~(celloutsig_0_1z[1] & celloutsig_0_7z);
  assign celloutsig_0_14z = ~(celloutsig_0_12z[15] | celloutsig_0_10z);
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_1z[4]) & (celloutsig_1_1z[2] | celloutsig_1_1z[6]));
  assign celloutsig_1_0z = ~(in_data[116] ^ in_data[158]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z[6] ^ celloutsig_1_0z);
  assign celloutsig_1_18z = celloutsig_1_1z[4:0] + { celloutsig_1_14z[19:16], celloutsig_1_0z };
  assign celloutsig_1_1z = in_data[146:139] + in_data[109:102];
  assign celloutsig_0_20z = { celloutsig_0_17z[3:2], celloutsig_0_10z } / { 1'h1, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_2z = { in_data[82:75], celloutsig_0_1z } / { 1'h1, in_data[87:78], celloutsig_0_0z };
  assign celloutsig_1_10z = celloutsig_1_1z[7:4] / { 1'h1, celloutsig_1_4z[2], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_4z = in_data[124:118] / { 1'h1, in_data[190:185] };
  assign celloutsig_1_5z = { celloutsig_1_4z[6:5], celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[150:148] };
  assign celloutsig_0_10z = { celloutsig_0_2z[9:6], celloutsig_0_6z } > { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_17z = { celloutsig_1_9z[2:1], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_10z } && in_data[134:124];
  assign celloutsig_0_8z = { celloutsig_0_1z[3], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z } && { celloutsig_0_4z[8:6], celloutsig_0_0z };
  assign celloutsig_0_15z = celloutsig_0_9z[9:0] && { celloutsig_0_4z[8:1], celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_24z = { celloutsig_0_20z, celloutsig_0_22z } && 1'h1;
  assign celloutsig_1_6z = ! { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_11z = ! { celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_5z = celloutsig_0_2z < { in_data[63], celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[35:24] != in_data[33:22];
  assign celloutsig_0_7z = { celloutsig_0_1z[3:2], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z } != { celloutsig_0_2z[10:5], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_7z = in_data[137:121] | { in_data[182:171], celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_12z = { in_data[80:67], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z } | { celloutsig_0_1z[2:0], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[57:56], celloutsig_0_0z, celloutsig_0_0z } | in_data[15:12];
  assign celloutsig_0_17z = { celloutsig_0_2z[11:8], celloutsig_0_15z } | { celloutsig_0_9z[10:7], celloutsig_0_14z };
  assign celloutsig_1_8z = celloutsig_1_7z[13:8] >>> celloutsig_1_1z[7:2];
  assign celloutsig_1_9z = { celloutsig_1_4z[6:1], celloutsig_1_3z } >>> { celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_14z = { in_data[113:105], celloutsig_1_10z, celloutsig_1_1z } >>> { in_data[182:178], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } >>> { in_data[49:41], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_19z = { celloutsig_1_13z[8:0], celloutsig_1_4z, celloutsig_1_2z } >>> { celloutsig_1_4z[6:3], celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_18z, celloutsig_1_8z };
  assign celloutsig_0_9z = { celloutsig_0_4z[9:7], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z } >>> in_data[88:66];
  assign celloutsig_1_13z = { celloutsig_1_4z[5:2], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z } - { celloutsig_1_9z[5:4], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_9z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_22z = 8'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_22z = in_data[34:27];
  assign { out_data[132:128], out_data[112:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
