
WT1.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e460  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000930  0800e570  0800e570  0000f570  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eea0  0800eea0  00010218  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800eea0  0800eea0  0000fea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eea8  0800eea8  00010218  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eea8  0800eea8  0000fea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800eeac  0800eeac  0000feac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000218  20000000  0800eeb0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005dc  20000218  0800f0c8  00010218  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007f4  0800f0c8  000107f4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010218  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019e2a  00000000  00000000  00010241  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047a8  00000000  00000000  0002a06b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a08  00000000  00000000  0002e818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001466  00000000  00000000  00030220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001caf8  00000000  00000000  00031686  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020d34  00000000  00000000  0004e17e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099bf8  00000000  00000000  0006eeb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00108aaa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007fe0  00000000  00000000  00108af0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  00110ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000218 	.word	0x20000218
 800012c:	00000000 	.word	0x00000000
 8000130:	0800e558 	.word	0x0800e558

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000021c 	.word	0x2000021c
 800014c:	0800e558 	.word	0x0800e558

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_frsub>:
 8000a9c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000aa0:	e002      	b.n	8000aa8 <__addsf3>
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_fsub>:
 8000aa4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000aa8 <__addsf3>:
 8000aa8:	0042      	lsls	r2, r0, #1
 8000aaa:	bf1f      	itttt	ne
 8000aac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab0:	ea92 0f03 	teqne	r2, r3
 8000ab4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ab8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000abc:	d06a      	beq.n	8000b94 <__addsf3+0xec>
 8000abe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ac2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ac6:	bfc1      	itttt	gt
 8000ac8:	18d2      	addgt	r2, r2, r3
 8000aca:	4041      	eorgt	r1, r0
 8000acc:	4048      	eorgt	r0, r1
 8000ace:	4041      	eorgt	r1, r0
 8000ad0:	bfb8      	it	lt
 8000ad2:	425b      	neglt	r3, r3
 8000ad4:	2b19      	cmp	r3, #25
 8000ad6:	bf88      	it	hi
 8000ad8:	4770      	bxhi	lr
 8000ada:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ade:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ae2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aee:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000af2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000af6:	bf18      	it	ne
 8000af8:	4249      	negne	r1, r1
 8000afa:	ea92 0f03 	teq	r2, r3
 8000afe:	d03f      	beq.n	8000b80 <__addsf3+0xd8>
 8000b00:	f1a2 0201 	sub.w	r2, r2, #1
 8000b04:	fa41 fc03 	asr.w	ip, r1, r3
 8000b08:	eb10 000c 	adds.w	r0, r0, ip
 8000b0c:	f1c3 0320 	rsb	r3, r3, #32
 8000b10:	fa01 f103 	lsl.w	r1, r1, r3
 8000b14:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b18:	d502      	bpl.n	8000b20 <__addsf3+0x78>
 8000b1a:	4249      	negs	r1, r1
 8000b1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b20:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b24:	d313      	bcc.n	8000b4e <__addsf3+0xa6>
 8000b26:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b2a:	d306      	bcc.n	8000b3a <__addsf3+0x92>
 8000b2c:	0840      	lsrs	r0, r0, #1
 8000b2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b32:	f102 0201 	add.w	r2, r2, #1
 8000b36:	2afe      	cmp	r2, #254	@ 0xfe
 8000b38:	d251      	bcs.n	8000bde <__addsf3+0x136>
 8000b3a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b42:	bf08      	it	eq
 8000b44:	f020 0001 	biceq.w	r0, r0, #1
 8000b48:	ea40 0003 	orr.w	r0, r0, r3
 8000b4c:	4770      	bx	lr
 8000b4e:	0049      	lsls	r1, r1, #1
 8000b50:	eb40 0000 	adc.w	r0, r0, r0
 8000b54:	3a01      	subs	r2, #1
 8000b56:	bf28      	it	cs
 8000b58:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b5c:	d2ed      	bcs.n	8000b3a <__addsf3+0x92>
 8000b5e:	fab0 fc80 	clz	ip, r0
 8000b62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b66:	ebb2 020c 	subs.w	r2, r2, ip
 8000b6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b6e:	bfaa      	itet	ge
 8000b70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b74:	4252      	neglt	r2, r2
 8000b76:	4318      	orrge	r0, r3
 8000b78:	bfbc      	itt	lt
 8000b7a:	40d0      	lsrlt	r0, r2
 8000b7c:	4318      	orrlt	r0, r3
 8000b7e:	4770      	bx	lr
 8000b80:	f092 0f00 	teq	r2, #0
 8000b84:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b88:	bf06      	itte	eq
 8000b8a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b8e:	3201      	addeq	r2, #1
 8000b90:	3b01      	subne	r3, #1
 8000b92:	e7b5      	b.n	8000b00 <__addsf3+0x58>
 8000b94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b9c:	bf18      	it	ne
 8000b9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba2:	d021      	beq.n	8000be8 <__addsf3+0x140>
 8000ba4:	ea92 0f03 	teq	r2, r3
 8000ba8:	d004      	beq.n	8000bb4 <__addsf3+0x10c>
 8000baa:	f092 0f00 	teq	r2, #0
 8000bae:	bf08      	it	eq
 8000bb0:	4608      	moveq	r0, r1
 8000bb2:	4770      	bx	lr
 8000bb4:	ea90 0f01 	teq	r0, r1
 8000bb8:	bf1c      	itt	ne
 8000bba:	2000      	movne	r0, #0
 8000bbc:	4770      	bxne	lr
 8000bbe:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bc2:	d104      	bne.n	8000bce <__addsf3+0x126>
 8000bc4:	0040      	lsls	r0, r0, #1
 8000bc6:	bf28      	it	cs
 8000bc8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bcc:	4770      	bx	lr
 8000bce:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bd2:	bf3c      	itt	cc
 8000bd4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bd8:	4770      	bxcc	lr
 8000bda:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bde:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000be6:	4770      	bx	lr
 8000be8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bec:	bf16      	itet	ne
 8000bee:	4608      	movne	r0, r1
 8000bf0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bf4:	4601      	movne	r1, r0
 8000bf6:	0242      	lsls	r2, r0, #9
 8000bf8:	bf06      	itte	eq
 8000bfa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bfe:	ea90 0f01 	teqeq	r0, r1
 8000c02:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_ui2f>:
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e004      	b.n	8000c18 <__aeabi_i2f+0x8>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_i2f>:
 8000c10:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c14:	bf48      	it	mi
 8000c16:	4240      	negmi	r0, r0
 8000c18:	ea5f 0c00 	movs.w	ip, r0
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c24:	4601      	mov	r1, r0
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	e01c      	b.n	8000c66 <__aeabi_l2f+0x2a>

08000c2c <__aeabi_ul2f>:
 8000c2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c30:	bf08      	it	eq
 8000c32:	4770      	bxeq	lr
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e00a      	b.n	8000c50 <__aeabi_l2f+0x14>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_l2f>:
 8000c3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c40:	bf08      	it	eq
 8000c42:	4770      	bxeq	lr
 8000c44:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c48:	d502      	bpl.n	8000c50 <__aeabi_l2f+0x14>
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	ea5f 0c01 	movs.w	ip, r1
 8000c54:	bf02      	ittt	eq
 8000c56:	4684      	moveq	ip, r0
 8000c58:	4601      	moveq	r1, r0
 8000c5a:	2000      	moveq	r0, #0
 8000c5c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c60:	bf08      	it	eq
 8000c62:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c66:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c6a:	fabc f28c 	clz	r2, ip
 8000c6e:	3a08      	subs	r2, #8
 8000c70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c74:	db10      	blt.n	8000c98 <__aeabi_l2f+0x5c>
 8000c76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c88:	fa20 f202 	lsr.w	r2, r0, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f102 0220 	add.w	r2, r2, #32
 8000c9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ca8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_fmul>:
 8000cb8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc0:	bf1e      	ittt	ne
 8000cc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cc6:	ea92 0f0c 	teqne	r2, ip
 8000cca:	ea93 0f0c 	teqne	r3, ip
 8000cce:	d06f      	beq.n	8000db0 <__aeabi_fmul+0xf8>
 8000cd0:	441a      	add	r2, r3
 8000cd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd6:	0240      	lsls	r0, r0, #9
 8000cd8:	bf18      	it	ne
 8000cda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cde:	d01e      	beq.n	8000d1e <__aeabi_fmul+0x66>
 8000ce0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000ce4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ce8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cec:	fba0 3101 	umull	r3, r1, r0, r1
 8000cf0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000cf4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000cf8:	bf3e      	ittt	cc
 8000cfa:	0049      	lslcc	r1, r1, #1
 8000cfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d00:	005b      	lslcc	r3, r3, #1
 8000d02:	ea40 0001 	orr.w	r0, r0, r1
 8000d06:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d0a:	2afd      	cmp	r2, #253	@ 0xfd
 8000d0c:	d81d      	bhi.n	8000d4a <__aeabi_fmul+0x92>
 8000d0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d16:	bf08      	it	eq
 8000d18:	f020 0001 	biceq.w	r0, r0, #1
 8000d1c:	4770      	bx	lr
 8000d1e:	f090 0f00 	teq	r0, #0
 8000d22:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d26:	bf08      	it	eq
 8000d28:	0249      	lsleq	r1, r1, #9
 8000d2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d32:	3a7f      	subs	r2, #127	@ 0x7f
 8000d34:	bfc2      	ittt	gt
 8000d36:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3e:	4770      	bxgt	lr
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	dc5d      	bgt.n	8000e08 <__aeabi_fmul+0x150>
 8000d4c:	f112 0f19 	cmn.w	r2, #25
 8000d50:	bfdc      	itt	le
 8000d52:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d56:	4770      	bxle	lr
 8000d58:	f1c2 0200 	rsb	r2, r2, #0
 8000d5c:	0041      	lsls	r1, r0, #1
 8000d5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d62:	f1c2 0220 	rsb	r2, r2, #32
 8000d66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d6e:	f140 0000 	adc.w	r0, r0, #0
 8000d72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d76:	bf08      	it	eq
 8000d78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7c:	4770      	bx	lr
 8000d7e:	f092 0f00 	teq	r2, #0
 8000d82:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d86:	bf02      	ittt	eq
 8000d88:	0040      	lsleq	r0, r0, #1
 8000d8a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d8e:	3a01      	subeq	r2, #1
 8000d90:	d0f9      	beq.n	8000d86 <__aeabi_fmul+0xce>
 8000d92:	ea40 000c 	orr.w	r0, r0, ip
 8000d96:	f093 0f00 	teq	r3, #0
 8000d9a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0049      	lsleq	r1, r1, #1
 8000da2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000da6:	3b01      	subeq	r3, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xe6>
 8000daa:	ea41 010c 	orr.w	r1, r1, ip
 8000dae:	e78f      	b.n	8000cd0 <__aeabi_fmul+0x18>
 8000db0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000db4:	ea92 0f0c 	teq	r2, ip
 8000db8:	bf18      	it	ne
 8000dba:	ea93 0f0c 	teqne	r3, ip
 8000dbe:	d00a      	beq.n	8000dd6 <__aeabi_fmul+0x11e>
 8000dc0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dc4:	bf18      	it	ne
 8000dc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000dca:	d1d8      	bne.n	8000d7e <__aeabi_fmul+0xc6>
 8000dcc:	ea80 0001 	eor.w	r0, r0, r1
 8000dd0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f090 0f00 	teq	r0, #0
 8000dda:	bf17      	itett	ne
 8000ddc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000de0:	4608      	moveq	r0, r1
 8000de2:	f091 0f00 	teqne	r1, #0
 8000de6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dea:	d014      	beq.n	8000e16 <__aeabi_fmul+0x15e>
 8000dec:	ea92 0f0c 	teq	r2, ip
 8000df0:	d101      	bne.n	8000df6 <__aeabi_fmul+0x13e>
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	d10f      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000df6:	ea93 0f0c 	teq	r3, ip
 8000dfa:	d103      	bne.n	8000e04 <__aeabi_fmul+0x14c>
 8000dfc:	024b      	lsls	r3, r1, #9
 8000dfe:	bf18      	it	ne
 8000e00:	4608      	movne	r0, r1
 8000e02:	d108      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000e04:	ea80 0001 	eor.w	r0, r0, r1
 8000e08:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e0c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e10:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e14:	4770      	bx	lr
 8000e16:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e1a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e1e:	4770      	bx	lr

08000e20 <__aeabi_fdiv>:
 8000e20:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e28:	bf1e      	ittt	ne
 8000e2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2e:	ea92 0f0c 	teqne	r2, ip
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d069      	beq.n	8000f0c <__aeabi_fdiv+0xec>
 8000e38:	eba2 0203 	sub.w	r2, r2, r3
 8000e3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e40:	0249      	lsls	r1, r1, #9
 8000e42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e46:	d037      	beq.n	8000eb8 <__aeabi_fdiv+0x98>
 8000e48:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	bf38      	it	cc
 8000e5c:	005b      	lslcc	r3, r3, #1
 8000e5e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e62:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e66:	428b      	cmp	r3, r1
 8000e68:	bf24      	itt	cs
 8000e6a:	1a5b      	subcs	r3, r3, r1
 8000e6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e74:	bf24      	itt	cs
 8000e76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e82:	bf24      	itt	cs
 8000e84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	bf18      	it	ne
 8000e9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ea2:	d1e0      	bne.n	8000e66 <__aeabi_fdiv+0x46>
 8000ea4:	2afd      	cmp	r2, #253	@ 0xfd
 8000ea6:	f63f af50 	bhi.w	8000d4a <__aeabi_fmul+0x92>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb0:	bf08      	it	eq
 8000eb2:	f020 0001 	biceq.w	r0, r0, #1
 8000eb6:	4770      	bx	lr
 8000eb8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ebc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ec0:	327f      	adds	r2, #127	@ 0x7f
 8000ec2:	bfc2      	ittt	gt
 8000ec4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ec8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ecc:	4770      	bxgt	lr
 8000ece:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ed2:	f04f 0300 	mov.w	r3, #0
 8000ed6:	3a01      	subs	r2, #1
 8000ed8:	e737      	b.n	8000d4a <__aeabi_fmul+0x92>
 8000eda:	f092 0f00 	teq	r2, #0
 8000ede:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0040      	lsleq	r0, r0, #1
 8000ee6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000eea:	3a01      	subeq	r2, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fdiv+0xc2>
 8000eee:	ea40 000c 	orr.w	r0, r0, ip
 8000ef2:	f093 0f00 	teq	r3, #0
 8000ef6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0049      	lsleq	r1, r1, #1
 8000efe:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f02:	3b01      	subeq	r3, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xda>
 8000f06:	ea41 010c 	orr.w	r1, r1, ip
 8000f0a:	e795      	b.n	8000e38 <__aeabi_fdiv+0x18>
 8000f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f10:	ea92 0f0c 	teq	r2, ip
 8000f14:	d108      	bne.n	8000f28 <__aeabi_fdiv+0x108>
 8000f16:	0242      	lsls	r2, r0, #9
 8000f18:	f47f af7d 	bne.w	8000e16 <__aeabi_fmul+0x15e>
 8000f1c:	ea93 0f0c 	teq	r3, ip
 8000f20:	f47f af70 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f24:	4608      	mov	r0, r1
 8000f26:	e776      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f28:	ea93 0f0c 	teq	r3, ip
 8000f2c:	d104      	bne.n	8000f38 <__aeabi_fdiv+0x118>
 8000f2e:	024b      	lsls	r3, r1, #9
 8000f30:	f43f af4c 	beq.w	8000dcc <__aeabi_fmul+0x114>
 8000f34:	4608      	mov	r0, r1
 8000f36:	e76e      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f38:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f3c:	bf18      	it	ne
 8000f3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f42:	d1ca      	bne.n	8000eda <__aeabi_fdiv+0xba>
 8000f44:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f48:	f47f af5c 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f4c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f50:	f47f af3c 	bne.w	8000dcc <__aeabi_fmul+0x114>
 8000f54:	e75f      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f56:	bf00      	nop

08000f58 <__gesf2>:
 8000f58:	f04f 3cff 	mov.w	ip, #4294967295
 8000f5c:	e006      	b.n	8000f6c <__cmpsf2+0x4>
 8000f5e:	bf00      	nop

08000f60 <__lesf2>:
 8000f60:	f04f 0c01 	mov.w	ip, #1
 8000f64:	e002      	b.n	8000f6c <__cmpsf2+0x4>
 8000f66:	bf00      	nop

08000f68 <__cmpsf2>:
 8000f68:	f04f 0c01 	mov.w	ip, #1
 8000f6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f7c:	bf18      	it	ne
 8000f7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f82:	d011      	beq.n	8000fa8 <__cmpsf2+0x40>
 8000f84:	b001      	add	sp, #4
 8000f86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f8a:	bf18      	it	ne
 8000f8c:	ea90 0f01 	teqne	r0, r1
 8000f90:	bf58      	it	pl
 8000f92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f96:	bf88      	it	hi
 8000f98:	17c8      	asrhi	r0, r1, #31
 8000f9a:	bf38      	it	cc
 8000f9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fa0:	bf18      	it	ne
 8000fa2:	f040 0001 	orrne.w	r0, r0, #1
 8000fa6:	4770      	bx	lr
 8000fa8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fac:	d102      	bne.n	8000fb4 <__cmpsf2+0x4c>
 8000fae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fb2:	d105      	bne.n	8000fc0 <__cmpsf2+0x58>
 8000fb4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fb8:	d1e4      	bne.n	8000f84 <__cmpsf2+0x1c>
 8000fba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fbe:	d0e1      	beq.n	8000f84 <__cmpsf2+0x1c>
 8000fc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_cfrcmple>:
 8000fc8:	4684      	mov	ip, r0
 8000fca:	4608      	mov	r0, r1
 8000fcc:	4661      	mov	r1, ip
 8000fce:	e7ff      	b.n	8000fd0 <__aeabi_cfcmpeq>

08000fd0 <__aeabi_cfcmpeq>:
 8000fd0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fd2:	f7ff ffc9 	bl	8000f68 <__cmpsf2>
 8000fd6:	2800      	cmp	r0, #0
 8000fd8:	bf48      	it	mi
 8000fda:	f110 0f00 	cmnmi.w	r0, #0
 8000fde:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fe0 <__aeabi_fcmpeq>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff fff4 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000fe8:	bf0c      	ite	eq
 8000fea:	2001      	moveq	r0, #1
 8000fec:	2000      	movne	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmplt>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffea 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000ffc:	bf34      	ite	cc
 8000ffe:	2001      	movcc	r0, #1
 8001000:	2000      	movcs	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmple>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffe0 	bl	8000fd0 <__aeabi_cfcmpeq>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpge>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffd2 	bl	8000fc8 <__aeabi_cfrcmple>
 8001024:	bf94      	ite	ls
 8001026:	2001      	movls	r0, #1
 8001028:	2000      	movhi	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_fcmpgt>:
 8001030:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001034:	f7ff ffc8 	bl	8000fc8 <__aeabi_cfrcmple>
 8001038:	bf34      	ite	cc
 800103a:	2001      	movcc	r0, #1
 800103c:	2000      	movcs	r0, #0
 800103e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001042:	bf00      	nop

08001044 <__aeabi_fcmpun>:
 8001044:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001048:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800104c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001050:	d102      	bne.n	8001058 <__aeabi_fcmpun+0x14>
 8001052:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001056:	d108      	bne.n	800106a <__aeabi_fcmpun+0x26>
 8001058:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800105c:	d102      	bne.n	8001064 <__aeabi_fcmpun+0x20>
 800105e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001062:	d102      	bne.n	800106a <__aeabi_fcmpun+0x26>
 8001064:	f04f 0000 	mov.w	r0, #0
 8001068:	4770      	bx	lr
 800106a:	f04f 0001 	mov.w	r0, #1
 800106e:	4770      	bx	lr

08001070 <__aeabi_f2uiz>:
 8001070:	0042      	lsls	r2, r0, #1
 8001072:	d20e      	bcs.n	8001092 <__aeabi_f2uiz+0x22>
 8001074:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001078:	d30b      	bcc.n	8001092 <__aeabi_f2uiz+0x22>
 800107a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800107e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001082:	d409      	bmi.n	8001098 <__aeabi_f2uiz+0x28>
 8001084:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001088:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800108c:	fa23 f002 	lsr.w	r0, r3, r2
 8001090:	4770      	bx	lr
 8001092:	f04f 0000 	mov.w	r0, #0
 8001096:	4770      	bx	lr
 8001098:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800109c:	d101      	bne.n	80010a2 <__aeabi_f2uiz+0x32>
 800109e:	0242      	lsls	r2, r0, #9
 80010a0:	d102      	bne.n	80010a8 <__aeabi_f2uiz+0x38>
 80010a2:	f04f 30ff 	mov.w	r0, #4294967295
 80010a6:	4770      	bx	lr
 80010a8:	f04f 0000 	mov.w	r0, #0
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop

080010b0 <__aeabi_uldivmod>:
 80010b0:	b953      	cbnz	r3, 80010c8 <__aeabi_uldivmod+0x18>
 80010b2:	b94a      	cbnz	r2, 80010c8 <__aeabi_uldivmod+0x18>
 80010b4:	2900      	cmp	r1, #0
 80010b6:	bf08      	it	eq
 80010b8:	2800      	cmpeq	r0, #0
 80010ba:	bf1c      	itt	ne
 80010bc:	f04f 31ff 	movne.w	r1, #4294967295
 80010c0:	f04f 30ff 	movne.w	r0, #4294967295
 80010c4:	f000 b98c 	b.w	80013e0 <__aeabi_idiv0>
 80010c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80010cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80010d0:	f000 f806 	bl	80010e0 <__udivmoddi4>
 80010d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010dc:	b004      	add	sp, #16
 80010de:	4770      	bx	lr

080010e0 <__udivmoddi4>:
 80010e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010e4:	9d08      	ldr	r5, [sp, #32]
 80010e6:	468e      	mov	lr, r1
 80010e8:	4604      	mov	r4, r0
 80010ea:	4688      	mov	r8, r1
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d14a      	bne.n	8001186 <__udivmoddi4+0xa6>
 80010f0:	428a      	cmp	r2, r1
 80010f2:	4617      	mov	r7, r2
 80010f4:	d962      	bls.n	80011bc <__udivmoddi4+0xdc>
 80010f6:	fab2 f682 	clz	r6, r2
 80010fa:	b14e      	cbz	r6, 8001110 <__udivmoddi4+0x30>
 80010fc:	f1c6 0320 	rsb	r3, r6, #32
 8001100:	fa01 f806 	lsl.w	r8, r1, r6
 8001104:	fa20 f303 	lsr.w	r3, r0, r3
 8001108:	40b7      	lsls	r7, r6
 800110a:	ea43 0808 	orr.w	r8, r3, r8
 800110e:	40b4      	lsls	r4, r6
 8001110:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001114:	fbb8 f1fe 	udiv	r1, r8, lr
 8001118:	fa1f fc87 	uxth.w	ip, r7
 800111c:	fb0e 8811 	mls	r8, lr, r1, r8
 8001120:	fb01 f20c 	mul.w	r2, r1, ip
 8001124:	0c23      	lsrs	r3, r4, #16
 8001126:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800112a:	429a      	cmp	r2, r3
 800112c:	d909      	bls.n	8001142 <__udivmoddi4+0x62>
 800112e:	18fb      	adds	r3, r7, r3
 8001130:	f101 30ff 	add.w	r0, r1, #4294967295
 8001134:	f080 80eb 	bcs.w	800130e <__udivmoddi4+0x22e>
 8001138:	429a      	cmp	r2, r3
 800113a:	f240 80e8 	bls.w	800130e <__udivmoddi4+0x22e>
 800113e:	3902      	subs	r1, #2
 8001140:	443b      	add	r3, r7
 8001142:	1a9a      	subs	r2, r3, r2
 8001144:	fbb2 f0fe 	udiv	r0, r2, lr
 8001148:	fb0e 2210 	mls	r2, lr, r0, r2
 800114c:	fb00 fc0c 	mul.w	ip, r0, ip
 8001150:	b2a3      	uxth	r3, r4
 8001152:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001156:	459c      	cmp	ip, r3
 8001158:	d909      	bls.n	800116e <__udivmoddi4+0x8e>
 800115a:	18fb      	adds	r3, r7, r3
 800115c:	f100 32ff 	add.w	r2, r0, #4294967295
 8001160:	f080 80d7 	bcs.w	8001312 <__udivmoddi4+0x232>
 8001164:	459c      	cmp	ip, r3
 8001166:	f240 80d4 	bls.w	8001312 <__udivmoddi4+0x232>
 800116a:	443b      	add	r3, r7
 800116c:	3802      	subs	r0, #2
 800116e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001172:	2100      	movs	r1, #0
 8001174:	eba3 030c 	sub.w	r3, r3, ip
 8001178:	b11d      	cbz	r5, 8001182 <__udivmoddi4+0xa2>
 800117a:	2200      	movs	r2, #0
 800117c:	40f3      	lsrs	r3, r6
 800117e:	e9c5 3200 	strd	r3, r2, [r5]
 8001182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001186:	428b      	cmp	r3, r1
 8001188:	d905      	bls.n	8001196 <__udivmoddi4+0xb6>
 800118a:	b10d      	cbz	r5, 8001190 <__udivmoddi4+0xb0>
 800118c:	e9c5 0100 	strd	r0, r1, [r5]
 8001190:	2100      	movs	r1, #0
 8001192:	4608      	mov	r0, r1
 8001194:	e7f5      	b.n	8001182 <__udivmoddi4+0xa2>
 8001196:	fab3 f183 	clz	r1, r3
 800119a:	2900      	cmp	r1, #0
 800119c:	d146      	bne.n	800122c <__udivmoddi4+0x14c>
 800119e:	4573      	cmp	r3, lr
 80011a0:	d302      	bcc.n	80011a8 <__udivmoddi4+0xc8>
 80011a2:	4282      	cmp	r2, r0
 80011a4:	f200 8108 	bhi.w	80013b8 <__udivmoddi4+0x2d8>
 80011a8:	1a84      	subs	r4, r0, r2
 80011aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80011ae:	2001      	movs	r0, #1
 80011b0:	4690      	mov	r8, r2
 80011b2:	2d00      	cmp	r5, #0
 80011b4:	d0e5      	beq.n	8001182 <__udivmoddi4+0xa2>
 80011b6:	e9c5 4800 	strd	r4, r8, [r5]
 80011ba:	e7e2      	b.n	8001182 <__udivmoddi4+0xa2>
 80011bc:	2a00      	cmp	r2, #0
 80011be:	f000 8091 	beq.w	80012e4 <__udivmoddi4+0x204>
 80011c2:	fab2 f682 	clz	r6, r2
 80011c6:	2e00      	cmp	r6, #0
 80011c8:	f040 80a5 	bne.w	8001316 <__udivmoddi4+0x236>
 80011cc:	1a8a      	subs	r2, r1, r2
 80011ce:	2101      	movs	r1, #1
 80011d0:	0c03      	lsrs	r3, r0, #16
 80011d2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80011d6:	b280      	uxth	r0, r0
 80011d8:	b2bc      	uxth	r4, r7
 80011da:	fbb2 fcfe 	udiv	ip, r2, lr
 80011de:	fb0e 221c 	mls	r2, lr, ip, r2
 80011e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80011e6:	fb04 f20c 	mul.w	r2, r4, ip
 80011ea:	429a      	cmp	r2, r3
 80011ec:	d907      	bls.n	80011fe <__udivmoddi4+0x11e>
 80011ee:	18fb      	adds	r3, r7, r3
 80011f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80011f4:	d202      	bcs.n	80011fc <__udivmoddi4+0x11c>
 80011f6:	429a      	cmp	r2, r3
 80011f8:	f200 80e3 	bhi.w	80013c2 <__udivmoddi4+0x2e2>
 80011fc:	46c4      	mov	ip, r8
 80011fe:	1a9b      	subs	r3, r3, r2
 8001200:	fbb3 f2fe 	udiv	r2, r3, lr
 8001204:	fb0e 3312 	mls	r3, lr, r2, r3
 8001208:	fb02 f404 	mul.w	r4, r2, r4
 800120c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8001210:	429c      	cmp	r4, r3
 8001212:	d907      	bls.n	8001224 <__udivmoddi4+0x144>
 8001214:	18fb      	adds	r3, r7, r3
 8001216:	f102 30ff 	add.w	r0, r2, #4294967295
 800121a:	d202      	bcs.n	8001222 <__udivmoddi4+0x142>
 800121c:	429c      	cmp	r4, r3
 800121e:	f200 80cd 	bhi.w	80013bc <__udivmoddi4+0x2dc>
 8001222:	4602      	mov	r2, r0
 8001224:	1b1b      	subs	r3, r3, r4
 8001226:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800122a:	e7a5      	b.n	8001178 <__udivmoddi4+0x98>
 800122c:	f1c1 0620 	rsb	r6, r1, #32
 8001230:	408b      	lsls	r3, r1
 8001232:	fa22 f706 	lsr.w	r7, r2, r6
 8001236:	431f      	orrs	r7, r3
 8001238:	fa2e fa06 	lsr.w	sl, lr, r6
 800123c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8001240:	fbba f8f9 	udiv	r8, sl, r9
 8001244:	fa0e fe01 	lsl.w	lr, lr, r1
 8001248:	fa20 f306 	lsr.w	r3, r0, r6
 800124c:	fb09 aa18 	mls	sl, r9, r8, sl
 8001250:	fa1f fc87 	uxth.w	ip, r7
 8001254:	ea43 030e 	orr.w	r3, r3, lr
 8001258:	fa00 fe01 	lsl.w	lr, r0, r1
 800125c:	fb08 f00c 	mul.w	r0, r8, ip
 8001260:	0c1c      	lsrs	r4, r3, #16
 8001262:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8001266:	42a0      	cmp	r0, r4
 8001268:	fa02 f201 	lsl.w	r2, r2, r1
 800126c:	d90a      	bls.n	8001284 <__udivmoddi4+0x1a4>
 800126e:	193c      	adds	r4, r7, r4
 8001270:	f108 3aff 	add.w	sl, r8, #4294967295
 8001274:	f080 809e 	bcs.w	80013b4 <__udivmoddi4+0x2d4>
 8001278:	42a0      	cmp	r0, r4
 800127a:	f240 809b 	bls.w	80013b4 <__udivmoddi4+0x2d4>
 800127e:	f1a8 0802 	sub.w	r8, r8, #2
 8001282:	443c      	add	r4, r7
 8001284:	1a24      	subs	r4, r4, r0
 8001286:	b298      	uxth	r0, r3
 8001288:	fbb4 f3f9 	udiv	r3, r4, r9
 800128c:	fb09 4413 	mls	r4, r9, r3, r4
 8001290:	fb03 fc0c 	mul.w	ip, r3, ip
 8001294:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8001298:	45a4      	cmp	ip, r4
 800129a:	d909      	bls.n	80012b0 <__udivmoddi4+0x1d0>
 800129c:	193c      	adds	r4, r7, r4
 800129e:	f103 30ff 	add.w	r0, r3, #4294967295
 80012a2:	f080 8085 	bcs.w	80013b0 <__udivmoddi4+0x2d0>
 80012a6:	45a4      	cmp	ip, r4
 80012a8:	f240 8082 	bls.w	80013b0 <__udivmoddi4+0x2d0>
 80012ac:	3b02      	subs	r3, #2
 80012ae:	443c      	add	r4, r7
 80012b0:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80012b4:	eba4 040c 	sub.w	r4, r4, ip
 80012b8:	fba0 8c02 	umull	r8, ip, r0, r2
 80012bc:	4564      	cmp	r4, ip
 80012be:	4643      	mov	r3, r8
 80012c0:	46e1      	mov	r9, ip
 80012c2:	d364      	bcc.n	800138e <__udivmoddi4+0x2ae>
 80012c4:	d061      	beq.n	800138a <__udivmoddi4+0x2aa>
 80012c6:	b15d      	cbz	r5, 80012e0 <__udivmoddi4+0x200>
 80012c8:	ebbe 0203 	subs.w	r2, lr, r3
 80012cc:	eb64 0409 	sbc.w	r4, r4, r9
 80012d0:	fa04 f606 	lsl.w	r6, r4, r6
 80012d4:	fa22 f301 	lsr.w	r3, r2, r1
 80012d8:	431e      	orrs	r6, r3
 80012da:	40cc      	lsrs	r4, r1
 80012dc:	e9c5 6400 	strd	r6, r4, [r5]
 80012e0:	2100      	movs	r1, #0
 80012e2:	e74e      	b.n	8001182 <__udivmoddi4+0xa2>
 80012e4:	fbb1 fcf2 	udiv	ip, r1, r2
 80012e8:	0c01      	lsrs	r1, r0, #16
 80012ea:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80012ee:	b280      	uxth	r0, r0
 80012f0:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80012f4:	463b      	mov	r3, r7
 80012f6:	fbb1 f1f7 	udiv	r1, r1, r7
 80012fa:	4638      	mov	r0, r7
 80012fc:	463c      	mov	r4, r7
 80012fe:	46b8      	mov	r8, r7
 8001300:	46be      	mov	lr, r7
 8001302:	2620      	movs	r6, #32
 8001304:	eba2 0208 	sub.w	r2, r2, r8
 8001308:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800130c:	e765      	b.n	80011da <__udivmoddi4+0xfa>
 800130e:	4601      	mov	r1, r0
 8001310:	e717      	b.n	8001142 <__udivmoddi4+0x62>
 8001312:	4610      	mov	r0, r2
 8001314:	e72b      	b.n	800116e <__udivmoddi4+0x8e>
 8001316:	f1c6 0120 	rsb	r1, r6, #32
 800131a:	fa2e fc01 	lsr.w	ip, lr, r1
 800131e:	40b7      	lsls	r7, r6
 8001320:	fa0e fe06 	lsl.w	lr, lr, r6
 8001324:	fa20 f101 	lsr.w	r1, r0, r1
 8001328:	ea41 010e 	orr.w	r1, r1, lr
 800132c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001330:	fbbc f8fe 	udiv	r8, ip, lr
 8001334:	b2bc      	uxth	r4, r7
 8001336:	fb0e cc18 	mls	ip, lr, r8, ip
 800133a:	fb08 f904 	mul.w	r9, r8, r4
 800133e:	0c0a      	lsrs	r2, r1, #16
 8001340:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8001344:	40b0      	lsls	r0, r6
 8001346:	4591      	cmp	r9, r2
 8001348:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800134c:	b280      	uxth	r0, r0
 800134e:	d93e      	bls.n	80013ce <__udivmoddi4+0x2ee>
 8001350:	18ba      	adds	r2, r7, r2
 8001352:	f108 3cff 	add.w	ip, r8, #4294967295
 8001356:	d201      	bcs.n	800135c <__udivmoddi4+0x27c>
 8001358:	4591      	cmp	r9, r2
 800135a:	d81f      	bhi.n	800139c <__udivmoddi4+0x2bc>
 800135c:	eba2 0209 	sub.w	r2, r2, r9
 8001360:	fbb2 f9fe 	udiv	r9, r2, lr
 8001364:	fb09 f804 	mul.w	r8, r9, r4
 8001368:	fb0e 2a19 	mls	sl, lr, r9, r2
 800136c:	b28a      	uxth	r2, r1
 800136e:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8001372:	4542      	cmp	r2, r8
 8001374:	d229      	bcs.n	80013ca <__udivmoddi4+0x2ea>
 8001376:	18ba      	adds	r2, r7, r2
 8001378:	f109 31ff 	add.w	r1, r9, #4294967295
 800137c:	d2c2      	bcs.n	8001304 <__udivmoddi4+0x224>
 800137e:	4542      	cmp	r2, r8
 8001380:	d2c0      	bcs.n	8001304 <__udivmoddi4+0x224>
 8001382:	f1a9 0102 	sub.w	r1, r9, #2
 8001386:	443a      	add	r2, r7
 8001388:	e7bc      	b.n	8001304 <__udivmoddi4+0x224>
 800138a:	45c6      	cmp	lr, r8
 800138c:	d29b      	bcs.n	80012c6 <__udivmoddi4+0x1e6>
 800138e:	ebb8 0302 	subs.w	r3, r8, r2
 8001392:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001396:	3801      	subs	r0, #1
 8001398:	46e1      	mov	r9, ip
 800139a:	e794      	b.n	80012c6 <__udivmoddi4+0x1e6>
 800139c:	eba7 0909 	sub.w	r9, r7, r9
 80013a0:	444a      	add	r2, r9
 80013a2:	fbb2 f9fe 	udiv	r9, r2, lr
 80013a6:	f1a8 0c02 	sub.w	ip, r8, #2
 80013aa:	fb09 f804 	mul.w	r8, r9, r4
 80013ae:	e7db      	b.n	8001368 <__udivmoddi4+0x288>
 80013b0:	4603      	mov	r3, r0
 80013b2:	e77d      	b.n	80012b0 <__udivmoddi4+0x1d0>
 80013b4:	46d0      	mov	r8, sl
 80013b6:	e765      	b.n	8001284 <__udivmoddi4+0x1a4>
 80013b8:	4608      	mov	r0, r1
 80013ba:	e6fa      	b.n	80011b2 <__udivmoddi4+0xd2>
 80013bc:	443b      	add	r3, r7
 80013be:	3a02      	subs	r2, #2
 80013c0:	e730      	b.n	8001224 <__udivmoddi4+0x144>
 80013c2:	f1ac 0c02 	sub.w	ip, ip, #2
 80013c6:	443b      	add	r3, r7
 80013c8:	e719      	b.n	80011fe <__udivmoddi4+0x11e>
 80013ca:	4649      	mov	r1, r9
 80013cc:	e79a      	b.n	8001304 <__udivmoddi4+0x224>
 80013ce:	eba2 0209 	sub.w	r2, r2, r9
 80013d2:	fbb2 f9fe 	udiv	r9, r2, lr
 80013d6:	46c4      	mov	ip, r8
 80013d8:	fb09 f804 	mul.w	r8, r9, r4
 80013dc:	e7c4      	b.n	8001368 <__udivmoddi4+0x288>
 80013de:	bf00      	nop

080013e0 <__aeabi_idiv0>:
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop

080013e4 <adc_read>:

/* -------------------------------------------------------
   ADC READER
-------------------------------------------------------- */
static float adc_read(uint32_t channel)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b086      	sub	sp, #24
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef cfg = {0};
 80013ec:	f107 0308 	add.w	r3, r7, #8
 80013f0:	2200      	movs	r2, #0
 80013f2:	601a      	str	r2, [r3, #0]
 80013f4:	605a      	str	r2, [r3, #4]
 80013f6:	609a      	str	r2, [r3, #8]
    cfg.Channel = channel;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	60bb      	str	r3, [r7, #8]
    cfg.Rank = ADC_REGULAR_RANK_1;
 80013fc:	2301      	movs	r3, #1
 80013fe:	60fb      	str	r3, [r7, #12]
    cfg.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8001400:	2306      	movs	r3, #6
 8001402:	613b      	str	r3, [r7, #16]

    HAL_ADC_ConfigChannel(hAdc, &cfg);
 8001404:	4b19      	ldr	r3, [pc, #100]	@ (800146c <adc_read+0x88>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f107 0208 	add.w	r2, r7, #8
 800140c:	4611      	mov	r1, r2
 800140e:	4618      	mov	r0, r3
 8001410:	f005 fb96 	bl	8006b40 <HAL_ADC_ConfigChannel>

    HAL_ADC_Start(hAdc);
 8001414:	4b15      	ldr	r3, [pc, #84]	@ (800146c <adc_read+0x88>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4618      	mov	r0, r3
 800141a:	f005 f8d3 	bl	80065c4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(hAdc, HAL_MAX_DELAY);
 800141e:	4b13      	ldr	r3, [pc, #76]	@ (800146c <adc_read+0x88>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f04f 31ff 	mov.w	r1, #4294967295
 8001426:	4618      	mov	r0, r3
 8001428:	f005 f9a6 	bl	8006778 <HAL_ADC_PollForConversion>

    uint16_t raw = HAL_ADC_GetValue(hAdc);
 800142c:	4b0f      	ldr	r3, [pc, #60]	@ (800146c <adc_read+0x88>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4618      	mov	r0, r3
 8001432:	f005 faa7 	bl	8006984 <HAL_ADC_GetValue>
 8001436:	4603      	mov	r3, r0
 8001438:	82fb      	strh	r3, [r7, #22]
    HAL_ADC_Stop(hAdc);
 800143a:	4b0c      	ldr	r3, [pc, #48]	@ (800146c <adc_read+0x88>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4618      	mov	r0, r3
 8001440:	f005 f96e 	bl	8006720 <HAL_ADC_Stop>

    return (raw * ADC_VREF) / ADC_RES;
 8001444:	8afb      	ldrh	r3, [r7, #22]
 8001446:	4618      	mov	r0, r3
 8001448:	f7ff fbe2 	bl	8000c10 <__aeabi_i2f>
 800144c:	4603      	mov	r3, r0
 800144e:	4908      	ldr	r1, [pc, #32]	@ (8001470 <adc_read+0x8c>)
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff fc31 	bl	8000cb8 <__aeabi_fmul>
 8001456:	4603      	mov	r3, r0
 8001458:	4906      	ldr	r1, [pc, #24]	@ (8001474 <adc_read+0x90>)
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff fce0 	bl	8000e20 <__aeabi_fdiv>
 8001460:	4603      	mov	r3, r0
}
 8001462:	4618      	mov	r0, r3
 8001464:	3718      	adds	r7, #24
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	2000023c 	.word	0x2000023c
 8001470:	40533333 	.word	0x40533333
 8001474:	457ff000 	.word	0x457ff000

08001478 <zmpt_calibrate_offset>:

/* -------------------------------------------------------
   OFFSET CALIBRATION (Voltage)
-------------------------------------------------------- */
static void zmpt_calibrate_offset(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
    float sum = 0;
 800147e:	f04f 0300 	mov.w	r3, #0
 8001482:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < ZMPT_OFFSET_SAMPLES; i++)
 8001484:	2300      	movs	r3, #0
 8001486:	603b      	str	r3, [r7, #0]
 8001488:	e00c      	b.n	80014a4 <zmpt_calibrate_offset+0x2c>
        sum += adc_read(ZMPT_ADC_CHANNEL);
 800148a:	2006      	movs	r0, #6
 800148c:	f7ff ffaa 	bl	80013e4 <adc_read>
 8001490:	4603      	mov	r3, r0
 8001492:	4619      	mov	r1, r3
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f7ff fb07 	bl	8000aa8 <__addsf3>
 800149a:	4603      	mov	r3, r0
 800149c:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < ZMPT_OFFSET_SAMPLES; i++)
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	3301      	adds	r3, #1
 80014a2:	603b      	str	r3, [r7, #0]
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80014aa:	dbee      	blt.n	800148a <zmpt_calibrate_offset+0x12>

    zmpt_offset = sum / ZMPT_OFFSET_SAMPLES;
 80014ac:	4905      	ldr	r1, [pc, #20]	@ (80014c4 <zmpt_calibrate_offset+0x4c>)
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f7ff fcb6 	bl	8000e20 <__aeabi_fdiv>
 80014b4:	4603      	mov	r3, r0
 80014b6:	461a      	mov	r2, r3
 80014b8:	4b03      	ldr	r3, [pc, #12]	@ (80014c8 <zmpt_calibrate_offset+0x50>)
 80014ba:	601a      	str	r2, [r3, #0]
}
 80014bc:	bf00      	nop
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	43960000 	.word	0x43960000
 80014c8:	20000000 	.word	0x20000000

080014cc <acs_calibrate_offset>:

/* -------------------------------------------------------
   OFFSET CALIBRATION (Current)
-------------------------------------------------------- */
static void acs_calibrate_offset(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
    float sum = 0;
 80014d2:	f04f 0300 	mov.w	r3, #0
 80014d6:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < ACS712_ZERO_SAMPLES; i++)
 80014d8:	2300      	movs	r3, #0
 80014da:	603b      	str	r3, [r7, #0]
 80014dc:	e00c      	b.n	80014f8 <acs_calibrate_offset+0x2c>
        sum += adc_read(ACS712_ADC_CHANNEL);
 80014de:	2007      	movs	r0, #7
 80014e0:	f7ff ff80 	bl	80013e4 <adc_read>
 80014e4:	4603      	mov	r3, r0
 80014e6:	4619      	mov	r1, r3
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f7ff fadd 	bl	8000aa8 <__addsf3>
 80014ee:	4603      	mov	r3, r0
 80014f0:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < ACS712_ZERO_SAMPLES; i++)
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	3301      	adds	r3, #1
 80014f6:	603b      	str	r3, [r7, #0]
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	2b09      	cmp	r3, #9
 80014fc:	ddef      	ble.n	80014de <acs_calibrate_offset+0x12>

    acs_zero_offset = sum / ACS712_ZERO_SAMPLES;
 80014fe:	4906      	ldr	r1, [pc, #24]	@ (8001518 <acs_calibrate_offset+0x4c>)
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f7ff fc8d 	bl	8000e20 <__aeabi_fdiv>
 8001506:	4603      	mov	r3, r0
 8001508:	461a      	mov	r2, r3
 800150a:	4b04      	ldr	r3, [pc, #16]	@ (800151c <acs_calibrate_offset+0x50>)
 800150c:	601a      	str	r2, [r3, #0]
}
 800150e:	bf00      	nop
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	41200000 	.word	0x41200000
 800151c:	20000244 	.word	0x20000244

08001520 <ACS712_Init>:

/* -------------------------------------------------------
   INITIALIZATION
-------------------------------------------------------- */
void ACS712_Init(ADC_HandleTypeDef *hadc)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
    hAdc = hadc;
 8001528:	4a07      	ldr	r2, [pc, #28]	@ (8001548 <ACS712_Init+0x28>)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6013      	str	r3, [r2, #0]

    HAL_Delay(300);
 800152e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001532:	f004 ff4b 	bl	80063cc <HAL_Delay>

    zmpt_calibrate_offset();
 8001536:	f7ff ff9f 	bl	8001478 <zmpt_calibrate_offset>
    acs_calibrate_offset();
 800153a:	f7ff ffc7 	bl	80014cc <acs_calibrate_offset>
}
 800153e:	bf00      	nop
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	2000023c 	.word	0x2000023c

0800154c <ZMPT_ReadVoltageRMS>:

/* -------------------------------------------------------
   TRUE RMS VOLTAGE READ (ZMPT101B)
-------------------------------------------------------- */
float ZMPT_ReadVoltageRMS(void)
{
 800154c:	b590      	push	{r4, r7, lr}
 800154e:	b089      	sub	sp, #36	@ 0x24
 8001550:	af00      	add	r7, sp, #0
    float sum_dc = 0.0f;
 8001552:	f04f 0300 	mov.w	r3, #0
 8001556:	61fb      	str	r3, [r7, #28]
    float sum_sq = 0.0f;
 8001558:	f04f 0300 	mov.w	r3, #0
 800155c:	61bb      	str	r3, [r7, #24]

    for (int i = 0; i < ZMPT_RMS_SAMPLES; i++)
 800155e:	2300      	movs	r3, #0
 8001560:	617b      	str	r3, [r7, #20]
 8001562:	e01f      	b.n	80015a4 <ZMPT_ReadVoltageRMS+0x58>
    {
        float v = adc_read(ZMPT_ADC_CHANNEL);
 8001564:	2006      	movs	r0, #6
 8001566:	f7ff ff3d 	bl	80013e4 <adc_read>
 800156a:	60b8      	str	r0, [r7, #8]

        sum_dc += v;
 800156c:	68b9      	ldr	r1, [r7, #8]
 800156e:	69f8      	ldr	r0, [r7, #28]
 8001570:	f7ff fa9a 	bl	8000aa8 <__addsf3>
 8001574:	4603      	mov	r3, r0
 8001576:	61fb      	str	r3, [r7, #28]

        float ac = v - zmpt_offset;
 8001578:	4b33      	ldr	r3, [pc, #204]	@ (8001648 <ZMPT_ReadVoltageRMS+0xfc>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4619      	mov	r1, r3
 800157e:	68b8      	ldr	r0, [r7, #8]
 8001580:	f7ff fa90 	bl	8000aa4 <__aeabi_fsub>
 8001584:	4603      	mov	r3, r0
 8001586:	607b      	str	r3, [r7, #4]
        sum_sq += ac * ac;
 8001588:	6879      	ldr	r1, [r7, #4]
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	f7ff fb94 	bl	8000cb8 <__aeabi_fmul>
 8001590:	4603      	mov	r3, r0
 8001592:	4619      	mov	r1, r3
 8001594:	69b8      	ldr	r0, [r7, #24]
 8001596:	f7ff fa87 	bl	8000aa8 <__addsf3>
 800159a:	4603      	mov	r3, r0
 800159c:	61bb      	str	r3, [r7, #24]
    for (int i = 0; i < ZMPT_RMS_SAMPLES; i++)
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	3301      	adds	r3, #1
 80015a2:	617b      	str	r3, [r7, #20]
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 80015aa:	dbdb      	blt.n	8001564 <ZMPT_ReadVoltageRMS+0x18>
    }

    float new_offset = sum_dc / ZMPT_RMS_SAMPLES;
 80015ac:	4927      	ldr	r1, [pc, #156]	@ (800164c <ZMPT_ReadVoltageRMS+0x100>)
 80015ae:	69f8      	ldr	r0, [r7, #28]
 80015b0:	f7ff fc36 	bl	8000e20 <__aeabi_fdiv>
 80015b4:	4603      	mov	r3, r0
 80015b6:	613b      	str	r3, [r7, #16]

    zmpt_offset = (zmpt_offset * 0.90f) + (new_offset * 0.10f);
 80015b8:	4b23      	ldr	r3, [pc, #140]	@ (8001648 <ZMPT_ReadVoltageRMS+0xfc>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4924      	ldr	r1, [pc, #144]	@ (8001650 <ZMPT_ReadVoltageRMS+0x104>)
 80015be:	4618      	mov	r0, r3
 80015c0:	f7ff fb7a 	bl	8000cb8 <__aeabi_fmul>
 80015c4:	4603      	mov	r3, r0
 80015c6:	461c      	mov	r4, r3
 80015c8:	4922      	ldr	r1, [pc, #136]	@ (8001654 <ZMPT_ReadVoltageRMS+0x108>)
 80015ca:	6938      	ldr	r0, [r7, #16]
 80015cc:	f7ff fb74 	bl	8000cb8 <__aeabi_fmul>
 80015d0:	4603      	mov	r3, r0
 80015d2:	4619      	mov	r1, r3
 80015d4:	4620      	mov	r0, r4
 80015d6:	f7ff fa67 	bl	8000aa8 <__addsf3>
 80015da:	4603      	mov	r3, r0
 80015dc:	461a      	mov	r2, r3
 80015de:	4b1a      	ldr	r3, [pc, #104]	@ (8001648 <ZMPT_ReadVoltageRMS+0xfc>)
 80015e0:	601a      	str	r2, [r3, #0]

    adc_rms = sqrtf(sum_sq / ZMPT_RMS_SAMPLES);
 80015e2:	491a      	ldr	r1, [pc, #104]	@ (800164c <ZMPT_ReadVoltageRMS+0x100>)
 80015e4:	69b8      	ldr	r0, [r7, #24]
 80015e6:	f7ff fc1b 	bl	8000e20 <__aeabi_fdiv>
 80015ea:	4603      	mov	r3, r0
 80015ec:	4618      	mov	r0, r3
 80015ee:	f00c ff29 	bl	800e444 <sqrtf>
 80015f2:	4603      	mov	r3, r0
 80015f4:	4a18      	ldr	r2, [pc, #96]	@ (8001658 <ZMPT_ReadVoltageRMS+0x10c>)
 80015f6:	6013      	str	r3, [r2, #0]
    --------------------------- */

    /* New calculation using multimeter voltage */
    #define ZMPT_CALIBRATION 239.5f  // Updated calibration factor (Multimeter RMS = 5.0 V)

    float Vrms = adc_rms * ZMPT_CALIBRATION;
 80015f8:	4b17      	ldr	r3, [pc, #92]	@ (8001658 <ZMPT_ReadVoltageRMS+0x10c>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4917      	ldr	r1, [pc, #92]	@ (800165c <ZMPT_ReadVoltageRMS+0x110>)
 80015fe:	4618      	mov	r0, r3
 8001600:	f7ff fb5a 	bl	8000cb8 <__aeabi_fmul>
 8001604:	4603      	mov	r3, r0
 8001606:	60fb      	str	r3, [r7, #12]

    last_voltage =
        last_voltage * (1.0f - ZMPT_FILTER_ALPHA) +
 8001608:	4b15      	ldr	r3, [pc, #84]	@ (8001660 <ZMPT_ReadVoltageRMS+0x114>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4915      	ldr	r1, [pc, #84]	@ (8001664 <ZMPT_ReadVoltageRMS+0x118>)
 800160e:	4618      	mov	r0, r3
 8001610:	f7ff fb52 	bl	8000cb8 <__aeabi_fmul>
 8001614:	4603      	mov	r3, r0
 8001616:	461c      	mov	r4, r3
        (Vrms * ZMPT_FILTER_ALPHA);
 8001618:	4913      	ldr	r1, [pc, #76]	@ (8001668 <ZMPT_ReadVoltageRMS+0x11c>)
 800161a:	68f8      	ldr	r0, [r7, #12]
 800161c:	f7ff fb4c 	bl	8000cb8 <__aeabi_fmul>
 8001620:	4603      	mov	r3, r0
        last_voltage * (1.0f - ZMPT_FILTER_ALPHA) +
 8001622:	4619      	mov	r1, r3
 8001624:	4620      	mov	r0, r4
 8001626:	f7ff fa3f 	bl	8000aa8 <__addsf3>
 800162a:	4603      	mov	r3, r0
 800162c:	461a      	mov	r2, r3
    last_voltage =
 800162e:	4b0c      	ldr	r3, [pc, #48]	@ (8001660 <ZMPT_ReadVoltageRMS+0x114>)
 8001630:	601a      	str	r2, [r3, #0]

    g_voltageV = last_voltage;
 8001632:	4b0b      	ldr	r3, [pc, #44]	@ (8001660 <ZMPT_ReadVoltageRMS+0x114>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a0d      	ldr	r2, [pc, #52]	@ (800166c <ZMPT_ReadVoltageRMS+0x120>)
 8001638:	6013      	str	r3, [r2, #0]
    return g_voltageV;
 800163a:	4b0c      	ldr	r3, [pc, #48]	@ (800166c <ZMPT_ReadVoltageRMS+0x120>)
 800163c:	681b      	ldr	r3, [r3, #0]
}
 800163e:	4618      	mov	r0, r3
 8001640:	3724      	adds	r7, #36	@ 0x24
 8001642:	46bd      	mov	sp, r7
 8001644:	bd90      	pop	{r4, r7, pc}
 8001646:	bf00      	nop
 8001648:	20000000 	.word	0x20000000
 800164c:	44480000 	.word	0x44480000
 8001650:	3f666666 	.word	0x3f666666
 8001654:	3dcccccd 	.word	0x3dcccccd
 8001658:	20000240 	.word	0x20000240
 800165c:	436f8000 	.word	0x436f8000
 8001660:	20000248 	.word	0x20000248
 8001664:	3f59999a 	.word	0x3f59999a
 8001668:	3e19999a 	.word	0x3e19999a
 800166c:	20000238 	.word	0x20000238

08001670 <ACS712_ReadCurrent>:

/* -------------------------------------------------------
   CURRENT READING (ACS712)
-------------------------------------------------------- */
float ACS712_ReadCurrent(void)
{
 8001670:	b590      	push	{r4, r7, lr}
 8001672:	b085      	sub	sp, #20
 8001674:	af00      	add	r7, sp, #0
    float v = adc_read(ACS712_ADC_CHANNEL);
 8001676:	2007      	movs	r0, #7
 8001678:	f7ff feb4 	bl	80013e4 <adc_read>
 800167c:	60f8      	str	r0, [r7, #12]
    float diff = v - acs_zero_offset;
 800167e:	4b16      	ldr	r3, [pc, #88]	@ (80016d8 <ACS712_ReadCurrent+0x68>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4619      	mov	r1, r3
 8001684:	68f8      	ldr	r0, [r7, #12]
 8001686:	f7ff fa0d 	bl	8000aa4 <__aeabi_fsub>
 800168a:	4603      	mov	r3, r0
 800168c:	60bb      	str	r3, [r7, #8]

    float amp = diff / ACS712_SENS_30A;
 800168e:	4913      	ldr	r1, [pc, #76]	@ (80016dc <ACS712_ReadCurrent+0x6c>)
 8001690:	68b8      	ldr	r0, [r7, #8]
 8001692:	f7ff fbc5 	bl	8000e20 <__aeabi_fdiv>
 8001696:	4603      	mov	r3, r0
 8001698:	607b      	str	r3, [r7, #4]

    last_current =
        last_current * (1.0f - ACS712_FILTER_ALPHA) +
 800169a:	4b11      	ldr	r3, [pc, #68]	@ (80016e0 <ACS712_ReadCurrent+0x70>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4911      	ldr	r1, [pc, #68]	@ (80016e4 <ACS712_ReadCurrent+0x74>)
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff fb09 	bl	8000cb8 <__aeabi_fmul>
 80016a6:	4603      	mov	r3, r0
 80016a8:	461c      	mov	r4, r3
        (amp * ACS712_FILTER_ALPHA);
 80016aa:	490f      	ldr	r1, [pc, #60]	@ (80016e8 <ACS712_ReadCurrent+0x78>)
 80016ac:	6878      	ldr	r0, [r7, #4]
 80016ae:	f7ff fb03 	bl	8000cb8 <__aeabi_fmul>
 80016b2:	4603      	mov	r3, r0
        last_current * (1.0f - ACS712_FILTER_ALPHA) +
 80016b4:	4619      	mov	r1, r3
 80016b6:	4620      	mov	r0, r4
 80016b8:	f7ff f9f6 	bl	8000aa8 <__addsf3>
 80016bc:	4603      	mov	r3, r0
 80016be:	461a      	mov	r2, r3
    last_current =
 80016c0:	4b07      	ldr	r3, [pc, #28]	@ (80016e0 <ACS712_ReadCurrent+0x70>)
 80016c2:	601a      	str	r2, [r3, #0]

    g_currentA = last_current;
 80016c4:	4b06      	ldr	r3, [pc, #24]	@ (80016e0 <ACS712_ReadCurrent+0x70>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a08      	ldr	r2, [pc, #32]	@ (80016ec <ACS712_ReadCurrent+0x7c>)
 80016ca:	6013      	str	r3, [r2, #0]
    return g_currentA;
 80016cc:	4b07      	ldr	r3, [pc, #28]	@ (80016ec <ACS712_ReadCurrent+0x7c>)
 80016ce:	681b      	ldr	r3, [r3, #0]
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3714      	adds	r7, #20
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd90      	pop	{r4, r7, pc}
 80016d8:	20000244 	.word	0x20000244
 80016dc:	3d872b02 	.word	0x3d872b02
 80016e0:	2000024c 	.word	0x2000024c
 80016e4:	3f733333 	.word	0x3f733333
 80016e8:	3d4ccccd 	.word	0x3d4ccccd
 80016ec:	20000234 	.word	0x20000234

080016f0 <ACS712_Update>:

/* -------------------------------------------------------
   UPDATE BOTH SENSOR VALUES
-------------------------------------------------------- */
void ACS712_Update(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
    ACS712_ReadCurrent();
 80016f4:	f7ff ffbc 	bl	8001670 <ACS712_ReadCurrent>
    ZMPT_ReadVoltageRMS();
 80016f8:	f7ff ff28 	bl	800154c <ZMPT_ReadVoltageRMS>
}
 80016fc:	bf00      	nop
 80016fe:	bd80      	pop	{r7, pc}

08001700 <readChannelVoltage>:

static char dataPacketTx[16];

/* --- helper: sample one channel --- */
static float readChannelVoltage(ADC_HandleTypeDef *hadc, uint32_t channel)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b088      	sub	sp, #32
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
    ADC_ChannelConfTypeDef sConfig = {0};
 800170a:	f107 030c 	add.w	r3, r7, #12
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	605a      	str	r2, [r3, #4]
 8001714:	609a      	str	r2, [r3, #8]
    sConfig.Channel = channel;
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 800171a:	2301      	movs	r3, #1
 800171c:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 800171e:	2306      	movs	r3, #6
 8001720:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8001722:	f107 030c 	add.w	r3, r7, #12
 8001726:	4619      	mov	r1, r3
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f005 fa09 	bl	8006b40 <HAL_ADC_ConfigChannel>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d002      	beq.n	800173a <readChannelVoltage+0x3a>
        return 0.0f;
 8001734:	f04f 0300 	mov.w	r3, #0
 8001738:	e029      	b.n	800178e <readChannelVoltage+0x8e>
    if (HAL_ADC_Start(hadc) != HAL_OK)
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f004 ff42 	bl	80065c4 <HAL_ADC_Start>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d002      	beq.n	800174c <readChannelVoltage+0x4c>
        return 0.0f;
 8001746:	f04f 0300 	mov.w	r3, #0
 800174a:	e020      	b.n	800178e <readChannelVoltage+0x8e>

    float v = 0.0f;
 800174c:	f04f 0300 	mov.w	r3, #0
 8001750:	61fb      	str	r3, [r7, #28]
    if (HAL_ADC_PollForConversion(hadc, 10) == HAL_OK) {
 8001752:	210a      	movs	r1, #10
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f005 f80f 	bl	8006778 <HAL_ADC_PollForConversion>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d112      	bne.n	8001786 <readChannelVoltage+0x86>
        uint32_t raw = HAL_ADC_GetValue(hadc);
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f005 f90f 	bl	8006984 <HAL_ADC_GetValue>
 8001766:	61b8      	str	r0, [r7, #24]
        v = (raw * VREF) / ADC_RES;
 8001768:	69b8      	ldr	r0, [r7, #24]
 800176a:	f7ff fa4d 	bl	8000c08 <__aeabi_ui2f>
 800176e:	4603      	mov	r3, r0
 8001770:	4909      	ldr	r1, [pc, #36]	@ (8001798 <readChannelVoltage+0x98>)
 8001772:	4618      	mov	r0, r3
 8001774:	f7ff faa0 	bl	8000cb8 <__aeabi_fmul>
 8001778:	4603      	mov	r3, r0
 800177a:	4908      	ldr	r1, [pc, #32]	@ (800179c <readChannelVoltage+0x9c>)
 800177c:	4618      	mov	r0, r3
 800177e:	f7ff fb4f 	bl	8000e20 <__aeabi_fdiv>
 8001782:	4603      	mov	r3, r0
 8001784:	61fb      	str	r3, [r7, #28]
    }
    HAL_ADC_Stop(hadc);
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	f004 ffca 	bl	8006720 <HAL_ADC_Stop>
    return v;
 800178c:	69fb      	ldr	r3, [r7, #28]
}
 800178e:	4618      	mov	r0, r3
 8001790:	3720      	adds	r7, #32
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	40533333 	.word	0x40533333
 800179c:	457ff000 	.word	0x457ff000

080017a0 <ADC_Init>:
    return sum / samples;
}

/* --- Public API --- */
void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
    if (HAL_ADCEx_Calibration_Start(hadc) != HAL_OK) {
 80017a8:	6878      	ldr	r0, [r7, #4]
 80017aa:	f005 fb5d 	bl	8006e68 <HAL_ADCEx_Calibration_Start>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <ADC_Init+0x18>
        Error_Handler();
 80017b4:	f001 f9a2 	bl	8002afc <Error_Handler>
    }
}
 80017b8:	bf00      	nop
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}

080017c0 <ADC_ReadAllChannels>:

void ADC_ReadAllChannels(ADC_HandleTypeDef* hadc, ADC_Data* data)
{
 80017c0:	b5b0      	push	{r4, r5, r7, lr}
 80017c2:	b08c      	sub	sp, #48	@ 0x30
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	6039      	str	r1, [r7, #0]
    bool changed = false;
 80017ca:	2300      	movs	r3, #0
 80017cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    char loraPacket[32];
    loraPacket[0] = '\0';
 80017d0:	2300      	movs	r3, #0
 80017d2:	723b      	strb	r3, [r7, #8]

    for (uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++)
 80017d4:	2300      	movs	r3, #0
 80017d6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80017da:	e1c4      	b.n	8001b66 <ADC_ReadAllChannels+0x3a6>
    {
        float v = readChannelVoltage(hadc, adcChannels[i]);
 80017dc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017e0:	4aa7      	ldr	r2, [pc, #668]	@ (8001a80 <ADC_ReadAllChannels+0x2c0>)
 80017e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017e6:	4619      	mov	r1, r3
 80017e8:	6878      	ldr	r0, [r7, #4]
 80017ea:	f7ff ff89 	bl	8001700 <readChannelVoltage>
 80017ee:	62b8      	str	r0, [r7, #40]	@ 0x28

        if (i == 0)
 80017f0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d141      	bne.n	800187c <ADC_ReadAllChannels+0xbc>
        {
            // Keep filtering so ModelHandle_CheckDryRun() works
            if (s_filtered[0] == 0.0f)
 80017f8:	4ba2      	ldr	r3, [pc, #648]	@ (8001a84 <ADC_ReadAllChannels+0x2c4>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f04f 0100 	mov.w	r1, #0
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff fbed 	bl	8000fe0 <__aeabi_fcmpeq>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d003      	beq.n	8001814 <ADC_ReadAllChannels+0x54>
                s_filtered[0] = v;
 800180c:	4a9d      	ldr	r2, [pc, #628]	@ (8001a84 <ADC_ReadAllChannels+0x2c4>)
 800180e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001810:	6013      	str	r3, [r2, #0]
 8001812:	e014      	b.n	800183e <ADC_ReadAllChannels+0x7e>
            else
                s_filtered[0] = EMA_ALPHA * v + (1 - EMA_ALPHA) * s_filtered[0];
 8001814:	499c      	ldr	r1, [pc, #624]	@ (8001a88 <ADC_ReadAllChannels+0x2c8>)
 8001816:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001818:	f7ff fa4e 	bl	8000cb8 <__aeabi_fmul>
 800181c:	4603      	mov	r3, r0
 800181e:	461c      	mov	r4, r3
 8001820:	4b98      	ldr	r3, [pc, #608]	@ (8001a84 <ADC_ReadAllChannels+0x2c4>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4999      	ldr	r1, [pc, #612]	@ (8001a8c <ADC_ReadAllChannels+0x2cc>)
 8001826:	4618      	mov	r0, r3
 8001828:	f7ff fa46 	bl	8000cb8 <__aeabi_fmul>
 800182c:	4603      	mov	r3, r0
 800182e:	4619      	mov	r1, r3
 8001830:	4620      	mov	r0, r4
 8001832:	f7ff f939 	bl	8000aa8 <__addsf3>
 8001836:	4603      	mov	r3, r0
 8001838:	461a      	mov	r2, r3
 800183a:	4b92      	ldr	r3, [pc, #584]	@ (8001a84 <ADC_ReadAllChannels+0x2c4>)
 800183c:	601a      	str	r2, [r3, #0]

            v = s_filtered[0];
 800183e:	4b91      	ldr	r3, [pc, #580]	@ (8001a84 <ADC_ReadAllChannels+0x2c4>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	62bb      	str	r3, [r7, #40]	@ 0x28

            data->voltages[0]   = v;
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001848:	60da      	str	r2, [r3, #12]
            data->rawValues[0]  = (uint16_t)((v * ADC_RES) / VREF);
 800184a:	4991      	ldr	r1, [pc, #580]	@ (8001a90 <ADC_ReadAllChannels+0x2d0>)
 800184c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800184e:	f7ff fa33 	bl	8000cb8 <__aeabi_fmul>
 8001852:	4603      	mov	r3, r0
 8001854:	498f      	ldr	r1, [pc, #572]	@ (8001a94 <ADC_ReadAllChannels+0x2d4>)
 8001856:	4618      	mov	r0, r3
 8001858:	f7ff fae2 	bl	8000e20 <__aeabi_fdiv>
 800185c:	4603      	mov	r3, r0
 800185e:	4618      	mov	r0, r3
 8001860:	f7ff fc06 	bl	8001070 <__aeabi_f2uiz>
 8001864:	4603      	mov	r3, r0
 8001866:	b29a      	uxth	r2, r3
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	801a      	strh	r2, [r3, #0]
            data->maxReached[0] = false;
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	2200      	movs	r2, #0
 8001870:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            g_adcVoltages[0]    = v;
 8001874:	4a88      	ldr	r2, [pc, #544]	@ (8001a98 <ADC_ReadAllChannels+0x2d8>)
 8001876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001878:	6013      	str	r3, [r2, #0]

            continue; //  IMPORTANT: skip water-level logic
 800187a:	e16f      	b.n	8001b5c <ADC_ReadAllChannels+0x39c>
        }
        if (s_filtered[i] == 0.0f)
 800187c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001880:	4a80      	ldr	r2, [pc, #512]	@ (8001a84 <ADC_ReadAllChannels+0x2c4>)
 8001882:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001886:	f04f 0100 	mov.w	r1, #0
 800188a:	4618      	mov	r0, r3
 800188c:	f7ff fba8 	bl	8000fe0 <__aeabi_fcmpeq>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d006      	beq.n	80018a4 <ADC_ReadAllChannels+0xe4>
            s_filtered[i] = v;
 8001896:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800189a:	497a      	ldr	r1, [pc, #488]	@ (8001a84 <ADC_ReadAllChannels+0x2c4>)
 800189c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800189e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80018a2:	e01a      	b.n	80018da <ADC_ReadAllChannels+0x11a>
        else
            s_filtered[i] = EMA_ALPHA * v + (1 - EMA_ALPHA) * s_filtered[i];
 80018a4:	4978      	ldr	r1, [pc, #480]	@ (8001a88 <ADC_ReadAllChannels+0x2c8>)
 80018a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80018a8:	f7ff fa06 	bl	8000cb8 <__aeabi_fmul>
 80018ac:	4603      	mov	r3, r0
 80018ae:	461d      	mov	r5, r3
 80018b0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80018b4:	4a73      	ldr	r2, [pc, #460]	@ (8001a84 <ADC_ReadAllChannels+0x2c4>)
 80018b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018ba:	4974      	ldr	r1, [pc, #464]	@ (8001a8c <ADC_ReadAllChannels+0x2cc>)
 80018bc:	4618      	mov	r0, r3
 80018be:	f7ff f9fb 	bl	8000cb8 <__aeabi_fmul>
 80018c2:	4603      	mov	r3, r0
 80018c4:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 80018c8:	4619      	mov	r1, r3
 80018ca:	4628      	mov	r0, r5
 80018cc:	f7ff f8ec 	bl	8000aa8 <__addsf3>
 80018d0:	4603      	mov	r3, r0
 80018d2:	461a      	mov	r2, r3
 80018d4:	4b6b      	ldr	r3, [pc, #428]	@ (8001a84 <ADC_ReadAllChannels+0x2c4>)
 80018d6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]

        v = s_filtered[i];
 80018da:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80018de:	4a69      	ldr	r2, [pc, #420]	@ (8001a84 <ADC_ReadAllChannels+0x2c4>)
 80018e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018e4:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (v < GROUND_THRESHOLD)
 80018e6:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80018ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80018ec:	f7ff fb82 	bl	8000ff4 <__aeabi_fcmplt>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d002      	beq.n	80018fc <ADC_ReadAllChannels+0x13c>
            v = 0.0f;
 80018f6:	f04f 0300 	mov.w	r3, #0
 80018fa:	62bb      	str	r3, [r7, #40]	@ 0x28

        data->voltages[i]   = v;
 80018fc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001900:	683a      	ldr	r2, [r7, #0]
 8001902:	3302      	adds	r3, #2
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	4413      	add	r3, r2
 8001908:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800190a:	605a      	str	r2, [r3, #4]
        data->rawValues[i]  = (uint16_t)((v * ADC_RES) / VREF);
 800190c:	4960      	ldr	r1, [pc, #384]	@ (8001a90 <ADC_ReadAllChannels+0x2d0>)
 800190e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001910:	f7ff f9d2 	bl	8000cb8 <__aeabi_fmul>
 8001914:	4603      	mov	r3, r0
 8001916:	495f      	ldr	r1, [pc, #380]	@ (8001a94 <ADC_ReadAllChannels+0x2d4>)
 8001918:	4618      	mov	r0, r3
 800191a:	f7ff fa81 	bl	8000e20 <__aeabi_fdiv>
 800191e:	4603      	mov	r3, r0
 8001920:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff fba3 	bl	8001070 <__aeabi_f2uiz>
 800192a:	4603      	mov	r3, r0
 800192c:	b29a      	uxth	r2, r3
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
        data->maxReached[i] = (v >= 3.2f);
 8001934:	2301      	movs	r3, #1
 8001936:	461c      	mov	r4, r3
 8001938:	4958      	ldr	r1, [pc, #352]	@ (8001a9c <ADC_ReadAllChannels+0x2dc>)
 800193a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800193c:	f7ff fb6e 	bl	800101c <__aeabi_fcmpge>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d101      	bne.n	800194a <ADC_ReadAllChannels+0x18a>
 8001946:	2300      	movs	r3, #0
 8001948:	461c      	mov	r4, r3
 800194a:	b2e2      	uxtb	r2, r4
 800194c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001950:	4611      	mov	r1, r2
 8001952:	683a      	ldr	r2, [r7, #0]
 8001954:	4413      	add	r3, r2
 8001956:	460a      	mov	r2, r1
 8001958:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        g_adcVoltages[i]    = v;
 800195c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001960:	494d      	ldr	r1, [pc, #308]	@ (8001a98 <ADC_ReadAllChannels+0x2d8>)
 8001962:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001964:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        // Detect meaningful change (used for LoRa)
        if (fabsf(v - s_prev_volt[i]) > PRINT_DELTA) {
 8001968:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800196c:	4a4c      	ldr	r2, [pc, #304]	@ (8001aa0 <ADC_ReadAllChannels+0x2e0>)
 800196e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001972:	4619      	mov	r1, r3
 8001974:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001976:	f7ff f895 	bl	8000aa4 <__aeabi_fsub>
 800197a:	4603      	mov	r3, r0
 800197c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001980:	4948      	ldr	r1, [pc, #288]	@ (8001aa4 <ADC_ReadAllChannels+0x2e4>)
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff fb54 	bl	8001030 <__aeabi_fcmpgt>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d008      	beq.n	80019a0 <ADC_ReadAllChannels+0x1e0>
            changed = true;
 800198e:	2301      	movs	r3, #1
 8001990:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            s_prev_volt[i] = v;
 8001994:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001998:	4941      	ldr	r1, [pc, #260]	@ (8001aa0 <ADC_ReadAllChannels+0x2e0>)
 800199a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800199c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
        if (!s_level_flags[i] && v >= THR)
 80019a0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80019a4:	4a40      	ldr	r2, [pc, #256]	@ (8001aa8 <ADC_ReadAllChannels+0x2e8>)
 80019a6:	5cd3      	ldrb	r3, [r2, r3]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	f040 808f 	bne.w	8001acc <ADC_ReadAllChannels+0x30c>
 80019ae:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80019b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80019b4:	f7ff fb32 	bl	800101c <__aeabi_fcmpge>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	f000 8086 	beq.w	8001acc <ADC_ReadAllChannels+0x30c>
        {
            s_level_flags[i] = 1;
 80019c0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80019c4:	4a38      	ldr	r2, [pc, #224]	@ (8001aa8 <ADC_ReadAllChannels+0x2e8>)
 80019c6:	2101      	movs	r1, #1
 80019c8:	54d1      	strb	r1, [r2, r3]

            switch (i) {
 80019ca:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80019ce:	3b01      	subs	r3, #1
 80019d0:	2b04      	cmp	r3, #4
 80019d2:	d82b      	bhi.n	8001a2c <ADC_ReadAllChannels+0x26c>
 80019d4:	a201      	add	r2, pc, #4	@ (adr r2, 80019dc <ADC_ReadAllChannels+0x21c>)
 80019d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019da:	bf00      	nop
 80019dc:	080019f1 	.word	0x080019f1
 80019e0:	080019fd 	.word	0x080019fd
 80019e4:	08001a09 	.word	0x08001a09
 80019e8:	08001a15 	.word	0x08001a15
 80019ec:	08001a21 	.word	0x08001a21
                case 1: snprintf(dataPacketTx, sizeof(dataPacketTx), "@30W#"); break;
 80019f0:	4a2e      	ldr	r2, [pc, #184]	@ (8001aac <ADC_ReadAllChannels+0x2ec>)
 80019f2:	2110      	movs	r1, #16
 80019f4:	482e      	ldr	r0, [pc, #184]	@ (8001ab0 <ADC_ReadAllChannels+0x2f0>)
 80019f6:	f00a fba1 	bl	800c13c <sniprintf>
 80019fa:	e01b      	b.n	8001a34 <ADC_ReadAllChannels+0x274>
                case 2: snprintf(dataPacketTx, sizeof(dataPacketTx), "@70W#"); break;
 80019fc:	4a2d      	ldr	r2, [pc, #180]	@ (8001ab4 <ADC_ReadAllChannels+0x2f4>)
 80019fe:	2110      	movs	r1, #16
 8001a00:	482b      	ldr	r0, [pc, #172]	@ (8001ab0 <ADC_ReadAllChannels+0x2f0>)
 8001a02:	f00a fb9b 	bl	800c13c <sniprintf>
 8001a06:	e015      	b.n	8001a34 <ADC_ReadAllChannels+0x274>
                case 3: snprintf(dataPacketTx, sizeof(dataPacketTx), "@1:W#");  break;
 8001a08:	4a2b      	ldr	r2, [pc, #172]	@ (8001ab8 <ADC_ReadAllChannels+0x2f8>)
 8001a0a:	2110      	movs	r1, #16
 8001a0c:	4828      	ldr	r0, [pc, #160]	@ (8001ab0 <ADC_ReadAllChannels+0x2f0>)
 8001a0e:	f00a fb95 	bl	800c13c <sniprintf>
 8001a12:	e00f      	b.n	8001a34 <ADC_ReadAllChannels+0x274>
                case 4: snprintf(dataPacketTx, sizeof(dataPacketTx), "@DRY#"); break;
 8001a14:	4a29      	ldr	r2, [pc, #164]	@ (8001abc <ADC_ReadAllChannels+0x2fc>)
 8001a16:	2110      	movs	r1, #16
 8001a18:	4825      	ldr	r0, [pc, #148]	@ (8001ab0 <ADC_ReadAllChannels+0x2f0>)
 8001a1a:	f00a fb8f 	bl	800c13c <sniprintf>
 8001a1e:	e009      	b.n	8001a34 <ADC_ReadAllChannels+0x274>
                case 5: snprintf(dataPacketTx, sizeof(dataPacketTx), "@FULL#"); break;
 8001a20:	4a27      	ldr	r2, [pc, #156]	@ (8001ac0 <ADC_ReadAllChannels+0x300>)
 8001a22:	2110      	movs	r1, #16
 8001a24:	4822      	ldr	r0, [pc, #136]	@ (8001ab0 <ADC_ReadAllChannels+0x2f0>)
 8001a26:	f00a fb89 	bl	800c13c <sniprintf>
 8001a2a:	e003      	b.n	8001a34 <ADC_ReadAllChannels+0x274>
                default: dataPacketTx[0] = '\0'; break;
 8001a2c:	4b20      	ldr	r3, [pc, #128]	@ (8001ab0 <ADC_ReadAllChannels+0x2f0>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	701a      	strb	r2, [r3, #0]
 8001a32:	bf00      	nop
            }

            s_low_counts[i] = 0;
 8001a34:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001a38:	4a22      	ldr	r2, [pc, #136]	@ (8001ac4 <ADC_ReadAllChannels+0x304>)
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	54d1      	strb	r1, [r2, r3]

            if (dataPacketTx[0]) {
 8001a3e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ab0 <ADC_ReadAllChannels+0x2f0>)
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d054      	beq.n	8001af0 <ADC_ReadAllChannels+0x330>
                strncat(loraPacket, dataPacketTx, sizeof(loraPacket)-strlen(loraPacket)-1);
 8001a46:	f107 0308 	add.w	r3, r7, #8
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7fe fb8a 	bl	8000164 <strlen>
 8001a50:	4603      	mov	r3, r0
 8001a52:	f1c3 021f 	rsb	r2, r3, #31
 8001a56:	f107 0308 	add.w	r3, r7, #8
 8001a5a:	4915      	ldr	r1, [pc, #84]	@ (8001ab0 <ADC_ReadAllChannels+0x2f0>)
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f00a fcaa 	bl	800c3b6 <strncat>
                strncat(loraPacket, ";", sizeof(loraPacket)-strlen(loraPacket)-1);
 8001a62:	f107 0308 	add.w	r3, r7, #8
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7fe fb7c 	bl	8000164 <strlen>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	f1c3 021f 	rsb	r2, r3, #31
 8001a72:	f107 0308 	add.w	r3, r7, #8
 8001a76:	4914      	ldr	r1, [pc, #80]	@ (8001ac8 <ADC_ReadAllChannels+0x308>)
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f00a fc9c 	bl	800c3b6 <strncat>
            if (dataPacketTx[0]) {
 8001a7e:	e037      	b.n	8001af0 <ADC_ReadAllChannels+0x330>
 8001a80:	0800eaa4 	.word	0x0800eaa4
 8001a84:	20000268 	.word	0x20000268
 8001a88:	3e99999a 	.word	0x3e99999a
 8001a8c:	3f333333 	.word	0x3f333333
 8001a90:	457ff000 	.word	0x457ff000
 8001a94:	40533333 	.word	0x40533333
 8001a98:	20000250 	.word	0x20000250
 8001a9c:	404ccccd 	.word	0x404ccccd
 8001aa0:	20000290 	.word	0x20000290
 8001aa4:	3d4ccccd 	.word	0x3d4ccccd
 8001aa8:	20000280 	.word	0x20000280
 8001aac:	0800e570 	.word	0x0800e570
 8001ab0:	200002a8 	.word	0x200002a8
 8001ab4:	0800e578 	.word	0x0800e578
 8001ab8:	0800e580 	.word	0x0800e580
 8001abc:	0800e588 	.word	0x0800e588
 8001ac0:	0800e590 	.word	0x0800e590
 8001ac4:	20000288 	.word	0x20000288
 8001ac8:	0800e598 	.word	0x0800e598
            }
        }
        else if (s_level_flags[i] && v < (THR - HYST_DELTA))
 8001acc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001ad0:	4a33      	ldr	r2, [pc, #204]	@ (8001ba0 <ADC_ReadAllChannels+0x3e0>)
 8001ad2:	5cd3      	ldrb	r3, [r2, r3]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d00b      	beq.n	8001af0 <ADC_ReadAllChannels+0x330>
 8001ad8:	4932      	ldr	r1, [pc, #200]	@ (8001ba4 <ADC_ReadAllChannels+0x3e4>)
 8001ada:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001adc:	f7ff fa8a 	bl	8000ff4 <__aeabi_fcmplt>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d004      	beq.n	8001af0 <ADC_ReadAllChannels+0x330>
        {
            s_level_flags[i] = 0;
 8001ae6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001aea:	4a2d      	ldr	r2, [pc, #180]	@ (8001ba0 <ADC_ReadAllChannels+0x3e0>)
 8001aec:	2100      	movs	r1, #0
 8001aee:	54d1      	strb	r1, [r2, r3]
        }

        // Debounce for DRY LOW signal (water-level only)
        if (v < DRY_VOLTAGE_THRESHOLD) {
 8001af0:	492d      	ldr	r1, [pc, #180]	@ (8001ba8 <ADC_ReadAllChannels+0x3e8>)
 8001af2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001af4:	f7ff fa7e 	bl	8000ff4 <__aeabi_fcmplt>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d00e      	beq.n	8001b1c <ADC_ReadAllChannels+0x35c>
            if (s_low_counts[i] < 0xFF) s_low_counts[i]++;
 8001afe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001b02:	4a2a      	ldr	r2, [pc, #168]	@ (8001bac <ADC_ReadAllChannels+0x3ec>)
 8001b04:	5cd3      	ldrb	r3, [r2, r3]
 8001b06:	2bff      	cmp	r3, #255	@ 0xff
 8001b08:	d00d      	beq.n	8001b26 <ADC_ReadAllChannels+0x366>
 8001b0a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001b0e:	4a27      	ldr	r2, [pc, #156]	@ (8001bac <ADC_ReadAllChannels+0x3ec>)
 8001b10:	5cd2      	ldrb	r2, [r2, r3]
 8001b12:	3201      	adds	r2, #1
 8001b14:	b2d1      	uxtb	r1, r2
 8001b16:	4a25      	ldr	r2, [pc, #148]	@ (8001bac <ADC_ReadAllChannels+0x3ec>)
 8001b18:	54d1      	strb	r1, [r2, r3]
 8001b1a:	e004      	b.n	8001b26 <ADC_ReadAllChannels+0x366>
        } else {
            s_low_counts[i] = 0;
 8001b1c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001b20:	4a22      	ldr	r2, [pc, #136]	@ (8001bac <ADC_ReadAllChannels+0x3ec>)
 8001b22:	2100      	movs	r1, #0
 8001b24:	54d1      	strb	r1, [r2, r3]
        }

        if (!manualOverride) {
 8001b26:	4b22      	ldr	r3, [pc, #136]	@ (8001bb0 <ADC_ReadAllChannels+0x3f0>)
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	f083 0301 	eor.w	r3, r3, #1
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d012      	beq.n	8001b5c <ADC_ReadAllChannels+0x39c>
            if (motorStatus == 1 && s_low_counts[i] >= DRY_COUNT_THRESHOLD) {
 8001b36:	4b1f      	ldr	r3, [pc, #124]	@ (8001bb4 <ADC_ReadAllChannels+0x3f4>)
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d10d      	bne.n	8001b5c <ADC_ReadAllChannels+0x39c>
 8001b40:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001b44:	4a19      	ldr	r2, [pc, #100]	@ (8001bac <ADC_ReadAllChannels+0x3ec>)
 8001b46:	5cd3      	ldrb	r3, [r2, r3]
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d907      	bls.n	8001b5c <ADC_ReadAllChannels+0x39c>
                motorStatus = 0;
 8001b4c:	4b19      	ldr	r3, [pc, #100]	@ (8001bb4 <ADC_ReadAllChannels+0x3f4>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	701a      	strb	r2, [r3, #0]
                memset(s_low_counts, 0, sizeof(s_low_counts));
 8001b52:	2206      	movs	r2, #6
 8001b54:	2100      	movs	r1, #0
 8001b56:	4815      	ldr	r0, [pc, #84]	@ (8001bac <ADC_ReadAllChannels+0x3ec>)
 8001b58:	f00a fc18 	bl	800c38c <memset>
    for (uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++)
 8001b5c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001b60:	3301      	adds	r3, #1
 8001b62:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001b66:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001b6a:	2b05      	cmp	r3, #5
 8001b6c:	f67f ae36 	bls.w	80017dc <ADC_ReadAllChannels+0x1c>
            }
        }
    }

    if (changed && loraPacket[0] != '\0') {
 8001b70:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d00e      	beq.n	8001b96 <ADC_ReadAllChannels+0x3d6>
 8001b78:	7a3b      	ldrb	r3, [r7, #8]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d00b      	beq.n	8001b96 <ADC_ReadAllChannels+0x3d6>
        LoRa_SendPacket((uint8_t*)loraPacket, strlen(loraPacket));
 8001b7e:	f107 0308 	add.w	r3, r7, #8
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7fe faee 	bl	8000164 <strlen>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	f107 0308 	add.w	r3, r7, #8
 8001b8e:	4611      	mov	r1, r2
 8001b90:	4618      	mov	r0, r3
 8001b92:	f000 fbca 	bl	800232a <LoRa_SendPacket>
    }
}
 8001b96:	bf00      	nop
 8001b98:	3730      	adds	r7, #48	@ 0x30
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bdb0      	pop	{r4, r5, r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	20000280 	.word	0x20000280
 8001ba4:	3f666666 	.word	0x3f666666
 8001ba8:	3d4ccccd 	.word	0x3d4ccccd
 8001bac:	20000288 	.word	0x20000288
 8001bb0:	20000520 	.word	0x20000520
 8001bb4:	2000051b 	.word	0x2000051b

08001bb8 <lcd_i2c_write>:
/* ============================================================
   LOW-LEVEL EXPANDER WRITE
   ============================================================ */

static HAL_StatusTypeDef lcd_i2c_write(uint8_t data)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af02      	add	r7, sp, #8
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	71fb      	strb	r3, [r7, #7]
    return HAL_I2C_Master_Transmit(&hi2c2, LCD_I2C_ADDR, &data, 1, 5);
 8001bc2:	1dfa      	adds	r2, r7, #7
 8001bc4:	2305      	movs	r3, #5
 8001bc6:	9300      	str	r3, [sp, #0]
 8001bc8:	2301      	movs	r3, #1
 8001bca:	214e      	movs	r1, #78	@ 0x4e
 8001bcc:	4803      	ldr	r0, [pc, #12]	@ (8001bdc <lcd_i2c_write+0x24>)
 8001bce:	f005 febb 	bl	8007948 <HAL_I2C_Master_Transmit>
 8001bd2:	4603      	mov	r3, r0
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3708      	adds	r7, #8
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	20000358 	.word	0x20000358

08001be0 <lcd_pulse_enable>:

static void lcd_pulse_enable(uint8_t data)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	4603      	mov	r3, r0
 8001be8:	71fb      	strb	r3, [r7, #7]
    lcd_i2c_write(data | LCD_ENABLE_BIT);
 8001bea:	79fb      	ldrb	r3, [r7, #7]
 8001bec:	f043 0304 	orr.w	r3, r3, #4
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7ff ffe0 	bl	8001bb8 <lcd_i2c_write>
    HAL_Delay(2);
 8001bf8:	2002      	movs	r0, #2
 8001bfa:	f004 fbe7 	bl	80063cc <HAL_Delay>
    lcd_i2c_write(data & ~LCD_ENABLE_BIT);
 8001bfe:	79fb      	ldrb	r3, [r7, #7]
 8001c00:	f023 0304 	bic.w	r3, r3, #4
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff ffd6 	bl	8001bb8 <lcd_i2c_write>
    HAL_Delay(2);
 8001c0c:	2002      	movs	r0, #2
 8001c0e:	f004 fbdd 	bl	80063cc <HAL_Delay>
}
 8001c12:	bf00      	nop
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
	...

08001c1c <lcd_write4>:

static void lcd_write4(uint8_t nibble, uint8_t rs)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	4603      	mov	r3, r0
 8001c24:	460a      	mov	r2, r1
 8001c26:	71fb      	strb	r3, [r7, #7]
 8001c28:	4613      	mov	r3, r2
 8001c2a:	71bb      	strb	r3, [r7, #6]
    uint8_t data = (nibble & 0xF0);
 8001c2c:	79fb      	ldrb	r3, [r7, #7]
 8001c2e:	f023 030f 	bic.w	r3, r3, #15
 8001c32:	73fb      	strb	r3, [r7, #15]

    if (rs) data |= LCD_RS_BIT;
 8001c34:	79bb      	ldrb	r3, [r7, #6]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d003      	beq.n	8001c42 <lcd_write4+0x26>
 8001c3a:	7bfb      	ldrb	r3, [r7, #15]
 8001c3c:	f043 0301 	orr.w	r3, r3, #1
 8001c40:	73fb      	strb	r3, [r7, #15]
    data |= g_backlight;
 8001c42:	4b08      	ldr	r3, [pc, #32]	@ (8001c64 <lcd_write4+0x48>)
 8001c44:	781a      	ldrb	r2, [r3, #0]
 8001c46:	7bfb      	ldrb	r3, [r7, #15]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	73fb      	strb	r3, [r7, #15]

    lcd_i2c_write(data);
 8001c4c:	7bfb      	ldrb	r3, [r7, #15]
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7ff ffb2 	bl	8001bb8 <lcd_i2c_write>
    lcd_pulse_enable(data);
 8001c54:	7bfb      	ldrb	r3, [r7, #15]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7ff ffc2 	bl	8001be0 <lcd_pulse_enable>
}
 8001c5c:	bf00      	nop
 8001c5e:	3710      	adds	r7, #16
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20000004 	.word	0x20000004

08001c68 <lcd_send_cmd>:
/* ============================================================
   HIGH LEVEL SEND FUNCTIONS
   ============================================================ */

void lcd_send_cmd(uint8_t cmd)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	4603      	mov	r3, r0
 8001c70:	71fb      	strb	r3, [r7, #7]
    lcd_write4(cmd & 0xF0, 0);
 8001c72:	79fb      	ldrb	r3, [r7, #7]
 8001c74:	f023 030f 	bic.w	r3, r3, #15
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	2100      	movs	r1, #0
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7ff ffcd 	bl	8001c1c <lcd_write4>
    lcd_write4((cmd << 4) & 0xF0, 0);
 8001c82:	79fb      	ldrb	r3, [r7, #7]
 8001c84:	011b      	lsls	r3, r3, #4
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	2100      	movs	r1, #0
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff ffc6 	bl	8001c1c <lcd_write4>
    HAL_Delay(2);
 8001c90:	2002      	movs	r0, #2
 8001c92:	f004 fb9b 	bl	80063cc <HAL_Delay>
}
 8001c96:	bf00      	nop
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <lcd_send_data>:

void lcd_send_data(uint8_t data)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b082      	sub	sp, #8
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	71fb      	strb	r3, [r7, #7]
    lcd_write4(data & 0xF0, 1);
 8001ca8:	79fb      	ldrb	r3, [r7, #7]
 8001caa:	f023 030f 	bic.w	r3, r3, #15
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	2101      	movs	r1, #1
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7ff ffb2 	bl	8001c1c <lcd_write4>
    lcd_write4((data << 4) & 0xF0, 1);
 8001cb8:	79fb      	ldrb	r3, [r7, #7]
 8001cba:	011b      	lsls	r3, r3, #4
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	2101      	movs	r1, #1
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7ff ffab 	bl	8001c1c <lcd_write4>
}
 8001cc6:	bf00      	nop
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
	...

08001cd0 <lcd_backlight_on>:

void lcd_backlight_on(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
    g_backlight = LCD_BACKLIGHT_BIT;
 8001cd4:	4b04      	ldr	r3, [pc, #16]	@ (8001ce8 <lcd_backlight_on+0x18>)
 8001cd6:	2208      	movs	r2, #8
 8001cd8:	701a      	strb	r2, [r3, #0]
    lcd_i2c_write(g_backlight);
 8001cda:	4b03      	ldr	r3, [pc, #12]	@ (8001ce8 <lcd_backlight_on+0x18>)
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff ff6a 	bl	8001bb8 <lcd_i2c_write>
}
 8001ce4:	bf00      	nop
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20000004 	.word	0x20000004

08001cec <lcd_clear>:
    g_backlight = 0;
    lcd_i2c_write(g_backlight);
}

void lcd_clear(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
    lcd_send_cmd(0x01);
 8001cf0:	2001      	movs	r0, #1
 8001cf2:	f7ff ffb9 	bl	8001c68 <lcd_send_cmd>
    HAL_Delay(3);
 8001cf6:	2003      	movs	r0, #3
 8001cf8:	f004 fb68 	bl	80063cc <HAL_Delay>
}
 8001cfc:	bf00      	nop
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <lcd_put_cur>:

void lcd_put_cur(uint8_t row, uint8_t col)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	4603      	mov	r3, r0
 8001d08:	460a      	mov	r2, r1
 8001d0a:	71fb      	strb	r3, [r7, #7]
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	71bb      	strb	r3, [r7, #6]
    uint8_t base = (row == 0 ? 0x80 : 0xC0);
 8001d10:	79fb      	ldrb	r3, [r7, #7]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d101      	bne.n	8001d1a <lcd_put_cur+0x1a>
 8001d16:	2380      	movs	r3, #128	@ 0x80
 8001d18:	e000      	b.n	8001d1c <lcd_put_cur+0x1c>
 8001d1a:	23c0      	movs	r3, #192	@ 0xc0
 8001d1c:	73fb      	strb	r3, [r7, #15]
    lcd_send_cmd(base + col);
 8001d1e:	7bfa      	ldrb	r2, [r7, #15]
 8001d20:	79bb      	ldrb	r3, [r7, #6]
 8001d22:	4413      	add	r3, r2
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7ff ff9e 	bl	8001c68 <lcd_send_cmd>
}
 8001d2c:	bf00      	nop
 8001d2e:	3710      	adds	r7, #16
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}

08001d34 <lcd_send_string>:

void lcd_send_string(char *str)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
    while (*str)
 8001d3c:	e006      	b.n	8001d4c <lcd_send_string+0x18>
        lcd_send_data(*str++);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	1c5a      	adds	r2, r3, #1
 8001d42:	607a      	str	r2, [r7, #4]
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7ff ffa9 	bl	8001c9e <lcd_send_data>
    while (*str)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d1f4      	bne.n	8001d3e <lcd_send_string+0xa>
}
 8001d54:	bf00      	nop
 8001d56:	bf00      	nop
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <lcd_init>:
/* ============================================================
   SAFE INITIALIZATION SEQUENCE
   ============================================================ */

void lcd_init(void)
{
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	b082      	sub	sp, #8
 8001d62:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 8001d64:	2032      	movs	r0, #50	@ 0x32
 8001d66:	f004 fb31 	bl	80063cc <HAL_Delay>
    lcd_backlight_on();
 8001d6a:	f7ff ffb1 	bl	8001cd0 <lcd_backlight_on>

    /* Force to 8-bit mode (LCD reset sequence) */
    for (int i = 0; i < 3; i++)
 8001d6e:	2300      	movs	r3, #0
 8001d70:	607b      	str	r3, [r7, #4]
 8001d72:	e009      	b.n	8001d88 <lcd_init+0x2a>
    {
        lcd_write4(0x30, 0);
 8001d74:	2100      	movs	r1, #0
 8001d76:	2030      	movs	r0, #48	@ 0x30
 8001d78:	f7ff ff50 	bl	8001c1c <lcd_write4>
        HAL_Delay(5);
 8001d7c:	2005      	movs	r0, #5
 8001d7e:	f004 fb25 	bl	80063cc <HAL_Delay>
    for (int i = 0; i < 3; i++)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	3301      	adds	r3, #1
 8001d86:	607b      	str	r3, [r7, #4]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	ddf2      	ble.n	8001d74 <lcd_init+0x16>
    }

    /* Switch to 4-bit mode */
    lcd_write4(0x20, 0);
 8001d8e:	2100      	movs	r1, #0
 8001d90:	2020      	movs	r0, #32
 8001d92:	f7ff ff43 	bl	8001c1c <lcd_write4>
    HAL_Delay(5);
 8001d96:	2005      	movs	r0, #5
 8001d98:	f004 fb18 	bl	80063cc <HAL_Delay>

    /* Function set: 4-bit, 2-line, 5x8 */
    lcd_send_cmd(0x28);
 8001d9c:	2028      	movs	r0, #40	@ 0x28
 8001d9e:	f7ff ff63 	bl	8001c68 <lcd_send_cmd>

    /* Display off */
    lcd_send_cmd(0x08);
 8001da2:	2008      	movs	r0, #8
 8001da4:	f7ff ff60 	bl	8001c68 <lcd_send_cmd>

    /* Clear display */
    lcd_clear();
 8001da8:	f7ff ffa0 	bl	8001cec <lcd_clear>

    /* Entry mode */
    lcd_send_cmd(0x06);
 8001dac:	2006      	movs	r0, #6
 8001dae:	f7ff ff5b 	bl	8001c68 <lcd_send_cmd>

    /* Display ON, Cursor OFF, Blink OFF */
    lcd_send_cmd(0x0C);
 8001db2:	200c      	movs	r0, #12
 8001db4:	f7ff ff58 	bl	8001c68 <lcd_send_cmd>

    HAL_Delay(5);
 8001db8:	2005      	movs	r0, #5
 8001dba:	f004 fb07 	bl	80063cc <HAL_Delay>
}
 8001dbe:	bf00      	nop
 8001dc0:	3708      	adds	r7, #8
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}

08001dc6 <now_ms>:

static LedIntent s_intent[LED_COLOR_COUNT];
static uint8_t   s_activeBlink[LED_COLOR_COUNT];
static uint32_t  s_nextToggleAt[LED_COLOR_COUNT];

static inline uint32_t now_ms(void) { return HAL_GetTick(); }
 8001dc6:	b580      	push	{r7, lr}
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	f004 faf5 	bl	80063b8 <HAL_GetTick>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	bd80      	pop	{r7, pc}

08001dd4 <led_write>:

static void led_write(LedColor c, GPIO_PinState st) {
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	460a      	mov	r2, r1
 8001dde:	71fb      	strb	r3, [r7, #7]
 8001de0:	4613      	mov	r3, r2
 8001de2:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(LED_PORTS[c], LED_PINS[c], st);
 8001de4:	79fb      	ldrb	r3, [r7, #7]
 8001de6:	4a07      	ldr	r2, [pc, #28]	@ (8001e04 <led_write+0x30>)
 8001de8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001dec:	79fb      	ldrb	r3, [r7, #7]
 8001dee:	4a06      	ldr	r2, [pc, #24]	@ (8001e08 <led_write+0x34>)
 8001df0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001df4:	79ba      	ldrb	r2, [r7, #6]
 8001df6:	4619      	mov	r1, r3
 8001df8:	f005 fc49 	bl	800768e <HAL_GPIO_WritePin>
}
 8001dfc:	bf00      	nop
 8001dfe:	3708      	adds	r7, #8
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	20000008 	.word	0x20000008
 8001e08:	20000018 	.word	0x20000018

08001e0c <led_on>:
static void led_on(LedColor c)  { led_write(c, GPIO_PIN_SET); }
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	71fb      	strb	r3, [r7, #7]
 8001e16:	79fb      	ldrb	r3, [r7, #7]
 8001e18:	2101      	movs	r1, #1
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7ff ffda 	bl	8001dd4 <led_write>
 8001e20:	bf00      	nop
 8001e22:	3708      	adds	r7, #8
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <led_off>:
static void led_off(LedColor c) { led_write(c, GPIO_PIN_RESET); }
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	4603      	mov	r3, r0
 8001e30:	71fb      	strb	r3, [r7, #7]
 8001e32:	79fb      	ldrb	r3, [r7, #7]
 8001e34:	2100      	movs	r1, #0
 8001e36:	4618      	mov	r0, r3
 8001e38:	f7ff ffcc 	bl	8001dd4 <led_write>
 8001e3c:	bf00      	nop
 8001e3e:	3708      	adds	r7, #8
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <LED_Init>:

void LED_Init(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
    memset(s_intent, 0, sizeof(s_intent));
 8001e4a:	2210      	movs	r2, #16
 8001e4c:	2100      	movs	r1, #0
 8001e4e:	4815      	ldr	r0, [pc, #84]	@ (8001ea4 <LED_Init+0x60>)
 8001e50:	f00a fa9c 	bl	800c38c <memset>
    memset(s_activeBlink, 0, sizeof(s_activeBlink));
 8001e54:	2204      	movs	r2, #4
 8001e56:	2100      	movs	r1, #0
 8001e58:	4813      	ldr	r0, [pc, #76]	@ (8001ea8 <LED_Init+0x64>)
 8001e5a:	f00a fa97 	bl	800c38c <memset>
    memset(s_nextToggleAt, 0, sizeof(s_nextToggleAt));
 8001e5e:	2210      	movs	r2, #16
 8001e60:	2100      	movs	r1, #0
 8001e62:	4812      	ldr	r0, [pc, #72]	@ (8001eac <LED_Init+0x68>)
 8001e64:	f00a fa92 	bl	800c38c <memset>

    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001e68:	2300      	movs	r3, #0
 8001e6a:	607b      	str	r3, [r7, #4]
 8001e6c:	e012      	b.n	8001e94 <LED_Init+0x50>
        led_off((LedColor)i);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	4618      	mov	r0, r3
 8001e74:	f7ff ffd8 	bl	8001e28 <led_off>
        s_intent[i].mode = LED_MODE_OFF;
 8001e78:	4a0a      	ldr	r2, [pc, #40]	@ (8001ea4 <LED_Init+0x60>)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2100      	movs	r1, #0
 8001e7e:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
        s_intent[i].period_ms = 0;
 8001e82:	4a08      	ldr	r2, [pc, #32]	@ (8001ea4 <LED_Init+0x60>)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	4413      	add	r3, r2
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	805a      	strh	r2, [r3, #2]
    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	3301      	adds	r3, #1
 8001e92:	607b      	str	r3, [r7, #4]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2b03      	cmp	r3, #3
 8001e98:	dde9      	ble.n	8001e6e <LED_Init+0x2a>
    }
}
 8001e9a:	bf00      	nop
 8001e9c:	bf00      	nop
 8001e9e:	3708      	adds	r7, #8
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	200002b8 	.word	0x200002b8
 8001ea8:	200002c8 	.word	0x200002c8
 8001eac:	200002cc 	.word	0x200002cc

08001eb0 <LED_Task>:

/* call this every loop (or from a 1020ms tick) */
void LED_Task(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
    uint32_t t = now_ms();
 8001eb6:	f7ff ff86 	bl	8001dc6 <now_ms>
 8001eba:	6038      	str	r0, [r7, #0]

    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	607b      	str	r3, [r7, #4]
 8001ec0:	e064      	b.n	8001f8c <LED_Task+0xdc>
        switch (s_intent[i].mode) {
 8001ec2:	4a36      	ldr	r2, [pc, #216]	@ (8001f9c <LED_Task+0xec>)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d002      	beq.n	8001ed4 <LED_Task+0x24>
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d00b      	beq.n	8001eea <LED_Task+0x3a>
 8001ed2:	e015      	b.n	8001f00 <LED_Task+0x50>
        case LED_MODE_OFF:
            s_activeBlink[i] = 0;
 8001ed4:	4a32      	ldr	r2, [pc, #200]	@ (8001fa0 <LED_Task+0xf0>)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4413      	add	r3, r2
 8001eda:	2200      	movs	r2, #0
 8001edc:	701a      	strb	r2, [r3, #0]
            led_off((LedColor)i);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7ff ffa0 	bl	8001e28 <led_off>
            break;
 8001ee8:	e04d      	b.n	8001f86 <LED_Task+0xd6>

        case LED_MODE_STEADY:
            s_activeBlink[i] = 1;
 8001eea:	4a2d      	ldr	r2, [pc, #180]	@ (8001fa0 <LED_Task+0xf0>)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	4413      	add	r3, r2
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	701a      	strb	r2, [r3, #0]
            led_on((LedColor)i);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	b2db      	uxtb	r3, r3
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7ff ff87 	bl	8001e0c <led_on>
            break;
 8001efe:	e042      	b.n	8001f86 <LED_Task+0xd6>

        case LED_MODE_BLINK:
        default:
            if (s_intent[i].period_ms == 0) s_intent[i].period_ms = 500;
 8001f00:	4a26      	ldr	r2, [pc, #152]	@ (8001f9c <LED_Task+0xec>)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	4413      	add	r3, r2
 8001f08:	885b      	ldrh	r3, [r3, #2]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d106      	bne.n	8001f1c <LED_Task+0x6c>
 8001f0e:	4a23      	ldr	r2, [pc, #140]	@ (8001f9c <LED_Task+0xec>)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	4413      	add	r3, r2
 8001f16:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001f1a:	805a      	strh	r2, [r3, #2]
            if ((int32_t)(s_nextToggleAt[i] - t) <= 0) {
 8001f1c:	4a21      	ldr	r2, [pc, #132]	@ (8001fa4 <LED_Task+0xf4>)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	1ad3      	subs	r3, r2, r3
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	dc2b      	bgt.n	8001f84 <LED_Task+0xd4>
                s_activeBlink[i] = !s_activeBlink[i];
 8001f2c:	4a1c      	ldr	r2, [pc, #112]	@ (8001fa0 <LED_Task+0xf0>)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4413      	add	r3, r2
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	bf0c      	ite	eq
 8001f38:	2301      	moveq	r3, #1
 8001f3a:	2300      	movne	r3, #0
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	4619      	mov	r1, r3
 8001f40:	4a17      	ldr	r2, [pc, #92]	@ (8001fa0 <LED_Task+0xf0>)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4413      	add	r3, r2
 8001f46:	460a      	mov	r2, r1
 8001f48:	701a      	strb	r2, [r3, #0]
                if (s_activeBlink[i]) led_on((LedColor)i);
 8001f4a:	4a15      	ldr	r2, [pc, #84]	@ (8001fa0 <LED_Task+0xf0>)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	4413      	add	r3, r2
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d005      	beq.n	8001f62 <LED_Task+0xb2>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7ff ff56 	bl	8001e0c <led_on>
 8001f60:	e004      	b.n	8001f6c <LED_Task+0xbc>
                else                  led_off((LedColor)i);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7ff ff5e 	bl	8001e28 <led_off>
                s_nextToggleAt[i] = t + s_intent[i].period_ms;
 8001f6c:	4a0b      	ldr	r2, [pc, #44]	@ (8001f9c <LED_Task+0xec>)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	4413      	add	r3, r2
 8001f74:	885b      	ldrh	r3, [r3, #2]
 8001f76:	461a      	mov	r2, r3
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	441a      	add	r2, r3
 8001f7c:	4909      	ldr	r1, [pc, #36]	@ (8001fa4 <LED_Task+0xf4>)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            }
            break;
 8001f84:	bf00      	nop
    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	3301      	adds	r3, #1
 8001f8a:	607b      	str	r3, [r7, #4]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2b03      	cmp	r3, #3
 8001f90:	dd97      	ble.n	8001ec2 <LED_Task+0x12>
        }
    }
}
 8001f92:	bf00      	nop
 8001f94:	bf00      	nop
 8001f96:	3708      	adds	r7, #8
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	200002b8 	.word	0x200002b8
 8001fa0:	200002c8 	.word	0x200002c8
 8001fa4:	200002cc 	.word	0x200002cc

08001fa8 <LED_ClearAllIntents>:

void LED_ClearAllIntents(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001fae:	2300      	movs	r3, #0
 8001fb0:	607b      	str	r3, [r7, #4]
 8001fb2:	e00d      	b.n	8001fd0 <LED_ClearAllIntents+0x28>
        s_intent[i].mode = LED_MODE_OFF;
 8001fb4:	4a0b      	ldr	r2, [pc, #44]	@ (8001fe4 <LED_ClearAllIntents+0x3c>)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2100      	movs	r1, #0
 8001fba:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
        s_intent[i].period_ms = 0;
 8001fbe:	4a09      	ldr	r2, [pc, #36]	@ (8001fe4 <LED_ClearAllIntents+0x3c>)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	4413      	add	r3, r2
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	805a      	strh	r2, [r3, #2]
    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	3301      	adds	r3, #1
 8001fce:	607b      	str	r3, [r7, #4]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2b03      	cmp	r3, #3
 8001fd4:	ddee      	ble.n	8001fb4 <LED_ClearAllIntents+0xc>
    }
}
 8001fd6:	bf00      	nop
 8001fd8:	bf00      	nop
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bc80      	pop	{r7}
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	200002b8 	.word	0x200002b8

08001fe8 <LED_SetIntent>:

void LED_SetIntent(LedColor color, LedMode mode, uint16_t period_ms)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	4603      	mov	r3, r0
 8001ff0:	71fb      	strb	r3, [r7, #7]
 8001ff2:	460b      	mov	r3, r1
 8001ff4:	71bb      	strb	r3, [r7, #6]
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	80bb      	strh	r3, [r7, #4]
    if ((int)color < 0 || color >= LED_COLOR_COUNT) return;
 8001ffa:	79fb      	ldrb	r3, [r7, #7]
 8001ffc:	2b03      	cmp	r3, #3
 8001ffe:	d80b      	bhi.n	8002018 <LED_SetIntent+0x30>
    s_intent[color].mode = mode;
 8002000:	79fb      	ldrb	r3, [r7, #7]
 8002002:	4908      	ldr	r1, [pc, #32]	@ (8002024 <LED_SetIntent+0x3c>)
 8002004:	79ba      	ldrb	r2, [r7, #6]
 8002006:	f801 2023 	strb.w	r2, [r1, r3, lsl #2]
    s_intent[color].period_ms = period_ms;
 800200a:	79fb      	ldrb	r3, [r7, #7]
 800200c:	4a05      	ldr	r2, [pc, #20]	@ (8002024 <LED_SetIntent+0x3c>)
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	4413      	add	r3, r2
 8002012:	88ba      	ldrh	r2, [r7, #4]
 8002014:	805a      	strh	r2, [r3, #2]
 8002016:	e000      	b.n	800201a <LED_SetIntent+0x32>
    if ((int)color < 0 || color >= LED_COLOR_COUNT) return;
 8002018:	bf00      	nop
}
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	bc80      	pop	{r7}
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	200002b8 	.word	0x200002b8

08002028 <LED_ApplyIntents>:

/* current implementation uses intents directly in LED_Task() */
void LED_ApplyIntents(void) { /* no-op, reserved for future resolve rules */ }
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
 800202c:	bf00      	nop
 800202e:	46bd      	mov	sp, r7
 8002030:	bc80      	pop	{r7}
 8002032:	4770      	bx	lr

08002034 <LoRa_WriteReg>:

/* ----------------------------------------------------------
   SPI + LOW LEVEL HELPERS
---------------------------------------------------------- */
void LoRa_WriteReg(uint8_t addr, uint8_t data)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	4603      	mov	r3, r0
 800203c:	460a      	mov	r2, r1
 800203e:	71fb      	strb	r3, [r7, #7]
 8002040:	4613      	mov	r3, r2
 8002042:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2] = { (addr | 0x80), data };
 8002044:	79fb      	ldrb	r3, [r7, #7]
 8002046:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800204a:	b2db      	uxtb	r3, r3
 800204c:	733b      	strb	r3, [r7, #12]
 800204e:	79bb      	ldrb	r3, [r7, #6]
 8002050:	737b      	strb	r3, [r7, #13]
    NSS_LOW();
 8002052:	2200      	movs	r2, #0
 8002054:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002058:	480a      	ldr	r0, [pc, #40]	@ (8002084 <LoRa_WriteReg+0x50>)
 800205a:	f005 fb18 	bl	800768e <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, buf, 2, HAL_MAX_DELAY);
 800205e:	f107 010c 	add.w	r1, r7, #12
 8002062:	f04f 33ff 	mov.w	r3, #4294967295
 8002066:	2202      	movs	r2, #2
 8002068:	4807      	ldr	r0, [pc, #28]	@ (8002088 <LoRa_WriteReg+0x54>)
 800206a:	f007 fc70 	bl	800994e <HAL_SPI_Transmit>
    NSS_HIGH();
 800206e:	2201      	movs	r2, #1
 8002070:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002074:	4803      	ldr	r0, [pc, #12]	@ (8002084 <LoRa_WriteReg+0x50>)
 8002076:	f005 fb0a 	bl	800768e <HAL_GPIO_WritePin>
}
 800207a:	bf00      	nop
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40010800 	.word	0x40010800
 8002088:	200003c0 	.word	0x200003c0

0800208c <LoRa_ReadReg>:

uint8_t LoRa_ReadReg(uint8_t addr)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b084      	sub	sp, #16
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	71fb      	strb	r3, [r7, #7]
    uint8_t tx = addr & 0x7F;
 8002096:	79fb      	ldrb	r3, [r7, #7]
 8002098:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800209c:	b2db      	uxtb	r3, r3
 800209e:	73fb      	strb	r3, [r7, #15]
    uint8_t rx = 0;
 80020a0:	2300      	movs	r3, #0
 80020a2:	73bb      	strb	r3, [r7, #14]
    NSS_LOW();
 80020a4:	2200      	movs	r2, #0
 80020a6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80020aa:	480f      	ldr	r0, [pc, #60]	@ (80020e8 <LoRa_ReadReg+0x5c>)
 80020ac:	f005 faef 	bl	800768e <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &tx, 1, HAL_MAX_DELAY);
 80020b0:	f107 010f 	add.w	r1, r7, #15
 80020b4:	f04f 33ff 	mov.w	r3, #4294967295
 80020b8:	2201      	movs	r2, #1
 80020ba:	480c      	ldr	r0, [pc, #48]	@ (80020ec <LoRa_ReadReg+0x60>)
 80020bc:	f007 fc47 	bl	800994e <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, &rx, 1, HAL_MAX_DELAY);
 80020c0:	f107 010e 	add.w	r1, r7, #14
 80020c4:	f04f 33ff 	mov.w	r3, #4294967295
 80020c8:	2201      	movs	r2, #1
 80020ca:	4808      	ldr	r0, [pc, #32]	@ (80020ec <LoRa_ReadReg+0x60>)
 80020cc:	f007 fd83 	bl	8009bd6 <HAL_SPI_Receive>
    NSS_HIGH();
 80020d0:	2201      	movs	r2, #1
 80020d2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80020d6:	4804      	ldr	r0, [pc, #16]	@ (80020e8 <LoRa_ReadReg+0x5c>)
 80020d8:	f005 fad9 	bl	800768e <HAL_GPIO_WritePin>
    return rx;
 80020dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3710      	adds	r7, #16
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40010800 	.word	0x40010800
 80020ec:	200003c0 	.word	0x200003c0

080020f0 <LoRa_WriteBuffer>:

void LoRa_WriteBuffer(uint8_t addr, const uint8_t *buffer, uint8_t size)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	4603      	mov	r3, r0
 80020f8:	6039      	str	r1, [r7, #0]
 80020fa:	71fb      	strb	r3, [r7, #7]
 80020fc:	4613      	mov	r3, r2
 80020fe:	71bb      	strb	r3, [r7, #6]
    uint8_t a = addr | 0x80;
 8002100:	79fb      	ldrb	r3, [r7, #7]
 8002102:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002106:	b2db      	uxtb	r3, r3
 8002108:	73fb      	strb	r3, [r7, #15]
    NSS_LOW();
 800210a:	2200      	movs	r2, #0
 800210c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002110:	480e      	ldr	r0, [pc, #56]	@ (800214c <LoRa_WriteBuffer+0x5c>)
 8002112:	f005 fabc 	bl	800768e <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &a, 1, HAL_MAX_DELAY);
 8002116:	f107 010f 	add.w	r1, r7, #15
 800211a:	f04f 33ff 	mov.w	r3, #4294967295
 800211e:	2201      	movs	r2, #1
 8002120:	480b      	ldr	r0, [pc, #44]	@ (8002150 <LoRa_WriteBuffer+0x60>)
 8002122:	f007 fc14 	bl	800994e <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)buffer, size, HAL_MAX_DELAY);
 8002126:	79bb      	ldrb	r3, [r7, #6]
 8002128:	b29a      	uxth	r2, r3
 800212a:	f04f 33ff 	mov.w	r3, #4294967295
 800212e:	6839      	ldr	r1, [r7, #0]
 8002130:	4807      	ldr	r0, [pc, #28]	@ (8002150 <LoRa_WriteBuffer+0x60>)
 8002132:	f007 fc0c 	bl	800994e <HAL_SPI_Transmit>
    NSS_HIGH();
 8002136:	2201      	movs	r2, #1
 8002138:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800213c:	4803      	ldr	r0, [pc, #12]	@ (800214c <LoRa_WriteBuffer+0x5c>)
 800213e:	f005 faa6 	bl	800768e <HAL_GPIO_WritePin>
}
 8002142:	bf00      	nop
 8002144:	3710      	adds	r7, #16
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	40010800 	.word	0x40010800
 8002150:	200003c0 	.word	0x200003c0

08002154 <LoRa_ReadBuffer>:

void LoRa_ReadBuffer(uint8_t addr, uint8_t *buffer, uint8_t size)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
 800215a:	4603      	mov	r3, r0
 800215c:	6039      	str	r1, [r7, #0]
 800215e:	71fb      	strb	r3, [r7, #7]
 8002160:	4613      	mov	r3, r2
 8002162:	71bb      	strb	r3, [r7, #6]
    uint8_t a = addr & 0x7F;
 8002164:	79fb      	ldrb	r3, [r7, #7]
 8002166:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800216a:	b2db      	uxtb	r3, r3
 800216c:	73fb      	strb	r3, [r7, #15]
    NSS_LOW();
 800216e:	2200      	movs	r2, #0
 8002170:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002174:	480e      	ldr	r0, [pc, #56]	@ (80021b0 <LoRa_ReadBuffer+0x5c>)
 8002176:	f005 fa8a 	bl	800768e <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &a, 1, HAL_MAX_DELAY);
 800217a:	f107 010f 	add.w	r1, r7, #15
 800217e:	f04f 33ff 	mov.w	r3, #4294967295
 8002182:	2201      	movs	r2, #1
 8002184:	480b      	ldr	r0, [pc, #44]	@ (80021b4 <LoRa_ReadBuffer+0x60>)
 8002186:	f007 fbe2 	bl	800994e <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, buffer, size, HAL_MAX_DELAY);
 800218a:	79bb      	ldrb	r3, [r7, #6]
 800218c:	b29a      	uxth	r2, r3
 800218e:	f04f 33ff 	mov.w	r3, #4294967295
 8002192:	6839      	ldr	r1, [r7, #0]
 8002194:	4807      	ldr	r0, [pc, #28]	@ (80021b4 <LoRa_ReadBuffer+0x60>)
 8002196:	f007 fd1e 	bl	8009bd6 <HAL_SPI_Receive>
    NSS_HIGH();
 800219a:	2201      	movs	r2, #1
 800219c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80021a0:	4803      	ldr	r0, [pc, #12]	@ (80021b0 <LoRa_ReadBuffer+0x5c>)
 80021a2:	f005 fa74 	bl	800768e <HAL_GPIO_WritePin>
}
 80021a6:	bf00      	nop
 80021a8:	3710      	adds	r7, #16
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	40010800 	.word	0x40010800
 80021b4:	200003c0 	.word	0x200003c0

080021b8 <LoRa_Reset>:

/* ----------------------------------------------------------
   RESET + INIT
---------------------------------------------------------- */
void LoRa_Reset(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LORA_RESET_PORT, LORA_RESET_PIN, GPIO_PIN_RESET);
 80021bc:	2200      	movs	r2, #0
 80021be:	2140      	movs	r1, #64	@ 0x40
 80021c0:	4807      	ldr	r0, [pc, #28]	@ (80021e0 <LoRa_Reset+0x28>)
 80021c2:	f005 fa64 	bl	800768e <HAL_GPIO_WritePin>
    HAL_Delay(5);
 80021c6:	2005      	movs	r0, #5
 80021c8:	f004 f900 	bl	80063cc <HAL_Delay>
    HAL_GPIO_WritePin(LORA_RESET_PORT, LORA_RESET_PIN, GPIO_PIN_SET);
 80021cc:	2201      	movs	r2, #1
 80021ce:	2140      	movs	r1, #64	@ 0x40
 80021d0:	4803      	ldr	r0, [pc, #12]	@ (80021e0 <LoRa_Reset+0x28>)
 80021d2:	f005 fa5c 	bl	800768e <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80021d6:	200a      	movs	r0, #10
 80021d8:	f004 f8f8 	bl	80063cc <HAL_Delay>
}
 80021dc:	bf00      	nop
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	40010c00 	.word	0x40010c00

080021e4 <LoRa_SetFrequency>:

void LoRa_SetFrequency(uint32_t freqHz)
{
 80021e4:	b5b0      	push	{r4, r5, r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
    uint64_t frf = ((uint64_t)freqHz << 19) / 32000000ULL;
 80021ec:	6879      	ldr	r1, [r7, #4]
 80021ee:	2000      	movs	r0, #0
 80021f0:	460a      	mov	r2, r1
 80021f2:	4603      	mov	r3, r0
 80021f4:	0b55      	lsrs	r5, r2, #13
 80021f6:	04d4      	lsls	r4, r2, #19
 80021f8:	4a18      	ldr	r2, [pc, #96]	@ (800225c <LoRa_SetFrequency+0x78>)
 80021fa:	f04f 0300 	mov.w	r3, #0
 80021fe:	4620      	mov	r0, r4
 8002200:	4629      	mov	r1, r5
 8002202:	f7fe ff55 	bl	80010b0 <__aeabi_uldivmod>
 8002206:	4602      	mov	r2, r0
 8002208:	460b      	mov	r3, r1
 800220a:	e9c7 2302 	strd	r2, r3, [r7, #8]

    LoRa_WriteReg(0x06, (uint8_t)(frf >> 16));
 800220e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002212:	f04f 0200 	mov.w	r2, #0
 8002216:	f04f 0300 	mov.w	r3, #0
 800221a:	0c02      	lsrs	r2, r0, #16
 800221c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002220:	0c0b      	lsrs	r3, r1, #16
 8002222:	b2d3      	uxtb	r3, r2
 8002224:	4619      	mov	r1, r3
 8002226:	2006      	movs	r0, #6
 8002228:	f7ff ff04 	bl	8002034 <LoRa_WriteReg>
    LoRa_WriteReg(0x07, (uint8_t)(frf >> 8));
 800222c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002230:	f04f 0200 	mov.w	r2, #0
 8002234:	f04f 0300 	mov.w	r3, #0
 8002238:	0a02      	lsrs	r2, r0, #8
 800223a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800223e:	0a0b      	lsrs	r3, r1, #8
 8002240:	b2d3      	uxtb	r3, r2
 8002242:	4619      	mov	r1, r3
 8002244:	2007      	movs	r0, #7
 8002246:	f7ff fef5 	bl	8002034 <LoRa_WriteReg>
    LoRa_WriteReg(0x08, (uint8_t)(frf));
 800224a:	7a3b      	ldrb	r3, [r7, #8]
 800224c:	4619      	mov	r1, r3
 800224e:	2008      	movs	r0, #8
 8002250:	f7ff fef0 	bl	8002034 <LoRa_WriteReg>
}
 8002254:	bf00      	nop
 8002256:	3710      	adds	r7, #16
 8002258:	46bd      	mov	sp, r7
 800225a:	bdb0      	pop	{r4, r5, r7, pc}
 800225c:	01e84800 	.word	0x01e84800

08002260 <LoRa_Init>:

void LoRa_Init(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
    LoRa_Reset();
 8002264:	f7ff ffa8 	bl	80021b8 <LoRa_Reset>

    LoRa_WriteReg(0x01, 0x80);
 8002268:	2180      	movs	r1, #128	@ 0x80
 800226a:	2001      	movs	r0, #1
 800226c:	f7ff fee2 	bl	8002034 <LoRa_WriteReg>
    HAL_Delay(5);
 8002270:	2005      	movs	r0, #5
 8002272:	f004 f8ab 	bl	80063cc <HAL_Delay>

    LoRa_SetFrequency(LORA_FREQUENCY);
 8002276:	481b      	ldr	r0, [pc, #108]	@ (80022e4 <LoRa_Init+0x84>)
 8002278:	f7ff ffb4 	bl	80021e4 <LoRa_SetFrequency>

    LoRa_WriteReg(0x09, 0x8F);
 800227c:	218f      	movs	r1, #143	@ 0x8f
 800227e:	2009      	movs	r0, #9
 8002280:	f7ff fed8 	bl	8002034 <LoRa_WriteReg>
    LoRa_WriteReg(0x4D, 0x87);
 8002284:	2187      	movs	r1, #135	@ 0x87
 8002286:	204d      	movs	r0, #77	@ 0x4d
 8002288:	f7ff fed4 	bl	8002034 <LoRa_WriteReg>
    LoRa_WriteReg(0x0C, 0x23);
 800228c:	2123      	movs	r1, #35	@ 0x23
 800228e:	200c      	movs	r0, #12
 8002290:	f7ff fed0 	bl	8002034 <LoRa_WriteReg>

    LoRa_WriteReg(0x1D, 0x72);
 8002294:	2172      	movs	r1, #114	@ 0x72
 8002296:	201d      	movs	r0, #29
 8002298:	f7ff fecc 	bl	8002034 <LoRa_WriteReg>
    LoRa_WriteReg(0x1E, 0x74);
 800229c:	2174      	movs	r1, #116	@ 0x74
 800229e:	201e      	movs	r0, #30
 80022a0:	f7ff fec8 	bl	8002034 <LoRa_WriteReg>
    LoRa_WriteReg(0x26, 0x04);
 80022a4:	2104      	movs	r1, #4
 80022a6:	2026      	movs	r0, #38	@ 0x26
 80022a8:	f7ff fec4 	bl	8002034 <LoRa_WriteReg>

    LoRa_WriteReg(0x20, 0x00);
 80022ac:	2100      	movs	r1, #0
 80022ae:	2020      	movs	r0, #32
 80022b0:	f7ff fec0 	bl	8002034 <LoRa_WriteReg>
    LoRa_WriteReg(0x21, 0x08);
 80022b4:	2108      	movs	r1, #8
 80022b6:	2021      	movs	r0, #33	@ 0x21
 80022b8:	f7ff febc 	bl	8002034 <LoRa_WriteReg>

    LoRa_WriteReg(0x39, 0x22);
 80022bc:	2122      	movs	r1, #34	@ 0x22
 80022be:	2039      	movs	r0, #57	@ 0x39
 80022c0:	f7ff feb8 	bl	8002034 <LoRa_WriteReg>
    LoRa_WriteReg(0x40, 0x00);
 80022c4:	2100      	movs	r1, #0
 80022c6:	2040      	movs	r0, #64	@ 0x40
 80022c8:	f7ff feb4 	bl	8002034 <LoRa_WriteReg>
    LoRa_WriteReg(0x12, 0xFF);
 80022cc:	21ff      	movs	r1, #255	@ 0xff
 80022ce:	2012      	movs	r0, #18
 80022d0:	f7ff feb0 	bl	8002034 <LoRa_WriteReg>

    // LED initially ON
    LED_SetIntent(LED_COLOR_PURPLE, LED_MODE_STEADY, 1);
 80022d4:	2201      	movs	r2, #1
 80022d6:	2101      	movs	r1, #1
 80022d8:	2003      	movs	r0, #3
 80022da:	f7ff fe85 	bl	8001fe8 <LED_SetIntent>
}
 80022de:	bf00      	nop
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	19cf0e40 	.word	0x19cf0e40

080022e8 <LoRa_SetStandby>:

/* ----------------------------------------------------------
   SET MODES
---------------------------------------------------------- */
void LoRa_SetStandby(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
    LoRa_WriteReg(0x01, 0x81);
 80022ec:	2181      	movs	r1, #129	@ 0x81
 80022ee:	2001      	movs	r0, #1
 80022f0:	f7ff fea0 	bl	8002034 <LoRa_WriteReg>
    HAL_Delay(2);
 80022f4:	2002      	movs	r0, #2
 80022f6:	f004 f869 	bl	80063cc <HAL_Delay>
}
 80022fa:	bf00      	nop
 80022fc:	bd80      	pop	{r7, pc}

080022fe <LoRa_SetRxContinuous>:

void LoRa_SetRxContinuous(void)
{
 80022fe:	b580      	push	{r7, lr}
 8002300:	af00      	add	r7, sp, #0
    LoRa_WriteReg(0x01, 0x85);
 8002302:	2185      	movs	r1, #133	@ 0x85
 8002304:	2001      	movs	r0, #1
 8002306:	f7ff fe95 	bl	8002034 <LoRa_WriteReg>
    HAL_Delay(2);
 800230a:	2002      	movs	r0, #2
 800230c:	f004 f85e 	bl	80063cc <HAL_Delay>
}
 8002310:	bf00      	nop
 8002312:	bd80      	pop	{r7, pc}

08002314 <LoRa_SetTx>:

void LoRa_SetTx(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
    LoRa_WriteReg(0x01, 0x83);
 8002318:	2183      	movs	r1, #131	@ 0x83
 800231a:	2001      	movs	r0, #1
 800231c:	f7ff fe8a 	bl	8002034 <LoRa_WriteReg>
    HAL_Delay(2);
 8002320:	2002      	movs	r0, #2
 8002322:	f004 f853 	bl	80063cc <HAL_Delay>
}
 8002326:	bf00      	nop
 8002328:	bd80      	pop	{r7, pc}

0800232a <LoRa_SendPacket>:

/* ----------------------------------------------------------
   SEND PACKET
---------------------------------------------------------- */
void LoRa_SendPacket(const uint8_t *buffer, uint8_t size)
{
 800232a:	b580      	push	{r7, lr}
 800232c:	b084      	sub	sp, #16
 800232e:	af00      	add	r7, sp, #0
 8002330:	6078      	str	r0, [r7, #4]
 8002332:	460b      	mov	r3, r1
 8002334:	70fb      	strb	r3, [r7, #3]
    LoRa_SetStandby();
 8002336:	f7ff ffd7 	bl	80022e8 <LoRa_SetStandby>

    LoRa_WriteReg(0x0E, 0x00);
 800233a:	2100      	movs	r1, #0
 800233c:	200e      	movs	r0, #14
 800233e:	f7ff fe79 	bl	8002034 <LoRa_WriteReg>
    LoRa_WriteReg(0x0D, 0x00);
 8002342:	2100      	movs	r1, #0
 8002344:	200d      	movs	r0, #13
 8002346:	f7ff fe75 	bl	8002034 <LoRa_WriteReg>

    LoRa_WriteBuffer(0x00, buffer, size);
 800234a:	78fb      	ldrb	r3, [r7, #3]
 800234c:	461a      	mov	r2, r3
 800234e:	6879      	ldr	r1, [r7, #4]
 8002350:	2000      	movs	r0, #0
 8002352:	f7ff fecd 	bl	80020f0 <LoRa_WriteBuffer>
    LoRa_WriteReg(0x22, size);
 8002356:	78fb      	ldrb	r3, [r7, #3]
 8002358:	4619      	mov	r1, r3
 800235a:	2022      	movs	r0, #34	@ 0x22
 800235c:	f7ff fe6a 	bl	8002034 <LoRa_WriteReg>

    LoRa_WriteReg(0x12, 0xFF);
 8002360:	21ff      	movs	r1, #255	@ 0xff
 8002362:	2012      	movs	r0, #18
 8002364:	f7ff fe66 	bl	8002034 <LoRa_WriteReg>

    LoRa_SetTx();
 8002368:	f7ff ffd4 	bl	8002314 <LoRa_SetTx>

    uint32_t t0 = HAL_GetTick();
 800236c:	f004 f824 	bl	80063b8 <HAL_GetTick>
 8002370:	60f8      	str	r0, [r7, #12]
    while (!(LoRa_ReadReg(0x12) & 0x08))
 8002372:	e007      	b.n	8002384 <LoRa_SendPacket+0x5a>
    {
        if (HAL_GetTick() - t0 > LORA_TIMEOUT) break;
 8002374:	f004 f820 	bl	80063b8 <HAL_GetTick>
 8002378:	4602      	mov	r2, r0
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	1ad3      	subs	r3, r2, r3
 800237e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002382:	d808      	bhi.n	8002396 <LoRa_SendPacket+0x6c>
    while (!(LoRa_ReadReg(0x12) & 0x08))
 8002384:	2012      	movs	r0, #18
 8002386:	f7ff fe81 	bl	800208c <LoRa_ReadReg>
 800238a:	4603      	mov	r3, r0
 800238c:	f003 0308 	and.w	r3, r3, #8
 8002390:	2b00      	cmp	r3, #0
 8002392:	d0ef      	beq.n	8002374 <LoRa_SendPacket+0x4a>
 8002394:	e000      	b.n	8002398 <LoRa_SendPacket+0x6e>
        if (HAL_GetTick() - t0 > LORA_TIMEOUT) break;
 8002396:	bf00      	nop
    }

    LoRa_WriteReg(0x12, 0x08);
 8002398:	2108      	movs	r1, #8
 800239a:	2012      	movs	r0, #18
 800239c:	f7ff fe4a 	bl	8002034 <LoRa_WriteReg>
    LoRa_SetRxContinuous();
 80023a0:	f7ff ffad 	bl	80022fe <LoRa_SetRxContinuous>
}
 80023a4:	bf00      	nop
 80023a6:	3710      	adds	r7, #16
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}

080023ac <LoRa_ReceivePacket>:

/* ----------------------------------------------------------
   RECEIVE PACKET WITH RSSI
---------------------------------------------------------- */
uint8_t LoRa_ReceivePacket(uint8_t *buffer, int16_t *rssi)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
    uint8_t irq = LoRa_ReadReg(0x12);
 80023b6:	2012      	movs	r0, #18
 80023b8:	f7ff fe68 	bl	800208c <LoRa_ReadReg>
 80023bc:	4603      	mov	r3, r0
 80023be:	73fb      	strb	r3, [r7, #15]

    if (irq & 0x40)  // RxDone
 80023c0:	7bfb      	ldrb	r3, [r7, #15]
 80023c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d030      	beq.n	800242c <LoRa_ReceivePacket+0x80>
    {
        if (irq & 0x20)
 80023ca:	7bfb      	ldrb	r3, [r7, #15]
 80023cc:	f003 0320 	and.w	r3, r3, #32
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d005      	beq.n	80023e0 <LoRa_ReceivePacket+0x34>
        {
            LoRa_WriteReg(0x12, 0xFF);
 80023d4:	21ff      	movs	r1, #255	@ 0xff
 80023d6:	2012      	movs	r0, #18
 80023d8:	f7ff fe2c 	bl	8002034 <LoRa_WriteReg>
            return 0;
 80023dc:	2300      	movs	r3, #0
 80023de:	e026      	b.n	800242e <LoRa_ReceivePacket+0x82>
        }

        uint8_t len = LoRa_ReadReg(0x13);
 80023e0:	2013      	movs	r0, #19
 80023e2:	f7ff fe53 	bl	800208c <LoRa_ReadReg>
 80023e6:	4603      	mov	r3, r0
 80023e8:	73bb      	strb	r3, [r7, #14]
        uint8_t addr = LoRa_ReadReg(0x10);
 80023ea:	2010      	movs	r0, #16
 80023ec:	f7ff fe4e 	bl	800208c <LoRa_ReadReg>
 80023f0:	4603      	mov	r3, r0
 80023f2:	737b      	strb	r3, [r7, #13]

        LoRa_WriteReg(0x0D, addr);
 80023f4:	7b7b      	ldrb	r3, [r7, #13]
 80023f6:	4619      	mov	r1, r3
 80023f8:	200d      	movs	r0, #13
 80023fa:	f7ff fe1b 	bl	8002034 <LoRa_WriteReg>
        LoRa_ReadBuffer(0x00, buffer, len);
 80023fe:	7bbb      	ldrb	r3, [r7, #14]
 8002400:	461a      	mov	r2, r3
 8002402:	6879      	ldr	r1, [r7, #4]
 8002404:	2000      	movs	r0, #0
 8002406:	f7ff fea5 	bl	8002154 <LoRa_ReadBuffer>

        int16_t raw_rssi = LoRa_ReadReg(0x1A);
 800240a:	201a      	movs	r0, #26
 800240c:	f7ff fe3e 	bl	800208c <LoRa_ReadReg>
 8002410:	4603      	mov	r3, r0
 8002412:	817b      	strh	r3, [r7, #10]
        *rssi = -157 + raw_rssi;
 8002414:	897b      	ldrh	r3, [r7, #10]
 8002416:	3b9d      	subs	r3, #157	@ 0x9d
 8002418:	b29b      	uxth	r3, r3
 800241a:	b21a      	sxth	r2, r3
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	801a      	strh	r2, [r3, #0]

        LoRa_WriteReg(0x12, 0xFF);
 8002420:	21ff      	movs	r1, #255	@ 0xff
 8002422:	2012      	movs	r0, #18
 8002424:	f7ff fe06 	bl	8002034 <LoRa_WriteReg>
        return len;
 8002428:	7bbb      	ldrb	r3, [r7, #14]
 800242a:	e000      	b.n	800242e <LoRa_ReceivePacket+0x82>
    }

    return 0;
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	3710      	adds	r7, #16
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
	...

08002438 <LoRa_Task>:

/* ----------------------------------------------------------
   MAIN LORA TASK
---------------------------------------------------------- */
void LoRa_Task(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b0a6      	sub	sp, #152	@ 0x98
 800243c:	af02      	add	r7, sp, #8
    static uint32_t lastTx = 0;

    LoRa_SetRxContinuous();
 800243e:	f7ff ff5e 	bl	80022fe <LoRa_SetRxContinuous>

    uint8_t version = LoRa_ReadReg(0x42);
 8002442:	2042      	movs	r0, #66	@ 0x42
 8002444:	f7ff fe22 	bl	800208c <LoRa_ReadReg>
 8002448:	4603      	mov	r3, r0
 800244a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    if (version != 0x12)
 800244e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8002452:	2b12      	cmp	r3, #18
 8002454:	d008      	beq.n	8002468 <LoRa_Task+0x30>
    {
        Debug_Print("LoRa NOT detected!\r\n");
 8002456:	483e      	ldr	r0, [pc, #248]	@ (8002550 <LoRa_Task+0x118>)
 8002458:	f000 f88e 	bl	8002578 <Debug_Print>
        LED_SetIntent(LED_COLOR_PURPLE, LED_MODE_OFF, 0);
 800245c:	2200      	movs	r2, #0
 800245e:	2100      	movs	r1, #0
 8002460:	2003      	movs	r0, #3
 8002462:	f7ff fdc1 	bl	8001fe8 <LED_SetIntent>
        return;
 8002466:	e070      	b.n	800254a <LoRa_Task+0x112>
    }

    /* ---------------------- RECEIVER MODE ---------------------- */
    if (loraMode == LORA_MODE_RECEIVER)
 8002468:	4b3a      	ldr	r3, [pc, #232]	@ (8002554 <LoRa_Task+0x11c>)
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	2b02      	cmp	r3, #2
 800246e:	d132      	bne.n	80024d6 <LoRa_Task+0x9e>
    {
        int16_t rssi;
        uint8_t len = LoRa_ReceivePacket(rxBuffer, &rssi);
 8002470:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8002474:	4619      	mov	r1, r3
 8002476:	4838      	ldr	r0, [pc, #224]	@ (8002558 <LoRa_Task+0x120>)
 8002478:	f7ff ff98 	bl	80023ac <LoRa_ReceivePacket>
 800247c:	4603      	mov	r3, r0
 800247e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

        if (len > 0)
 8002482:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002486:	2b00      	cmp	r3, #0
 8002488:	d01f      	beq.n	80024ca <LoRa_Task+0x92>
        {
            rxBuffer[len] = '\0';
 800248a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800248e:	4a32      	ldr	r2, [pc, #200]	@ (8002558 <LoRa_Task+0x120>)
 8002490:	2100      	movs	r1, #0
 8002492:	54d1      	strb	r1, [r2, r3]
            rxPacketCount++;
 8002494:	4b31      	ldr	r3, [pc, #196]	@ (800255c <LoRa_Task+0x124>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	3301      	adds	r3, #1
 800249a:	4a30      	ldr	r2, [pc, #192]	@ (800255c <LoRa_Task+0x124>)
 800249c:	6013      	str	r3, [r2, #0]

            char msg[128];
            snprintf(msg, sizeof(msg),
 800249e:	4b2f      	ldr	r3, [pc, #188]	@ (800255c <LoRa_Task+0x124>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f9b7 2084 	ldrsh.w	r2, [r7, #132]	@ 0x84
 80024a6:	1d38      	adds	r0, r7, #4
 80024a8:	9201      	str	r2, [sp, #4]
 80024aa:	4a2b      	ldr	r2, [pc, #172]	@ (8002558 <LoRa_Task+0x120>)
 80024ac:	9200      	str	r2, [sp, #0]
 80024ae:	4a2c      	ldr	r2, [pc, #176]	@ (8002560 <LoRa_Task+0x128>)
 80024b0:	2180      	movs	r1, #128	@ 0x80
 80024b2:	f009 fe43 	bl	800c13c <sniprintf>
                    "RX #%lu  %s | RSSI: %d dBm\r\n",
                    rxPacketCount, rxBuffer, rssi);

            Debug_Print(msg);
 80024b6:	1d3b      	adds	r3, r7, #4
 80024b8:	4618      	mov	r0, r3
 80024ba:	f000 f85d 	bl	8002578 <Debug_Print>

            /* ==== BLUE BLINK ON RECEIVED PACKET ==== */
            LED_SetIntent(LED_COLOR_BLUE, LED_MODE_BLINK, 120);
 80024be:	2278      	movs	r2, #120	@ 0x78
 80024c0:	2102      	movs	r1, #2
 80024c2:	2002      	movs	r0, #2
 80024c4:	f7ff fd90 	bl	8001fe8 <LED_SetIntent>
 80024c8:	e03f      	b.n	800254a <LoRa_Task+0x112>
        }
        else
        {
            /* No packet  LED OFF */
            LED_SetIntent(LED_COLOR_BLUE, LED_MODE_OFF, 0);
 80024ca:	2200      	movs	r2, #0
 80024cc:	2100      	movs	r1, #0
 80024ce:	2002      	movs	r0, #2
 80024d0:	f7ff fd8a 	bl	8001fe8 <LED_SetIntent>
 80024d4:	e039      	b.n	800254a <LoRa_Task+0x112>
        return;
    }


    /* ---------------------- TRANSMITTER MODE ---------------------- */
    if (loraMode == LORA_MODE_TRANSMITTER)
 80024d6:	4b1f      	ldr	r3, [pc, #124]	@ (8002554 <LoRa_Task+0x11c>)
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d135      	bne.n	800254a <LoRa_Task+0x112>
    {
        uint32_t now = HAL_GetTick();
 80024de:	f003 ff6b 	bl	80063b8 <HAL_GetTick>
 80024e2:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88

        LED_SetIntent(LED_COLOR_PURPLE, LED_MODE_BLINK, 150); // TX blink
 80024e6:	2296      	movs	r2, #150	@ 0x96
 80024e8:	2102      	movs	r1, #2
 80024ea:	2003      	movs	r0, #3
 80024ec:	f7ff fd7c 	bl	8001fe8 <LED_SetIntent>

        if (now - lastTx >= 1000)
 80024f0:	4b1c      	ldr	r3, [pc, #112]	@ (8002564 <LoRa_Task+0x12c>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80024fe:	d324      	bcc.n	800254a <LoRa_Task+0x112>
        {
            txPacketCount++;
 8002500:	4b19      	ldr	r3, [pc, #100]	@ (8002568 <LoRa_Task+0x130>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	3301      	adds	r3, #1
 8002506:	4a18      	ldr	r2, [pc, #96]	@ (8002568 <LoRa_Task+0x130>)
 8002508:	6013      	str	r3, [r2, #0]

            char msg[32];
            snprintf(msg, sizeof(msg),
 800250a:	4b17      	ldr	r3, [pc, #92]	@ (8002568 <LoRa_Task+0x130>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	1d38      	adds	r0, r7, #4
 8002510:	4a16      	ldr	r2, [pc, #88]	@ (800256c <LoRa_Task+0x134>)
 8002512:	2120      	movs	r1, #32
 8002514:	f009 fe12 	bl	800c13c <sniprintf>
                    "TX#%lu", txPacketCount);

            LoRa_SendPacket((uint8_t*)msg, strlen(msg));
 8002518:	1d3b      	adds	r3, r7, #4
 800251a:	4618      	mov	r0, r3
 800251c:	f7fd fe22 	bl	8000164 <strlen>
 8002520:	4603      	mov	r3, r0
 8002522:	b2da      	uxtb	r2, r3
 8002524:	1d3b      	adds	r3, r7, #4
 8002526:	4611      	mov	r1, r2
 8002528:	4618      	mov	r0, r3
 800252a:	f7ff fefe 	bl	800232a <LoRa_SendPacket>

            Debug_Print("TX  ");
 800252e:	4810      	ldr	r0, [pc, #64]	@ (8002570 <LoRa_Task+0x138>)
 8002530:	f000 f822 	bl	8002578 <Debug_Print>
            Debug_Print(msg);
 8002534:	1d3b      	adds	r3, r7, #4
 8002536:	4618      	mov	r0, r3
 8002538:	f000 f81e 	bl	8002578 <Debug_Print>
            Debug_Print("\r\n");
 800253c:	480d      	ldr	r0, [pc, #52]	@ (8002574 <LoRa_Task+0x13c>)
 800253e:	f000 f81b 	bl	8002578 <Debug_Print>

            lastTx = now;
 8002542:	4a08      	ldr	r2, [pc, #32]	@ (8002564 <LoRa_Task+0x12c>)
 8002544:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002548:	6013      	str	r3, [r2, #0]
        }
    }
}
 800254a:	3790      	adds	r7, #144	@ 0x90
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	0800e59c 	.word	0x0800e59c
 8002554:	20000020 	.word	0x20000020
 8002558:	200002dc 	.word	0x200002dc
 800255c:	20000320 	.word	0x20000320
 8002560:	0800e5b4 	.word	0x0800e5b4
 8002564:	20000324 	.word	0x20000324
 8002568:	2000031c 	.word	0x2000031c
 800256c:	0800e5d4 	.word	0x0800e5d4
 8002570:	0800e5dc 	.word	0x0800e5dc
 8002574:	0800e5e4 	.word	0x0800e5e4

08002578 <Debug_Print>:
static void MX_I2C2_Init(void);
static void MX_TIM3_Init(void);
/* USER CODE BEGIN PFP */

char dbg[64];
void Debug_Print(char *msg) {
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
    UART_TransmitString(&huart1, msg);
 8002580:	6879      	ldr	r1, [r7, #4]
 8002582:	4803      	ldr	r0, [pc, #12]	@ (8002590 <Debug_Print+0x18>)
 8002584:	f003 f9aa 	bl	80058dc <UART_TransmitString>
}
 8002588:	bf00      	nop
 800258a:	3708      	adds	r7, #8
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	20000460 	.word	0x20000460

08002594 <main>:
/**
  * @brief  The application entry point.
  */

int main(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 1 */
    /* USER CODE END 1 */
      HAL_Init();
 8002598:	f003 feb6 	bl	8006308 <HAL_Init>
    SystemClock_Config();
 800259c:	f000 f858 	bl	8002650 <SystemClock_Config>
    /* Initialize HAL peripherals */
    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 80025a0:	f000 fa2e 	bl	8002a00 <MX_GPIO_Init>
    MX_ADC1_Init();
 80025a4:	f000 f8b0 	bl	8002708 <MX_ADC1_Init>
    MX_SPI1_Init();
 80025a8:	f000 f97c 	bl	80028a4 <MX_SPI1_Init>
    MX_USART1_UART_Init();
 80025ac:	f000 f9fe 	bl	80029ac <MX_USART1_UART_Init>
    MX_I2C2_Init();            // MUST COME BEFORE ANY I2C DEVICE
 80025b0:	f000 f94a 	bl	8002848 <MX_I2C2_Init>
    MX_TIM3_Init();
 80025b4:	f000 f9ac 	bl	8002910 <MX_TIM3_Init>

    /* ========== FIRST: INIT RTC BEFORE LCD ========== */
    RTC_Init();
 80025b8:	f001 f99a 	bl	80038f0 <RTC_Init>
    /* Set time ONLY ONCE  comment this line after first flash */
//    RTC_SetTimeDate(0, 34, 15, 4, 28, 11, 2025);

    RTC_GetTimeDate();
 80025bc:	f001 f9e4 	bl	8003988 <RTC_GetTimeDate>

    /* Debug confirmation */

    /* ========== SECOND: INIT LCD AFTER RTC ========== */
    lcd_init();
 80025c0:	f7ff fbcd 	bl	8001d5e <lcd_init>

    /* ========== Then all other modules ========== */
//    RF_Init();
    ADC_Init(&hadc1);
 80025c4:	481d      	ldr	r0, [pc, #116]	@ (800263c <main+0xa8>)
 80025c6:	f7ff f8eb 	bl	80017a0 <ADC_Init>
    LoRa_Init();
 80025ca:	f7ff fe49 	bl	8002260 <LoRa_Init>
    Screen_Init();
 80025ce:	f001 fa95 	bl	8003afc <Screen_Init>
    UART_Init();
 80025d2:	f003 f959 	bl	8005888 <UART_Init>
    Switches_Init();
 80025d6:	f003 f809 	bl	80055ec <Switches_Init>
    Relay_Init();
 80025da:	f001 f903 	bl	80037e4 <Relay_Init>
    LED_Init();
 80025de:	f7ff fc31 	bl	8001e44 <LED_Init>
    ACS712_Init(&hadc1);
 80025e2:	4816      	ldr	r0, [pc, #88]	@ (800263c <main+0xa8>)
 80025e4:	f7fe ff9c 	bl	8001520 <ACS712_Init>
    loraMode = LORA_MODE_RECEIVER; // <<< change per device
 80025e8:	4b15      	ldr	r3, [pc, #84]	@ (8002640 <main+0xac>)
 80025ea:	2202      	movs	r2, #2
 80025ec:	701a      	strb	r2, [r3, #0]

    /* Infinite loop */
    while (1)
    {
        /* == Sensor Updates == */
        ACS712_Update();
 80025ee:	f7ff f87f 	bl	80016f0 <ACS712_Update>
        ADC_ReadAllChannels(&hadc1, &adcData);
 80025f2:	4914      	ldr	r1, [pc, #80]	@ (8002644 <main+0xb0>)
 80025f4:	4811      	ldr	r0, [pc, #68]	@ (800263c <main+0xa8>)
 80025f6:	f7ff f8e3 	bl	80017c0 <ADC_ReadAllChannels>
        /* == UI Buttons + Screen == */
        Screen_HandleSwitches();
 80025fa:	f002 fab1 	bl	8004b60 <Screen_HandleSwitches>
        Screen_Update();
 80025fe:	f002 fc89 	bl	8004f14 <Screen_Update>
        /* == Update RTC time == */
        RTC_GetTimeDate();
 8002602:	f001 f9c1 	bl	8003988 <RTC_GetTimeDate>
        /* == Recalculate timer engine == */
        ModelHandle_TimerRecalculateNow();
 8002606:	f000 fe8f 	bl	8003328 <ModelHandle_TimerRecalculateNow>
        /* == UART Commands == */
        if (UART_GetReceivedPacket(receivedUartPacket, sizeof(receivedUartPacket)))
 800260a:	2140      	movs	r1, #64	@ 0x40
 800260c:	480e      	ldr	r0, [pc, #56]	@ (8002648 <main+0xb4>)
 800260e:	f003 fa19 	bl	8005a44 <UART_GetReceivedPacket>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d005      	beq.n	8002624 <main+0x90>
        {
            UART_HandleCommand(receivedUartPacket);
 8002618:	480b      	ldr	r0, [pc, #44]	@ (8002648 <main+0xb4>)
 800261a:	f003 fb35 	bl	8005c88 <UART_HandleCommand>
            g_screenUpdatePending = true;
 800261e:	4b0b      	ldr	r3, [pc, #44]	@ (800264c <main+0xb8>)
 8002620:	2201      	movs	r2, #1
 8002622:	701a      	strb	r2, [r3, #0]
        }
        /* == Core Motor Logic == */
        ModelHandle_Process();
 8002624:	f001 f848 	bl	80036b8 <ModelHandle_Process>
        ModelHandle_ProcessDryRun();
 8002628:	f000 fc70 	bl	8002f0c <ModelHandle_ProcessDryRun>
        /* == LoRa Communication == */
        LoRa_Task();
 800262c:	f7ff ff04 	bl	8002438 <LoRa_Task>

        LED_Task();
 8002630:	f7ff fc3e 	bl	8001eb0 <LED_Task>

        HAL_Delay(10);  // ~50Hz loop
 8002634:	200a      	movs	r0, #10
 8002636:	f003 fec9 	bl	80063cc <HAL_Delay>
        ACS712_Update();
 800263a:	e7d8      	b.n	80025ee <main+0x5a>
 800263c:	20000328 	.word	0x20000328
 8002640:	20000020 	.word	0x20000020
 8002644:	200004a8 	.word	0x200004a8
 8002648:	200004d4 	.word	0x200004d4
 800264c:	20000514 	.word	0x20000514

08002650 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b094      	sub	sp, #80	@ 0x50
 8002654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002656:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800265a:	2228      	movs	r2, #40	@ 0x28
 800265c:	2100      	movs	r1, #0
 800265e:	4618      	mov	r0, r3
 8002660:	f009 fe94 	bl	800c38c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002664:	f107 0314 	add.w	r3, r7, #20
 8002668:	2200      	movs	r2, #0
 800266a:	601a      	str	r2, [r3, #0]
 800266c:	605a      	str	r2, [r3, #4]
 800266e:	609a      	str	r2, [r3, #8]
 8002670:	60da      	str	r2, [r3, #12]
 8002672:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002674:	1d3b      	adds	r3, r7, #4
 8002676:	2200      	movs	r2, #0
 8002678:	601a      	str	r2, [r3, #0]
 800267a:	605a      	str	r2, [r3, #4]
 800267c:	609a      	str	r2, [r3, #8]
 800267e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002680:	230a      	movs	r3, #10
 8002682:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002684:	2301      	movs	r3, #1
 8002686:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002688:	2310      	movs	r3, #16
 800268a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800268c:	2301      	movs	r3, #1
 800268e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002690:	2302      	movs	r3, #2
 8002692:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002694:	2300      	movs	r3, #0
 8002696:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8002698:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800269c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800269e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80026a2:	4618      	mov	r0, r3
 80026a4:	f006 fb20 	bl	8008ce8 <HAL_RCC_OscConfig>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80026ae:	f000 fa25 	bl	8002afc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026b2:	230f      	movs	r3, #15
 80026b4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026b6:	2302      	movs	r3, #2
 80026b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026ba:	2300      	movs	r3, #0
 80026bc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80026be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026c2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026c4:	2300      	movs	r3, #0
 80026c6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80026c8:	f107 0314 	add.w	r3, r7, #20
 80026cc:	2102      	movs	r1, #2
 80026ce:	4618      	mov	r0, r3
 80026d0:	f006 fd8c 	bl	80091ec <HAL_RCC_ClockConfig>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d001      	beq.n	80026de <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80026da:	f000 fa0f 	bl	8002afc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 80026de:	2303      	movs	r3, #3
 80026e0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80026e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80026e6:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80026e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80026ec:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026ee:	1d3b      	adds	r3, r7, #4
 80026f0:	4618      	mov	r0, r3
 80026f2:	f006 ff09 	bl	8009508 <HAL_RCCEx_PeriphCLKConfig>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d001      	beq.n	8002700 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80026fc:	f000 f9fe 	bl	8002afc <Error_Handler>
  }
}
 8002700:	bf00      	nop
 8002702:	3750      	adds	r7, #80	@ 0x50
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}

08002708 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800270e:	1d3b      	adds	r3, r7, #4
 8002710:	2200      	movs	r2, #0
 8002712:	601a      	str	r2, [r3, #0]
 8002714:	605a      	str	r2, [r3, #4]
 8002716:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002718:	4b49      	ldr	r3, [pc, #292]	@ (8002840 <MX_ADC1_Init+0x138>)
 800271a:	4a4a      	ldr	r2, [pc, #296]	@ (8002844 <MX_ADC1_Init+0x13c>)
 800271c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800271e:	4b48      	ldr	r3, [pc, #288]	@ (8002840 <MX_ADC1_Init+0x138>)
 8002720:	2200      	movs	r2, #0
 8002722:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002724:	4b46      	ldr	r3, [pc, #280]	@ (8002840 <MX_ADC1_Init+0x138>)
 8002726:	2200      	movs	r2, #0
 8002728:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800272a:	4b45      	ldr	r3, [pc, #276]	@ (8002840 <MX_ADC1_Init+0x138>)
 800272c:	2200      	movs	r2, #0
 800272e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002730:	4b43      	ldr	r3, [pc, #268]	@ (8002840 <MX_ADC1_Init+0x138>)
 8002732:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8002736:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002738:	4b41      	ldr	r3, [pc, #260]	@ (8002840 <MX_ADC1_Init+0x138>)
 800273a:	2200      	movs	r2, #0
 800273c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 8;
 800273e:	4b40      	ldr	r3, [pc, #256]	@ (8002840 <MX_ADC1_Init+0x138>)
 8002740:	2208      	movs	r2, #8
 8002742:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002744:	483e      	ldr	r0, [pc, #248]	@ (8002840 <MX_ADC1_Init+0x138>)
 8002746:	f003 fe65 	bl	8006414 <HAL_ADC_Init>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d001      	beq.n	8002754 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8002750:	f000 f9d4 	bl	8002afc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002754:	2300      	movs	r3, #0
 8002756:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002758:	2301      	movs	r3, #1
 800275a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800275c:	2300      	movs	r3, #0
 800275e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002760:	1d3b      	adds	r3, r7, #4
 8002762:	4619      	mov	r1, r3
 8002764:	4836      	ldr	r0, [pc, #216]	@ (8002840 <MX_ADC1_Init+0x138>)
 8002766:	f004 f9eb 	bl	8006b40 <HAL_ADC_ConfigChannel>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8002770:	f000 f9c4 	bl	8002afc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002774:	2301      	movs	r3, #1
 8002776:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002778:	2302      	movs	r3, #2
 800277a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800277c:	1d3b      	adds	r3, r7, #4
 800277e:	4619      	mov	r1, r3
 8002780:	482f      	ldr	r0, [pc, #188]	@ (8002840 <MX_ADC1_Init+0x138>)
 8002782:	f004 f9dd 	bl	8006b40 <HAL_ADC_ConfigChannel>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 800278c:	f000 f9b6 	bl	8002afc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002790:	2302      	movs	r3, #2
 8002792:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002794:	2303      	movs	r3, #3
 8002796:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002798:	1d3b      	adds	r3, r7, #4
 800279a:	4619      	mov	r1, r3
 800279c:	4828      	ldr	r0, [pc, #160]	@ (8002840 <MX_ADC1_Init+0x138>)
 800279e:	f004 f9cf 	bl	8006b40 <HAL_ADC_ConfigChannel>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 80027a8:	f000 f9a8 	bl	8002afc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80027ac:	2303      	movs	r3, #3
 80027ae:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80027b0:	2304      	movs	r3, #4
 80027b2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027b4:	1d3b      	adds	r3, r7, #4
 80027b6:	4619      	mov	r1, r3
 80027b8:	4821      	ldr	r0, [pc, #132]	@ (8002840 <MX_ADC1_Init+0x138>)
 80027ba:	f004 f9c1 	bl	8006b40 <HAL_ADC_ConfigChannel>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 80027c4:	f000 f99a 	bl	8002afc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80027c8:	2304      	movs	r3, #4
 80027ca:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80027cc:	2305      	movs	r3, #5
 80027ce:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027d0:	1d3b      	adds	r3, r7, #4
 80027d2:	4619      	mov	r1, r3
 80027d4:	481a      	ldr	r0, [pc, #104]	@ (8002840 <MX_ADC1_Init+0x138>)
 80027d6:	f004 f9b3 	bl	8006b40 <HAL_ADC_ConfigChannel>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 80027e0:	f000 f98c 	bl	8002afc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80027e4:	2305      	movs	r3, #5
 80027e6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80027e8:	2306      	movs	r3, #6
 80027ea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027ec:	1d3b      	adds	r3, r7, #4
 80027ee:	4619      	mov	r1, r3
 80027f0:	4813      	ldr	r0, [pc, #76]	@ (8002840 <MX_ADC1_Init+0x138>)
 80027f2:	f004 f9a5 	bl	8006b40 <HAL_ADC_ConfigChannel>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d001      	beq.n	8002800 <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 80027fc:	f000 f97e 	bl	8002afc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002800:	2307      	movs	r3, #7
 8002802:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8002804:	2307      	movs	r3, #7
 8002806:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002808:	1d3b      	adds	r3, r7, #4
 800280a:	4619      	mov	r1, r3
 800280c:	480c      	ldr	r0, [pc, #48]	@ (8002840 <MX_ADC1_Init+0x138>)
 800280e:	f004 f997 	bl	8006b40 <HAL_ADC_ConfigChannel>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d001      	beq.n	800281c <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 8002818:	f000 f970 	bl	8002afc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800281c:	2306      	movs	r3, #6
 800281e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8002820:	2308      	movs	r3, #8
 8002822:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002824:	1d3b      	adds	r3, r7, #4
 8002826:	4619      	mov	r1, r3
 8002828:	4805      	ldr	r0, [pc, #20]	@ (8002840 <MX_ADC1_Init+0x138>)
 800282a:	f004 f989 	bl	8006b40 <HAL_ADC_ConfigChannel>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d001      	beq.n	8002838 <MX_ADC1_Init+0x130>
  {
    Error_Handler();
 8002834:	f000 f962 	bl	8002afc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002838:	bf00      	nop
 800283a:	3710      	adds	r7, #16
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}
 8002840:	20000328 	.word	0x20000328
 8002844:	40012400 	.word	0x40012400

08002848 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800284c:	4b12      	ldr	r3, [pc, #72]	@ (8002898 <MX_I2C2_Init+0x50>)
 800284e:	4a13      	ldr	r2, [pc, #76]	@ (800289c <MX_I2C2_Init+0x54>)
 8002850:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002852:	4b11      	ldr	r3, [pc, #68]	@ (8002898 <MX_I2C2_Init+0x50>)
 8002854:	4a12      	ldr	r2, [pc, #72]	@ (80028a0 <MX_I2C2_Init+0x58>)
 8002856:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002858:	4b0f      	ldr	r3, [pc, #60]	@ (8002898 <MX_I2C2_Init+0x50>)
 800285a:	2200      	movs	r2, #0
 800285c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800285e:	4b0e      	ldr	r3, [pc, #56]	@ (8002898 <MX_I2C2_Init+0x50>)
 8002860:	2200      	movs	r2, #0
 8002862:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002864:	4b0c      	ldr	r3, [pc, #48]	@ (8002898 <MX_I2C2_Init+0x50>)
 8002866:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800286a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800286c:	4b0a      	ldr	r3, [pc, #40]	@ (8002898 <MX_I2C2_Init+0x50>)
 800286e:	2200      	movs	r2, #0
 8002870:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002872:	4b09      	ldr	r3, [pc, #36]	@ (8002898 <MX_I2C2_Init+0x50>)
 8002874:	2200      	movs	r2, #0
 8002876:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002878:	4b07      	ldr	r3, [pc, #28]	@ (8002898 <MX_I2C2_Init+0x50>)
 800287a:	2200      	movs	r2, #0
 800287c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800287e:	4b06      	ldr	r3, [pc, #24]	@ (8002898 <MX_I2C2_Init+0x50>)
 8002880:	2200      	movs	r2, #0
 8002882:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002884:	4804      	ldr	r0, [pc, #16]	@ (8002898 <MX_I2C2_Init+0x50>)
 8002886:	f004 ff1b 	bl	80076c0 <HAL_I2C_Init>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002890:	f000 f934 	bl	8002afc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002894:	bf00      	nop
 8002896:	bd80      	pop	{r7, pc}
 8002898:	20000358 	.word	0x20000358
 800289c:	40005800 	.word	0x40005800
 80028a0:	000186a0 	.word	0x000186a0

080028a4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80028a8:	4b17      	ldr	r3, [pc, #92]	@ (8002908 <MX_SPI1_Init+0x64>)
 80028aa:	4a18      	ldr	r2, [pc, #96]	@ (800290c <MX_SPI1_Init+0x68>)
 80028ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80028ae:	4b16      	ldr	r3, [pc, #88]	@ (8002908 <MX_SPI1_Init+0x64>)
 80028b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80028b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80028b6:	4b14      	ldr	r3, [pc, #80]	@ (8002908 <MX_SPI1_Init+0x64>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80028bc:	4b12      	ldr	r3, [pc, #72]	@ (8002908 <MX_SPI1_Init+0x64>)
 80028be:	2200      	movs	r2, #0
 80028c0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80028c2:	4b11      	ldr	r3, [pc, #68]	@ (8002908 <MX_SPI1_Init+0x64>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80028c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002908 <MX_SPI1_Init+0x64>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80028ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002908 <MX_SPI1_Init+0x64>)
 80028d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028d4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80028d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002908 <MX_SPI1_Init+0x64>)
 80028d8:	2218      	movs	r2, #24
 80028da:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80028dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002908 <MX_SPI1_Init+0x64>)
 80028de:	2200      	movs	r2, #0
 80028e0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80028e2:	4b09      	ldr	r3, [pc, #36]	@ (8002908 <MX_SPI1_Init+0x64>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028e8:	4b07      	ldr	r3, [pc, #28]	@ (8002908 <MX_SPI1_Init+0x64>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80028ee:	4b06      	ldr	r3, [pc, #24]	@ (8002908 <MX_SPI1_Init+0x64>)
 80028f0:	220a      	movs	r2, #10
 80028f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80028f4:	4804      	ldr	r0, [pc, #16]	@ (8002908 <MX_SPI1_Init+0x64>)
 80028f6:	f006 ffa6 	bl	8009846 <HAL_SPI_Init>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002900:	f000 f8fc 	bl	8002afc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002904:	bf00      	nop
 8002906:	bd80      	pop	{r7, pc}
 8002908:	200003c0 	.word	0x200003c0
 800290c:	40013000 	.word	0x40013000

08002910 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b086      	sub	sp, #24
 8002914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002916:	f107 0308 	add.w	r3, r7, #8
 800291a:	2200      	movs	r2, #0
 800291c:	601a      	str	r2, [r3, #0]
 800291e:	605a      	str	r2, [r3, #4]
 8002920:	609a      	str	r2, [r3, #8]
 8002922:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002924:	463b      	mov	r3, r7
 8002926:	2200      	movs	r2, #0
 8002928:	601a      	str	r2, [r3, #0]
 800292a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800292c:	4b1d      	ldr	r3, [pc, #116]	@ (80029a4 <MX_TIM3_Init+0x94>)
 800292e:	4a1e      	ldr	r2, [pc, #120]	@ (80029a8 <MX_TIM3_Init+0x98>)
 8002930:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002932:	4b1c      	ldr	r3, [pc, #112]	@ (80029a4 <MX_TIM3_Init+0x94>)
 8002934:	2200      	movs	r2, #0
 8002936:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002938:	4b1a      	ldr	r3, [pc, #104]	@ (80029a4 <MX_TIM3_Init+0x94>)
 800293a:	2200      	movs	r2, #0
 800293c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xffff;
 800293e:	4b19      	ldr	r3, [pc, #100]	@ (80029a4 <MX_TIM3_Init+0x94>)
 8002940:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002944:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002946:	4b17      	ldr	r3, [pc, #92]	@ (80029a4 <MX_TIM3_Init+0x94>)
 8002948:	2200      	movs	r2, #0
 800294a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800294c:	4b15      	ldr	r3, [pc, #84]	@ (80029a4 <MX_TIM3_Init+0x94>)
 800294e:	2200      	movs	r2, #0
 8002950:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002952:	4814      	ldr	r0, [pc, #80]	@ (80029a4 <MX_TIM3_Init+0x94>)
 8002954:	f007 fd0d 	bl	800a372 <HAL_TIM_Base_Init>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d001      	beq.n	8002962 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800295e:	f000 f8cd 	bl	8002afc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002962:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002966:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002968:	f107 0308 	add.w	r3, r7, #8
 800296c:	4619      	mov	r1, r3
 800296e:	480d      	ldr	r0, [pc, #52]	@ (80029a4 <MX_TIM3_Init+0x94>)
 8002970:	f007 fd4e 	bl	800a410 <HAL_TIM_ConfigClockSource>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800297a:	f000 f8bf 	bl	8002afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800297e:	2300      	movs	r3, #0
 8002980:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002982:	2300      	movs	r3, #0
 8002984:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002986:	463b      	mov	r3, r7
 8002988:	4619      	mov	r1, r3
 800298a:	4806      	ldr	r0, [pc, #24]	@ (80029a4 <MX_TIM3_Init+0x94>)
 800298c:	f007 ff0c 	bl	800a7a8 <HAL_TIMEx_MasterConfigSynchronization>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d001      	beq.n	800299a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002996:	f000 f8b1 	bl	8002afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800299a:	bf00      	nop
 800299c:	3718      	adds	r7, #24
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	20000418 	.word	0x20000418
 80029a8:	40000400 	.word	0x40000400

080029ac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80029b0:	4b11      	ldr	r3, [pc, #68]	@ (80029f8 <MX_USART1_UART_Init+0x4c>)
 80029b2:	4a12      	ldr	r2, [pc, #72]	@ (80029fc <MX_USART1_UART_Init+0x50>)
 80029b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80029b6:	4b10      	ldr	r3, [pc, #64]	@ (80029f8 <MX_USART1_UART_Init+0x4c>)
 80029b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80029bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80029be:	4b0e      	ldr	r3, [pc, #56]	@ (80029f8 <MX_USART1_UART_Init+0x4c>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80029c4:	4b0c      	ldr	r3, [pc, #48]	@ (80029f8 <MX_USART1_UART_Init+0x4c>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80029ca:	4b0b      	ldr	r3, [pc, #44]	@ (80029f8 <MX_USART1_UART_Init+0x4c>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80029d0:	4b09      	ldr	r3, [pc, #36]	@ (80029f8 <MX_USART1_UART_Init+0x4c>)
 80029d2:	220c      	movs	r2, #12
 80029d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029d6:	4b08      	ldr	r3, [pc, #32]	@ (80029f8 <MX_USART1_UART_Init+0x4c>)
 80029d8:	2200      	movs	r2, #0
 80029da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80029dc:	4b06      	ldr	r3, [pc, #24]	@ (80029f8 <MX_USART1_UART_Init+0x4c>)
 80029de:	2200      	movs	r2, #0
 80029e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80029e2:	4805      	ldr	r0, [pc, #20]	@ (80029f8 <MX_USART1_UART_Init+0x4c>)
 80029e4:	f007 ff3e 	bl	800a864 <HAL_UART_Init>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80029ee:	f000 f885 	bl	8002afc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80029f2:	bf00      	nop
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	20000460 	.word	0x20000460
 80029fc:	40013800 	.word	0x40013800

08002a00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b088      	sub	sp, #32
 8002a04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a06:	f107 0310 	add.w	r3, r7, #16
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	601a      	str	r2, [r3, #0]
 8002a0e:	605a      	str	r2, [r3, #4]
 8002a10:	609a      	str	r2, [r3, #8]
 8002a12:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a14:	4b35      	ldr	r3, [pc, #212]	@ (8002aec <MX_GPIO_Init+0xec>)
 8002a16:	699b      	ldr	r3, [r3, #24]
 8002a18:	4a34      	ldr	r2, [pc, #208]	@ (8002aec <MX_GPIO_Init+0xec>)
 8002a1a:	f043 0310 	orr.w	r3, r3, #16
 8002a1e:	6193      	str	r3, [r2, #24]
 8002a20:	4b32      	ldr	r3, [pc, #200]	@ (8002aec <MX_GPIO_Init+0xec>)
 8002a22:	699b      	ldr	r3, [r3, #24]
 8002a24:	f003 0310 	and.w	r3, r3, #16
 8002a28:	60fb      	str	r3, [r7, #12]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a2c:	4b2f      	ldr	r3, [pc, #188]	@ (8002aec <MX_GPIO_Init+0xec>)
 8002a2e:	699b      	ldr	r3, [r3, #24]
 8002a30:	4a2e      	ldr	r2, [pc, #184]	@ (8002aec <MX_GPIO_Init+0xec>)
 8002a32:	f043 0304 	orr.w	r3, r3, #4
 8002a36:	6193      	str	r3, [r2, #24]
 8002a38:	4b2c      	ldr	r3, [pc, #176]	@ (8002aec <MX_GPIO_Init+0xec>)
 8002a3a:	699b      	ldr	r3, [r3, #24]
 8002a3c:	f003 0304 	and.w	r3, r3, #4
 8002a40:	60bb      	str	r3, [r7, #8]
 8002a42:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a44:	4b29      	ldr	r3, [pc, #164]	@ (8002aec <MX_GPIO_Init+0xec>)
 8002a46:	699b      	ldr	r3, [r3, #24]
 8002a48:	4a28      	ldr	r2, [pc, #160]	@ (8002aec <MX_GPIO_Init+0xec>)
 8002a4a:	f043 0308 	orr.w	r3, r3, #8
 8002a4e:	6193      	str	r3, [r2, #24]
 8002a50:	4b26      	ldr	r3, [pc, #152]	@ (8002aec <MX_GPIO_Init+0xec>)
 8002a52:	699b      	ldr	r3, [r3, #24]
 8002a54:	f003 0308 	and.w	r3, r3, #8
 8002a58:	607b      	str	r3, [r7, #4]
 8002a5a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Relay1_Pin|Relay2_Pin|Relay3_Pin|LORA_STATUS_Pin
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f240 3147 	movw	r1, #839	@ 0x347
 8002a62:	4823      	ldr	r0, [pc, #140]	@ (8002af0 <MX_GPIO_Init+0xf0>)
 8002a64:	f004 fe13 	bl	800768e <HAL_GPIO_WritePin>
                          |LED4_Pin|LED5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LORA_SELECT_Pin, GPIO_PIN_RESET);
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f44f 4119 	mov.w	r1, #39168	@ 0x9900
 8002a6e:	4821      	ldr	r0, [pc, #132]	@ (8002af4 <MX_GPIO_Init+0xf4>)
 8002a70:	f004 fe0d 	bl	800768e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Relay1_Pin Relay2_Pin Relay3_Pin LORA_STATUS_Pin
                           LED4_Pin LED5_Pin */
  GPIO_InitStruct.Pin = Relay1_Pin|Relay2_Pin|Relay3_Pin|LORA_STATUS_Pin
 8002a74:	f240 3347 	movw	r3, #839	@ 0x347
 8002a78:	613b      	str	r3, [r7, #16]
                          |LED4_Pin|LED5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a82:	2302      	movs	r3, #2
 8002a84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a86:	f107 0310 	add.w	r3, r7, #16
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	4818      	ldr	r0, [pc, #96]	@ (8002af0 <MX_GPIO_Init+0xf0>)
 8002a8e:	f004 fc63 	bl	8007358 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWITCH1_Pin SWITCH2_Pin SWITCH3_Pin SWITCH4_Pin */
  GPIO_InitStruct.Pin = SWITCH1_Pin|SWITCH2_Pin|SWITCH3_Pin|SWITCH4_Pin;
 8002a92:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8002a96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002a98:	4b17      	ldr	r3, [pc, #92]	@ (8002af8 <MX_GPIO_Init+0xf8>)
 8002a9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aa0:	f107 0310 	add.w	r3, r7, #16
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	4812      	ldr	r0, [pc, #72]	@ (8002af0 <MX_GPIO_Init+0xf0>)
 8002aa8:	f004 fc56 	bl	8007358 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LORA_SELECT_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LORA_SELECT_Pin;
 8002aac:	f44f 4319 	mov.w	r3, #39168	@ 0x9900
 8002ab0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aba:	2302      	movs	r3, #2
 8002abc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002abe:	f107 0310 	add.w	r3, r7, #16
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	480b      	ldr	r0, [pc, #44]	@ (8002af4 <MX_GPIO_Init+0xf4>)
 8002ac6:	f004 fc47 	bl	8007358 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_DATA_Pin */
  GPIO_InitStruct.Pin = RF_DATA_Pin;
 8002aca:	2380      	movs	r3, #128	@ 0x80
 8002acc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RF_DATA_GPIO_Port, &GPIO_InitStruct);
 8002ad6:	f107 0310 	add.w	r3, r7, #16
 8002ada:	4619      	mov	r1, r3
 8002adc:	4804      	ldr	r0, [pc, #16]	@ (8002af0 <MX_GPIO_Init+0xf0>)
 8002ade:	f004 fc3b 	bl	8007358 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002ae2:	bf00      	nop
 8002ae4:	3720      	adds	r7, #32
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	40021000 	.word	0x40021000
 8002af0:	40010c00 	.word	0x40010c00
 8002af4:	40010800 	.word	0x40010800
 8002af8:	10310000 	.word	0x10310000

08002afc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b00:	b672      	cpsid	i
}
 8002b02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b04:	bf00      	nop
 8002b06:	e7fd      	b.n	8002b04 <Error_Handler+0x8>

08002b08 <now_ms>:

/* ============================================================
   UTILITY HELPERS
   ============================================================ */
static inline uint32_t now_ms(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
    return HAL_GetTick();
 8002b0c:	f003 fc54 	bl	80063b8 <HAL_GetTick>
 8002b10:	4603      	mov	r3, r0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	bd80      	pop	{r7, pc}
	...

08002b18 <clear_all_modes>:

static inline void clear_all_modes(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
    manualActive    = false;
 8002b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8002b50 <clear_all_modes+0x38>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	701a      	strb	r2, [r3, #0]
    semiAutoActive  = false;
 8002b22:	4b0c      	ldr	r3, [pc, #48]	@ (8002b54 <clear_all_modes+0x3c>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	701a      	strb	r2, [r3, #0]
    countdownActive = false;
 8002b28:	4b0b      	ldr	r3, [pc, #44]	@ (8002b58 <clear_all_modes+0x40>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	701a      	strb	r2, [r3, #0]
    twistActive     = false;
 8002b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8002b5c <clear_all_modes+0x44>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	701a      	strb	r2, [r3, #0]
    timerActive     = false;
 8002b34:	4b0a      	ldr	r3, [pc, #40]	@ (8002b60 <clear_all_modes+0x48>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	701a      	strb	r2, [r3, #0]
    autoActive      = false;
 8002b3a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b64 <clear_all_modes+0x4c>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	701a      	strb	r2, [r3, #0]
    manualOverride  = false;
 8002b40:	4b09      	ldr	r3, [pc, #36]	@ (8002b68 <clear_all_modes+0x50>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	701a      	strb	r2, [r3, #0]
}
 8002b46:	bf00      	nop
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bc80      	pop	{r7}
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	20000515 	.word	0x20000515
 8002b54:	20000516 	.word	0x20000516
 8002b58:	20000517 	.word	0x20000517
 8002b5c:	20000518 	.word	0x20000518
 8002b60:	20000519 	.word	0x20000519
 8002b64:	2000051a 	.word	0x2000051a
 8002b68:	20000520 	.word	0x20000520

08002b6c <motor_apply>:

/* ============================================================
   MOTOR CONTROL  ANTI-CHATTER
   ============================================================ */
static inline void motor_apply(bool on)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	4603      	mov	r3, r0
 8002b74:	71fb      	strb	r3, [r7, #7]
    if (on == Motor_GetStatus())
 8002b76:	f000 f825 	bl	8002bc4 <Motor_GetStatus>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	79fb      	ldrb	r3, [r7, #7]
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d00b      	beq.n	8002b9c <motor_apply+0x30>
        return;

    Relay_Set(1, on);
 8002b84:	79fb      	ldrb	r3, [r7, #7]
 8002b86:	4619      	mov	r1, r3
 8002b88:	2001      	movs	r0, #1
 8002b8a:	f000 fe75 	bl	8003878 <Relay_Set>
    motorStatus = on ? 1 : 0;
 8002b8e:	79fb      	ldrb	r3, [r7, #7]
 8002b90:	461a      	mov	r2, r3
 8002b92:	4b04      	ldr	r3, [pc, #16]	@ (8002ba4 <motor_apply+0x38>)
 8002b94:	701a      	strb	r2, [r3, #0]

    UART_SendStatusPacket();
 8002b96:	f002 ffbb 	bl	8005b10 <UART_SendStatusPacket>
 8002b9a:	e000      	b.n	8002b9e <motor_apply+0x32>
        return;
 8002b9c:	bf00      	nop
}
 8002b9e:	3708      	adds	r7, #8
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	2000051b 	.word	0x2000051b

08002ba8 <start_motor>:

static inline void start_motor(void) { motor_apply(true); }
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	2001      	movs	r0, #1
 8002bae:	f7ff ffdd 	bl	8002b6c <motor_apply>
 8002bb2:	bf00      	nop
 8002bb4:	bd80      	pop	{r7, pc}

08002bb6 <stop_motor>:
static inline void stop_motor(void)  { motor_apply(false); }
 8002bb6:	b580      	push	{r7, lr}
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	2000      	movs	r0, #0
 8002bbc:	f7ff ffd6 	bl	8002b6c <motor_apply>
 8002bc0:	bf00      	nop
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <Motor_GetStatus>:

bool Motor_GetStatus(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
    return (motorStatus == 1);
 8002bc8:	4b05      	ldr	r3, [pc, #20]	@ (8002be0 <Motor_GetStatus+0x1c>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	bf0c      	ite	eq
 8002bd2:	2301      	moveq	r3, #1
 8002bd4:	2300      	movne	r3, #0
 8002bd6:	b2db      	uxtb	r3, r3
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bc80      	pop	{r7}
 8002bde:	4770      	bx	lr
 8002be0:	2000051b 	.word	0x2000051b

08002be4 <reset>:
    senseDryRun = true;

    if (on) start_motor();
    else    stop_motor();
}
void reset(void){
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
	if (Motor_GetStatus())  // If motor is ON
 8002be8:	f7ff ffec 	bl	8002bc4 <Motor_GetStatus>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d008      	beq.n	8002c04 <reset+0x20>
	  {
	    // Turn OFF motor for 2-3 seconds, then turn ON again
	    stop_motor();     // Turn OFF motor
 8002bf2:	f7ff ffe0 	bl	8002bb6 <stop_motor>
	    HAL_Delay(2000);  // Wait for 2 seconds
 8002bf6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002bfa:	f003 fbe7 	bl	80063cc <HAL_Delay>
	    start_motor();    // Turn ON motor
 8002bfe:	f7ff ffd3 	bl	8002ba8 <start_motor>
	    // Turn ON motor for 2-3 seconds, then turn OFF again
	    start_motor();    // Turn ON motor
	    HAL_Delay(2000);  // Wait for 2 seconds
	    stop_motor();     // Turn OFF motor
	  }
}
 8002c02:	e007      	b.n	8002c14 <reset+0x30>
	    start_motor();    // Turn ON motor
 8002c04:	f7ff ffd0 	bl	8002ba8 <start_motor>
	    HAL_Delay(2000);  // Wait for 2 seconds
 8002c08:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002c0c:	f003 fbde 	bl	80063cc <HAL_Delay>
	    stop_motor();     // Turn OFF motor
 8002c10:	f7ff ffd1 	bl	8002bb6 <stop_motor>
}
 8002c14:	bf00      	nop
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <isTankFull>:
/* ============================================================
   TANK FULL DETECTION
   ============================================================ */
static inline bool isTankFull(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b084      	sub	sp, #16
 8002c1c:	af00      	add	r7, sp, #0
    static uint32_t stableStart = 0;
    static bool lastState = false;

    bool allZero = true;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	73fb      	strb	r3, [r7, #15]
    for (int i = 1; i <= 5; i++)
 8002c22:	2301      	movs	r3, #1
 8002c24:	60bb      	str	r3, [r7, #8]
 8002c26:	e012      	b.n	8002c4e <isTankFull+0x36>
    {
        if (adcData.voltages[i] > 0.10f)
 8002c28:	4a1c      	ldr	r2, [pc, #112]	@ (8002c9c <isTankFull+0x84>)
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	3302      	adds	r3, #2
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	4413      	add	r3, r2
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	491a      	ldr	r1, [pc, #104]	@ (8002ca0 <isTankFull+0x88>)
 8002c36:	4618      	mov	r0, r3
 8002c38:	f7fe f9fa 	bl	8001030 <__aeabi_fcmpgt>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d002      	beq.n	8002c48 <isTankFull+0x30>
        {
            allZero = false;
 8002c42:	2300      	movs	r3, #0
 8002c44:	73fb      	strb	r3, [r7, #15]
            break;
 8002c46:	e005      	b.n	8002c54 <isTankFull+0x3c>
    for (int i = 1; i <= 5; i++)
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	60bb      	str	r3, [r7, #8]
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	2b05      	cmp	r3, #5
 8002c52:	dde9      	ble.n	8002c28 <isTankFull+0x10>
        }
    }

    uint32_t now = HAL_GetTick();
 8002c54:	f003 fbb0 	bl	80063b8 <HAL_GetTick>
 8002c58:	6078      	str	r0, [r7, #4]

    if (allZero)
 8002c5a:	7bfb      	ldrb	r3, [r7, #15]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d015      	beq.n	8002c8c <isTankFull+0x74>
    {
        if (!lastState)
 8002c60:	4b10      	ldr	r3, [pc, #64]	@ (8002ca4 <isTankFull+0x8c>)
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	f083 0301 	eor.w	r3, r3, #1
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d005      	beq.n	8002c7a <isTankFull+0x62>
        {
            lastState = true;
 8002c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ca4 <isTankFull+0x8c>)
 8002c70:	2201      	movs	r2, #1
 8002c72:	701a      	strb	r2, [r3, #0]
            stableStart = now;
 8002c74:	4a0c      	ldr	r2, [pc, #48]	@ (8002ca8 <isTankFull+0x90>)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6013      	str	r3, [r2, #0]
        }

        if (now - stableStart >= 1000)
 8002c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8002ca8 <isTankFull+0x90>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c86:	d304      	bcc.n	8002c92 <isTankFull+0x7a>
            return true;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e003      	b.n	8002c94 <isTankFull+0x7c>
    }
    else
    {
        lastState = false;
 8002c8c:	4b05      	ldr	r3, [pc, #20]	@ (8002ca4 <isTankFull+0x8c>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	701a      	strb	r2, [r3, #0]
    }

    return false;
 8002c92:	2300      	movs	r3, #0
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3710      	adds	r7, #16
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	200004a8 	.word	0x200004a8
 8002ca0:	3dcccccd 	.word	0x3dcccccd
 8002ca4:	2000056c 	.word	0x2000056c
 8002ca8:	20000570 	.word	0x20000570

08002cac <ModelHandle_CheckDryRun>:

/* ============================================================
   DRY RUN CHECK
   ============================================================ */
void ModelHandle_CheckDryRun(void)
{
 8002cac:	b590      	push	{r4, r7, lr}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
    if (manualActive || semiAutoActive || countdownActive)
 8002cb2:	4b13      	ldr	r3, [pc, #76]	@ (8002d00 <ModelHandle_CheckDryRun+0x54>)
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d109      	bne.n	8002cd0 <ModelHandle_CheckDryRun+0x24>
 8002cbc:	4b11      	ldr	r3, [pc, #68]	@ (8002d04 <ModelHandle_CheckDryRun+0x58>)
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d104      	bne.n	8002cd0 <ModelHandle_CheckDryRun+0x24>
 8002cc6:	4b10      	ldr	r3, [pc, #64]	@ (8002d08 <ModelHandle_CheckDryRun+0x5c>)
 8002cc8:	781b      	ldrb	r3, [r3, #0]
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d003      	beq.n	8002cd8 <ModelHandle_CheckDryRun+0x2c>
    {
        senseDryRun = true;
 8002cd0:	4b0e      	ldr	r3, [pc, #56]	@ (8002d0c <ModelHandle_CheckDryRun+0x60>)
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	701a      	strb	r2, [r3, #0]
        return;
 8002cd6:	e010      	b.n	8002cfa <ModelHandle_CheckDryRun+0x4e>
    }

    float v = adcData.voltages[0];
 8002cd8:	4b0d      	ldr	r3, [pc, #52]	@ (8002d10 <ModelHandle_CheckDryRun+0x64>)
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	607b      	str	r3, [r7, #4]
    senseDryRun = (v <= 0.01f);
 8002cde:	2301      	movs	r3, #1
 8002ce0:	461c      	mov	r4, r3
 8002ce2:	490c      	ldr	r1, [pc, #48]	@ (8002d14 <ModelHandle_CheckDryRun+0x68>)
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f7fe f98f 	bl	8001008 <__aeabi_fcmple>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d101      	bne.n	8002cf4 <ModelHandle_CheckDryRun+0x48>
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	461c      	mov	r4, r3
 8002cf4:	b2e2      	uxtb	r2, r4
 8002cf6:	4b05      	ldr	r3, [pc, #20]	@ (8002d0c <ModelHandle_CheckDryRun+0x60>)
 8002cf8:	701a      	strb	r2, [r3, #0]
}
 8002cfa:	370c      	adds	r7, #12
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd90      	pop	{r4, r7, pc}
 8002d00:	20000515 	.word	0x20000515
 8002d04:	20000516 	.word	0x20000516
 8002d08:	20000517 	.word	0x20000517
 8002d0c:	2000051c 	.word	0x2000051c
 8002d10:	200004a8 	.word	0x200004a8
 8002d14:	3c23d70a 	.word	0x3c23d70a

08002d18 <ModelHandle_ToggleManual>:

/* ============================================================
   MANUAL MODE TOGGLE
   ============================================================ */
void ModelHandle_ToggleManual(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
    if (manualActive)
 8002d1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d4c <ModelHandle_ToggleManual+0x34>)
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d005      	beq.n	8002d32 <ModelHandle_ToggleManual+0x1a>
    {
        manualActive = false;
 8002d26:	4b09      	ldr	r3, [pc, #36]	@ (8002d4c <ModelHandle_ToggleManual+0x34>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	701a      	strb	r2, [r3, #0]
        stop_motor();
 8002d2c:	f7ff ff43 	bl	8002bb6 <stop_motor>
        clear_all_modes();
        manualActive = true;
        manualOverride = true;
        start_motor();
    }
}
 8002d30:	e009      	b.n	8002d46 <ModelHandle_ToggleManual+0x2e>
        clear_all_modes();
 8002d32:	f7ff fef1 	bl	8002b18 <clear_all_modes>
        manualActive = true;
 8002d36:	4b05      	ldr	r3, [pc, #20]	@ (8002d4c <ModelHandle_ToggleManual+0x34>)
 8002d38:	2201      	movs	r2, #1
 8002d3a:	701a      	strb	r2, [r3, #0]
        manualOverride = true;
 8002d3c:	4b04      	ldr	r3, [pc, #16]	@ (8002d50 <ModelHandle_ToggleManual+0x38>)
 8002d3e:	2201      	movs	r2, #1
 8002d40:	701a      	strb	r2, [r3, #0]
        start_motor();
 8002d42:	f7ff ff31 	bl	8002ba8 <start_motor>
}
 8002d46:	bf00      	nop
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	20000515 	.word	0x20000515
 8002d50:	20000520 	.word	0x20000520

08002d54 <ModelHandle_StopAllModesAndMotor>:

/* ============================================================
   STOP EVERYTHING
   ============================================================ */
void ModelHandle_StopAllModesAndMotor(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0
    clear_all_modes();
 8002d58:	f7ff fede 	bl	8002b18 <clear_all_modes>
    stop_motor();
 8002d5c:	f7ff ff2b 	bl	8002bb6 <stop_motor>
}
 8002d60:	bf00      	nop
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <isAnyModeActive>:
#define DRY_PROBE_ON_MS     5000UL
#define DRY_PROBE_OFF_MS   10000UL
#define DRY_CONFIRM_MS      1500UL

static inline bool isAnyModeActive(void)
{
 8002d64:	b480      	push	{r7}
 8002d66:	af00      	add	r7, sp, #0
    return (manualActive ||
 8002d68:	4b13      	ldr	r3, [pc, #76]	@ (8002db8 <isAnyModeActive+0x54>)
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	b2db      	uxtb	r3, r3
            semiAutoActive ||
            countdownActive ||
            twistActive ||
            timerActive ||
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d118      	bne.n	8002da4 <isAnyModeActive+0x40>
    return (manualActive ||
 8002d72:	4b12      	ldr	r3, [pc, #72]	@ (8002dbc <isAnyModeActive+0x58>)
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d113      	bne.n	8002da4 <isAnyModeActive+0x40>
            semiAutoActive ||
 8002d7c:	4b10      	ldr	r3, [pc, #64]	@ (8002dc0 <isAnyModeActive+0x5c>)
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d10e      	bne.n	8002da4 <isAnyModeActive+0x40>
            countdownActive ||
 8002d86:	4b0f      	ldr	r3, [pc, #60]	@ (8002dc4 <isAnyModeActive+0x60>)
 8002d88:	781b      	ldrb	r3, [r3, #0]
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d109      	bne.n	8002da4 <isAnyModeActive+0x40>
            twistActive ||
 8002d90:	4b0d      	ldr	r3, [pc, #52]	@ (8002dc8 <isAnyModeActive+0x64>)
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d104      	bne.n	8002da4 <isAnyModeActive+0x40>
            timerActive ||
 8002d9a:	4b0c      	ldr	r3, [pc, #48]	@ (8002dcc <isAnyModeActive+0x68>)
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d001      	beq.n	8002da8 <isAnyModeActive+0x44>
 8002da4:	2301      	movs	r3, #1
 8002da6:	e000      	b.n	8002daa <isAnyModeActive+0x46>
 8002da8:	2300      	movs	r3, #0
 8002daa:	f003 0301 	and.w	r3, r3, #1
 8002dae:	b2db      	uxtb	r3, r3
            autoActive);
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bc80      	pop	{r7}
 8002db6:	4770      	bx	lr
 8002db8:	20000515 	.word	0x20000515
 8002dbc:	20000516 	.word	0x20000516
 8002dc0:	20000517 	.word	0x20000517
 8002dc4:	20000518 	.word	0x20000518
 8002dc8:	20000519 	.word	0x20000519
 8002dcc:	2000051a 	.word	0x2000051a

08002dd0 <ModelHandle_SoftDryRunHandler>:

void ModelHandle_SoftDryRunHandler(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b082      	sub	sp, #8
 8002dd4:	af00      	add	r7, sp, #0
    uint32_t now = now_ms();
 8002dd6:	f7ff fe97 	bl	8002b08 <now_ms>
 8002dda:	6078      	str	r0, [r7, #4]
    ModelHandle_CheckDryRun();
 8002ddc:	f7ff ff66 	bl	8002cac <ModelHandle_CheckDryRun>

    /* No modes active  ignore */
    if (!isAnyModeActive())
 8002de0:	f7ff ffc0 	bl	8002d64 <isAnyModeActive>
 8002de4:	4603      	mov	r3, r0
 8002de6:	f083 0301 	eor.w	r3, r3, #1
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d008      	beq.n	8002e02 <ModelHandle_SoftDryRunHandler+0x32>
    {
        stop_motor();
 8002df0:	f7ff fee1 	bl	8002bb6 <stop_motor>
        dryState = DRY_IDLE;
 8002df4:	4b40      	ldr	r3, [pc, #256]	@ (8002ef8 <ModelHandle_SoftDryRunHandler+0x128>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	701a      	strb	r2, [r3, #0]
        dryConfirming = false;
 8002dfa:	4b40      	ldr	r3, [pc, #256]	@ (8002efc <ModelHandle_SoftDryRunHandler+0x12c>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	701a      	strb	r2, [r3, #0]
        return;
 8002e00:	e076      	b.n	8002ef0 <ModelHandle_SoftDryRunHandler+0x120>
    }

    switch (dryState)
 8002e02:	4b3d      	ldr	r3, [pc, #244]	@ (8002ef8 <ModelHandle_SoftDryRunHandler+0x128>)
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	2b02      	cmp	r3, #2
 8002e08:	d03c      	beq.n	8002e84 <ModelHandle_SoftDryRunHandler+0xb4>
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	dc70      	bgt.n	8002ef0 <ModelHandle_SoftDryRunHandler+0x120>
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d002      	beq.n	8002e18 <ModelHandle_SoftDryRunHandler+0x48>
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d01c      	beq.n	8002e50 <ModelHandle_SoftDryRunHandler+0x80>
 8002e16:	e06b      	b.n	8002ef0 <ModelHandle_SoftDryRunHandler+0x120>
    {
        case DRY_IDLE:
            if (senseDryRun)   // Water
 8002e18:	4b39      	ldr	r3, [pc, #228]	@ (8002f00 <ModelHandle_SoftDryRunHandler+0x130>)
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d005      	beq.n	8002e2e <ModelHandle_SoftDryRunHandler+0x5e>
            {
                start_motor();
 8002e22:	f7ff fec1 	bl	8002ba8 <start_motor>
                dryState = DRY_NORMAL;
 8002e26:	4b34      	ldr	r3, [pc, #208]	@ (8002ef8 <ModelHandle_SoftDryRunHandler+0x128>)
 8002e28:	2202      	movs	r2, #2
 8002e2a:	701a      	strb	r2, [r3, #0]
                    start_motor();
                    dryState = DRY_PROBE;
                    dryDeadline = now + DRY_PROBE_ON_MS;
                }
            }
            break;
 8002e2c:	e05b      	b.n	8002ee6 <ModelHandle_SoftDryRunHandler+0x116>
                if (now >= dryDeadline)
 8002e2e:	4b35      	ldr	r3, [pc, #212]	@ (8002f04 <ModelHandle_SoftDryRunHandler+0x134>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d356      	bcc.n	8002ee6 <ModelHandle_SoftDryRunHandler+0x116>
                    start_motor();
 8002e38:	f7ff feb6 	bl	8002ba8 <start_motor>
                    dryState = DRY_PROBE;
 8002e3c:	4b2e      	ldr	r3, [pc, #184]	@ (8002ef8 <ModelHandle_SoftDryRunHandler+0x128>)
 8002e3e:	2201      	movs	r2, #1
 8002e40:	701a      	strb	r2, [r3, #0]
                    dryDeadline = now + DRY_PROBE_ON_MS;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8002e48:	3308      	adds	r3, #8
 8002e4a:	4a2e      	ldr	r2, [pc, #184]	@ (8002f04 <ModelHandle_SoftDryRunHandler+0x134>)
 8002e4c:	6013      	str	r3, [r2, #0]
            break;
 8002e4e:	e04a      	b.n	8002ee6 <ModelHandle_SoftDryRunHandler+0x116>

        case DRY_PROBE:
            if (senseDryRun)
 8002e50:	4b2b      	ldr	r3, [pc, #172]	@ (8002f00 <ModelHandle_SoftDryRunHandler+0x130>)
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d003      	beq.n	8002e62 <ModelHandle_SoftDryRunHandler+0x92>
            {
                dryState = DRY_NORMAL;
 8002e5a:	4b27      	ldr	r3, [pc, #156]	@ (8002ef8 <ModelHandle_SoftDryRunHandler+0x128>)
 8002e5c:	2202      	movs	r2, #2
 8002e5e:	701a      	strb	r2, [r3, #0]
                break;
 8002e60:	e046      	b.n	8002ef0 <ModelHandle_SoftDryRunHandler+0x120>
            }

            if (now >= dryDeadline)
 8002e62:	4b28      	ldr	r3, [pc, #160]	@ (8002f04 <ModelHandle_SoftDryRunHandler+0x134>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d33e      	bcc.n	8002eea <ModelHandle_SoftDryRunHandler+0x11a>
            {
                stop_motor();
 8002e6c:	f7ff fea3 	bl	8002bb6 <stop_motor>
                dryState = DRY_IDLE;
 8002e70:	4b21      	ldr	r3, [pc, #132]	@ (8002ef8 <ModelHandle_SoftDryRunHandler+0x128>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	701a      	strb	r2, [r3, #0]
                dryDeadline = now + DRY_PROBE_OFF_MS;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8002e7c:	3310      	adds	r3, #16
 8002e7e:	4a21      	ldr	r2, [pc, #132]	@ (8002f04 <ModelHandle_SoftDryRunHandler+0x134>)
 8002e80:	6013      	str	r3, [r2, #0]
            }
            break;
 8002e82:	e032      	b.n	8002eea <ModelHandle_SoftDryRunHandler+0x11a>

        case DRY_NORMAL:
            if (!senseDryRun) // dry detected
 8002e84:	4b1e      	ldr	r3, [pc, #120]	@ (8002f00 <ModelHandle_SoftDryRunHandler+0x130>)
 8002e86:	781b      	ldrb	r3, [r3, #0]
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	f083 0301 	eor.w	r3, r3, #1
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d024      	beq.n	8002ede <ModelHandle_SoftDryRunHandler+0x10e>
            {
                if (!dryConfirming)
 8002e94:	4b19      	ldr	r3, [pc, #100]	@ (8002efc <ModelHandle_SoftDryRunHandler+0x12c>)
 8002e96:	781b      	ldrb	r3, [r3, #0]
 8002e98:	f083 0301 	eor.w	r3, r3, #1
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d006      	beq.n	8002eb0 <ModelHandle_SoftDryRunHandler+0xe0>
                {
                    dryConfirming = true;
 8002ea2:	4b16      	ldr	r3, [pc, #88]	@ (8002efc <ModelHandle_SoftDryRunHandler+0x12c>)
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	701a      	strb	r2, [r3, #0]
                    dryConfirmStart = now;
 8002ea8:	4a17      	ldr	r2, [pc, #92]	@ (8002f08 <ModelHandle_SoftDryRunHandler+0x138>)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6013      	str	r3, [r2, #0]
                    dryDeadline = now + DRY_PROBE_OFF_MS;
                }
            }
            else
                dryConfirming = false;
            break;
 8002eae:	e01e      	b.n	8002eee <ModelHandle_SoftDryRunHandler+0x11e>
                else if (now - dryConfirmStart >= DRY_CONFIRM_MS)
 8002eb0:	4b15      	ldr	r3, [pc, #84]	@ (8002f08 <ModelHandle_SoftDryRunHandler+0x138>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	687a      	ldr	r2, [r7, #4]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	f240 52db 	movw	r2, #1499	@ 0x5db
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d916      	bls.n	8002eee <ModelHandle_SoftDryRunHandler+0x11e>
                    stop_motor();
 8002ec0:	f7ff fe79 	bl	8002bb6 <stop_motor>
                    dryState = DRY_IDLE;
 8002ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8002ef8 <ModelHandle_SoftDryRunHandler+0x128>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	701a      	strb	r2, [r3, #0]
                    dryConfirming = false;
 8002eca:	4b0c      	ldr	r3, [pc, #48]	@ (8002efc <ModelHandle_SoftDryRunHandler+0x12c>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	701a      	strb	r2, [r3, #0]
                    dryDeadline = now + DRY_PROBE_OFF_MS;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8002ed6:	3310      	adds	r3, #16
 8002ed8:	4a0a      	ldr	r2, [pc, #40]	@ (8002f04 <ModelHandle_SoftDryRunHandler+0x134>)
 8002eda:	6013      	str	r3, [r2, #0]
            break;
 8002edc:	e007      	b.n	8002eee <ModelHandle_SoftDryRunHandler+0x11e>
                dryConfirming = false;
 8002ede:	4b07      	ldr	r3, [pc, #28]	@ (8002efc <ModelHandle_SoftDryRunHandler+0x12c>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	701a      	strb	r2, [r3, #0]
            break;
 8002ee4:	e003      	b.n	8002eee <ModelHandle_SoftDryRunHandler+0x11e>
            break;
 8002ee6:	bf00      	nop
 8002ee8:	e002      	b.n	8002ef0 <ModelHandle_SoftDryRunHandler+0x120>
            break;
 8002eea:	bf00      	nop
 8002eec:	e000      	b.n	8002ef0 <ModelHandle_SoftDryRunHandler+0x120>
            break;
 8002eee:	bf00      	nop
    }
}
 8002ef0:	3708      	adds	r7, #8
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	20000521 	.word	0x20000521
 8002efc:	20000522 	.word	0x20000522
 8002f00:	2000051c 	.word	0x2000051c
 8002f04:	20000524 	.word	0x20000524
 8002f08:	20000528 	.word	0x20000528

08002f0c <ModelHandle_ProcessDryRun>:

void ModelHandle_ProcessDryRun(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	af00      	add	r7, sp, #0
    ModelHandle_SoftDryRunHandler();
 8002f10:	f7ff ff5e 	bl	8002dd0 <ModelHandle_SoftDryRunHandler>
}
 8002f14:	bf00      	nop
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <ModelHandle_StopCountdown>:

volatile uint32_t countdownDuration = 0;
static uint32_t cd_deadline = 0;

void ModelHandle_StopCountdown(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	af00      	add	r7, sp, #0
    countdownActive = false;
 8002f1c:	4b04      	ldr	r3, [pc, #16]	@ (8002f30 <ModelHandle_StopCountdown+0x18>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	701a      	strb	r2, [r3, #0]
    countdownDuration = 0;
 8002f22:	4b04      	ldr	r3, [pc, #16]	@ (8002f34 <ModelHandle_StopCountdown+0x1c>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]
    stop_motor();
 8002f28:	f7ff fe45 	bl	8002bb6 <stop_motor>
}
 8002f2c:	bf00      	nop
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	20000517 	.word	0x20000517
 8002f34:	2000052c 	.word	0x2000052c

08002f38 <ModelHandle_StartCountdown>:

void ModelHandle_StartCountdown(uint32_t seconds)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
    clear_all_modes();
 8002f40:	f7ff fdea 	bl	8002b18 <clear_all_modes>

    if (seconds == 0)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d106      	bne.n	8002f58 <ModelHandle_StartCountdown+0x20>
    {
        countdownActive = false;
 8002f4a:	4b0e      	ldr	r3, [pc, #56]	@ (8002f84 <ModelHandle_StartCountdown+0x4c>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	701a      	strb	r2, [r3, #0]
        countdownDuration = 0;
 8002f50:	4b0d      	ldr	r3, [pc, #52]	@ (8002f88 <ModelHandle_StartCountdown+0x50>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	601a      	str	r2, [r3, #0]
        return;
 8002f56:	e012      	b.n	8002f7e <ModelHandle_StartCountdown+0x46>
    }

    countdownActive = true;
 8002f58:	4b0a      	ldr	r3, [pc, #40]	@ (8002f84 <ModelHandle_StartCountdown+0x4c>)
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	701a      	strb	r2, [r3, #0]
    countdownDuration = seconds;
 8002f5e:	4a0a      	ldr	r2, [pc, #40]	@ (8002f88 <ModelHandle_StartCountdown+0x50>)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6013      	str	r3, [r2, #0]
    cd_deadline = now_ms() + (seconds * 1000UL);
 8002f64:	f7ff fdd0 	bl	8002b08 <now_ms>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002f70:	fb01 f303 	mul.w	r3, r1, r3
 8002f74:	4413      	add	r3, r2
 8002f76:	4a05      	ldr	r2, [pc, #20]	@ (8002f8c <ModelHandle_StartCountdown+0x54>)
 8002f78:	6013      	str	r3, [r2, #0]

    start_motor();
 8002f7a:	f7ff fe15 	bl	8002ba8 <start_motor>
}
 8002f7e:	3708      	adds	r7, #8
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	20000517 	.word	0x20000517
 8002f88:	2000052c 	.word	0x2000052c
 8002f8c:	20000530 	.word	0x20000530

08002f90 <countdown_tick>:

static void countdown_tick(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
    if (!countdownActive)
 8002f96:	4b15      	ldr	r3, [pc, #84]	@ (8002fec <countdown_tick+0x5c>)
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	f083 0301 	eor.w	r3, r3, #1
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d11e      	bne.n	8002fe4 <countdown_tick+0x54>
        return;

    uint32_t now = now_ms();
 8002fa6:	f7ff fdaf 	bl	8002b08 <now_ms>
 8002faa:	6078      	str	r0, [r7, #4]

    if (isTankFull())
 8002fac:	f7ff fe34 	bl	8002c18 <isTankFull>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d002      	beq.n	8002fbc <countdown_tick+0x2c>
    {
        ModelHandle_StopCountdown();
 8002fb6:	f7ff ffaf 	bl	8002f18 <ModelHandle_StopCountdown>
        return;
 8002fba:	e014      	b.n	8002fe6 <countdown_tick+0x56>
    }

    if (now < cd_deadline)
 8002fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8002ff0 <countdown_tick+0x60>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	687a      	ldr	r2, [r7, #4]
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d20a      	bcs.n	8002fdc <countdown_tick+0x4c>
    {
        countdownDuration = (cd_deadline - now) / 1000UL;
 8002fc6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ff0 <countdown_tick+0x60>)
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	4a09      	ldr	r2, [pc, #36]	@ (8002ff4 <countdown_tick+0x64>)
 8002fd0:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd4:	099b      	lsrs	r3, r3, #6
 8002fd6:	4a08      	ldr	r2, [pc, #32]	@ (8002ff8 <countdown_tick+0x68>)
 8002fd8:	6013      	str	r3, [r2, #0]
 8002fda:	e004      	b.n	8002fe6 <countdown_tick+0x56>
    }
    else
    {
        countdownDuration = 0;
 8002fdc:	4b06      	ldr	r3, [pc, #24]	@ (8002ff8 <countdown_tick+0x68>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	601a      	str	r2, [r3, #0]
 8002fe2:	e000      	b.n	8002fe6 <countdown_tick+0x56>
        return;
 8002fe4:	bf00      	nop
        /* motor stays on unless manually stopped */
    }
}
 8002fe6:	3708      	adds	r7, #8
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	20000517 	.word	0x20000517
 8002ff0:	20000530 	.word	0x20000530
 8002ff4:	10624dd3 	.word	0x10624dd3
 8002ff8:	2000052c 	.word	0x2000052c

08002ffc <ModelHandle_StartTwist>:
static uint32_t twist_deadline = 0;

void ModelHandle_StartTwist(uint16_t on_s, uint16_t off_s,
                            uint8_t onH, uint8_t onM,
                            uint8_t offH, uint8_t offM)
{
 8002ffc:	b590      	push	{r4, r7, lr}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	4604      	mov	r4, r0
 8003004:	4608      	mov	r0, r1
 8003006:	4611      	mov	r1, r2
 8003008:	461a      	mov	r2, r3
 800300a:	4623      	mov	r3, r4
 800300c:	80fb      	strh	r3, [r7, #6]
 800300e:	4603      	mov	r3, r0
 8003010:	80bb      	strh	r3, [r7, #4]
 8003012:	460b      	mov	r3, r1
 8003014:	70fb      	strb	r3, [r7, #3]
 8003016:	4613      	mov	r3, r2
 8003018:	70bb      	strb	r3, [r7, #2]
    clear_all_modes();
 800301a:	f7ff fd7d 	bl	8002b18 <clear_all_modes>

    if (on_s == 0)  on_s = 1;
 800301e:	88fb      	ldrh	r3, [r7, #6]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d101      	bne.n	8003028 <ModelHandle_StartTwist+0x2c>
 8003024:	2301      	movs	r3, #1
 8003026:	80fb      	strh	r3, [r7, #6]
    if (off_s == 0) off_s = 1;
 8003028:	88bb      	ldrh	r3, [r7, #4]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d101      	bne.n	8003032 <ModelHandle_StartTwist+0x36>
 800302e:	2301      	movs	r3, #1
 8003030:	80bb      	strh	r3, [r7, #4]

    twistSettings.onDurationSeconds  = on_s;
 8003032:	4a16      	ldr	r2, [pc, #88]	@ (800308c <ModelHandle_StartTwist+0x90>)
 8003034:	88fb      	ldrh	r3, [r7, #6]
 8003036:	8013      	strh	r3, [r2, #0]
    twistSettings.offDurationSeconds = off_s;
 8003038:	4a14      	ldr	r2, [pc, #80]	@ (800308c <ModelHandle_StartTwist+0x90>)
 800303a:	88bb      	ldrh	r3, [r7, #4]
 800303c:	8053      	strh	r3, [r2, #2]

    twistSettings.onHour   = onH;
 800303e:	4a13      	ldr	r2, [pc, #76]	@ (800308c <ModelHandle_StartTwist+0x90>)
 8003040:	78fb      	ldrb	r3, [r7, #3]
 8003042:	7113      	strb	r3, [r2, #4]
    twistSettings.onMinute = onM;
 8003044:	4a11      	ldr	r2, [pc, #68]	@ (800308c <ModelHandle_StartTwist+0x90>)
 8003046:	78bb      	ldrb	r3, [r7, #2]
 8003048:	7153      	strb	r3, [r2, #5]
    twistSettings.offHour  = offH;
 800304a:	4a10      	ldr	r2, [pc, #64]	@ (800308c <ModelHandle_StartTwist+0x90>)
 800304c:	7e3b      	ldrb	r3, [r7, #24]
 800304e:	7193      	strb	r3, [r2, #6]
    twistSettings.offMinute= offM;
 8003050:	4a0e      	ldr	r2, [pc, #56]	@ (800308c <ModelHandle_StartTwist+0x90>)
 8003052:	7f3b      	ldrb	r3, [r7, #28]
 8003054:	71d3      	strb	r3, [r2, #7]

    twistSettings.twistArmed = true;
 8003056:	4b0d      	ldr	r3, [pc, #52]	@ (800308c <ModelHandle_StartTwist+0x90>)
 8003058:	2201      	movs	r2, #1
 800305a:	725a      	strb	r2, [r3, #9]
    twistActive = false;
 800305c:	4b0c      	ldr	r3, [pc, #48]	@ (8003090 <ModelHandle_StartTwist+0x94>)
 800305e:	2200      	movs	r2, #0
 8003060:	701a      	strb	r2, [r3, #0]

    twist_on_phase = true;
 8003062:	4b0c      	ldr	r3, [pc, #48]	@ (8003094 <ModelHandle_StartTwist+0x98>)
 8003064:	2201      	movs	r2, #1
 8003066:	701a      	strb	r2, [r3, #0]
    twist_deadline = now_ms() + (on_s * 1000UL);
 8003068:	f7ff fd4e 	bl	8002b08 <now_ms>
 800306c:	4602      	mov	r2, r0
 800306e:	88fb      	ldrh	r3, [r7, #6]
 8003070:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003074:	fb01 f303 	mul.w	r3, r1, r3
 8003078:	4413      	add	r3, r2
 800307a:	4a07      	ldr	r2, [pc, #28]	@ (8003098 <ModelHandle_StartTwist+0x9c>)
 800307c:	6013      	str	r3, [r2, #0]

    start_motor();
 800307e:	f7ff fd93 	bl	8002ba8 <start_motor>
}
 8003082:	bf00      	nop
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	bd90      	pop	{r4, r7, pc}
 800308a:	bf00      	nop
 800308c:	20000534 	.word	0x20000534
 8003090:	20000518 	.word	0x20000518
 8003094:	2000053e 	.word	0x2000053e
 8003098:	20000540 	.word	0x20000540

0800309c <ModelHandle_StopTwist>:

void ModelHandle_StopTwist(void)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	af00      	add	r7, sp, #0
    twistActive = false;
 80030a0:	4b04      	ldr	r3, [pc, #16]	@ (80030b4 <ModelHandle_StopTwist+0x18>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	701a      	strb	r2, [r3, #0]
    twistSettings.twistActive = false;
 80030a6:	4b04      	ldr	r3, [pc, #16]	@ (80030b8 <ModelHandle_StopTwist+0x1c>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	721a      	strb	r2, [r3, #8]
    stop_motor();
 80030ac:	f7ff fd83 	bl	8002bb6 <stop_motor>
}
 80030b0:	bf00      	nop
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	20000518 	.word	0x20000518
 80030b8:	20000534 	.word	0x20000534

080030bc <twist_time_logic>:

/* TIME-BASED ON/OFF START/STOP */
static void twist_time_logic(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	af00      	add	r7, sp, #0
    if (!twistSettings.twistArmed)
 80030c0:	4b24      	ldr	r3, [pc, #144]	@ (8003154 <twist_time_logic+0x98>)
 80030c2:	7a5b      	ldrb	r3, [r3, #9]
 80030c4:	f083 0301 	eor.w	r3, r3, #1
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d13f      	bne.n	800314e <twist_time_logic+0x92>
        return;

    /* Start twist */
    if (!twistActive &&
 80030ce:	4b22      	ldr	r3, [pc, #136]	@ (8003158 <twist_time_logic+0x9c>)
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	f083 0301 	eor.w	r3, r3, #1
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d023      	beq.n	8003126 <twist_time_logic+0x6a>
        time.hour == twistSettings.onHour &&
 80030de:	4b1f      	ldr	r3, [pc, #124]	@ (800315c <twist_time_logic+0xa0>)
 80030e0:	789a      	ldrb	r2, [r3, #2]
 80030e2:	4b1c      	ldr	r3, [pc, #112]	@ (8003154 <twist_time_logic+0x98>)
 80030e4:	791b      	ldrb	r3, [r3, #4]
    if (!twistActive &&
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d11d      	bne.n	8003126 <twist_time_logic+0x6a>
        time.min  == twistSettings.onMinute)
 80030ea:	4b1c      	ldr	r3, [pc, #112]	@ (800315c <twist_time_logic+0xa0>)
 80030ec:	785a      	ldrb	r2, [r3, #1]
 80030ee:	4b19      	ldr	r3, [pc, #100]	@ (8003154 <twist_time_logic+0x98>)
 80030f0:	795b      	ldrb	r3, [r3, #5]
        time.hour == twistSettings.onHour &&
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d117      	bne.n	8003126 <twist_time_logic+0x6a>
    {
        twistActive = true;
 80030f6:	4b18      	ldr	r3, [pc, #96]	@ (8003158 <twist_time_logic+0x9c>)
 80030f8:	2201      	movs	r2, #1
 80030fa:	701a      	strb	r2, [r3, #0]
        twistSettings.twistActive = true;
 80030fc:	4b15      	ldr	r3, [pc, #84]	@ (8003154 <twist_time_logic+0x98>)
 80030fe:	2201      	movs	r2, #1
 8003100:	721a      	strb	r2, [r3, #8]

        twist_on_phase = true;
 8003102:	4b17      	ldr	r3, [pc, #92]	@ (8003160 <twist_time_logic+0xa4>)
 8003104:	2201      	movs	r2, #1
 8003106:	701a      	strb	r2, [r3, #0]
        twist_deadline = now_ms() + twistSettings.onDurationSeconds * 1000UL;
 8003108:	f7ff fcfe 	bl	8002b08 <now_ms>
 800310c:	4602      	mov	r2, r0
 800310e:	4b11      	ldr	r3, [pc, #68]	@ (8003154 <twist_time_logic+0x98>)
 8003110:	881b      	ldrh	r3, [r3, #0]
 8003112:	4619      	mov	r1, r3
 8003114:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003118:	fb01 f303 	mul.w	r3, r1, r3
 800311c:	4413      	add	r3, r2
 800311e:	4a11      	ldr	r2, [pc, #68]	@ (8003164 <twist_time_logic+0xa8>)
 8003120:	6013      	str	r3, [r2, #0]

        start_motor();
 8003122:	f7ff fd41 	bl	8002ba8 <start_motor>
    }

    /* Stop twist */
    if (twistActive &&
 8003126:	4b0c      	ldr	r3, [pc, #48]	@ (8003158 <twist_time_logic+0x9c>)
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	b2db      	uxtb	r3, r3
 800312c:	2b00      	cmp	r3, #0
 800312e:	d00f      	beq.n	8003150 <twist_time_logic+0x94>
        time.hour == twistSettings.offHour &&
 8003130:	4b0a      	ldr	r3, [pc, #40]	@ (800315c <twist_time_logic+0xa0>)
 8003132:	789a      	ldrb	r2, [r3, #2]
 8003134:	4b07      	ldr	r3, [pc, #28]	@ (8003154 <twist_time_logic+0x98>)
 8003136:	799b      	ldrb	r3, [r3, #6]
    if (twistActive &&
 8003138:	429a      	cmp	r2, r3
 800313a:	d109      	bne.n	8003150 <twist_time_logic+0x94>
        time.min  == twistSettings.offMinute)
 800313c:	4b07      	ldr	r3, [pc, #28]	@ (800315c <twist_time_logic+0xa0>)
 800313e:	785a      	ldrb	r2, [r3, #1]
 8003140:	4b04      	ldr	r3, [pc, #16]	@ (8003154 <twist_time_logic+0x98>)
 8003142:	79db      	ldrb	r3, [r3, #7]
        time.hour == twistSettings.offHour &&
 8003144:	429a      	cmp	r2, r3
 8003146:	d103      	bne.n	8003150 <twist_time_logic+0x94>
    {
        ModelHandle_StopTwist();
 8003148:	f7ff ffa8 	bl	800309c <ModelHandle_StopTwist>
 800314c:	e000      	b.n	8003150 <twist_time_logic+0x94>
        return;
 800314e:	bf00      	nop
    }
}
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	20000534 	.word	0x20000534
 8003158:	20000518 	.word	0x20000518
 800315c:	20000574 	.word	0x20000574
 8003160:	2000053e 	.word	0x2000053e
 8003164:	20000540 	.word	0x20000540

08003168 <twist_tick>:

/* PHASE-BASED DURATION HANDLER */
static void twist_tick(void)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
    if (!twistActive) return;
 800316e:	4b25      	ldr	r3, [pc, #148]	@ (8003204 <twist_tick+0x9c>)
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	b2db      	uxtb	r3, r3
 8003174:	f083 0301 	eor.w	r3, r3, #1
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b00      	cmp	r3, #0
 800317c:	d13e      	bne.n	80031fc <twist_tick+0x94>

    uint32_t now = now_ms();
 800317e:	f7ff fcc3 	bl	8002b08 <now_ms>
 8003182:	6078      	str	r0, [r7, #4]

    if (isTankFull())
 8003184:	f7ff fd48 	bl	8002c18 <isTankFull>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d002      	beq.n	8003194 <twist_tick+0x2c>
    {
        ModelHandle_StopTwist();
 800318e:	f7ff ff85 	bl	800309c <ModelHandle_StopTwist>
        return;
 8003192:	e034      	b.n	80031fe <twist_tick+0x96>
    }

    if (now >= twist_deadline)
 8003194:	4b1c      	ldr	r3, [pc, #112]	@ (8003208 <twist_tick+0xa0>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	687a      	ldr	r2, [r7, #4]
 800319a:	429a      	cmp	r2, r3
 800319c:	d324      	bcc.n	80031e8 <twist_tick+0x80>
    {
        if (twist_on_phase)
 800319e:	4b1b      	ldr	r3, [pc, #108]	@ (800320c <twist_tick+0xa4>)
 80031a0:	781b      	ldrb	r3, [r3, #0]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d010      	beq.n	80031c8 <twist_tick+0x60>
        {
            twist_on_phase = false;
 80031a6:	4b19      	ldr	r3, [pc, #100]	@ (800320c <twist_tick+0xa4>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	701a      	strb	r2, [r3, #0]
            stop_motor();
 80031ac:	f7ff fd03 	bl	8002bb6 <stop_motor>
            twist_deadline = now + twistSettings.offDurationSeconds * 1000UL;
 80031b0:	4b17      	ldr	r3, [pc, #92]	@ (8003210 <twist_tick+0xa8>)
 80031b2:	885b      	ldrh	r3, [r3, #2]
 80031b4:	461a      	mov	r2, r3
 80031b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80031ba:	fb03 f202 	mul.w	r2, r3, r2
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4413      	add	r3, r2
 80031c2:	4a11      	ldr	r2, [pc, #68]	@ (8003208 <twist_tick+0xa0>)
 80031c4:	6013      	str	r3, [r2, #0]
 80031c6:	e00f      	b.n	80031e8 <twist_tick+0x80>
        }
        else
        {
            twist_on_phase = true;
 80031c8:	4b10      	ldr	r3, [pc, #64]	@ (800320c <twist_tick+0xa4>)
 80031ca:	2201      	movs	r2, #1
 80031cc:	701a      	strb	r2, [r3, #0]
            start_motor();
 80031ce:	f7ff fceb 	bl	8002ba8 <start_motor>
            twist_deadline = now + twistSettings.onDurationSeconds * 1000UL;
 80031d2:	4b0f      	ldr	r3, [pc, #60]	@ (8003210 <twist_tick+0xa8>)
 80031d4:	881b      	ldrh	r3, [r3, #0]
 80031d6:	461a      	mov	r2, r3
 80031d8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80031dc:	fb03 f202 	mul.w	r2, r3, r2
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	4413      	add	r3, r2
 80031e4:	4a08      	ldr	r2, [pc, #32]	@ (8003208 <twist_tick+0xa0>)
 80031e6:	6013      	str	r3, [r2, #0]
        }
    }

    /* safety: enforce relay state */
    if (twist_on_phase) start_motor();
 80031e8:	4b08      	ldr	r3, [pc, #32]	@ (800320c <twist_tick+0xa4>)
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d002      	beq.n	80031f6 <twist_tick+0x8e>
 80031f0:	f7ff fcda 	bl	8002ba8 <start_motor>
 80031f4:	e003      	b.n	80031fe <twist_tick+0x96>
    else                stop_motor();
 80031f6:	f7ff fcde 	bl	8002bb6 <stop_motor>
 80031fa:	e000      	b.n	80031fe <twist_tick+0x96>
    if (!twistActive) return;
 80031fc:	bf00      	nop
}
 80031fe:	3708      	adds	r7, #8
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}
 8003204:	20000518 	.word	0x20000518
 8003208:	20000540 	.word	0x20000540
 800320c:	2000053e 	.word	0x2000053e
 8003210:	20000534 	.word	0x20000534

08003214 <timer_any_slot_should_run>:
 ***************************************************************/

TimerSlot timerSlots[5];

static bool timer_any_slot_should_run(void)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b084      	sub	sp, #16
 8003218:	af00      	add	r7, sp, #0
    RTC_GetTimeDate();
 800321a:	f000 fbb5 	bl	8003988 <RTC_GetTimeDate>

    uint32_t nowS = time.hour * 3600UL + time.min * 60UL;
 800321e:	4b40      	ldr	r3, [pc, #256]	@ (8003320 <timer_any_slot_should_run+0x10c>)
 8003220:	789b      	ldrb	r3, [r3, #2]
 8003222:	461a      	mov	r2, r3
 8003224:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8003228:	fb03 f202 	mul.w	r2, r3, r2
 800322c:	4b3c      	ldr	r3, [pc, #240]	@ (8003320 <timer_any_slot_should_run+0x10c>)
 800322e:	785b      	ldrb	r3, [r3, #1]
 8003230:	4619      	mov	r1, r3
 8003232:	460b      	mov	r3, r1
 8003234:	011b      	lsls	r3, r3, #4
 8003236:	1a5b      	subs	r3, r3, r1
 8003238:	009b      	lsls	r3, r3, #2
 800323a:	4413      	add	r3, r2
 800323c:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < 5; i++)
 800323e:	2300      	movs	r3, #0
 8003240:	60fb      	str	r3, [r7, #12]
 8003242:	e064      	b.n	800330e <timer_any_slot_should_run+0xfa>
    {
        if (!timerSlots[i].enabled) continue;
 8003244:	4937      	ldr	r1, [pc, #220]	@ (8003324 <timer_any_slot_should_run+0x110>)
 8003246:	68fa      	ldr	r2, [r7, #12]
 8003248:	4613      	mov	r3, r2
 800324a:	005b      	lsls	r3, r3, #1
 800324c:	4413      	add	r3, r2
 800324e:	005b      	lsls	r3, r3, #1
 8003250:	440b      	add	r3, r1
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	f083 0301 	eor.w	r3, r3, #1
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d153      	bne.n	8003306 <timer_any_slot_should_run+0xf2>

        uint32_t onS  = timerSlots[i].onHour  * 3600UL +
 800325e:	4931      	ldr	r1, [pc, #196]	@ (8003324 <timer_any_slot_should_run+0x110>)
 8003260:	68fa      	ldr	r2, [r7, #12]
 8003262:	4613      	mov	r3, r2
 8003264:	005b      	lsls	r3, r3, #1
 8003266:	4413      	add	r3, r2
 8003268:	005b      	lsls	r3, r3, #1
 800326a:	440b      	add	r3, r1
 800326c:	3301      	adds	r3, #1
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	461a      	mov	r2, r3
 8003272:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8003276:	fb03 f102 	mul.w	r1, r3, r2
                        timerSlots[i].onMinute * 60UL;
 800327a:	482a      	ldr	r0, [pc, #168]	@ (8003324 <timer_any_slot_should_run+0x110>)
 800327c:	68fa      	ldr	r2, [r7, #12]
 800327e:	4613      	mov	r3, r2
 8003280:	005b      	lsls	r3, r3, #1
 8003282:	4413      	add	r3, r2
 8003284:	005b      	lsls	r3, r3, #1
 8003286:	4403      	add	r3, r0
 8003288:	3302      	adds	r3, #2
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	461a      	mov	r2, r3
 800328e:	4613      	mov	r3, r2
 8003290:	011b      	lsls	r3, r3, #4
 8003292:	1a9b      	subs	r3, r3, r2
 8003294:	009b      	lsls	r3, r3, #2
        uint32_t onS  = timerSlots[i].onHour  * 3600UL +
 8003296:	440b      	add	r3, r1
 8003298:	607b      	str	r3, [r7, #4]

        uint32_t offS = timerSlots[i].offHour * 3600UL +
 800329a:	4922      	ldr	r1, [pc, #136]	@ (8003324 <timer_any_slot_should_run+0x110>)
 800329c:	68fa      	ldr	r2, [r7, #12]
 800329e:	4613      	mov	r3, r2
 80032a0:	005b      	lsls	r3, r3, #1
 80032a2:	4413      	add	r3, r2
 80032a4:	005b      	lsls	r3, r3, #1
 80032a6:	440b      	add	r3, r1
 80032a8:	3303      	adds	r3, #3
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	461a      	mov	r2, r3
 80032ae:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80032b2:	fb03 f102 	mul.w	r1, r3, r2
                        timerSlots[i].offMinute * 60UL;
 80032b6:	481b      	ldr	r0, [pc, #108]	@ (8003324 <timer_any_slot_should_run+0x110>)
 80032b8:	68fa      	ldr	r2, [r7, #12]
 80032ba:	4613      	mov	r3, r2
 80032bc:	005b      	lsls	r3, r3, #1
 80032be:	4413      	add	r3, r2
 80032c0:	005b      	lsls	r3, r3, #1
 80032c2:	4403      	add	r3, r0
 80032c4:	3304      	adds	r3, #4
 80032c6:	781b      	ldrb	r3, [r3, #0]
 80032c8:	461a      	mov	r2, r3
 80032ca:	4613      	mov	r3, r2
 80032cc:	011b      	lsls	r3, r3, #4
 80032ce:	1a9b      	subs	r3, r3, r2
 80032d0:	009b      	lsls	r3, r3, #2
        uint32_t offS = timerSlots[i].offHour * 3600UL +
 80032d2:	440b      	add	r3, r1
 80032d4:	603b      	str	r3, [r7, #0]

        /* Normal window */
        if (onS < offS)
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	429a      	cmp	r2, r3
 80032dc:	d209      	bcs.n	80032f2 <timer_any_slot_should_run+0xde>
        {
            if (nowS >= onS && nowS < offS)
 80032de:	68ba      	ldr	r2, [r7, #8]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d310      	bcc.n	8003308 <timer_any_slot_should_run+0xf4>
 80032e6:	68ba      	ldr	r2, [r7, #8]
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d20c      	bcs.n	8003308 <timer_any_slot_should_run+0xf4>
                return true;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e011      	b.n	8003316 <timer_any_slot_should_run+0x102>
        }
        /* Overnight window */
        else
        {
            if (nowS >= onS || nowS < offS)
 80032f2:	68ba      	ldr	r2, [r7, #8]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d203      	bcs.n	8003302 <timer_any_slot_should_run+0xee>
 80032fa:	68ba      	ldr	r2, [r7, #8]
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	429a      	cmp	r2, r3
 8003300:	d202      	bcs.n	8003308 <timer_any_slot_should_run+0xf4>
                return true;
 8003302:	2301      	movs	r3, #1
 8003304:	e007      	b.n	8003316 <timer_any_slot_should_run+0x102>
        if (!timerSlots[i].enabled) continue;
 8003306:	bf00      	nop
    for (int i = 0; i < 5; i++)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	3301      	adds	r3, #1
 800330c:	60fb      	str	r3, [r7, #12]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2b04      	cmp	r3, #4
 8003312:	dd97      	ble.n	8003244 <timer_any_slot_should_run+0x30>
        }
    }

    return false;
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	3710      	adds	r7, #16
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	20000574 	.word	0x20000574
 8003324:	20000544 	.word	0x20000544

08003328 <ModelHandle_TimerRecalculateNow>:

void ModelHandle_TimerRecalculateNow(void)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	af00      	add	r7, sp, #0
    if (!timerActive) return;
 800332c:	4b0a      	ldr	r3, [pc, #40]	@ (8003358 <ModelHandle_TimerRecalculateNow+0x30>)
 800332e:	781b      	ldrb	r3, [r3, #0]
 8003330:	b2db      	uxtb	r3, r3
 8003332:	f083 0301 	eor.w	r3, r3, #1
 8003336:	b2db      	uxtb	r3, r3
 8003338:	2b00      	cmp	r3, #0
 800333a:	d10a      	bne.n	8003352 <ModelHandle_TimerRecalculateNow+0x2a>

    if (timer_any_slot_should_run()) start_motor();
 800333c:	f7ff ff6a 	bl	8003214 <timer_any_slot_should_run>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d002      	beq.n	800334c <ModelHandle_TimerRecalculateNow+0x24>
 8003346:	f7ff fc2f 	bl	8002ba8 <start_motor>
 800334a:	e003      	b.n	8003354 <ModelHandle_TimerRecalculateNow+0x2c>
    else                              stop_motor();
 800334c:	f7ff fc33 	bl	8002bb6 <stop_motor>
 8003350:	e000      	b.n	8003354 <ModelHandle_TimerRecalculateNow+0x2c>
    if (!timerActive) return;
 8003352:	bf00      	nop
}
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	20000519 	.word	0x20000519

0800335c <ModelHandle_StartTimer>:

void ModelHandle_StartTimer(void)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	af00      	add	r7, sp, #0
    clear_all_modes();
 8003360:	f7ff fbda 	bl	8002b18 <clear_all_modes>
    timerActive = true;
 8003364:	4b07      	ldr	r3, [pc, #28]	@ (8003384 <ModelHandle_StartTimer+0x28>)
 8003366:	2201      	movs	r2, #1
 8003368:	701a      	strb	r2, [r3, #0]

    if (timer_any_slot_should_run()) start_motor();
 800336a:	f7ff ff53 	bl	8003214 <timer_any_slot_should_run>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	d002      	beq.n	800337a <ModelHandle_StartTimer+0x1e>
 8003374:	f7ff fc18 	bl	8002ba8 <start_motor>
    else                              stop_motor();
}
 8003378:	e001      	b.n	800337e <ModelHandle_StartTimer+0x22>
    else                              stop_motor();
 800337a:	f7ff fc1c 	bl	8002bb6 <stop_motor>
}
 800337e:	bf00      	nop
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	20000519 	.word	0x20000519

08003388 <timer_tick>:
    timerActive = false;
    stop_motor();
}

static void timer_tick(void)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	af00      	add	r7, sp, #0
    if (!timerActive) return;
 800338c:	4b0e      	ldr	r3, [pc, #56]	@ (80033c8 <timer_tick+0x40>)
 800338e:	781b      	ldrb	r3, [r3, #0]
 8003390:	b2db      	uxtb	r3, r3
 8003392:	f083 0301 	eor.w	r3, r3, #1
 8003396:	b2db      	uxtb	r3, r3
 8003398:	2b00      	cmp	r3, #0
 800339a:	d112      	bne.n	80033c2 <timer_tick+0x3a>

    if (isTankFull())
 800339c:	f7ff fc3c 	bl	8002c18 <isTankFull>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d002      	beq.n	80033ac <timer_tick+0x24>
    {
        stop_motor();
 80033a6:	f7ff fc06 	bl	8002bb6 <stop_motor>
        return;
 80033aa:	e00b      	b.n	80033c4 <timer_tick+0x3c>
    }

    if (timer_any_slot_should_run()) start_motor();
 80033ac:	f7ff ff32 	bl	8003214 <timer_any_slot_should_run>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d002      	beq.n	80033bc <timer_tick+0x34>
 80033b6:	f7ff fbf7 	bl	8002ba8 <start_motor>
 80033ba:	e003      	b.n	80033c4 <timer_tick+0x3c>
    else                              stop_motor();
 80033bc:	f7ff fbfb 	bl	8002bb6 <stop_motor>
 80033c0:	e000      	b.n	80033c4 <timer_tick+0x3c>
    if (!timerActive) return;
 80033c2:	bf00      	nop
}
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	20000519 	.word	0x20000519

080033cc <ModelHandle_StartSemiAuto>:

/* ============================================================
   SEMI-AUTO MODE
   ============================================================ */
void ModelHandle_StartSemiAuto(void)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	af00      	add	r7, sp, #0
    clear_all_modes();
 80033d0:	f7ff fba2 	bl	8002b18 <clear_all_modes>
    semiAutoActive = true;
 80033d4:	4b07      	ldr	r3, [pc, #28]	@ (80033f4 <ModelHandle_StartSemiAuto+0x28>)
 80033d6:	2201      	movs	r2, #1
 80033d8:	701a      	strb	r2, [r3, #0]

    if (!isTankFull())
 80033da:	f7ff fc1d 	bl	8002c18 <isTankFull>
 80033de:	4603      	mov	r3, r0
 80033e0:	f083 0301 	eor.w	r3, r3, #1
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <ModelHandle_StartSemiAuto+0x22>
        start_motor();
 80033ea:	f7ff fbdd 	bl	8002ba8 <start_motor>
}
 80033ee:	bf00      	nop
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	20000516 	.word	0x20000516

080033f8 <ModelHandle_StopSemiAuto>:

void ModelHandle_StopSemiAuto(void)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	af00      	add	r7, sp, #0
    semiAutoActive = false;
 80033fc:	4b03      	ldr	r3, [pc, #12]	@ (800340c <ModelHandle_StopSemiAuto+0x14>)
 80033fe:	2200      	movs	r2, #0
 8003400:	701a      	strb	r2, [r3, #0]
    stop_motor();
 8003402:	f7ff fbd8 	bl	8002bb6 <stop_motor>
}
 8003406:	bf00      	nop
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	20000516 	.word	0x20000516

08003410 <ModelHandle_StopAuto>:
    autoRunStart = now_ms();
    autoDeadline = now_ms() + (auto_gap_s * 1000UL);
}

void ModelHandle_StopAuto(void)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	af00      	add	r7, sp, #0
    autoActive = false;
 8003414:	4b06      	ldr	r3, [pc, #24]	@ (8003430 <ModelHandle_StopAuto+0x20>)
 8003416:	2200      	movs	r2, #0
 8003418:	701a      	strb	r2, [r3, #0]
    autoState = AUTO_IDLE;
 800341a:	4b06      	ldr	r3, [pc, #24]	@ (8003434 <ModelHandle_StopAuto+0x24>)
 800341c:	2200      	movs	r2, #0
 800341e:	701a      	strb	r2, [r3, #0]
    auto_retry_count = 0;
 8003420:	4b05      	ldr	r3, [pc, #20]	@ (8003438 <ModelHandle_StopAuto+0x28>)
 8003422:	2200      	movs	r2, #0
 8003424:	701a      	strb	r2, [r3, #0]
    stop_motor();
 8003426:	f7ff fbc6 	bl	8002bb6 <stop_motor>
}
 800342a:	bf00      	nop
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	2000051a 	.word	0x2000051a
 8003434:	20000563 	.word	0x20000563
 8003438:	20000562 	.word	0x20000562

0800343c <auto_tick>:

static void auto_tick(void)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b082      	sub	sp, #8
 8003440:	af00      	add	r7, sp, #0
    if (!autoActive)
 8003442:	4b54      	ldr	r3, [pc, #336]	@ (8003594 <auto_tick+0x158>)
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	b2db      	uxtb	r3, r3
 8003448:	f083 0301 	eor.w	r3, r3, #1
 800344c:	b2db      	uxtb	r3, r3
 800344e:	2b00      	cmp	r3, #0
 8003450:	f040 8095 	bne.w	800357e <auto_tick+0x142>
        return;

    uint32_t now = now_ms();
 8003454:	f7ff fb58 	bl	8002b08 <now_ms>
 8003458:	6078      	str	r0, [r7, #4]

    /* Global protections */
    if (isTankFull() ||
 800345a:	f7ff fbdd 	bl	8002c18 <isTankFull>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d10e      	bne.n	8003482 <auto_tick+0x46>
 8003464:	4b4c      	ldr	r3, [pc, #304]	@ (8003598 <auto_tick+0x15c>)
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	b2db      	uxtb	r3, r3
 800346a:	2b00      	cmp	r3, #0
 800346c:	d109      	bne.n	8003482 <auto_tick+0x46>
        senseOverLoad ||
 800346e:	4b4b      	ldr	r3, [pc, #300]	@ (800359c <auto_tick+0x160>)
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	b2db      	uxtb	r3, r3
 8003474:	2b00      	cmp	r3, #0
 8003476:	d104      	bne.n	8003482 <auto_tick+0x46>
        senseOverUnderVolt ||
 8003478:	4b49      	ldr	r3, [pc, #292]	@ (80035a0 <auto_tick+0x164>)
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b00      	cmp	r3, #0
 8003480:	d002      	beq.n	8003488 <auto_tick+0x4c>
        senseMaxRunReached)
    {
        ModelHandle_StopAuto();
 8003482:	f7ff ffc5 	bl	8003410 <ModelHandle_StopAuto>
        return;
 8003486:	e081      	b.n	800358c <auto_tick+0x150>
    }

    /* Maximum runtime protection */
    if (now - autoRunStart >= (auto_maxrun_min * 60000UL))
 8003488:	4b46      	ldr	r3, [pc, #280]	@ (80035a4 <auto_tick+0x168>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	1ad2      	subs	r2, r2, r3
 8003490:	4b45      	ldr	r3, [pc, #276]	@ (80035a8 <auto_tick+0x16c>)
 8003492:	881b      	ldrh	r3, [r3, #0]
 8003494:	4619      	mov	r1, r3
 8003496:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800349a:	fb01 f303 	mul.w	r3, r1, r3
 800349e:	429a      	cmp	r2, r3
 80034a0:	d305      	bcc.n	80034ae <auto_tick+0x72>
    {
        senseMaxRunReached = true;
 80034a2:	4b3f      	ldr	r3, [pc, #252]	@ (80035a0 <auto_tick+0x164>)
 80034a4:	2201      	movs	r2, #1
 80034a6:	701a      	strb	r2, [r3, #0]
        ModelHandle_StopAuto();
 80034a8:	f7ff ffb2 	bl	8003410 <ModelHandle_StopAuto>
        return;
 80034ac:	e06e      	b.n	800358c <auto_tick+0x150>
    }

    switch (autoState)
 80034ae:	4b3f      	ldr	r3, [pc, #252]	@ (80035ac <auto_tick+0x170>)
 80034b0:	781b      	ldrb	r3, [r3, #0]
 80034b2:	2b03      	cmp	r3, #3
 80034b4:	d036      	beq.n	8003524 <auto_tick+0xe8>
 80034b6:	2b03      	cmp	r3, #3
 80034b8:	dc63      	bgt.n	8003582 <auto_tick+0x146>
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d002      	beq.n	80034c4 <auto_tick+0x88>
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d009      	beq.n	80034d6 <auto_tick+0x9a>
                autoDeadline = now + (auto_gap_s * 1000UL);
            }
            break;

        default:
            break;
 80034c2:	e05e      	b.n	8003582 <auto_tick+0x146>
            if (now >= autoDeadline)
 80034c4:	4b3a      	ldr	r3, [pc, #232]	@ (80035b0 <auto_tick+0x174>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	687a      	ldr	r2, [r7, #4]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d35b      	bcc.n	8003586 <auto_tick+0x14a>
                autoState = AUTO_DRY_CHECK;
 80034ce:	4b37      	ldr	r3, [pc, #220]	@ (80035ac <auto_tick+0x170>)
 80034d0:	2202      	movs	r2, #2
 80034d2:	701a      	strb	r2, [r3, #0]
            break;
 80034d4:	e057      	b.n	8003586 <auto_tick+0x14a>
            ModelHandle_CheckDryRun();
 80034d6:	f7ff fbe9 	bl	8002cac <ModelHandle_CheckDryRun>
            if (senseDryRun)   // Water present
 80034da:	4b36      	ldr	r3, [pc, #216]	@ (80035b4 <auto_tick+0x178>)
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d00e      	beq.n	8003502 <auto_tick+0xc6>
                autoState = AUTO_ON_WAIT;
 80034e4:	4b31      	ldr	r3, [pc, #196]	@ (80035ac <auto_tick+0x170>)
 80034e6:	2201      	movs	r2, #1
 80034e8:	701a      	strb	r2, [r3, #0]
                autoDeadline = now + (auto_gap_s * 1000UL);
 80034ea:	4b33      	ldr	r3, [pc, #204]	@ (80035b8 <auto_tick+0x17c>)
 80034ec:	881b      	ldrh	r3, [r3, #0]
 80034ee:	461a      	mov	r2, r3
 80034f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80034f4:	fb03 f202 	mul.w	r2, r3, r2
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	4413      	add	r3, r2
 80034fc:	4a2c      	ldr	r2, [pc, #176]	@ (80035b0 <auto_tick+0x174>)
 80034fe:	6013      	str	r3, [r2, #0]
            break;
 8003500:	e044      	b.n	800358c <auto_tick+0x150>
                stop_motor();
 8003502:	f7ff fb58 	bl	8002bb6 <stop_motor>
                autoState = AUTO_OFF_WAIT;
 8003506:	4b29      	ldr	r3, [pc, #164]	@ (80035ac <auto_tick+0x170>)
 8003508:	2203      	movs	r2, #3
 800350a:	701a      	strb	r2, [r3, #0]
                autoDeadline = now + (auto_gap_s * 1000UL);
 800350c:	4b2a      	ldr	r3, [pc, #168]	@ (80035b8 <auto_tick+0x17c>)
 800350e:	881b      	ldrh	r3, [r3, #0]
 8003510:	461a      	mov	r2, r3
 8003512:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003516:	fb03 f202 	mul.w	r2, r3, r2
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4413      	add	r3, r2
 800351e:	4a24      	ldr	r2, [pc, #144]	@ (80035b0 <auto_tick+0x174>)
 8003520:	6013      	str	r3, [r2, #0]
            break;
 8003522:	e033      	b.n	800358c <auto_tick+0x150>
            if (now >= autoDeadline)
 8003524:	4b22      	ldr	r3, [pc, #136]	@ (80035b0 <auto_tick+0x174>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	429a      	cmp	r2, r3
 800352c:	d32d      	bcc.n	800358a <auto_tick+0x14e>
                auto_retry_count++;
 800352e:	4b23      	ldr	r3, [pc, #140]	@ (80035bc <auto_tick+0x180>)
 8003530:	781b      	ldrb	r3, [r3, #0]
 8003532:	3301      	adds	r3, #1
 8003534:	b2da      	uxtb	r2, r3
 8003536:	4b21      	ldr	r3, [pc, #132]	@ (80035bc <auto_tick+0x180>)
 8003538:	701a      	strb	r2, [r3, #0]
                if (auto_retry_limit != 0 &&
 800353a:	4b21      	ldr	r3, [pc, #132]	@ (80035c0 <auto_tick+0x184>)
 800353c:	881b      	ldrh	r3, [r3, #0]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d009      	beq.n	8003556 <auto_tick+0x11a>
                    auto_retry_count > auto_retry_limit)
 8003542:	4b1e      	ldr	r3, [pc, #120]	@ (80035bc <auto_tick+0x180>)
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	461a      	mov	r2, r3
 8003548:	4b1d      	ldr	r3, [pc, #116]	@ (80035c0 <auto_tick+0x184>)
 800354a:	881b      	ldrh	r3, [r3, #0]
                if (auto_retry_limit != 0 &&
 800354c:	429a      	cmp	r2, r3
 800354e:	d902      	bls.n	8003556 <auto_tick+0x11a>
                    ModelHandle_StopAuto();
 8003550:	f7ff ff5e 	bl	8003410 <ModelHandle_StopAuto>
                    return;
 8003554:	e01a      	b.n	800358c <auto_tick+0x150>
                start_motor();
 8003556:	f7ff fb27 	bl	8002ba8 <start_motor>
                autoRunStart = now;
 800355a:	4a12      	ldr	r2, [pc, #72]	@ (80035a4 <auto_tick+0x168>)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6013      	str	r3, [r2, #0]
                autoState = AUTO_ON_WAIT;
 8003560:	4b12      	ldr	r3, [pc, #72]	@ (80035ac <auto_tick+0x170>)
 8003562:	2201      	movs	r2, #1
 8003564:	701a      	strb	r2, [r3, #0]
                autoDeadline = now + (auto_gap_s * 1000UL);
 8003566:	4b14      	ldr	r3, [pc, #80]	@ (80035b8 <auto_tick+0x17c>)
 8003568:	881b      	ldrh	r3, [r3, #0]
 800356a:	461a      	mov	r2, r3
 800356c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003570:	fb03 f202 	mul.w	r2, r3, r2
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	4413      	add	r3, r2
 8003578:	4a0d      	ldr	r2, [pc, #52]	@ (80035b0 <auto_tick+0x174>)
 800357a:	6013      	str	r3, [r2, #0]
            break;
 800357c:	e005      	b.n	800358a <auto_tick+0x14e>
        return;
 800357e:	bf00      	nop
 8003580:	e004      	b.n	800358c <auto_tick+0x150>
            break;
 8003582:	bf00      	nop
 8003584:	e002      	b.n	800358c <auto_tick+0x150>
            break;
 8003586:	bf00      	nop
 8003588:	e000      	b.n	800358c <auto_tick+0x150>
            break;
 800358a:	bf00      	nop
    }
}
 800358c:	3708      	adds	r7, #8
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	2000051a 	.word	0x2000051a
 8003598:	2000051d 	.word	0x2000051d
 800359c:	2000051e 	.word	0x2000051e
 80035a0:	2000051f 	.word	0x2000051f
 80035a4:	20000568 	.word	0x20000568
 80035a8:	20000024 	.word	0x20000024
 80035ac:	20000563 	.word	0x20000563
 80035b0:	20000564 	.word	0x20000564
 80035b4:	2000051c 	.word	0x2000051c
 80035b8:	20000022 	.word	0x20000022
 80035bc:	20000562 	.word	0x20000562
 80035c0:	20000026 	.word	0x20000026

080035c4 <protections_tick>:
/***************************************************************
 *  ======================== PROTECTIONS ========================
 ***************************************************************/

static void protections_tick(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
    if (senseOverLoad || senseOverUnderVolt)
 80035c8:	4b06      	ldr	r3, [pc, #24]	@ (80035e4 <protections_tick+0x20>)
 80035ca:	781b      	ldrb	r3, [r3, #0]
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d104      	bne.n	80035dc <protections_tick+0x18>
 80035d2:	4b05      	ldr	r3, [pc, #20]	@ (80035e8 <protections_tick+0x24>)
 80035d4:	781b      	ldrb	r3, [r3, #0]
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d002      	beq.n	80035e2 <protections_tick+0x1e>
    {
        ModelHandle_StopAllModesAndMotor();
 80035dc:	f7ff fbba 	bl	8002d54 <ModelHandle_StopAllModesAndMotor>
        return;
 80035e0:	bf00      	nop
    }
}
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	2000051d 	.word	0x2000051d
 80035e8:	2000051e 	.word	0x2000051e

080035ec <leds_from_model>:
/***************************************************************
 *  ======================== LED SYSTEM =========================
 ***************************************************************/

static void leds_from_model(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0
    LED_ClearAllIntents();
 80035f0:	f7fe fcda 	bl	8001fa8 <LED_ClearAllIntents>

    /* MOTOR ON  GREEN solid */
    if (Motor_GetStatus())
 80035f4:	f7ff fae6 	bl	8002bc4 <Motor_GetStatus>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d004      	beq.n	8003608 <leds_from_model+0x1c>
        LED_SetIntent(LED_COLOR_GREEN, LED_MODE_STEADY, 0);
 80035fe:	2200      	movs	r2, #0
 8003600:	2101      	movs	r1, #1
 8003602:	2000      	movs	r0, #0
 8003604:	f7fe fcf0 	bl	8001fe8 <LED_SetIntent>

    /* DRY-RUN retry  GREEN blink */
    if (!senseDryRun && autoActive)
 8003608:	4b26      	ldr	r3, [pc, #152]	@ (80036a4 <leds_from_model+0xb8>)
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	b2db      	uxtb	r3, r3
 800360e:	f083 0301 	eor.w	r3, r3, #1
 8003612:	b2db      	uxtb	r3, r3
 8003614:	2b00      	cmp	r3, #0
 8003616:	d00a      	beq.n	800362e <leds_from_model+0x42>
 8003618:	4b23      	ldr	r3, [pc, #140]	@ (80036a8 <leds_from_model+0xbc>)
 800361a:	781b      	ldrb	r3, [r3, #0]
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2b00      	cmp	r3, #0
 8003620:	d005      	beq.n	800362e <leds_from_model+0x42>
        LED_SetIntent(LED_COLOR_GREEN, LED_MODE_BLINK, 350);
 8003622:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8003626:	2102      	movs	r1, #2
 8003628:	2000      	movs	r0, #0
 800362a:	f7fe fcdd 	bl	8001fe8 <LED_SetIntent>

    /* Motor stopped due to dry-run  RED solid */
    if (!senseDryRun && !Motor_GetStatus())
 800362e:	4b1d      	ldr	r3, [pc, #116]	@ (80036a4 <leds_from_model+0xb8>)
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	b2db      	uxtb	r3, r3
 8003634:	f083 0301 	eor.w	r3, r3, #1
 8003638:	b2db      	uxtb	r3, r3
 800363a:	2b00      	cmp	r3, #0
 800363c:	d00c      	beq.n	8003658 <leds_from_model+0x6c>
 800363e:	f7ff fac1 	bl	8002bc4 <Motor_GetStatus>
 8003642:	4603      	mov	r3, r0
 8003644:	f083 0301 	eor.w	r3, r3, #1
 8003648:	b2db      	uxtb	r3, r3
 800364a:	2b00      	cmp	r3, #0
 800364c:	d004      	beq.n	8003658 <leds_from_model+0x6c>
        LED_SetIntent(LED_COLOR_RED, LED_MODE_STEADY, 0);
 800364e:	2200      	movs	r2, #0
 8003650:	2101      	movs	r1, #1
 8003652:	2001      	movs	r0, #1
 8003654:	f7fe fcc8 	bl	8001fe8 <LED_SetIntent>

    /* Max-run reached  RED blink */
    if (senseMaxRunReached)
 8003658:	4b14      	ldr	r3, [pc, #80]	@ (80036ac <leds_from_model+0xc0>)
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	b2db      	uxtb	r3, r3
 800365e:	2b00      	cmp	r3, #0
 8003660:	d005      	beq.n	800366e <leds_from_model+0x82>
        LED_SetIntent(LED_COLOR_RED, LED_MODE_BLINK, 300);
 8003662:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003666:	2102      	movs	r1, #2
 8003668:	2001      	movs	r0, #1
 800366a:	f7fe fcbd 	bl	8001fe8 <LED_SetIntent>

    /* Overload  BLUE blink */
    if (senseOverLoad)
 800366e:	4b10      	ldr	r3, [pc, #64]	@ (80036b0 <leds_from_model+0xc4>)
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	b2db      	uxtb	r3, r3
 8003674:	2b00      	cmp	r3, #0
 8003676:	d005      	beq.n	8003684 <leds_from_model+0x98>
        LED_SetIntent(LED_COLOR_BLUE, LED_MODE_BLINK, 350);
 8003678:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800367c:	2102      	movs	r1, #2
 800367e:	2002      	movs	r0, #2
 8003680:	f7fe fcb2 	bl	8001fe8 <LED_SetIntent>

    /* Voltage faults  PURPLE blink */
    if (senseOverUnderVolt)
 8003684:	4b0b      	ldr	r3, [pc, #44]	@ (80036b4 <leds_from_model+0xc8>)
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	b2db      	uxtb	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d005      	beq.n	800369a <leds_from_model+0xae>
        LED_SetIntent(LED_COLOR_PURPLE, LED_MODE_BLINK, 350);
 800368e:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8003692:	2102      	movs	r1, #2
 8003694:	2003      	movs	r0, #3
 8003696:	f7fe fca7 	bl	8001fe8 <LED_SetIntent>

    LED_ApplyIntents();
 800369a:	f7fe fcc5 	bl	8002028 <LED_ApplyIntents>
}
 800369e:	bf00      	nop
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	2000051c 	.word	0x2000051c
 80036a8:	2000051a 	.word	0x2000051a
 80036ac:	2000051f 	.word	0x2000051f
 80036b0:	2000051d 	.word	0x2000051d
 80036b4:	2000051e 	.word	0x2000051e

080036b8 <ModelHandle_Process>:

/* ============================================================
   MAIN PROCESS LOOP  MASTER FSM
   ============================================================ */
void ModelHandle_Process(void)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
    uint32_t now = now_ms();
 80036be:	f7ff fa23 	bl	8002b08 <now_ms>
 80036c2:	6078      	str	r0, [r7, #4]

    /* First, always evaluate protections */
    protections_tick();
 80036c4:	f7ff ff7e 	bl	80035c4 <protections_tick>

    /* Twist schedule (HH:MM) */
    twist_time_logic();
 80036c8:	f7ff fcf8 	bl	80030bc <twist_time_logic>

    /***********************************************************
     * AUTO MODE
     ***********************************************************/
    if (autoActive)
 80036cc:	4b2c      	ldr	r3, [pc, #176]	@ (8003780 <ModelHandle_Process+0xc8>)
 80036ce:	781b      	ldrb	r3, [r3, #0]
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d004      	beq.n	80036e0 <ModelHandle_Process+0x28>
    {
        auto_tick();
 80036d6:	f7ff feb1 	bl	800343c <auto_tick>
        leds_from_model();
 80036da:	f7ff ff87 	bl	80035ec <leds_from_model>
        return; // IMPORTANT: prevent double processing
 80036de:	e04c      	b.n	800377a <ModelHandle_Process+0xc2>
    }

    /***********************************************************
     * SEMI-AUTO MODE
     ***********************************************************/
    if (semiAutoActive)
 80036e0:	4b28      	ldr	r3, [pc, #160]	@ (8003784 <ModelHandle_Process+0xcc>)
 80036e2:	781b      	ldrb	r3, [r3, #0]
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d01d      	beq.n	8003726 <ModelHandle_Process+0x6e>
    {
        senseDryRun = true;
 80036ea:	4b27      	ldr	r3, [pc, #156]	@ (8003788 <ModelHandle_Process+0xd0>)
 80036ec:	2201      	movs	r2, #1
 80036ee:	701a      	strb	r2, [r3, #0]

        if (!isTankFull())
 80036f0:	f7ff fa92 	bl	8002c18 <isTankFull>
 80036f4:	4603      	mov	r3, r0
 80036f6:	f083 0301 	eor.w	r3, r3, #1
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d00a      	beq.n	8003716 <ModelHandle_Process+0x5e>
        {
            if (!Motor_GetStatus())
 8003700:	f7ff fa60 	bl	8002bc4 <Motor_GetStatus>
 8003704:	4603      	mov	r3, r0
 8003706:	f083 0301 	eor.w	r3, r3, #1
 800370a:	b2db      	uxtb	r3, r3
 800370c:	2b00      	cmp	r3, #0
 800370e:	d007      	beq.n	8003720 <ModelHandle_Process+0x68>
                start_motor();
 8003710:	f7ff fa4a 	bl	8002ba8 <start_motor>
 8003714:	e004      	b.n	8003720 <ModelHandle_Process+0x68>
        }
        else
        {
            stop_motor();
 8003716:	f7ff fa4e 	bl	8002bb6 <stop_motor>
            semiAutoActive = false; // auto-terminate once tank full
 800371a:	4b1a      	ldr	r3, [pc, #104]	@ (8003784 <ModelHandle_Process+0xcc>)
 800371c:	2200      	movs	r2, #0
 800371e:	701a      	strb	r2, [r3, #0]
        }

        leds_from_model();
 8003720:	f7ff ff64 	bl	80035ec <leds_from_model>
        return;
 8003724:	e029      	b.n	800377a <ModelHandle_Process+0xc2>
    }

    /***********************************************************
     * TIMER MODE
     ***********************************************************/
    if (timerActive)
 8003726:	4b19      	ldr	r3, [pc, #100]	@ (800378c <ModelHandle_Process+0xd4>)
 8003728:	781b      	ldrb	r3, [r3, #0]
 800372a:	b2db      	uxtb	r3, r3
 800372c:	2b00      	cmp	r3, #0
 800372e:	d004      	beq.n	800373a <ModelHandle_Process+0x82>
    {
        timer_tick();
 8003730:	f7ff fe2a 	bl	8003388 <timer_tick>
        leds_from_model();
 8003734:	f7ff ff5a 	bl	80035ec <leds_from_model>
        return;
 8003738:	e01f      	b.n	800377a <ModelHandle_Process+0xc2>
    }

    /***********************************************************
     * COUNTDOWN MODE
     ***********************************************************/
    if (countdownActive)
 800373a:	4b15      	ldr	r3, [pc, #84]	@ (8003790 <ModelHandle_Process+0xd8>)
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	b2db      	uxtb	r3, r3
 8003740:	2b00      	cmp	r3, #0
 8003742:	d004      	beq.n	800374e <ModelHandle_Process+0x96>
    {
        countdown_tick();
 8003744:	f7ff fc24 	bl	8002f90 <countdown_tick>
        leds_from_model();
 8003748:	f7ff ff50 	bl	80035ec <leds_from_model>
        return;
 800374c:	e015      	b.n	800377a <ModelHandle_Process+0xc2>
    }

    /***********************************************************
     * TWIST MODE (duration-phase)
     ***********************************************************/
    if (twistActive)
 800374e:	4b11      	ldr	r3, [pc, #68]	@ (8003794 <ModelHandle_Process+0xdc>)
 8003750:	781b      	ldrb	r3, [r3, #0]
 8003752:	b2db      	uxtb	r3, r3
 8003754:	2b00      	cmp	r3, #0
 8003756:	d004      	beq.n	8003762 <ModelHandle_Process+0xaa>
    {
        twist_tick();
 8003758:	f7ff fd06 	bl	8003168 <twist_tick>
        leds_from_model();
 800375c:	f7ff ff46 	bl	80035ec <leds_from_model>
        return;
 8003760:	e00b      	b.n	800377a <ModelHandle_Process+0xc2>
    }

    /***********************************************************
     * MANUAL MODE
     ***********************************************************/
    if (manualActive)
 8003762:	4b0d      	ldr	r3, [pc, #52]	@ (8003798 <ModelHandle_Process+0xe0>)
 8003764:	781b      	ldrb	r3, [r3, #0]
 8003766:	b2db      	uxtb	r3, r3
 8003768:	2b00      	cmp	r3, #0
 800376a:	d002      	beq.n	8003772 <ModelHandle_Process+0xba>
    {
        leds_from_model();
 800376c:	f7ff ff3e 	bl	80035ec <leds_from_model>
        return;
 8003770:	e003      	b.n	800377a <ModelHandle_Process+0xc2>
    }

    /***********************************************************
     * NO ACTIVE MODE
     ***********************************************************/
    stop_motor();
 8003772:	f7ff fa20 	bl	8002bb6 <stop_motor>
    leds_from_model();
 8003776:	f7ff ff39 	bl	80035ec <leds_from_model>
}
 800377a:	3708      	adds	r7, #8
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}
 8003780:	2000051a 	.word	0x2000051a
 8003784:	20000516 	.word	0x20000516
 8003788:	2000051c 	.word	0x2000051c
 800378c:	20000519 	.word	0x20000519
 8003790:	20000517 	.word	0x20000517
 8003794:	20000518 	.word	0x20000518
 8003798:	20000515 	.word	0x20000515

0800379c <ModelHandle_SetAutoSettings>:
   AUTO SETTINGS UPDATE
   ============================================================ */
void ModelHandle_SetAutoSettings(uint16_t gap_s,
                                 uint16_t maxrun_min,
                                 uint8_t retry_count)
{
 800379c:	b480      	push	{r7}
 800379e:	b083      	sub	sp, #12
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	4603      	mov	r3, r0
 80037a4:	80fb      	strh	r3, [r7, #6]
 80037a6:	460b      	mov	r3, r1
 80037a8:	80bb      	strh	r3, [r7, #4]
 80037aa:	4613      	mov	r3, r2
 80037ac:	70fb      	strb	r3, [r7, #3]
    auto_gap_s       = gap_s;
 80037ae:	4a09      	ldr	r2, [pc, #36]	@ (80037d4 <ModelHandle_SetAutoSettings+0x38>)
 80037b0:	88fb      	ldrh	r3, [r7, #6]
 80037b2:	8013      	strh	r3, [r2, #0]
    auto_maxrun_min  = maxrun_min;
 80037b4:	4a08      	ldr	r2, [pc, #32]	@ (80037d8 <ModelHandle_SetAutoSettings+0x3c>)
 80037b6:	88bb      	ldrh	r3, [r7, #4]
 80037b8:	8013      	strh	r3, [r2, #0]
    auto_retry_limit = retry_count;
 80037ba:	78fb      	ldrb	r3, [r7, #3]
 80037bc:	b29a      	uxth	r2, r3
 80037be:	4b07      	ldr	r3, [pc, #28]	@ (80037dc <ModelHandle_SetAutoSettings+0x40>)
 80037c0:	801a      	strh	r2, [r3, #0]
    auto_retry_count = 0;
 80037c2:	4b07      	ldr	r3, [pc, #28]	@ (80037e0 <ModelHandle_SetAutoSettings+0x44>)
 80037c4:	2200      	movs	r2, #0
 80037c6:	701a      	strb	r2, [r3, #0]
}
 80037c8:	bf00      	nop
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bc80      	pop	{r7}
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	20000022 	.word	0x20000022
 80037d8:	20000024 	.word	0x20000024
 80037dc:	20000026 	.word	0x20000026
 80037e0:	20000562 	.word	0x20000562

080037e4 <Relay_Init>:
    { Relay2_GPIO_Port, Relay2_Pin },
    { Relay3_GPIO_Port, Relay3_Pin }
};

void Relay_Init(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b086      	sub	sp, #24
 80037e8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037ea:	1d3b      	adds	r3, r7, #4
 80037ec:	2200      	movs	r2, #0
 80037ee:	601a      	str	r2, [r3, #0]
 80037f0:	605a      	str	r2, [r3, #4]
 80037f2:	609a      	str	r2, [r3, #8]
 80037f4:	60da      	str	r2, [r3, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037f6:	4b1e      	ldr	r3, [pc, #120]	@ (8003870 <Relay_Init+0x8c>)
 80037f8:	699b      	ldr	r3, [r3, #24]
 80037fa:	4a1d      	ldr	r2, [pc, #116]	@ (8003870 <Relay_Init+0x8c>)
 80037fc:	f043 0308 	orr.w	r3, r3, #8
 8003800:	6193      	str	r3, [r2, #24]
 8003802:	4b1b      	ldr	r3, [pc, #108]	@ (8003870 <Relay_Init+0x8c>)
 8003804:	699b      	ldr	r3, [r3, #24]
 8003806:	f003 0308 	and.w	r3, r3, #8
 800380a:	603b      	str	r3, [r7, #0]
 800380c:	683b      	ldr	r3, [r7, #0]

    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 800380e:	2301      	movs	r3, #1
 8003810:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8003812:	2300      	movs	r3, #0
 8003814:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003816:	2302      	movs	r3, #2
 8003818:	613b      	str	r3, [r7, #16]

    for (int i = 0; i < NUM_RELAYS; i++) {
 800381a:	2300      	movs	r3, #0
 800381c:	617b      	str	r3, [r7, #20]
 800381e:	e01e      	b.n	800385e <Relay_Init+0x7a>
        GPIO_InitStruct.Pin = relays[i].pin;
 8003820:	4a14      	ldr	r2, [pc, #80]	@ (8003874 <Relay_Init+0x90>)
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	00db      	lsls	r3, r3, #3
 8003826:	4413      	add	r3, r2
 8003828:	889b      	ldrh	r3, [r3, #4]
 800382a:	607b      	str	r3, [r7, #4]
        HAL_GPIO_Init(relays[i].port, &GPIO_InitStruct);
 800382c:	4a11      	ldr	r2, [pc, #68]	@ (8003874 <Relay_Init+0x90>)
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003834:	1d3a      	adds	r2, r7, #4
 8003836:	4611      	mov	r1, r2
 8003838:	4618      	mov	r0, r3
 800383a:	f003 fd8d 	bl	8007358 <HAL_GPIO_Init>
        // Ensure relays are off initially
        HAL_GPIO_WritePin(relays[i].port, relays[i].pin,
 800383e:	4a0d      	ldr	r2, [pc, #52]	@ (8003874 <Relay_Init+0x90>)
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8003846:	4a0b      	ldr	r2, [pc, #44]	@ (8003874 <Relay_Init+0x90>)
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	00db      	lsls	r3, r3, #3
 800384c:	4413      	add	r3, r2
 800384e:	889b      	ldrh	r3, [r3, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	4619      	mov	r1, r3
 8003854:	f003 ff1b 	bl	800768e <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_RELAYS; i++) {
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	3301      	adds	r3, #1
 800385c:	617b      	str	r3, [r7, #20]
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	2b02      	cmp	r3, #2
 8003862:	dddd      	ble.n	8003820 <Relay_Init+0x3c>
                          (RELAY_ACTIVE_STATE == GPIO_PIN_SET) ? GPIO_PIN_RESET : GPIO_PIN_SET);
    }
}
 8003864:	bf00      	nop
 8003866:	bf00      	nop
 8003868:	3718      	adds	r7, #24
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	40021000 	.word	0x40021000
 8003874:	0800eabc 	.word	0x0800eabc

08003878 <Relay_Set>:

void Relay_Set(uint8_t relay_no, bool on)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	4603      	mov	r3, r0
 8003880:	460a      	mov	r2, r1
 8003882:	71fb      	strb	r3, [r7, #7]
 8003884:	4613      	mov	r3, r2
 8003886:	71bb      	strb	r3, [r7, #6]
    if (relay_no == 0 || relay_no > NUM_RELAYS) return;
 8003888:	79fb      	ldrb	r3, [r7, #7]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d012      	beq.n	80038b4 <Relay_Set+0x3c>
 800388e:	79fb      	ldrb	r3, [r7, #7]
 8003890:	2b03      	cmp	r3, #3
 8003892:	d80f      	bhi.n	80038b4 <Relay_Set+0x3c>

    HAL_GPIO_WritePin(relays[relay_no - 1].port,
 8003894:	79fb      	ldrb	r3, [r7, #7]
 8003896:	3b01      	subs	r3, #1
 8003898:	4a08      	ldr	r2, [pc, #32]	@ (80038bc <Relay_Set+0x44>)
 800389a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
                      relays[relay_no - 1].pin,
 800389e:	79fb      	ldrb	r3, [r7, #7]
 80038a0:	3b01      	subs	r3, #1
 80038a2:	4a06      	ldr	r2, [pc, #24]	@ (80038bc <Relay_Set+0x44>)
 80038a4:	00db      	lsls	r3, r3, #3
 80038a6:	4413      	add	r3, r2
 80038a8:	889b      	ldrh	r3, [r3, #4]
    HAL_GPIO_WritePin(relays[relay_no - 1].port,
 80038aa:	79ba      	ldrb	r2, [r7, #6]
 80038ac:	4619      	mov	r1, r3
 80038ae:	f003 feee 	bl	800768e <HAL_GPIO_WritePin>
 80038b2:	e000      	b.n	80038b6 <Relay_Set+0x3e>
    if (relay_no == 0 || relay_no > NUM_RELAYS) return;
 80038b4:	bf00      	nop
                      on ? RELAY_ACTIVE_STATE :
                           (RELAY_ACTIVE_STATE == GPIO_PIN_SET ? GPIO_PIN_RESET : GPIO_PIN_SET));
}
 80038b6:	3708      	adds	r7, #8
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	0800eabc 	.word	0x0800eabc

080038c0 <bcd2dec>:
{
    return ((v / 10) << 4) | (v % 10);
}

static uint8_t bcd2dec(uint8_t v)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b083      	sub	sp, #12
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	4603      	mov	r3, r0
 80038c8:	71fb      	strb	r3, [r7, #7]
    return ((v >> 4) * 10) + (v & 0x0F);
 80038ca:	79fb      	ldrb	r3, [r7, #7]
 80038cc:	091b      	lsrs	r3, r3, #4
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	461a      	mov	r2, r3
 80038d2:	0092      	lsls	r2, r2, #2
 80038d4:	4413      	add	r3, r2
 80038d6:	005b      	lsls	r3, r3, #1
 80038d8:	b2da      	uxtb	r2, r3
 80038da:	79fb      	ldrb	r3, [r7, #7]
 80038dc:	f003 030f 	and.w	r3, r3, #15
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	4413      	add	r3, r2
 80038e4:	b2db      	uxtb	r3, r3
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	370c      	adds	r7, #12
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bc80      	pop	{r7}
 80038ee:	4770      	bx	lr

080038f0 <RTC_Init>:

/* ======================================================================
   RTC INIT  MUST BE CALLED ONCE AFTER LCD INIT
   ====================================================================== */
void RTC_Init(void)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b086      	sub	sp, #24
 80038f4:	af04      	add	r7, sp, #16
    uint8_t sec = 0;
 80038f6:	2300      	movs	r3, #0
 80038f8:	71fb      	strb	r3, [r7, #7]

    /* Check device */
    if (HAL_I2C_IsDeviceReady(&hi2c2, DS1307_8BIT_ADDR, 3, 100) != HAL_OK)
 80038fa:	2364      	movs	r3, #100	@ 0x64
 80038fc:	2203      	movs	r2, #3
 80038fe:	21d0      	movs	r1, #208	@ 0xd0
 8003900:	481d      	ldr	r0, [pc, #116]	@ (8003978 <RTC_Init+0x88>)
 8003902:	f004 fc8d 	bl	8008220 <HAL_I2C_IsDeviceReady>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d003      	beq.n	8003914 <RTC_Init+0x24>
    {
        printf(" DS1307 NOT found at 0x68\r\n");
 800390c:	481b      	ldr	r0, [pc, #108]	@ (800397c <RTC_Init+0x8c>)
 800390e:	f008 fc0d 	bl	800c12c <puts>
        return;
 8003912:	e02d      	b.n	8003970 <RTC_Init+0x80>
    }

    printf(" DS1307 detected at 0x68\r\n");
 8003914:	481a      	ldr	r0, [pc, #104]	@ (8003980 <RTC_Init+0x90>)
 8003916:	f008 fc09 	bl	800c12c <puts>

    /* Read seconds register */
    if (HAL_I2C_Mem_Read(&hi2c2, DS1307_8BIT_ADDR,
 800391a:	2364      	movs	r3, #100	@ 0x64
 800391c:	9302      	str	r3, [sp, #8]
 800391e:	2301      	movs	r3, #1
 8003920:	9301      	str	r3, [sp, #4]
 8003922:	1dfb      	adds	r3, r7, #7
 8003924:	9300      	str	r3, [sp, #0]
 8003926:	2301      	movs	r3, #1
 8003928:	2200      	movs	r2, #0
 800392a:	21d0      	movs	r1, #208	@ 0xd0
 800392c:	4812      	ldr	r0, [pc, #72]	@ (8003978 <RTC_Init+0x88>)
 800392e:	f004 fa03 	bl	8007d38 <HAL_I2C_Mem_Read>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d003      	beq.n	8003940 <RTC_Init+0x50>
                         0x00, I2C_MEMADD_SIZE_8BIT,
                         &sec, 1, 100) != HAL_OK)
    {
        printf(" RTC READ FAIL\r\n");
 8003938:	4812      	ldr	r0, [pc, #72]	@ (8003984 <RTC_Init+0x94>)
 800393a:	f008 fbf7 	bl	800c12c <puts>
        return;
 800393e:	e017      	b.n	8003970 <RTC_Init+0x80>
    }

    /* CH BIT FIX  START OSCILLATOR */
    if (sec & 0x80)
 8003940:	79fb      	ldrb	r3, [r7, #7]
 8003942:	b25b      	sxtb	r3, r3
 8003944:	2b00      	cmp	r3, #0
 8003946:	da13      	bge.n	8003970 <RTC_Init+0x80>
    {
        sec &= 0x7F;
 8003948:	79fb      	ldrb	r3, [r7, #7]
 800394a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800394e:	b2db      	uxtb	r3, r3
 8003950:	71fb      	strb	r3, [r7, #7]
        HAL_I2C_Mem_Write(&hi2c2, DS1307_8BIT_ADDR,
 8003952:	2364      	movs	r3, #100	@ 0x64
 8003954:	9302      	str	r3, [sp, #8]
 8003956:	2301      	movs	r3, #1
 8003958:	9301      	str	r3, [sp, #4]
 800395a:	1dfb      	adds	r3, r7, #7
 800395c:	9300      	str	r3, [sp, #0]
 800395e:	2301      	movs	r3, #1
 8003960:	2200      	movs	r2, #0
 8003962:	21d0      	movs	r1, #208	@ 0xd0
 8003964:	4804      	ldr	r0, [pc, #16]	@ (8003978 <RTC_Init+0x88>)
 8003966:	f004 f8ed 	bl	8007b44 <HAL_I2C_Mem_Write>
                          0x00, I2C_MEMADD_SIZE_8BIT,
                          &sec, 1, 100);
        HAL_Delay(20);
 800396a:	2014      	movs	r0, #20
 800396c:	f002 fd2e 	bl	80063cc <HAL_Delay>
    }
}
 8003970:	3708      	adds	r7, #8
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	20000358 	.word	0x20000358
 800397c:	0800e5e8 	.word	0x0800e5e8
 8003980:	0800e608 	.word	0x0800e608
 8003984:	0800e628 	.word	0x0800e628

08003988 <RTC_GetTimeDate>:

/* ======================================================================
   READ FULL DATE/TIME
   ====================================================================== */
void RTC_GetTimeDate(void)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b086      	sub	sp, #24
 800398c:	af04      	add	r7, sp, #16
    uint8_t buf[7];

    /* READ ALL 7 BYTES IN ONE SHOT */
    if (HAL_I2C_Mem_Read(&hi2c2, DS1307_8BIT_ADDR,
 800398e:	23c8      	movs	r3, #200	@ 0xc8
 8003990:	9302      	str	r3, [sp, #8]
 8003992:	2307      	movs	r3, #7
 8003994:	9301      	str	r3, [sp, #4]
 8003996:	463b      	mov	r3, r7
 8003998:	9300      	str	r3, [sp, #0]
 800399a:	2301      	movs	r3, #1
 800399c:	2200      	movs	r2, #0
 800399e:	21d0      	movs	r1, #208	@ 0xd0
 80039a0:	4826      	ldr	r0, [pc, #152]	@ (8003a3c <RTC_GetTimeDate+0xb4>)
 80039a2:	f004 f9c9 	bl	8007d38 <HAL_I2C_Mem_Read>
 80039a6:	4603      	mov	r3, r0
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d003      	beq.n	80039b4 <RTC_GetTimeDate+0x2c>
                         0x00, I2C_MEMADD_SIZE_8BIT,
                         buf, 7, 200) != HAL_OK)
    {
        printf("RTC READ FAIL\r\n");
 80039ac:	4824      	ldr	r0, [pc, #144]	@ (8003a40 <RTC_GetTimeDate+0xb8>)
 80039ae:	f008 fbbd 	bl	800c12c <puts>
 80039b2:	e03f      	b.n	8003a34 <RTC_GetTimeDate+0xac>
        return;
    }

    time.sec   = bcd2dec(buf[0] & 0x7F);
 80039b4:	783b      	ldrb	r3, [r7, #0]
 80039b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	4618      	mov	r0, r3
 80039be:	f7ff ff7f 	bl	80038c0 <bcd2dec>
 80039c2:	4603      	mov	r3, r0
 80039c4:	461a      	mov	r2, r3
 80039c6:	4b1f      	ldr	r3, [pc, #124]	@ (8003a44 <RTC_GetTimeDate+0xbc>)
 80039c8:	701a      	strb	r2, [r3, #0]
    time.min   = bcd2dec(buf[1]);
 80039ca:	787b      	ldrb	r3, [r7, #1]
 80039cc:	4618      	mov	r0, r3
 80039ce:	f7ff ff77 	bl	80038c0 <bcd2dec>
 80039d2:	4603      	mov	r3, r0
 80039d4:	461a      	mov	r2, r3
 80039d6:	4b1b      	ldr	r3, [pc, #108]	@ (8003a44 <RTC_GetTimeDate+0xbc>)
 80039d8:	705a      	strb	r2, [r3, #1]
    time.hour  = bcd2dec(buf[2] & 0x3F);
 80039da:	78bb      	ldrb	r3, [r7, #2]
 80039dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	4618      	mov	r0, r3
 80039e4:	f7ff ff6c 	bl	80038c0 <bcd2dec>
 80039e8:	4603      	mov	r3, r0
 80039ea:	461a      	mov	r2, r3
 80039ec:	4b15      	ldr	r3, [pc, #84]	@ (8003a44 <RTC_GetTimeDate+0xbc>)
 80039ee:	709a      	strb	r2, [r3, #2]
    time.dow   = bcd2dec(buf[3]);
 80039f0:	78fb      	ldrb	r3, [r7, #3]
 80039f2:	4618      	mov	r0, r3
 80039f4:	f7ff ff64 	bl	80038c0 <bcd2dec>
 80039f8:	4603      	mov	r3, r0
 80039fa:	461a      	mov	r2, r3
 80039fc:	4b11      	ldr	r3, [pc, #68]	@ (8003a44 <RTC_GetTimeDate+0xbc>)
 80039fe:	70da      	strb	r2, [r3, #3]
    time.dom   = bcd2dec(buf[4]);
 8003a00:	793b      	ldrb	r3, [r7, #4]
 8003a02:	4618      	mov	r0, r3
 8003a04:	f7ff ff5c 	bl	80038c0 <bcd2dec>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8003a44 <RTC_GetTimeDate+0xbc>)
 8003a0e:	711a      	strb	r2, [r3, #4]
    time.month = bcd2dec(buf[5]);
 8003a10:	797b      	ldrb	r3, [r7, #5]
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7ff ff54 	bl	80038c0 <bcd2dec>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	4b09      	ldr	r3, [pc, #36]	@ (8003a44 <RTC_GetTimeDate+0xbc>)
 8003a1e:	715a      	strb	r2, [r3, #5]
    time.year  = 2000 + bcd2dec(buf[6]);  // FULL YEAR RESTORED (2025)
 8003a20:	79bb      	ldrb	r3, [r7, #6]
 8003a22:	4618      	mov	r0, r3
 8003a24:	f7ff ff4c 	bl	80038c0 <bcd2dec>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8003a2e:	b29a      	uxth	r2, r3
 8003a30:	4b04      	ldr	r3, [pc, #16]	@ (8003a44 <RTC_GetTimeDate+0xbc>)
 8003a32:	80da      	strh	r2, [r3, #6]
}
 8003a34:	3708      	adds	r7, #8
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	20000358 	.word	0x20000358
 8003a40:	0800e63c 	.word	0x0800e63c
 8003a44:	20000574 	.word	0x20000574

08003a48 <refreshInactivityTimer>:

/* ================================================================
   HELPERS
   ================================================================ */

static inline void refreshInactivityTimer(void){
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	af00      	add	r7, sp, #0
    lastUserAction = HAL_GetTick();
 8003a4c:	f002 fcb4 	bl	80063b8 <HAL_GetTick>
 8003a50:	4603      	mov	r3, r0
 8003a52:	4a02      	ldr	r2, [pc, #8]	@ (8003a5c <refreshInactivityTimer+0x14>)
 8003a54:	6013      	str	r3, [r2, #0]
}
 8003a56:	bf00      	nop
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	20000588 	.word	0x20000588

08003a60 <lcd_line>:

static inline void lcd_line(uint8_t row, const char* s){
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b088      	sub	sp, #32
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	4603      	mov	r3, r0
 8003a68:	6039      	str	r1, [r7, #0]
 8003a6a:	71fb      	strb	r3, [r7, #7]
    char buf[17];
    snprintf(buf, sizeof(buf), "%-16.16s", s);
 8003a6c:	f107 000c 	add.w	r0, r7, #12
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	4a09      	ldr	r2, [pc, #36]	@ (8003a98 <lcd_line+0x38>)
 8003a74:	2111      	movs	r1, #17
 8003a76:	f008 fb61 	bl	800c13c <sniprintf>
    lcd_put_cur(row, 0);
 8003a7a:	79fb      	ldrb	r3, [r7, #7]
 8003a7c:	2100      	movs	r1, #0
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7fe f93e 	bl	8001d00 <lcd_put_cur>
    lcd_send_string(buf);
 8003a84:	f107 030c 	add.w	r3, r7, #12
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7fe f953 	bl	8001d34 <lcd_send_string>
}
 8003a8e:	bf00      	nop
 8003a90:	3720      	adds	r7, #32
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	0800e684 	.word	0x0800e684

08003a9c <lcd_line0>:

static inline void lcd_line0(const char* s){ lcd_line(0,s); }
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	6879      	ldr	r1, [r7, #4]
 8003aa6:	2000      	movs	r0, #0
 8003aa8:	f7ff ffda 	bl	8003a60 <lcd_line>
 8003aac:	bf00      	nop
 8003aae:	3708      	adds	r7, #8
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <lcd_line1>:
static inline void lcd_line1(const char* s){ lcd_line(1,s); }
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6879      	ldr	r1, [r7, #4]
 8003abe:	2001      	movs	r0, #1
 8003ac0:	f7ff ffce 	bl	8003a60 <lcd_line>
 8003ac4:	bf00      	nop
 8003ac6:	3708      	adds	r7, #8
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <lcd_val_next>:

static inline void lcd_val_next(uint16_t v){
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b088      	sub	sp, #32
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	80fb      	strh	r3, [r7, #6]
    char buf[17];
    snprintf(buf, sizeof(buf), "val:%03u   Next>", v);
 8003ad6:	88fb      	ldrh	r3, [r7, #6]
 8003ad8:	f107 000c 	add.w	r0, r7, #12
 8003adc:	4a06      	ldr	r2, [pc, #24]	@ (8003af8 <lcd_val_next+0x2c>)
 8003ade:	2111      	movs	r1, #17
 8003ae0:	f008 fb2c 	bl	800c13c <sniprintf>
    lcd_line1(buf);
 8003ae4:	f107 030c 	add.w	r3, r7, #12
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f7ff ffe3 	bl	8003ab4 <lcd_line1>
}
 8003aee:	bf00      	nop
 8003af0:	3720      	adds	r7, #32
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	0800e690 	.word	0x0800e690

08003afc <Screen_Init>:
/* ================================================================
   SCREEN INIT
   ================================================================ */

void Screen_Init(void)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
    lcd_init();
 8003b02:	f7fe f92c 	bl	8001d5e <lcd_init>
    ui = UI_WELCOME;
 8003b06:	4b1a      	ldr	r3, [pc, #104]	@ (8003b70 <Screen_Init+0x74>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	701a      	strb	r2, [r3, #0]
    lastLcdUpdateTime = HAL_GetTick();
 8003b0c:	f002 fc54 	bl	80063b8 <HAL_GetTick>
 8003b10:	4603      	mov	r3, r0
 8003b12:	4a18      	ldr	r2, [pc, #96]	@ (8003b74 <Screen_Init+0x78>)
 8003b14:	6013      	str	r3, [r2, #0]
    screenNeedsRefresh = true;
 8003b16:	4b18      	ldr	r3, [pc, #96]	@ (8003b78 <Screen_Init+0x7c>)
 8003b18:	2201      	movs	r2, #1
 8003b1a:	701a      	strb	r2, [r3, #0]
    cursorVisible = true;
 8003b1c:	4b17      	ldr	r3, [pc, #92]	@ (8003b7c <Screen_Init+0x80>)
 8003b1e:	2201      	movs	r2, #1
 8003b20:	701a      	strb	r2, [r3, #0]

    for (int i = 0; i < 4; i++){
 8003b22:	2300      	movs	r3, #0
 8003b24:	607b      	str	r3, [r7, #4]
 8003b26:	e00c      	b.n	8003b42 <Screen_Init+0x46>
        sw_press_start[i] = 0;
 8003b28:	4a15      	ldr	r2, [pc, #84]	@ (8003b80 <Screen_Init+0x84>)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2100      	movs	r1, #0
 8003b2e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        sw_long_issued[i] = false;
 8003b32:	4a14      	ldr	r2, [pc, #80]	@ (8003b84 <Screen_Init+0x88>)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	4413      	add	r3, r2
 8003b38:	2200      	movs	r2, #0
 8003b3a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++){
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	3301      	adds	r3, #1
 8003b40:	607b      	str	r3, [r7, #4]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2b03      	cmp	r3, #3
 8003b46:	ddef      	ble.n	8003b28 <Screen_Init+0x2c>
    }

    lcd_clear();
 8003b48:	f7fe f8d0 	bl	8001cec <lcd_clear>
    lcd_put_cur(0,0);
 8003b4c:	2100      	movs	r1, #0
 8003b4e:	2000      	movs	r0, #0
 8003b50:	f7fe f8d6 	bl	8001d00 <lcd_put_cur>
    lcd_send_string("   HELONIX");
 8003b54:	480c      	ldr	r0, [pc, #48]	@ (8003b88 <Screen_Init+0x8c>)
 8003b56:	f7fe f8ed 	bl	8001d34 <lcd_send_string>
    lcd_put_cur(1,0);
 8003b5a:	2100      	movs	r1, #0
 8003b5c:	2001      	movs	r0, #1
 8003b5e:	f7fe f8cf 	bl	8001d00 <lcd_put_cur>
    lcd_send_string(" IntelligentSys");
 8003b62:	480a      	ldr	r0, [pc, #40]	@ (8003b8c <Screen_Init+0x90>)
 8003b64:	f7fe f8e6 	bl	8001d34 <lcd_send_string>
}
 8003b68:	bf00      	nop
 8003b6a:	3708      	adds	r7, #8
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	2000057c 	.word	0x2000057c
 8003b74:	20000584 	.word	0x20000584
 8003b78:	2000057d 	.word	0x2000057d
 8003b7c:	20000029 	.word	0x20000029
 8003b80:	2000058c 	.word	0x2000058c
 8003b84:	2000059c 	.word	0x2000059c
 8003b88:	0800e6a4 	.word	0x0800e6a4
 8003b8c:	0800e6b0 	.word	0x0800e6b0

08003b90 <show_welcome>:

/* ================================================================
   MAIN DASH SCREEN
   ================================================================ */

static void show_welcome(void){
 8003b90:	b580      	push	{r7, lr}
 8003b92:	af00      	add	r7, sp, #0
    lcd_clear();
 8003b94:	f7fe f8aa 	bl	8001cec <lcd_clear>
    lcd_line0("   HELONIX");
 8003b98:	4803      	ldr	r0, [pc, #12]	@ (8003ba8 <show_welcome+0x18>)
 8003b9a:	f7ff ff7f 	bl	8003a9c <lcd_line0>
    lcd_line1(" IntelligentSys");
 8003b9e:	4803      	ldr	r0, [pc, #12]	@ (8003bac <show_welcome+0x1c>)
 8003ba0:	f7ff ff88 	bl	8003ab4 <lcd_line1>
}
 8003ba4:	bf00      	nop
 8003ba6:	bd80      	pop	{r7, pc}
 8003ba8:	0800e6a4 	.word	0x0800e6a4
 8003bac:	0800e6b0 	.word	0x0800e6b0

08003bb0 <show_dash>:

static void show_dash(void){
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b092      	sub	sp, #72	@ 0x48
 8003bb4:	af02      	add	r7, sp, #8
    char l0[17], l1[17];

    const char* motor = Motor_GetStatus() ? "ON " : "OFF";
 8003bb6:	f7ff f805 	bl	8002bc4 <Motor_GetStatus>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d001      	beq.n	8003bc4 <show_dash+0x14>
 8003bc0:	4b43      	ldr	r3, [pc, #268]	@ (8003cd0 <show_dash+0x120>)
 8003bc2:	e000      	b.n	8003bc6 <show_dash+0x16>
 8003bc4:	4b43      	ldr	r3, [pc, #268]	@ (8003cd4 <show_dash+0x124>)
 8003bc6:	633b      	str	r3, [r7, #48]	@ 0x30

    const char* mode = "IDLE";
 8003bc8:	4b43      	ldr	r3, [pc, #268]	@ (8003cd8 <show_dash+0x128>)
 8003bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (manualActive)          mode = "MANUAL";
 8003bcc:	4b43      	ldr	r3, [pc, #268]	@ (8003cdc <show_dash+0x12c>)
 8003bce:	781b      	ldrb	r3, [r3, #0]
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d002      	beq.n	8003bdc <show_dash+0x2c>
 8003bd6:	4b42      	ldr	r3, [pc, #264]	@ (8003ce0 <show_dash+0x130>)
 8003bd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bda:	e026      	b.n	8003c2a <show_dash+0x7a>
    else if (semiAutoActive)   mode = "SEMI";
 8003bdc:	4b41      	ldr	r3, [pc, #260]	@ (8003ce4 <show_dash+0x134>)
 8003bde:	781b      	ldrb	r3, [r3, #0]
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d002      	beq.n	8003bec <show_dash+0x3c>
 8003be6:	4b40      	ldr	r3, [pc, #256]	@ (8003ce8 <show_dash+0x138>)
 8003be8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bea:	e01e      	b.n	8003c2a <show_dash+0x7a>
    else if (timerActive)      mode = "TIMER";
 8003bec:	4b3f      	ldr	r3, [pc, #252]	@ (8003cec <show_dash+0x13c>)
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d002      	beq.n	8003bfc <show_dash+0x4c>
 8003bf6:	4b3e      	ldr	r3, [pc, #248]	@ (8003cf0 <show_dash+0x140>)
 8003bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bfa:	e016      	b.n	8003c2a <show_dash+0x7a>
    else if (countdownActive)  mode = "CD";
 8003bfc:	4b3d      	ldr	r3, [pc, #244]	@ (8003cf4 <show_dash+0x144>)
 8003bfe:	781b      	ldrb	r3, [r3, #0]
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d002      	beq.n	8003c0c <show_dash+0x5c>
 8003c06:	4b3c      	ldr	r3, [pc, #240]	@ (8003cf8 <show_dash+0x148>)
 8003c08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c0a:	e00e      	b.n	8003c2a <show_dash+0x7a>
    else if (twistActive)      mode = "TWIST";
 8003c0c:	4b3b      	ldr	r3, [pc, #236]	@ (8003cfc <show_dash+0x14c>)
 8003c0e:	781b      	ldrb	r3, [r3, #0]
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d002      	beq.n	8003c1c <show_dash+0x6c>
 8003c16:	4b3a      	ldr	r3, [pc, #232]	@ (8003d00 <show_dash+0x150>)
 8003c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c1a:	e006      	b.n	8003c2a <show_dash+0x7a>
    else if (autoActive)       mode = "AUTO";
 8003c1c:	4b39      	ldr	r3, [pc, #228]	@ (8003d04 <show_dash+0x154>)
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d001      	beq.n	8003c2a <show_dash+0x7a>
 8003c26:	4b38      	ldr	r3, [pc, #224]	@ (8003d08 <show_dash+0x158>)
 8003c28:	63fb      	str	r3, [r7, #60]	@ 0x3c

    snprintf(l0, sizeof(l0), "M:%s %s", motor, mode);
 8003c2a:	f107 0018 	add.w	r0, r7, #24
 8003c2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c30:	9300      	str	r3, [sp, #0]
 8003c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c34:	4a35      	ldr	r2, [pc, #212]	@ (8003d0c <show_dash+0x15c>)
 8003c36:	2111      	movs	r1, #17
 8003c38:	f008 fa80 	bl	800c13c <sniprintf>

    int submerged = 0;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	63bb      	str	r3, [r7, #56]	@ 0x38
    for (int i = 1; i <= 5; i++){
 8003c40:	2301      	movs	r3, #1
 8003c42:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c44:	e012      	b.n	8003c6c <show_dash+0xbc>
        if (adcData.voltages[i] < 0.1f)
 8003c46:	4a32      	ldr	r2, [pc, #200]	@ (8003d10 <show_dash+0x160>)
 8003c48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c4a:	3302      	adds	r3, #2
 8003c4c:	009b      	lsls	r3, r3, #2
 8003c4e:	4413      	add	r3, r2
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	4930      	ldr	r1, [pc, #192]	@ (8003d14 <show_dash+0x164>)
 8003c54:	4618      	mov	r0, r3
 8003c56:	f7fd f9cd 	bl	8000ff4 <__aeabi_fcmplt>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d002      	beq.n	8003c66 <show_dash+0xb6>
            submerged++;
 8003c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c62:	3301      	adds	r3, #1
 8003c64:	63bb      	str	r3, [r7, #56]	@ 0x38
    for (int i = 1; i <= 5; i++){
 8003c66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c68:	3301      	adds	r3, #1
 8003c6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c6e:	2b05      	cmp	r3, #5
 8003c70:	dde9      	ble.n	8003c46 <show_dash+0x96>
    }

    const char* level =
        (submerged>=5)?"100%":
 8003c72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c74:	2b04      	cmp	r3, #4
 8003c76:	dc15      	bgt.n	8003ca4 <show_dash+0xf4>
 8003c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c7a:	2b04      	cmp	r3, #4
 8003c7c:	d010      	beq.n	8003ca0 <show_dash+0xf0>
 8003c7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c80:	2b03      	cmp	r3, #3
 8003c82:	d00b      	beq.n	8003c9c <show_dash+0xec>
 8003c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c86:	2b02      	cmp	r3, #2
 8003c88:	d006      	beq.n	8003c98 <show_dash+0xe8>
 8003c8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d101      	bne.n	8003c94 <show_dash+0xe4>
 8003c90:	4b21      	ldr	r3, [pc, #132]	@ (8003d18 <show_dash+0x168>)
 8003c92:	e008      	b.n	8003ca6 <show_dash+0xf6>
 8003c94:	4b21      	ldr	r3, [pc, #132]	@ (8003d1c <show_dash+0x16c>)
 8003c96:	e006      	b.n	8003ca6 <show_dash+0xf6>
 8003c98:	4b21      	ldr	r3, [pc, #132]	@ (8003d20 <show_dash+0x170>)
 8003c9a:	e004      	b.n	8003ca6 <show_dash+0xf6>
 8003c9c:	4b21      	ldr	r3, [pc, #132]	@ (8003d24 <show_dash+0x174>)
 8003c9e:	e002      	b.n	8003ca6 <show_dash+0xf6>
 8003ca0:	4b21      	ldr	r3, [pc, #132]	@ (8003d28 <show_dash+0x178>)
 8003ca2:	e000      	b.n	8003ca6 <show_dash+0xf6>
 8003ca4:	4b21      	ldr	r3, [pc, #132]	@ (8003d2c <show_dash+0x17c>)
    const char* level =
 8003ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        (submerged==4)?"80%":
        (submerged==3)?"60%":
        (submerged==2)?"40%":
        (submerged==1)?"20%":"0%";

    snprintf(l1, sizeof(l1), "Water:%s", level);
 8003ca8:	1d38      	adds	r0, r7, #4
 8003caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cac:	4a20      	ldr	r2, [pc, #128]	@ (8003d30 <show_dash+0x180>)
 8003cae:	2111      	movs	r1, #17
 8003cb0:	f008 fa44 	bl	800c13c <sniprintf>

    lcd_line0(l0);
 8003cb4:	f107 0318 	add.w	r3, r7, #24
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f7ff feef 	bl	8003a9c <lcd_line0>
    lcd_line1(l1);
 8003cbe:	1d3b      	adds	r3, r7, #4
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f7ff fef7 	bl	8003ab4 <lcd_line1>
}
 8003cc6:	bf00      	nop
 8003cc8:	3740      	adds	r7, #64	@ 0x40
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	0800e6c0 	.word	0x0800e6c0
 8003cd4:	0800e6c4 	.word	0x0800e6c4
 8003cd8:	0800e6c8 	.word	0x0800e6c8
 8003cdc:	20000515 	.word	0x20000515
 8003ce0:	0800e6d0 	.word	0x0800e6d0
 8003ce4:	20000516 	.word	0x20000516
 8003ce8:	0800e6d8 	.word	0x0800e6d8
 8003cec:	20000519 	.word	0x20000519
 8003cf0:	0800e6e0 	.word	0x0800e6e0
 8003cf4:	20000517 	.word	0x20000517
 8003cf8:	0800e6e8 	.word	0x0800e6e8
 8003cfc:	20000518 	.word	0x20000518
 8003d00:	0800e6ec 	.word	0x0800e6ec
 8003d04:	2000051a 	.word	0x2000051a
 8003d08:	0800e6f4 	.word	0x0800e6f4
 8003d0c:	0800e6fc 	.word	0x0800e6fc
 8003d10:	200004a8 	.word	0x200004a8
 8003d14:	3dcccccd 	.word	0x3dcccccd
 8003d18:	0800e704 	.word	0x0800e704
 8003d1c:	0800e708 	.word	0x0800e708
 8003d20:	0800e70c 	.word	0x0800e70c
 8003d24:	0800e710 	.word	0x0800e710
 8003d28:	0800e714 	.word	0x0800e714
 8003d2c:	0800e718 	.word	0x0800e718
 8003d30:	0800e720 	.word	0x0800e720

08003d34 <format_menu_line>:
 *  UI Screens + Timer/Auto/Twist/Countdown Apply Functions
 ***************************************************************/

/* ---------------- MENU RENDERING ---------------- */

static void format_menu_line(char* buf,size_t size,int idx,bool sel){
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b086      	sub	sp, #24
 8003d38:	af02      	add	r7, sp, #8
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	60b9      	str	r1, [r7, #8]
 8003d3e:	607a      	str	r2, [r7, #4]
 8003d40:	70fb      	strb	r3, [r7, #3]
    if (idx < 0 || idx >= MAIN_MENU_COUNT){
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	db02      	blt.n	8003d4e <format_menu_line+0x1a>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2b04      	cmp	r3, #4
 8003d4c:	d905      	bls.n	8003d5a <format_menu_line+0x26>
        snprintf(buf,size,"                ");
 8003d4e:	4a0d      	ldr	r2, [pc, #52]	@ (8003d84 <format_menu_line+0x50>)
 8003d50:	68b9      	ldr	r1, [r7, #8]
 8003d52:	68f8      	ldr	r0, [r7, #12]
 8003d54:	f008 f9f2 	bl	800c13c <sniprintf>
        return;
 8003d58:	e010      	b.n	8003d7c <format_menu_line+0x48>
    }
    snprintf(buf,size,"%c%-15.15s", sel?'>':' ', main_menu[idx]);
 8003d5a:	78fb      	ldrb	r3, [r7, #3]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d001      	beq.n	8003d64 <format_menu_line+0x30>
 8003d60:	223e      	movs	r2, #62	@ 0x3e
 8003d62:	e000      	b.n	8003d66 <format_menu_line+0x32>
 8003d64:	2220      	movs	r2, #32
 8003d66:	4908      	ldr	r1, [pc, #32]	@ (8003d88 <format_menu_line+0x54>)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003d6e:	9300      	str	r3, [sp, #0]
 8003d70:	4613      	mov	r3, r2
 8003d72:	4a06      	ldr	r2, [pc, #24]	@ (8003d8c <format_menu_line+0x58>)
 8003d74:	68b9      	ldr	r1, [r7, #8]
 8003d76:	68f8      	ldr	r0, [r7, #12]
 8003d78:	f008 f9e0 	bl	800c13c <sniprintf>
}
 8003d7c:	3710      	adds	r7, #16
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	bf00      	nop
 8003d84:	0800e72c 	.word	0x0800e72c
 8003d88:	0800ead4 	.word	0x0800ead4
 8003d8c:	0800e740 	.word	0x0800e740

08003d90 <show_menu>:

static void show_menu(void){
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b08a      	sub	sp, #40	@ 0x28
 8003d94:	af00      	add	r7, sp, #0
    char l0[17], l1[17];

    if (menu_idx < menu_view_top)
 8003d96:	4b2a      	ldr	r3, [pc, #168]	@ (8003e40 <show_menu+0xb0>)
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	4b2a      	ldr	r3, [pc, #168]	@ (8003e44 <show_menu+0xb4>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	da04      	bge.n	8003dac <show_menu+0x1c>
        menu_view_top = menu_idx;
 8003da2:	4b27      	ldr	r3, [pc, #156]	@ (8003e40 <show_menu+0xb0>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a27      	ldr	r2, [pc, #156]	@ (8003e44 <show_menu+0xb4>)
 8003da8:	6013      	str	r3, [r2, #0]
 8003daa:	e00b      	b.n	8003dc4 <show_menu+0x34>
    else if (menu_idx > menu_view_top+1)
 8003dac:	4b25      	ldr	r3, [pc, #148]	@ (8003e44 <show_menu+0xb4>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	1c5a      	adds	r2, r3, #1
 8003db2:	4b23      	ldr	r3, [pc, #140]	@ (8003e40 <show_menu+0xb0>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	da04      	bge.n	8003dc4 <show_menu+0x34>
        menu_view_top = menu_idx - 1;
 8003dba:	4b21      	ldr	r3, [pc, #132]	@ (8003e40 <show_menu+0xb0>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	3b01      	subs	r3, #1
 8003dc0:	4a20      	ldr	r2, [pc, #128]	@ (8003e44 <show_menu+0xb4>)
 8003dc2:	6013      	str	r3, [r2, #0]

    format_menu_line(l0, sizeof(l0), menu_view_top,
 8003dc4:	4b1f      	ldr	r3, [pc, #124]	@ (8003e44 <show_menu+0xb4>)
 8003dc6:	6819      	ldr	r1, [r3, #0]
                     cursorVisible && menu_idx==menu_view_top);
 8003dc8:	4b1f      	ldr	r3, [pc, #124]	@ (8003e48 <show_menu+0xb8>)
 8003dca:	781b      	ldrb	r3, [r3, #0]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d007      	beq.n	8003de0 <show_menu+0x50>
 8003dd0:	4b1b      	ldr	r3, [pc, #108]	@ (8003e40 <show_menu+0xb0>)
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	4b1b      	ldr	r3, [pc, #108]	@ (8003e44 <show_menu+0xb4>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d101      	bne.n	8003de0 <show_menu+0x50>
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e000      	b.n	8003de2 <show_menu+0x52>
 8003de0:	2300      	movs	r3, #0
    format_menu_line(l0, sizeof(l0), menu_view_top,
 8003de2:	f003 0301 	and.w	r3, r3, #1
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	f107 0014 	add.w	r0, r7, #20
 8003dec:	460a      	mov	r2, r1
 8003dee:	2111      	movs	r1, #17
 8003df0:	f7ff ffa0 	bl	8003d34 <format_menu_line>

    format_menu_line(l1, sizeof(l1), menu_view_top+1,
 8003df4:	4b13      	ldr	r3, [pc, #76]	@ (8003e44 <show_menu+0xb4>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	1c59      	adds	r1, r3, #1
                     cursorVisible && menu_idx==menu_view_top+1);
 8003dfa:	4b13      	ldr	r3, [pc, #76]	@ (8003e48 <show_menu+0xb8>)
 8003dfc:	781b      	ldrb	r3, [r3, #0]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d008      	beq.n	8003e14 <show_menu+0x84>
 8003e02:	4b10      	ldr	r3, [pc, #64]	@ (8003e44 <show_menu+0xb4>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	1c5a      	adds	r2, r3, #1
 8003e08:	4b0d      	ldr	r3, [pc, #52]	@ (8003e40 <show_menu+0xb0>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d101      	bne.n	8003e14 <show_menu+0x84>
 8003e10:	2301      	movs	r3, #1
 8003e12:	e000      	b.n	8003e16 <show_menu+0x86>
 8003e14:	2300      	movs	r3, #0
    format_menu_line(l1, sizeof(l1), menu_view_top+1,
 8003e16:	f003 0301 	and.w	r3, r3, #1
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	4638      	mov	r0, r7
 8003e1e:	460a      	mov	r2, r1
 8003e20:	2111      	movs	r1, #17
 8003e22:	f7ff ff87 	bl	8003d34 <format_menu_line>

    lcd_line0(l0);
 8003e26:	f107 0314 	add.w	r3, r7, #20
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f7ff fe36 	bl	8003a9c <lcd_line0>
    lcd_line1(l1);
 8003e30:	463b      	mov	r3, r7
 8003e32:	4618      	mov	r0, r3
 8003e34:	f7ff fe3e 	bl	8003ab4 <lcd_line1>
}
 8003e38:	bf00      	nop
 8003e3a:	3728      	adds	r7, #40	@ 0x28
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	200005b0 	.word	0x200005b0
 8003e44:	200005b4 	.word	0x200005b4
 8003e48:	20000029 	.word	0x20000029

08003e4c <show_manual>:

/* ---------------- MANUAL MODE DISPLAY ---------------- */

static void show_manual(void){
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	af00      	add	r7, sp, #0
    lcd_line0("Manual Mode");
 8003e50:	4807      	ldr	r0, [pc, #28]	@ (8003e70 <show_manual+0x24>)
 8003e52:	f7ff fe23 	bl	8003a9c <lcd_line0>
    lcd_line1(Motor_GetStatus() ? "val:STOP    Next>" :
 8003e56:	f7fe feb5 	bl	8002bc4 <Motor_GetStatus>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d001      	beq.n	8003e64 <show_manual+0x18>
 8003e60:	4b04      	ldr	r3, [pc, #16]	@ (8003e74 <show_manual+0x28>)
 8003e62:	e000      	b.n	8003e66 <show_manual+0x1a>
 8003e64:	4b04      	ldr	r3, [pc, #16]	@ (8003e78 <show_manual+0x2c>)
 8003e66:	4618      	mov	r0, r3
 8003e68:	f7ff fe24 	bl	8003ab4 <lcd_line1>
                                  "val:START   Next>");
}
 8003e6c:	bf00      	nop
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	0800e74c 	.word	0x0800e74c
 8003e74:	0800e758 	.word	0x0800e758
 8003e78:	0800e76c 	.word	0x0800e76c

08003e7c <show_auto_menu>:

/* ---------------- AUTO MODE MENU ---------------- */

static void show_auto_menu(void){
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	af00      	add	r7, sp, #0
    lcd_line0("Auto Settings");
 8003e80:	4803      	ldr	r0, [pc, #12]	@ (8003e90 <show_auto_menu+0x14>)
 8003e82:	f7ff fe0b 	bl	8003a9c <lcd_line0>
    lcd_line1(">Gap/Max/Retry");
 8003e86:	4803      	ldr	r0, [pc, #12]	@ (8003e94 <show_auto_menu+0x18>)
 8003e88:	f7ff fe14 	bl	8003ab4 <lcd_line1>
}
 8003e8c:	bf00      	nop
 8003e8e:	bd80      	pop	{r7, pc}
 8003e90:	0800e780 	.word	0x0800e780
 8003e94:	0800e790 	.word	0x0800e790

08003e98 <show_auto_gap>:

static void show_auto_gap(void){
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	af00      	add	r7, sp, #0
    lcd_line0("DRY GAP (s)");
 8003e9c:	4804      	ldr	r0, [pc, #16]	@ (8003eb0 <show_auto_gap+0x18>)
 8003e9e:	f7ff fdfd 	bl	8003a9c <lcd_line0>
    lcd_val_next(edit_auto_gap_s);
 8003ea2:	4b04      	ldr	r3, [pc, #16]	@ (8003eb4 <show_auto_gap+0x1c>)
 8003ea4:	881b      	ldrh	r3, [r3, #0]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f7ff fe10 	bl	8003acc <lcd_val_next>
}
 8003eac:	bf00      	nop
 8003eae:	bd80      	pop	{r7, pc}
 8003eb0:	0800e7a0 	.word	0x0800e7a0
 8003eb4:	2000002a 	.word	0x2000002a

08003eb8 <show_auto_maxrun>:

static void show_auto_maxrun(void){
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	af00      	add	r7, sp, #0
    lcd_line0("MAX RUN (min)");
 8003ebc:	4804      	ldr	r0, [pc, #16]	@ (8003ed0 <show_auto_maxrun+0x18>)
 8003ebe:	f7ff fded 	bl	8003a9c <lcd_line0>
    lcd_val_next(edit_auto_maxrun_min);
 8003ec2:	4b04      	ldr	r3, [pc, #16]	@ (8003ed4 <show_auto_maxrun+0x1c>)
 8003ec4:	881b      	ldrh	r3, [r3, #0]
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7ff fe00 	bl	8003acc <lcd_val_next>
}
 8003ecc:	bf00      	nop
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	0800e7ac 	.word	0x0800e7ac
 8003ed4:	2000002c 	.word	0x2000002c

08003ed8 <show_auto_retry>:

static void show_auto_retry(void){
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	af00      	add	r7, sp, #0
    lcd_line0("RETRY COUNT");
 8003edc:	4804      	ldr	r0, [pc, #16]	@ (8003ef0 <show_auto_retry+0x18>)
 8003ede:	f7ff fddd 	bl	8003a9c <lcd_line0>
    lcd_val_next(edit_auto_retry);
 8003ee2:	4b04      	ldr	r3, [pc, #16]	@ (8003ef4 <show_auto_retry+0x1c>)
 8003ee4:	881b      	ldrh	r3, [r3, #0]
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f7ff fdf0 	bl	8003acc <lcd_val_next>
}
 8003eec:	bf00      	nop
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	0800e7bc 	.word	0x0800e7bc
 8003ef4:	200005a8 	.word	0x200005a8

08003ef8 <show_semi_auto>:

/* ---------------- SEMI AUTO ---------------- */

static void show_semi_auto(void){
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	af00      	add	r7, sp, #0
    lcd_line0("Semi-Auto");
 8003efc:	4807      	ldr	r0, [pc, #28]	@ (8003f1c <show_semi_auto+0x24>)
 8003efe:	f7ff fdcd 	bl	8003a9c <lcd_line0>
    lcd_line1(semiAutoActive ? "val:Disable Next>" :
 8003f02:	4b07      	ldr	r3, [pc, #28]	@ (8003f20 <show_semi_auto+0x28>)
 8003f04:	781b      	ldrb	r3, [r3, #0]
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d001      	beq.n	8003f10 <show_semi_auto+0x18>
 8003f0c:	4b05      	ldr	r3, [pc, #20]	@ (8003f24 <show_semi_auto+0x2c>)
 8003f0e:	e000      	b.n	8003f12 <show_semi_auto+0x1a>
 8003f10:	4b05      	ldr	r3, [pc, #20]	@ (8003f28 <show_semi_auto+0x30>)
 8003f12:	4618      	mov	r0, r3
 8003f14:	f7ff fdce 	bl	8003ab4 <lcd_line1>
                               "val:Enable  Next>");
}
 8003f18:	bf00      	nop
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	0800e7c8 	.word	0x0800e7c8
 8003f20:	20000516 	.word	0x20000516
 8003f24:	0800e7d4 	.word	0x0800e7d4
 8003f28:	0800e7e8 	.word	0x0800e7e8

08003f2c <show_timer>:

/* ---------------- TIMER DISPLAY ---------------- */

static void show_timer(void){
 8003f2c:	b5b0      	push	{r4, r5, r7, lr}
 8003f2e:	b08a      	sub	sp, #40	@ 0x28
 8003f30:	af04      	add	r7, sp, #16
    char l0[17];
    TimerSlot* t = &timerSlots[currentSlot];
 8003f32:	4b16      	ldr	r3, [pc, #88]	@ (8003f8c <show_timer+0x60>)
 8003f34:	781b      	ldrb	r3, [r3, #0]
 8003f36:	461a      	mov	r2, r3
 8003f38:	4613      	mov	r3, r2
 8003f3a:	005b      	lsls	r3, r3, #1
 8003f3c:	4413      	add	r3, r2
 8003f3e:	005b      	lsls	r3, r3, #1
 8003f40:	4a13      	ldr	r2, [pc, #76]	@ (8003f90 <show_timer+0x64>)
 8003f42:	4413      	add	r3, r2
 8003f44:	617b      	str	r3, [r7, #20]
    snprintf(l0,sizeof(l0),"Slot %d %02d:%02d-%02d:%02d",
 8003f46:	4b11      	ldr	r3, [pc, #68]	@ (8003f8c <show_timer+0x60>)
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	1c5a      	adds	r2, r3, #1
             currentSlot+1,
             t->onHour,t->onMinute,
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	785b      	ldrb	r3, [r3, #1]
    snprintf(l0,sizeof(l0),"Slot %d %02d:%02d-%02d:%02d",
 8003f50:	4619      	mov	r1, r3
             t->onHour,t->onMinute,
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	789b      	ldrb	r3, [r3, #2]
    snprintf(l0,sizeof(l0),"Slot %d %02d:%02d-%02d:%02d",
 8003f56:	461c      	mov	r4, r3
             t->offHour,t->offMinute);
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	78db      	ldrb	r3, [r3, #3]
    snprintf(l0,sizeof(l0),"Slot %d %02d:%02d-%02d:%02d",
 8003f5c:	461d      	mov	r5, r3
             t->offHour,t->offMinute);
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	791b      	ldrb	r3, [r3, #4]
    snprintf(l0,sizeof(l0),"Slot %d %02d:%02d-%02d:%02d",
 8003f62:	4638      	mov	r0, r7
 8003f64:	9303      	str	r3, [sp, #12]
 8003f66:	9502      	str	r5, [sp, #8]
 8003f68:	9401      	str	r4, [sp, #4]
 8003f6a:	9100      	str	r1, [sp, #0]
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	4a09      	ldr	r2, [pc, #36]	@ (8003f94 <show_timer+0x68>)
 8003f70:	2111      	movs	r1, #17
 8003f72:	f008 f8e3 	bl	800c13c <sniprintf>
    lcd_line0(l0);
 8003f76:	463b      	mov	r3, r7
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f7ff fd8f 	bl	8003a9c <lcd_line0>
    lcd_line1("val:Edit   Next>");
 8003f7e:	4806      	ldr	r0, [pc, #24]	@ (8003f98 <show_timer+0x6c>)
 8003f80:	f7ff fd98 	bl	8003ab4 <lcd_line1>
}
 8003f84:	bf00      	nop
 8003f86:	3718      	adds	r7, #24
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bdb0      	pop	{r4, r5, r7, pc}
 8003f8c:	200005ae 	.word	0x200005ae
 8003f90:	20000544 	.word	0x20000544
 8003f94:	0800e7fc 	.word	0x0800e7fc
 8003f98:	0800e818 	.word	0x0800e818

08003f9c <show_timer_on_h>:

static void show_timer_on_h(void){
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	af00      	add	r7, sp, #0
    lcd_line0("TIMER ON HOUR");
 8003fa0:	4804      	ldr	r0, [pc, #16]	@ (8003fb4 <show_timer_on_h+0x18>)
 8003fa2:	f7ff fd7b 	bl	8003a9c <lcd_line0>
    lcd_val_next(edit_timer_on_h);
 8003fa6:	4b04      	ldr	r3, [pc, #16]	@ (8003fb8 <show_timer_on_h+0x1c>)
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	4618      	mov	r0, r3
 8003fac:	f7ff fd8e 	bl	8003acc <lcd_val_next>
}
 8003fb0:	bf00      	nop
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	0800e82c 	.word	0x0800e82c
 8003fb8:	200005a4 	.word	0x200005a4

08003fbc <show_timer_on_m>:

static void show_timer_on_m(void){
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	af00      	add	r7, sp, #0
    lcd_line0("TIMER ON MIN");
 8003fc0:	4804      	ldr	r0, [pc, #16]	@ (8003fd4 <show_timer_on_m+0x18>)
 8003fc2:	f7ff fd6b 	bl	8003a9c <lcd_line0>
    lcd_val_next(edit_timer_on_m);
 8003fc6:	4b04      	ldr	r3, [pc, #16]	@ (8003fd8 <show_timer_on_m+0x1c>)
 8003fc8:	781b      	ldrb	r3, [r3, #0]
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f7ff fd7e 	bl	8003acc <lcd_val_next>
}
 8003fd0:	bf00      	nop
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	0800e83c 	.word	0x0800e83c
 8003fd8:	200005a5 	.word	0x200005a5

08003fdc <show_timer_off_h>:

static void show_timer_off_h(void){
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	af00      	add	r7, sp, #0
    lcd_line0("TIMER OFF HOUR");
 8003fe0:	4804      	ldr	r0, [pc, #16]	@ (8003ff4 <show_timer_off_h+0x18>)
 8003fe2:	f7ff fd5b 	bl	8003a9c <lcd_line0>
    lcd_val_next(edit_timer_off_h);
 8003fe6:	4b04      	ldr	r3, [pc, #16]	@ (8003ff8 <show_timer_off_h+0x1c>)
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	4618      	mov	r0, r3
 8003fec:	f7ff fd6e 	bl	8003acc <lcd_val_next>
}
 8003ff0:	bf00      	nop
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	0800e84c 	.word	0x0800e84c
 8003ff8:	200005a6 	.word	0x200005a6

08003ffc <show_timer_off_m>:

static void show_timer_off_m(void){
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	af00      	add	r7, sp, #0
    lcd_line0("TIMER OFF MIN");
 8004000:	4804      	ldr	r0, [pc, #16]	@ (8004014 <show_timer_off_m+0x18>)
 8004002:	f7ff fd4b 	bl	8003a9c <lcd_line0>
    lcd_val_next(edit_timer_off_m);
 8004006:	4b04      	ldr	r3, [pc, #16]	@ (8004018 <show_timer_off_m+0x1c>)
 8004008:	781b      	ldrb	r3, [r3, #0]
 800400a:	4618      	mov	r0, r3
 800400c:	f7ff fd5e 	bl	8003acc <lcd_val_next>
}
 8004010:	bf00      	nop
 8004012:	bd80      	pop	{r7, pc}
 8004014:	0800e85c 	.word	0x0800e85c
 8004018:	200005a7 	.word	0x200005a7

0800401c <show_twist>:

/* ---------------- TWIST MODE DISPLAY ---------------- */

static void show_twist(void){
 800401c:	b580      	push	{r7, lr}
 800401e:	b088      	sub	sp, #32
 8004020:	af02      	add	r7, sp, #8
    char l0[17];
    snprintf(l0,sizeof(l0),"Tw %02ds/%02ds",
             twistSettings.onDurationSeconds,
 8004022:	4b0f      	ldr	r3, [pc, #60]	@ (8004060 <show_twist+0x44>)
 8004024:	881b      	ldrh	r3, [r3, #0]
    snprintf(l0,sizeof(l0),"Tw %02ds/%02ds",
 8004026:	461a      	mov	r2, r3
             twistSettings.offDurationSeconds);
 8004028:	4b0d      	ldr	r3, [pc, #52]	@ (8004060 <show_twist+0x44>)
 800402a:	885b      	ldrh	r3, [r3, #2]
    snprintf(l0,sizeof(l0),"Tw %02ds/%02ds",
 800402c:	1d38      	adds	r0, r7, #4
 800402e:	9300      	str	r3, [sp, #0]
 8004030:	4613      	mov	r3, r2
 8004032:	4a0c      	ldr	r2, [pc, #48]	@ (8004064 <show_twist+0x48>)
 8004034:	2111      	movs	r1, #17
 8004036:	f008 f881 	bl	800c13c <sniprintf>
    lcd_line0(l0);
 800403a:	1d3b      	adds	r3, r7, #4
 800403c:	4618      	mov	r0, r3
 800403e:	f7ff fd2d 	bl	8003a9c <lcd_line0>
    lcd_line1(twistActive ? "val:STOP   Next>" :
 8004042:	4b09      	ldr	r3, [pc, #36]	@ (8004068 <show_twist+0x4c>)
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	b2db      	uxtb	r3, r3
 8004048:	2b00      	cmp	r3, #0
 800404a:	d001      	beq.n	8004050 <show_twist+0x34>
 800404c:	4b07      	ldr	r3, [pc, #28]	@ (800406c <show_twist+0x50>)
 800404e:	e000      	b.n	8004052 <show_twist+0x36>
 8004050:	4b07      	ldr	r3, [pc, #28]	@ (8004070 <show_twist+0x54>)
 8004052:	4618      	mov	r0, r3
 8004054:	f7ff fd2e 	bl	8003ab4 <lcd_line1>
                            "val:START  Next>");
}
 8004058:	bf00      	nop
 800405a:	3718      	adds	r7, #24
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}
 8004060:	20000534 	.word	0x20000534
 8004064:	0800e86c 	.word	0x0800e86c
 8004068:	20000518 	.word	0x20000518
 800406c:	0800e87c 	.word	0x0800e87c
 8004070:	0800e890 	.word	0x0800e890

08004074 <show_twist_on_sec>:

static void show_twist_on_sec(void){
 8004074:	b580      	push	{r7, lr}
 8004076:	af00      	add	r7, sp, #0
    lcd_line0("TWIST ON SEC");
 8004078:	4804      	ldr	r0, [pc, #16]	@ (800408c <show_twist_on_sec+0x18>)
 800407a:	f7ff fd0f 	bl	8003a9c <lcd_line0>
    lcd_val_next(edit_twist_on_s);
 800407e:	4b04      	ldr	r3, [pc, #16]	@ (8004090 <show_twist_on_sec+0x1c>)
 8004080:	881b      	ldrh	r3, [r3, #0]
 8004082:	4618      	mov	r0, r3
 8004084:	f7ff fd22 	bl	8003acc <lcd_val_next>
}
 8004088:	bf00      	nop
 800408a:	bd80      	pop	{r7, pc}
 800408c:	0800e8a4 	.word	0x0800e8a4
 8004090:	2000002e 	.word	0x2000002e

08004094 <show_twist_off_sec>:

static void show_twist_off_sec(void){
 8004094:	b580      	push	{r7, lr}
 8004096:	af00      	add	r7, sp, #0
    lcd_line0("TWIST OFF SEC");
 8004098:	4804      	ldr	r0, [pc, #16]	@ (80040ac <show_twist_off_sec+0x18>)
 800409a:	f7ff fcff 	bl	8003a9c <lcd_line0>
    lcd_val_next(edit_twist_off_s);
 800409e:	4b04      	ldr	r3, [pc, #16]	@ (80040b0 <show_twist_off_sec+0x1c>)
 80040a0:	881b      	ldrh	r3, [r3, #0]
 80040a2:	4618      	mov	r0, r3
 80040a4:	f7ff fd12 	bl	8003acc <lcd_val_next>
}
 80040a8:	bf00      	nop
 80040aa:	bd80      	pop	{r7, pc}
 80040ac:	0800e8b4 	.word	0x0800e8b4
 80040b0:	20000030 	.word	0x20000030

080040b4 <show_twist_on_h>:

static void show_twist_on_h(void){
 80040b4:	b580      	push	{r7, lr}
 80040b6:	af00      	add	r7, sp, #0
    lcd_line0("TWIST ON HH");
 80040b8:	4804      	ldr	r0, [pc, #16]	@ (80040cc <show_twist_on_h+0x18>)
 80040ba:	f7ff fcef 	bl	8003a9c <lcd_line0>
    lcd_val_next(edit_twist_on_hh);
 80040be:	4b04      	ldr	r3, [pc, #16]	@ (80040d0 <show_twist_on_h+0x1c>)
 80040c0:	781b      	ldrb	r3, [r3, #0]
 80040c2:	4618      	mov	r0, r3
 80040c4:	f7ff fd02 	bl	8003acc <lcd_val_next>
}
 80040c8:	bf00      	nop
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	0800e8c4 	.word	0x0800e8c4
 80040d0:	20000032 	.word	0x20000032

080040d4 <show_twist_on_m>:

static void show_twist_on_m(void){
 80040d4:	b580      	push	{r7, lr}
 80040d6:	af00      	add	r7, sp, #0
    lcd_line0("TWIST ON MM");
 80040d8:	4804      	ldr	r0, [pc, #16]	@ (80040ec <show_twist_on_m+0x18>)
 80040da:	f7ff fcdf 	bl	8003a9c <lcd_line0>
    lcd_val_next(edit_twist_on_mm);
 80040de:	4b04      	ldr	r3, [pc, #16]	@ (80040f0 <show_twist_on_m+0x1c>)
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	4618      	mov	r0, r3
 80040e4:	f7ff fcf2 	bl	8003acc <lcd_val_next>
}
 80040e8:	bf00      	nop
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	0800e8d0 	.word	0x0800e8d0
 80040f0:	200005aa 	.word	0x200005aa

080040f4 <show_twist_off_h>:

static void show_twist_off_h(void){
 80040f4:	b580      	push	{r7, lr}
 80040f6:	af00      	add	r7, sp, #0
    lcd_line0("TWIST OFF HH");
 80040f8:	4804      	ldr	r0, [pc, #16]	@ (800410c <show_twist_off_h+0x18>)
 80040fa:	f7ff fccf 	bl	8003a9c <lcd_line0>
    lcd_val_next(edit_twist_off_hh);
 80040fe:	4b04      	ldr	r3, [pc, #16]	@ (8004110 <show_twist_off_h+0x1c>)
 8004100:	781b      	ldrb	r3, [r3, #0]
 8004102:	4618      	mov	r0, r3
 8004104:	f7ff fce2 	bl	8003acc <lcd_val_next>
}
 8004108:	bf00      	nop
 800410a:	bd80      	pop	{r7, pc}
 800410c:	0800e8dc 	.word	0x0800e8dc
 8004110:	20000033 	.word	0x20000033

08004114 <show_twist_off_m>:

static void show_twist_off_m(void){
 8004114:	b580      	push	{r7, lr}
 8004116:	af00      	add	r7, sp, #0
    lcd_line0("TWIST OFF MM");
 8004118:	4804      	ldr	r0, [pc, #16]	@ (800412c <show_twist_off_m+0x18>)
 800411a:	f7ff fcbf 	bl	8003a9c <lcd_line0>
    lcd_val_next(edit_twist_off_mm);
 800411e:	4b04      	ldr	r3, [pc, #16]	@ (8004130 <show_twist_off_m+0x1c>)
 8004120:	781b      	ldrb	r3, [r3, #0]
 8004122:	4618      	mov	r0, r3
 8004124:	f7ff fcd2 	bl	8003acc <lcd_val_next>
}
 8004128:	bf00      	nop
 800412a:	bd80      	pop	{r7, pc}
 800412c:	0800e8ec 	.word	0x0800e8ec
 8004130:	200005ab 	.word	0x200005ab

08004134 <show_countdown>:

/* ---------------- COUNTDOWN DISPLAY ---------------- */

static void show_countdown(void){
 8004134:	b580      	push	{r7, lr}
 8004136:	b090      	sub	sp, #64	@ 0x40
 8004138:	af02      	add	r7, sp, #8
    char l0[17], l1[17];

    if (countdownActive){
 800413a:	4b22      	ldr	r3, [pc, #136]	@ (80041c4 <show_countdown+0x90>)
 800413c:	781b      	ldrb	r3, [r3, #0]
 800413e:	b2db      	uxtb	r3, r3
 8004140:	2b00      	cmp	r3, #0
 8004142:	d023      	beq.n	800418c <show_countdown+0x58>
        uint32_t sec = countdownDuration;
 8004144:	4b20      	ldr	r3, [pc, #128]	@ (80041c8 <show_countdown+0x94>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	637b      	str	r3, [r7, #52]	@ 0x34
        uint32_t min = sec/60;
 800414a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800414c:	4a1f      	ldr	r2, [pc, #124]	@ (80041cc <show_countdown+0x98>)
 800414e:	fba2 2303 	umull	r2, r3, r2, r3
 8004152:	095b      	lsrs	r3, r3, #5
 8004154:	633b      	str	r3, [r7, #48]	@ 0x30
        uint32_t s   = sec%60;
 8004156:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004158:	4b1c      	ldr	r3, [pc, #112]	@ (80041cc <show_countdown+0x98>)
 800415a:	fba3 1302 	umull	r1, r3, r3, r2
 800415e:	0959      	lsrs	r1, r3, #5
 8004160:	460b      	mov	r3, r1
 8004162:	011b      	lsls	r3, r3, #4
 8004164:	1a5b      	subs	r3, r3, r1
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        snprintf(l0,sizeof(l0),"CD %02u:%02u RUN",min,s);
 800416c:	f107 0018 	add.w	r0, r7, #24
 8004170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004172:	9300      	str	r3, [sp, #0]
 8004174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004176:	4a16      	ldr	r2, [pc, #88]	@ (80041d0 <show_countdown+0x9c>)
 8004178:	2111      	movs	r1, #17
 800417a:	f007 ffdf 	bl	800c13c <sniprintf>
        snprintf(l1,sizeof(l1),"Press to STOP");
 800417e:	1d3b      	adds	r3, r7, #4
 8004180:	4a14      	ldr	r2, [pc, #80]	@ (80041d4 <show_countdown+0xa0>)
 8004182:	2111      	movs	r1, #17
 8004184:	4618      	mov	r0, r3
 8004186:	f007 ffd9 	bl	800c13c <sniprintf>
 800418a:	e00d      	b.n	80041a8 <show_countdown+0x74>
    }
    else{
        snprintf(l0,sizeof(l0),"CD Set:%3u min",edit_countdown_min);
 800418c:	4b12      	ldr	r3, [pc, #72]	@ (80041d8 <show_countdown+0xa4>)
 800418e:	881b      	ldrh	r3, [r3, #0]
 8004190:	f107 0018 	add.w	r0, r7, #24
 8004194:	4a11      	ldr	r2, [pc, #68]	@ (80041dc <show_countdown+0xa8>)
 8004196:	2111      	movs	r1, #17
 8004198:	f007 ffd0 	bl	800c13c <sniprintf>
        snprintf(l1,sizeof(l1),"Press to START");
 800419c:	1d3b      	adds	r3, r7, #4
 800419e:	4a10      	ldr	r2, [pc, #64]	@ (80041e0 <show_countdown+0xac>)
 80041a0:	2111      	movs	r1, #17
 80041a2:	4618      	mov	r0, r3
 80041a4:	f007 ffca 	bl	800c13c <sniprintf>
    }
    lcd_line0(l0);
 80041a8:	f107 0318 	add.w	r3, r7, #24
 80041ac:	4618      	mov	r0, r3
 80041ae:	f7ff fc75 	bl	8003a9c <lcd_line0>
    lcd_line1(l1);
 80041b2:	1d3b      	adds	r3, r7, #4
 80041b4:	4618      	mov	r0, r3
 80041b6:	f7ff fc7d 	bl	8003ab4 <lcd_line1>
}
 80041ba:	bf00      	nop
 80041bc:	3738      	adds	r7, #56	@ 0x38
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	20000517 	.word	0x20000517
 80041c8:	2000052c 	.word	0x2000052c
 80041cc:	88888889 	.word	0x88888889
 80041d0:	0800e8fc 	.word	0x0800e8fc
 80041d4:	0800e910 	.word	0x0800e910
 80041d8:	200005ac 	.word	0x200005ac
 80041dc:	0800e920 	.word	0x0800e920
 80041e0:	0800e930 	.word	0x0800e930

080041e4 <show_countdown_edit_min>:

static void show_countdown_edit_min(void){
 80041e4:	b580      	push	{r7, lr}
 80041e6:	af00      	add	r7, sp, #0
    lcd_line0("SET MINUTES");
 80041e8:	4804      	ldr	r0, [pc, #16]	@ (80041fc <show_countdown_edit_min+0x18>)
 80041ea:	f7ff fc57 	bl	8003a9c <lcd_line0>
    lcd_val_next(edit_countdown_min);
 80041ee:	4b04      	ldr	r3, [pc, #16]	@ (8004200 <show_countdown_edit_min+0x1c>)
 80041f0:	881b      	ldrh	r3, [r3, #0]
 80041f2:	4618      	mov	r0, r3
 80041f4:	f7ff fc6a 	bl	8003acc <lcd_val_next>
}
 80041f8:	bf00      	nop
 80041fa:	bd80      	pop	{r7, pc}
 80041fc:	0800e940 	.word	0x0800e940
 8004200:	200005ac 	.word	0x200005ac

08004204 <apply_timer_settings>:

/* ================================================================
   APPLY FUNCTIONS  TIMER / AUTO / TWIST / COUNTDOWN
   ================================================================ */

static void apply_timer_settings(void){
 8004204:	b580      	push	{r7, lr}
 8004206:	b082      	sub	sp, #8
 8004208:	af00      	add	r7, sp, #0
    TimerSlot *t = &timerSlots[currentSlot];
 800420a:	4b11      	ldr	r3, [pc, #68]	@ (8004250 <apply_timer_settings+0x4c>)
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	461a      	mov	r2, r3
 8004210:	4613      	mov	r3, r2
 8004212:	005b      	lsls	r3, r3, #1
 8004214:	4413      	add	r3, r2
 8004216:	005b      	lsls	r3, r3, #1
 8004218:	4a0e      	ldr	r2, [pc, #56]	@ (8004254 <apply_timer_settings+0x50>)
 800421a:	4413      	add	r3, r2
 800421c:	607b      	str	r3, [r7, #4]
    t->enabled  = true;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2201      	movs	r2, #1
 8004222:	701a      	strb	r2, [r3, #0]
    t->onHour   = edit_timer_on_h;
 8004224:	4b0c      	ldr	r3, [pc, #48]	@ (8004258 <apply_timer_settings+0x54>)
 8004226:	781a      	ldrb	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	705a      	strb	r2, [r3, #1]
    t->onMinute = edit_timer_on_m;
 800422c:	4b0b      	ldr	r3, [pc, #44]	@ (800425c <apply_timer_settings+0x58>)
 800422e:	781a      	ldrb	r2, [r3, #0]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	709a      	strb	r2, [r3, #2]
    t->offHour  = edit_timer_off_h;
 8004234:	4b0a      	ldr	r3, [pc, #40]	@ (8004260 <apply_timer_settings+0x5c>)
 8004236:	781a      	ldrb	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	70da      	strb	r2, [r3, #3]
    t->offMinute= edit_timer_off_m;
 800423c:	4b09      	ldr	r3, [pc, #36]	@ (8004264 <apply_timer_settings+0x60>)
 800423e:	781a      	ldrb	r2, [r3, #0]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	711a      	strb	r2, [r3, #4]

    extern void ModelHandle_TimerRecalculateNow(void);
    ModelHandle_TimerRecalculateNow();
 8004244:	f7ff f870 	bl	8003328 <ModelHandle_TimerRecalculateNow>
}
 8004248:	bf00      	nop
 800424a:	3708      	adds	r7, #8
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}
 8004250:	200005ae 	.word	0x200005ae
 8004254:	20000544 	.word	0x20000544
 8004258:	200005a4 	.word	0x200005a4
 800425c:	200005a5 	.word	0x200005a5
 8004260:	200005a6 	.word	0x200005a6
 8004264:	200005a7 	.word	0x200005a7

08004268 <apply_auto_settings>:

static void apply_auto_settings(void){
 8004268:	b580      	push	{r7, lr}
 800426a:	af00      	add	r7, sp, #0
    ModelHandle_SetAutoSettings(
 800426c:	4b06      	ldr	r3, [pc, #24]	@ (8004288 <apply_auto_settings+0x20>)
 800426e:	881b      	ldrh	r3, [r3, #0]
 8004270:	4618      	mov	r0, r3
 8004272:	4b06      	ldr	r3, [pc, #24]	@ (800428c <apply_auto_settings+0x24>)
 8004274:	881b      	ldrh	r3, [r3, #0]
 8004276:	4619      	mov	r1, r3
 8004278:	4b05      	ldr	r3, [pc, #20]	@ (8004290 <apply_auto_settings+0x28>)
 800427a:	881b      	ldrh	r3, [r3, #0]
 800427c:	461a      	mov	r2, r3
 800427e:	f7ff fa8d 	bl	800379c <ModelHandle_SetAutoSettings>
        edit_auto_gap_s,
        edit_auto_maxrun_min,
        edit_auto_retry
    );
}
 8004282:	bf00      	nop
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	2000002a 	.word	0x2000002a
 800428c:	2000002c 	.word	0x2000002c
 8004290:	200005a8 	.word	0x200005a8

08004294 <apply_twist_settings>:

static void apply_twist_settings(void){
 8004294:	b480      	push	{r7}
 8004296:	af00      	add	r7, sp, #0
    twistSettings.onDurationSeconds  = edit_twist_on_s;
 8004298:	4b0d      	ldr	r3, [pc, #52]	@ (80042d0 <apply_twist_settings+0x3c>)
 800429a:	881a      	ldrh	r2, [r3, #0]
 800429c:	4b0d      	ldr	r3, [pc, #52]	@ (80042d4 <apply_twist_settings+0x40>)
 800429e:	801a      	strh	r2, [r3, #0]
    twistSettings.offDurationSeconds = edit_twist_off_s;
 80042a0:	4b0d      	ldr	r3, [pc, #52]	@ (80042d8 <apply_twist_settings+0x44>)
 80042a2:	881a      	ldrh	r2, [r3, #0]
 80042a4:	4b0b      	ldr	r3, [pc, #44]	@ (80042d4 <apply_twist_settings+0x40>)
 80042a6:	805a      	strh	r2, [r3, #2]

    twistSettings.onHour   = edit_twist_on_hh;
 80042a8:	4b0c      	ldr	r3, [pc, #48]	@ (80042dc <apply_twist_settings+0x48>)
 80042aa:	781a      	ldrb	r2, [r3, #0]
 80042ac:	4b09      	ldr	r3, [pc, #36]	@ (80042d4 <apply_twist_settings+0x40>)
 80042ae:	711a      	strb	r2, [r3, #4]
    twistSettings.onMinute = edit_twist_on_mm;
 80042b0:	4b0b      	ldr	r3, [pc, #44]	@ (80042e0 <apply_twist_settings+0x4c>)
 80042b2:	781a      	ldrb	r2, [r3, #0]
 80042b4:	4b07      	ldr	r3, [pc, #28]	@ (80042d4 <apply_twist_settings+0x40>)
 80042b6:	715a      	strb	r2, [r3, #5]
    twistSettings.offHour  = edit_twist_off_hh;
 80042b8:	4b0a      	ldr	r3, [pc, #40]	@ (80042e4 <apply_twist_settings+0x50>)
 80042ba:	781a      	ldrb	r2, [r3, #0]
 80042bc:	4b05      	ldr	r3, [pc, #20]	@ (80042d4 <apply_twist_settings+0x40>)
 80042be:	719a      	strb	r2, [r3, #6]
    twistSettings.offMinute= edit_twist_off_mm;
 80042c0:	4b09      	ldr	r3, [pc, #36]	@ (80042e8 <apply_twist_settings+0x54>)
 80042c2:	781a      	ldrb	r2, [r3, #0]
 80042c4:	4b03      	ldr	r3, [pc, #12]	@ (80042d4 <apply_twist_settings+0x40>)
 80042c6:	71da      	strb	r2, [r3, #7]
}
 80042c8:	bf00      	nop
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bc80      	pop	{r7}
 80042ce:	4770      	bx	lr
 80042d0:	2000002e 	.word	0x2000002e
 80042d4:	20000534 	.word	0x20000534
 80042d8:	20000030 	.word	0x20000030
 80042dc:	20000032 	.word	0x20000032
 80042e0:	200005aa 	.word	0x200005aa
 80042e4:	20000033 	.word	0x20000033
 80042e8:	200005ab 	.word	0x200005ab

080042ec <apply_countdown_settings>:

static void apply_countdown_settings(void){
 80042ec:	b480      	push	{r7}
 80042ee:	af00      	add	r7, sp, #0
    countdownDuration = (uint32_t)edit_countdown_min * 60u;
 80042f0:	4b06      	ldr	r3, [pc, #24]	@ (800430c <apply_countdown_settings+0x20>)
 80042f2:	881b      	ldrh	r3, [r3, #0]
 80042f4:	461a      	mov	r2, r3
 80042f6:	4613      	mov	r3, r2
 80042f8:	011b      	lsls	r3, r3, #4
 80042fa:	1a9b      	subs	r3, r3, r2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	461a      	mov	r2, r3
 8004300:	4b03      	ldr	r3, [pc, #12]	@ (8004310 <apply_countdown_settings+0x24>)
 8004302:	601a      	str	r2, [r3, #0]
}
 8004304:	bf00      	nop
 8004306:	46bd      	mov	sp, r7
 8004308:	bc80      	pop	{r7}
 800430a:	4770      	bx	lr
 800430c:	200005ac 	.word	0x200005ac
 8004310:	2000052c 	.word	0x2000052c

08004314 <increase_edit_value>:

/* ================================================================
   EDIT FIELD INCREASE / DECREASE
   ================================================================ */

static void increase_edit_value(void){
 8004314:	b480      	push	{r7}
 8004316:	af00      	add	r7, sp, #0
    switch(ui)
 8004318:	4b86      	ldr	r3, [pc, #536]	@ (8004534 <increase_edit_value+0x220>)
 800431a:	781b      	ldrb	r3, [r3, #0]
 800431c:	3b07      	subs	r3, #7
 800431e:	2b10      	cmp	r3, #16
 8004320:	f200 80fc 	bhi.w	800451c <increase_edit_value+0x208>
 8004324:	a201      	add	r2, pc, #4	@ (adr r2, 800432c <increase_edit_value+0x18>)
 8004326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800432a:	bf00      	nop
 800432c:	08004371 	.word	0x08004371
 8004330:	08004395 	.word	0x08004395
 8004334:	080043bb 	.word	0x080043bb
 8004338:	080043df 	.word	0x080043df
 800433c:	0800451d 	.word	0x0800451d
 8004340:	08004405 	.word	0x08004405
 8004344:	08004413 	.word	0x08004413
 8004348:	08004421 	.word	0x08004421
 800434c:	0800451d 	.word	0x0800451d
 8004350:	080044ff 	.word	0x080044ff
 8004354:	0800451d 	.word	0x0800451d
 8004358:	0800442f 	.word	0x0800442f
 800435c:	0800444d 	.word	0x0800444d
 8004360:	0800446b 	.word	0x0800446b
 8004364:	0800448f 	.word	0x0800448f
 8004368:	080044b5 	.word	0x080044b5
 800436c:	080044d9 	.word	0x080044d9
    {
        case UI_TIMER_EDIT_SLOT_ON_H:
            edit_timer_on_h = (edit_timer_on_h + 1) % 24; break;
 8004370:	4b71      	ldr	r3, [pc, #452]	@ (8004538 <increase_edit_value+0x224>)
 8004372:	781b      	ldrb	r3, [r3, #0]
 8004374:	1c5a      	adds	r2, r3, #1
 8004376:	4b71      	ldr	r3, [pc, #452]	@ (800453c <increase_edit_value+0x228>)
 8004378:	fb83 1302 	smull	r1, r3, r3, r2
 800437c:	1099      	asrs	r1, r3, #2
 800437e:	17d3      	asrs	r3, r2, #31
 8004380:	1ac9      	subs	r1, r1, r3
 8004382:	460b      	mov	r3, r1
 8004384:	005b      	lsls	r3, r3, #1
 8004386:	440b      	add	r3, r1
 8004388:	00db      	lsls	r3, r3, #3
 800438a:	1ad1      	subs	r1, r2, r3
 800438c:	b2ca      	uxtb	r2, r1
 800438e:	4b6a      	ldr	r3, [pc, #424]	@ (8004538 <increase_edit_value+0x224>)
 8004390:	701a      	strb	r2, [r3, #0]
 8004392:	e0ca      	b.n	800452a <increase_edit_value+0x216>

        case UI_TIMER_EDIT_SLOT_ON_M:
            edit_timer_on_m = (edit_timer_on_m + 1) % 60; break;
 8004394:	4b6a      	ldr	r3, [pc, #424]	@ (8004540 <increase_edit_value+0x22c>)
 8004396:	781b      	ldrb	r3, [r3, #0]
 8004398:	1c5a      	adds	r2, r3, #1
 800439a:	4b6a      	ldr	r3, [pc, #424]	@ (8004544 <increase_edit_value+0x230>)
 800439c:	fb83 1302 	smull	r1, r3, r3, r2
 80043a0:	4413      	add	r3, r2
 80043a2:	1159      	asrs	r1, r3, #5
 80043a4:	17d3      	asrs	r3, r2, #31
 80043a6:	1ac9      	subs	r1, r1, r3
 80043a8:	460b      	mov	r3, r1
 80043aa:	011b      	lsls	r3, r3, #4
 80043ac:	1a5b      	subs	r3, r3, r1
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	1ad1      	subs	r1, r2, r3
 80043b2:	b2ca      	uxtb	r2, r1
 80043b4:	4b62      	ldr	r3, [pc, #392]	@ (8004540 <increase_edit_value+0x22c>)
 80043b6:	701a      	strb	r2, [r3, #0]
 80043b8:	e0b7      	b.n	800452a <increase_edit_value+0x216>

        case UI_TIMER_EDIT_SLOT_OFF_H:
            edit_timer_off_h = (edit_timer_off_h + 1) % 24; break;
 80043ba:	4b63      	ldr	r3, [pc, #396]	@ (8004548 <increase_edit_value+0x234>)
 80043bc:	781b      	ldrb	r3, [r3, #0]
 80043be:	1c5a      	adds	r2, r3, #1
 80043c0:	4b5e      	ldr	r3, [pc, #376]	@ (800453c <increase_edit_value+0x228>)
 80043c2:	fb83 1302 	smull	r1, r3, r3, r2
 80043c6:	1099      	asrs	r1, r3, #2
 80043c8:	17d3      	asrs	r3, r2, #31
 80043ca:	1ac9      	subs	r1, r1, r3
 80043cc:	460b      	mov	r3, r1
 80043ce:	005b      	lsls	r3, r3, #1
 80043d0:	440b      	add	r3, r1
 80043d2:	00db      	lsls	r3, r3, #3
 80043d4:	1ad1      	subs	r1, r2, r3
 80043d6:	b2ca      	uxtb	r2, r1
 80043d8:	4b5b      	ldr	r3, [pc, #364]	@ (8004548 <increase_edit_value+0x234>)
 80043da:	701a      	strb	r2, [r3, #0]
 80043dc:	e0a5      	b.n	800452a <increase_edit_value+0x216>

        case UI_TIMER_EDIT_SLOT_OFF_M:
            edit_timer_off_m = (edit_timer_off_m + 1) % 60; break;
 80043de:	4b5b      	ldr	r3, [pc, #364]	@ (800454c <increase_edit_value+0x238>)
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	1c5a      	adds	r2, r3, #1
 80043e4:	4b57      	ldr	r3, [pc, #348]	@ (8004544 <increase_edit_value+0x230>)
 80043e6:	fb83 1302 	smull	r1, r3, r3, r2
 80043ea:	4413      	add	r3, r2
 80043ec:	1159      	asrs	r1, r3, #5
 80043ee:	17d3      	asrs	r3, r2, #31
 80043f0:	1ac9      	subs	r1, r1, r3
 80043f2:	460b      	mov	r3, r1
 80043f4:	011b      	lsls	r3, r3, #4
 80043f6:	1a5b      	subs	r3, r3, r1
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	1ad1      	subs	r1, r2, r3
 80043fc:	b2ca      	uxtb	r2, r1
 80043fe:	4b53      	ldr	r3, [pc, #332]	@ (800454c <increase_edit_value+0x238>)
 8004400:	701a      	strb	r2, [r3, #0]
 8004402:	e092      	b.n	800452a <increase_edit_value+0x216>

        case UI_AUTO_EDIT_GAP:      edit_auto_gap_s++; break;
 8004404:	4b52      	ldr	r3, [pc, #328]	@ (8004550 <increase_edit_value+0x23c>)
 8004406:	881b      	ldrh	r3, [r3, #0]
 8004408:	3301      	adds	r3, #1
 800440a:	b29a      	uxth	r2, r3
 800440c:	4b50      	ldr	r3, [pc, #320]	@ (8004550 <increase_edit_value+0x23c>)
 800440e:	801a      	strh	r2, [r3, #0]
 8004410:	e08b      	b.n	800452a <increase_edit_value+0x216>
        case UI_AUTO_EDIT_MAXRUN:   edit_auto_maxrun_min++; break;
 8004412:	4b50      	ldr	r3, [pc, #320]	@ (8004554 <increase_edit_value+0x240>)
 8004414:	881b      	ldrh	r3, [r3, #0]
 8004416:	3301      	adds	r3, #1
 8004418:	b29a      	uxth	r2, r3
 800441a:	4b4e      	ldr	r3, [pc, #312]	@ (8004554 <increase_edit_value+0x240>)
 800441c:	801a      	strh	r2, [r3, #0]
 800441e:	e084      	b.n	800452a <increase_edit_value+0x216>
        case UI_AUTO_EDIT_RETRY:    edit_auto_retry++; break;
 8004420:	4b4d      	ldr	r3, [pc, #308]	@ (8004558 <increase_edit_value+0x244>)
 8004422:	881b      	ldrh	r3, [r3, #0]
 8004424:	3301      	adds	r3, #1
 8004426:	b29a      	uxth	r2, r3
 8004428:	4b4b      	ldr	r3, [pc, #300]	@ (8004558 <increase_edit_value+0x244>)
 800442a:	801a      	strh	r2, [r3, #0]
 800442c:	e07d      	b.n	800452a <increase_edit_value+0x216>

        case UI_TWIST_EDIT_ON:
            if (++edit_twist_on_s > 999) edit_twist_on_s = 0;
 800442e:	4b4b      	ldr	r3, [pc, #300]	@ (800455c <increase_edit_value+0x248>)
 8004430:	881b      	ldrh	r3, [r3, #0]
 8004432:	3301      	adds	r3, #1
 8004434:	b29a      	uxth	r2, r3
 8004436:	4b49      	ldr	r3, [pc, #292]	@ (800455c <increase_edit_value+0x248>)
 8004438:	801a      	strh	r2, [r3, #0]
 800443a:	4b48      	ldr	r3, [pc, #288]	@ (800455c <increase_edit_value+0x248>)
 800443c:	881b      	ldrh	r3, [r3, #0]
 800443e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004442:	d36d      	bcc.n	8004520 <increase_edit_value+0x20c>
 8004444:	4b45      	ldr	r3, [pc, #276]	@ (800455c <increase_edit_value+0x248>)
 8004446:	2200      	movs	r2, #0
 8004448:	801a      	strh	r2, [r3, #0]
            break;
 800444a:	e069      	b.n	8004520 <increase_edit_value+0x20c>

        case UI_TWIST_EDIT_OFF:
            if (++edit_twist_off_s > 999) edit_twist_off_s = 0;
 800444c:	4b44      	ldr	r3, [pc, #272]	@ (8004560 <increase_edit_value+0x24c>)
 800444e:	881b      	ldrh	r3, [r3, #0]
 8004450:	3301      	adds	r3, #1
 8004452:	b29a      	uxth	r2, r3
 8004454:	4b42      	ldr	r3, [pc, #264]	@ (8004560 <increase_edit_value+0x24c>)
 8004456:	801a      	strh	r2, [r3, #0]
 8004458:	4b41      	ldr	r3, [pc, #260]	@ (8004560 <increase_edit_value+0x24c>)
 800445a:	881b      	ldrh	r3, [r3, #0]
 800445c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004460:	d360      	bcc.n	8004524 <increase_edit_value+0x210>
 8004462:	4b3f      	ldr	r3, [pc, #252]	@ (8004560 <increase_edit_value+0x24c>)
 8004464:	2200      	movs	r2, #0
 8004466:	801a      	strh	r2, [r3, #0]
            break;
 8004468:	e05c      	b.n	8004524 <increase_edit_value+0x210>

        case UI_TWIST_EDIT_ON_H:
            edit_twist_on_hh = (edit_twist_on_hh + 1) % 24; break;
 800446a:	4b3e      	ldr	r3, [pc, #248]	@ (8004564 <increase_edit_value+0x250>)
 800446c:	781b      	ldrb	r3, [r3, #0]
 800446e:	1c5a      	adds	r2, r3, #1
 8004470:	4b32      	ldr	r3, [pc, #200]	@ (800453c <increase_edit_value+0x228>)
 8004472:	fb83 1302 	smull	r1, r3, r3, r2
 8004476:	1099      	asrs	r1, r3, #2
 8004478:	17d3      	asrs	r3, r2, #31
 800447a:	1ac9      	subs	r1, r1, r3
 800447c:	460b      	mov	r3, r1
 800447e:	005b      	lsls	r3, r3, #1
 8004480:	440b      	add	r3, r1
 8004482:	00db      	lsls	r3, r3, #3
 8004484:	1ad1      	subs	r1, r2, r3
 8004486:	b2ca      	uxtb	r2, r1
 8004488:	4b36      	ldr	r3, [pc, #216]	@ (8004564 <increase_edit_value+0x250>)
 800448a:	701a      	strb	r2, [r3, #0]
 800448c:	e04d      	b.n	800452a <increase_edit_value+0x216>

        case UI_TWIST_EDIT_ON_M:
            edit_twist_on_mm = (edit_twist_on_mm + 1) % 60; break;
 800448e:	4b36      	ldr	r3, [pc, #216]	@ (8004568 <increase_edit_value+0x254>)
 8004490:	781b      	ldrb	r3, [r3, #0]
 8004492:	1c5a      	adds	r2, r3, #1
 8004494:	4b2b      	ldr	r3, [pc, #172]	@ (8004544 <increase_edit_value+0x230>)
 8004496:	fb83 1302 	smull	r1, r3, r3, r2
 800449a:	4413      	add	r3, r2
 800449c:	1159      	asrs	r1, r3, #5
 800449e:	17d3      	asrs	r3, r2, #31
 80044a0:	1ac9      	subs	r1, r1, r3
 80044a2:	460b      	mov	r3, r1
 80044a4:	011b      	lsls	r3, r3, #4
 80044a6:	1a5b      	subs	r3, r3, r1
 80044a8:	009b      	lsls	r3, r3, #2
 80044aa:	1ad1      	subs	r1, r2, r3
 80044ac:	b2ca      	uxtb	r2, r1
 80044ae:	4b2e      	ldr	r3, [pc, #184]	@ (8004568 <increase_edit_value+0x254>)
 80044b0:	701a      	strb	r2, [r3, #0]
 80044b2:	e03a      	b.n	800452a <increase_edit_value+0x216>

        case UI_TWIST_EDIT_OFF_H:
            edit_twist_off_hh = (edit_twist_off_hh + 1) % 24; break;
 80044b4:	4b2d      	ldr	r3, [pc, #180]	@ (800456c <increase_edit_value+0x258>)
 80044b6:	781b      	ldrb	r3, [r3, #0]
 80044b8:	1c5a      	adds	r2, r3, #1
 80044ba:	4b20      	ldr	r3, [pc, #128]	@ (800453c <increase_edit_value+0x228>)
 80044bc:	fb83 1302 	smull	r1, r3, r3, r2
 80044c0:	1099      	asrs	r1, r3, #2
 80044c2:	17d3      	asrs	r3, r2, #31
 80044c4:	1ac9      	subs	r1, r1, r3
 80044c6:	460b      	mov	r3, r1
 80044c8:	005b      	lsls	r3, r3, #1
 80044ca:	440b      	add	r3, r1
 80044cc:	00db      	lsls	r3, r3, #3
 80044ce:	1ad1      	subs	r1, r2, r3
 80044d0:	b2ca      	uxtb	r2, r1
 80044d2:	4b26      	ldr	r3, [pc, #152]	@ (800456c <increase_edit_value+0x258>)
 80044d4:	701a      	strb	r2, [r3, #0]
 80044d6:	e028      	b.n	800452a <increase_edit_value+0x216>

        case UI_TWIST_EDIT_OFF_M:
            edit_twist_off_mm = (edit_twist_off_mm + 1) % 60; break;
 80044d8:	4b25      	ldr	r3, [pc, #148]	@ (8004570 <increase_edit_value+0x25c>)
 80044da:	781b      	ldrb	r3, [r3, #0]
 80044dc:	1c5a      	adds	r2, r3, #1
 80044de:	4b19      	ldr	r3, [pc, #100]	@ (8004544 <increase_edit_value+0x230>)
 80044e0:	fb83 1302 	smull	r1, r3, r3, r2
 80044e4:	4413      	add	r3, r2
 80044e6:	1159      	asrs	r1, r3, #5
 80044e8:	17d3      	asrs	r3, r2, #31
 80044ea:	1ac9      	subs	r1, r1, r3
 80044ec:	460b      	mov	r3, r1
 80044ee:	011b      	lsls	r3, r3, #4
 80044f0:	1a5b      	subs	r3, r3, r1
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	1ad1      	subs	r1, r2, r3
 80044f6:	b2ca      	uxtb	r2, r1
 80044f8:	4b1d      	ldr	r3, [pc, #116]	@ (8004570 <increase_edit_value+0x25c>)
 80044fa:	701a      	strb	r2, [r3, #0]
 80044fc:	e015      	b.n	800452a <increase_edit_value+0x216>

        case UI_COUNTDOWN_EDIT_MIN:
            if (++edit_countdown_min > 999) edit_countdown_min = 1;
 80044fe:	4b1d      	ldr	r3, [pc, #116]	@ (8004574 <increase_edit_value+0x260>)
 8004500:	881b      	ldrh	r3, [r3, #0]
 8004502:	3301      	adds	r3, #1
 8004504:	b29a      	uxth	r2, r3
 8004506:	4b1b      	ldr	r3, [pc, #108]	@ (8004574 <increase_edit_value+0x260>)
 8004508:	801a      	strh	r2, [r3, #0]
 800450a:	4b1a      	ldr	r3, [pc, #104]	@ (8004574 <increase_edit_value+0x260>)
 800450c:	881b      	ldrh	r3, [r3, #0]
 800450e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004512:	d309      	bcc.n	8004528 <increase_edit_value+0x214>
 8004514:	4b17      	ldr	r3, [pc, #92]	@ (8004574 <increase_edit_value+0x260>)
 8004516:	2201      	movs	r2, #1
 8004518:	801a      	strh	r2, [r3, #0]
            break;
 800451a:	e005      	b.n	8004528 <increase_edit_value+0x214>

        default:
            break;
 800451c:	bf00      	nop
 800451e:	e004      	b.n	800452a <increase_edit_value+0x216>
            break;
 8004520:	bf00      	nop
 8004522:	e002      	b.n	800452a <increase_edit_value+0x216>
            break;
 8004524:	bf00      	nop
 8004526:	e000      	b.n	800452a <increase_edit_value+0x216>
            break;
 8004528:	bf00      	nop
    }
}
 800452a:	bf00      	nop
 800452c:	46bd      	mov	sp, r7
 800452e:	bc80      	pop	{r7}
 8004530:	4770      	bx	lr
 8004532:	bf00      	nop
 8004534:	2000057c 	.word	0x2000057c
 8004538:	200005a4 	.word	0x200005a4
 800453c:	2aaaaaab 	.word	0x2aaaaaab
 8004540:	200005a5 	.word	0x200005a5
 8004544:	88888889 	.word	0x88888889
 8004548:	200005a6 	.word	0x200005a6
 800454c:	200005a7 	.word	0x200005a7
 8004550:	2000002a 	.word	0x2000002a
 8004554:	2000002c 	.word	0x2000002c
 8004558:	200005a8 	.word	0x200005a8
 800455c:	2000002e 	.word	0x2000002e
 8004560:	20000030 	.word	0x20000030
 8004564:	20000032 	.word	0x20000032
 8004568:	200005aa 	.word	0x200005aa
 800456c:	20000033 	.word	0x20000033
 8004570:	200005ab 	.word	0x200005ab
 8004574:	200005ac 	.word	0x200005ac

08004578 <decrease_edit_value>:

static void decrease_edit_value(void){
 8004578:	b480      	push	{r7}
 800457a:	af00      	add	r7, sp, #0
    switch(ui)
 800457c:	4b74      	ldr	r3, [pc, #464]	@ (8004750 <decrease_edit_value+0x1d8>)
 800457e:	781b      	ldrb	r3, [r3, #0]
 8004580:	3b07      	subs	r3, #7
 8004582:	2b10      	cmp	r3, #16
 8004584:	f200 80d9 	bhi.w	800473a <decrease_edit_value+0x1c2>
 8004588:	a201      	add	r2, pc, #4	@ (adr r2, 8004590 <decrease_edit_value+0x18>)
 800458a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800458e:	bf00      	nop
 8004590:	080045d5 	.word	0x080045d5
 8004594:	080045ef 	.word	0x080045ef
 8004598:	08004609 	.word	0x08004609
 800459c:	08004623 	.word	0x08004623
 80045a0:	0800473b 	.word	0x0800473b
 80045a4:	0800463d 	.word	0x0800463d
 80045a8:	08004653 	.word	0x08004653
 80045ac:	08004669 	.word	0x08004669
 80045b0:	0800473b 	.word	0x0800473b
 80045b4:	0800471f 	.word	0x0800471f
 80045b8:	0800473b 	.word	0x0800473b
 80045bc:	0800467f 	.word	0x0800467f
 80045c0:	0800469b 	.word	0x0800469b
 80045c4:	080046b7 	.word	0x080046b7
 80045c8:	080046d1 	.word	0x080046d1
 80045cc:	080046eb 	.word	0x080046eb
 80045d0:	08004705 	.word	0x08004705
    {
        case UI_TIMER_EDIT_SLOT_ON_H:
            edit_timer_on_h = (edit_timer_on_h==0)?23:edit_timer_on_h-1; break;
 80045d4:	4b5f      	ldr	r3, [pc, #380]	@ (8004754 <decrease_edit_value+0x1dc>)
 80045d6:	781b      	ldrb	r3, [r3, #0]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d004      	beq.n	80045e6 <decrease_edit_value+0x6e>
 80045dc:	4b5d      	ldr	r3, [pc, #372]	@ (8004754 <decrease_edit_value+0x1dc>)
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	3b01      	subs	r3, #1
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	e000      	b.n	80045e8 <decrease_edit_value+0x70>
 80045e6:	2317      	movs	r3, #23
 80045e8:	4a5a      	ldr	r2, [pc, #360]	@ (8004754 <decrease_edit_value+0x1dc>)
 80045ea:	7013      	strb	r3, [r2, #0]
 80045ec:	e0ac      	b.n	8004748 <decrease_edit_value+0x1d0>

        case UI_TIMER_EDIT_SLOT_ON_M:
            edit_timer_on_m = (edit_timer_on_m==0)?59:edit_timer_on_m-1; break;
 80045ee:	4b5a      	ldr	r3, [pc, #360]	@ (8004758 <decrease_edit_value+0x1e0>)
 80045f0:	781b      	ldrb	r3, [r3, #0]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d004      	beq.n	8004600 <decrease_edit_value+0x88>
 80045f6:	4b58      	ldr	r3, [pc, #352]	@ (8004758 <decrease_edit_value+0x1e0>)
 80045f8:	781b      	ldrb	r3, [r3, #0]
 80045fa:	3b01      	subs	r3, #1
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	e000      	b.n	8004602 <decrease_edit_value+0x8a>
 8004600:	233b      	movs	r3, #59	@ 0x3b
 8004602:	4a55      	ldr	r2, [pc, #340]	@ (8004758 <decrease_edit_value+0x1e0>)
 8004604:	7013      	strb	r3, [r2, #0]
 8004606:	e09f      	b.n	8004748 <decrease_edit_value+0x1d0>

        case UI_TIMER_EDIT_SLOT_OFF_H:
            edit_timer_off_h = (edit_timer_off_h==0)?23:edit_timer_off_h-1; break;
 8004608:	4b54      	ldr	r3, [pc, #336]	@ (800475c <decrease_edit_value+0x1e4>)
 800460a:	781b      	ldrb	r3, [r3, #0]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d004      	beq.n	800461a <decrease_edit_value+0xa2>
 8004610:	4b52      	ldr	r3, [pc, #328]	@ (800475c <decrease_edit_value+0x1e4>)
 8004612:	781b      	ldrb	r3, [r3, #0]
 8004614:	3b01      	subs	r3, #1
 8004616:	b2db      	uxtb	r3, r3
 8004618:	e000      	b.n	800461c <decrease_edit_value+0xa4>
 800461a:	2317      	movs	r3, #23
 800461c:	4a4f      	ldr	r2, [pc, #316]	@ (800475c <decrease_edit_value+0x1e4>)
 800461e:	7013      	strb	r3, [r2, #0]
 8004620:	e092      	b.n	8004748 <decrease_edit_value+0x1d0>

        case UI_TIMER_EDIT_SLOT_OFF_M:
            edit_timer_off_m = (edit_timer_off_m==0)?59:edit_timer_off_m-1; break;
 8004622:	4b4f      	ldr	r3, [pc, #316]	@ (8004760 <decrease_edit_value+0x1e8>)
 8004624:	781b      	ldrb	r3, [r3, #0]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d004      	beq.n	8004634 <decrease_edit_value+0xbc>
 800462a:	4b4d      	ldr	r3, [pc, #308]	@ (8004760 <decrease_edit_value+0x1e8>)
 800462c:	781b      	ldrb	r3, [r3, #0]
 800462e:	3b01      	subs	r3, #1
 8004630:	b2db      	uxtb	r3, r3
 8004632:	e000      	b.n	8004636 <decrease_edit_value+0xbe>
 8004634:	233b      	movs	r3, #59	@ 0x3b
 8004636:	4a4a      	ldr	r2, [pc, #296]	@ (8004760 <decrease_edit_value+0x1e8>)
 8004638:	7013      	strb	r3, [r2, #0]
 800463a:	e085      	b.n	8004748 <decrease_edit_value+0x1d0>

        case UI_AUTO_EDIT_GAP:
            if (edit_auto_gap_s>0) edit_auto_gap_s--;
 800463c:	4b49      	ldr	r3, [pc, #292]	@ (8004764 <decrease_edit_value+0x1ec>)
 800463e:	881b      	ldrh	r3, [r3, #0]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d07c      	beq.n	800473e <decrease_edit_value+0x1c6>
 8004644:	4b47      	ldr	r3, [pc, #284]	@ (8004764 <decrease_edit_value+0x1ec>)
 8004646:	881b      	ldrh	r3, [r3, #0]
 8004648:	3b01      	subs	r3, #1
 800464a:	b29a      	uxth	r2, r3
 800464c:	4b45      	ldr	r3, [pc, #276]	@ (8004764 <decrease_edit_value+0x1ec>)
 800464e:	801a      	strh	r2, [r3, #0]
            break;
 8004650:	e075      	b.n	800473e <decrease_edit_value+0x1c6>

        case UI_AUTO_EDIT_MAXRUN:
            if (edit_auto_maxrun_min>0) edit_auto_maxrun_min--;
 8004652:	4b45      	ldr	r3, [pc, #276]	@ (8004768 <decrease_edit_value+0x1f0>)
 8004654:	881b      	ldrh	r3, [r3, #0]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d073      	beq.n	8004742 <decrease_edit_value+0x1ca>
 800465a:	4b43      	ldr	r3, [pc, #268]	@ (8004768 <decrease_edit_value+0x1f0>)
 800465c:	881b      	ldrh	r3, [r3, #0]
 800465e:	3b01      	subs	r3, #1
 8004660:	b29a      	uxth	r2, r3
 8004662:	4b41      	ldr	r3, [pc, #260]	@ (8004768 <decrease_edit_value+0x1f0>)
 8004664:	801a      	strh	r2, [r3, #0]
            break;
 8004666:	e06c      	b.n	8004742 <decrease_edit_value+0x1ca>

        case UI_AUTO_EDIT_RETRY:
            if (edit_auto_retry>0) edit_auto_retry--;
 8004668:	4b40      	ldr	r3, [pc, #256]	@ (800476c <decrease_edit_value+0x1f4>)
 800466a:	881b      	ldrh	r3, [r3, #0]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d06a      	beq.n	8004746 <decrease_edit_value+0x1ce>
 8004670:	4b3e      	ldr	r3, [pc, #248]	@ (800476c <decrease_edit_value+0x1f4>)
 8004672:	881b      	ldrh	r3, [r3, #0]
 8004674:	3b01      	subs	r3, #1
 8004676:	b29a      	uxth	r2, r3
 8004678:	4b3c      	ldr	r3, [pc, #240]	@ (800476c <decrease_edit_value+0x1f4>)
 800467a:	801a      	strh	r2, [r3, #0]
            break;
 800467c:	e063      	b.n	8004746 <decrease_edit_value+0x1ce>

        case UI_TWIST_EDIT_ON:
            edit_twist_on_s = (edit_twist_on_s==0)?999:edit_twist_on_s-1;
 800467e:	4b3c      	ldr	r3, [pc, #240]	@ (8004770 <decrease_edit_value+0x1f8>)
 8004680:	881b      	ldrh	r3, [r3, #0]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d004      	beq.n	8004690 <decrease_edit_value+0x118>
 8004686:	4b3a      	ldr	r3, [pc, #232]	@ (8004770 <decrease_edit_value+0x1f8>)
 8004688:	881b      	ldrh	r3, [r3, #0]
 800468a:	3b01      	subs	r3, #1
 800468c:	b29b      	uxth	r3, r3
 800468e:	e001      	b.n	8004694 <decrease_edit_value+0x11c>
 8004690:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8004694:	4a36      	ldr	r2, [pc, #216]	@ (8004770 <decrease_edit_value+0x1f8>)
 8004696:	8013      	strh	r3, [r2, #0]
            break;
 8004698:	e056      	b.n	8004748 <decrease_edit_value+0x1d0>

        case UI_TWIST_EDIT_OFF:
            edit_twist_off_s = (edit_twist_off_s==0)?999:edit_twist_off_s-1;
 800469a:	4b36      	ldr	r3, [pc, #216]	@ (8004774 <decrease_edit_value+0x1fc>)
 800469c:	881b      	ldrh	r3, [r3, #0]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d004      	beq.n	80046ac <decrease_edit_value+0x134>
 80046a2:	4b34      	ldr	r3, [pc, #208]	@ (8004774 <decrease_edit_value+0x1fc>)
 80046a4:	881b      	ldrh	r3, [r3, #0]
 80046a6:	3b01      	subs	r3, #1
 80046a8:	b29b      	uxth	r3, r3
 80046aa:	e001      	b.n	80046b0 <decrease_edit_value+0x138>
 80046ac:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80046b0:	4a30      	ldr	r2, [pc, #192]	@ (8004774 <decrease_edit_value+0x1fc>)
 80046b2:	8013      	strh	r3, [r2, #0]
            break;
 80046b4:	e048      	b.n	8004748 <decrease_edit_value+0x1d0>

        case UI_TWIST_EDIT_ON_H:
            edit_twist_on_hh = (edit_twist_on_hh==0)?23:edit_twist_on_hh-1;
 80046b6:	4b30      	ldr	r3, [pc, #192]	@ (8004778 <decrease_edit_value+0x200>)
 80046b8:	781b      	ldrb	r3, [r3, #0]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d004      	beq.n	80046c8 <decrease_edit_value+0x150>
 80046be:	4b2e      	ldr	r3, [pc, #184]	@ (8004778 <decrease_edit_value+0x200>)
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	3b01      	subs	r3, #1
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	e000      	b.n	80046ca <decrease_edit_value+0x152>
 80046c8:	2317      	movs	r3, #23
 80046ca:	4a2b      	ldr	r2, [pc, #172]	@ (8004778 <decrease_edit_value+0x200>)
 80046cc:	7013      	strb	r3, [r2, #0]
            break;
 80046ce:	e03b      	b.n	8004748 <decrease_edit_value+0x1d0>

        case UI_TWIST_EDIT_ON_M:
            edit_twist_on_mm = (edit_twist_on_mm==0)?59:edit_twist_on_mm-1;
 80046d0:	4b2a      	ldr	r3, [pc, #168]	@ (800477c <decrease_edit_value+0x204>)
 80046d2:	781b      	ldrb	r3, [r3, #0]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d004      	beq.n	80046e2 <decrease_edit_value+0x16a>
 80046d8:	4b28      	ldr	r3, [pc, #160]	@ (800477c <decrease_edit_value+0x204>)
 80046da:	781b      	ldrb	r3, [r3, #0]
 80046dc:	3b01      	subs	r3, #1
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	e000      	b.n	80046e4 <decrease_edit_value+0x16c>
 80046e2:	233b      	movs	r3, #59	@ 0x3b
 80046e4:	4a25      	ldr	r2, [pc, #148]	@ (800477c <decrease_edit_value+0x204>)
 80046e6:	7013      	strb	r3, [r2, #0]
            break;
 80046e8:	e02e      	b.n	8004748 <decrease_edit_value+0x1d0>

        case UI_TWIST_EDIT_OFF_H:
            edit_twist_off_hh = (edit_twist_off_hh==0)?23:edit_twist_off_hh-1;
 80046ea:	4b25      	ldr	r3, [pc, #148]	@ (8004780 <decrease_edit_value+0x208>)
 80046ec:	781b      	ldrb	r3, [r3, #0]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d004      	beq.n	80046fc <decrease_edit_value+0x184>
 80046f2:	4b23      	ldr	r3, [pc, #140]	@ (8004780 <decrease_edit_value+0x208>)
 80046f4:	781b      	ldrb	r3, [r3, #0]
 80046f6:	3b01      	subs	r3, #1
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	e000      	b.n	80046fe <decrease_edit_value+0x186>
 80046fc:	2317      	movs	r3, #23
 80046fe:	4a20      	ldr	r2, [pc, #128]	@ (8004780 <decrease_edit_value+0x208>)
 8004700:	7013      	strb	r3, [r2, #0]
            break;
 8004702:	e021      	b.n	8004748 <decrease_edit_value+0x1d0>

        case UI_TWIST_EDIT_OFF_M:
            edit_twist_off_mm = (edit_twist_off_mm==0)?59:edit_twist_off_mm-1;
 8004704:	4b1f      	ldr	r3, [pc, #124]	@ (8004784 <decrease_edit_value+0x20c>)
 8004706:	781b      	ldrb	r3, [r3, #0]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d004      	beq.n	8004716 <decrease_edit_value+0x19e>
 800470c:	4b1d      	ldr	r3, [pc, #116]	@ (8004784 <decrease_edit_value+0x20c>)
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	3b01      	subs	r3, #1
 8004712:	b2db      	uxtb	r3, r3
 8004714:	e000      	b.n	8004718 <decrease_edit_value+0x1a0>
 8004716:	233b      	movs	r3, #59	@ 0x3b
 8004718:	4a1a      	ldr	r2, [pc, #104]	@ (8004784 <decrease_edit_value+0x20c>)
 800471a:	7013      	strb	r3, [r2, #0]
            break;
 800471c:	e014      	b.n	8004748 <decrease_edit_value+0x1d0>

        case UI_COUNTDOWN_EDIT_MIN:
            edit_countdown_min = (edit_countdown_min==1)?999:edit_countdown_min-1;
 800471e:	4b1a      	ldr	r3, [pc, #104]	@ (8004788 <decrease_edit_value+0x210>)
 8004720:	881b      	ldrh	r3, [r3, #0]
 8004722:	2b01      	cmp	r3, #1
 8004724:	d004      	beq.n	8004730 <decrease_edit_value+0x1b8>
 8004726:	4b18      	ldr	r3, [pc, #96]	@ (8004788 <decrease_edit_value+0x210>)
 8004728:	881b      	ldrh	r3, [r3, #0]
 800472a:	3b01      	subs	r3, #1
 800472c:	b29b      	uxth	r3, r3
 800472e:	e001      	b.n	8004734 <decrease_edit_value+0x1bc>
 8004730:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8004734:	4a14      	ldr	r2, [pc, #80]	@ (8004788 <decrease_edit_value+0x210>)
 8004736:	8013      	strh	r3, [r2, #0]
            break;
 8004738:	e006      	b.n	8004748 <decrease_edit_value+0x1d0>

        default:
            break;
 800473a:	bf00      	nop
 800473c:	e004      	b.n	8004748 <decrease_edit_value+0x1d0>
            break;
 800473e:	bf00      	nop
 8004740:	e002      	b.n	8004748 <decrease_edit_value+0x1d0>
            break;
 8004742:	bf00      	nop
 8004744:	e000      	b.n	8004748 <decrease_edit_value+0x1d0>
            break;
 8004746:	bf00      	nop
    }
}
 8004748:	bf00      	nop
 800474a:	46bd      	mov	sp, r7
 800474c:	bc80      	pop	{r7}
 800474e:	4770      	bx	lr
 8004750:	2000057c 	.word	0x2000057c
 8004754:	200005a4 	.word	0x200005a4
 8004758:	200005a5 	.word	0x200005a5
 800475c:	200005a6 	.word	0x200005a6
 8004760:	200005a7 	.word	0x200005a7
 8004764:	2000002a 	.word	0x2000002a
 8004768:	2000002c 	.word	0x2000002c
 800476c:	200005a8 	.word	0x200005a8
 8004770:	2000002e 	.word	0x2000002e
 8004774:	20000030 	.word	0x20000030
 8004778:	20000032 	.word	0x20000032
 800477c:	200005aa 	.word	0x200005aa
 8004780:	20000033 	.word	0x20000033
 8004784:	200005ab 	.word	0x200005ab
 8004788:	200005ac 	.word	0x200005ac

0800478c <decode_button_press>:

/* ================================================================
   BUTTON DECODER (robust long-press handling)
   ================================================================ */

static UiButton decode_button_press(void){
 800478c:	b580      	push	{r7, lr}
 800478e:	b086      	sub	sp, #24
 8004790:	af00      	add	r7, sp, #0
    bool sw1 = Switch_IsPressed(0);
 8004792:	2000      	movs	r0, #0
 8004794:	f000 ff94 	bl	80056c0 <Switch_IsPressed>
 8004798:	4603      	mov	r3, r0
 800479a:	73fb      	strb	r3, [r7, #15]
    bool sw2 = Switch_IsPressed(1);
 800479c:	2001      	movs	r0, #1
 800479e:	f000 ff8f 	bl	80056c0 <Switch_IsPressed>
 80047a2:	4603      	mov	r3, r0
 80047a4:	73bb      	strb	r3, [r7, #14]
    bool sw3 = Switch_IsPressed(2);
 80047a6:	2002      	movs	r0, #2
 80047a8:	f000 ff8a 	bl	80056c0 <Switch_IsPressed>
 80047ac:	4603      	mov	r3, r0
 80047ae:	737b      	strb	r3, [r7, #13]
    bool sw4 = Switch_IsPressed(3);
 80047b0:	2003      	movs	r0, #3
 80047b2:	f000 ff85 	bl	80056c0 <Switch_IsPressed>
 80047b6:	4603      	mov	r3, r0
 80047b8:	733b      	strb	r3, [r7, #12]

    bool sw[4] = {sw1, sw2, sw3, sw4};
 80047ba:	7bfb      	ldrb	r3, [r7, #15]
 80047bc:	713b      	strb	r3, [r7, #4]
 80047be:	7bbb      	ldrb	r3, [r7, #14]
 80047c0:	717b      	strb	r3, [r7, #5]
 80047c2:	7b7b      	ldrb	r3, [r7, #13]
 80047c4:	71bb      	strb	r3, [r7, #6]
 80047c6:	7b3b      	ldrb	r3, [r7, #12]
 80047c8:	71fb      	strb	r3, [r7, #7]
    uint32_t now = HAL_GetTick();
 80047ca:	f001 fdf5 	bl	80063b8 <HAL_GetTick>
 80047ce:	60b8      	str	r0, [r7, #8]
    UiButton out = BTN_NONE;
 80047d0:	2300      	movs	r3, #0
 80047d2:	75fb      	strb	r3, [r7, #23]

    for (int i = 0; i < 4; i++)
 80047d4:	2300      	movs	r3, #0
 80047d6:	613b      	str	r3, [r7, #16]
 80047d8:	e08f      	b.n	80048fa <decode_button_press+0x16e>
    {
        /* Start press */
        if (sw[i] && sw_press_start[i] == 0){
 80047da:	1d3a      	adds	r2, r7, #4
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	4413      	add	r3, r2
 80047e0:	781b      	ldrb	r3, [r3, #0]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d010      	beq.n	8004808 <decode_button_press+0x7c>
 80047e6:	4a49      	ldr	r2, [pc, #292]	@ (800490c <decode_button_press+0x180>)
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d10a      	bne.n	8004808 <decode_button_press+0x7c>
            sw_press_start[i] = now;
 80047f2:	4946      	ldr	r1, [pc, #280]	@ (800490c <decode_button_press+0x180>)
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	68ba      	ldr	r2, [r7, #8]
 80047f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            sw_long_issued[i] = false;
 80047fc:	4a44      	ldr	r2, [pc, #272]	@ (8004910 <decode_button_press+0x184>)
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	4413      	add	r3, r2
 8004802:	2200      	movs	r2, #0
 8004804:	701a      	strb	r2, [r3, #0]
 8004806:	e075      	b.n	80048f4 <decode_button_press+0x168>
        }

        /* Released  short press */
        else if (!sw[i] && sw_press_start[i] != 0){
 8004808:	1d3a      	adds	r2, r7, #4
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	4413      	add	r3, r2
 800480e:	781b      	ldrb	r3, [r3, #0]
 8004810:	f083 0301 	eor.w	r3, r3, #1
 8004814:	b2db      	uxtb	r3, r3
 8004816:	2b00      	cmp	r3, #0
 8004818:	d033      	beq.n	8004882 <decode_button_press+0xf6>
 800481a:	4a3c      	ldr	r2, [pc, #240]	@ (800490c <decode_button_press+0x180>)
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d02d      	beq.n	8004882 <decode_button_press+0xf6>
            if (!sw_long_issued[i]){
 8004826:	4a3a      	ldr	r2, [pc, #232]	@ (8004910 <decode_button_press+0x184>)
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	4413      	add	r3, r2
 800482c:	781b      	ldrb	r3, [r3, #0]
 800482e:	f083 0301 	eor.w	r3, r3, #1
 8004832:	b2db      	uxtb	r3, r3
 8004834:	2b00      	cmp	r3, #0
 8004836:	d019      	beq.n	800486c <decode_button_press+0xe0>
                switch(i){
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	2b03      	cmp	r3, #3
 800483c:	d816      	bhi.n	800486c <decode_button_press+0xe0>
 800483e:	a201      	add	r2, pc, #4	@ (adr r2, 8004844 <decode_button_press+0xb8>)
 8004840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004844:	08004855 	.word	0x08004855
 8004848:	0800485b 	.word	0x0800485b
 800484c:	08004861 	.word	0x08004861
 8004850:	08004867 	.word	0x08004867
                    case 0: out = BTN_RESET;  break;
 8004854:	2301      	movs	r3, #1
 8004856:	75fb      	strb	r3, [r7, #23]
 8004858:	e008      	b.n	800486c <decode_button_press+0xe0>
                    case 1: out = BTN_SELECT; break;
 800485a:	2302      	movs	r3, #2
 800485c:	75fb      	strb	r3, [r7, #23]
 800485e:	e005      	b.n	800486c <decode_button_press+0xe0>
                    case 2: out = BTN_UP;     break;
 8004860:	2303      	movs	r3, #3
 8004862:	75fb      	strb	r3, [r7, #23]
 8004864:	e002      	b.n	800486c <decode_button_press+0xe0>
                    case 3: out = BTN_DOWN;   break;
 8004866:	2304      	movs	r3, #4
 8004868:	75fb      	strb	r3, [r7, #23]
 800486a:	bf00      	nop
                }
            }
            sw_press_start[i] = 0;
 800486c:	4a27      	ldr	r2, [pc, #156]	@ (800490c <decode_button_press+0x180>)
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	2100      	movs	r1, #0
 8004872:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            sw_long_issued[i] = false;
 8004876:	4a26      	ldr	r2, [pc, #152]	@ (8004910 <decode_button_press+0x184>)
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	4413      	add	r3, r2
 800487c:	2200      	movs	r2, #0
 800487e:	701a      	strb	r2, [r3, #0]
 8004880:	e038      	b.n	80048f4 <decode_button_press+0x168>
        }

        /* Held long enough  long press */
        else if (sw[i] && !sw_long_issued[i]){
 8004882:	1d3a      	adds	r2, r7, #4
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	4413      	add	r3, r2
 8004888:	781b      	ldrb	r3, [r3, #0]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d032      	beq.n	80048f4 <decode_button_press+0x168>
 800488e:	4a20      	ldr	r2, [pc, #128]	@ (8004910 <decode_button_press+0x184>)
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	4413      	add	r3, r2
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	f083 0301 	eor.w	r3, r3, #1
 800489a:	b2db      	uxtb	r3, r3
 800489c:	2b00      	cmp	r3, #0
 800489e:	d029      	beq.n	80048f4 <decode_button_press+0x168>
            if (now - sw_press_start[i] >= LONG_PRESS_MS){
 80048a0:	4a1a      	ldr	r2, [pc, #104]	@ (800490c <decode_button_press+0x180>)
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048a8:	68ba      	ldr	r2, [r7, #8]
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d91f      	bls.n	80048f4 <decode_button_press+0x168>
                sw_long_issued[i] = true;
 80048b4:	4a16      	ldr	r2, [pc, #88]	@ (8004910 <decode_button_press+0x184>)
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	4413      	add	r3, r2
 80048ba:	2201      	movs	r2, #1
 80048bc:	701a      	strb	r2, [r3, #0]
                switch(i){
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	2b03      	cmp	r3, #3
 80048c2:	d817      	bhi.n	80048f4 <decode_button_press+0x168>
 80048c4:	a201      	add	r2, pc, #4	@ (adr r2, 80048cc <decode_button_press+0x140>)
 80048c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048ca:	bf00      	nop
 80048cc:	080048dd 	.word	0x080048dd
 80048d0:	080048e3 	.word	0x080048e3
 80048d4:	080048e9 	.word	0x080048e9
 80048d8:	080048ef 	.word	0x080048ef
                    case 0: out = BTN_RESET_LONG;  break;
 80048dc:	2305      	movs	r3, #5
 80048de:	75fb      	strb	r3, [r7, #23]
 80048e0:	e008      	b.n	80048f4 <decode_button_press+0x168>
                    case 1: out = BTN_SELECT_LONG; break;
 80048e2:	2306      	movs	r3, #6
 80048e4:	75fb      	strb	r3, [r7, #23]
 80048e6:	e005      	b.n	80048f4 <decode_button_press+0x168>
                    case 2: out = BTN_UP_LONG;     break;
 80048e8:	2307      	movs	r3, #7
 80048ea:	75fb      	strb	r3, [r7, #23]
 80048ec:	e002      	b.n	80048f4 <decode_button_press+0x168>
                    case 3: out = BTN_DOWN_LONG;   break;
 80048ee:	2308      	movs	r3, #8
 80048f0:	75fb      	strb	r3, [r7, #23]
 80048f2:	bf00      	nop
    for (int i = 0; i < 4; i++)
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	3301      	adds	r3, #1
 80048f8:	613b      	str	r3, [r7, #16]
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	2b03      	cmp	r3, #3
 80048fe:	f77f af6c 	ble.w	80047da <decode_button_press+0x4e>
                }
            }
        }
    }

    return out;
 8004902:	7dfb      	ldrb	r3, [r7, #23]
}
 8004904:	4618      	mov	r0, r3
 8004906:	3718      	adds	r7, #24
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}
 800490c:	2000058c 	.word	0x2000058c
 8004910:	2000059c 	.word	0x2000059c

08004914 <goto_menu_top>:

/* ================================================================
   MENU ENTER HANDLER
   ================================================================ */

static void goto_menu_top(void){
 8004914:	b480      	push	{r7}
 8004916:	af00      	add	r7, sp, #0
    menu_idx = 0;
 8004918:	4b04      	ldr	r3, [pc, #16]	@ (800492c <goto_menu_top+0x18>)
 800491a:	2200      	movs	r2, #0
 800491c:	601a      	str	r2, [r3, #0]
    menu_view_top = 0;
 800491e:	4b04      	ldr	r3, [pc, #16]	@ (8004930 <goto_menu_top+0x1c>)
 8004920:	2200      	movs	r2, #0
 8004922:	601a      	str	r2, [r3, #0]
}
 8004924:	bf00      	nop
 8004926:	46bd      	mov	sp, r7
 8004928:	bc80      	pop	{r7}
 800492a:	4770      	bx	lr
 800492c:	200005b0 	.word	0x200005b0
 8004930:	200005b4 	.word	0x200005b4

08004934 <menu_select>:

static void menu_select(void){
 8004934:	b580      	push	{r7, lr}
 8004936:	af00      	add	r7, sp, #0
    refreshInactivityTimer();
 8004938:	f7ff f886 	bl	8003a48 <refreshInactivityTimer>

    switch(ui)
 800493c:	4b83      	ldr	r3, [pc, #524]	@ (8004b4c <menu_select+0x218>)
 800493e:	781b      	ldrb	r3, [r3, #0]
 8004940:	2b17      	cmp	r3, #23
 8004942:	f200 8101 	bhi.w	8004b48 <menu_select+0x214>
 8004946:	a201      	add	r2, pc, #4	@ (adr r2, 800494c <menu_select+0x18>)
 8004948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800494c:	080049ad 	.word	0x080049ad
 8004950:	080049bb 	.word	0x080049bb
 8004954:	080049cd 	.word	0x080049cd
 8004958:	08004b49 	.word	0x08004b49
 800495c:	08004b49 	.word	0x08004b49
 8004960:	08004a27 	.word	0x08004a27
 8004964:	08004b49 	.word	0x08004b49
 8004968:	08004a35 	.word	0x08004a35
 800496c:	08004a43 	.word	0x08004a43
 8004970:	08004a51 	.word	0x08004a51
 8004974:	08004a5f 	.word	0x08004a5f
 8004978:	08004a71 	.word	0x08004a71
 800497c:	08004a7f 	.word	0x08004a7f
 8004980:	08004a8d 	.word	0x08004a8d
 8004984:	08004a9b 	.word	0x08004a9b
 8004988:	08004b13 	.word	0x08004b13
 800498c:	08004b37 	.word	0x08004b37
 8004990:	08004aad 	.word	0x08004aad
 8004994:	08004abb 	.word	0x08004abb
 8004998:	08004ac9 	.word	0x08004ac9
 800499c:	08004ad7 	.word	0x08004ad7
 80049a0:	08004ae5 	.word	0x08004ae5
 80049a4:	08004af3 	.word	0x08004af3
 80049a8:	08004b01 	.word	0x08004b01
    {
        case UI_WELCOME:
            ui = UI_DASH;
 80049ac:	4b67      	ldr	r3, [pc, #412]	@ (8004b4c <menu_select+0x218>)
 80049ae:	2201      	movs	r2, #1
 80049b0:	701a      	strb	r2, [r3, #0]
            screenNeedsRefresh = true;
 80049b2:	4b67      	ldr	r3, [pc, #412]	@ (8004b50 <menu_select+0x21c>)
 80049b4:	2201      	movs	r2, #1
 80049b6:	701a      	strb	r2, [r3, #0]
            return;
 80049b8:	e0c7      	b.n	8004b4a <menu_select+0x216>

        case UI_DASH:
            ui = UI_MENU;
 80049ba:	4b64      	ldr	r3, [pc, #400]	@ (8004b4c <menu_select+0x218>)
 80049bc:	2202      	movs	r2, #2
 80049be:	701a      	strb	r2, [r3, #0]
            goto_menu_top();
 80049c0:	f7ff ffa8 	bl	8004914 <goto_menu_top>
            screenNeedsRefresh = true;
 80049c4:	4b62      	ldr	r3, [pc, #392]	@ (8004b50 <menu_select+0x21c>)
 80049c6:	2201      	movs	r2, #1
 80049c8:	701a      	strb	r2, [r3, #0]
            return;
 80049ca:	e0be      	b.n	8004b4a <menu_select+0x216>

        case UI_MENU:
            switch(menu_idx){
 80049cc:	4b61      	ldr	r3, [pc, #388]	@ (8004b54 <menu_select+0x220>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2b04      	cmp	r3, #4
 80049d2:	d824      	bhi.n	8004a1e <menu_select+0xea>
 80049d4:	a201      	add	r2, pc, #4	@ (adr r2, 80049dc <menu_select+0xa8>)
 80049d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049da:	bf00      	nop
 80049dc:	080049f1 	.word	0x080049f1
 80049e0:	080049ff 	.word	0x080049ff
 80049e4:	08004a07 	.word	0x08004a07
 80049e8:	08004a0f 	.word	0x08004a0f
 80049ec:	08004a17 	.word	0x08004a17
                case 0: ui = UI_TIMER; currentSlot = 0; break;
 80049f0:	4b56      	ldr	r3, [pc, #344]	@ (8004b4c <menu_select+0x218>)
 80049f2:	2205      	movs	r2, #5
 80049f4:	701a      	strb	r2, [r3, #0]
 80049f6:	4b58      	ldr	r3, [pc, #352]	@ (8004b58 <menu_select+0x224>)
 80049f8:	2200      	movs	r2, #0
 80049fa:	701a      	strb	r2, [r3, #0]
 80049fc:	e00f      	b.n	8004a1e <menu_select+0xea>
                case 1: ui = UI_AUTO_MENU; break;
 80049fe:	4b53      	ldr	r3, [pc, #332]	@ (8004b4c <menu_select+0x218>)
 8004a00:	220b      	movs	r2, #11
 8004a02:	701a      	strb	r2, [r3, #0]
 8004a04:	e00b      	b.n	8004a1e <menu_select+0xea>
                case 2: ui = UI_TWIST; break;
 8004a06:	4b51      	ldr	r3, [pc, #324]	@ (8004b4c <menu_select+0x218>)
 8004a08:	2211      	movs	r2, #17
 8004a0a:	701a      	strb	r2, [r3, #0]
 8004a0c:	e007      	b.n	8004a1e <menu_select+0xea>
                case 3: ui = UI_DASH; break;      /* SETTINGS  no submenu */
 8004a0e:	4b4f      	ldr	r3, [pc, #316]	@ (8004b4c <menu_select+0x218>)
 8004a10:	2201      	movs	r2, #1
 8004a12:	701a      	strb	r2, [r3, #0]
 8004a14:	e003      	b.n	8004a1e <menu_select+0xea>
                case 4: ui = UI_DASH; break;      /* BACK */
 8004a16:	4b4d      	ldr	r3, [pc, #308]	@ (8004b4c <menu_select+0x218>)
 8004a18:	2201      	movs	r2, #1
 8004a1a:	701a      	strb	r2, [r3, #0]
 8004a1c:	bf00      	nop
            }
            screenNeedsRefresh = true;
 8004a1e:	4b4c      	ldr	r3, [pc, #304]	@ (8004b50 <menu_select+0x21c>)
 8004a20:	2201      	movs	r2, #1
 8004a22:	701a      	strb	r2, [r3, #0]
            return;
 8004a24:	e091      	b.n	8004b4a <menu_select+0x216>

        /* TIMER FLOW */
        case UI_TIMER:
            ui = UI_TIMER_EDIT_SLOT_ON_H; screenNeedsRefresh = true; return;
 8004a26:	4b49      	ldr	r3, [pc, #292]	@ (8004b4c <menu_select+0x218>)
 8004a28:	2207      	movs	r2, #7
 8004a2a:	701a      	strb	r2, [r3, #0]
 8004a2c:	4b48      	ldr	r3, [pc, #288]	@ (8004b50 <menu_select+0x21c>)
 8004a2e:	2201      	movs	r2, #1
 8004a30:	701a      	strb	r2, [r3, #0]
 8004a32:	e08a      	b.n	8004b4a <menu_select+0x216>

        case UI_TIMER_EDIT_SLOT_ON_H:
            ui = UI_TIMER_EDIT_SLOT_ON_M; screenNeedsRefresh = true; return;
 8004a34:	4b45      	ldr	r3, [pc, #276]	@ (8004b4c <menu_select+0x218>)
 8004a36:	2208      	movs	r2, #8
 8004a38:	701a      	strb	r2, [r3, #0]
 8004a3a:	4b45      	ldr	r3, [pc, #276]	@ (8004b50 <menu_select+0x21c>)
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	701a      	strb	r2, [r3, #0]
 8004a40:	e083      	b.n	8004b4a <menu_select+0x216>

        case UI_TIMER_EDIT_SLOT_ON_M:
            ui = UI_TIMER_EDIT_SLOT_OFF_H; screenNeedsRefresh = true; return;
 8004a42:	4b42      	ldr	r3, [pc, #264]	@ (8004b4c <menu_select+0x218>)
 8004a44:	2209      	movs	r2, #9
 8004a46:	701a      	strb	r2, [r3, #0]
 8004a48:	4b41      	ldr	r3, [pc, #260]	@ (8004b50 <menu_select+0x21c>)
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	701a      	strb	r2, [r3, #0]
 8004a4e:	e07c      	b.n	8004b4a <menu_select+0x216>

        case UI_TIMER_EDIT_SLOT_OFF_H:
            ui = UI_TIMER_EDIT_SLOT_OFF_M; screenNeedsRefresh = true; return;
 8004a50:	4b3e      	ldr	r3, [pc, #248]	@ (8004b4c <menu_select+0x218>)
 8004a52:	220a      	movs	r2, #10
 8004a54:	701a      	strb	r2, [r3, #0]
 8004a56:	4b3e      	ldr	r3, [pc, #248]	@ (8004b50 <menu_select+0x21c>)
 8004a58:	2201      	movs	r2, #1
 8004a5a:	701a      	strb	r2, [r3, #0]
 8004a5c:	e075      	b.n	8004b4a <menu_select+0x216>

        case UI_TIMER_EDIT_SLOT_OFF_M:
            apply_timer_settings();
 8004a5e:	f7ff fbd1 	bl	8004204 <apply_timer_settings>
            ui = UI_TIMER;
 8004a62:	4b3a      	ldr	r3, [pc, #232]	@ (8004b4c <menu_select+0x218>)
 8004a64:	2205      	movs	r2, #5
 8004a66:	701a      	strb	r2, [r3, #0]
            screenNeedsRefresh = true;
 8004a68:	4b39      	ldr	r3, [pc, #228]	@ (8004b50 <menu_select+0x21c>)
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	701a      	strb	r2, [r3, #0]
            return;
 8004a6e:	e06c      	b.n	8004b4a <menu_select+0x216>

        /* AUTO FLOW */
        case UI_AUTO_MENU:
            ui = UI_AUTO_EDIT_GAP; screenNeedsRefresh = true; return;
 8004a70:	4b36      	ldr	r3, [pc, #216]	@ (8004b4c <menu_select+0x218>)
 8004a72:	220c      	movs	r2, #12
 8004a74:	701a      	strb	r2, [r3, #0]
 8004a76:	4b36      	ldr	r3, [pc, #216]	@ (8004b50 <menu_select+0x21c>)
 8004a78:	2201      	movs	r2, #1
 8004a7a:	701a      	strb	r2, [r3, #0]
 8004a7c:	e065      	b.n	8004b4a <menu_select+0x216>

        case UI_AUTO_EDIT_GAP:
            ui = UI_AUTO_EDIT_MAXRUN; screenNeedsRefresh = true; return;
 8004a7e:	4b33      	ldr	r3, [pc, #204]	@ (8004b4c <menu_select+0x218>)
 8004a80:	220d      	movs	r2, #13
 8004a82:	701a      	strb	r2, [r3, #0]
 8004a84:	4b32      	ldr	r3, [pc, #200]	@ (8004b50 <menu_select+0x21c>)
 8004a86:	2201      	movs	r2, #1
 8004a88:	701a      	strb	r2, [r3, #0]
 8004a8a:	e05e      	b.n	8004b4a <menu_select+0x216>

        case UI_AUTO_EDIT_MAXRUN:
            ui = UI_AUTO_EDIT_RETRY; screenNeedsRefresh = true; return;
 8004a8c:	4b2f      	ldr	r3, [pc, #188]	@ (8004b4c <menu_select+0x218>)
 8004a8e:	220e      	movs	r2, #14
 8004a90:	701a      	strb	r2, [r3, #0]
 8004a92:	4b2f      	ldr	r3, [pc, #188]	@ (8004b50 <menu_select+0x21c>)
 8004a94:	2201      	movs	r2, #1
 8004a96:	701a      	strb	r2, [r3, #0]
 8004a98:	e057      	b.n	8004b4a <menu_select+0x216>

        case UI_AUTO_EDIT_RETRY:
            apply_auto_settings();
 8004a9a:	f7ff fbe5 	bl	8004268 <apply_auto_settings>
            ui = UI_AUTO_MENU;
 8004a9e:	4b2b      	ldr	r3, [pc, #172]	@ (8004b4c <menu_select+0x218>)
 8004aa0:	220b      	movs	r2, #11
 8004aa2:	701a      	strb	r2, [r3, #0]
            screenNeedsRefresh = true;
 8004aa4:	4b2a      	ldr	r3, [pc, #168]	@ (8004b50 <menu_select+0x21c>)
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	701a      	strb	r2, [r3, #0]
            return;
 8004aaa:	e04e      	b.n	8004b4a <menu_select+0x216>

        /* TWIST FLOW */
        case UI_TWIST:
            ui = UI_TWIST_EDIT_ON; screenNeedsRefresh = true; return;
 8004aac:	4b27      	ldr	r3, [pc, #156]	@ (8004b4c <menu_select+0x218>)
 8004aae:	2212      	movs	r2, #18
 8004ab0:	701a      	strb	r2, [r3, #0]
 8004ab2:	4b27      	ldr	r3, [pc, #156]	@ (8004b50 <menu_select+0x21c>)
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	701a      	strb	r2, [r3, #0]
 8004ab8:	e047      	b.n	8004b4a <menu_select+0x216>

        case UI_TWIST_EDIT_ON:
            ui = UI_TWIST_EDIT_OFF; screenNeedsRefresh = true; return;
 8004aba:	4b24      	ldr	r3, [pc, #144]	@ (8004b4c <menu_select+0x218>)
 8004abc:	2213      	movs	r2, #19
 8004abe:	701a      	strb	r2, [r3, #0]
 8004ac0:	4b23      	ldr	r3, [pc, #140]	@ (8004b50 <menu_select+0x21c>)
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	701a      	strb	r2, [r3, #0]
 8004ac6:	e040      	b.n	8004b4a <menu_select+0x216>

        case UI_TWIST_EDIT_OFF:
            ui = UI_TWIST_EDIT_ON_H; screenNeedsRefresh = true; return;
 8004ac8:	4b20      	ldr	r3, [pc, #128]	@ (8004b4c <menu_select+0x218>)
 8004aca:	2214      	movs	r2, #20
 8004acc:	701a      	strb	r2, [r3, #0]
 8004ace:	4b20      	ldr	r3, [pc, #128]	@ (8004b50 <menu_select+0x21c>)
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	701a      	strb	r2, [r3, #0]
 8004ad4:	e039      	b.n	8004b4a <menu_select+0x216>

        case UI_TWIST_EDIT_ON_H:
            ui = UI_TWIST_EDIT_ON_M; screenNeedsRefresh = true; return;
 8004ad6:	4b1d      	ldr	r3, [pc, #116]	@ (8004b4c <menu_select+0x218>)
 8004ad8:	2215      	movs	r2, #21
 8004ada:	701a      	strb	r2, [r3, #0]
 8004adc:	4b1c      	ldr	r3, [pc, #112]	@ (8004b50 <menu_select+0x21c>)
 8004ade:	2201      	movs	r2, #1
 8004ae0:	701a      	strb	r2, [r3, #0]
 8004ae2:	e032      	b.n	8004b4a <menu_select+0x216>

        case UI_TWIST_EDIT_ON_M:
            ui = UI_TWIST_EDIT_OFF_H; screenNeedsRefresh = true; return;
 8004ae4:	4b19      	ldr	r3, [pc, #100]	@ (8004b4c <menu_select+0x218>)
 8004ae6:	2216      	movs	r2, #22
 8004ae8:	701a      	strb	r2, [r3, #0]
 8004aea:	4b19      	ldr	r3, [pc, #100]	@ (8004b50 <menu_select+0x21c>)
 8004aec:	2201      	movs	r2, #1
 8004aee:	701a      	strb	r2, [r3, #0]
 8004af0:	e02b      	b.n	8004b4a <menu_select+0x216>

        case UI_TWIST_EDIT_OFF_H:
            ui = UI_TWIST_EDIT_OFF_M; screenNeedsRefresh = true; return;
 8004af2:	4b16      	ldr	r3, [pc, #88]	@ (8004b4c <menu_select+0x218>)
 8004af4:	2217      	movs	r2, #23
 8004af6:	701a      	strb	r2, [r3, #0]
 8004af8:	4b15      	ldr	r3, [pc, #84]	@ (8004b50 <menu_select+0x21c>)
 8004afa:	2201      	movs	r2, #1
 8004afc:	701a      	strb	r2, [r3, #0]
 8004afe:	e024      	b.n	8004b4a <menu_select+0x216>

        case UI_TWIST_EDIT_OFF_M:
            apply_twist_settings();
 8004b00:	f7ff fbc8 	bl	8004294 <apply_twist_settings>
            ui = UI_TWIST;
 8004b04:	4b11      	ldr	r3, [pc, #68]	@ (8004b4c <menu_select+0x218>)
 8004b06:	2211      	movs	r2, #17
 8004b08:	701a      	strb	r2, [r3, #0]
            screenNeedsRefresh = true;
 8004b0a:	4b11      	ldr	r3, [pc, #68]	@ (8004b50 <menu_select+0x21c>)
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	701a      	strb	r2, [r3, #0]
            return;
 8004b10:	e01b      	b.n	8004b4a <menu_select+0x216>

        /* COUNTDOWN FLOW */
        case UI_COUNTDOWN:
            if (countdownActive){
 8004b12:	4b12      	ldr	r3, [pc, #72]	@ (8004b5c <menu_select+0x228>)
 8004b14:	781b      	ldrb	r3, [r3, #0]
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d005      	beq.n	8004b28 <menu_select+0x1f4>
                ModelHandle_StopCountdown();
 8004b1c:	f7fe f9fc 	bl	8002f18 <ModelHandle_StopCountdown>
                screenNeedsRefresh = true;
 8004b20:	4b0b      	ldr	r3, [pc, #44]	@ (8004b50 <menu_select+0x21c>)
 8004b22:	2201      	movs	r2, #1
 8004b24:	701a      	strb	r2, [r3, #0]
            } else {
                ui = UI_COUNTDOWN_EDIT_MIN;
                screenNeedsRefresh = true;
            }
            return;
 8004b26:	e010      	b.n	8004b4a <menu_select+0x216>
                ui = UI_COUNTDOWN_EDIT_MIN;
 8004b28:	4b08      	ldr	r3, [pc, #32]	@ (8004b4c <menu_select+0x218>)
 8004b2a:	2210      	movs	r2, #16
 8004b2c:	701a      	strb	r2, [r3, #0]
                screenNeedsRefresh = true;
 8004b2e:	4b08      	ldr	r3, [pc, #32]	@ (8004b50 <menu_select+0x21c>)
 8004b30:	2201      	movs	r2, #1
 8004b32:	701a      	strb	r2, [r3, #0]
            return;
 8004b34:	e009      	b.n	8004b4a <menu_select+0x216>

        case UI_COUNTDOWN_EDIT_MIN:
            apply_countdown_settings();
 8004b36:	f7ff fbd9 	bl	80042ec <apply_countdown_settings>
            ui = UI_COUNTDOWN;
 8004b3a:	4b04      	ldr	r3, [pc, #16]	@ (8004b4c <menu_select+0x218>)
 8004b3c:	220f      	movs	r2, #15
 8004b3e:	701a      	strb	r2, [r3, #0]
            screenNeedsRefresh = true;
 8004b40:	4b03      	ldr	r3, [pc, #12]	@ (8004b50 <menu_select+0x21c>)
 8004b42:	2201      	movs	r2, #1
 8004b44:	701a      	strb	r2, [r3, #0]
            return;
 8004b46:	e000      	b.n	8004b4a <menu_select+0x216>

        default:
            return;
 8004b48:	bf00      	nop
    }
}
 8004b4a:	bd80      	pop	{r7, pc}
 8004b4c:	2000057c 	.word	0x2000057c
 8004b50:	2000057d 	.word	0x2000057d
 8004b54:	200005b0 	.word	0x200005b0
 8004b58:	200005ae 	.word	0x200005ae
 8004b5c:	20000517 	.word	0x20000517

08004b60 <Screen_HandleSwitches>:
/* ================================================================
   HANDLE BUTTONS (MAIN FLOW)
   ================================================================ */

void Screen_HandleSwitches(void)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b082      	sub	sp, #8
 8004b64:	af00      	add	r7, sp, #0
    UiButton b = decode_button_press();
 8004b66:	f7ff fe11 	bl	800478c <decode_button_press>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	71fb      	strb	r3, [r7, #7]
    if (b == BTN_NONE) return;
 8004b6e:	79fb      	ldrb	r3, [r7, #7]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	f000 81bb 	beq.w	8004eec <Screen_HandleSwitches+0x38c>

    refreshInactivityTimer();
 8004b76:	f7fe ff67 	bl	8003a48 <refreshInactivityTimer>

    bool inMenu =
        (ui == UI_MENU ||
 8004b7a:	4ba6      	ldr	r3, [pc, #664]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004b7c:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TWIST_EDIT_ON_H ||
         ui == UI_TWIST_EDIT_ON_M ||
         ui == UI_TWIST_EDIT_OFF_H ||
         ui == UI_TWIST_EDIT_OFF_M ||
         ui == UI_COUNTDOWN_EDIT_MIN ||
         ui == UI_MANUAL ||
 8004b7e:	2b02      	cmp	r3, #2
 8004b80:	d04b      	beq.n	8004c1a <Screen_HandleSwitches+0xba>
         ui == UI_TIMER ||
 8004b82:	4ba4      	ldr	r3, [pc, #656]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004b84:	781b      	ldrb	r3, [r3, #0]
        (ui == UI_MENU ||
 8004b86:	2b05      	cmp	r3, #5
 8004b88:	d047      	beq.n	8004c1a <Screen_HandleSwitches+0xba>
         ui == UI_TIMER_EDIT_SLOT_ON_H ||
 8004b8a:	4ba2      	ldr	r3, [pc, #648]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004b8c:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TIMER ||
 8004b8e:	2b07      	cmp	r3, #7
 8004b90:	d043      	beq.n	8004c1a <Screen_HandleSwitches+0xba>
         ui == UI_TIMER_EDIT_SLOT_ON_M ||
 8004b92:	4ba0      	ldr	r3, [pc, #640]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004b94:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TIMER_EDIT_SLOT_ON_H ||
 8004b96:	2b08      	cmp	r3, #8
 8004b98:	d03f      	beq.n	8004c1a <Screen_HandleSwitches+0xba>
         ui == UI_TIMER_EDIT_SLOT_OFF_H ||
 8004b9a:	4b9e      	ldr	r3, [pc, #632]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004b9c:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TIMER_EDIT_SLOT_ON_M ||
 8004b9e:	2b09      	cmp	r3, #9
 8004ba0:	d03b      	beq.n	8004c1a <Screen_HandleSwitches+0xba>
         ui == UI_TIMER_EDIT_SLOT_OFF_M ||
 8004ba2:	4b9c      	ldr	r3, [pc, #624]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004ba4:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TIMER_EDIT_SLOT_OFF_H ||
 8004ba6:	2b0a      	cmp	r3, #10
 8004ba8:	d037      	beq.n	8004c1a <Screen_HandleSwitches+0xba>
         ui == UI_AUTO_MENU ||
 8004baa:	4b9a      	ldr	r3, [pc, #616]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004bac:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TIMER_EDIT_SLOT_OFF_M ||
 8004bae:	2b0b      	cmp	r3, #11
 8004bb0:	d033      	beq.n	8004c1a <Screen_HandleSwitches+0xba>
         ui == UI_AUTO_EDIT_GAP ||
 8004bb2:	4b98      	ldr	r3, [pc, #608]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004bb4:	781b      	ldrb	r3, [r3, #0]
         ui == UI_AUTO_MENU ||
 8004bb6:	2b0c      	cmp	r3, #12
 8004bb8:	d02f      	beq.n	8004c1a <Screen_HandleSwitches+0xba>
         ui == UI_AUTO_EDIT_MAXRUN ||
 8004bba:	4b96      	ldr	r3, [pc, #600]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004bbc:	781b      	ldrb	r3, [r3, #0]
         ui == UI_AUTO_EDIT_GAP ||
 8004bbe:	2b0d      	cmp	r3, #13
 8004bc0:	d02b      	beq.n	8004c1a <Screen_HandleSwitches+0xba>
         ui == UI_AUTO_EDIT_RETRY ||
 8004bc2:	4b94      	ldr	r3, [pc, #592]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004bc4:	781b      	ldrb	r3, [r3, #0]
         ui == UI_AUTO_EDIT_MAXRUN ||
 8004bc6:	2b0e      	cmp	r3, #14
 8004bc8:	d027      	beq.n	8004c1a <Screen_HandleSwitches+0xba>
         ui == UI_TWIST ||
 8004bca:	4b92      	ldr	r3, [pc, #584]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004bcc:	781b      	ldrb	r3, [r3, #0]
         ui == UI_AUTO_EDIT_RETRY ||
 8004bce:	2b11      	cmp	r3, #17
 8004bd0:	d023      	beq.n	8004c1a <Screen_HandleSwitches+0xba>
         ui == UI_TWIST_EDIT_ON ||
 8004bd2:	4b90      	ldr	r3, [pc, #576]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004bd4:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TWIST ||
 8004bd6:	2b12      	cmp	r3, #18
 8004bd8:	d01f      	beq.n	8004c1a <Screen_HandleSwitches+0xba>
         ui == UI_TWIST_EDIT_OFF ||
 8004bda:	4b8e      	ldr	r3, [pc, #568]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004bdc:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TWIST_EDIT_ON ||
 8004bde:	2b13      	cmp	r3, #19
 8004be0:	d01b      	beq.n	8004c1a <Screen_HandleSwitches+0xba>
         ui == UI_TWIST_EDIT_ON_H ||
 8004be2:	4b8c      	ldr	r3, [pc, #560]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004be4:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TWIST_EDIT_OFF ||
 8004be6:	2b14      	cmp	r3, #20
 8004be8:	d017      	beq.n	8004c1a <Screen_HandleSwitches+0xba>
         ui == UI_TWIST_EDIT_ON_M ||
 8004bea:	4b8a      	ldr	r3, [pc, #552]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004bec:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TWIST_EDIT_ON_H ||
 8004bee:	2b15      	cmp	r3, #21
 8004bf0:	d013      	beq.n	8004c1a <Screen_HandleSwitches+0xba>
         ui == UI_TWIST_EDIT_OFF_H ||
 8004bf2:	4b88      	ldr	r3, [pc, #544]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004bf4:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TWIST_EDIT_ON_M ||
 8004bf6:	2b16      	cmp	r3, #22
 8004bf8:	d00f      	beq.n	8004c1a <Screen_HandleSwitches+0xba>
         ui == UI_TWIST_EDIT_OFF_M ||
 8004bfa:	4b86      	ldr	r3, [pc, #536]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004bfc:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TWIST_EDIT_OFF_H ||
 8004bfe:	2b17      	cmp	r3, #23
 8004c00:	d00b      	beq.n	8004c1a <Screen_HandleSwitches+0xba>
         ui == UI_COUNTDOWN_EDIT_MIN ||
 8004c02:	4b84      	ldr	r3, [pc, #528]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004c04:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TWIST_EDIT_OFF_M ||
 8004c06:	2b10      	cmp	r3, #16
 8004c08:	d007      	beq.n	8004c1a <Screen_HandleSwitches+0xba>
         ui == UI_MANUAL ||
 8004c0a:	4b82      	ldr	r3, [pc, #520]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004c0c:	781b      	ldrb	r3, [r3, #0]
         ui == UI_COUNTDOWN_EDIT_MIN ||
 8004c0e:	2b03      	cmp	r3, #3
 8004c10:	d003      	beq.n	8004c1a <Screen_HandleSwitches+0xba>
         ui == UI_SEMI_AUTO);
 8004c12:	4b80      	ldr	r3, [pc, #512]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004c14:	781b      	ldrb	r3, [r3, #0]
         ui == UI_MANUAL ||
 8004c16:	2b04      	cmp	r3, #4
 8004c18:	d101      	bne.n	8004c1e <Screen_HandleSwitches+0xbe>
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e000      	b.n	8004c20 <Screen_HandleSwitches+0xc0>
 8004c1e:	2300      	movs	r3, #0
    bool inMenu =
 8004c20:	71bb      	strb	r3, [r7, #6]
 8004c22:	79bb      	ldrb	r3, [r7, #6]
 8004c24:	f003 0301 	and.w	r3, r3, #1
 8004c28:	71bb      	strb	r3, [r7, #6]

    bool dashboardMode = (ui == UI_DASH || ui == UI_COUNTDOWN);
 8004c2a:	4b7a      	ldr	r3, [pc, #488]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004c2c:	781b      	ldrb	r3, [r3, #0]
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d003      	beq.n	8004c3a <Screen_HandleSwitches+0xda>
 8004c32:	4b78      	ldr	r3, [pc, #480]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004c34:	781b      	ldrb	r3, [r3, #0]
 8004c36:	2b0f      	cmp	r3, #15
 8004c38:	d101      	bne.n	8004c3e <Screen_HandleSwitches+0xde>
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e000      	b.n	8004c40 <Screen_HandleSwitches+0xe0>
 8004c3e:	2300      	movs	r3, #0
 8004c40:	717b      	strb	r3, [r7, #5]
 8004c42:	797b      	ldrb	r3, [r7, #5]
 8004c44:	f003 0301 	and.w	r3, r3, #1
 8004c48:	717b      	strb	r3, [r7, #5]

    /* ============================================================
       NORMAL MODE BUTTON FLOW
       ============================================================ */
    if (!inMenu)
 8004c4a:	79bb      	ldrb	r3, [r7, #6]
 8004c4c:	f083 0301 	eor.w	r3, r3, #1
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	f000 80bb 	beq.w	8004dce <Screen_HandleSwitches+0x26e>
    {
        switch(b)
 8004c58:	79fb      	ldrb	r3, [r7, #7]
 8004c5a:	3b01      	subs	r3, #1
 8004c5c:	2b07      	cmp	r3, #7
 8004c5e:	f200 80b5 	bhi.w	8004dcc <Screen_HandleSwitches+0x26c>
 8004c62:	a201      	add	r2, pc, #4	@ (adr r2, 8004c68 <Screen_HandleSwitches+0x108>)
 8004c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c68:	08004c89 	.word	0x08004c89
 8004c6c:	08004cdb 	.word	0x08004cdb
 8004c70:	08004d11 	.word	0x08004d11
 8004c74:	08004d45 	.word	0x08004d45
 8004c78:	08004cc9 	.word	0x08004cc9
 8004c7c:	08004cff 	.word	0x08004cff
 8004c80:	08004d23 	.word	0x08004d23
 8004c84:	08004d7d 	.word	0x08004d7d
        {
            /* SW1 SHORT  Restart motor */
        case BTN_RESET:
            reset();
 8004c88:	f7fd ffac 	bl	8002be4 <reset>
            lcd_clear();
 8004c8c:	f7fd f82e 	bl	8001cec <lcd_clear>
                lcd_put_cur(0, 0);
 8004c90:	2100      	movs	r1, #0
 8004c92:	2000      	movs	r0, #0
 8004c94:	f7fd f834 	bl	8001d00 <lcd_put_cur>
                lcd_send_string(" Resetting...");
 8004c98:	485f      	ldr	r0, [pc, #380]	@ (8004e18 <Screen_HandleSwitches+0x2b8>)
 8004c9a:	f7fd f84b 	bl	8001d34 <lcd_send_string>
                lcd_put_cur(1, 0);
 8004c9e:	2100      	movs	r1, #0
 8004ca0:	2001      	movs	r0, #1
 8004ca2:	f7fd f82d 	bl	8001d00 <lcd_put_cur>
                lcd_send_string(" Please wait   ");
 8004ca6:	485d      	ldr	r0, [pc, #372]	@ (8004e1c <Screen_HandleSwitches+0x2bc>)
 8004ca8:	f7fd f844 	bl	8001d34 <lcd_send_string>
                HAL_Delay(500);
 8004cac:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004cb0:	f001 fb8c 	bl	80063cc <HAL_Delay>
            ui = UI_DASH;
 8004cb4:	4b57      	ldr	r3, [pc, #348]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	701a      	strb	r2, [r3, #0]
            last_ui = UI_MAX_;     // <<< Force full LCD refresh
 8004cba:	4b59      	ldr	r3, [pc, #356]	@ (8004e20 <Screen_HandleSwitches+0x2c0>)
 8004cbc:	2218      	movs	r2, #24
 8004cbe:	701a      	strb	r2, [r3, #0]
            screenNeedsRefresh = true;
 8004cc0:	4b58      	ldr	r3, [pc, #352]	@ (8004e24 <Screen_HandleSwitches+0x2c4>)
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	701a      	strb	r2, [r3, #0]
            return;
 8004cc6:	e11a      	b.n	8004efe <Screen_HandleSwitches+0x39e>



            /* SW1 LONG  Toggle MANUAL mode */
            case BTN_RESET_LONG:
                ModelHandle_ToggleManual();
 8004cc8:	f7fe f826 	bl	8002d18 <ModelHandle_ToggleManual>
                ui = UI_MANUAL;
 8004ccc:	4b51      	ldr	r3, [pc, #324]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004cce:	2203      	movs	r2, #3
 8004cd0:	701a      	strb	r2, [r3, #0]
                screenNeedsRefresh = true;
 8004cd2:	4b54      	ldr	r3, [pc, #336]	@ (8004e24 <Screen_HandleSwitches+0x2c4>)
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	701a      	strb	r2, [r3, #0]
                return;
 8004cd8:	e111      	b.n	8004efe <Screen_HandleSwitches+0x39e>

            /* SW2 SHORT  Auto mode toggle */
            case BTN_SELECT:
                if (autoActive){
 8004cda:	4b53      	ldr	r3, [pc, #332]	@ (8004e28 <Screen_HandleSwitches+0x2c8>)
 8004cdc:	781b      	ldrb	r3, [r3, #0]
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d005      	beq.n	8004cf0 <Screen_HandleSwitches+0x190>
                    autoActive = false;
 8004ce4:	4b50      	ldr	r3, [pc, #320]	@ (8004e28 <Screen_HandleSwitches+0x2c8>)
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	701a      	strb	r2, [r3, #0]
                    ModelHandle_StopAllModesAndMotor();
 8004cea:	f7fe f833 	bl	8002d54 <ModelHandle_StopAllModesAndMotor>
 8004cee:	e002      	b.n	8004cf6 <Screen_HandleSwitches+0x196>
                } else {
                    autoActive = true;
 8004cf0:	4b4d      	ldr	r3, [pc, #308]	@ (8004e28 <Screen_HandleSwitches+0x2c8>)
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	701a      	strb	r2, [r3, #0]
                }
                screenNeedsRefresh = true;
 8004cf6:	4b4b      	ldr	r3, [pc, #300]	@ (8004e24 <Screen_HandleSwitches+0x2c4>)
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	701a      	strb	r2, [r3, #0]
                return;
 8004cfc:	e0ff      	b.n	8004efe <Screen_HandleSwitches+0x39e>

            /* SW2 LONG  Open main menu */
            case BTN_SELECT_LONG:
                ui = UI_MENU;
 8004cfe:	4b45      	ldr	r3, [pc, #276]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004d00:	2202      	movs	r2, #2
 8004d02:	701a      	strb	r2, [r3, #0]
                goto_menu_top();
 8004d04:	f7ff fe06 	bl	8004914 <goto_menu_top>
                screenNeedsRefresh = true;
 8004d08:	4b46      	ldr	r3, [pc, #280]	@ (8004e24 <Screen_HandleSwitches+0x2c4>)
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	701a      	strb	r2, [r3, #0]
                return;
 8004d0e:	e0f6      	b.n	8004efe <Screen_HandleSwitches+0x39e>

            /* SW3 SHORT  Start Timer Mode */
            case BTN_UP:
                ModelHandle_StartTimer();
 8004d10:	f7fe fb24 	bl	800335c <ModelHandle_StartTimer>
                ui = UI_TIMER;
 8004d14:	4b3f      	ldr	r3, [pc, #252]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004d16:	2205      	movs	r2, #5
 8004d18:	701a      	strb	r2, [r3, #0]
                screenNeedsRefresh = true;
 8004d1a:	4b42      	ldr	r3, [pc, #264]	@ (8004e24 <Screen_HandleSwitches+0x2c4>)
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	701a      	strb	r2, [r3, #0]
                return;
 8004d20:	e0ed      	b.n	8004efe <Screen_HandleSwitches+0x39e>

            /* SW3 LONG  Toggle Semi Auto */
            case BTN_UP_LONG:
                if (semiAutoActive)
 8004d22:	4b42      	ldr	r3, [pc, #264]	@ (8004e2c <Screen_HandleSwitches+0x2cc>)
 8004d24:	781b      	ldrb	r3, [r3, #0]
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d002      	beq.n	8004d32 <Screen_HandleSwitches+0x1d2>
                    ModelHandle_StopSemiAuto();
 8004d2c:	f7fe fb64 	bl	80033f8 <ModelHandle_StopSemiAuto>
 8004d30:	e001      	b.n	8004d36 <Screen_HandleSwitches+0x1d6>
                else
                    ModelHandle_StartSemiAuto();
 8004d32:	f7fe fb4b 	bl	80033cc <ModelHandle_StartSemiAuto>
                ui = UI_SEMI_AUTO;
 8004d36:	4b37      	ldr	r3, [pc, #220]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004d38:	2204      	movs	r2, #4
 8004d3a:	701a      	strb	r2, [r3, #0]
                screenNeedsRefresh = true;
 8004d3c:	4b39      	ldr	r3, [pc, #228]	@ (8004e24 <Screen_HandleSwitches+0x2c4>)
 8004d3e:	2201      	movs	r2, #1
 8004d40:	701a      	strb	r2, [r3, #0]
                return;
 8004d42:	e0dc      	b.n	8004efe <Screen_HandleSwitches+0x39e>

            /* SW4 SHORT  Countdown start/stop */
            case BTN_DOWN:
                if (!countdownActive)
 8004d44:	4b3a      	ldr	r3, [pc, #232]	@ (8004e30 <Screen_HandleSwitches+0x2d0>)
 8004d46:	781b      	ldrb	r3, [r3, #0]
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	f083 0301 	eor.w	r3, r3, #1
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d00a      	beq.n	8004d6a <Screen_HandleSwitches+0x20a>
                    ModelHandle_StartCountdown(edit_countdown_min * 60);
 8004d54:	4b37      	ldr	r3, [pc, #220]	@ (8004e34 <Screen_HandleSwitches+0x2d4>)
 8004d56:	881b      	ldrh	r3, [r3, #0]
 8004d58:	461a      	mov	r2, r3
 8004d5a:	4613      	mov	r3, r2
 8004d5c:	011b      	lsls	r3, r3, #4
 8004d5e:	1a9b      	subs	r3, r3, r2
 8004d60:	009b      	lsls	r3, r3, #2
 8004d62:	4618      	mov	r0, r3
 8004d64:	f7fe f8e8 	bl	8002f38 <ModelHandle_StartCountdown>
 8004d68:	e001      	b.n	8004d6e <Screen_HandleSwitches+0x20e>
                else
                    ModelHandle_StopCountdown();
 8004d6a:	f7fe f8d5 	bl	8002f18 <ModelHandle_StopCountdown>
                ui = UI_COUNTDOWN;
 8004d6e:	4b29      	ldr	r3, [pc, #164]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004d70:	220f      	movs	r2, #15
 8004d72:	701a      	strb	r2, [r3, #0]
                screenNeedsRefresh = true;
 8004d74:	4b2b      	ldr	r3, [pc, #172]	@ (8004e24 <Screen_HandleSwitches+0x2c4>)
 8004d76:	2201      	movs	r2, #1
 8004d78:	701a      	strb	r2, [r3, #0]
                return;
 8004d7a:	e0c0      	b.n	8004efe <Screen_HandleSwitches+0x39e>

            /* SW4 LONG  Edit countdown */
            case BTN_DOWN_LONG:
                ui = UI_COUNTDOWN_EDIT_MIN;
 8004d7c:	4b25      	ldr	r3, [pc, #148]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004d7e:	2210      	movs	r2, #16
 8004d80:	701a      	strb	r2, [r3, #0]
                if (HAL_GetTick() - last_repeat_time > COUNTDOWN_INC_MS){
 8004d82:	f001 fb19 	bl	80063b8 <HAL_GetTick>
 8004d86:	4602      	mov	r2, r0
 8004d88:	4b2b      	ldr	r3, [pc, #172]	@ (8004e38 <Screen_HandleSwitches+0x2d8>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004d92:	f240 80ad 	bls.w	8004ef0 <Screen_HandleSwitches+0x390>
                    last_repeat_time = HAL_GetTick();
 8004d96:	f001 fb0f 	bl	80063b8 <HAL_GetTick>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	4a26      	ldr	r2, [pc, #152]	@ (8004e38 <Screen_HandleSwitches+0x2d8>)
 8004d9e:	6013      	str	r3, [r2, #0]
                    edit_countdown_min = (edit_countdown_min + 1) % 999;
 8004da0:	4b24      	ldr	r3, [pc, #144]	@ (8004e34 <Screen_HandleSwitches+0x2d4>)
 8004da2:	881b      	ldrh	r3, [r3, #0]
 8004da4:	3301      	adds	r3, #1
 8004da6:	4a25      	ldr	r2, [pc, #148]	@ (8004e3c <Screen_HandleSwitches+0x2dc>)
 8004da8:	fb82 1203 	smull	r1, r2, r2, r3
 8004dac:	441a      	add	r2, r3
 8004dae:	1251      	asrs	r1, r2, #9
 8004db0:	17da      	asrs	r2, r3, #31
 8004db2:	1a8a      	subs	r2, r1, r2
 8004db4:	f240 31e7 	movw	r1, #999	@ 0x3e7
 8004db8:	fb01 f202 	mul.w	r2, r1, r2
 8004dbc:	1a9a      	subs	r2, r3, r2
 8004dbe:	b292      	uxth	r2, r2
 8004dc0:	4b1c      	ldr	r3, [pc, #112]	@ (8004e34 <Screen_HandleSwitches+0x2d4>)
 8004dc2:	801a      	strh	r2, [r3, #0]
                    screenNeedsRefresh = true;
 8004dc4:	4b17      	ldr	r3, [pc, #92]	@ (8004e24 <Screen_HandleSwitches+0x2c4>)
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	701a      	strb	r2, [r3, #0]
                }
                return;
 8004dca:	e091      	b.n	8004ef0 <Screen_HandleSwitches+0x390>

            default:
                break;
 8004dcc:	bf00      	nop

    /* ============================================================
       MENU MODE BUTTON FLOW
       ============================================================ */

    switch(b)
 8004dce:	79fb      	ldrb	r3, [r7, #7]
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	2b07      	cmp	r3, #7
 8004dd4:	f200 808e 	bhi.w	8004ef4 <Screen_HandleSwitches+0x394>
 8004dd8:	a201      	add	r2, pc, #4	@ (adr r2, 8004de0 <Screen_HandleSwitches+0x280>)
 8004dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dde:	bf00      	nop
 8004de0:	08004e01 	.word	0x08004e01
 8004de4:	08004e0f 	.word	0x08004e0f
 8004de8:	08004e41 	.word	0x08004e41
 8004dec:	08004e97 	.word	0x08004e97
 8004df0:	08004ef5 	.word	0x08004ef5
 8004df4:	08004ef5 	.word	0x08004ef5
 8004df8:	08004e6f 	.word	0x08004e6f
 8004dfc:	08004ec5 	.word	0x08004ec5
    {
        /* BACK */
        case BTN_RESET:
            ui = UI_DASH;
 8004e00:	4b04      	ldr	r3, [pc, #16]	@ (8004e14 <Screen_HandleSwitches+0x2b4>)
 8004e02:	2201      	movs	r2, #1
 8004e04:	701a      	strb	r2, [r3, #0]
            screenNeedsRefresh = true;
 8004e06:	4b07      	ldr	r3, [pc, #28]	@ (8004e24 <Screen_HandleSwitches+0x2c4>)
 8004e08:	2201      	movs	r2, #1
 8004e0a:	701a      	strb	r2, [r3, #0]
            return;
 8004e0c:	e077      	b.n	8004efe <Screen_HandleSwitches+0x39e>

        /* ENTER */
        case BTN_SELECT:
            menu_select();
 8004e0e:	f7ff fd91 	bl	8004934 <menu_select>
            return;
 8004e12:	e074      	b.n	8004efe <Screen_HandleSwitches+0x39e>
 8004e14:	2000057c 	.word	0x2000057c
 8004e18:	0800e94c 	.word	0x0800e94c
 8004e1c:	0800e95c 	.word	0x0800e95c
 8004e20:	20000028 	.word	0x20000028
 8004e24:	2000057d 	.word	0x2000057d
 8004e28:	2000051a 	.word	0x2000051a
 8004e2c:	20000516 	.word	0x20000516
 8004e30:	20000517 	.word	0x20000517
 8004e34:	200005ac 	.word	0x200005ac
 8004e38:	200005a0 	.word	0x200005a0
 8004e3c:	83340521 	.word	0x83340521

        /* UP */
        case BTN_UP:
            if (ui == UI_MENU){
 8004e40:	4b30      	ldr	r3, [pc, #192]	@ (8004f04 <Screen_HandleSwitches+0x3a4>)
 8004e42:	781b      	ldrb	r3, [r3, #0]
 8004e44:	2b02      	cmp	r3, #2
 8004e46:	d10c      	bne.n	8004e62 <Screen_HandleSwitches+0x302>
                if (menu_idx > 0) menu_idx--;
 8004e48:	4b2f      	ldr	r3, [pc, #188]	@ (8004f08 <Screen_HandleSwitches+0x3a8>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	dd04      	ble.n	8004e5a <Screen_HandleSwitches+0x2fa>
 8004e50:	4b2d      	ldr	r3, [pc, #180]	@ (8004f08 <Screen_HandleSwitches+0x3a8>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	3b01      	subs	r3, #1
 8004e56:	4a2c      	ldr	r2, [pc, #176]	@ (8004f08 <Screen_HandleSwitches+0x3a8>)
 8004e58:	6013      	str	r3, [r2, #0]
                screenNeedsRefresh = true;
 8004e5a:	4b2c      	ldr	r3, [pc, #176]	@ (8004f0c <Screen_HandleSwitches+0x3ac>)
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	701a      	strb	r2, [r3, #0]
            } else {
                increase_edit_value();
                screenNeedsRefresh = true;
            }
            return;
 8004e60:	e04d      	b.n	8004efe <Screen_HandleSwitches+0x39e>
                increase_edit_value();
 8004e62:	f7ff fa57 	bl	8004314 <increase_edit_value>
                screenNeedsRefresh = true;
 8004e66:	4b29      	ldr	r3, [pc, #164]	@ (8004f0c <Screen_HandleSwitches+0x3ac>)
 8004e68:	2201      	movs	r2, #1
 8004e6a:	701a      	strb	r2, [r3, #0]
            return;
 8004e6c:	e047      	b.n	8004efe <Screen_HandleSwitches+0x39e>

        case BTN_UP_LONG:
            if (HAL_GetTick() - last_repeat_time > CONTINUOUS_STEP_MS){
 8004e6e:	f001 faa3 	bl	80063b8 <HAL_GetTick>
 8004e72:	4602      	mov	r2, r0
 8004e74:	4b26      	ldr	r3, [pc, #152]	@ (8004f10 <Screen_HandleSwitches+0x3b0>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	1ad3      	subs	r3, r2, r3
 8004e7a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8004e7e:	d93b      	bls.n	8004ef8 <Screen_HandleSwitches+0x398>
                last_repeat_time = HAL_GetTick();
 8004e80:	f001 fa9a 	bl	80063b8 <HAL_GetTick>
 8004e84:	4603      	mov	r3, r0
 8004e86:	4a22      	ldr	r2, [pc, #136]	@ (8004f10 <Screen_HandleSwitches+0x3b0>)
 8004e88:	6013      	str	r3, [r2, #0]
                increase_edit_value();
 8004e8a:	f7ff fa43 	bl	8004314 <increase_edit_value>
                screenNeedsRefresh = true;
 8004e8e:	4b1f      	ldr	r3, [pc, #124]	@ (8004f0c <Screen_HandleSwitches+0x3ac>)
 8004e90:	2201      	movs	r2, #1
 8004e92:	701a      	strb	r2, [r3, #0]
            }
            return;
 8004e94:	e030      	b.n	8004ef8 <Screen_HandleSwitches+0x398>

        /* DOWN */
        case BTN_DOWN:
            if (ui == UI_MENU){
 8004e96:	4b1b      	ldr	r3, [pc, #108]	@ (8004f04 <Screen_HandleSwitches+0x3a4>)
 8004e98:	781b      	ldrb	r3, [r3, #0]
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d10c      	bne.n	8004eb8 <Screen_HandleSwitches+0x358>
                if (menu_idx < MAIN_MENU_COUNT - 1) menu_idx++;
 8004e9e:	4b1a      	ldr	r3, [pc, #104]	@ (8004f08 <Screen_HandleSwitches+0x3a8>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	2b03      	cmp	r3, #3
 8004ea4:	d804      	bhi.n	8004eb0 <Screen_HandleSwitches+0x350>
 8004ea6:	4b18      	ldr	r3, [pc, #96]	@ (8004f08 <Screen_HandleSwitches+0x3a8>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	3301      	adds	r3, #1
 8004eac:	4a16      	ldr	r2, [pc, #88]	@ (8004f08 <Screen_HandleSwitches+0x3a8>)
 8004eae:	6013      	str	r3, [r2, #0]
                screenNeedsRefresh = true;
 8004eb0:	4b16      	ldr	r3, [pc, #88]	@ (8004f0c <Screen_HandleSwitches+0x3ac>)
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	701a      	strb	r2, [r3, #0]
            } else {
                decrease_edit_value();
                screenNeedsRefresh = true;
            }
            return;
 8004eb6:	e022      	b.n	8004efe <Screen_HandleSwitches+0x39e>
                decrease_edit_value();
 8004eb8:	f7ff fb5e 	bl	8004578 <decrease_edit_value>
                screenNeedsRefresh = true;
 8004ebc:	4b13      	ldr	r3, [pc, #76]	@ (8004f0c <Screen_HandleSwitches+0x3ac>)
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	701a      	strb	r2, [r3, #0]
            return;
 8004ec2:	e01c      	b.n	8004efe <Screen_HandleSwitches+0x39e>

        case BTN_DOWN_LONG:
            if (HAL_GetTick() - last_repeat_time > CONTINUOUS_STEP_MS){
 8004ec4:	f001 fa78 	bl	80063b8 <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	4b11      	ldr	r3, [pc, #68]	@ (8004f10 <Screen_HandleSwitches+0x3b0>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	1ad3      	subs	r3, r2, r3
 8004ed0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8004ed4:	d912      	bls.n	8004efc <Screen_HandleSwitches+0x39c>
                last_repeat_time = HAL_GetTick();
 8004ed6:	f001 fa6f 	bl	80063b8 <HAL_GetTick>
 8004eda:	4603      	mov	r3, r0
 8004edc:	4a0c      	ldr	r2, [pc, #48]	@ (8004f10 <Screen_HandleSwitches+0x3b0>)
 8004ede:	6013      	str	r3, [r2, #0]
                decrease_edit_value();
 8004ee0:	f7ff fb4a 	bl	8004578 <decrease_edit_value>
                screenNeedsRefresh = true;
 8004ee4:	4b09      	ldr	r3, [pc, #36]	@ (8004f0c <Screen_HandleSwitches+0x3ac>)
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	701a      	strb	r2, [r3, #0]
            }
            return;
 8004eea:	e007      	b.n	8004efc <Screen_HandleSwitches+0x39c>
    if (b == BTN_NONE) return;
 8004eec:	bf00      	nop
 8004eee:	e006      	b.n	8004efe <Screen_HandleSwitches+0x39e>
                return;
 8004ef0:	bf00      	nop
 8004ef2:	e004      	b.n	8004efe <Screen_HandleSwitches+0x39e>

        default:
            return;
 8004ef4:	bf00      	nop
 8004ef6:	e002      	b.n	8004efe <Screen_HandleSwitches+0x39e>
            return;
 8004ef8:	bf00      	nop
 8004efa:	e000      	b.n	8004efe <Screen_HandleSwitches+0x39e>
            return;
 8004efc:	bf00      	nop
    }
}
 8004efe:	3708      	adds	r7, #8
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	2000057c 	.word	0x2000057c
 8004f08:	200005b0 	.word	0x200005b0
 8004f0c:	2000057d 	.word	0x2000057d
 8004f10:	200005a0 	.word	0x200005a0

08004f14 <Screen_Update>:
/* ================================================================
   LCD UPDATE ENGINE
   ================================================================ */

void Screen_Update(void)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b082      	sub	sp, #8
 8004f18:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8004f1a:	f001 fa4d 	bl	80063b8 <HAL_GetTick>
 8004f1e:	6078      	str	r0, [r7, #4]

    /* Cursor blink active in edit screens */
    bool cursorBlinkActive =
        (ui == UI_MENU ||
 8004f20:	4ba3      	ldr	r3, [pc, #652]	@ (80051b0 <Screen_Update+0x29c>)
 8004f22:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TWIST_EDIT_ON_H ||
         ui == UI_TWIST_EDIT_ON_M ||
         ui == UI_TWIST_EDIT_OFF_H ||
         ui == UI_TWIST_EDIT_OFF_M ||
         ui == UI_AUTO_EDIT_GAP ||
         ui == UI_AUTO_EDIT_MAXRUN ||
 8004f24:	2b02      	cmp	r3, #2
 8004f26:	d037      	beq.n	8004f98 <Screen_Update+0x84>
         ui == UI_TIMER_EDIT_SLOT_ON_H ||
 8004f28:	4ba1      	ldr	r3, [pc, #644]	@ (80051b0 <Screen_Update+0x29c>)
 8004f2a:	781b      	ldrb	r3, [r3, #0]
        (ui == UI_MENU ||
 8004f2c:	2b07      	cmp	r3, #7
 8004f2e:	d033      	beq.n	8004f98 <Screen_Update+0x84>
         ui == UI_TIMER_EDIT_SLOT_ON_M ||
 8004f30:	4b9f      	ldr	r3, [pc, #636]	@ (80051b0 <Screen_Update+0x29c>)
 8004f32:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TIMER_EDIT_SLOT_ON_H ||
 8004f34:	2b08      	cmp	r3, #8
 8004f36:	d02f      	beq.n	8004f98 <Screen_Update+0x84>
         ui == UI_TIMER_EDIT_SLOT_OFF_H ||
 8004f38:	4b9d      	ldr	r3, [pc, #628]	@ (80051b0 <Screen_Update+0x29c>)
 8004f3a:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TIMER_EDIT_SLOT_ON_M ||
 8004f3c:	2b09      	cmp	r3, #9
 8004f3e:	d02b      	beq.n	8004f98 <Screen_Update+0x84>
         ui == UI_TIMER_EDIT_SLOT_OFF_M ||
 8004f40:	4b9b      	ldr	r3, [pc, #620]	@ (80051b0 <Screen_Update+0x29c>)
 8004f42:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TIMER_EDIT_SLOT_OFF_H ||
 8004f44:	2b0a      	cmp	r3, #10
 8004f46:	d027      	beq.n	8004f98 <Screen_Update+0x84>
         ui == UI_COUNTDOWN_EDIT_MIN ||
 8004f48:	4b99      	ldr	r3, [pc, #612]	@ (80051b0 <Screen_Update+0x29c>)
 8004f4a:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TIMER_EDIT_SLOT_OFF_M ||
 8004f4c:	2b10      	cmp	r3, #16
 8004f4e:	d023      	beq.n	8004f98 <Screen_Update+0x84>
         ui == UI_TWIST_EDIT_ON ||
 8004f50:	4b97      	ldr	r3, [pc, #604]	@ (80051b0 <Screen_Update+0x29c>)
 8004f52:	781b      	ldrb	r3, [r3, #0]
         ui == UI_COUNTDOWN_EDIT_MIN ||
 8004f54:	2b12      	cmp	r3, #18
 8004f56:	d01f      	beq.n	8004f98 <Screen_Update+0x84>
         ui == UI_TWIST_EDIT_OFF ||
 8004f58:	4b95      	ldr	r3, [pc, #596]	@ (80051b0 <Screen_Update+0x29c>)
 8004f5a:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TWIST_EDIT_ON ||
 8004f5c:	2b13      	cmp	r3, #19
 8004f5e:	d01b      	beq.n	8004f98 <Screen_Update+0x84>
         ui == UI_TWIST_EDIT_ON_H ||
 8004f60:	4b93      	ldr	r3, [pc, #588]	@ (80051b0 <Screen_Update+0x29c>)
 8004f62:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TWIST_EDIT_OFF ||
 8004f64:	2b14      	cmp	r3, #20
 8004f66:	d017      	beq.n	8004f98 <Screen_Update+0x84>
         ui == UI_TWIST_EDIT_ON_M ||
 8004f68:	4b91      	ldr	r3, [pc, #580]	@ (80051b0 <Screen_Update+0x29c>)
 8004f6a:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TWIST_EDIT_ON_H ||
 8004f6c:	2b15      	cmp	r3, #21
 8004f6e:	d013      	beq.n	8004f98 <Screen_Update+0x84>
         ui == UI_TWIST_EDIT_OFF_H ||
 8004f70:	4b8f      	ldr	r3, [pc, #572]	@ (80051b0 <Screen_Update+0x29c>)
 8004f72:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TWIST_EDIT_ON_M ||
 8004f74:	2b16      	cmp	r3, #22
 8004f76:	d00f      	beq.n	8004f98 <Screen_Update+0x84>
         ui == UI_TWIST_EDIT_OFF_M ||
 8004f78:	4b8d      	ldr	r3, [pc, #564]	@ (80051b0 <Screen_Update+0x29c>)
 8004f7a:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TWIST_EDIT_OFF_H ||
 8004f7c:	2b17      	cmp	r3, #23
 8004f7e:	d00b      	beq.n	8004f98 <Screen_Update+0x84>
         ui == UI_AUTO_EDIT_GAP ||
 8004f80:	4b8b      	ldr	r3, [pc, #556]	@ (80051b0 <Screen_Update+0x29c>)
 8004f82:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TWIST_EDIT_OFF_M ||
 8004f84:	2b0c      	cmp	r3, #12
 8004f86:	d007      	beq.n	8004f98 <Screen_Update+0x84>
         ui == UI_AUTO_EDIT_MAXRUN ||
 8004f88:	4b89      	ldr	r3, [pc, #548]	@ (80051b0 <Screen_Update+0x29c>)
 8004f8a:	781b      	ldrb	r3, [r3, #0]
         ui == UI_AUTO_EDIT_GAP ||
 8004f8c:	2b0d      	cmp	r3, #13
 8004f8e:	d003      	beq.n	8004f98 <Screen_Update+0x84>
         ui == UI_AUTO_EDIT_RETRY);
 8004f90:	4b87      	ldr	r3, [pc, #540]	@ (80051b0 <Screen_Update+0x29c>)
 8004f92:	781b      	ldrb	r3, [r3, #0]
         ui == UI_AUTO_EDIT_MAXRUN ||
 8004f94:	2b0e      	cmp	r3, #14
 8004f96:	d101      	bne.n	8004f9c <Screen_Update+0x88>
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e000      	b.n	8004f9e <Screen_Update+0x8a>
 8004f9c:	2300      	movs	r3, #0
    bool cursorBlinkActive =
 8004f9e:	70fb      	strb	r3, [r7, #3]
 8004fa0:	78fb      	ldrb	r3, [r7, #3]
 8004fa2:	f003 0301 	and.w	r3, r3, #1
 8004fa6:	70fb      	strb	r3, [r7, #3]

    if (cursorBlinkActive && (now - lastCursorToggle >= CURSOR_BLINK_MS)){
 8004fa8:	78fb      	ldrb	r3, [r7, #3]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d01c      	beq.n	8004fe8 <Screen_Update+0xd4>
 8004fae:	4b81      	ldr	r3, [pc, #516]	@ (80051b4 <Screen_Update+0x2a0>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d314      	bcc.n	8004fe8 <Screen_Update+0xd4>
        cursorVisible = !cursorVisible;
 8004fbe:	4b7e      	ldr	r3, [pc, #504]	@ (80051b8 <Screen_Update+0x2a4>)
 8004fc0:	781b      	ldrb	r3, [r3, #0]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	bf14      	ite	ne
 8004fc6:	2301      	movne	r3, #1
 8004fc8:	2300      	moveq	r3, #0
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	f083 0301 	eor.w	r3, r3, #1
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	f003 0301 	and.w	r3, r3, #1
 8004fd6:	b2da      	uxtb	r2, r3
 8004fd8:	4b77      	ldr	r3, [pc, #476]	@ (80051b8 <Screen_Update+0x2a4>)
 8004fda:	701a      	strb	r2, [r3, #0]
        lastCursorToggle = now;
 8004fdc:	4a75      	ldr	r2, [pc, #468]	@ (80051b4 <Screen_Update+0x2a0>)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6013      	str	r3, [r2, #0]
        screenNeedsRefresh = true;
 8004fe2:	4b76      	ldr	r3, [pc, #472]	@ (80051bc <Screen_Update+0x2a8>)
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	701a      	strb	r2, [r3, #0]
    }

    /* Welcome  Dashboard */
    if (ui == UI_WELCOME && now - lastLcdUpdateTime >= WELCOME_MS){
 8004fe8:	4b71      	ldr	r3, [pc, #452]	@ (80051b0 <Screen_Update+0x29c>)
 8004fea:	781b      	ldrb	r3, [r3, #0]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d110      	bne.n	8005012 <Screen_Update+0xfe>
 8004ff0:	4b73      	ldr	r3, [pc, #460]	@ (80051c0 <Screen_Update+0x2ac>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d308      	bcc.n	8005012 <Screen_Update+0xfe>
        ui = UI_DASH;
 8005000:	4b6b      	ldr	r3, [pc, #428]	@ (80051b0 <Screen_Update+0x29c>)
 8005002:	2201      	movs	r2, #1
 8005004:	701a      	strb	r2, [r3, #0]
        lastLcdUpdateTime = now;
 8005006:	4a6e      	ldr	r2, [pc, #440]	@ (80051c0 <Screen_Update+0x2ac>)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6013      	str	r3, [r2, #0]
        screenNeedsRefresh = true;
 800500c:	4b6b      	ldr	r3, [pc, #428]	@ (80051bc <Screen_Update+0x2a8>)
 800500e:	2201      	movs	r2, #1
 8005010:	701a      	strb	r2, [r3, #0]
    }

    /* Auto return after inactivity */
    if (ui != UI_WELCOME &&
 8005012:	4b67      	ldr	r3, [pc, #412]	@ (80051b0 <Screen_Update+0x29c>)
 8005014:	781b      	ldrb	r3, [r3, #0]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d011      	beq.n	800503e <Screen_Update+0x12a>
        ui != UI_DASH &&
 800501a:	4b65      	ldr	r3, [pc, #404]	@ (80051b0 <Screen_Update+0x29c>)
 800501c:	781b      	ldrb	r3, [r3, #0]
    if (ui != UI_WELCOME &&
 800501e:	2b01      	cmp	r3, #1
 8005020:	d00d      	beq.n	800503e <Screen_Update+0x12a>
        now - lastUserAction >= AUTO_BACK_MS){
 8005022:	4b68      	ldr	r3, [pc, #416]	@ (80051c4 <Screen_Update+0x2b0>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	687a      	ldr	r2, [r7, #4]
 8005028:	1ad3      	subs	r3, r2, r3
 800502a:	f64e 2260 	movw	r2, #60000	@ 0xea60
        ui != UI_DASH &&
 800502e:	4293      	cmp	r3, r2
 8005030:	d305      	bcc.n	800503e <Screen_Update+0x12a>
        ui = UI_DASH;
 8005032:	4b5f      	ldr	r3, [pc, #380]	@ (80051b0 <Screen_Update+0x29c>)
 8005034:	2201      	movs	r2, #1
 8005036:	701a      	strb	r2, [r3, #0]
        screenNeedsRefresh = true;
 8005038:	4b60      	ldr	r3, [pc, #384]	@ (80051bc <Screen_Update+0x2a8>)
 800503a:	2201      	movs	r2, #1
 800503c:	701a      	strb	r2, [r3, #0]
    }

    /* Dashboard refresh every 1 sec */
    if (ui == UI_DASH && now - lastLcdUpdateTime >= 1000){
 800503e:	4b5c      	ldr	r3, [pc, #368]	@ (80051b0 <Screen_Update+0x29c>)
 8005040:	781b      	ldrb	r3, [r3, #0]
 8005042:	2b01      	cmp	r3, #1
 8005044:	d10c      	bne.n	8005060 <Screen_Update+0x14c>
 8005046:	4b5e      	ldr	r3, [pc, #376]	@ (80051c0 <Screen_Update+0x2ac>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	687a      	ldr	r2, [r7, #4]
 800504c:	1ad3      	subs	r3, r2, r3
 800504e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005052:	d305      	bcc.n	8005060 <Screen_Update+0x14c>
        lastLcdUpdateTime = now;
 8005054:	4a5a      	ldr	r2, [pc, #360]	@ (80051c0 <Screen_Update+0x2ac>)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6013      	str	r3, [r2, #0]
        screenNeedsRefresh = true;
 800505a:	4b58      	ldr	r3, [pc, #352]	@ (80051bc <Screen_Update+0x2a8>)
 800505c:	2201      	movs	r2, #1
 800505e:	701a      	strb	r2, [r3, #0]
    }

    /* Perform LCD refresh */
    if (screenNeedsRefresh || ui != last_ui){
 8005060:	4b56      	ldr	r3, [pc, #344]	@ (80051bc <Screen_Update+0x2a8>)
 8005062:	781b      	ldrb	r3, [r3, #0]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d106      	bne.n	8005076 <Screen_Update+0x162>
 8005068:	4b51      	ldr	r3, [pc, #324]	@ (80051b0 <Screen_Update+0x29c>)
 800506a:	781a      	ldrb	r2, [r3, #0]
 800506c:	4b56      	ldr	r3, [pc, #344]	@ (80051c8 <Screen_Update+0x2b4>)
 800506e:	781b      	ldrb	r3, [r3, #0]
 8005070:	429a      	cmp	r2, r3
 8005072:	f000 8099 	beq.w	80051a8 <Screen_Update+0x294>
        bool fullRefresh = (ui != last_ui);
 8005076:	4b4e      	ldr	r3, [pc, #312]	@ (80051b0 <Screen_Update+0x29c>)
 8005078:	781a      	ldrb	r2, [r3, #0]
 800507a:	4b53      	ldr	r3, [pc, #332]	@ (80051c8 <Screen_Update+0x2b4>)
 800507c:	781b      	ldrb	r3, [r3, #0]
 800507e:	429a      	cmp	r2, r3
 8005080:	bf14      	ite	ne
 8005082:	2301      	movne	r3, #1
 8005084:	2300      	moveq	r3, #0
 8005086:	70bb      	strb	r3, [r7, #2]
        last_ui = ui;
 8005088:	4b49      	ldr	r3, [pc, #292]	@ (80051b0 <Screen_Update+0x29c>)
 800508a:	781a      	ldrb	r2, [r3, #0]
 800508c:	4b4e      	ldr	r3, [pc, #312]	@ (80051c8 <Screen_Update+0x2b4>)
 800508e:	701a      	strb	r2, [r3, #0]
        screenNeedsRefresh = false;
 8005090:	4b4a      	ldr	r3, [pc, #296]	@ (80051bc <Screen_Update+0x2a8>)
 8005092:	2200      	movs	r2, #0
 8005094:	701a      	strb	r2, [r3, #0]

        if (fullRefresh)
 8005096:	78bb      	ldrb	r3, [r7, #2]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d001      	beq.n	80050a0 <Screen_Update+0x18c>
            lcd_clear();
 800509c:	f7fc fe26 	bl	8001cec <lcd_clear>

        switch(ui){
 80050a0:	4b43      	ldr	r3, [pc, #268]	@ (80051b0 <Screen_Update+0x29c>)
 80050a2:	781b      	ldrb	r3, [r3, #0]
 80050a4:	2b17      	cmp	r3, #23
 80050a6:	d878      	bhi.n	800519a <Screen_Update+0x286>
 80050a8:	a201      	add	r2, pc, #4	@ (adr r2, 80050b0 <Screen_Update+0x19c>)
 80050aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050ae:	bf00      	nop
 80050b0:	08005111 	.word	0x08005111
 80050b4:	08005117 	.word	0x08005117
 80050b8:	0800511d 	.word	0x0800511d
 80050bc:	08005123 	.word	0x08005123
 80050c0:	08005129 	.word	0x08005129
 80050c4:	0800512f 	.word	0x0800512f
 80050c8:	0800519b 	.word	0x0800519b
 80050cc:	08005135 	.word	0x08005135
 80050d0:	0800513b 	.word	0x0800513b
 80050d4:	08005141 	.word	0x08005141
 80050d8:	08005147 	.word	0x08005147
 80050dc:	0800514d 	.word	0x0800514d
 80050e0:	08005153 	.word	0x08005153
 80050e4:	08005159 	.word	0x08005159
 80050e8:	0800515f 	.word	0x0800515f
 80050ec:	08005165 	.word	0x08005165
 80050f0:	0800516b 	.word	0x0800516b
 80050f4:	08005171 	.word	0x08005171
 80050f8:	08005177 	.word	0x08005177
 80050fc:	0800517d 	.word	0x0800517d
 8005100:	08005183 	.word	0x08005183
 8005104:	08005189 	.word	0x08005189
 8005108:	0800518f 	.word	0x0800518f
 800510c:	08005195 	.word	0x08005195
            case UI_WELCOME:                show_welcome(); break;
 8005110:	f7fe fd3e 	bl	8003b90 <show_welcome>
 8005114:	e048      	b.n	80051a8 <Screen_Update+0x294>
            case UI_DASH:                   show_dash(); break;
 8005116:	f7fe fd4b 	bl	8003bb0 <show_dash>
 800511a:	e045      	b.n	80051a8 <Screen_Update+0x294>

            case UI_MENU:                   show_menu(); break;
 800511c:	f7fe fe38 	bl	8003d90 <show_menu>
 8005120:	e042      	b.n	80051a8 <Screen_Update+0x294>

            case UI_MANUAL:                 show_manual(); break;
 8005122:	f7fe fe93 	bl	8003e4c <show_manual>
 8005126:	e03f      	b.n	80051a8 <Screen_Update+0x294>
            case UI_SEMI_AUTO:              show_semi_auto(); break;
 8005128:	f7fe fee6 	bl	8003ef8 <show_semi_auto>
 800512c:	e03c      	b.n	80051a8 <Screen_Update+0x294>

            case UI_TIMER:                  show_timer(); break;
 800512e:	f7fe fefd 	bl	8003f2c <show_timer>
 8005132:	e039      	b.n	80051a8 <Screen_Update+0x294>
            case UI_TIMER_EDIT_SLOT_ON_H:   show_timer_on_h(); break;
 8005134:	f7fe ff32 	bl	8003f9c <show_timer_on_h>
 8005138:	e036      	b.n	80051a8 <Screen_Update+0x294>
            case UI_TIMER_EDIT_SLOT_ON_M:   show_timer_on_m(); break;
 800513a:	f7fe ff3f 	bl	8003fbc <show_timer_on_m>
 800513e:	e033      	b.n	80051a8 <Screen_Update+0x294>
            case UI_TIMER_EDIT_SLOT_OFF_H:  show_timer_off_h(); break;
 8005140:	f7fe ff4c 	bl	8003fdc <show_timer_off_h>
 8005144:	e030      	b.n	80051a8 <Screen_Update+0x294>
            case UI_TIMER_EDIT_SLOT_OFF_M:  show_timer_off_m(); break;
 8005146:	f7fe ff59 	bl	8003ffc <show_timer_off_m>
 800514a:	e02d      	b.n	80051a8 <Screen_Update+0x294>

            case UI_AUTO_MENU:              show_auto_menu(); break;
 800514c:	f7fe fe96 	bl	8003e7c <show_auto_menu>
 8005150:	e02a      	b.n	80051a8 <Screen_Update+0x294>
            case UI_AUTO_EDIT_GAP:          show_auto_gap(); break;
 8005152:	f7fe fea1 	bl	8003e98 <show_auto_gap>
 8005156:	e027      	b.n	80051a8 <Screen_Update+0x294>
            case UI_AUTO_EDIT_MAXRUN:       show_auto_maxrun(); break;
 8005158:	f7fe feae 	bl	8003eb8 <show_auto_maxrun>
 800515c:	e024      	b.n	80051a8 <Screen_Update+0x294>
            case UI_AUTO_EDIT_RETRY:        show_auto_retry(); break;
 800515e:	f7fe febb 	bl	8003ed8 <show_auto_retry>
 8005162:	e021      	b.n	80051a8 <Screen_Update+0x294>

            case UI_COUNTDOWN:              show_countdown(); break;
 8005164:	f7fe ffe6 	bl	8004134 <show_countdown>
 8005168:	e01e      	b.n	80051a8 <Screen_Update+0x294>
            case UI_COUNTDOWN_EDIT_MIN:     show_countdown_edit_min(); break;
 800516a:	f7ff f83b 	bl	80041e4 <show_countdown_edit_min>
 800516e:	e01b      	b.n	80051a8 <Screen_Update+0x294>

            case UI_TWIST:                  show_twist(); break;
 8005170:	f7fe ff54 	bl	800401c <show_twist>
 8005174:	e018      	b.n	80051a8 <Screen_Update+0x294>
            case UI_TWIST_EDIT_ON:          show_twist_on_sec(); break;
 8005176:	f7fe ff7d 	bl	8004074 <show_twist_on_sec>
 800517a:	e015      	b.n	80051a8 <Screen_Update+0x294>
            case UI_TWIST_EDIT_OFF:         show_twist_off_sec(); break;
 800517c:	f7fe ff8a 	bl	8004094 <show_twist_off_sec>
 8005180:	e012      	b.n	80051a8 <Screen_Update+0x294>
            case UI_TWIST_EDIT_ON_H:        show_twist_on_h(); break;
 8005182:	f7fe ff97 	bl	80040b4 <show_twist_on_h>
 8005186:	e00f      	b.n	80051a8 <Screen_Update+0x294>
            case UI_TWIST_EDIT_ON_M:        show_twist_on_m(); break;
 8005188:	f7fe ffa4 	bl	80040d4 <show_twist_on_m>
 800518c:	e00c      	b.n	80051a8 <Screen_Update+0x294>
            case UI_TWIST_EDIT_OFF_H:       show_twist_off_h(); break;
 800518e:	f7fe ffb1 	bl	80040f4 <show_twist_off_h>
 8005192:	e009      	b.n	80051a8 <Screen_Update+0x294>
            case UI_TWIST_EDIT_OFF_M:       show_twist_off_m(); break;
 8005194:	f7fe ffbe 	bl	8004114 <show_twist_off_m>
 8005198:	e006      	b.n	80051a8 <Screen_Update+0x294>

            default:
                lcd_line0("Not Impl");
 800519a:	480c      	ldr	r0, [pc, #48]	@ (80051cc <Screen_Update+0x2b8>)
 800519c:	f7fe fc7e 	bl	8003a9c <lcd_line0>
                lcd_line1(" ");
 80051a0:	480b      	ldr	r0, [pc, #44]	@ (80051d0 <Screen_Update+0x2bc>)
 80051a2:	f7fe fc87 	bl	8003ab4 <lcd_line1>
                break;
 80051a6:	bf00      	nop
        }
    }
}
 80051a8:	bf00      	nop
 80051aa:	3708      	adds	r7, #8
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	2000057c 	.word	0x2000057c
 80051b4:	20000580 	.word	0x20000580
 80051b8:	20000029 	.word	0x20000029
 80051bc:	2000057d 	.word	0x2000057d
 80051c0:	20000584 	.word	0x20000584
 80051c4:	20000588 	.word	0x20000588
 80051c8:	20000028 	.word	0x20000028
 80051cc:	0800e96c 	.word	0x0800e96c
 80051d0:	0800e978 	.word	0x0800e978

080051d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b085      	sub	sp, #20
 80051d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80051da:	4b15      	ldr	r3, [pc, #84]	@ (8005230 <HAL_MspInit+0x5c>)
 80051dc:	699b      	ldr	r3, [r3, #24]
 80051de:	4a14      	ldr	r2, [pc, #80]	@ (8005230 <HAL_MspInit+0x5c>)
 80051e0:	f043 0301 	orr.w	r3, r3, #1
 80051e4:	6193      	str	r3, [r2, #24]
 80051e6:	4b12      	ldr	r3, [pc, #72]	@ (8005230 <HAL_MspInit+0x5c>)
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	f003 0301 	and.w	r3, r3, #1
 80051ee:	60bb      	str	r3, [r7, #8]
 80051f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80051f2:	4b0f      	ldr	r3, [pc, #60]	@ (8005230 <HAL_MspInit+0x5c>)
 80051f4:	69db      	ldr	r3, [r3, #28]
 80051f6:	4a0e      	ldr	r2, [pc, #56]	@ (8005230 <HAL_MspInit+0x5c>)
 80051f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051fc:	61d3      	str	r3, [r2, #28]
 80051fe:	4b0c      	ldr	r3, [pc, #48]	@ (8005230 <HAL_MspInit+0x5c>)
 8005200:	69db      	ldr	r3, [r3, #28]
 8005202:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005206:	607b      	str	r3, [r7, #4]
 8005208:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800520a:	4b0a      	ldr	r3, [pc, #40]	@ (8005234 <HAL_MspInit+0x60>)
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	60fb      	str	r3, [r7, #12]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8005216:	60fb      	str	r3, [r7, #12]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800521e:	60fb      	str	r3, [r7, #12]
 8005220:	4a04      	ldr	r2, [pc, #16]	@ (8005234 <HAL_MspInit+0x60>)
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005226:	bf00      	nop
 8005228:	3714      	adds	r7, #20
 800522a:	46bd      	mov	sp, r7
 800522c:	bc80      	pop	{r7}
 800522e:	4770      	bx	lr
 8005230:	40021000 	.word	0x40021000
 8005234:	40010000 	.word	0x40010000

08005238 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b088      	sub	sp, #32
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005240:	f107 0310 	add.w	r3, r7, #16
 8005244:	2200      	movs	r2, #0
 8005246:	601a      	str	r2, [r3, #0]
 8005248:	605a      	str	r2, [r3, #4]
 800524a:	609a      	str	r2, [r3, #8]
 800524c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a18      	ldr	r2, [pc, #96]	@ (80052b4 <HAL_ADC_MspInit+0x7c>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d129      	bne.n	80052ac <HAL_ADC_MspInit+0x74>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005258:	4b17      	ldr	r3, [pc, #92]	@ (80052b8 <HAL_ADC_MspInit+0x80>)
 800525a:	699b      	ldr	r3, [r3, #24]
 800525c:	4a16      	ldr	r2, [pc, #88]	@ (80052b8 <HAL_ADC_MspInit+0x80>)
 800525e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005262:	6193      	str	r3, [r2, #24]
 8005264:	4b14      	ldr	r3, [pc, #80]	@ (80052b8 <HAL_ADC_MspInit+0x80>)
 8005266:	699b      	ldr	r3, [r3, #24]
 8005268:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800526c:	60fb      	str	r3, [r7, #12]
 800526e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005270:	4b11      	ldr	r3, [pc, #68]	@ (80052b8 <HAL_ADC_MspInit+0x80>)
 8005272:	699b      	ldr	r3, [r3, #24]
 8005274:	4a10      	ldr	r2, [pc, #64]	@ (80052b8 <HAL_ADC_MspInit+0x80>)
 8005276:	f043 0304 	orr.w	r3, r3, #4
 800527a:	6193      	str	r3, [r2, #24]
 800527c:	4b0e      	ldr	r3, [pc, #56]	@ (80052b8 <HAL_ADC_MspInit+0x80>)
 800527e:	699b      	ldr	r3, [r3, #24]
 8005280:	f003 0304 	and.w	r3, r3, #4
 8005284:	60bb      	str	r3, [r7, #8]
 8005286:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8005288:	23ff      	movs	r3, #255	@ 0xff
 800528a:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800528c:	2303      	movs	r3, #3
 800528e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005290:	f107 0310 	add.w	r3, r7, #16
 8005294:	4619      	mov	r1, r3
 8005296:	4809      	ldr	r0, [pc, #36]	@ (80052bc <HAL_ADC_MspInit+0x84>)
 8005298:	f002 f85e 	bl	8007358 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800529c:	2200      	movs	r2, #0
 800529e:	2100      	movs	r1, #0
 80052a0:	2012      	movs	r0, #18
 80052a2:	f001 ff70 	bl	8007186 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80052a6:	2012      	movs	r0, #18
 80052a8:	f001 ff89 	bl	80071be <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80052ac:	bf00      	nop
 80052ae:	3720      	adds	r7, #32
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}
 80052b4:	40012400 	.word	0x40012400
 80052b8:	40021000 	.word	0x40021000
 80052bc:	40010800 	.word	0x40010800

080052c0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b088      	sub	sp, #32
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052c8:	f107 0310 	add.w	r3, r7, #16
 80052cc:	2200      	movs	r2, #0
 80052ce:	601a      	str	r2, [r3, #0]
 80052d0:	605a      	str	r2, [r3, #4]
 80052d2:	609a      	str	r2, [r3, #8]
 80052d4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a16      	ldr	r2, [pc, #88]	@ (8005334 <HAL_I2C_MspInit+0x74>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d124      	bne.n	800532a <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80052e0:	4b15      	ldr	r3, [pc, #84]	@ (8005338 <HAL_I2C_MspInit+0x78>)
 80052e2:	699b      	ldr	r3, [r3, #24]
 80052e4:	4a14      	ldr	r2, [pc, #80]	@ (8005338 <HAL_I2C_MspInit+0x78>)
 80052e6:	f043 0308 	orr.w	r3, r3, #8
 80052ea:	6193      	str	r3, [r2, #24]
 80052ec:	4b12      	ldr	r3, [pc, #72]	@ (8005338 <HAL_I2C_MspInit+0x78>)
 80052ee:	699b      	ldr	r3, [r3, #24]
 80052f0:	f003 0308 	and.w	r3, r3, #8
 80052f4:	60fb      	str	r3, [r7, #12]
 80052f6:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80052f8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80052fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80052fe:	2312      	movs	r3, #18
 8005300:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005302:	2303      	movs	r3, #3
 8005304:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005306:	f107 0310 	add.w	r3, r7, #16
 800530a:	4619      	mov	r1, r3
 800530c:	480b      	ldr	r0, [pc, #44]	@ (800533c <HAL_I2C_MspInit+0x7c>)
 800530e:	f002 f823 	bl	8007358 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8005312:	4b09      	ldr	r3, [pc, #36]	@ (8005338 <HAL_I2C_MspInit+0x78>)
 8005314:	69db      	ldr	r3, [r3, #28]
 8005316:	4a08      	ldr	r2, [pc, #32]	@ (8005338 <HAL_I2C_MspInit+0x78>)
 8005318:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800531c:	61d3      	str	r3, [r2, #28]
 800531e:	4b06      	ldr	r3, [pc, #24]	@ (8005338 <HAL_I2C_MspInit+0x78>)
 8005320:	69db      	ldr	r3, [r3, #28]
 8005322:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005326:	60bb      	str	r3, [r7, #8]
 8005328:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 800532a:	bf00      	nop
 800532c:	3720      	adds	r7, #32
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
 8005332:	bf00      	nop
 8005334:	40005800 	.word	0x40005800
 8005338:	40021000 	.word	0x40021000
 800533c:	40010c00 	.word	0x40010c00

08005340 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b08a      	sub	sp, #40	@ 0x28
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005348:	f107 0314 	add.w	r3, r7, #20
 800534c:	2200      	movs	r2, #0
 800534e:	601a      	str	r2, [r3, #0]
 8005350:	605a      	str	r2, [r3, #4]
 8005352:	609a      	str	r2, [r3, #8]
 8005354:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a22      	ldr	r2, [pc, #136]	@ (80053e4 <HAL_SPI_MspInit+0xa4>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d13d      	bne.n	80053dc <HAL_SPI_MspInit+0x9c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005360:	4b21      	ldr	r3, [pc, #132]	@ (80053e8 <HAL_SPI_MspInit+0xa8>)
 8005362:	699b      	ldr	r3, [r3, #24]
 8005364:	4a20      	ldr	r2, [pc, #128]	@ (80053e8 <HAL_SPI_MspInit+0xa8>)
 8005366:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800536a:	6193      	str	r3, [r2, #24]
 800536c:	4b1e      	ldr	r3, [pc, #120]	@ (80053e8 <HAL_SPI_MspInit+0xa8>)
 800536e:	699b      	ldr	r3, [r3, #24]
 8005370:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005374:	613b      	str	r3, [r7, #16]
 8005376:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005378:	4b1b      	ldr	r3, [pc, #108]	@ (80053e8 <HAL_SPI_MspInit+0xa8>)
 800537a:	699b      	ldr	r3, [r3, #24]
 800537c:	4a1a      	ldr	r2, [pc, #104]	@ (80053e8 <HAL_SPI_MspInit+0xa8>)
 800537e:	f043 0308 	orr.w	r3, r3, #8
 8005382:	6193      	str	r3, [r2, #24]
 8005384:	4b18      	ldr	r3, [pc, #96]	@ (80053e8 <HAL_SPI_MspInit+0xa8>)
 8005386:	699b      	ldr	r3, [r3, #24]
 8005388:	f003 0308 	and.w	r3, r3, #8
 800538c:	60fb      	str	r3, [r7, #12]
 800538e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8005390:	2328      	movs	r3, #40	@ 0x28
 8005392:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005394:	2302      	movs	r3, #2
 8005396:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005398:	2303      	movs	r3, #3
 800539a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800539c:	f107 0314 	add.w	r3, r7, #20
 80053a0:	4619      	mov	r1, r3
 80053a2:	4812      	ldr	r0, [pc, #72]	@ (80053ec <HAL_SPI_MspInit+0xac>)
 80053a4:	f001 ffd8 	bl	8007358 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80053a8:	2310      	movs	r3, #16
 80053aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80053ac:	2300      	movs	r3, #0
 80053ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053b0:	2300      	movs	r3, #0
 80053b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80053b4:	f107 0314 	add.w	r3, r7, #20
 80053b8:	4619      	mov	r1, r3
 80053ba:	480c      	ldr	r0, [pc, #48]	@ (80053ec <HAL_SPI_MspInit+0xac>)
 80053bc:	f001 ffcc 	bl	8007358 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 80053c0:	4b0b      	ldr	r3, [pc, #44]	@ (80053f0 <HAL_SPI_MspInit+0xb0>)
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80053c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c8:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80053cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80053ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d0:	f043 0301 	orr.w	r3, r3, #1
 80053d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80053d6:	4a06      	ldr	r2, [pc, #24]	@ (80053f0 <HAL_SPI_MspInit+0xb0>)
 80053d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053da:	6053      	str	r3, [r2, #4]

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80053dc:	bf00      	nop
 80053de:	3728      	adds	r7, #40	@ 0x28
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}
 80053e4:	40013000 	.word	0x40013000
 80053e8:	40021000 	.word	0x40021000
 80053ec:	40010c00 	.word	0x40010c00
 80053f0:	40010000 	.word	0x40010000

080053f4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b085      	sub	sp, #20
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a09      	ldr	r2, [pc, #36]	@ (8005428 <HAL_TIM_Base_MspInit+0x34>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d10b      	bne.n	800541e <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005406:	4b09      	ldr	r3, [pc, #36]	@ (800542c <HAL_TIM_Base_MspInit+0x38>)
 8005408:	69db      	ldr	r3, [r3, #28]
 800540a:	4a08      	ldr	r2, [pc, #32]	@ (800542c <HAL_TIM_Base_MspInit+0x38>)
 800540c:	f043 0302 	orr.w	r3, r3, #2
 8005410:	61d3      	str	r3, [r2, #28]
 8005412:	4b06      	ldr	r3, [pc, #24]	@ (800542c <HAL_TIM_Base_MspInit+0x38>)
 8005414:	69db      	ldr	r3, [r3, #28]
 8005416:	f003 0302 	and.w	r3, r3, #2
 800541a:	60fb      	str	r3, [r7, #12]
 800541c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800541e:	bf00      	nop
 8005420:	3714      	adds	r7, #20
 8005422:	46bd      	mov	sp, r7
 8005424:	bc80      	pop	{r7}
 8005426:	4770      	bx	lr
 8005428:	40000400 	.word	0x40000400
 800542c:	40021000 	.word	0x40021000

08005430 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b088      	sub	sp, #32
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005438:	f107 0310 	add.w	r3, r7, #16
 800543c:	2200      	movs	r2, #0
 800543e:	601a      	str	r2, [r3, #0]
 8005440:	605a      	str	r2, [r3, #4]
 8005442:	609a      	str	r2, [r3, #8]
 8005444:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a20      	ldr	r2, [pc, #128]	@ (80054cc <HAL_UART_MspInit+0x9c>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d139      	bne.n	80054c4 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005450:	4b1f      	ldr	r3, [pc, #124]	@ (80054d0 <HAL_UART_MspInit+0xa0>)
 8005452:	699b      	ldr	r3, [r3, #24]
 8005454:	4a1e      	ldr	r2, [pc, #120]	@ (80054d0 <HAL_UART_MspInit+0xa0>)
 8005456:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800545a:	6193      	str	r3, [r2, #24]
 800545c:	4b1c      	ldr	r3, [pc, #112]	@ (80054d0 <HAL_UART_MspInit+0xa0>)
 800545e:	699b      	ldr	r3, [r3, #24]
 8005460:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005464:	60fb      	str	r3, [r7, #12]
 8005466:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005468:	4b19      	ldr	r3, [pc, #100]	@ (80054d0 <HAL_UART_MspInit+0xa0>)
 800546a:	699b      	ldr	r3, [r3, #24]
 800546c:	4a18      	ldr	r2, [pc, #96]	@ (80054d0 <HAL_UART_MspInit+0xa0>)
 800546e:	f043 0304 	orr.w	r3, r3, #4
 8005472:	6193      	str	r3, [r2, #24]
 8005474:	4b16      	ldr	r3, [pc, #88]	@ (80054d0 <HAL_UART_MspInit+0xa0>)
 8005476:	699b      	ldr	r3, [r3, #24]
 8005478:	f003 0304 	and.w	r3, r3, #4
 800547c:	60bb      	str	r3, [r7, #8]
 800547e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005480:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005484:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005486:	2302      	movs	r3, #2
 8005488:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800548a:	2303      	movs	r3, #3
 800548c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800548e:	f107 0310 	add.w	r3, r7, #16
 8005492:	4619      	mov	r1, r3
 8005494:	480f      	ldr	r0, [pc, #60]	@ (80054d4 <HAL_UART_MspInit+0xa4>)
 8005496:	f001 ff5f 	bl	8007358 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800549a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800549e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80054a0:	2300      	movs	r3, #0
 80054a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054a4:	2300      	movs	r3, #0
 80054a6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054a8:	f107 0310 	add.w	r3, r7, #16
 80054ac:	4619      	mov	r1, r3
 80054ae:	4809      	ldr	r0, [pc, #36]	@ (80054d4 <HAL_UART_MspInit+0xa4>)
 80054b0:	f001 ff52 	bl	8007358 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80054b4:	2200      	movs	r2, #0
 80054b6:	2100      	movs	r1, #0
 80054b8:	2025      	movs	r0, #37	@ 0x25
 80054ba:	f001 fe64 	bl	8007186 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80054be:	2025      	movs	r0, #37	@ 0x25
 80054c0:	f001 fe7d 	bl	80071be <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80054c4:	bf00      	nop
 80054c6:	3720      	adds	r7, #32
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}
 80054cc:	40013800 	.word	0x40013800
 80054d0:	40021000 	.word	0x40021000
 80054d4:	40010800 	.word	0x40010800

080054d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80054d8:	b480      	push	{r7}
 80054da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80054dc:	bf00      	nop
 80054de:	e7fd      	b.n	80054dc <NMI_Handler+0x4>

080054e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80054e0:	b480      	push	{r7}
 80054e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80054e4:	bf00      	nop
 80054e6:	e7fd      	b.n	80054e4 <HardFault_Handler+0x4>

080054e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80054e8:	b480      	push	{r7}
 80054ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80054ec:	bf00      	nop
 80054ee:	e7fd      	b.n	80054ec <MemManage_Handler+0x4>

080054f0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80054f0:	b480      	push	{r7}
 80054f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80054f4:	bf00      	nop
 80054f6:	e7fd      	b.n	80054f4 <BusFault_Handler+0x4>

080054f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80054f8:	b480      	push	{r7}
 80054fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80054fc:	bf00      	nop
 80054fe:	e7fd      	b.n	80054fc <UsageFault_Handler+0x4>

08005500 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005500:	b480      	push	{r7}
 8005502:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005504:	bf00      	nop
 8005506:	46bd      	mov	sp, r7
 8005508:	bc80      	pop	{r7}
 800550a:	4770      	bx	lr

0800550c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800550c:	b480      	push	{r7}
 800550e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005510:	bf00      	nop
 8005512:	46bd      	mov	sp, r7
 8005514:	bc80      	pop	{r7}
 8005516:	4770      	bx	lr

08005518 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005518:	b480      	push	{r7}
 800551a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800551c:	bf00      	nop
 800551e:	46bd      	mov	sp, r7
 8005520:	bc80      	pop	{r7}
 8005522:	4770      	bx	lr

08005524 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005528:	f000 ff34 	bl	8006394 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800552c:	bf00      	nop
 800552e:	bd80      	pop	{r7, pc}

08005530 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005534:	4802      	ldr	r0, [pc, #8]	@ (8005540 <ADC1_2_IRQHandler+0x10>)
 8005536:	f001 fa31 	bl	800699c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800553a:	bf00      	nop
 800553c:	bd80      	pop	{r7, pc}
 800553e:	bf00      	nop
 8005540:	20000328 	.word	0x20000328

08005544 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005548:	4802      	ldr	r0, [pc, #8]	@ (8005554 <USART1_IRQHandler+0x10>)
 800554a:	f005 fa8b 	bl	800aa64 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800554e:	bf00      	nop
 8005550:	bd80      	pop	{r7, pc}
 8005552:	bf00      	nop
 8005554:	20000460 	.word	0x20000460

08005558 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800555c:	4802      	ldr	r0, [pc, #8]	@ (8005568 <RTC_Alarm_IRQHandler+0x10>)
 800555e:	f004 f93f 	bl	80097e0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8005562:	bf00      	nop
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	200003ac 	.word	0x200003ac

0800556c <now_ms>:
static uint32_t      last_change[SWITCH_COUNT];
static GPIO_PinState last_raw[SWITCH_COUNT];
static uint32_t      press_start_ms[SWITCH_COUNT];
static bool          long_fired[SWITCH_COUNT];

static inline uint32_t now_ms(void) { return HAL_GetTick(); }
 800556c:	b580      	push	{r7, lr}
 800556e:	af00      	add	r7, sp, #0
 8005570:	f000 ff22 	bl	80063b8 <HAL_GetTick>
 8005574:	4603      	mov	r3, r0
 8005576:	4618      	mov	r0, r3
 8005578:	bd80      	pop	{r7, pc}
	...

0800557c <read_raw>:

/* --- Read GPIO for each switch --- */
static GPIO_PinState read_raw(uint8_t idx)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b082      	sub	sp, #8
 8005580:	af00      	add	r7, sp, #0
 8005582:	4603      	mov	r3, r0
 8005584:	71fb      	strb	r3, [r7, #7]
    switch (idx) {
 8005586:	79fb      	ldrb	r3, [r7, #7]
 8005588:	2b03      	cmp	r3, #3
 800558a:	d827      	bhi.n	80055dc <read_raw+0x60>
 800558c:	a201      	add	r2, pc, #4	@ (adr r2, 8005594 <read_raw+0x18>)
 800558e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005592:	bf00      	nop
 8005594:	080055a5 	.word	0x080055a5
 8005598:	080055b3 	.word	0x080055b3
 800559c:	080055c1 	.word	0x080055c1
 80055a0:	080055cf 	.word	0x080055cf
        case 0: return HAL_GPIO_ReadPin(SWITCH1_GPIO_Port, SWITCH1_Pin); // SW1 - RED
 80055a4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80055a8:	480f      	ldr	r0, [pc, #60]	@ (80055e8 <read_raw+0x6c>)
 80055aa:	f002 f859 	bl	8007660 <HAL_GPIO_ReadPin>
 80055ae:	4603      	mov	r3, r0
 80055b0:	e015      	b.n	80055de <read_raw+0x62>
        case 1: return HAL_GPIO_ReadPin(SWITCH2_GPIO_Port, SWITCH2_Pin); // SW2 - YELLOW P
 80055b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80055b6:	480c      	ldr	r0, [pc, #48]	@ (80055e8 <read_raw+0x6c>)
 80055b8:	f002 f852 	bl	8007660 <HAL_GPIO_ReadPin>
 80055bc:	4603      	mov	r3, r0
 80055be:	e00e      	b.n	80055de <read_raw+0x62>
        case 2: return HAL_GPIO_ReadPin(SWITCH3_GPIO_Port, SWITCH3_Pin); // SW3 - UP
 80055c0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80055c4:	4808      	ldr	r0, [pc, #32]	@ (80055e8 <read_raw+0x6c>)
 80055c6:	f002 f84b 	bl	8007660 <HAL_GPIO_ReadPin>
 80055ca:	4603      	mov	r3, r0
 80055cc:	e007      	b.n	80055de <read_raw+0x62>
        case 3: return HAL_GPIO_ReadPin(SWITCH4_GPIO_Port, SWITCH4_Pin); // SW4 - DOWN
 80055ce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80055d2:	4805      	ldr	r0, [pc, #20]	@ (80055e8 <read_raw+0x6c>)
 80055d4:	f002 f844 	bl	8007660 <HAL_GPIO_ReadPin>
 80055d8:	4603      	mov	r3, r0
 80055da:	e000      	b.n	80055de <read_raw+0x62>
        default: return GPIO_PIN_SET;
 80055dc:	2301      	movs	r3, #1
    }
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3708      	adds	r7, #8
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}
 80055e6:	bf00      	nop
 80055e8:	40010c00 	.word	0x40010c00

080055ec <Switches_Init>:

/* --- Initialize switch states --- */
void Switches_Init(void)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b082      	sub	sp, #8
 80055f0:	af00      	add	r7, sp, #0
    for (int i = 0; i < SWITCH_COUNT; ++i) {
 80055f2:	2300      	movs	r3, #0
 80055f4:	607b      	str	r3, [r7, #4]
 80055f6:	e01d      	b.n	8005634 <Switches_Init+0x48>
        stable_state[i]   = GPIO_PIN_SET;
 80055f8:	4a12      	ldr	r2, [pc, #72]	@ (8005644 <Switches_Init+0x58>)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	4413      	add	r3, r2
 80055fe:	2201      	movs	r2, #1
 8005600:	701a      	strb	r2, [r3, #0]
        last_raw[i]       = GPIO_PIN_SET;
 8005602:	4a11      	ldr	r2, [pc, #68]	@ (8005648 <Switches_Init+0x5c>)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	4413      	add	r3, r2
 8005608:	2201      	movs	r2, #1
 800560a:	701a      	strb	r2, [r3, #0]
        last_change[i]    = now_ms();
 800560c:	f7ff ffae 	bl	800556c <now_ms>
 8005610:	4602      	mov	r2, r0
 8005612:	490e      	ldr	r1, [pc, #56]	@ (800564c <Switches_Init+0x60>)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        press_start_ms[i] = 0;
 800561a:	4a0d      	ldr	r2, [pc, #52]	@ (8005650 <Switches_Init+0x64>)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2100      	movs	r1, #0
 8005620:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        long_fired[i]     = false;
 8005624:	4a0b      	ldr	r2, [pc, #44]	@ (8005654 <Switches_Init+0x68>)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4413      	add	r3, r2
 800562a:	2200      	movs	r2, #0
 800562c:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < SWITCH_COUNT; ++i) {
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	3301      	adds	r3, #1
 8005632:	607b      	str	r3, [r7, #4]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2b03      	cmp	r3, #3
 8005638:	ddde      	ble.n	80055f8 <Switches_Init+0xc>
    }
}
 800563a:	bf00      	nop
 800563c:	bf00      	nop
 800563e:	3708      	adds	r7, #8
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}
 8005644:	200005b8 	.word	0x200005b8
 8005648:	200005cc 	.word	0x200005cc
 800564c:	200005bc 	.word	0x200005bc
 8005650:	200005d0 	.word	0x200005d0
 8005654:	200005e0 	.word	0x200005e0

08005658 <update_state>:
    s_longPressMs = ms;
}

/* --- Debounce handler --- */
static void update_state(uint8_t idx)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b084      	sub	sp, #16
 800565c:	af00      	add	r7, sp, #0
 800565e:	4603      	mov	r3, r0
 8005660:	71fb      	strb	r3, [r7, #7]
    GPIO_PinState raw = read_raw(idx);
 8005662:	79fb      	ldrb	r3, [r7, #7]
 8005664:	4618      	mov	r0, r3
 8005666:	f7ff ff89 	bl	800557c <read_raw>
 800566a:	4603      	mov	r3, r0
 800566c:	73fb      	strb	r3, [r7, #15]
    uint32_t t = now_ms();
 800566e:	f7ff ff7d 	bl	800556c <now_ms>
 8005672:	60b8      	str	r0, [r7, #8]

    if (raw != last_raw[idx]) {
 8005674:	79fb      	ldrb	r3, [r7, #7]
 8005676:	4a0f      	ldr	r2, [pc, #60]	@ (80056b4 <update_state+0x5c>)
 8005678:	5cd3      	ldrb	r3, [r2, r3]
 800567a:	7bfa      	ldrb	r2, [r7, #15]
 800567c:	429a      	cmp	r2, r3
 800567e:	d008      	beq.n	8005692 <update_state+0x3a>
        last_raw[idx] = raw;
 8005680:	79fb      	ldrb	r3, [r7, #7]
 8005682:	490c      	ldr	r1, [pc, #48]	@ (80056b4 <update_state+0x5c>)
 8005684:	7bfa      	ldrb	r2, [r7, #15]
 8005686:	54ca      	strb	r2, [r1, r3]
        last_change[idx] = t;
 8005688:	79fb      	ldrb	r3, [r7, #7]
 800568a:	490b      	ldr	r1, [pc, #44]	@ (80056b8 <update_state+0x60>)
 800568c:	68ba      	ldr	r2, [r7, #8]
 800568e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }

    if ((t - last_change[idx]) >= DEBOUNCE_MS)
 8005692:	79fb      	ldrb	r3, [r7, #7]
 8005694:	4a08      	ldr	r2, [pc, #32]	@ (80056b8 <update_state+0x60>)
 8005696:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800569a:	68ba      	ldr	r2, [r7, #8]
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	2b18      	cmp	r3, #24
 80056a0:	d903      	bls.n	80056aa <update_state+0x52>
        stable_state[idx] = raw;
 80056a2:	79fb      	ldrb	r3, [r7, #7]
 80056a4:	4905      	ldr	r1, [pc, #20]	@ (80056bc <update_state+0x64>)
 80056a6:	7bfa      	ldrb	r2, [r7, #15]
 80056a8:	54ca      	strb	r2, [r1, r3]
}
 80056aa:	bf00      	nop
 80056ac:	3710      	adds	r7, #16
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	bf00      	nop
 80056b4:	200005cc 	.word	0x200005cc
 80056b8:	200005bc 	.word	0x200005bc
 80056bc:	200005b8 	.word	0x200005b8

080056c0 <Switch_IsPressed>:

/* --- Current pressed state (debounced) --- */
bool Switch_IsPressed(uint8_t idx)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b082      	sub	sp, #8
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	4603      	mov	r3, r0
 80056c8:	71fb      	strb	r3, [r7, #7]
    if (idx >= SWITCH_COUNT) return false;
 80056ca:	79fb      	ldrb	r3, [r7, #7]
 80056cc:	2b03      	cmp	r3, #3
 80056ce:	d901      	bls.n	80056d4 <Switch_IsPressed+0x14>
 80056d0:	2300      	movs	r3, #0
 80056d2:	e00b      	b.n	80056ec <Switch_IsPressed+0x2c>
    update_state(idx);
 80056d4:	79fb      	ldrb	r3, [r7, #7]
 80056d6:	4618      	mov	r0, r3
 80056d8:	f7ff ffbe 	bl	8005658 <update_state>
    return (stable_state[idx] == GPIO_PIN_RESET);
 80056dc:	79fb      	ldrb	r3, [r7, #7]
 80056de:	4a05      	ldr	r2, [pc, #20]	@ (80056f4 <Switch_IsPressed+0x34>)
 80056e0:	5cd3      	ldrb	r3, [r2, r3]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	bf0c      	ite	eq
 80056e6:	2301      	moveq	r3, #1
 80056e8:	2300      	movne	r3, #0
 80056ea:	b2db      	uxtb	r3, r3
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3708      	adds	r7, #8
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	200005b8 	.word	0x200005b8

080056f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80056f8:	b480      	push	{r7}
 80056fa:	af00      	add	r7, sp, #0
  return 1;
 80056fc:	2301      	movs	r3, #1
}
 80056fe:	4618      	mov	r0, r3
 8005700:	46bd      	mov	sp, r7
 8005702:	bc80      	pop	{r7}
 8005704:	4770      	bx	lr

08005706 <_kill>:

int _kill(int pid, int sig)
{
 8005706:	b580      	push	{r7, lr}
 8005708:	b082      	sub	sp, #8
 800570a:	af00      	add	r7, sp, #0
 800570c:	6078      	str	r0, [r7, #4]
 800570e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005710:	f006 fec2 	bl	800c498 <__errno>
 8005714:	4603      	mov	r3, r0
 8005716:	2216      	movs	r2, #22
 8005718:	601a      	str	r2, [r3, #0]
  return -1;
 800571a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800571e:	4618      	mov	r0, r3
 8005720:	3708      	adds	r7, #8
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}

08005726 <_exit>:

void _exit (int status)
{
 8005726:	b580      	push	{r7, lr}
 8005728:	b082      	sub	sp, #8
 800572a:	af00      	add	r7, sp, #0
 800572c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800572e:	f04f 31ff 	mov.w	r1, #4294967295
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f7ff ffe7 	bl	8005706 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005738:	bf00      	nop
 800573a:	e7fd      	b.n	8005738 <_exit+0x12>

0800573c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b086      	sub	sp, #24
 8005740:	af00      	add	r7, sp, #0
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005748:	2300      	movs	r3, #0
 800574a:	617b      	str	r3, [r7, #20]
 800574c:	e00a      	b.n	8005764 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800574e:	f3af 8000 	nop.w
 8005752:	4601      	mov	r1, r0
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	1c5a      	adds	r2, r3, #1
 8005758:	60ba      	str	r2, [r7, #8]
 800575a:	b2ca      	uxtb	r2, r1
 800575c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	3301      	adds	r3, #1
 8005762:	617b      	str	r3, [r7, #20]
 8005764:	697a      	ldr	r2, [r7, #20]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	429a      	cmp	r2, r3
 800576a:	dbf0      	blt.n	800574e <_read+0x12>
  }

  return len;
 800576c:	687b      	ldr	r3, [r7, #4]
}
 800576e:	4618      	mov	r0, r3
 8005770:	3718      	adds	r7, #24
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}

08005776 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005776:	b580      	push	{r7, lr}
 8005778:	b086      	sub	sp, #24
 800577a:	af00      	add	r7, sp, #0
 800577c:	60f8      	str	r0, [r7, #12]
 800577e:	60b9      	str	r1, [r7, #8]
 8005780:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005782:	2300      	movs	r3, #0
 8005784:	617b      	str	r3, [r7, #20]
 8005786:	e009      	b.n	800579c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	1c5a      	adds	r2, r3, #1
 800578c:	60ba      	str	r2, [r7, #8]
 800578e:	781b      	ldrb	r3, [r3, #0]
 8005790:	4618      	mov	r0, r3
 8005792:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	3301      	adds	r3, #1
 800579a:	617b      	str	r3, [r7, #20]
 800579c:	697a      	ldr	r2, [r7, #20]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	dbf1      	blt.n	8005788 <_write+0x12>
  }
  return len;
 80057a4:	687b      	ldr	r3, [r7, #4]
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3718      	adds	r7, #24
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}

080057ae <_close>:

int _close(int file)
{
 80057ae:	b480      	push	{r7}
 80057b0:	b083      	sub	sp, #12
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80057b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	370c      	adds	r7, #12
 80057be:	46bd      	mov	sp, r7
 80057c0:	bc80      	pop	{r7}
 80057c2:	4770      	bx	lr

080057c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b083      	sub	sp, #12
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
 80057cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80057d4:	605a      	str	r2, [r3, #4]
  return 0;
 80057d6:	2300      	movs	r3, #0
}
 80057d8:	4618      	mov	r0, r3
 80057da:	370c      	adds	r7, #12
 80057dc:	46bd      	mov	sp, r7
 80057de:	bc80      	pop	{r7}
 80057e0:	4770      	bx	lr

080057e2 <_isatty>:

int _isatty(int file)
{
 80057e2:	b480      	push	{r7}
 80057e4:	b083      	sub	sp, #12
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80057ea:	2301      	movs	r3, #1
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	370c      	adds	r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bc80      	pop	{r7}
 80057f4:	4770      	bx	lr

080057f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80057f6:	b480      	push	{r7}
 80057f8:	b085      	sub	sp, #20
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	60f8      	str	r0, [r7, #12]
 80057fe:	60b9      	str	r1, [r7, #8]
 8005800:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005802:	2300      	movs	r3, #0
}
 8005804:	4618      	mov	r0, r3
 8005806:	3714      	adds	r7, #20
 8005808:	46bd      	mov	sp, r7
 800580a:	bc80      	pop	{r7}
 800580c:	4770      	bx	lr
	...

08005810 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b086      	sub	sp, #24
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005818:	4a14      	ldr	r2, [pc, #80]	@ (800586c <_sbrk+0x5c>)
 800581a:	4b15      	ldr	r3, [pc, #84]	@ (8005870 <_sbrk+0x60>)
 800581c:	1ad3      	subs	r3, r2, r3
 800581e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005824:	4b13      	ldr	r3, [pc, #76]	@ (8005874 <_sbrk+0x64>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d102      	bne.n	8005832 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800582c:	4b11      	ldr	r3, [pc, #68]	@ (8005874 <_sbrk+0x64>)
 800582e:	4a12      	ldr	r2, [pc, #72]	@ (8005878 <_sbrk+0x68>)
 8005830:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005832:	4b10      	ldr	r3, [pc, #64]	@ (8005874 <_sbrk+0x64>)
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4413      	add	r3, r2
 800583a:	693a      	ldr	r2, [r7, #16]
 800583c:	429a      	cmp	r2, r3
 800583e:	d207      	bcs.n	8005850 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005840:	f006 fe2a 	bl	800c498 <__errno>
 8005844:	4603      	mov	r3, r0
 8005846:	220c      	movs	r2, #12
 8005848:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800584a:	f04f 33ff 	mov.w	r3, #4294967295
 800584e:	e009      	b.n	8005864 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005850:	4b08      	ldr	r3, [pc, #32]	@ (8005874 <_sbrk+0x64>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005856:	4b07      	ldr	r3, [pc, #28]	@ (8005874 <_sbrk+0x64>)
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	4413      	add	r3, r2
 800585e:	4a05      	ldr	r2, [pc, #20]	@ (8005874 <_sbrk+0x64>)
 8005860:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005862:	68fb      	ldr	r3, [r7, #12]
}
 8005864:	4618      	mov	r0, r3
 8005866:	3718      	adds	r7, #24
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}
 800586c:	20005000 	.word	0x20005000
 8005870:	00000400 	.word	0x00000400
 8005874:	200005e4 	.word	0x200005e4
 8005878:	200007f8 	.word	0x200007f8

0800587c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800587c:	b480      	push	{r7}
 800587e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005880:	bf00      	nop
 8005882:	46bd      	mov	sp, r7
 8005884:	bc80      	pop	{r7}
 8005886:	4770      	bx	lr

08005888 <UART_Init>:
static uint16_t rxIndex = 0;
static volatile bool packetReady = false;
static volatile bool inPacket = false;

void UART_Init(void)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	af00      	add	r7, sp, #0
    memset(rxBuffer, 0, sizeof(rxBuffer));
 800588c:	2240      	movs	r2, #64	@ 0x40
 800588e:	2100      	movs	r1, #0
 8005890:	480b      	ldr	r0, [pc, #44]	@ (80058c0 <UART_Init+0x38>)
 8005892:	f006 fd7b 	bl	800c38c <memset>
    memset(rxReadyBuffer, 0, sizeof(rxReadyBuffer));
 8005896:	2240      	movs	r2, #64	@ 0x40
 8005898:	2100      	movs	r1, #0
 800589a:	480a      	ldr	r0, [pc, #40]	@ (80058c4 <UART_Init+0x3c>)
 800589c:	f006 fd76 	bl	800c38c <memset>
    rxIndex = 0;
 80058a0:	4b09      	ldr	r3, [pc, #36]	@ (80058c8 <UART_Init+0x40>)
 80058a2:	2200      	movs	r2, #0
 80058a4:	801a      	strh	r2, [r3, #0]
    packetReady = false;
 80058a6:	4b09      	ldr	r3, [pc, #36]	@ (80058cc <UART_Init+0x44>)
 80058a8:	2200      	movs	r2, #0
 80058aa:	701a      	strb	r2, [r3, #0]
    inPacket = false;
 80058ac:	4b08      	ldr	r3, [pc, #32]	@ (80058d0 <UART_Init+0x48>)
 80058ae:	2200      	movs	r2, #0
 80058b0:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 80058b2:	2201      	movs	r2, #1
 80058b4:	4907      	ldr	r1, [pc, #28]	@ (80058d4 <UART_Init+0x4c>)
 80058b6:	4808      	ldr	r0, [pc, #32]	@ (80058d8 <UART_Init+0x50>)
 80058b8:	f005 f8af 	bl	800aa1a <HAL_UART_Receive_IT>
}
 80058bc:	bf00      	nop
 80058be:	bd80      	pop	{r7, pc}
 80058c0:	200005ec 	.word	0x200005ec
 80058c4:	2000062c 	.word	0x2000062c
 80058c8:	2000066c 	.word	0x2000066c
 80058cc:	2000066e 	.word	0x2000066e
 80058d0:	2000066f 	.word	0x2000066f
 80058d4:	200005e8 	.word	0x200005e8
 80058d8:	20000460 	.word	0x20000460

080058dc <UART_TransmitString>:

void UART_TransmitString(UART_HandleTypeDef *huart, const char *s)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b082      	sub	sp, #8
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
 80058e4:	6039      	str	r1, [r7, #0]
    if (s && *s)
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d00d      	beq.n	8005908 <UART_TransmitString+0x2c>
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	781b      	ldrb	r3, [r3, #0]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d009      	beq.n	8005908 <UART_TransmitString+0x2c>
        HAL_UART_Transmit(huart, (uint8_t*)s, strlen(s), 100);
 80058f4:	6838      	ldr	r0, [r7, #0]
 80058f6:	f7fa fc35 	bl	8000164 <strlen>
 80058fa:	4603      	mov	r3, r0
 80058fc:	b29a      	uxth	r2, r3
 80058fe:	2364      	movs	r3, #100	@ 0x64
 8005900:	6839      	ldr	r1, [r7, #0]
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f004 fffe 	bl	800a904 <HAL_UART_Transmit>
}
 8005908:	bf00      	nop
 800590a:	3708      	adds	r7, #8
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <UART_TransmitPacket>:

void UART_TransmitPacket(const char *payload)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b084      	sub	sp, #16
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
    static char out[48];  // small, static TX buffer
    if (!payload || !*payload) return;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d013      	beq.n	8005946 <UART_TransmitPacket+0x36>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	781b      	ldrb	r3, [r3, #0]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d00f      	beq.n	8005946 <UART_TransmitPacket+0x36>

    size_t len = snprintf(out, sizeof(out), "@%s#", payload);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	4a09      	ldr	r2, [pc, #36]	@ (8005950 <UART_TransmitPacket+0x40>)
 800592a:	2130      	movs	r1, #48	@ 0x30
 800592c:	4809      	ldr	r0, [pc, #36]	@ (8005954 <UART_TransmitPacket+0x44>)
 800592e:	f006 fc05 	bl	800c13c <sniprintf>
 8005932:	4603      	mov	r3, r0
 8005934:	60fb      	str	r3, [r7, #12]
    HAL_UART_Transmit(&huart1, (uint8_t*)out, len, 100);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	b29a      	uxth	r2, r3
 800593a:	2364      	movs	r3, #100	@ 0x64
 800593c:	4905      	ldr	r1, [pc, #20]	@ (8005954 <UART_TransmitPacket+0x44>)
 800593e:	4806      	ldr	r0, [pc, #24]	@ (8005958 <UART_TransmitPacket+0x48>)
 8005940:	f004 ffe0 	bl	800a904 <HAL_UART_Transmit>
 8005944:	e000      	b.n	8005948 <UART_TransmitPacket+0x38>
    if (!payload || !*payload) return;
 8005946:	bf00      	nop
}
 8005948:	3710      	adds	r7, #16
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop
 8005950:	0800e97c 	.word	0x0800e97c
 8005954:	20000670 	.word	0x20000670
 8005958:	20000460 	.word	0x20000460

0800595c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b084      	sub	sp, #16
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
    if (huart->Instance != USART1) return;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a2e      	ldr	r2, [pc, #184]	@ (8005a24 <HAL_UART_RxCpltCallback+0xc8>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d156      	bne.n	8005a1c <HAL_UART_RxCpltCallback+0xc0>

    uint8_t b = rxByte;
 800596e:	4b2e      	ldr	r3, [pc, #184]	@ (8005a28 <HAL_UART_RxCpltCallback+0xcc>)
 8005970:	781b      	ldrb	r3, [r3, #0]
 8005972:	73fb      	strb	r3, [r7, #15]

    if (!packetReady)
 8005974:	4b2d      	ldr	r3, [pc, #180]	@ (8005a2c <HAL_UART_RxCpltCallback+0xd0>)
 8005976:	781b      	ldrb	r3, [r3, #0]
 8005978:	b2db      	uxtb	r3, r3
 800597a:	f083 0301 	eor.w	r3, r3, #1
 800597e:	b2db      	uxtb	r3, r3
 8005980:	2b00      	cmp	r3, #0
 8005982:	d045      	beq.n	8005a10 <HAL_UART_RxCpltCallback+0xb4>
    {
        if (b == UART_START_MARKER) {
 8005984:	7bfb      	ldrb	r3, [r7, #15]
 8005986:	2b40      	cmp	r3, #64	@ 0x40
 8005988:	d106      	bne.n	8005998 <HAL_UART_RxCpltCallback+0x3c>
            inPacket = true;
 800598a:	4b29      	ldr	r3, [pc, #164]	@ (8005a30 <HAL_UART_RxCpltCallback+0xd4>)
 800598c:	2201      	movs	r2, #1
 800598e:	701a      	strb	r2, [r3, #0]
            rxIndex = 0;
 8005990:	4b28      	ldr	r3, [pc, #160]	@ (8005a34 <HAL_UART_RxCpltCallback+0xd8>)
 8005992:	2200      	movs	r2, #0
 8005994:	801a      	strh	r2, [r3, #0]
 8005996:	e03b      	b.n	8005a10 <HAL_UART_RxCpltCallback+0xb4>
        }
        else if (inPacket && b == UART_END_MARKER) {
 8005998:	4b25      	ldr	r3, [pc, #148]	@ (8005a30 <HAL_UART_RxCpltCallback+0xd4>)
 800599a:	781b      	ldrb	r3, [r3, #0]
 800599c:	b2db      	uxtb	r3, r3
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d017      	beq.n	80059d2 <HAL_UART_RxCpltCallback+0x76>
 80059a2:	7bfb      	ldrb	r3, [r7, #15]
 80059a4:	2b23      	cmp	r3, #35	@ 0x23
 80059a6:	d114      	bne.n	80059d2 <HAL_UART_RxCpltCallback+0x76>
            rxBuffer[rxIndex] = '\0';
 80059a8:	4b22      	ldr	r3, [pc, #136]	@ (8005a34 <HAL_UART_RxCpltCallback+0xd8>)
 80059aa:	881b      	ldrh	r3, [r3, #0]
 80059ac:	461a      	mov	r2, r3
 80059ae:	4b22      	ldr	r3, [pc, #136]	@ (8005a38 <HAL_UART_RxCpltCallback+0xdc>)
 80059b0:	2100      	movs	r1, #0
 80059b2:	5499      	strb	r1, [r3, r2]
            strncpy(rxReadyBuffer, rxBuffer, sizeof(rxReadyBuffer) - 1);
 80059b4:	223f      	movs	r2, #63	@ 0x3f
 80059b6:	4920      	ldr	r1, [pc, #128]	@ (8005a38 <HAL_UART_RxCpltCallback+0xdc>)
 80059b8:	4820      	ldr	r0, [pc, #128]	@ (8005a3c <HAL_UART_RxCpltCallback+0xe0>)
 80059ba:	f006 fd0f 	bl	800c3dc <strncpy>
            packetReady = true;
 80059be:	4b1b      	ldr	r3, [pc, #108]	@ (8005a2c <HAL_UART_RxCpltCallback+0xd0>)
 80059c0:	2201      	movs	r2, #1
 80059c2:	701a      	strb	r2, [r3, #0]
            inPacket = false;
 80059c4:	4b1a      	ldr	r3, [pc, #104]	@ (8005a30 <HAL_UART_RxCpltCallback+0xd4>)
 80059c6:	2200      	movs	r2, #0
 80059c8:	701a      	strb	r2, [r3, #0]
            rxIndex = 0;
 80059ca:	4b1a      	ldr	r3, [pc, #104]	@ (8005a34 <HAL_UART_RxCpltCallback+0xd8>)
 80059cc:	2200      	movs	r2, #0
 80059ce:	801a      	strh	r2, [r3, #0]
 80059d0:	e01e      	b.n	8005a10 <HAL_UART_RxCpltCallback+0xb4>
        }
        else if (inPacket && rxIndex < (sizeof(rxBuffer) - 2)) {
 80059d2:	4b17      	ldr	r3, [pc, #92]	@ (8005a30 <HAL_UART_RxCpltCallback+0xd4>)
 80059d4:	781b      	ldrb	r3, [r3, #0]
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d00e      	beq.n	80059fa <HAL_UART_RxCpltCallback+0x9e>
 80059dc:	4b15      	ldr	r3, [pc, #84]	@ (8005a34 <HAL_UART_RxCpltCallback+0xd8>)
 80059de:	881b      	ldrh	r3, [r3, #0]
 80059e0:	2b3d      	cmp	r3, #61	@ 0x3d
 80059e2:	d80a      	bhi.n	80059fa <HAL_UART_RxCpltCallback+0x9e>
            rxBuffer[rxIndex++] = b;
 80059e4:	4b13      	ldr	r3, [pc, #76]	@ (8005a34 <HAL_UART_RxCpltCallback+0xd8>)
 80059e6:	881b      	ldrh	r3, [r3, #0]
 80059e8:	1c5a      	adds	r2, r3, #1
 80059ea:	b291      	uxth	r1, r2
 80059ec:	4a11      	ldr	r2, [pc, #68]	@ (8005a34 <HAL_UART_RxCpltCallback+0xd8>)
 80059ee:	8011      	strh	r1, [r2, #0]
 80059f0:	4619      	mov	r1, r3
 80059f2:	4a11      	ldr	r2, [pc, #68]	@ (8005a38 <HAL_UART_RxCpltCallback+0xdc>)
 80059f4:	7bfb      	ldrb	r3, [r7, #15]
 80059f6:	5453      	strb	r3, [r2, r1]
 80059f8:	e00a      	b.n	8005a10 <HAL_UART_RxCpltCallback+0xb4>
        }
        else if (inPacket) {
 80059fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005a30 <HAL_UART_RxCpltCallback+0xd4>)
 80059fc:	781b      	ldrb	r3, [r3, #0]
 80059fe:	b2db      	uxtb	r3, r3
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d005      	beq.n	8005a10 <HAL_UART_RxCpltCallback+0xb4>
            // overflow  reset
            inPacket = false;
 8005a04:	4b0a      	ldr	r3, [pc, #40]	@ (8005a30 <HAL_UART_RxCpltCallback+0xd4>)
 8005a06:	2200      	movs	r2, #0
 8005a08:	701a      	strb	r2, [r3, #0]
            rxIndex = 0;
 8005a0a:	4b0a      	ldr	r3, [pc, #40]	@ (8005a34 <HAL_UART_RxCpltCallback+0xd8>)
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	801a      	strh	r2, [r3, #0]
        }
    }

    HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 8005a10:	2201      	movs	r2, #1
 8005a12:	4905      	ldr	r1, [pc, #20]	@ (8005a28 <HAL_UART_RxCpltCallback+0xcc>)
 8005a14:	480a      	ldr	r0, [pc, #40]	@ (8005a40 <HAL_UART_RxCpltCallback+0xe4>)
 8005a16:	f005 f800 	bl	800aa1a <HAL_UART_Receive_IT>
 8005a1a:	e000      	b.n	8005a1e <HAL_UART_RxCpltCallback+0xc2>
    if (huart->Instance != USART1) return;
 8005a1c:	bf00      	nop
}
 8005a1e:	3710      	adds	r7, #16
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}
 8005a24:	40013800 	.word	0x40013800
 8005a28:	200005e8 	.word	0x200005e8
 8005a2c:	2000066e 	.word	0x2000066e
 8005a30:	2000066f 	.word	0x2000066f
 8005a34:	2000066c 	.word	0x2000066c
 8005a38:	200005ec 	.word	0x200005ec
 8005a3c:	2000062c 	.word	0x2000062c
 8005a40:	20000460 	.word	0x20000460

08005a44 <UART_GetReceivedPacket>:

bool UART_GetReceivedPacket(char *buffer, size_t buffer_size)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b082      	sub	sp, #8
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	6039      	str	r1, [r7, #0]
    if (!packetReady) return false;
 8005a4e:	4b11      	ldr	r3, [pc, #68]	@ (8005a94 <UART_GetReceivedPacket+0x50>)
 8005a50:	781b      	ldrb	r3, [r3, #0]
 8005a52:	b2db      	uxtb	r3, r3
 8005a54:	f083 0301 	eor.w	r3, r3, #1
 8005a58:	b2db      	uxtb	r3, r3
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d001      	beq.n	8005a62 <UART_GetReceivedPacket+0x1e>
 8005a5e:	2300      	movs	r3, #0
 8005a60:	e014      	b.n	8005a8c <UART_GetReceivedPacket+0x48>
  __ASM volatile ("cpsid i" : : : "memory");
 8005a62:	b672      	cpsid	i
}
 8005a64:	bf00      	nop
    __disable_irq();
    strncpy(buffer, rxReadyBuffer, buffer_size - 1);
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	3b01      	subs	r3, #1
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	490a      	ldr	r1, [pc, #40]	@ (8005a98 <UART_GetReceivedPacket+0x54>)
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f006 fcb4 	bl	800c3dc <strncpy>
    buffer[buffer_size - 1] = '\0';
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	3b01      	subs	r3, #1
 8005a78:	687a      	ldr	r2, [r7, #4]
 8005a7a:	4413      	add	r3, r2
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	701a      	strb	r2, [r3, #0]
    packetReady = false;
 8005a80:	4b04      	ldr	r3, [pc, #16]	@ (8005a94 <UART_GetReceivedPacket+0x50>)
 8005a82:	2200      	movs	r2, #0
 8005a84:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005a86:	b662      	cpsie	i
}
 8005a88:	bf00      	nop
    __enable_irq();
    return true;
 8005a8a:	2301      	movs	r3, #1
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3708      	adds	r7, #8
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}
 8005a94:	2000066e 	.word	0x2000066e
 8005a98:	2000062c 	.word	0x2000062c

08005a9c <ack>:
#include <string.h>

extern bool g_screenUpdatePending;
extern TimerSlot timerSlots[5];

static inline void ack(const char *msg) { UART_TransmitPacket(msg); }
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b082      	sub	sp, #8
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f7ff ff33 	bl	8005910 <UART_TransmitPacket>
 8005aaa:	bf00      	nop
 8005aac:	3708      	adds	r7, #8
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}

08005ab2 <err>:
static inline void err(const char *msg) { UART_TransmitPacket(msg); }
 8005ab2:	b580      	push	{r7, lr}
 8005ab4:	b082      	sub	sp, #8
 8005ab6:	af00      	add	r7, sp, #0
 8005ab8:	6078      	str	r0, [r7, #4]
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f7ff ff28 	bl	8005910 <UART_TransmitPacket>
 8005ac0:	bf00      	nop
 8005ac2:	3708      	adds	r7, #8
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <next_token>:
} StatusSnapshot;

static StatusSnapshot lastSent = {255, 255, "INIT"};

/* Simple ':'-based tokenizer (no strtok) */
static char* next_token(char** ctx) {
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b084      	sub	sp, #16
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
    char* s = *ctx;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	60fb      	str	r3, [r7, #12]
    if (!s) return NULL;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d101      	bne.n	8005ae0 <next_token+0x18>
 8005adc:	2300      	movs	r3, #0
 8005ade:	e013      	b.n	8005b08 <next_token+0x40>
    char* colon = strchr(s, ':');
 8005ae0:	213a      	movs	r1, #58	@ 0x3a
 8005ae2:	68f8      	ldr	r0, [r7, #12]
 8005ae4:	f006 fc5a 	bl	800c39c <strchr>
 8005ae8:	60b8      	str	r0, [r7, #8]
    if (colon) { *colon = '\0'; *ctx = colon + 1; }
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d007      	beq.n	8005b00 <next_token+0x38>
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	2200      	movs	r2, #0
 8005af4:	701a      	strb	r2, [r3, #0]
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	1c5a      	adds	r2, r3, #1
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	601a      	str	r2, [r3, #0]
 8005afe:	e002      	b.n	8005b06 <next_token+0x3e>
    else { *ctx = NULL; }
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2200      	movs	r2, #0
 8005b04:	601a      	str	r2, [r3, #0]
    return s;
 8005b06:	68fb      	ldr	r3, [r7, #12]
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3710      	adds	r7, #16
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}

08005b10 <UART_SendStatusPacket>:

/* =========================
   STATUS PACKET
   ========================= */
void UART_SendStatusPacket(void)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b09a      	sub	sp, #104	@ 0x68
 8005b14:	af02      	add	r7, sp, #8
    extern volatile bool semiAutoActive;
    extern volatile bool timerActive;
    extern volatile bool countdownActive;
    extern volatile bool twistActive;

    int submerged = 0;
 8005b16:	2300      	movs	r3, #0
 8005b18:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for (int i = 0; i < 5; i++) {
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b1e:	e012      	b.n	8005b46 <UART_SendStatusPacket+0x36>
        if (adcData.voltages[i] < 0.1f) submerged++;
 8005b20:	4a46      	ldr	r2, [pc, #280]	@ (8005c3c <UART_SendStatusPacket+0x12c>)
 8005b22:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005b24:	3302      	adds	r3, #2
 8005b26:	009b      	lsls	r3, r3, #2
 8005b28:	4413      	add	r3, r2
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	4944      	ldr	r1, [pc, #272]	@ (8005c40 <UART_SendStatusPacket+0x130>)
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f7fb fa60 	bl	8000ff4 <__aeabi_fcmplt>
 8005b34:	4603      	mov	r3, r0
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d002      	beq.n	8005b40 <UART_SendStatusPacket+0x30>
 8005b3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b3c:	3301      	adds	r3, #1
 8005b3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for (int i = 0; i < 5; i++) {
 8005b40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005b42:	3301      	adds	r3, #1
 8005b44:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005b48:	2b04      	cmp	r3, #4
 8005b4a:	dde9      	ble.n	8005b20 <UART_SendStatusPacket+0x10>
    }

    const char *mode = "IDLE";
 8005b4c:	4b3d      	ldr	r3, [pc, #244]	@ (8005c44 <UART_SendStatusPacket+0x134>)
 8005b4e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (manualActive)         mode = "MANUAL";
 8005b50:	4b3d      	ldr	r3, [pc, #244]	@ (8005c48 <UART_SendStatusPacket+0x138>)
 8005b52:	781b      	ldrb	r3, [r3, #0]
 8005b54:	b2db      	uxtb	r3, r3
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d002      	beq.n	8005b60 <UART_SendStatusPacket+0x50>
 8005b5a:	4b3c      	ldr	r3, [pc, #240]	@ (8005c4c <UART_SendStatusPacket+0x13c>)
 8005b5c:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b5e:	e01e      	b.n	8005b9e <UART_SendStatusPacket+0x8e>
    else if (semiAutoActive)  mode = "SEMIAUTO";
 8005b60:	4b3b      	ldr	r3, [pc, #236]	@ (8005c50 <UART_SendStatusPacket+0x140>)
 8005b62:	781b      	ldrb	r3, [r3, #0]
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d002      	beq.n	8005b70 <UART_SendStatusPacket+0x60>
 8005b6a:	4b3a      	ldr	r3, [pc, #232]	@ (8005c54 <UART_SendStatusPacket+0x144>)
 8005b6c:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b6e:	e016      	b.n	8005b9e <UART_SendStatusPacket+0x8e>
    else if (timerActive)     mode = "TIMER";
 8005b70:	4b39      	ldr	r3, [pc, #228]	@ (8005c58 <UART_SendStatusPacket+0x148>)
 8005b72:	781b      	ldrb	r3, [r3, #0]
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d002      	beq.n	8005b80 <UART_SendStatusPacket+0x70>
 8005b7a:	4b38      	ldr	r3, [pc, #224]	@ (8005c5c <UART_SendStatusPacket+0x14c>)
 8005b7c:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b7e:	e00e      	b.n	8005b9e <UART_SendStatusPacket+0x8e>
    else if (countdownActive) mode = "COUNTDOWN";
 8005b80:	4b37      	ldr	r3, [pc, #220]	@ (8005c60 <UART_SendStatusPacket+0x150>)
 8005b82:	781b      	ldrb	r3, [r3, #0]
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d002      	beq.n	8005b90 <UART_SendStatusPacket+0x80>
 8005b8a:	4b36      	ldr	r3, [pc, #216]	@ (8005c64 <UART_SendStatusPacket+0x154>)
 8005b8c:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b8e:	e006      	b.n	8005b9e <UART_SendStatusPacket+0x8e>
    else if (twistActive)     mode = "TWIST";
 8005b90:	4b35      	ldr	r3, [pc, #212]	@ (8005c68 <UART_SendStatusPacket+0x158>)
 8005b92:	781b      	ldrb	r3, [r3, #0]
 8005b94:	b2db      	uxtb	r3, r3
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d001      	beq.n	8005b9e <UART_SendStatusPacket+0x8e>
 8005b9a:	4b34      	ldr	r3, [pc, #208]	@ (8005c6c <UART_SendStatusPacket+0x15c>)
 8005b9c:	657b      	str	r3, [r7, #84]	@ 0x54

    bool changed =
        (lastSent.level != submerged) ||
 8005b9e:	4b34      	ldr	r3, [pc, #208]	@ (8005c70 <UART_SendStatusPacket+0x160>)
 8005ba0:	781b      	ldrb	r3, [r3, #0]
 8005ba2:	461a      	mov	r2, r3
        (lastSent.motorStatus != motorStatus) ||
 8005ba4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d10d      	bne.n	8005bc6 <UART_SendStatusPacket+0xb6>
 8005baa:	4b31      	ldr	r3, [pc, #196]	@ (8005c70 <UART_SendStatusPacket+0x160>)
 8005bac:	785a      	ldrb	r2, [r3, #1]
 8005bae:	4b31      	ldr	r3, [pc, #196]	@ (8005c74 <UART_SendStatusPacket+0x164>)
 8005bb0:	781b      	ldrb	r3, [r3, #0]
 8005bb2:	b2db      	uxtb	r3, r3
        (lastSent.level != submerged) ||
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d106      	bne.n	8005bc6 <UART_SendStatusPacket+0xb6>
        (strcmp(lastSent.mode, mode) != 0);
 8005bb8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005bba:	482f      	ldr	r0, [pc, #188]	@ (8005c78 <UART_SendStatusPacket+0x168>)
 8005bbc:	f7fa fac8 	bl	8000150 <strcmp>
 8005bc0:	4603      	mov	r3, r0
        (lastSent.motorStatus != motorStatus) ||
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d001      	beq.n	8005bca <UART_SendStatusPacket+0xba>
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	e000      	b.n	8005bcc <UART_SendStatusPacket+0xbc>
 8005bca:	2300      	movs	r3, #0
    bool changed =
 8005bcc:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8005bd0:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8005bd4:	f003 0301 	and.w	r3, r3, #1
 8005bd8:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

    if (!changed) return;
 8005bdc:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8005be0:	f083 0301 	eor.w	r3, r3, #1
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d124      	bne.n	8005c34 <UART_SendStatusPacket+0x124>

    lastSent.level = submerged;
 8005bea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005bec:	b2da      	uxtb	r2, r3
 8005bee:	4b20      	ldr	r3, [pc, #128]	@ (8005c70 <UART_SendStatusPacket+0x160>)
 8005bf0:	701a      	strb	r2, [r3, #0]
    lastSent.motorStatus = motorStatus;
 8005bf2:	4b20      	ldr	r3, [pc, #128]	@ (8005c74 <UART_SendStatusPacket+0x164>)
 8005bf4:	781b      	ldrb	r3, [r3, #0]
 8005bf6:	b2da      	uxtb	r2, r3
 8005bf8:	4b1d      	ldr	r3, [pc, #116]	@ (8005c70 <UART_SendStatusPacket+0x160>)
 8005bfa:	705a      	strb	r2, [r3, #1]
    strncpy(lastSent.mode, mode, sizeof(lastSent.mode) - 1);
 8005bfc:	220b      	movs	r2, #11
 8005bfe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005c00:	481d      	ldr	r0, [pc, #116]	@ (8005c78 <UART_SendStatusPacket+0x168>)
 8005c02:	f006 fbeb 	bl	800c3dc <strncpy>

    char buf[80];
    snprintf(buf, sizeof(buf),
             "STATUS:MOTOR:%s:LEVEL:%d:MODE:%s",
             motorStatus ? "ON" : "OFF",
 8005c06:	4b1b      	ldr	r3, [pc, #108]	@ (8005c74 <UART_SendStatusPacket+0x164>)
 8005c08:	781b      	ldrb	r3, [r3, #0]
 8005c0a:	b2db      	uxtb	r3, r3
    snprintf(buf, sizeof(buf),
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d001      	beq.n	8005c14 <UART_SendStatusPacket+0x104>
 8005c10:	4a1a      	ldr	r2, [pc, #104]	@ (8005c7c <UART_SendStatusPacket+0x16c>)
 8005c12:	e000      	b.n	8005c16 <UART_SendStatusPacket+0x106>
 8005c14:	4a1a      	ldr	r2, [pc, #104]	@ (8005c80 <UART_SendStatusPacket+0x170>)
 8005c16:	4638      	mov	r0, r7
 8005c18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c1a:	9301      	str	r3, [sp, #4]
 8005c1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c1e:	9300      	str	r3, [sp, #0]
 8005c20:	4613      	mov	r3, r2
 8005c22:	4a18      	ldr	r2, [pc, #96]	@ (8005c84 <UART_SendStatusPacket+0x174>)
 8005c24:	2150      	movs	r1, #80	@ 0x50
 8005c26:	f006 fa89 	bl	800c13c <sniprintf>
             submerged, mode);

    UART_TransmitPacket(buf);
 8005c2a:	463b      	mov	r3, r7
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f7ff fe6f 	bl	8005910 <UART_TransmitPacket>
 8005c32:	e000      	b.n	8005c36 <UART_SendStatusPacket+0x126>
    if (!changed) return;
 8005c34:	bf00      	nop
}
 8005c36:	3760      	adds	r7, #96	@ 0x60
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd80      	pop	{r7, pc}
 8005c3c:	200004a8 	.word	0x200004a8
 8005c40:	3dcccccd 	.word	0x3dcccccd
 8005c44:	0800e984 	.word	0x0800e984
 8005c48:	20000515 	.word	0x20000515
 8005c4c:	0800e98c 	.word	0x0800e98c
 8005c50:	20000516 	.word	0x20000516
 8005c54:	0800e994 	.word	0x0800e994
 8005c58:	20000519 	.word	0x20000519
 8005c5c:	0800e9a0 	.word	0x0800e9a0
 8005c60:	20000517 	.word	0x20000517
 8005c64:	0800e9a8 	.word	0x0800e9a8
 8005c68:	20000518 	.word	0x20000518
 8005c6c:	0800e9b4 	.word	0x0800e9b4
 8005c70:	20000038 	.word	0x20000038
 8005c74:	2000051b 	.word	0x2000051b
 8005c78:	2000003a 	.word	0x2000003a
 8005c7c:	0800e9bc 	.word	0x0800e9bc
 8005c80:	0800e9c0 	.word	0x0800e9c0
 8005c84:	0800e9c4 	.word	0x0800e9c4

08005c88 <UART_HandleCommand>:

/* =========================
   COMMAND HANDLER
   ========================= */
void UART_HandleCommand(const char *pkt)
{
 8005c88:	b5b0      	push	{r4, r5, r7, lr}
 8005c8a:	b0aa      	sub	sp, #168	@ 0xa8
 8005c8c:	af02      	add	r7, sp, #8
 8005c8e:	6078      	str	r0, [r7, #4]
    if (!pkt || !*pkt) return;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	f000 82e5 	beq.w	8006262 <UART_HandleCommand+0x5da>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	781b      	ldrb	r3, [r3, #0]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	f000 82e0 	beq.w	8006262 <UART_HandleCommand+0x5da>

    char buf[UART_RX_BUFFER_SIZE];
    strncpy(buf, pkt, sizeof(buf) - 1);
 8005ca2:	f107 030c 	add.w	r3, r7, #12
 8005ca6:	223f      	movs	r2, #63	@ 0x3f
 8005ca8:	6879      	ldr	r1, [r7, #4]
 8005caa:	4618      	mov	r0, r3
 8005cac:	f006 fb96 	bl	800c3dc <strncpy>
    buf[sizeof(buf) - 1] = '\0';
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

    /* remove wrappers like '@' and '#' */
    if (buf[0] == '@') memmove(buf, buf + 1, strlen(buf));
 8005cb6:	7b3b      	ldrb	r3, [r7, #12]
 8005cb8:	2b40      	cmp	r3, #64	@ 0x40
 8005cba:	d10e      	bne.n	8005cda <UART_HandleCommand+0x52>
 8005cbc:	f107 040c 	add.w	r4, r7, #12
 8005cc0:	3401      	adds	r4, #1
 8005cc2:	f107 030c 	add.w	r3, r7, #12
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f7fa fa4c 	bl	8000164 <strlen>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	f107 030c 	add.w	r3, r7, #12
 8005cd2:	4621      	mov	r1, r4
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f006 fb3f 	bl	800c358 <memmove>
    char *end = strchr(buf, '#');
 8005cda:	f107 030c 	add.w	r3, r7, #12
 8005cde:	2123      	movs	r1, #35	@ 0x23
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f006 fb5b 	bl	800c39c <strchr>
 8005ce6:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
    if (end) *end = '\0';
 8005cea:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d003      	beq.n	8005cfa <UART_HandleCommand+0x72>
 8005cf2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	701a      	strb	r2, [r3, #0]

    char *ctx = buf;
 8005cfa:	f107 030c 	add.w	r3, r7, #12
 8005cfe:	60bb      	str	r3, [r7, #8]
    char *cmd = next_token(&ctx);
 8005d00:	f107 0308 	add.w	r3, r7, #8
 8005d04:	4618      	mov	r0, r3
 8005d06:	f7ff fedf 	bl	8005ac8 <next_token>
 8005d0a:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
    if (!cmd) return;
 8005d0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	f000 82a7 	beq.w	8006266 <UART_HandleCommand+0x5de>

    /* ---- BASIC ---- */
    if (!strcmp(cmd, "PING")) { ack("PONG"); return; }
 8005d18:	49a3      	ldr	r1, [pc, #652]	@ (8005fa8 <UART_HandleCommand+0x320>)
 8005d1a:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8005d1e:	f7fa fa17 	bl	8000150 <strcmp>
 8005d22:	4603      	mov	r3, r0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d103      	bne.n	8005d30 <UART_HandleCommand+0xa8>
 8005d28:	48a0      	ldr	r0, [pc, #640]	@ (8005fac <UART_HandleCommand+0x324>)
 8005d2a:	f7ff feb7 	bl	8005a9c <ack>
 8005d2e:	e29f      	b.n	8006270 <UART_HandleCommand+0x5e8>

    /* ---- MANUAL ---- */
    else if (!strcmp(cmd, "MANUAL")) {
 8005d30:	499f      	ldr	r1, [pc, #636]	@ (8005fb0 <UART_HandleCommand+0x328>)
 8005d32:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8005d36:	f7fa fa0b 	bl	8000150 <strcmp>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d128      	bne.n	8005d92 <UART_HandleCommand+0x10a>
        char *state = next_token(&ctx);
 8005d40:	f107 0308 	add.w	r3, r7, #8
 8005d44:	4618      	mov	r0, r3
 8005d46:	f7ff febf 	bl	8005ac8 <next_token>
 8005d4a:	64f8      	str	r0, [r7, #76]	@ 0x4c
        if (!state) { err("PARAM"); return; }
 8005d4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d103      	bne.n	8005d5a <UART_HandleCommand+0xd2>
 8005d52:	4898      	ldr	r0, [pc, #608]	@ (8005fb4 <UART_HandleCommand+0x32c>)
 8005d54:	f7ff fead 	bl	8005ab2 <err>
 8005d58:	e28a      	b.n	8006270 <UART_HandleCommand+0x5e8>
        if (!strcmp(state, "ON"))  ModelHandle_ToggleManual();
 8005d5a:	4997      	ldr	r1, [pc, #604]	@ (8005fb8 <UART_HandleCommand+0x330>)
 8005d5c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005d5e:	f7fa f9f7 	bl	8000150 <strcmp>
 8005d62:	4603      	mov	r3, r0
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d102      	bne.n	8005d6e <UART_HandleCommand+0xe6>
 8005d68:	f7fc ffd6 	bl	8002d18 <ModelHandle_ToggleManual>
 8005d6c:	e00d      	b.n	8005d8a <UART_HandleCommand+0x102>
        else if (!strcmp(state, "OFF")) ModelHandle_StopAllModesAndMotor();
 8005d6e:	4993      	ldr	r1, [pc, #588]	@ (8005fbc <UART_HandleCommand+0x334>)
 8005d70:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005d72:	f7fa f9ed 	bl	8000150 <strcmp>
 8005d76:	4603      	mov	r3, r0
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d102      	bne.n	8005d82 <UART_HandleCommand+0xfa>
 8005d7c:	f7fc ffea 	bl	8002d54 <ModelHandle_StopAllModesAndMotor>
 8005d80:	e003      	b.n	8005d8a <UART_HandleCommand+0x102>
        else { err("FORMAT"); return; }
 8005d82:	488f      	ldr	r0, [pc, #572]	@ (8005fc0 <UART_HandleCommand+0x338>)
 8005d84:	f7ff fe95 	bl	8005ab2 <err>
 8005d88:	e272      	b.n	8006270 <UART_HandleCommand+0x5e8>
        ack("MANUAL_OK");
 8005d8a:	488e      	ldr	r0, [pc, #568]	@ (8005fc4 <UART_HandleCommand+0x33c>)
 8005d8c:	f7ff fe86 	bl	8005a9c <ack>
 8005d90:	e263      	b.n	800625a <UART_HandleCommand+0x5d2>
    }

    /* ---- TWIST ---- */
    else if (!strcmp(cmd, "TWIST"))
 8005d92:	498d      	ldr	r1, [pc, #564]	@ (8005fc8 <UART_HandleCommand+0x340>)
 8005d94:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8005d98:	f7fa f9da 	bl	8000150 <strcmp>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	f040 808b 	bne.w	8005eba <UART_HandleCommand+0x232>
    {
        char *sub = next_token(&ctx);
 8005da4:	f107 0308 	add.w	r3, r7, #8
 8005da8:	4618      	mov	r0, r3
 8005daa:	f7ff fe8d 	bl	8005ac8 <next_token>
 8005dae:	65b8      	str	r0, [r7, #88]	@ 0x58

        if (sub && !strcmp(sub, "SET"))
 8005db0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d06d      	beq.n	8005e92 <UART_HandleCommand+0x20a>
 8005db6:	4985      	ldr	r1, [pc, #532]	@ (8005fcc <UART_HandleCommand+0x344>)
 8005db8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005dba:	f7fa f9c9 	bl	8000150 <strcmp>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d166      	bne.n	8005e92 <UART_HandleCommand+0x20a>
        {
            uint16_t onDur  = atoi(next_token(&ctx));
 8005dc4:	f107 0308 	add.w	r3, r7, #8
 8005dc8:	4618      	mov	r0, r3
 8005dca:	f7ff fe7d 	bl	8005ac8 <next_token>
 8005dce:	4603      	mov	r3, r0
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f005 fbb1 	bl	800b538 <atoi>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
            uint16_t offDur = atoi(next_token(&ctx));
 8005ddc:	f107 0308 	add.w	r3, r7, #8
 8005de0:	4618      	mov	r0, r3
 8005de2:	f7ff fe71 	bl	8005ac8 <next_token>
 8005de6:	4603      	mov	r3, r0
 8005de8:	4618      	mov	r0, r3
 8005dea:	f005 fba5 	bl	800b538 <atoi>
 8005dee:	4603      	mov	r3, r0
 8005df0:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54

            uint8_t onH  = atoi(next_token(&ctx));
 8005df4:	f107 0308 	add.w	r3, r7, #8
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f7ff fe65 	bl	8005ac8 <next_token>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	4618      	mov	r0, r3
 8005e02:	f005 fb99 	bl	800b538 <atoi>
 8005e06:	4603      	mov	r3, r0
 8005e08:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
            uint8_t onM  = atoi(next_token(&ctx));
 8005e0c:	f107 0308 	add.w	r3, r7, #8
 8005e10:	4618      	mov	r0, r3
 8005e12:	f7ff fe59 	bl	8005ac8 <next_token>
 8005e16:	4603      	mov	r3, r0
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f005 fb8d 	bl	800b538 <atoi>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
            uint8_t offH = atoi(next_token(&ctx));
 8005e24:	f107 0308 	add.w	r3, r7, #8
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f7ff fe4d 	bl	8005ac8 <next_token>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	4618      	mov	r0, r3
 8005e32:	f005 fb81 	bl	800b538 <atoi>
 8005e36:	4603      	mov	r3, r0
 8005e38:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
            uint8_t offM = atoi(next_token(&ctx));
 8005e3c:	f107 0308 	add.w	r3, r7, #8
 8005e40:	4618      	mov	r0, r3
 8005e42:	f7ff fe41 	bl	8005ac8 <next_token>
 8005e46:	4603      	mov	r3, r0
 8005e48:	4618      	mov	r0, r3
 8005e4a:	f005 fb75 	bl	800b538 <atoi>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50

            // Ignore days (skip tokens until NULL)
            while (next_token(&ctx) != NULL);
 8005e54:	bf00      	nop
 8005e56:	f107 0308 	add.w	r3, r7, #8
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f7ff fe34 	bl	8005ac8 <next_token>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d1f7      	bne.n	8005e56 <UART_HandleCommand+0x1ce>

            ModelHandle_StartTwist(onDur, offDur, onH, onM, offH, offM);
 8005e66:	f8b7 0056 	ldrh.w	r0, [r7, #86]	@ 0x56
 8005e6a:	f8b7 1054 	ldrh.w	r1, [r7, #84]	@ 0x54
 8005e6e:	f897 4053 	ldrb.w	r4, [r7, #83]	@ 0x53
 8005e72:	f897 5052 	ldrb.w	r5, [r7, #82]	@ 0x52
 8005e76:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8005e7a:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8005e7e:	9201      	str	r2, [sp, #4]
 8005e80:	9300      	str	r3, [sp, #0]
 8005e82:	462b      	mov	r3, r5
 8005e84:	4622      	mov	r2, r4
 8005e86:	f7fd f8b9 	bl	8002ffc <ModelHandle_StartTwist>
            ack("TWIST_OK");
 8005e8a:	4851      	ldr	r0, [pc, #324]	@ (8005fd0 <UART_HandleCommand+0x348>)
 8005e8c:	f7ff fe06 	bl	8005a9c <ack>
        {
 8005e90:	e1e3      	b.n	800625a <UART_HandleCommand+0x5d2>
        }
        else if (sub && !strcmp(sub, "STOP"))
 8005e92:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d00c      	beq.n	8005eb2 <UART_HandleCommand+0x22a>
 8005e98:	494e      	ldr	r1, [pc, #312]	@ (8005fd4 <UART_HandleCommand+0x34c>)
 8005e9a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005e9c:	f7fa f958 	bl	8000150 <strcmp>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d105      	bne.n	8005eb2 <UART_HandleCommand+0x22a>
        {
            ModelHandle_StopTwist();
 8005ea6:	f7fd f8f9 	bl	800309c <ModelHandle_StopTwist>
            ack("TWIST_STOP");
 8005eaa:	484b      	ldr	r0, [pc, #300]	@ (8005fd8 <UART_HandleCommand+0x350>)
 8005eac:	f7ff fdf6 	bl	8005a9c <ack>
        {
 8005eb0:	e1d3      	b.n	800625a <UART_HandleCommand+0x5d2>
        }
        else
        {
            err("FORMAT");
 8005eb2:	4843      	ldr	r0, [pc, #268]	@ (8005fc0 <UART_HandleCommand+0x338>)
 8005eb4:	f7ff fdfd 	bl	8005ab2 <err>
 8005eb8:	e1cf      	b.n	800625a <UART_HandleCommand+0x5d2>
        }
    }

    /* ---- TIMER (multi-slot support) ---- */
    else if (!strcmp(cmd, "TIMER")) {
 8005eba:	4948      	ldr	r1, [pc, #288]	@ (8005fdc <UART_HandleCommand+0x354>)
 8005ebc:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8005ec0:	f7fa f946 	bl	8000150 <strcmp>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	f040 811f 	bne.w	800610a <UART_HandleCommand+0x482>
        char *sub = next_token(&ctx);
 8005ecc:	f107 0308 	add.w	r3, r7, #8
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f7ff fdf9 	bl	8005ac8 <next_token>
 8005ed6:	67f8      	str	r0, [r7, #124]	@ 0x7c
        if (sub && !strcmp(sub, "SET")) {
 8005ed8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	f000 80ea 	beq.w	80060b4 <UART_HandleCommand+0x42c>
 8005ee0:	493a      	ldr	r1, [pc, #232]	@ (8005fcc <UART_HandleCommand+0x344>)
 8005ee2:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8005ee4:	f7fa f934 	bl	8000150 <strcmp>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	f040 80e2 	bne.w	80060b4 <UART_HandleCommand+0x42c>
            uint8_t slotIndex = 0;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
            bool ok = true;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e

            // Loop through multiple timer packets in the input buffer
            while (slotIndex < 5) {
 8005efc:	e0b3      	b.n	8006066 <UART_HandleCommand+0x3de>
                char *h1s = next_token(&ctx);
 8005efe:	f107 0308 	add.w	r3, r7, #8
 8005f02:	4618      	mov	r0, r3
 8005f04:	f7ff fde0 	bl	8005ac8 <next_token>
 8005f08:	67b8      	str	r0, [r7, #120]	@ 0x78
                char *m1s = next_token(&ctx);
 8005f0a:	f107 0308 	add.w	r3, r7, #8
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f7ff fdda 	bl	8005ac8 <next_token>
 8005f14:	6778      	str	r0, [r7, #116]	@ 0x74
                char *h2s = next_token(&ctx);
 8005f16:	f107 0308 	add.w	r3, r7, #8
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f7ff fdd4 	bl	8005ac8 <next_token>
 8005f20:	6738      	str	r0, [r7, #112]	@ 0x70
                char *m2s = next_token(&ctx);
 8005f22:	f107 0308 	add.w	r3, r7, #8
 8005f26:	4618      	mov	r0, r3
 8005f28:	f7ff fdce 	bl	8005ac8 <next_token>
 8005f2c:	66f8      	str	r0, [r7, #108]	@ 0x6c

                if (!h1s || !m1s || !h2s || !m2s)
 8005f2e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	f000 80ad 	beq.w	8006090 <UART_HandleCommand+0x408>
 8005f36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	f000 80a9 	beq.w	8006090 <UART_HandleCommand+0x408>
 8005f3e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	f000 80a5 	beq.w	8006090 <UART_HandleCommand+0x408>
 8005f46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	f000 80a1 	beq.w	8006090 <UART_HandleCommand+0x408>
                    break; // no more slots

                int h1 = atoi(h1s);
 8005f4e:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8005f50:	f005 faf2 	bl	800b538 <atoi>
 8005f54:	66b8      	str	r0, [r7, #104]	@ 0x68
                int m1 = atoi(m1s);
 8005f56:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8005f58:	f005 faee 	bl	800b538 <atoi>
 8005f5c:	6678      	str	r0, [r7, #100]	@ 0x64
                int h2 = atoi(h2s);
 8005f5e:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8005f60:	f005 faea 	bl	800b538 <atoi>
 8005f64:	6638      	str	r0, [r7, #96]	@ 0x60
                int m2 = atoi(m2s);
 8005f66:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005f68:	f005 fae6 	bl	800b538 <atoi>
 8005f6c:	65f8      	str	r0, [r7, #92]	@ 0x5c

                if (h1 < 0 || h1 > 23 || h2 < 0 || h2 > 23 ||
 8005f6e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	db14      	blt.n	8005f9e <UART_HandleCommand+0x316>
 8005f74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005f76:	2b17      	cmp	r3, #23
 8005f78:	dc11      	bgt.n	8005f9e <UART_HandleCommand+0x316>
 8005f7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	db0e      	blt.n	8005f9e <UART_HandleCommand+0x316>
 8005f80:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005f82:	2b17      	cmp	r3, #23
 8005f84:	dc0b      	bgt.n	8005f9e <UART_HandleCommand+0x316>
 8005f86:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	db08      	blt.n	8005f9e <UART_HandleCommand+0x316>
                    m1 < 0 || m1 > 59 || m2 < 0 || m2 > 59)
 8005f8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f8e:	2b3b      	cmp	r3, #59	@ 0x3b
 8005f90:	dc05      	bgt.n	8005f9e <UART_HandleCommand+0x316>
 8005f92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	db02      	blt.n	8005f9e <UART_HandleCommand+0x316>
 8005f98:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f9a:	2b3b      	cmp	r3, #59	@ 0x3b
 8005f9c:	dd20      	ble.n	8005fe0 <UART_HandleCommand+0x358>
                {
                    ok = false;
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
                    break;
 8005fa4:	e064      	b.n	8006070 <UART_HandleCommand+0x3e8>
 8005fa6:	bf00      	nop
 8005fa8:	0800e9e8 	.word	0x0800e9e8
 8005fac:	0800e9f0 	.word	0x0800e9f0
 8005fb0:	0800e98c 	.word	0x0800e98c
 8005fb4:	0800e9f8 	.word	0x0800e9f8
 8005fb8:	0800e9bc 	.word	0x0800e9bc
 8005fbc:	0800e9c0 	.word	0x0800e9c0
 8005fc0:	0800ea00 	.word	0x0800ea00
 8005fc4:	0800ea08 	.word	0x0800ea08
 8005fc8:	0800e9b4 	.word	0x0800e9b4
 8005fcc:	0800ea14 	.word	0x0800ea14
 8005fd0:	0800ea18 	.word	0x0800ea18
 8005fd4:	0800ea24 	.word	0x0800ea24
 8005fd8:	0800ea2c 	.word	0x0800ea2c
 8005fdc:	0800e9a0 	.word	0x0800e9a0
                }

                timerSlots[slotIndex].enabled = true;
 8005fe0:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8005fe4:	49a4      	ldr	r1, [pc, #656]	@ (8006278 <UART_HandleCommand+0x5f0>)
 8005fe6:	4613      	mov	r3, r2
 8005fe8:	005b      	lsls	r3, r3, #1
 8005fea:	4413      	add	r3, r2
 8005fec:	005b      	lsls	r3, r3, #1
 8005fee:	440b      	add	r3, r1
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	701a      	strb	r2, [r3, #0]
                timerSlots[slotIndex].onHour  = h1;
 8005ff4:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8005ff8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005ffa:	b2d8      	uxtb	r0, r3
 8005ffc:	499e      	ldr	r1, [pc, #632]	@ (8006278 <UART_HandleCommand+0x5f0>)
 8005ffe:	4613      	mov	r3, r2
 8006000:	005b      	lsls	r3, r3, #1
 8006002:	4413      	add	r3, r2
 8006004:	005b      	lsls	r3, r3, #1
 8006006:	440b      	add	r3, r1
 8006008:	3301      	adds	r3, #1
 800600a:	4602      	mov	r2, r0
 800600c:	701a      	strb	r2, [r3, #0]
                timerSlots[slotIndex].onMinute = m1;
 800600e:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8006012:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006014:	b2d8      	uxtb	r0, r3
 8006016:	4998      	ldr	r1, [pc, #608]	@ (8006278 <UART_HandleCommand+0x5f0>)
 8006018:	4613      	mov	r3, r2
 800601a:	005b      	lsls	r3, r3, #1
 800601c:	4413      	add	r3, r2
 800601e:	005b      	lsls	r3, r3, #1
 8006020:	440b      	add	r3, r1
 8006022:	3302      	adds	r3, #2
 8006024:	4602      	mov	r2, r0
 8006026:	701a      	strb	r2, [r3, #0]
                timerSlots[slotIndex].offHour  = h2;
 8006028:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 800602c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800602e:	b2d8      	uxtb	r0, r3
 8006030:	4991      	ldr	r1, [pc, #580]	@ (8006278 <UART_HandleCommand+0x5f0>)
 8006032:	4613      	mov	r3, r2
 8006034:	005b      	lsls	r3, r3, #1
 8006036:	4413      	add	r3, r2
 8006038:	005b      	lsls	r3, r3, #1
 800603a:	440b      	add	r3, r1
 800603c:	3303      	adds	r3, #3
 800603e:	4602      	mov	r2, r0
 8006040:	701a      	strb	r2, [r3, #0]
                timerSlots[slotIndex].offMinute = m2;
 8006042:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8006046:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006048:	b2d8      	uxtb	r0, r3
 800604a:	498b      	ldr	r1, [pc, #556]	@ (8006278 <UART_HandleCommand+0x5f0>)
 800604c:	4613      	mov	r3, r2
 800604e:	005b      	lsls	r3, r3, #1
 8006050:	4413      	add	r3, r2
 8006052:	005b      	lsls	r3, r3, #1
 8006054:	440b      	add	r3, r1
 8006056:	3304      	adds	r3, #4
 8006058:	4602      	mov	r2, r0
 800605a:	701a      	strb	r2, [r3, #0]
                slotIndex++;
 800605c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8006060:	3301      	adds	r3, #1
 8006062:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
            while (slotIndex < 5) {
 8006066:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800606a:	2b04      	cmp	r3, #4
 800606c:	f67f af47 	bls.w	8005efe <UART_HandleCommand+0x276>
            }

            // Disable remaining slots
            for (; slotIndex < 5; slotIndex++) {
 8006070:	e00e      	b.n	8006090 <UART_HandleCommand+0x408>
                timerSlots[slotIndex].enabled = false;
 8006072:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8006076:	4980      	ldr	r1, [pc, #512]	@ (8006278 <UART_HandleCommand+0x5f0>)
 8006078:	4613      	mov	r3, r2
 800607a:	005b      	lsls	r3, r3, #1
 800607c:	4413      	add	r3, r2
 800607e:	005b      	lsls	r3, r3, #1
 8006080:	440b      	add	r3, r1
 8006082:	2200      	movs	r2, #0
 8006084:	701a      	strb	r2, [r3, #0]
            for (; slotIndex < 5; slotIndex++) {
 8006086:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800608a:	3301      	adds	r3, #1
 800608c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 8006090:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8006094:	2b04      	cmp	r3, #4
 8006096:	d9ec      	bls.n	8006072 <UART_HandleCommand+0x3ea>
            }

            if (ok){
 8006098:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 800609c:	2b00      	cmp	r3, #0
 800609e:	d005      	beq.n	80060ac <UART_HandleCommand+0x424>
            	ack("TIMER_OK");
 80060a0:	4876      	ldr	r0, [pc, #472]	@ (800627c <UART_HandleCommand+0x5f4>)
 80060a2:	f7ff fcfb 	bl	8005a9c <ack>
            	ModelHandle_StartTimer();
 80060a6:	f7fd f959 	bl	800335c <ModelHandle_StartTimer>
        if (sub && !strcmp(sub, "SET")) {
 80060aa:	e0d6      	b.n	800625a <UART_HandleCommand+0x5d2>
            }


            else
                err("TIMER_FORMAT");
 80060ac:	4874      	ldr	r0, [pc, #464]	@ (8006280 <UART_HandleCommand+0x5f8>)
 80060ae:	f7ff fd00 	bl	8005ab2 <err>
        if (sub && !strcmp(sub, "SET")) {
 80060b2:	e0d2      	b.n	800625a <UART_HandleCommand+0x5d2>
        }

        else if (sub && !strcmp(sub, "STOP")) {
 80060b4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d023      	beq.n	8006102 <UART_HandleCommand+0x47a>
 80060ba:	4972      	ldr	r1, [pc, #456]	@ (8006284 <UART_HandleCommand+0x5fc>)
 80060bc:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80060be:	f7fa f847 	bl	8000150 <strcmp>
 80060c2:	4603      	mov	r3, r0
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d11c      	bne.n	8006102 <UART_HandleCommand+0x47a>
            for (int i=0; i<5; i++)
 80060c8:	2300      	movs	r3, #0
 80060ca:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80060ce:	e00e      	b.n	80060ee <UART_HandleCommand+0x466>
                timerSlots[i].enabled = false;
 80060d0:	4969      	ldr	r1, [pc, #420]	@ (8006278 <UART_HandleCommand+0x5f0>)
 80060d2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80060d6:	4613      	mov	r3, r2
 80060d8:	005b      	lsls	r3, r3, #1
 80060da:	4413      	add	r3, r2
 80060dc:	005b      	lsls	r3, r3, #1
 80060de:	440b      	add	r3, r1
 80060e0:	2200      	movs	r2, #0
 80060e2:	701a      	strb	r2, [r3, #0]
            for (int i=0; i<5; i++)
 80060e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80060e8:	3301      	adds	r3, #1
 80060ea:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80060ee:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80060f2:	2b04      	cmp	r3, #4
 80060f4:	ddec      	ble.n	80060d0 <UART_HandleCommand+0x448>
            ModelHandle_StopAllModesAndMotor();
 80060f6:	f7fc fe2d 	bl	8002d54 <ModelHandle_StopAllModesAndMotor>
            ack("TIMER_STOP");
 80060fa:	4863      	ldr	r0, [pc, #396]	@ (8006288 <UART_HandleCommand+0x600>)
 80060fc:	f7ff fcce 	bl	8005a9c <ack>
 8006100:	e0ab      	b.n	800625a <UART_HandleCommand+0x5d2>
        }

        else err("FORMAT");
 8006102:	4862      	ldr	r0, [pc, #392]	@ (800628c <UART_HandleCommand+0x604>)
 8006104:	f7ff fcd5 	bl	8005ab2 <err>
 8006108:	e0a7      	b.n	800625a <UART_HandleCommand+0x5d2>
    }


    /* ---- SEMIAUTO ---- */
    else if (!strcmp(cmd, "SEMIAUTO")) {
 800610a:	4961      	ldr	r1, [pc, #388]	@ (8006290 <UART_HandleCommand+0x608>)
 800610c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8006110:	f7fa f81e 	bl	8000150 <strcmp>
 8006114:	4603      	mov	r3, r0
 8006116:	2b00      	cmp	r3, #0
 8006118:	d131      	bne.n	800617e <UART_HandleCommand+0x4f6>
        char *sub = next_token(&ctx);
 800611a:	f107 0308 	add.w	r3, r7, #8
 800611e:	4618      	mov	r0, r3
 8006120:	f7ff fcd2 	bl	8005ac8 <next_token>
 8006124:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
        if (sub && !strcmp(sub, "ON")) {
 8006128:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800612c:	2b00      	cmp	r3, #0
 800612e:	d00d      	beq.n	800614c <UART_HandleCommand+0x4c4>
 8006130:	4958      	ldr	r1, [pc, #352]	@ (8006294 <UART_HandleCommand+0x60c>)
 8006132:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8006136:	f7fa f80b 	bl	8000150 <strcmp>
 800613a:	4603      	mov	r3, r0
 800613c:	2b00      	cmp	r3, #0
 800613e:	d105      	bne.n	800614c <UART_HandleCommand+0x4c4>
            ModelHandle_StartSemiAuto();
 8006140:	f7fd f944 	bl	80033cc <ModelHandle_StartSemiAuto>
            ack("SEMIAUTO_ON");
 8006144:	4854      	ldr	r0, [pc, #336]	@ (8006298 <UART_HandleCommand+0x610>)
 8006146:	f7ff fca9 	bl	8005a9c <ack>
 800614a:	e014      	b.n	8006176 <UART_HandleCommand+0x4ee>
        }
        else if (sub && !strcmp(sub, "OFF")) {
 800614c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006150:	2b00      	cmp	r3, #0
 8006152:	d00d      	beq.n	8006170 <UART_HandleCommand+0x4e8>
 8006154:	4951      	ldr	r1, [pc, #324]	@ (800629c <UART_HandleCommand+0x614>)
 8006156:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800615a:	f7f9 fff9 	bl	8000150 <strcmp>
 800615e:	4603      	mov	r3, r0
 8006160:	2b00      	cmp	r3, #0
 8006162:	d105      	bne.n	8006170 <UART_HandleCommand+0x4e8>
            ModelHandle_StopAllModesAndMotor();
 8006164:	f7fc fdf6 	bl	8002d54 <ModelHandle_StopAllModesAndMotor>
            ack("SEMIAUTO_OFF");
 8006168:	484d      	ldr	r0, [pc, #308]	@ (80062a0 <UART_HandleCommand+0x618>)
 800616a:	f7ff fc97 	bl	8005a9c <ack>
 800616e:	e002      	b.n	8006176 <UART_HandleCommand+0x4ee>
        }
        else err("FORMAT");
 8006170:	4846      	ldr	r0, [pc, #280]	@ (800628c <UART_HandleCommand+0x604>)
 8006172:	f7ff fc9e 	bl	8005ab2 <err>
        g_screenUpdatePending = true;
 8006176:	4b4b      	ldr	r3, [pc, #300]	@ (80062a4 <UART_HandleCommand+0x61c>)
 8006178:	2201      	movs	r2, #1
 800617a:	701a      	strb	r2, [r3, #0]
        return;
 800617c:	e078      	b.n	8006270 <UART_HandleCommand+0x5e8>
    }

    /* ---- COUNTDOWN ---- */
    else if (!strcmp(cmd, "COUNTDOWN")) {
 800617e:	494a      	ldr	r1, [pc, #296]	@ (80062a8 <UART_HandleCommand+0x620>)
 8006180:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8006184:	f7f9 ffe4 	bl	8000150 <strcmp>
 8006188:	4603      	mov	r3, r0
 800618a:	2b00      	cmp	r3, #0
 800618c:	d149      	bne.n	8006222 <UART_HandleCommand+0x59a>
        char *sub = next_token(&ctx);
 800618e:	f107 0308 	add.w	r3, r7, #8
 8006192:	4618      	mov	r0, r3
 8006194:	f7ff fc98 	bl	8005ac8 <next_token>
 8006198:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
        if (sub && !strcmp(sub, "ON")) {
 800619c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d028      	beq.n	80061f6 <UART_HandleCommand+0x56e>
 80061a4:	493b      	ldr	r1, [pc, #236]	@ (8006294 <UART_HandleCommand+0x60c>)
 80061a6:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 80061aa:	f7f9 ffd1 	bl	8000150 <strcmp>
 80061ae:	4603      	mov	r3, r0
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d120      	bne.n	80061f6 <UART_HandleCommand+0x56e>
            uint16_t min = atoi(next_token(&ctx));
 80061b4:	f107 0308 	add.w	r3, r7, #8
 80061b8:	4618      	mov	r0, r3
 80061ba:	f7ff fc85 	bl	8005ac8 <next_token>
 80061be:	4603      	mov	r3, r0
 80061c0:	4618      	mov	r0, r3
 80061c2:	f005 f9b9 	bl	800b538 <atoi>
 80061c6:	4603      	mov	r3, r0
 80061c8:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
            if (!min) min = 1;
 80061cc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d102      	bne.n	80061da <UART_HandleCommand+0x552>
 80061d4:	2301      	movs	r3, #1
 80061d6:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
            ModelHandle_StartCountdown(min * 60, 1);
 80061da:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 80061de:	4613      	mov	r3, r2
 80061e0:	011b      	lsls	r3, r3, #4
 80061e2:	1a9b      	subs	r3, r3, r2
 80061e4:	009b      	lsls	r3, r3, #2
 80061e6:	2101      	movs	r1, #1
 80061e8:	4618      	mov	r0, r3
 80061ea:	f7fc fea5 	bl	8002f38 <ModelHandle_StartCountdown>
            ack("COUNTDOWN_ON");
 80061ee:	482f      	ldr	r0, [pc, #188]	@ (80062ac <UART_HandleCommand+0x624>)
 80061f0:	f7ff fc54 	bl	8005a9c <ack>
        if (sub && !strcmp(sub, "ON")) {
 80061f4:	e031      	b.n	800625a <UART_HandleCommand+0x5d2>
        } else if (sub && !strcmp(sub, "OFF")) {
 80061f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d00d      	beq.n	800621a <UART_HandleCommand+0x592>
 80061fe:	4927      	ldr	r1, [pc, #156]	@ (800629c <UART_HandleCommand+0x614>)
 8006200:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8006204:	f7f9 ffa4 	bl	8000150 <strcmp>
 8006208:	4603      	mov	r3, r0
 800620a:	2b00      	cmp	r3, #0
 800620c:	d105      	bne.n	800621a <UART_HandleCommand+0x592>
            ModelHandle_StopCountdown();
 800620e:	f7fc fe83 	bl	8002f18 <ModelHandle_StopCountdown>
            ack("COUNTDOWN_OFF");
 8006212:	4827      	ldr	r0, [pc, #156]	@ (80062b0 <UART_HandleCommand+0x628>)
 8006214:	f7ff fc42 	bl	8005a9c <ack>
        } else if (sub && !strcmp(sub, "OFF")) {
 8006218:	e01f      	b.n	800625a <UART_HandleCommand+0x5d2>
        } else err("FORMAT");
 800621a:	481c      	ldr	r0, [pc, #112]	@ (800628c <UART_HandleCommand+0x604>)
 800621c:	f7ff fc49 	bl	8005ab2 <err>
 8006220:	e01b      	b.n	800625a <UART_HandleCommand+0x5d2>
    }

    /* ---- STATUS ---- */
    else if (!strcmp(cmd, "STATUS")) {
 8006222:	4924      	ldr	r1, [pc, #144]	@ (80062b4 <UART_HandleCommand+0x62c>)
 8006224:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8006228:	f7f9 ff92 	bl	8000150 <strcmp>
 800622c:	4603      	mov	r3, r0
 800622e:	2b00      	cmp	r3, #0
 8006230:	d11b      	bne.n	800626a <UART_HandleCommand+0x5e2>
        static uint32_t lastReply = 0;
        uint32_t now = HAL_GetTick();
 8006232:	f000 f8c1 	bl	80063b8 <HAL_GetTick>
 8006236:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
        if (now - lastReply >= 5000) {   // reply only once every 5 s
 800623a:	4b1f      	ldr	r3, [pc, #124]	@ (80062b8 <UART_HandleCommand+0x630>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8006242:	1ad3      	subs	r3, r2, r3
 8006244:	f241 3287 	movw	r2, #4999	@ 0x1387
 8006248:	4293      	cmp	r3, r2
 800624a:	d910      	bls.n	800626e <UART_HandleCommand+0x5e6>
            UART_SendStatusPacket();
 800624c:	f7ff fc60 	bl	8005b10 <UART_SendStatusPacket>
            lastReply = now;
 8006250:	4a19      	ldr	r2, [pc, #100]	@ (80062b8 <UART_HandleCommand+0x630>)
 8006252:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006256:	6013      	str	r3, [r2, #0]
        }
        return;
 8006258:	e009      	b.n	800626e <UART_HandleCommand+0x5e6>
    else {
//        err("UNKNOWN");
        return;
    }

    g_screenUpdatePending = true;
 800625a:	4b12      	ldr	r3, [pc, #72]	@ (80062a4 <UART_HandleCommand+0x61c>)
 800625c:	2201      	movs	r2, #1
 800625e:	701a      	strb	r2, [r3, #0]
 8006260:	e006      	b.n	8006270 <UART_HandleCommand+0x5e8>
    if (!pkt || !*pkt) return;
 8006262:	bf00      	nop
 8006264:	e004      	b.n	8006270 <UART_HandleCommand+0x5e8>
    if (!cmd) return;
 8006266:	bf00      	nop
 8006268:	e002      	b.n	8006270 <UART_HandleCommand+0x5e8>
        return;
 800626a:	bf00      	nop
 800626c:	e000      	b.n	8006270 <UART_HandleCommand+0x5e8>
        return;
 800626e:	bf00      	nop
}
 8006270:	37a0      	adds	r7, #160	@ 0xa0
 8006272:	46bd      	mov	sp, r7
 8006274:	bdb0      	pop	{r4, r5, r7, pc}
 8006276:	bf00      	nop
 8006278:	20000544 	.word	0x20000544
 800627c:	0800ea38 	.word	0x0800ea38
 8006280:	0800ea44 	.word	0x0800ea44
 8006284:	0800ea24 	.word	0x0800ea24
 8006288:	0800ea54 	.word	0x0800ea54
 800628c:	0800ea00 	.word	0x0800ea00
 8006290:	0800e994 	.word	0x0800e994
 8006294:	0800e9bc 	.word	0x0800e9bc
 8006298:	0800ea60 	.word	0x0800ea60
 800629c:	0800e9c0 	.word	0x0800e9c0
 80062a0:	0800ea6c 	.word	0x0800ea6c
 80062a4:	20000514 	.word	0x20000514
 80062a8:	0800e9a8 	.word	0x0800e9a8
 80062ac:	0800ea7c 	.word	0x0800ea7c
 80062b0:	0800ea8c 	.word	0x0800ea8c
 80062b4:	0800ea9c 	.word	0x0800ea9c
 80062b8:	200006a0 	.word	0x200006a0

080062bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80062bc:	f7ff fade 	bl	800587c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80062c0:	480b      	ldr	r0, [pc, #44]	@ (80062f0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80062c2:	490c      	ldr	r1, [pc, #48]	@ (80062f4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80062c4:	4a0c      	ldr	r2, [pc, #48]	@ (80062f8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80062c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80062c8:	e002      	b.n	80062d0 <LoopCopyDataInit>

080062ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80062ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80062cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80062ce:	3304      	adds	r3, #4

080062d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80062d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80062d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80062d4:	d3f9      	bcc.n	80062ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80062d6:	4a09      	ldr	r2, [pc, #36]	@ (80062fc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80062d8:	4c09      	ldr	r4, [pc, #36]	@ (8006300 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80062da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80062dc:	e001      	b.n	80062e2 <LoopFillZerobss>

080062de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80062de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80062e0:	3204      	adds	r2, #4

080062e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80062e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80062e4:	d3fb      	bcc.n	80062de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80062e6:	f006 f8dd 	bl	800c4a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80062ea:	f7fc f953 	bl	8002594 <main>
  bx lr
 80062ee:	4770      	bx	lr
  ldr r0, =_sdata
 80062f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80062f4:	20000218 	.word	0x20000218
  ldr r2, =_sidata
 80062f8:	0800eeb0 	.word	0x0800eeb0
  ldr r2, =_sbss
 80062fc:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 8006300:	200007f4 	.word	0x200007f4

08006304 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006304:	e7fe      	b.n	8006304 <CAN1_RX1_IRQHandler>
	...

08006308 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800630c:	4b08      	ldr	r3, [pc, #32]	@ (8006330 <HAL_Init+0x28>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a07      	ldr	r2, [pc, #28]	@ (8006330 <HAL_Init+0x28>)
 8006312:	f043 0310 	orr.w	r3, r3, #16
 8006316:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006318:	2003      	movs	r0, #3
 800631a:	f000 ff29 	bl	8007170 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800631e:	2000      	movs	r0, #0
 8006320:	f000 f808 	bl	8006334 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006324:	f7fe ff56 	bl	80051d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006328:	2300      	movs	r3, #0
}
 800632a:	4618      	mov	r0, r3
 800632c:	bd80      	pop	{r7, pc}
 800632e:	bf00      	nop
 8006330:	40022000 	.word	0x40022000

08006334 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b082      	sub	sp, #8
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800633c:	4b12      	ldr	r3, [pc, #72]	@ (8006388 <HAL_InitTick+0x54>)
 800633e:	681a      	ldr	r2, [r3, #0]
 8006340:	4b12      	ldr	r3, [pc, #72]	@ (800638c <HAL_InitTick+0x58>)
 8006342:	781b      	ldrb	r3, [r3, #0]
 8006344:	4619      	mov	r1, r3
 8006346:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800634a:	fbb3 f3f1 	udiv	r3, r3, r1
 800634e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006352:	4618      	mov	r0, r3
 8006354:	f000 ff41 	bl	80071da <HAL_SYSTICK_Config>
 8006358:	4603      	mov	r3, r0
 800635a:	2b00      	cmp	r3, #0
 800635c:	d001      	beq.n	8006362 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800635e:	2301      	movs	r3, #1
 8006360:	e00e      	b.n	8006380 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2b0f      	cmp	r3, #15
 8006366:	d80a      	bhi.n	800637e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006368:	2200      	movs	r2, #0
 800636a:	6879      	ldr	r1, [r7, #4]
 800636c:	f04f 30ff 	mov.w	r0, #4294967295
 8006370:	f000 ff09 	bl	8007186 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006374:	4a06      	ldr	r2, [pc, #24]	@ (8006390 <HAL_InitTick+0x5c>)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800637a:	2300      	movs	r3, #0
 800637c:	e000      	b.n	8006380 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800637e:	2301      	movs	r3, #1
}
 8006380:	4618      	mov	r0, r3
 8006382:	3708      	adds	r7, #8
 8006384:	46bd      	mov	sp, r7
 8006386:	bd80      	pop	{r7, pc}
 8006388:	20000034 	.word	0x20000034
 800638c:	2000004c 	.word	0x2000004c
 8006390:	20000048 	.word	0x20000048

08006394 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006394:	b480      	push	{r7}
 8006396:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006398:	4b05      	ldr	r3, [pc, #20]	@ (80063b0 <HAL_IncTick+0x1c>)
 800639a:	781b      	ldrb	r3, [r3, #0]
 800639c:	461a      	mov	r2, r3
 800639e:	4b05      	ldr	r3, [pc, #20]	@ (80063b4 <HAL_IncTick+0x20>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4413      	add	r3, r2
 80063a4:	4a03      	ldr	r2, [pc, #12]	@ (80063b4 <HAL_IncTick+0x20>)
 80063a6:	6013      	str	r3, [r2, #0]
}
 80063a8:	bf00      	nop
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bc80      	pop	{r7}
 80063ae:	4770      	bx	lr
 80063b0:	2000004c 	.word	0x2000004c
 80063b4:	200006a4 	.word	0x200006a4

080063b8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80063b8:	b480      	push	{r7}
 80063ba:	af00      	add	r7, sp, #0
  return uwTick;
 80063bc:	4b02      	ldr	r3, [pc, #8]	@ (80063c8 <HAL_GetTick+0x10>)
 80063be:	681b      	ldr	r3, [r3, #0]
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	46bd      	mov	sp, r7
 80063c4:	bc80      	pop	{r7}
 80063c6:	4770      	bx	lr
 80063c8:	200006a4 	.word	0x200006a4

080063cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b084      	sub	sp, #16
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80063d4:	f7ff fff0 	bl	80063b8 <HAL_GetTick>
 80063d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063e4:	d005      	beq.n	80063f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80063e6:	4b0a      	ldr	r3, [pc, #40]	@ (8006410 <HAL_Delay+0x44>)
 80063e8:	781b      	ldrb	r3, [r3, #0]
 80063ea:	461a      	mov	r2, r3
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	4413      	add	r3, r2
 80063f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80063f2:	bf00      	nop
 80063f4:	f7ff ffe0 	bl	80063b8 <HAL_GetTick>
 80063f8:	4602      	mov	r2, r0
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	68fa      	ldr	r2, [r7, #12]
 8006400:	429a      	cmp	r2, r3
 8006402:	d8f7      	bhi.n	80063f4 <HAL_Delay+0x28>
  {
  }
}
 8006404:	bf00      	nop
 8006406:	bf00      	nop
 8006408:	3710      	adds	r7, #16
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}
 800640e:	bf00      	nop
 8006410:	2000004c 	.word	0x2000004c

08006414 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b086      	sub	sp, #24
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800641c:	2300      	movs	r3, #0
 800641e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8006420:	2300      	movs	r3, #0
 8006422:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8006424:	2300      	movs	r3, #0
 8006426:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8006428:	2300      	movs	r3, #0
 800642a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d101      	bne.n	8006436 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	e0be      	b.n	80065b4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006440:	2b00      	cmp	r3, #0
 8006442:	d109      	bne.n	8006458 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2200      	movs	r2, #0
 8006448:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2200      	movs	r2, #0
 800644e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f7fe fef0 	bl	8005238 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8006458:	6878      	ldr	r0, [r7, #4]
 800645a:	f000 fcc3 	bl	8006de4 <ADC_ConversionStop_Disable>
 800645e:	4603      	mov	r3, r0
 8006460:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006466:	f003 0310 	and.w	r3, r3, #16
 800646a:	2b00      	cmp	r3, #0
 800646c:	f040 8099 	bne.w	80065a2 <HAL_ADC_Init+0x18e>
 8006470:	7dfb      	ldrb	r3, [r7, #23]
 8006472:	2b00      	cmp	r3, #0
 8006474:	f040 8095 	bne.w	80065a2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800647c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006480:	f023 0302 	bic.w	r3, r3, #2
 8006484:	f043 0202 	orr.w	r2, r3, #2
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006494:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	7b1b      	ldrb	r3, [r3, #12]
 800649a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800649c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800649e:	68ba      	ldr	r2, [r7, #8]
 80064a0:	4313      	orrs	r3, r2
 80064a2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064ac:	d003      	beq.n	80064b6 <HAL_ADC_Init+0xa2>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	2b01      	cmp	r3, #1
 80064b4:	d102      	bne.n	80064bc <HAL_ADC_Init+0xa8>
 80064b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80064ba:	e000      	b.n	80064be <HAL_ADC_Init+0xaa>
 80064bc:	2300      	movs	r3, #0
 80064be:	693a      	ldr	r2, [r7, #16]
 80064c0:	4313      	orrs	r3, r2
 80064c2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	7d1b      	ldrb	r3, [r3, #20]
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d119      	bne.n	8006500 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	7b1b      	ldrb	r3, [r3, #12]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d109      	bne.n	80064e8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	699b      	ldr	r3, [r3, #24]
 80064d8:	3b01      	subs	r3, #1
 80064da:	035a      	lsls	r2, r3, #13
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	4313      	orrs	r3, r2
 80064e0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80064e4:	613b      	str	r3, [r7, #16]
 80064e6:	e00b      	b.n	8006500 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064ec:	f043 0220 	orr.w	r2, r3, #32
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064f8:	f043 0201 	orr.w	r2, r3, #1
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	685b      	ldr	r3, [r3, #4]
 8006506:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	693a      	ldr	r2, [r7, #16]
 8006510:	430a      	orrs	r2, r1
 8006512:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	689a      	ldr	r2, [r3, #8]
 800651a:	4b28      	ldr	r3, [pc, #160]	@ (80065bc <HAL_ADC_Init+0x1a8>)
 800651c:	4013      	ands	r3, r2
 800651e:	687a      	ldr	r2, [r7, #4]
 8006520:	6812      	ldr	r2, [r2, #0]
 8006522:	68b9      	ldr	r1, [r7, #8]
 8006524:	430b      	orrs	r3, r1
 8006526:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	689b      	ldr	r3, [r3, #8]
 800652c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006530:	d003      	beq.n	800653a <HAL_ADC_Init+0x126>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	689b      	ldr	r3, [r3, #8]
 8006536:	2b01      	cmp	r3, #1
 8006538:	d104      	bne.n	8006544 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	691b      	ldr	r3, [r3, #16]
 800653e:	3b01      	subs	r3, #1
 8006540:	051b      	lsls	r3, r3, #20
 8006542:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800654a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	68fa      	ldr	r2, [r7, #12]
 8006554:	430a      	orrs	r2, r1
 8006556:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	689a      	ldr	r2, [r3, #8]
 800655e:	4b18      	ldr	r3, [pc, #96]	@ (80065c0 <HAL_ADC_Init+0x1ac>)
 8006560:	4013      	ands	r3, r2
 8006562:	68ba      	ldr	r2, [r7, #8]
 8006564:	429a      	cmp	r2, r3
 8006566:	d10b      	bne.n	8006580 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2200      	movs	r2, #0
 800656c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006572:	f023 0303 	bic.w	r3, r3, #3
 8006576:	f043 0201 	orr.w	r2, r3, #1
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800657e:	e018      	b.n	80065b2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006584:	f023 0312 	bic.w	r3, r3, #18
 8006588:	f043 0210 	orr.w	r2, r3, #16
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006594:	f043 0201 	orr.w	r2, r3, #1
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80065a0:	e007      	b.n	80065b2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065a6:	f043 0210 	orr.w	r2, r3, #16
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
 80065b0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80065b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	3718      	adds	r7, #24
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}
 80065bc:	ffe1f7fd 	.word	0xffe1f7fd
 80065c0:	ff1f0efe 	.word	0xff1f0efe

080065c4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b084      	sub	sp, #16
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80065cc:	2300      	movs	r3, #0
 80065ce:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80065d6:	2b01      	cmp	r3, #1
 80065d8:	d101      	bne.n	80065de <HAL_ADC_Start+0x1a>
 80065da:	2302      	movs	r3, #2
 80065dc:	e098      	b.n	8006710 <HAL_ADC_Start+0x14c>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2201      	movs	r2, #1
 80065e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f000 fba2 	bl	8006d30 <ADC_Enable>
 80065ec:	4603      	mov	r3, r0
 80065ee:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80065f0:	7bfb      	ldrb	r3, [r7, #15]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	f040 8087 	bne.w	8006706 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006600:	f023 0301 	bic.w	r3, r3, #1
 8006604:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a41      	ldr	r2, [pc, #260]	@ (8006718 <HAL_ADC_Start+0x154>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d105      	bne.n	8006622 <HAL_ADC_Start+0x5e>
 8006616:	4b41      	ldr	r3, [pc, #260]	@ (800671c <HAL_ADC_Start+0x158>)
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800661e:	2b00      	cmp	r3, #0
 8006620:	d115      	bne.n	800664e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006626:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006638:	2b00      	cmp	r3, #0
 800663a:	d026      	beq.n	800668a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006640:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006644:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800664c:	e01d      	b.n	800668a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006652:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a2f      	ldr	r2, [pc, #188]	@ (800671c <HAL_ADC_Start+0x158>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d004      	beq.n	800666e <HAL_ADC_Start+0xaa>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a2b      	ldr	r2, [pc, #172]	@ (8006718 <HAL_ADC_Start+0x154>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d10d      	bne.n	800668a <HAL_ADC_Start+0xc6>
 800666e:	4b2b      	ldr	r3, [pc, #172]	@ (800671c <HAL_ADC_Start+0x158>)
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006676:	2b00      	cmp	r3, #0
 8006678:	d007      	beq.n	800668a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800667e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006682:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800668e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006692:	2b00      	cmp	r3, #0
 8006694:	d006      	beq.n	80066a4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800669a:	f023 0206 	bic.w	r2, r3, #6
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80066a2:	e002      	b.n	80066aa <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f06f 0202 	mvn.w	r2, #2
 80066ba:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80066c6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80066ca:	d113      	bne.n	80066f4 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80066d0:	4a11      	ldr	r2, [pc, #68]	@ (8006718 <HAL_ADC_Start+0x154>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d105      	bne.n	80066e2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80066d6:	4b11      	ldr	r3, [pc, #68]	@ (800671c <HAL_ADC_Start+0x158>)
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d108      	bne.n	80066f4 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	689a      	ldr	r2, [r3, #8]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80066f0:	609a      	str	r2, [r3, #8]
 80066f2:	e00c      	b.n	800670e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	689a      	ldr	r2, [r3, #8]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8006702:	609a      	str	r2, [r3, #8]
 8006704:	e003      	b.n	800670e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800670e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006710:	4618      	mov	r0, r3
 8006712:	3710      	adds	r7, #16
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}
 8006718:	40012800 	.word	0x40012800
 800671c:	40012400 	.word	0x40012400

08006720 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006728:	2300      	movs	r3, #0
 800672a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006732:	2b01      	cmp	r3, #1
 8006734:	d101      	bne.n	800673a <HAL_ADC_Stop+0x1a>
 8006736:	2302      	movs	r3, #2
 8006738:	e01a      	b.n	8006770 <HAL_ADC_Stop+0x50>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2201      	movs	r2, #1
 800673e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f000 fb4e 	bl	8006de4 <ADC_ConversionStop_Disable>
 8006748:	4603      	mov	r3, r0
 800674a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800674c:	7bfb      	ldrb	r3, [r7, #15]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d109      	bne.n	8006766 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006756:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800675a:	f023 0301 	bic.w	r3, r3, #1
 800675e:	f043 0201 	orr.w	r2, r3, #1
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2200      	movs	r2, #0
 800676a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800676e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006770:	4618      	mov	r0, r3
 8006772:	3710      	adds	r7, #16
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}

08006778 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8006778:	b590      	push	{r4, r7, lr}
 800677a:	b087      	sub	sp, #28
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006782:	2300      	movs	r3, #0
 8006784:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8006786:	2300      	movs	r3, #0
 8006788:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800678a:	2300      	movs	r3, #0
 800678c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800678e:	f7ff fe13 	bl	80063b8 <HAL_GetTick>
 8006792:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	689b      	ldr	r3, [r3, #8]
 800679a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d00b      	beq.n	80067ba <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067a6:	f043 0220 	orr.w	r2, r3, #32
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2200      	movs	r2, #0
 80067b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	e0d3      	b.n	8006962 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d131      	bne.n	800682c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ce:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d12a      	bne.n	800682c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80067d6:	e021      	b.n	800681c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067de:	d01d      	beq.n	800681c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d007      	beq.n	80067f6 <HAL_ADC_PollForConversion+0x7e>
 80067e6:	f7ff fde7 	bl	80063b8 <HAL_GetTick>
 80067ea:	4602      	mov	r2, r0
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	1ad3      	subs	r3, r2, r3
 80067f0:	683a      	ldr	r2, [r7, #0]
 80067f2:	429a      	cmp	r2, r3
 80067f4:	d212      	bcs.n	800681c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f003 0302 	and.w	r3, r3, #2
 8006800:	2b00      	cmp	r3, #0
 8006802:	d10b      	bne.n	800681c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006808:	f043 0204 	orr.w	r2, r3, #4
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2200      	movs	r2, #0
 8006814:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	e0a2      	b.n	8006962 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f003 0302 	and.w	r3, r3, #2
 8006826:	2b00      	cmp	r3, #0
 8006828:	d0d6      	beq.n	80067d8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800682a:	e070      	b.n	800690e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800682c:	4b4f      	ldr	r3, [pc, #316]	@ (800696c <HAL_ADC_PollForConversion+0x1f4>)
 800682e:	681c      	ldr	r4, [r3, #0]
 8006830:	2002      	movs	r0, #2
 8006832:	f002 ff1f 	bl	8009674 <HAL_RCCEx_GetPeriphCLKFreq>
 8006836:	4603      	mov	r3, r0
 8006838:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	6919      	ldr	r1, [r3, #16]
 8006842:	4b4b      	ldr	r3, [pc, #300]	@ (8006970 <HAL_ADC_PollForConversion+0x1f8>)
 8006844:	400b      	ands	r3, r1
 8006846:	2b00      	cmp	r3, #0
 8006848:	d118      	bne.n	800687c <HAL_ADC_PollForConversion+0x104>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	68d9      	ldr	r1, [r3, #12]
 8006850:	4b48      	ldr	r3, [pc, #288]	@ (8006974 <HAL_ADC_PollForConversion+0x1fc>)
 8006852:	400b      	ands	r3, r1
 8006854:	2b00      	cmp	r3, #0
 8006856:	d111      	bne.n	800687c <HAL_ADC_PollForConversion+0x104>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	6919      	ldr	r1, [r3, #16]
 800685e:	4b46      	ldr	r3, [pc, #280]	@ (8006978 <HAL_ADC_PollForConversion+0x200>)
 8006860:	400b      	ands	r3, r1
 8006862:	2b00      	cmp	r3, #0
 8006864:	d108      	bne.n	8006878 <HAL_ADC_PollForConversion+0x100>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	68d9      	ldr	r1, [r3, #12]
 800686c:	4b43      	ldr	r3, [pc, #268]	@ (800697c <HAL_ADC_PollForConversion+0x204>)
 800686e:	400b      	ands	r3, r1
 8006870:	2b00      	cmp	r3, #0
 8006872:	d101      	bne.n	8006878 <HAL_ADC_PollForConversion+0x100>
 8006874:	2314      	movs	r3, #20
 8006876:	e020      	b.n	80068ba <HAL_ADC_PollForConversion+0x142>
 8006878:	2329      	movs	r3, #41	@ 0x29
 800687a:	e01e      	b.n	80068ba <HAL_ADC_PollForConversion+0x142>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	6919      	ldr	r1, [r3, #16]
 8006882:	4b3d      	ldr	r3, [pc, #244]	@ (8006978 <HAL_ADC_PollForConversion+0x200>)
 8006884:	400b      	ands	r3, r1
 8006886:	2b00      	cmp	r3, #0
 8006888:	d106      	bne.n	8006898 <HAL_ADC_PollForConversion+0x120>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	68d9      	ldr	r1, [r3, #12]
 8006890:	4b3a      	ldr	r3, [pc, #232]	@ (800697c <HAL_ADC_PollForConversion+0x204>)
 8006892:	400b      	ands	r3, r1
 8006894:	2b00      	cmp	r3, #0
 8006896:	d00d      	beq.n	80068b4 <HAL_ADC_PollForConversion+0x13c>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	6919      	ldr	r1, [r3, #16]
 800689e:	4b38      	ldr	r3, [pc, #224]	@ (8006980 <HAL_ADC_PollForConversion+0x208>)
 80068a0:	400b      	ands	r3, r1
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d108      	bne.n	80068b8 <HAL_ADC_PollForConversion+0x140>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	68d9      	ldr	r1, [r3, #12]
 80068ac:	4b34      	ldr	r3, [pc, #208]	@ (8006980 <HAL_ADC_PollForConversion+0x208>)
 80068ae:	400b      	ands	r3, r1
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d101      	bne.n	80068b8 <HAL_ADC_PollForConversion+0x140>
 80068b4:	2354      	movs	r3, #84	@ 0x54
 80068b6:	e000      	b.n	80068ba <HAL_ADC_PollForConversion+0x142>
 80068b8:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80068ba:	fb02 f303 	mul.w	r3, r2, r3
 80068be:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80068c0:	e021      	b.n	8006906 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068c8:	d01a      	beq.n	8006900 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d007      	beq.n	80068e0 <HAL_ADC_PollForConversion+0x168>
 80068d0:	f7ff fd72 	bl	80063b8 <HAL_GetTick>
 80068d4:	4602      	mov	r2, r0
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	1ad3      	subs	r3, r2, r3
 80068da:	683a      	ldr	r2, [r7, #0]
 80068dc:	429a      	cmp	r2, r3
 80068de:	d20f      	bcs.n	8006900 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	693a      	ldr	r2, [r7, #16]
 80068e4:	429a      	cmp	r2, r3
 80068e6:	d90b      	bls.n	8006900 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068ec:	f043 0204 	orr.w	r2, r3, #4
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2200      	movs	r2, #0
 80068f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80068fc:	2303      	movs	r3, #3
 80068fe:	e030      	b.n	8006962 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	3301      	adds	r3, #1
 8006904:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	693a      	ldr	r2, [r7, #16]
 800690a:	429a      	cmp	r2, r3
 800690c:	d8d9      	bhi.n	80068c2 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f06f 0212 	mvn.w	r2, #18
 8006916:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800691c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800692e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8006932:	d115      	bne.n	8006960 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006938:	2b00      	cmp	r3, #0
 800693a:	d111      	bne.n	8006960 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006940:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800694c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006950:	2b00      	cmp	r3, #0
 8006952:	d105      	bne.n	8006960 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006958:	f043 0201 	orr.w	r2, r3, #1
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8006960:	2300      	movs	r3, #0
}
 8006962:	4618      	mov	r0, r3
 8006964:	371c      	adds	r7, #28
 8006966:	46bd      	mov	sp, r7
 8006968:	bd90      	pop	{r4, r7, pc}
 800696a:	bf00      	nop
 800696c:	20000034 	.word	0x20000034
 8006970:	24924924 	.word	0x24924924
 8006974:	00924924 	.word	0x00924924
 8006978:	12492492 	.word	0x12492492
 800697c:	00492492 	.word	0x00492492
 8006980:	00249249 	.word	0x00249249

08006984 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8006992:	4618      	mov	r0, r3
 8006994:	370c      	adds	r7, #12
 8006996:	46bd      	mov	sp, r7
 8006998:	bc80      	pop	{r7}
 800699a:	4770      	bx	lr

0800699c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b084      	sub	sp, #16
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	f003 0320 	and.w	r3, r3, #32
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d03e      	beq.n	8006a3c <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	f003 0302 	and.w	r3, r3, #2
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d039      	beq.n	8006a3c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069cc:	f003 0310 	and.w	r3, r3, #16
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d105      	bne.n	80069e0 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069d8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80069ea:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80069ee:	d11d      	bne.n	8006a2c <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d119      	bne.n	8006a2c <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	685a      	ldr	r2, [r3, #4]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f022 0220 	bic.w	r2, r2, #32
 8006a06:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a0c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d105      	bne.n	8006a2c <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a24:	f043 0201 	orr.w	r2, r3, #1
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f000 f874 	bl	8006b1a <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f06f 0212 	mvn.w	r2, #18
 8006a3a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d04d      	beq.n	8006ae2 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	f003 0304 	and.w	r3, r3, #4
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d048      	beq.n	8006ae2 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a54:	f003 0310 	and.w	r3, r3, #16
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d105      	bne.n	8006a68 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a60:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	689b      	ldr	r3, [r3, #8]
 8006a6e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006a72:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8006a76:	d012      	beq.n	8006a9e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	685b      	ldr	r3, [r3, #4]
 8006a7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d125      	bne.n	8006ad2 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8006a90:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8006a94:	d11d      	bne.n	8006ad2 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d119      	bne.n	8006ad2 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	685a      	ldr	r2, [r3, #4]
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006aac:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ab2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006abe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d105      	bne.n	8006ad2 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aca:	f043 0201 	orr.w	r2, r3, #1
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f000 fa76 	bl	8006fc4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f06f 020c 	mvn.w	r2, #12
 8006ae0:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d012      	beq.n	8006b12 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	f003 0301 	and.w	r3, r3, #1
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d00d      	beq.n	8006b12 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006afa:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 f812 	bl	8006b2c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f06f 0201 	mvn.w	r2, #1
 8006b10:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8006b12:	bf00      	nop
 8006b14:	3710      	adds	r7, #16
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}

08006b1a <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006b1a:	b480      	push	{r7}
 8006b1c:	b083      	sub	sp, #12
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8006b22:	bf00      	nop
 8006b24:	370c      	adds	r7, #12
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bc80      	pop	{r7}
 8006b2a:	4770      	bx	lr

08006b2c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b083      	sub	sp, #12
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8006b34:	bf00      	nop
 8006b36:	370c      	adds	r7, #12
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bc80      	pop	{r7}
 8006b3c:	4770      	bx	lr
	...

08006b40 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8006b40:	b480      	push	{r7}
 8006b42:	b085      	sub	sp, #20
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
 8006b48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d101      	bne.n	8006b60 <HAL_ADC_ConfigChannel+0x20>
 8006b5c:	2302      	movs	r3, #2
 8006b5e:	e0dc      	b.n	8006d1a <HAL_ADC_ConfigChannel+0x1da>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2201      	movs	r2, #1
 8006b64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	2b06      	cmp	r3, #6
 8006b6e:	d81c      	bhi.n	8006baa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	685a      	ldr	r2, [r3, #4]
 8006b7a:	4613      	mov	r3, r2
 8006b7c:	009b      	lsls	r3, r3, #2
 8006b7e:	4413      	add	r3, r2
 8006b80:	3b05      	subs	r3, #5
 8006b82:	221f      	movs	r2, #31
 8006b84:	fa02 f303 	lsl.w	r3, r2, r3
 8006b88:	43db      	mvns	r3, r3
 8006b8a:	4019      	ands	r1, r3
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	6818      	ldr	r0, [r3, #0]
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	685a      	ldr	r2, [r3, #4]
 8006b94:	4613      	mov	r3, r2
 8006b96:	009b      	lsls	r3, r3, #2
 8006b98:	4413      	add	r3, r2
 8006b9a:	3b05      	subs	r3, #5
 8006b9c:	fa00 f203 	lsl.w	r2, r0, r3
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	430a      	orrs	r2, r1
 8006ba6:	635a      	str	r2, [r3, #52]	@ 0x34
 8006ba8:	e03c      	b.n	8006c24 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	2b0c      	cmp	r3, #12
 8006bb0:	d81c      	bhi.n	8006bec <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	685a      	ldr	r2, [r3, #4]
 8006bbc:	4613      	mov	r3, r2
 8006bbe:	009b      	lsls	r3, r3, #2
 8006bc0:	4413      	add	r3, r2
 8006bc2:	3b23      	subs	r3, #35	@ 0x23
 8006bc4:	221f      	movs	r2, #31
 8006bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8006bca:	43db      	mvns	r3, r3
 8006bcc:	4019      	ands	r1, r3
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	6818      	ldr	r0, [r3, #0]
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	685a      	ldr	r2, [r3, #4]
 8006bd6:	4613      	mov	r3, r2
 8006bd8:	009b      	lsls	r3, r3, #2
 8006bda:	4413      	add	r3, r2
 8006bdc:	3b23      	subs	r3, #35	@ 0x23
 8006bde:	fa00 f203 	lsl.w	r2, r0, r3
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	430a      	orrs	r2, r1
 8006be8:	631a      	str	r2, [r3, #48]	@ 0x30
 8006bea:	e01b      	b.n	8006c24 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	685a      	ldr	r2, [r3, #4]
 8006bf6:	4613      	mov	r3, r2
 8006bf8:	009b      	lsls	r3, r3, #2
 8006bfa:	4413      	add	r3, r2
 8006bfc:	3b41      	subs	r3, #65	@ 0x41
 8006bfe:	221f      	movs	r2, #31
 8006c00:	fa02 f303 	lsl.w	r3, r2, r3
 8006c04:	43db      	mvns	r3, r3
 8006c06:	4019      	ands	r1, r3
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	6818      	ldr	r0, [r3, #0]
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	685a      	ldr	r2, [r3, #4]
 8006c10:	4613      	mov	r3, r2
 8006c12:	009b      	lsls	r3, r3, #2
 8006c14:	4413      	add	r3, r2
 8006c16:	3b41      	subs	r3, #65	@ 0x41
 8006c18:	fa00 f203 	lsl.w	r2, r0, r3
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	430a      	orrs	r2, r1
 8006c22:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	2b09      	cmp	r3, #9
 8006c2a:	d91c      	bls.n	8006c66 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	68d9      	ldr	r1, [r3, #12]
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	4613      	mov	r3, r2
 8006c38:	005b      	lsls	r3, r3, #1
 8006c3a:	4413      	add	r3, r2
 8006c3c:	3b1e      	subs	r3, #30
 8006c3e:	2207      	movs	r2, #7
 8006c40:	fa02 f303 	lsl.w	r3, r2, r3
 8006c44:	43db      	mvns	r3, r3
 8006c46:	4019      	ands	r1, r3
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	6898      	ldr	r0, [r3, #8]
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	681a      	ldr	r2, [r3, #0]
 8006c50:	4613      	mov	r3, r2
 8006c52:	005b      	lsls	r3, r3, #1
 8006c54:	4413      	add	r3, r2
 8006c56:	3b1e      	subs	r3, #30
 8006c58:	fa00 f203 	lsl.w	r2, r0, r3
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	430a      	orrs	r2, r1
 8006c62:	60da      	str	r2, [r3, #12]
 8006c64:	e019      	b.n	8006c9a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	6919      	ldr	r1, [r3, #16]
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	4613      	mov	r3, r2
 8006c72:	005b      	lsls	r3, r3, #1
 8006c74:	4413      	add	r3, r2
 8006c76:	2207      	movs	r2, #7
 8006c78:	fa02 f303 	lsl.w	r3, r2, r3
 8006c7c:	43db      	mvns	r3, r3
 8006c7e:	4019      	ands	r1, r3
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	6898      	ldr	r0, [r3, #8]
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	681a      	ldr	r2, [r3, #0]
 8006c88:	4613      	mov	r3, r2
 8006c8a:	005b      	lsls	r3, r3, #1
 8006c8c:	4413      	add	r3, r2
 8006c8e:	fa00 f203 	lsl.w	r2, r0, r3
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	430a      	orrs	r2, r1
 8006c98:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	2b10      	cmp	r3, #16
 8006ca0:	d003      	beq.n	8006caa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8006ca6:	2b11      	cmp	r3, #17
 8006ca8:	d132      	bne.n	8006d10 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4a1d      	ldr	r2, [pc, #116]	@ (8006d24 <HAL_ADC_ConfigChannel+0x1e4>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d125      	bne.n	8006d00 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	689b      	ldr	r3, [r3, #8]
 8006cba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d126      	bne.n	8006d10 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	689a      	ldr	r2, [r3, #8]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8006cd0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	2b10      	cmp	r3, #16
 8006cd8:	d11a      	bne.n	8006d10 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006cda:	4b13      	ldr	r3, [pc, #76]	@ (8006d28 <HAL_ADC_ConfigChannel+0x1e8>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a13      	ldr	r2, [pc, #76]	@ (8006d2c <HAL_ADC_ConfigChannel+0x1ec>)
 8006ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8006ce4:	0c9a      	lsrs	r2, r3, #18
 8006ce6:	4613      	mov	r3, r2
 8006ce8:	009b      	lsls	r3, r3, #2
 8006cea:	4413      	add	r3, r2
 8006cec:	005b      	lsls	r3, r3, #1
 8006cee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006cf0:	e002      	b.n	8006cf8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	3b01      	subs	r3, #1
 8006cf6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d1f9      	bne.n	8006cf2 <HAL_ADC_ConfigChannel+0x1b2>
 8006cfe:	e007      	b.n	8006d10 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d04:	f043 0220 	orr.w	r2, r3, #32
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2200      	movs	r2, #0
 8006d14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8006d18:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	3714      	adds	r7, #20
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bc80      	pop	{r7}
 8006d22:	4770      	bx	lr
 8006d24:	40012400 	.word	0x40012400
 8006d28:	20000034 	.word	0x20000034
 8006d2c:	431bde83 	.word	0x431bde83

08006d30 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b084      	sub	sp, #16
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006d38:	2300      	movs	r3, #0
 8006d3a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	689b      	ldr	r3, [r3, #8]
 8006d46:	f003 0301 	and.w	r3, r3, #1
 8006d4a:	2b01      	cmp	r3, #1
 8006d4c:	d040      	beq.n	8006dd0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	689a      	ldr	r2, [r3, #8]
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f042 0201 	orr.w	r2, r2, #1
 8006d5c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006d5e:	4b1f      	ldr	r3, [pc, #124]	@ (8006ddc <ADC_Enable+0xac>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	4a1f      	ldr	r2, [pc, #124]	@ (8006de0 <ADC_Enable+0xb0>)
 8006d64:	fba2 2303 	umull	r2, r3, r2, r3
 8006d68:	0c9b      	lsrs	r3, r3, #18
 8006d6a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8006d6c:	e002      	b.n	8006d74 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	3b01      	subs	r3, #1
 8006d72:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d1f9      	bne.n	8006d6e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006d7a:	f7ff fb1d 	bl	80063b8 <HAL_GetTick>
 8006d7e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8006d80:	e01f      	b.n	8006dc2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006d82:	f7ff fb19 	bl	80063b8 <HAL_GetTick>
 8006d86:	4602      	mov	r2, r0
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	1ad3      	subs	r3, r2, r3
 8006d8c:	2b02      	cmp	r3, #2
 8006d8e:	d918      	bls.n	8006dc2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	f003 0301 	and.w	r3, r3, #1
 8006d9a:	2b01      	cmp	r3, #1
 8006d9c:	d011      	beq.n	8006dc2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006da2:	f043 0210 	orr.w	r2, r3, #16
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dae:	f043 0201 	orr.w	r2, r3, #1
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2200      	movs	r2, #0
 8006dba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e007      	b.n	8006dd2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	f003 0301 	and.w	r3, r3, #1
 8006dcc:	2b01      	cmp	r3, #1
 8006dce:	d1d8      	bne.n	8006d82 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8006dd0:	2300      	movs	r3, #0
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3710      	adds	r7, #16
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}
 8006dda:	bf00      	nop
 8006ddc:	20000034 	.word	0x20000034
 8006de0:	431bde83 	.word	0x431bde83

08006de4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b084      	sub	sp, #16
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006dec:	2300      	movs	r3, #0
 8006dee:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	689b      	ldr	r3, [r3, #8]
 8006df6:	f003 0301 	and.w	r3, r3, #1
 8006dfa:	2b01      	cmp	r3, #1
 8006dfc:	d12e      	bne.n	8006e5c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	689a      	ldr	r2, [r3, #8]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f022 0201 	bic.w	r2, r2, #1
 8006e0c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006e0e:	f7ff fad3 	bl	80063b8 <HAL_GetTick>
 8006e12:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8006e14:	e01b      	b.n	8006e4e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006e16:	f7ff facf 	bl	80063b8 <HAL_GetTick>
 8006e1a:	4602      	mov	r2, r0
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	1ad3      	subs	r3, r2, r3
 8006e20:	2b02      	cmp	r3, #2
 8006e22:	d914      	bls.n	8006e4e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	689b      	ldr	r3, [r3, #8]
 8006e2a:	f003 0301 	and.w	r3, r3, #1
 8006e2e:	2b01      	cmp	r3, #1
 8006e30:	d10d      	bne.n	8006e4e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e36:	f043 0210 	orr.w	r2, r3, #16
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e42:	f043 0201 	orr.w	r2, r3, #1
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e007      	b.n	8006e5e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	689b      	ldr	r3, [r3, #8]
 8006e54:	f003 0301 	and.w	r3, r3, #1
 8006e58:	2b01      	cmp	r3, #1
 8006e5a:	d0dc      	beq.n	8006e16 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8006e5c:	2300      	movs	r3, #0
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3710      	adds	r7, #16
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}
	...

08006e68 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8006e68:	b590      	push	{r4, r7, lr}
 8006e6a:	b087      	sub	sp, #28
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006e70:	2300      	movs	r3, #0
 8006e72:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8006e74:	2300      	movs	r3, #0
 8006e76:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006e7e:	2b01      	cmp	r3, #1
 8006e80:	d101      	bne.n	8006e86 <HAL_ADCEx_Calibration_Start+0x1e>
 8006e82:	2302      	movs	r3, #2
 8006e84:	e097      	b.n	8006fb6 <HAL_ADCEx_Calibration_Start+0x14e>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2201      	movs	r2, #1
 8006e8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f7ff ffa8 	bl	8006de4 <ADC_ConversionStop_Disable>
 8006e94:	4603      	mov	r3, r0
 8006e96:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f7ff ff49 	bl	8006d30 <ADC_Enable>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8006ea2:	7dfb      	ldrb	r3, [r7, #23]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	f040 8081 	bne.w	8006fac <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eae:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006eb2:	f023 0302 	bic.w	r3, r3, #2
 8006eb6:	f043 0202 	orr.w	r2, r3, #2
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8006ebe:	4b40      	ldr	r3, [pc, #256]	@ (8006fc0 <HAL_ADCEx_Calibration_Start+0x158>)
 8006ec0:	681c      	ldr	r4, [r3, #0]
 8006ec2:	2002      	movs	r0, #2
 8006ec4:	f002 fbd6 	bl	8009674 <HAL_RCCEx_GetPeriphCLKFreq>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8006ece:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8006ed0:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8006ed2:	e002      	b.n	8006eda <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	3b01      	subs	r3, #1
 8006ed8:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d1f9      	bne.n	8006ed4 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	689a      	ldr	r2, [r3, #8]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f042 0208 	orr.w	r2, r2, #8
 8006eee:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8006ef0:	f7ff fa62 	bl	80063b8 <HAL_GetTick>
 8006ef4:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8006ef6:	e01b      	b.n	8006f30 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8006ef8:	f7ff fa5e 	bl	80063b8 <HAL_GetTick>
 8006efc:	4602      	mov	r2, r0
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	1ad3      	subs	r3, r2, r3
 8006f02:	2b0a      	cmp	r3, #10
 8006f04:	d914      	bls.n	8006f30 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	f003 0308 	and.w	r3, r3, #8
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d00d      	beq.n	8006f30 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f18:	f023 0312 	bic.w	r3, r3, #18
 8006f1c:	f043 0210 	orr.w	r2, r3, #16
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2200      	movs	r2, #0
 8006f28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e042      	b.n	8006fb6 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	689b      	ldr	r3, [r3, #8]
 8006f36:	f003 0308 	and.w	r3, r3, #8
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d1dc      	bne.n	8006ef8 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	689a      	ldr	r2, [r3, #8]
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f042 0204 	orr.w	r2, r2, #4
 8006f4c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8006f4e:	f7ff fa33 	bl	80063b8 <HAL_GetTick>
 8006f52:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8006f54:	e01b      	b.n	8006f8e <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8006f56:	f7ff fa2f 	bl	80063b8 <HAL_GetTick>
 8006f5a:	4602      	mov	r2, r0
 8006f5c:	693b      	ldr	r3, [r7, #16]
 8006f5e:	1ad3      	subs	r3, r2, r3
 8006f60:	2b0a      	cmp	r3, #10
 8006f62:	d914      	bls.n	8006f8e <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	f003 0304 	and.w	r3, r3, #4
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d00d      	beq.n	8006f8e <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f76:	f023 0312 	bic.w	r3, r3, #18
 8006f7a:	f043 0210 	orr.w	r2, r3, #16
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2200      	movs	r2, #0
 8006f86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	e013      	b.n	8006fb6 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	689b      	ldr	r3, [r3, #8]
 8006f94:	f003 0304 	and.w	r3, r3, #4
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d1dc      	bne.n	8006f56 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fa0:	f023 0303 	bic.w	r3, r3, #3
 8006fa4:	f043 0201 	orr.w	r2, r3, #1
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8006fb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	371c      	adds	r7, #28
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd90      	pop	{r4, r7, pc}
 8006fbe:	bf00      	nop
 8006fc0:	20000034 	.word	0x20000034

08006fc4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8006fcc:	bf00      	nop
 8006fce:	370c      	adds	r7, #12
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bc80      	pop	{r7}
 8006fd4:	4770      	bx	lr
	...

08006fd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b085      	sub	sp, #20
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f003 0307 	and.w	r3, r3, #7
 8006fe6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006fe8:	4b0c      	ldr	r3, [pc, #48]	@ (800701c <__NVIC_SetPriorityGrouping+0x44>)
 8006fea:	68db      	ldr	r3, [r3, #12]
 8006fec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006fee:	68ba      	ldr	r2, [r7, #8]
 8006ff0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006ff4:	4013      	ands	r3, r2
 8006ff6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007000:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007004:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007008:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800700a:	4a04      	ldr	r2, [pc, #16]	@ (800701c <__NVIC_SetPriorityGrouping+0x44>)
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	60d3      	str	r3, [r2, #12]
}
 8007010:	bf00      	nop
 8007012:	3714      	adds	r7, #20
 8007014:	46bd      	mov	sp, r7
 8007016:	bc80      	pop	{r7}
 8007018:	4770      	bx	lr
 800701a:	bf00      	nop
 800701c:	e000ed00 	.word	0xe000ed00

08007020 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007020:	b480      	push	{r7}
 8007022:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007024:	4b04      	ldr	r3, [pc, #16]	@ (8007038 <__NVIC_GetPriorityGrouping+0x18>)
 8007026:	68db      	ldr	r3, [r3, #12]
 8007028:	0a1b      	lsrs	r3, r3, #8
 800702a:	f003 0307 	and.w	r3, r3, #7
}
 800702e:	4618      	mov	r0, r3
 8007030:	46bd      	mov	sp, r7
 8007032:	bc80      	pop	{r7}
 8007034:	4770      	bx	lr
 8007036:	bf00      	nop
 8007038:	e000ed00 	.word	0xe000ed00

0800703c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800703c:	b480      	push	{r7}
 800703e:	b083      	sub	sp, #12
 8007040:	af00      	add	r7, sp, #0
 8007042:	4603      	mov	r3, r0
 8007044:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800704a:	2b00      	cmp	r3, #0
 800704c:	db0b      	blt.n	8007066 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800704e:	79fb      	ldrb	r3, [r7, #7]
 8007050:	f003 021f 	and.w	r2, r3, #31
 8007054:	4906      	ldr	r1, [pc, #24]	@ (8007070 <__NVIC_EnableIRQ+0x34>)
 8007056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800705a:	095b      	lsrs	r3, r3, #5
 800705c:	2001      	movs	r0, #1
 800705e:	fa00 f202 	lsl.w	r2, r0, r2
 8007062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007066:	bf00      	nop
 8007068:	370c      	adds	r7, #12
 800706a:	46bd      	mov	sp, r7
 800706c:	bc80      	pop	{r7}
 800706e:	4770      	bx	lr
 8007070:	e000e100 	.word	0xe000e100

08007074 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007074:	b480      	push	{r7}
 8007076:	b083      	sub	sp, #12
 8007078:	af00      	add	r7, sp, #0
 800707a:	4603      	mov	r3, r0
 800707c:	6039      	str	r1, [r7, #0]
 800707e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007080:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007084:	2b00      	cmp	r3, #0
 8007086:	db0a      	blt.n	800709e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	b2da      	uxtb	r2, r3
 800708c:	490c      	ldr	r1, [pc, #48]	@ (80070c0 <__NVIC_SetPriority+0x4c>)
 800708e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007092:	0112      	lsls	r2, r2, #4
 8007094:	b2d2      	uxtb	r2, r2
 8007096:	440b      	add	r3, r1
 8007098:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800709c:	e00a      	b.n	80070b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	b2da      	uxtb	r2, r3
 80070a2:	4908      	ldr	r1, [pc, #32]	@ (80070c4 <__NVIC_SetPriority+0x50>)
 80070a4:	79fb      	ldrb	r3, [r7, #7]
 80070a6:	f003 030f 	and.w	r3, r3, #15
 80070aa:	3b04      	subs	r3, #4
 80070ac:	0112      	lsls	r2, r2, #4
 80070ae:	b2d2      	uxtb	r2, r2
 80070b0:	440b      	add	r3, r1
 80070b2:	761a      	strb	r2, [r3, #24]
}
 80070b4:	bf00      	nop
 80070b6:	370c      	adds	r7, #12
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bc80      	pop	{r7}
 80070bc:	4770      	bx	lr
 80070be:	bf00      	nop
 80070c0:	e000e100 	.word	0xe000e100
 80070c4:	e000ed00 	.word	0xe000ed00

080070c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b089      	sub	sp, #36	@ 0x24
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	60f8      	str	r0, [r7, #12]
 80070d0:	60b9      	str	r1, [r7, #8]
 80070d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f003 0307 	and.w	r3, r3, #7
 80070da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80070dc:	69fb      	ldr	r3, [r7, #28]
 80070de:	f1c3 0307 	rsb	r3, r3, #7
 80070e2:	2b04      	cmp	r3, #4
 80070e4:	bf28      	it	cs
 80070e6:	2304      	movcs	r3, #4
 80070e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80070ea:	69fb      	ldr	r3, [r7, #28]
 80070ec:	3304      	adds	r3, #4
 80070ee:	2b06      	cmp	r3, #6
 80070f0:	d902      	bls.n	80070f8 <NVIC_EncodePriority+0x30>
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	3b03      	subs	r3, #3
 80070f6:	e000      	b.n	80070fa <NVIC_EncodePriority+0x32>
 80070f8:	2300      	movs	r3, #0
 80070fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80070fc:	f04f 32ff 	mov.w	r2, #4294967295
 8007100:	69bb      	ldr	r3, [r7, #24]
 8007102:	fa02 f303 	lsl.w	r3, r2, r3
 8007106:	43da      	mvns	r2, r3
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	401a      	ands	r2, r3
 800710c:	697b      	ldr	r3, [r7, #20]
 800710e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007110:	f04f 31ff 	mov.w	r1, #4294967295
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	fa01 f303 	lsl.w	r3, r1, r3
 800711a:	43d9      	mvns	r1, r3
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007120:	4313      	orrs	r3, r2
         );
}
 8007122:	4618      	mov	r0, r3
 8007124:	3724      	adds	r7, #36	@ 0x24
 8007126:	46bd      	mov	sp, r7
 8007128:	bc80      	pop	{r7}
 800712a:	4770      	bx	lr

0800712c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b082      	sub	sp, #8
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	3b01      	subs	r3, #1
 8007138:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800713c:	d301      	bcc.n	8007142 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800713e:	2301      	movs	r3, #1
 8007140:	e00f      	b.n	8007162 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007142:	4a0a      	ldr	r2, [pc, #40]	@ (800716c <SysTick_Config+0x40>)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	3b01      	subs	r3, #1
 8007148:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800714a:	210f      	movs	r1, #15
 800714c:	f04f 30ff 	mov.w	r0, #4294967295
 8007150:	f7ff ff90 	bl	8007074 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007154:	4b05      	ldr	r3, [pc, #20]	@ (800716c <SysTick_Config+0x40>)
 8007156:	2200      	movs	r2, #0
 8007158:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800715a:	4b04      	ldr	r3, [pc, #16]	@ (800716c <SysTick_Config+0x40>)
 800715c:	2207      	movs	r2, #7
 800715e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007160:	2300      	movs	r3, #0
}
 8007162:	4618      	mov	r0, r3
 8007164:	3708      	adds	r7, #8
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}
 800716a:	bf00      	nop
 800716c:	e000e010 	.word	0xe000e010

08007170 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b082      	sub	sp, #8
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007178:	6878      	ldr	r0, [r7, #4]
 800717a:	f7ff ff2d 	bl	8006fd8 <__NVIC_SetPriorityGrouping>
}
 800717e:	bf00      	nop
 8007180:	3708      	adds	r7, #8
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}

08007186 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007186:	b580      	push	{r7, lr}
 8007188:	b086      	sub	sp, #24
 800718a:	af00      	add	r7, sp, #0
 800718c:	4603      	mov	r3, r0
 800718e:	60b9      	str	r1, [r7, #8]
 8007190:	607a      	str	r2, [r7, #4]
 8007192:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007194:	2300      	movs	r3, #0
 8007196:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007198:	f7ff ff42 	bl	8007020 <__NVIC_GetPriorityGrouping>
 800719c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800719e:	687a      	ldr	r2, [r7, #4]
 80071a0:	68b9      	ldr	r1, [r7, #8]
 80071a2:	6978      	ldr	r0, [r7, #20]
 80071a4:	f7ff ff90 	bl	80070c8 <NVIC_EncodePriority>
 80071a8:	4602      	mov	r2, r0
 80071aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80071ae:	4611      	mov	r1, r2
 80071b0:	4618      	mov	r0, r3
 80071b2:	f7ff ff5f 	bl	8007074 <__NVIC_SetPriority>
}
 80071b6:	bf00      	nop
 80071b8:	3718      	adds	r7, #24
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bd80      	pop	{r7, pc}

080071be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80071be:	b580      	push	{r7, lr}
 80071c0:	b082      	sub	sp, #8
 80071c2:	af00      	add	r7, sp, #0
 80071c4:	4603      	mov	r3, r0
 80071c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80071c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071cc:	4618      	mov	r0, r3
 80071ce:	f7ff ff35 	bl	800703c <__NVIC_EnableIRQ>
}
 80071d2:	bf00      	nop
 80071d4:	3708      	adds	r7, #8
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd80      	pop	{r7, pc}

080071da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80071da:	b580      	push	{r7, lr}
 80071dc:	b082      	sub	sp, #8
 80071de:	af00      	add	r7, sp, #0
 80071e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f7ff ffa2 	bl	800712c <SysTick_Config>
 80071e8:	4603      	mov	r3, r0
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	3708      	adds	r7, #8
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}

080071f2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80071f2:	b480      	push	{r7}
 80071f4:	b085      	sub	sp, #20
 80071f6:	af00      	add	r7, sp, #0
 80071f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80071fa:	2300      	movs	r3, #0
 80071fc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007204:	b2db      	uxtb	r3, r3
 8007206:	2b02      	cmp	r3, #2
 8007208:	d008      	beq.n	800721c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2204      	movs	r2, #4
 800720e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2200      	movs	r2, #0
 8007214:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8007218:	2301      	movs	r3, #1
 800721a:	e020      	b.n	800725e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f022 020e 	bic.w	r2, r2, #14
 800722a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	681a      	ldr	r2, [r3, #0]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f022 0201 	bic.w	r2, r2, #1
 800723a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007244:	2101      	movs	r1, #1
 8007246:	fa01 f202 	lsl.w	r2, r1, r2
 800724a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2201      	movs	r2, #1
 8007250:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2200      	movs	r2, #0
 8007258:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800725c:	7bfb      	ldrb	r3, [r7, #15]
}
 800725e:	4618      	mov	r0, r3
 8007260:	3714      	adds	r7, #20
 8007262:	46bd      	mov	sp, r7
 8007264:	bc80      	pop	{r7}
 8007266:	4770      	bx	lr

08007268 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8007268:	b580      	push	{r7, lr}
 800726a:	b084      	sub	sp, #16
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007270:	2300      	movs	r3, #0
 8007272:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800727a:	b2db      	uxtb	r3, r3
 800727c:	2b02      	cmp	r3, #2
 800727e:	d005      	beq.n	800728c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2204      	movs	r2, #4
 8007284:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8007286:	2301      	movs	r3, #1
 8007288:	73fb      	strb	r3, [r7, #15]
 800728a:	e051      	b.n	8007330 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	681a      	ldr	r2, [r3, #0]
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f022 020e 	bic.w	r2, r2, #14
 800729a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	681a      	ldr	r2, [r3, #0]
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f022 0201 	bic.w	r2, r2, #1
 80072aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a22      	ldr	r2, [pc, #136]	@ (800733c <HAL_DMA_Abort_IT+0xd4>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d029      	beq.n	800730a <HAL_DMA_Abort_IT+0xa2>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4a21      	ldr	r2, [pc, #132]	@ (8007340 <HAL_DMA_Abort_IT+0xd8>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d022      	beq.n	8007306 <HAL_DMA_Abort_IT+0x9e>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4a1f      	ldr	r2, [pc, #124]	@ (8007344 <HAL_DMA_Abort_IT+0xdc>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d01a      	beq.n	8007300 <HAL_DMA_Abort_IT+0x98>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	4a1e      	ldr	r2, [pc, #120]	@ (8007348 <HAL_DMA_Abort_IT+0xe0>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d012      	beq.n	80072fa <HAL_DMA_Abort_IT+0x92>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4a1c      	ldr	r2, [pc, #112]	@ (800734c <HAL_DMA_Abort_IT+0xe4>)
 80072da:	4293      	cmp	r3, r2
 80072dc:	d00a      	beq.n	80072f4 <HAL_DMA_Abort_IT+0x8c>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4a1b      	ldr	r2, [pc, #108]	@ (8007350 <HAL_DMA_Abort_IT+0xe8>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d102      	bne.n	80072ee <HAL_DMA_Abort_IT+0x86>
 80072e8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80072ec:	e00e      	b.n	800730c <HAL_DMA_Abort_IT+0xa4>
 80072ee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80072f2:	e00b      	b.n	800730c <HAL_DMA_Abort_IT+0xa4>
 80072f4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80072f8:	e008      	b.n	800730c <HAL_DMA_Abort_IT+0xa4>
 80072fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80072fe:	e005      	b.n	800730c <HAL_DMA_Abort_IT+0xa4>
 8007300:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007304:	e002      	b.n	800730c <HAL_DMA_Abort_IT+0xa4>
 8007306:	2310      	movs	r3, #16
 8007308:	e000      	b.n	800730c <HAL_DMA_Abort_IT+0xa4>
 800730a:	2301      	movs	r3, #1
 800730c:	4a11      	ldr	r2, [pc, #68]	@ (8007354 <HAL_DMA_Abort_IT+0xec>)
 800730e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2201      	movs	r2, #1
 8007314:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2200      	movs	r2, #0
 800731c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007324:	2b00      	cmp	r3, #0
 8007326:	d003      	beq.n	8007330 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	4798      	blx	r3
    } 
  }
  return status;
 8007330:	7bfb      	ldrb	r3, [r7, #15]
}
 8007332:	4618      	mov	r0, r3
 8007334:	3710      	adds	r7, #16
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}
 800733a:	bf00      	nop
 800733c:	40020008 	.word	0x40020008
 8007340:	4002001c 	.word	0x4002001c
 8007344:	40020030 	.word	0x40020030
 8007348:	40020044 	.word	0x40020044
 800734c:	40020058 	.word	0x40020058
 8007350:	4002006c 	.word	0x4002006c
 8007354:	40020000 	.word	0x40020000

08007358 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007358:	b480      	push	{r7}
 800735a:	b08b      	sub	sp, #44	@ 0x2c
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
 8007360:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007362:	2300      	movs	r3, #0
 8007364:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8007366:	2300      	movs	r3, #0
 8007368:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800736a:	e169      	b.n	8007640 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800736c:	2201      	movs	r2, #1
 800736e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007370:	fa02 f303 	lsl.w	r3, r2, r3
 8007374:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	69fa      	ldr	r2, [r7, #28]
 800737c:	4013      	ands	r3, r2
 800737e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8007380:	69ba      	ldr	r2, [r7, #24]
 8007382:	69fb      	ldr	r3, [r7, #28]
 8007384:	429a      	cmp	r2, r3
 8007386:	f040 8158 	bne.w	800763a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	685b      	ldr	r3, [r3, #4]
 800738e:	4a9a      	ldr	r2, [pc, #616]	@ (80075f8 <HAL_GPIO_Init+0x2a0>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d05e      	beq.n	8007452 <HAL_GPIO_Init+0xfa>
 8007394:	4a98      	ldr	r2, [pc, #608]	@ (80075f8 <HAL_GPIO_Init+0x2a0>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d875      	bhi.n	8007486 <HAL_GPIO_Init+0x12e>
 800739a:	4a98      	ldr	r2, [pc, #608]	@ (80075fc <HAL_GPIO_Init+0x2a4>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d058      	beq.n	8007452 <HAL_GPIO_Init+0xfa>
 80073a0:	4a96      	ldr	r2, [pc, #600]	@ (80075fc <HAL_GPIO_Init+0x2a4>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d86f      	bhi.n	8007486 <HAL_GPIO_Init+0x12e>
 80073a6:	4a96      	ldr	r2, [pc, #600]	@ (8007600 <HAL_GPIO_Init+0x2a8>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d052      	beq.n	8007452 <HAL_GPIO_Init+0xfa>
 80073ac:	4a94      	ldr	r2, [pc, #592]	@ (8007600 <HAL_GPIO_Init+0x2a8>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d869      	bhi.n	8007486 <HAL_GPIO_Init+0x12e>
 80073b2:	4a94      	ldr	r2, [pc, #592]	@ (8007604 <HAL_GPIO_Init+0x2ac>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d04c      	beq.n	8007452 <HAL_GPIO_Init+0xfa>
 80073b8:	4a92      	ldr	r2, [pc, #584]	@ (8007604 <HAL_GPIO_Init+0x2ac>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d863      	bhi.n	8007486 <HAL_GPIO_Init+0x12e>
 80073be:	4a92      	ldr	r2, [pc, #584]	@ (8007608 <HAL_GPIO_Init+0x2b0>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d046      	beq.n	8007452 <HAL_GPIO_Init+0xfa>
 80073c4:	4a90      	ldr	r2, [pc, #576]	@ (8007608 <HAL_GPIO_Init+0x2b0>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d85d      	bhi.n	8007486 <HAL_GPIO_Init+0x12e>
 80073ca:	2b12      	cmp	r3, #18
 80073cc:	d82a      	bhi.n	8007424 <HAL_GPIO_Init+0xcc>
 80073ce:	2b12      	cmp	r3, #18
 80073d0:	d859      	bhi.n	8007486 <HAL_GPIO_Init+0x12e>
 80073d2:	a201      	add	r2, pc, #4	@ (adr r2, 80073d8 <HAL_GPIO_Init+0x80>)
 80073d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073d8:	08007453 	.word	0x08007453
 80073dc:	0800742d 	.word	0x0800742d
 80073e0:	0800743f 	.word	0x0800743f
 80073e4:	08007481 	.word	0x08007481
 80073e8:	08007487 	.word	0x08007487
 80073ec:	08007487 	.word	0x08007487
 80073f0:	08007487 	.word	0x08007487
 80073f4:	08007487 	.word	0x08007487
 80073f8:	08007487 	.word	0x08007487
 80073fc:	08007487 	.word	0x08007487
 8007400:	08007487 	.word	0x08007487
 8007404:	08007487 	.word	0x08007487
 8007408:	08007487 	.word	0x08007487
 800740c:	08007487 	.word	0x08007487
 8007410:	08007487 	.word	0x08007487
 8007414:	08007487 	.word	0x08007487
 8007418:	08007487 	.word	0x08007487
 800741c:	08007435 	.word	0x08007435
 8007420:	08007449 	.word	0x08007449
 8007424:	4a79      	ldr	r2, [pc, #484]	@ (800760c <HAL_GPIO_Init+0x2b4>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d013      	beq.n	8007452 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800742a:	e02c      	b.n	8007486 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	68db      	ldr	r3, [r3, #12]
 8007430:	623b      	str	r3, [r7, #32]
          break;
 8007432:	e029      	b.n	8007488 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	68db      	ldr	r3, [r3, #12]
 8007438:	3304      	adds	r3, #4
 800743a:	623b      	str	r3, [r7, #32]
          break;
 800743c:	e024      	b.n	8007488 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	68db      	ldr	r3, [r3, #12]
 8007442:	3308      	adds	r3, #8
 8007444:	623b      	str	r3, [r7, #32]
          break;
 8007446:	e01f      	b.n	8007488 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	68db      	ldr	r3, [r3, #12]
 800744c:	330c      	adds	r3, #12
 800744e:	623b      	str	r3, [r7, #32]
          break;
 8007450:	e01a      	b.n	8007488 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d102      	bne.n	8007460 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800745a:	2304      	movs	r3, #4
 800745c:	623b      	str	r3, [r7, #32]
          break;
 800745e:	e013      	b.n	8007488 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	689b      	ldr	r3, [r3, #8]
 8007464:	2b01      	cmp	r3, #1
 8007466:	d105      	bne.n	8007474 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007468:	2308      	movs	r3, #8
 800746a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	69fa      	ldr	r2, [r7, #28]
 8007470:	611a      	str	r2, [r3, #16]
          break;
 8007472:	e009      	b.n	8007488 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007474:	2308      	movs	r3, #8
 8007476:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	69fa      	ldr	r2, [r7, #28]
 800747c:	615a      	str	r2, [r3, #20]
          break;
 800747e:	e003      	b.n	8007488 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8007480:	2300      	movs	r3, #0
 8007482:	623b      	str	r3, [r7, #32]
          break;
 8007484:	e000      	b.n	8007488 <HAL_GPIO_Init+0x130>
          break;
 8007486:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8007488:	69bb      	ldr	r3, [r7, #24]
 800748a:	2bff      	cmp	r3, #255	@ 0xff
 800748c:	d801      	bhi.n	8007492 <HAL_GPIO_Init+0x13a>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	e001      	b.n	8007496 <HAL_GPIO_Init+0x13e>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	3304      	adds	r3, #4
 8007496:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8007498:	69bb      	ldr	r3, [r7, #24]
 800749a:	2bff      	cmp	r3, #255	@ 0xff
 800749c:	d802      	bhi.n	80074a4 <HAL_GPIO_Init+0x14c>
 800749e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a0:	009b      	lsls	r3, r3, #2
 80074a2:	e002      	b.n	80074aa <HAL_GPIO_Init+0x152>
 80074a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a6:	3b08      	subs	r3, #8
 80074a8:	009b      	lsls	r3, r3, #2
 80074aa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	681a      	ldr	r2, [r3, #0]
 80074b0:	210f      	movs	r1, #15
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	fa01 f303 	lsl.w	r3, r1, r3
 80074b8:	43db      	mvns	r3, r3
 80074ba:	401a      	ands	r2, r3
 80074bc:	6a39      	ldr	r1, [r7, #32]
 80074be:	693b      	ldr	r3, [r7, #16]
 80074c0:	fa01 f303 	lsl.w	r3, r1, r3
 80074c4:	431a      	orrs	r2, r3
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	f000 80b1 	beq.w	800763a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80074d8:	4b4d      	ldr	r3, [pc, #308]	@ (8007610 <HAL_GPIO_Init+0x2b8>)
 80074da:	699b      	ldr	r3, [r3, #24]
 80074dc:	4a4c      	ldr	r2, [pc, #304]	@ (8007610 <HAL_GPIO_Init+0x2b8>)
 80074de:	f043 0301 	orr.w	r3, r3, #1
 80074e2:	6193      	str	r3, [r2, #24]
 80074e4:	4b4a      	ldr	r3, [pc, #296]	@ (8007610 <HAL_GPIO_Init+0x2b8>)
 80074e6:	699b      	ldr	r3, [r3, #24]
 80074e8:	f003 0301 	and.w	r3, r3, #1
 80074ec:	60bb      	str	r3, [r7, #8]
 80074ee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80074f0:	4a48      	ldr	r2, [pc, #288]	@ (8007614 <HAL_GPIO_Init+0x2bc>)
 80074f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f4:	089b      	lsrs	r3, r3, #2
 80074f6:	3302      	adds	r3, #2
 80074f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074fc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80074fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007500:	f003 0303 	and.w	r3, r3, #3
 8007504:	009b      	lsls	r3, r3, #2
 8007506:	220f      	movs	r2, #15
 8007508:	fa02 f303 	lsl.w	r3, r2, r3
 800750c:	43db      	mvns	r3, r3
 800750e:	68fa      	ldr	r2, [r7, #12]
 8007510:	4013      	ands	r3, r2
 8007512:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	4a40      	ldr	r2, [pc, #256]	@ (8007618 <HAL_GPIO_Init+0x2c0>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d013      	beq.n	8007544 <HAL_GPIO_Init+0x1ec>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	4a3f      	ldr	r2, [pc, #252]	@ (800761c <HAL_GPIO_Init+0x2c4>)
 8007520:	4293      	cmp	r3, r2
 8007522:	d00d      	beq.n	8007540 <HAL_GPIO_Init+0x1e8>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	4a3e      	ldr	r2, [pc, #248]	@ (8007620 <HAL_GPIO_Init+0x2c8>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d007      	beq.n	800753c <HAL_GPIO_Init+0x1e4>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	4a3d      	ldr	r2, [pc, #244]	@ (8007624 <HAL_GPIO_Init+0x2cc>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d101      	bne.n	8007538 <HAL_GPIO_Init+0x1e0>
 8007534:	2303      	movs	r3, #3
 8007536:	e006      	b.n	8007546 <HAL_GPIO_Init+0x1ee>
 8007538:	2304      	movs	r3, #4
 800753a:	e004      	b.n	8007546 <HAL_GPIO_Init+0x1ee>
 800753c:	2302      	movs	r3, #2
 800753e:	e002      	b.n	8007546 <HAL_GPIO_Init+0x1ee>
 8007540:	2301      	movs	r3, #1
 8007542:	e000      	b.n	8007546 <HAL_GPIO_Init+0x1ee>
 8007544:	2300      	movs	r3, #0
 8007546:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007548:	f002 0203 	and.w	r2, r2, #3
 800754c:	0092      	lsls	r2, r2, #2
 800754e:	4093      	lsls	r3, r2
 8007550:	68fa      	ldr	r2, [r7, #12]
 8007552:	4313      	orrs	r3, r2
 8007554:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8007556:	492f      	ldr	r1, [pc, #188]	@ (8007614 <HAL_GPIO_Init+0x2bc>)
 8007558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800755a:	089b      	lsrs	r3, r3, #2
 800755c:	3302      	adds	r3, #2
 800755e:	68fa      	ldr	r2, [r7, #12]
 8007560:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	685b      	ldr	r3, [r3, #4]
 8007568:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800756c:	2b00      	cmp	r3, #0
 800756e:	d006      	beq.n	800757e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8007570:	4b2d      	ldr	r3, [pc, #180]	@ (8007628 <HAL_GPIO_Init+0x2d0>)
 8007572:	689a      	ldr	r2, [r3, #8]
 8007574:	492c      	ldr	r1, [pc, #176]	@ (8007628 <HAL_GPIO_Init+0x2d0>)
 8007576:	69bb      	ldr	r3, [r7, #24]
 8007578:	4313      	orrs	r3, r2
 800757a:	608b      	str	r3, [r1, #8]
 800757c:	e006      	b.n	800758c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800757e:	4b2a      	ldr	r3, [pc, #168]	@ (8007628 <HAL_GPIO_Init+0x2d0>)
 8007580:	689a      	ldr	r2, [r3, #8]
 8007582:	69bb      	ldr	r3, [r7, #24]
 8007584:	43db      	mvns	r3, r3
 8007586:	4928      	ldr	r1, [pc, #160]	@ (8007628 <HAL_GPIO_Init+0x2d0>)
 8007588:	4013      	ands	r3, r2
 800758a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007594:	2b00      	cmp	r3, #0
 8007596:	d006      	beq.n	80075a6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8007598:	4b23      	ldr	r3, [pc, #140]	@ (8007628 <HAL_GPIO_Init+0x2d0>)
 800759a:	68da      	ldr	r2, [r3, #12]
 800759c:	4922      	ldr	r1, [pc, #136]	@ (8007628 <HAL_GPIO_Init+0x2d0>)
 800759e:	69bb      	ldr	r3, [r7, #24]
 80075a0:	4313      	orrs	r3, r2
 80075a2:	60cb      	str	r3, [r1, #12]
 80075a4:	e006      	b.n	80075b4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80075a6:	4b20      	ldr	r3, [pc, #128]	@ (8007628 <HAL_GPIO_Init+0x2d0>)
 80075a8:	68da      	ldr	r2, [r3, #12]
 80075aa:	69bb      	ldr	r3, [r7, #24]
 80075ac:	43db      	mvns	r3, r3
 80075ae:	491e      	ldr	r1, [pc, #120]	@ (8007628 <HAL_GPIO_Init+0x2d0>)
 80075b0:	4013      	ands	r3, r2
 80075b2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d006      	beq.n	80075ce <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80075c0:	4b19      	ldr	r3, [pc, #100]	@ (8007628 <HAL_GPIO_Init+0x2d0>)
 80075c2:	685a      	ldr	r2, [r3, #4]
 80075c4:	4918      	ldr	r1, [pc, #96]	@ (8007628 <HAL_GPIO_Init+0x2d0>)
 80075c6:	69bb      	ldr	r3, [r7, #24]
 80075c8:	4313      	orrs	r3, r2
 80075ca:	604b      	str	r3, [r1, #4]
 80075cc:	e006      	b.n	80075dc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80075ce:	4b16      	ldr	r3, [pc, #88]	@ (8007628 <HAL_GPIO_Init+0x2d0>)
 80075d0:	685a      	ldr	r2, [r3, #4]
 80075d2:	69bb      	ldr	r3, [r7, #24]
 80075d4:	43db      	mvns	r3, r3
 80075d6:	4914      	ldr	r1, [pc, #80]	@ (8007628 <HAL_GPIO_Init+0x2d0>)
 80075d8:	4013      	ands	r3, r2
 80075da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d021      	beq.n	800762c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80075e8:	4b0f      	ldr	r3, [pc, #60]	@ (8007628 <HAL_GPIO_Init+0x2d0>)
 80075ea:	681a      	ldr	r2, [r3, #0]
 80075ec:	490e      	ldr	r1, [pc, #56]	@ (8007628 <HAL_GPIO_Init+0x2d0>)
 80075ee:	69bb      	ldr	r3, [r7, #24]
 80075f0:	4313      	orrs	r3, r2
 80075f2:	600b      	str	r3, [r1, #0]
 80075f4:	e021      	b.n	800763a <HAL_GPIO_Init+0x2e2>
 80075f6:	bf00      	nop
 80075f8:	10320000 	.word	0x10320000
 80075fc:	10310000 	.word	0x10310000
 8007600:	10220000 	.word	0x10220000
 8007604:	10210000 	.word	0x10210000
 8007608:	10120000 	.word	0x10120000
 800760c:	10110000 	.word	0x10110000
 8007610:	40021000 	.word	0x40021000
 8007614:	40010000 	.word	0x40010000
 8007618:	40010800 	.word	0x40010800
 800761c:	40010c00 	.word	0x40010c00
 8007620:	40011000 	.word	0x40011000
 8007624:	40011400 	.word	0x40011400
 8007628:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800762c:	4b0b      	ldr	r3, [pc, #44]	@ (800765c <HAL_GPIO_Init+0x304>)
 800762e:	681a      	ldr	r2, [r3, #0]
 8007630:	69bb      	ldr	r3, [r7, #24]
 8007632:	43db      	mvns	r3, r3
 8007634:	4909      	ldr	r1, [pc, #36]	@ (800765c <HAL_GPIO_Init+0x304>)
 8007636:	4013      	ands	r3, r2
 8007638:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800763a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800763c:	3301      	adds	r3, #1
 800763e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	681a      	ldr	r2, [r3, #0]
 8007644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007646:	fa22 f303 	lsr.w	r3, r2, r3
 800764a:	2b00      	cmp	r3, #0
 800764c:	f47f ae8e 	bne.w	800736c <HAL_GPIO_Init+0x14>
  }
}
 8007650:	bf00      	nop
 8007652:	bf00      	nop
 8007654:	372c      	adds	r7, #44	@ 0x2c
 8007656:	46bd      	mov	sp, r7
 8007658:	bc80      	pop	{r7}
 800765a:	4770      	bx	lr
 800765c:	40010400 	.word	0x40010400

08007660 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007660:	b480      	push	{r7}
 8007662:	b085      	sub	sp, #20
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
 8007668:	460b      	mov	r3, r1
 800766a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	689a      	ldr	r2, [r3, #8]
 8007670:	887b      	ldrh	r3, [r7, #2]
 8007672:	4013      	ands	r3, r2
 8007674:	2b00      	cmp	r3, #0
 8007676:	d002      	beq.n	800767e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007678:	2301      	movs	r3, #1
 800767a:	73fb      	strb	r3, [r7, #15]
 800767c:	e001      	b.n	8007682 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800767e:	2300      	movs	r3, #0
 8007680:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007682:	7bfb      	ldrb	r3, [r7, #15]
}
 8007684:	4618      	mov	r0, r3
 8007686:	3714      	adds	r7, #20
 8007688:	46bd      	mov	sp, r7
 800768a:	bc80      	pop	{r7}
 800768c:	4770      	bx	lr

0800768e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800768e:	b480      	push	{r7}
 8007690:	b083      	sub	sp, #12
 8007692:	af00      	add	r7, sp, #0
 8007694:	6078      	str	r0, [r7, #4]
 8007696:	460b      	mov	r3, r1
 8007698:	807b      	strh	r3, [r7, #2]
 800769a:	4613      	mov	r3, r2
 800769c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800769e:	787b      	ldrb	r3, [r7, #1]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d003      	beq.n	80076ac <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80076a4:	887a      	ldrh	r2, [r7, #2]
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80076aa:	e003      	b.n	80076b4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80076ac:	887b      	ldrh	r3, [r7, #2]
 80076ae:	041a      	lsls	r2, r3, #16
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	611a      	str	r2, [r3, #16]
}
 80076b4:	bf00      	nop
 80076b6:	370c      	adds	r7, #12
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bc80      	pop	{r7}
 80076bc:	4770      	bx	lr
	...

080076c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b084      	sub	sp, #16
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d101      	bne.n	80076d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80076ce:	2301      	movs	r3, #1
 80076d0:	e12b      	b.n	800792a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076d8:	b2db      	uxtb	r3, r3
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d106      	bne.n	80076ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2200      	movs	r2, #0
 80076e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f7fd fdea 	bl	80052c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2224      	movs	r2, #36	@ 0x24
 80076f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f022 0201 	bic.w	r2, r2, #1
 8007702:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	681a      	ldr	r2, [r3, #0]
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007712:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	681a      	ldr	r2, [r3, #0]
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007722:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007724:	f001 feaa 	bl	800947c <HAL_RCC_GetPCLK1Freq>
 8007728:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	685b      	ldr	r3, [r3, #4]
 800772e:	4a81      	ldr	r2, [pc, #516]	@ (8007934 <HAL_I2C_Init+0x274>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d807      	bhi.n	8007744 <HAL_I2C_Init+0x84>
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	4a80      	ldr	r2, [pc, #512]	@ (8007938 <HAL_I2C_Init+0x278>)
 8007738:	4293      	cmp	r3, r2
 800773a:	bf94      	ite	ls
 800773c:	2301      	movls	r3, #1
 800773e:	2300      	movhi	r3, #0
 8007740:	b2db      	uxtb	r3, r3
 8007742:	e006      	b.n	8007752 <HAL_I2C_Init+0x92>
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	4a7d      	ldr	r2, [pc, #500]	@ (800793c <HAL_I2C_Init+0x27c>)
 8007748:	4293      	cmp	r3, r2
 800774a:	bf94      	ite	ls
 800774c:	2301      	movls	r3, #1
 800774e:	2300      	movhi	r3, #0
 8007750:	b2db      	uxtb	r3, r3
 8007752:	2b00      	cmp	r3, #0
 8007754:	d001      	beq.n	800775a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007756:	2301      	movs	r3, #1
 8007758:	e0e7      	b.n	800792a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	4a78      	ldr	r2, [pc, #480]	@ (8007940 <HAL_I2C_Init+0x280>)
 800775e:	fba2 2303 	umull	r2, r3, r2, r3
 8007762:	0c9b      	lsrs	r3, r3, #18
 8007764:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	68ba      	ldr	r2, [r7, #8]
 8007776:	430a      	orrs	r2, r1
 8007778:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	6a1b      	ldr	r3, [r3, #32]
 8007780:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	4a6a      	ldr	r2, [pc, #424]	@ (8007934 <HAL_I2C_Init+0x274>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d802      	bhi.n	8007794 <HAL_I2C_Init+0xd4>
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	3301      	adds	r3, #1
 8007792:	e009      	b.n	80077a8 <HAL_I2C_Init+0xe8>
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800779a:	fb02 f303 	mul.w	r3, r2, r3
 800779e:	4a69      	ldr	r2, [pc, #420]	@ (8007944 <HAL_I2C_Init+0x284>)
 80077a0:	fba2 2303 	umull	r2, r3, r2, r3
 80077a4:	099b      	lsrs	r3, r3, #6
 80077a6:	3301      	adds	r3, #1
 80077a8:	687a      	ldr	r2, [r7, #4]
 80077aa:	6812      	ldr	r2, [r2, #0]
 80077ac:	430b      	orrs	r3, r1
 80077ae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	69db      	ldr	r3, [r3, #28]
 80077b6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80077ba:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	685b      	ldr	r3, [r3, #4]
 80077c2:	495c      	ldr	r1, [pc, #368]	@ (8007934 <HAL_I2C_Init+0x274>)
 80077c4:	428b      	cmp	r3, r1
 80077c6:	d819      	bhi.n	80077fc <HAL_I2C_Init+0x13c>
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	1e59      	subs	r1, r3, #1
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	005b      	lsls	r3, r3, #1
 80077d2:	fbb1 f3f3 	udiv	r3, r1, r3
 80077d6:	1c59      	adds	r1, r3, #1
 80077d8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80077dc:	400b      	ands	r3, r1
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d00a      	beq.n	80077f8 <HAL_I2C_Init+0x138>
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	1e59      	subs	r1, r3, #1
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	005b      	lsls	r3, r3, #1
 80077ec:	fbb1 f3f3 	udiv	r3, r1, r3
 80077f0:	3301      	adds	r3, #1
 80077f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80077f6:	e051      	b.n	800789c <HAL_I2C_Init+0x1dc>
 80077f8:	2304      	movs	r3, #4
 80077fa:	e04f      	b.n	800789c <HAL_I2C_Init+0x1dc>
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	689b      	ldr	r3, [r3, #8]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d111      	bne.n	8007828 <HAL_I2C_Init+0x168>
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	1e58      	subs	r0, r3, #1
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6859      	ldr	r1, [r3, #4]
 800780c:	460b      	mov	r3, r1
 800780e:	005b      	lsls	r3, r3, #1
 8007810:	440b      	add	r3, r1
 8007812:	fbb0 f3f3 	udiv	r3, r0, r3
 8007816:	3301      	adds	r3, #1
 8007818:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800781c:	2b00      	cmp	r3, #0
 800781e:	bf0c      	ite	eq
 8007820:	2301      	moveq	r3, #1
 8007822:	2300      	movne	r3, #0
 8007824:	b2db      	uxtb	r3, r3
 8007826:	e012      	b.n	800784e <HAL_I2C_Init+0x18e>
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	1e58      	subs	r0, r3, #1
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6859      	ldr	r1, [r3, #4]
 8007830:	460b      	mov	r3, r1
 8007832:	009b      	lsls	r3, r3, #2
 8007834:	440b      	add	r3, r1
 8007836:	0099      	lsls	r1, r3, #2
 8007838:	440b      	add	r3, r1
 800783a:	fbb0 f3f3 	udiv	r3, r0, r3
 800783e:	3301      	adds	r3, #1
 8007840:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007844:	2b00      	cmp	r3, #0
 8007846:	bf0c      	ite	eq
 8007848:	2301      	moveq	r3, #1
 800784a:	2300      	movne	r3, #0
 800784c:	b2db      	uxtb	r3, r3
 800784e:	2b00      	cmp	r3, #0
 8007850:	d001      	beq.n	8007856 <HAL_I2C_Init+0x196>
 8007852:	2301      	movs	r3, #1
 8007854:	e022      	b.n	800789c <HAL_I2C_Init+0x1dc>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d10e      	bne.n	800787c <HAL_I2C_Init+0x1bc>
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	1e58      	subs	r0, r3, #1
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6859      	ldr	r1, [r3, #4]
 8007866:	460b      	mov	r3, r1
 8007868:	005b      	lsls	r3, r3, #1
 800786a:	440b      	add	r3, r1
 800786c:	fbb0 f3f3 	udiv	r3, r0, r3
 8007870:	3301      	adds	r3, #1
 8007872:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007876:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800787a:	e00f      	b.n	800789c <HAL_I2C_Init+0x1dc>
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	1e58      	subs	r0, r3, #1
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6859      	ldr	r1, [r3, #4]
 8007884:	460b      	mov	r3, r1
 8007886:	009b      	lsls	r3, r3, #2
 8007888:	440b      	add	r3, r1
 800788a:	0099      	lsls	r1, r3, #2
 800788c:	440b      	add	r3, r1
 800788e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007892:	3301      	adds	r3, #1
 8007894:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007898:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800789c:	6879      	ldr	r1, [r7, #4]
 800789e:	6809      	ldr	r1, [r1, #0]
 80078a0:	4313      	orrs	r3, r2
 80078a2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	69da      	ldr	r2, [r3, #28]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6a1b      	ldr	r3, [r3, #32]
 80078b6:	431a      	orrs	r2, r3
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	430a      	orrs	r2, r1
 80078be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	689b      	ldr	r3, [r3, #8]
 80078c6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80078ca:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80078ce:	687a      	ldr	r2, [r7, #4]
 80078d0:	6911      	ldr	r1, [r2, #16]
 80078d2:	687a      	ldr	r2, [r7, #4]
 80078d4:	68d2      	ldr	r2, [r2, #12]
 80078d6:	4311      	orrs	r1, r2
 80078d8:	687a      	ldr	r2, [r7, #4]
 80078da:	6812      	ldr	r2, [r2, #0]
 80078dc:	430b      	orrs	r3, r1
 80078de:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	68db      	ldr	r3, [r3, #12]
 80078e6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	695a      	ldr	r2, [r3, #20]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	699b      	ldr	r3, [r3, #24]
 80078f2:	431a      	orrs	r2, r3
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	430a      	orrs	r2, r1
 80078fa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	681a      	ldr	r2, [r3, #0]
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f042 0201 	orr.w	r2, r2, #1
 800790a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2200      	movs	r2, #0
 8007910:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2220      	movs	r2, #32
 8007916:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2200      	movs	r2, #0
 800791e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2200      	movs	r2, #0
 8007924:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007928:	2300      	movs	r3, #0
}
 800792a:	4618      	mov	r0, r3
 800792c:	3710      	adds	r7, #16
 800792e:	46bd      	mov	sp, r7
 8007930:	bd80      	pop	{r7, pc}
 8007932:	bf00      	nop
 8007934:	000186a0 	.word	0x000186a0
 8007938:	001e847f 	.word	0x001e847f
 800793c:	003d08ff 	.word	0x003d08ff
 8007940:	431bde83 	.word	0x431bde83
 8007944:	10624dd3 	.word	0x10624dd3

08007948 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b088      	sub	sp, #32
 800794c:	af02      	add	r7, sp, #8
 800794e:	60f8      	str	r0, [r7, #12]
 8007950:	607a      	str	r2, [r7, #4]
 8007952:	461a      	mov	r2, r3
 8007954:	460b      	mov	r3, r1
 8007956:	817b      	strh	r3, [r7, #10]
 8007958:	4613      	mov	r3, r2
 800795a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800795c:	f7fe fd2c 	bl	80063b8 <HAL_GetTick>
 8007960:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007968:	b2db      	uxtb	r3, r3
 800796a:	2b20      	cmp	r3, #32
 800796c:	f040 80e0 	bne.w	8007b30 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	9300      	str	r3, [sp, #0]
 8007974:	2319      	movs	r3, #25
 8007976:	2201      	movs	r2, #1
 8007978:	4970      	ldr	r1, [pc, #448]	@ (8007b3c <HAL_I2C_Master_Transmit+0x1f4>)
 800797a:	68f8      	ldr	r0, [r7, #12]
 800797c:	f000 ff7e 	bl	800887c <I2C_WaitOnFlagUntilTimeout>
 8007980:	4603      	mov	r3, r0
 8007982:	2b00      	cmp	r3, #0
 8007984:	d001      	beq.n	800798a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8007986:	2302      	movs	r3, #2
 8007988:	e0d3      	b.n	8007b32 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007990:	2b01      	cmp	r3, #1
 8007992:	d101      	bne.n	8007998 <HAL_I2C_Master_Transmit+0x50>
 8007994:	2302      	movs	r3, #2
 8007996:	e0cc      	b.n	8007b32 <HAL_I2C_Master_Transmit+0x1ea>
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2201      	movs	r2, #1
 800799c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f003 0301 	and.w	r3, r3, #1
 80079aa:	2b01      	cmp	r3, #1
 80079ac:	d007      	beq.n	80079be <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	681a      	ldr	r2, [r3, #0]
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f042 0201 	orr.w	r2, r2, #1
 80079bc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	681a      	ldr	r2, [r3, #0]
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80079cc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2221      	movs	r2, #33	@ 0x21
 80079d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	2210      	movs	r2, #16
 80079da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2200      	movs	r2, #0
 80079e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	687a      	ldr	r2, [r7, #4]
 80079e8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	893a      	ldrh	r2, [r7, #8]
 80079ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079f4:	b29a      	uxth	r2, r3
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	4a50      	ldr	r2, [pc, #320]	@ (8007b40 <HAL_I2C_Master_Transmit+0x1f8>)
 80079fe:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007a00:	8979      	ldrh	r1, [r7, #10]
 8007a02:	697b      	ldr	r3, [r7, #20]
 8007a04:	6a3a      	ldr	r2, [r7, #32]
 8007a06:	68f8      	ldr	r0, [r7, #12]
 8007a08:	f000 fd38 	bl	800847c <I2C_MasterRequestWrite>
 8007a0c:	4603      	mov	r3, r0
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d001      	beq.n	8007a16 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8007a12:	2301      	movs	r3, #1
 8007a14:	e08d      	b.n	8007b32 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a16:	2300      	movs	r3, #0
 8007a18:	613b      	str	r3, [r7, #16]
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	695b      	ldr	r3, [r3, #20]
 8007a20:	613b      	str	r3, [r7, #16]
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	699b      	ldr	r3, [r3, #24]
 8007a28:	613b      	str	r3, [r7, #16]
 8007a2a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007a2c:	e066      	b.n	8007afc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007a2e:	697a      	ldr	r2, [r7, #20]
 8007a30:	6a39      	ldr	r1, [r7, #32]
 8007a32:	68f8      	ldr	r0, [r7, #12]
 8007a34:	f001 f83c 	bl	8008ab0 <I2C_WaitOnTXEFlagUntilTimeout>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d00d      	beq.n	8007a5a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a42:	2b04      	cmp	r3, #4
 8007a44:	d107      	bne.n	8007a56 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	681a      	ldr	r2, [r3, #0]
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a54:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007a56:	2301      	movs	r3, #1
 8007a58:	e06b      	b.n	8007b32 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a5e:	781a      	ldrb	r2, [r3, #0]
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a6a:	1c5a      	adds	r2, r3, #1
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a74:	b29b      	uxth	r3, r3
 8007a76:	3b01      	subs	r3, #1
 8007a78:	b29a      	uxth	r2, r3
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a82:	3b01      	subs	r3, #1
 8007a84:	b29a      	uxth	r2, r3
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	695b      	ldr	r3, [r3, #20]
 8007a90:	f003 0304 	and.w	r3, r3, #4
 8007a94:	2b04      	cmp	r3, #4
 8007a96:	d11b      	bne.n	8007ad0 <HAL_I2C_Master_Transmit+0x188>
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d017      	beq.n	8007ad0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aa4:	781a      	ldrb	r2, [r3, #0]
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ab0:	1c5a      	adds	r2, r3, #1
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007aba:	b29b      	uxth	r3, r3
 8007abc:	3b01      	subs	r3, #1
 8007abe:	b29a      	uxth	r2, r3
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ac8:	3b01      	subs	r3, #1
 8007aca:	b29a      	uxth	r2, r3
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007ad0:	697a      	ldr	r2, [r7, #20]
 8007ad2:	6a39      	ldr	r1, [r7, #32]
 8007ad4:	68f8      	ldr	r0, [r7, #12]
 8007ad6:	f001 f833 	bl	8008b40 <I2C_WaitOnBTFFlagUntilTimeout>
 8007ada:	4603      	mov	r3, r0
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d00d      	beq.n	8007afc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ae4:	2b04      	cmp	r3, #4
 8007ae6:	d107      	bne.n	8007af8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	681a      	ldr	r2, [r3, #0]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007af6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007af8:	2301      	movs	r3, #1
 8007afa:	e01a      	b.n	8007b32 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d194      	bne.n	8007a2e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	681a      	ldr	r2, [r3, #0]
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007b12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2220      	movs	r2, #32
 8007b18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	2200      	movs	r2, #0
 8007b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	e000      	b.n	8007b32 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007b30:	2302      	movs	r3, #2
  }
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	3718      	adds	r7, #24
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}
 8007b3a:	bf00      	nop
 8007b3c:	00100002 	.word	0x00100002
 8007b40:	ffff0000 	.word	0xffff0000

08007b44 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b088      	sub	sp, #32
 8007b48:	af02      	add	r7, sp, #8
 8007b4a:	60f8      	str	r0, [r7, #12]
 8007b4c:	4608      	mov	r0, r1
 8007b4e:	4611      	mov	r1, r2
 8007b50:	461a      	mov	r2, r3
 8007b52:	4603      	mov	r3, r0
 8007b54:	817b      	strh	r3, [r7, #10]
 8007b56:	460b      	mov	r3, r1
 8007b58:	813b      	strh	r3, [r7, #8]
 8007b5a:	4613      	mov	r3, r2
 8007b5c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007b5e:	f7fe fc2b 	bl	80063b8 <HAL_GetTick>
 8007b62:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007b6a:	b2db      	uxtb	r3, r3
 8007b6c:	2b20      	cmp	r3, #32
 8007b6e:	f040 80d9 	bne.w	8007d24 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	9300      	str	r3, [sp, #0]
 8007b76:	2319      	movs	r3, #25
 8007b78:	2201      	movs	r2, #1
 8007b7a:	496d      	ldr	r1, [pc, #436]	@ (8007d30 <HAL_I2C_Mem_Write+0x1ec>)
 8007b7c:	68f8      	ldr	r0, [r7, #12]
 8007b7e:	f000 fe7d 	bl	800887c <I2C_WaitOnFlagUntilTimeout>
 8007b82:	4603      	mov	r3, r0
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d001      	beq.n	8007b8c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007b88:	2302      	movs	r3, #2
 8007b8a:	e0cc      	b.n	8007d26 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b92:	2b01      	cmp	r3, #1
 8007b94:	d101      	bne.n	8007b9a <HAL_I2C_Mem_Write+0x56>
 8007b96:	2302      	movs	r3, #2
 8007b98:	e0c5      	b.n	8007d26 <HAL_I2C_Mem_Write+0x1e2>
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2201      	movs	r2, #1
 8007b9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f003 0301 	and.w	r3, r3, #1
 8007bac:	2b01      	cmp	r3, #1
 8007bae:	d007      	beq.n	8007bc0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	681a      	ldr	r2, [r3, #0]
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f042 0201 	orr.w	r2, r2, #1
 8007bbe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	681a      	ldr	r2, [r3, #0]
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007bce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2221      	movs	r2, #33	@ 0x21
 8007bd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	2240      	movs	r2, #64	@ 0x40
 8007bdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	2200      	movs	r2, #0
 8007be4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	6a3a      	ldr	r2, [r7, #32]
 8007bea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007bf0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bf6:	b29a      	uxth	r2, r3
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	4a4d      	ldr	r2, [pc, #308]	@ (8007d34 <HAL_I2C_Mem_Write+0x1f0>)
 8007c00:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007c02:	88f8      	ldrh	r0, [r7, #6]
 8007c04:	893a      	ldrh	r2, [r7, #8]
 8007c06:	8979      	ldrh	r1, [r7, #10]
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	9301      	str	r3, [sp, #4]
 8007c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c0e:	9300      	str	r3, [sp, #0]
 8007c10:	4603      	mov	r3, r0
 8007c12:	68f8      	ldr	r0, [r7, #12]
 8007c14:	f000 fcb4 	bl	8008580 <I2C_RequestMemoryWrite>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d052      	beq.n	8007cc4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007c1e:	2301      	movs	r3, #1
 8007c20:	e081      	b.n	8007d26 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c22:	697a      	ldr	r2, [r7, #20]
 8007c24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c26:	68f8      	ldr	r0, [r7, #12]
 8007c28:	f000 ff42 	bl	8008ab0 <I2C_WaitOnTXEFlagUntilTimeout>
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d00d      	beq.n	8007c4e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c36:	2b04      	cmp	r3, #4
 8007c38:	d107      	bne.n	8007c4a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	681a      	ldr	r2, [r3, #0]
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c48:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	e06b      	b.n	8007d26 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c52:	781a      	ldrb	r2, [r3, #0]
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c5e:	1c5a      	adds	r2, r3, #1
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c68:	3b01      	subs	r3, #1
 8007c6a:	b29a      	uxth	r2, r3
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c74:	b29b      	uxth	r3, r3
 8007c76:	3b01      	subs	r3, #1
 8007c78:	b29a      	uxth	r2, r3
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	695b      	ldr	r3, [r3, #20]
 8007c84:	f003 0304 	and.w	r3, r3, #4
 8007c88:	2b04      	cmp	r3, #4
 8007c8a:	d11b      	bne.n	8007cc4 <HAL_I2C_Mem_Write+0x180>
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d017      	beq.n	8007cc4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c98:	781a      	ldrb	r2, [r3, #0]
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ca4:	1c5a      	adds	r2, r3, #1
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cae:	3b01      	subs	r3, #1
 8007cb0:	b29a      	uxth	r2, r3
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cba:	b29b      	uxth	r3, r3
 8007cbc:	3b01      	subs	r3, #1
 8007cbe:	b29a      	uxth	r2, r3
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d1aa      	bne.n	8007c22 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007ccc:	697a      	ldr	r2, [r7, #20]
 8007cce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007cd0:	68f8      	ldr	r0, [r7, #12]
 8007cd2:	f000 ff35 	bl	8008b40 <I2C_WaitOnBTFFlagUntilTimeout>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d00d      	beq.n	8007cf8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ce0:	2b04      	cmp	r3, #4
 8007ce2:	d107      	bne.n	8007cf4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	681a      	ldr	r2, [r3, #0]
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007cf2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	e016      	b.n	8007d26 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	681a      	ldr	r2, [r3, #0]
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007d06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2220      	movs	r2, #32
 8007d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	2200      	movs	r2, #0
 8007d14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007d20:	2300      	movs	r3, #0
 8007d22:	e000      	b.n	8007d26 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007d24:	2302      	movs	r3, #2
  }
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3718      	adds	r7, #24
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bd80      	pop	{r7, pc}
 8007d2e:	bf00      	nop
 8007d30:	00100002 	.word	0x00100002
 8007d34:	ffff0000 	.word	0xffff0000

08007d38 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b08c      	sub	sp, #48	@ 0x30
 8007d3c:	af02      	add	r7, sp, #8
 8007d3e:	60f8      	str	r0, [r7, #12]
 8007d40:	4608      	mov	r0, r1
 8007d42:	4611      	mov	r1, r2
 8007d44:	461a      	mov	r2, r3
 8007d46:	4603      	mov	r3, r0
 8007d48:	817b      	strh	r3, [r7, #10]
 8007d4a:	460b      	mov	r3, r1
 8007d4c:	813b      	strh	r3, [r7, #8]
 8007d4e:	4613      	mov	r3, r2
 8007d50:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8007d52:	2300      	movs	r3, #0
 8007d54:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007d56:	f7fe fb2f 	bl	80063b8 <HAL_GetTick>
 8007d5a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	2b20      	cmp	r3, #32
 8007d66:	f040 8250 	bne.w	800820a <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d6c:	9300      	str	r3, [sp, #0]
 8007d6e:	2319      	movs	r3, #25
 8007d70:	2201      	movs	r2, #1
 8007d72:	4982      	ldr	r1, [pc, #520]	@ (8007f7c <HAL_I2C_Mem_Read+0x244>)
 8007d74:	68f8      	ldr	r0, [r7, #12]
 8007d76:	f000 fd81 	bl	800887c <I2C_WaitOnFlagUntilTimeout>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d001      	beq.n	8007d84 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8007d80:	2302      	movs	r3, #2
 8007d82:	e243      	b.n	800820c <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d8a:	2b01      	cmp	r3, #1
 8007d8c:	d101      	bne.n	8007d92 <HAL_I2C_Mem_Read+0x5a>
 8007d8e:	2302      	movs	r3, #2
 8007d90:	e23c      	b.n	800820c <HAL_I2C_Mem_Read+0x4d4>
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2201      	movs	r2, #1
 8007d96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f003 0301 	and.w	r3, r3, #1
 8007da4:	2b01      	cmp	r3, #1
 8007da6:	d007      	beq.n	8007db8 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	681a      	ldr	r2, [r3, #0]
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f042 0201 	orr.w	r2, r2, #1
 8007db6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	681a      	ldr	r2, [r3, #0]
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007dc6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	2222      	movs	r2, #34	@ 0x22
 8007dcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	2240      	movs	r2, #64	@ 0x40
 8007dd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007de2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8007de8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dee:	b29a      	uxth	r2, r3
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	4a62      	ldr	r2, [pc, #392]	@ (8007f80 <HAL_I2C_Mem_Read+0x248>)
 8007df8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007dfa:	88f8      	ldrh	r0, [r7, #6]
 8007dfc:	893a      	ldrh	r2, [r7, #8]
 8007dfe:	8979      	ldrh	r1, [r7, #10]
 8007e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e02:	9301      	str	r3, [sp, #4]
 8007e04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e06:	9300      	str	r3, [sp, #0]
 8007e08:	4603      	mov	r3, r0
 8007e0a:	68f8      	ldr	r0, [r7, #12]
 8007e0c:	f000 fc4e 	bl	80086ac <I2C_RequestMemoryRead>
 8007e10:	4603      	mov	r3, r0
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d001      	beq.n	8007e1a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8007e16:	2301      	movs	r3, #1
 8007e18:	e1f8      	b.n	800820c <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d113      	bne.n	8007e4a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e22:	2300      	movs	r3, #0
 8007e24:	61fb      	str	r3, [r7, #28]
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	695b      	ldr	r3, [r3, #20]
 8007e2c:	61fb      	str	r3, [r7, #28]
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	699b      	ldr	r3, [r3, #24]
 8007e34:	61fb      	str	r3, [r7, #28]
 8007e36:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	681a      	ldr	r2, [r3, #0]
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007e46:	601a      	str	r2, [r3, #0]
 8007e48:	e1cc      	b.n	80081e4 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e4e:	2b01      	cmp	r3, #1
 8007e50:	d11e      	bne.n	8007e90 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	681a      	ldr	r2, [r3, #0]
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007e60:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007e62:	b672      	cpsid	i
}
 8007e64:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e66:	2300      	movs	r3, #0
 8007e68:	61bb      	str	r3, [r7, #24]
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	695b      	ldr	r3, [r3, #20]
 8007e70:	61bb      	str	r3, [r7, #24]
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	699b      	ldr	r3, [r3, #24]
 8007e78:	61bb      	str	r3, [r7, #24]
 8007e7a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	681a      	ldr	r2, [r3, #0]
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007e8a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007e8c:	b662      	cpsie	i
}
 8007e8e:	e035      	b.n	8007efc <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e94:	2b02      	cmp	r3, #2
 8007e96:	d11e      	bne.n	8007ed6 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	681a      	ldr	r2, [r3, #0]
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007ea6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007ea8:	b672      	cpsid	i
}
 8007eaa:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007eac:	2300      	movs	r3, #0
 8007eae:	617b      	str	r3, [r7, #20]
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	695b      	ldr	r3, [r3, #20]
 8007eb6:	617b      	str	r3, [r7, #20]
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	699b      	ldr	r3, [r3, #24]
 8007ebe:	617b      	str	r3, [r7, #20]
 8007ec0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	681a      	ldr	r2, [r3, #0]
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ed0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007ed2:	b662      	cpsie	i
}
 8007ed4:	e012      	b.n	8007efc <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	681a      	ldr	r2, [r3, #0]
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007ee4:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	613b      	str	r3, [r7, #16]
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	695b      	ldr	r3, [r3, #20]
 8007ef0:	613b      	str	r3, [r7, #16]
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	699b      	ldr	r3, [r3, #24]
 8007ef8:	613b      	str	r3, [r7, #16]
 8007efa:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8007efc:	e172      	b.n	80081e4 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f02:	2b03      	cmp	r3, #3
 8007f04:	f200 811f 	bhi.w	8008146 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d123      	bne.n	8007f58 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007f10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f12:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007f14:	68f8      	ldr	r0, [r7, #12]
 8007f16:	f000 fe5b 	bl	8008bd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d001      	beq.n	8007f24 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8007f20:	2301      	movs	r3, #1
 8007f22:	e173      	b.n	800820c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	691a      	ldr	r2, [r3, #16]
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f2e:	b2d2      	uxtb	r2, r2
 8007f30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f36:	1c5a      	adds	r2, r3, #1
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f40:	3b01      	subs	r3, #1
 8007f42:	b29a      	uxth	r2, r3
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f4c:	b29b      	uxth	r3, r3
 8007f4e:	3b01      	subs	r3, #1
 8007f50:	b29a      	uxth	r2, r3
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007f56:	e145      	b.n	80081e4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f5c:	2b02      	cmp	r3, #2
 8007f5e:	d152      	bne.n	8008006 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f62:	9300      	str	r3, [sp, #0]
 8007f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f66:	2200      	movs	r2, #0
 8007f68:	4906      	ldr	r1, [pc, #24]	@ (8007f84 <HAL_I2C_Mem_Read+0x24c>)
 8007f6a:	68f8      	ldr	r0, [r7, #12]
 8007f6c:	f000 fc86 	bl	800887c <I2C_WaitOnFlagUntilTimeout>
 8007f70:	4603      	mov	r3, r0
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d008      	beq.n	8007f88 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8007f76:	2301      	movs	r3, #1
 8007f78:	e148      	b.n	800820c <HAL_I2C_Mem_Read+0x4d4>
 8007f7a:	bf00      	nop
 8007f7c:	00100002 	.word	0x00100002
 8007f80:	ffff0000 	.word	0xffff0000
 8007f84:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8007f88:	b672      	cpsid	i
}
 8007f8a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	681a      	ldr	r2, [r3, #0]
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007f9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	691a      	ldr	r2, [r3, #16]
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fa6:	b2d2      	uxtb	r2, r2
 8007fa8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fae:	1c5a      	adds	r2, r3, #1
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fb8:	3b01      	subs	r3, #1
 8007fba:	b29a      	uxth	r2, r3
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	3b01      	subs	r3, #1
 8007fc8:	b29a      	uxth	r2, r3
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8007fce:	b662      	cpsie	i
}
 8007fd0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	691a      	ldr	r2, [r3, #16]
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fdc:	b2d2      	uxtb	r2, r2
 8007fde:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fe4:	1c5a      	adds	r2, r3, #1
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fee:	3b01      	subs	r3, #1
 8007ff0:	b29a      	uxth	r2, r3
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	3b01      	subs	r3, #1
 8007ffe:	b29a      	uxth	r2, r3
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008004:	e0ee      	b.n	80081e4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008008:	9300      	str	r3, [sp, #0]
 800800a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800800c:	2200      	movs	r2, #0
 800800e:	4981      	ldr	r1, [pc, #516]	@ (8008214 <HAL_I2C_Mem_Read+0x4dc>)
 8008010:	68f8      	ldr	r0, [r7, #12]
 8008012:	f000 fc33 	bl	800887c <I2C_WaitOnFlagUntilTimeout>
 8008016:	4603      	mov	r3, r0
 8008018:	2b00      	cmp	r3, #0
 800801a:	d001      	beq.n	8008020 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 800801c:	2301      	movs	r3, #1
 800801e:	e0f5      	b.n	800820c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	681a      	ldr	r2, [r3, #0]
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800802e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8008030:	b672      	cpsid	i
}
 8008032:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	691a      	ldr	r2, [r3, #16]
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800803e:	b2d2      	uxtb	r2, r2
 8008040:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008046:	1c5a      	adds	r2, r3, #1
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008050:	3b01      	subs	r3, #1
 8008052:	b29a      	uxth	r2, r3
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800805c:	b29b      	uxth	r3, r3
 800805e:	3b01      	subs	r3, #1
 8008060:	b29a      	uxth	r2, r3
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8008066:	4b6c      	ldr	r3, [pc, #432]	@ (8008218 <HAL_I2C_Mem_Read+0x4e0>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	08db      	lsrs	r3, r3, #3
 800806c:	4a6b      	ldr	r2, [pc, #428]	@ (800821c <HAL_I2C_Mem_Read+0x4e4>)
 800806e:	fba2 2303 	umull	r2, r3, r2, r3
 8008072:	0a1a      	lsrs	r2, r3, #8
 8008074:	4613      	mov	r3, r2
 8008076:	009b      	lsls	r3, r3, #2
 8008078:	4413      	add	r3, r2
 800807a:	00da      	lsls	r2, r3, #3
 800807c:	1ad3      	subs	r3, r2, r3
 800807e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8008080:	6a3b      	ldr	r3, [r7, #32]
 8008082:	3b01      	subs	r3, #1
 8008084:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8008086:	6a3b      	ldr	r3, [r7, #32]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d118      	bne.n	80080be <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	2200      	movs	r2, #0
 8008090:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	2220      	movs	r2, #32
 8008096:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	2200      	movs	r2, #0
 800809e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080a6:	f043 0220 	orr.w	r2, r3, #32
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80080ae:	b662      	cpsie	i
}
 80080b0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2200      	movs	r2, #0
 80080b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80080ba:	2301      	movs	r3, #1
 80080bc:	e0a6      	b.n	800820c <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	695b      	ldr	r3, [r3, #20]
 80080c4:	f003 0304 	and.w	r3, r3, #4
 80080c8:	2b04      	cmp	r3, #4
 80080ca:	d1d9      	bne.n	8008080 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	681a      	ldr	r2, [r3, #0]
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80080da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	691a      	ldr	r2, [r3, #16]
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080e6:	b2d2      	uxtb	r2, r2
 80080e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080ee:	1c5a      	adds	r2, r3, #1
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080f8:	3b01      	subs	r3, #1
 80080fa:	b29a      	uxth	r2, r3
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008104:	b29b      	uxth	r3, r3
 8008106:	3b01      	subs	r3, #1
 8008108:	b29a      	uxth	r2, r3
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800810e:	b662      	cpsie	i
}
 8008110:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	691a      	ldr	r2, [r3, #16]
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800811c:	b2d2      	uxtb	r2, r2
 800811e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008124:	1c5a      	adds	r2, r3, #1
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800812e:	3b01      	subs	r3, #1
 8008130:	b29a      	uxth	r2, r3
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800813a:	b29b      	uxth	r3, r3
 800813c:	3b01      	subs	r3, #1
 800813e:	b29a      	uxth	r2, r3
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008144:	e04e      	b.n	80081e4 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008146:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008148:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800814a:	68f8      	ldr	r0, [r7, #12]
 800814c:	f000 fd40 	bl	8008bd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008150:	4603      	mov	r3, r0
 8008152:	2b00      	cmp	r3, #0
 8008154:	d001      	beq.n	800815a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8008156:	2301      	movs	r3, #1
 8008158:	e058      	b.n	800820c <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	691a      	ldr	r2, [r3, #16]
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008164:	b2d2      	uxtb	r2, r2
 8008166:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800816c:	1c5a      	adds	r2, r3, #1
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008176:	3b01      	subs	r3, #1
 8008178:	b29a      	uxth	r2, r3
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008182:	b29b      	uxth	r3, r3
 8008184:	3b01      	subs	r3, #1
 8008186:	b29a      	uxth	r2, r3
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	695b      	ldr	r3, [r3, #20]
 8008192:	f003 0304 	and.w	r3, r3, #4
 8008196:	2b04      	cmp	r3, #4
 8008198:	d124      	bne.n	80081e4 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800819e:	2b03      	cmp	r3, #3
 80081a0:	d107      	bne.n	80081b2 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	681a      	ldr	r2, [r3, #0]
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80081b0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	691a      	ldr	r2, [r3, #16]
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081bc:	b2d2      	uxtb	r2, r2
 80081be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081c4:	1c5a      	adds	r2, r3, #1
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081ce:	3b01      	subs	r3, #1
 80081d0:	b29a      	uxth	r2, r3
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081da:	b29b      	uxth	r3, r3
 80081dc:	3b01      	subs	r3, #1
 80081de:	b29a      	uxth	r2, r3
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	f47f ae88 	bne.w	8007efe <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2220      	movs	r2, #32
 80081f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	2200      	movs	r2, #0
 80081fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	2200      	movs	r2, #0
 8008202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8008206:	2300      	movs	r3, #0
 8008208:	e000      	b.n	800820c <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 800820a:	2302      	movs	r3, #2
  }
}
 800820c:	4618      	mov	r0, r3
 800820e:	3728      	adds	r7, #40	@ 0x28
 8008210:	46bd      	mov	sp, r7
 8008212:	bd80      	pop	{r7, pc}
 8008214:	00010004 	.word	0x00010004
 8008218:	20000034 	.word	0x20000034
 800821c:	14f8b589 	.word	0x14f8b589

08008220 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b08a      	sub	sp, #40	@ 0x28
 8008224:	af02      	add	r7, sp, #8
 8008226:	60f8      	str	r0, [r7, #12]
 8008228:	607a      	str	r2, [r7, #4]
 800822a:	603b      	str	r3, [r7, #0]
 800822c:	460b      	mov	r3, r1
 800822e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8008230:	f7fe f8c2 	bl	80063b8 <HAL_GetTick>
 8008234:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8008236:	2300      	movs	r3, #0
 8008238:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008240:	b2db      	uxtb	r3, r3
 8008242:	2b20      	cmp	r3, #32
 8008244:	f040 8111 	bne.w	800846a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008248:	69fb      	ldr	r3, [r7, #28]
 800824a:	9300      	str	r3, [sp, #0]
 800824c:	2319      	movs	r3, #25
 800824e:	2201      	movs	r2, #1
 8008250:	4988      	ldr	r1, [pc, #544]	@ (8008474 <HAL_I2C_IsDeviceReady+0x254>)
 8008252:	68f8      	ldr	r0, [r7, #12]
 8008254:	f000 fb12 	bl	800887c <I2C_WaitOnFlagUntilTimeout>
 8008258:	4603      	mov	r3, r0
 800825a:	2b00      	cmp	r3, #0
 800825c:	d001      	beq.n	8008262 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800825e:	2302      	movs	r3, #2
 8008260:	e104      	b.n	800846c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008268:	2b01      	cmp	r3, #1
 800826a:	d101      	bne.n	8008270 <HAL_I2C_IsDeviceReady+0x50>
 800826c:	2302      	movs	r3, #2
 800826e:	e0fd      	b.n	800846c <HAL_I2C_IsDeviceReady+0x24c>
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	2201      	movs	r2, #1
 8008274:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f003 0301 	and.w	r3, r3, #1
 8008282:	2b01      	cmp	r3, #1
 8008284:	d007      	beq.n	8008296 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f042 0201 	orr.w	r2, r2, #1
 8008294:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	681a      	ldr	r2, [r3, #0]
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80082a4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	2224      	movs	r2, #36	@ 0x24
 80082aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	2200      	movs	r2, #0
 80082b2:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	4a70      	ldr	r2, [pc, #448]	@ (8008478 <HAL_I2C_IsDeviceReady+0x258>)
 80082b8:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	681a      	ldr	r2, [r3, #0]
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80082c8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80082ca:	69fb      	ldr	r3, [r7, #28]
 80082cc:	9300      	str	r3, [sp, #0]
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	2200      	movs	r2, #0
 80082d2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80082d6:	68f8      	ldr	r0, [r7, #12]
 80082d8:	f000 fad0 	bl	800887c <I2C_WaitOnFlagUntilTimeout>
 80082dc:	4603      	mov	r3, r0
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d00d      	beq.n	80082fe <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80082f0:	d103      	bne.n	80082fa <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80082f8:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80082fa:	2303      	movs	r3, #3
 80082fc:	e0b6      	b.n	800846c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80082fe:	897b      	ldrh	r3, [r7, #10]
 8008300:	b2db      	uxtb	r3, r3
 8008302:	461a      	mov	r2, r3
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800830c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800830e:	f7fe f853 	bl	80063b8 <HAL_GetTick>
 8008312:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	695b      	ldr	r3, [r3, #20]
 800831a:	f003 0302 	and.w	r3, r3, #2
 800831e:	2b02      	cmp	r3, #2
 8008320:	bf0c      	ite	eq
 8008322:	2301      	moveq	r3, #1
 8008324:	2300      	movne	r3, #0
 8008326:	b2db      	uxtb	r3, r3
 8008328:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	695b      	ldr	r3, [r3, #20]
 8008330:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008334:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008338:	bf0c      	ite	eq
 800833a:	2301      	moveq	r3, #1
 800833c:	2300      	movne	r3, #0
 800833e:	b2db      	uxtb	r3, r3
 8008340:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8008342:	e025      	b.n	8008390 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008344:	f7fe f838 	bl	80063b8 <HAL_GetTick>
 8008348:	4602      	mov	r2, r0
 800834a:	69fb      	ldr	r3, [r7, #28]
 800834c:	1ad3      	subs	r3, r2, r3
 800834e:	683a      	ldr	r2, [r7, #0]
 8008350:	429a      	cmp	r2, r3
 8008352:	d302      	bcc.n	800835a <HAL_I2C_IsDeviceReady+0x13a>
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d103      	bne.n	8008362 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	22a0      	movs	r2, #160	@ 0xa0
 800835e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	695b      	ldr	r3, [r3, #20]
 8008368:	f003 0302 	and.w	r3, r3, #2
 800836c:	2b02      	cmp	r3, #2
 800836e:	bf0c      	ite	eq
 8008370:	2301      	moveq	r3, #1
 8008372:	2300      	movne	r3, #0
 8008374:	b2db      	uxtb	r3, r3
 8008376:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	695b      	ldr	r3, [r3, #20]
 800837e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008382:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008386:	bf0c      	ite	eq
 8008388:	2301      	moveq	r3, #1
 800838a:	2300      	movne	r3, #0
 800838c:	b2db      	uxtb	r3, r3
 800838e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008396:	b2db      	uxtb	r3, r3
 8008398:	2ba0      	cmp	r3, #160	@ 0xa0
 800839a:	d005      	beq.n	80083a8 <HAL_I2C_IsDeviceReady+0x188>
 800839c:	7dfb      	ldrb	r3, [r7, #23]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d102      	bne.n	80083a8 <HAL_I2C_IsDeviceReady+0x188>
 80083a2:	7dbb      	ldrb	r3, [r7, #22]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d0cd      	beq.n	8008344 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2220      	movs	r2, #32
 80083ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	695b      	ldr	r3, [r3, #20]
 80083b6:	f003 0302 	and.w	r3, r3, #2
 80083ba:	2b02      	cmp	r3, #2
 80083bc:	d129      	bne.n	8008412 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	681a      	ldr	r2, [r3, #0]
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80083cc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80083ce:	2300      	movs	r3, #0
 80083d0:	613b      	str	r3, [r7, #16]
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	695b      	ldr	r3, [r3, #20]
 80083d8:	613b      	str	r3, [r7, #16]
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	699b      	ldr	r3, [r3, #24]
 80083e0:	613b      	str	r3, [r7, #16]
 80083e2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80083e4:	69fb      	ldr	r3, [r7, #28]
 80083e6:	9300      	str	r3, [sp, #0]
 80083e8:	2319      	movs	r3, #25
 80083ea:	2201      	movs	r2, #1
 80083ec:	4921      	ldr	r1, [pc, #132]	@ (8008474 <HAL_I2C_IsDeviceReady+0x254>)
 80083ee:	68f8      	ldr	r0, [r7, #12]
 80083f0:	f000 fa44 	bl	800887c <I2C_WaitOnFlagUntilTimeout>
 80083f4:	4603      	mov	r3, r0
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d001      	beq.n	80083fe <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80083fa:	2301      	movs	r3, #1
 80083fc:	e036      	b.n	800846c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	2220      	movs	r2, #32
 8008402:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	2200      	movs	r2, #0
 800840a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800840e:	2300      	movs	r3, #0
 8008410:	e02c      	b.n	800846c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	681a      	ldr	r2, [r3, #0]
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008420:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800842a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800842c:	69fb      	ldr	r3, [r7, #28]
 800842e:	9300      	str	r3, [sp, #0]
 8008430:	2319      	movs	r3, #25
 8008432:	2201      	movs	r2, #1
 8008434:	490f      	ldr	r1, [pc, #60]	@ (8008474 <HAL_I2C_IsDeviceReady+0x254>)
 8008436:	68f8      	ldr	r0, [r7, #12]
 8008438:	f000 fa20 	bl	800887c <I2C_WaitOnFlagUntilTimeout>
 800843c:	4603      	mov	r3, r0
 800843e:	2b00      	cmp	r3, #0
 8008440:	d001      	beq.n	8008446 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8008442:	2301      	movs	r3, #1
 8008444:	e012      	b.n	800846c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8008446:	69bb      	ldr	r3, [r7, #24]
 8008448:	3301      	adds	r3, #1
 800844a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800844c:	69ba      	ldr	r2, [r7, #24]
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	429a      	cmp	r2, r3
 8008452:	f4ff af32 	bcc.w	80082ba <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	2220      	movs	r2, #32
 800845a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	2200      	movs	r2, #0
 8008462:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8008466:	2301      	movs	r3, #1
 8008468:	e000      	b.n	800846c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800846a:	2302      	movs	r3, #2
  }
}
 800846c:	4618      	mov	r0, r3
 800846e:	3720      	adds	r7, #32
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}
 8008474:	00100002 	.word	0x00100002
 8008478:	ffff0000 	.word	0xffff0000

0800847c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b088      	sub	sp, #32
 8008480:	af02      	add	r7, sp, #8
 8008482:	60f8      	str	r0, [r7, #12]
 8008484:	607a      	str	r2, [r7, #4]
 8008486:	603b      	str	r3, [r7, #0]
 8008488:	460b      	mov	r3, r1
 800848a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008490:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	2b08      	cmp	r3, #8
 8008496:	d006      	beq.n	80084a6 <I2C_MasterRequestWrite+0x2a>
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	2b01      	cmp	r3, #1
 800849c:	d003      	beq.n	80084a6 <I2C_MasterRequestWrite+0x2a>
 800849e:	697b      	ldr	r3, [r7, #20]
 80084a0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80084a4:	d108      	bne.n	80084b8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	681a      	ldr	r2, [r3, #0]
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80084b4:	601a      	str	r2, [r3, #0]
 80084b6:	e00b      	b.n	80084d0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084bc:	2b12      	cmp	r3, #18
 80084be:	d107      	bne.n	80084d0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	681a      	ldr	r2, [r3, #0]
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80084ce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	9300      	str	r3, [sp, #0]
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2200      	movs	r2, #0
 80084d8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80084dc:	68f8      	ldr	r0, [r7, #12]
 80084de:	f000 f9cd 	bl	800887c <I2C_WaitOnFlagUntilTimeout>
 80084e2:	4603      	mov	r3, r0
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d00d      	beq.n	8008504 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084f6:	d103      	bne.n	8008500 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80084fe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008500:	2303      	movs	r3, #3
 8008502:	e035      	b.n	8008570 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	691b      	ldr	r3, [r3, #16]
 8008508:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800850c:	d108      	bne.n	8008520 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800850e:	897b      	ldrh	r3, [r7, #10]
 8008510:	b2db      	uxtb	r3, r3
 8008512:	461a      	mov	r2, r3
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800851c:	611a      	str	r2, [r3, #16]
 800851e:	e01b      	b.n	8008558 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008520:	897b      	ldrh	r3, [r7, #10]
 8008522:	11db      	asrs	r3, r3, #7
 8008524:	b2db      	uxtb	r3, r3
 8008526:	f003 0306 	and.w	r3, r3, #6
 800852a:	b2db      	uxtb	r3, r3
 800852c:	f063 030f 	orn	r3, r3, #15
 8008530:	b2da      	uxtb	r2, r3
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	687a      	ldr	r2, [r7, #4]
 800853c:	490e      	ldr	r1, [pc, #56]	@ (8008578 <I2C_MasterRequestWrite+0xfc>)
 800853e:	68f8      	ldr	r0, [r7, #12]
 8008540:	f000 fa16 	bl	8008970 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008544:	4603      	mov	r3, r0
 8008546:	2b00      	cmp	r3, #0
 8008548:	d001      	beq.n	800854e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800854a:	2301      	movs	r3, #1
 800854c:	e010      	b.n	8008570 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800854e:	897b      	ldrh	r3, [r7, #10]
 8008550:	b2da      	uxtb	r2, r3
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	687a      	ldr	r2, [r7, #4]
 800855c:	4907      	ldr	r1, [pc, #28]	@ (800857c <I2C_MasterRequestWrite+0x100>)
 800855e:	68f8      	ldr	r0, [r7, #12]
 8008560:	f000 fa06 	bl	8008970 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008564:	4603      	mov	r3, r0
 8008566:	2b00      	cmp	r3, #0
 8008568:	d001      	beq.n	800856e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800856a:	2301      	movs	r3, #1
 800856c:	e000      	b.n	8008570 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800856e:	2300      	movs	r3, #0
}
 8008570:	4618      	mov	r0, r3
 8008572:	3718      	adds	r7, #24
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}
 8008578:	00010008 	.word	0x00010008
 800857c:	00010002 	.word	0x00010002

08008580 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b088      	sub	sp, #32
 8008584:	af02      	add	r7, sp, #8
 8008586:	60f8      	str	r0, [r7, #12]
 8008588:	4608      	mov	r0, r1
 800858a:	4611      	mov	r1, r2
 800858c:	461a      	mov	r2, r3
 800858e:	4603      	mov	r3, r0
 8008590:	817b      	strh	r3, [r7, #10]
 8008592:	460b      	mov	r3, r1
 8008594:	813b      	strh	r3, [r7, #8]
 8008596:	4613      	mov	r3, r2
 8008598:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	681a      	ldr	r2, [r3, #0]
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80085a8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80085aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085ac:	9300      	str	r3, [sp, #0]
 80085ae:	6a3b      	ldr	r3, [r7, #32]
 80085b0:	2200      	movs	r2, #0
 80085b2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80085b6:	68f8      	ldr	r0, [r7, #12]
 80085b8:	f000 f960 	bl	800887c <I2C_WaitOnFlagUntilTimeout>
 80085bc:	4603      	mov	r3, r0
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d00d      	beq.n	80085de <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085d0:	d103      	bne.n	80085da <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80085d8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80085da:	2303      	movs	r3, #3
 80085dc:	e05f      	b.n	800869e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80085de:	897b      	ldrh	r3, [r7, #10]
 80085e0:	b2db      	uxtb	r3, r3
 80085e2:	461a      	mov	r2, r3
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80085ec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80085ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085f0:	6a3a      	ldr	r2, [r7, #32]
 80085f2:	492d      	ldr	r1, [pc, #180]	@ (80086a8 <I2C_RequestMemoryWrite+0x128>)
 80085f4:	68f8      	ldr	r0, [r7, #12]
 80085f6:	f000 f9bb 	bl	8008970 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80085fa:	4603      	mov	r3, r0
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d001      	beq.n	8008604 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008600:	2301      	movs	r3, #1
 8008602:	e04c      	b.n	800869e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008604:	2300      	movs	r3, #0
 8008606:	617b      	str	r3, [r7, #20]
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	695b      	ldr	r3, [r3, #20]
 800860e:	617b      	str	r3, [r7, #20]
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	699b      	ldr	r3, [r3, #24]
 8008616:	617b      	str	r3, [r7, #20]
 8008618:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800861a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800861c:	6a39      	ldr	r1, [r7, #32]
 800861e:	68f8      	ldr	r0, [r7, #12]
 8008620:	f000 fa46 	bl	8008ab0 <I2C_WaitOnTXEFlagUntilTimeout>
 8008624:	4603      	mov	r3, r0
 8008626:	2b00      	cmp	r3, #0
 8008628:	d00d      	beq.n	8008646 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800862e:	2b04      	cmp	r3, #4
 8008630:	d107      	bne.n	8008642 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	681a      	ldr	r2, [r3, #0]
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008640:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008642:	2301      	movs	r3, #1
 8008644:	e02b      	b.n	800869e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008646:	88fb      	ldrh	r3, [r7, #6]
 8008648:	2b01      	cmp	r3, #1
 800864a:	d105      	bne.n	8008658 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800864c:	893b      	ldrh	r3, [r7, #8]
 800864e:	b2da      	uxtb	r2, r3
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	611a      	str	r2, [r3, #16]
 8008656:	e021      	b.n	800869c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008658:	893b      	ldrh	r3, [r7, #8]
 800865a:	0a1b      	lsrs	r3, r3, #8
 800865c:	b29b      	uxth	r3, r3
 800865e:	b2da      	uxtb	r2, r3
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008666:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008668:	6a39      	ldr	r1, [r7, #32]
 800866a:	68f8      	ldr	r0, [r7, #12]
 800866c:	f000 fa20 	bl	8008ab0 <I2C_WaitOnTXEFlagUntilTimeout>
 8008670:	4603      	mov	r3, r0
 8008672:	2b00      	cmp	r3, #0
 8008674:	d00d      	beq.n	8008692 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800867a:	2b04      	cmp	r3, #4
 800867c:	d107      	bne.n	800868e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	681a      	ldr	r2, [r3, #0]
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800868c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800868e:	2301      	movs	r3, #1
 8008690:	e005      	b.n	800869e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008692:	893b      	ldrh	r3, [r7, #8]
 8008694:	b2da      	uxtb	r2, r3
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800869c:	2300      	movs	r3, #0
}
 800869e:	4618      	mov	r0, r3
 80086a0:	3718      	adds	r7, #24
 80086a2:	46bd      	mov	sp, r7
 80086a4:	bd80      	pop	{r7, pc}
 80086a6:	bf00      	nop
 80086a8:	00010002 	.word	0x00010002

080086ac <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b088      	sub	sp, #32
 80086b0:	af02      	add	r7, sp, #8
 80086b2:	60f8      	str	r0, [r7, #12]
 80086b4:	4608      	mov	r0, r1
 80086b6:	4611      	mov	r1, r2
 80086b8:	461a      	mov	r2, r3
 80086ba:	4603      	mov	r3, r0
 80086bc:	817b      	strh	r3, [r7, #10]
 80086be:	460b      	mov	r3, r1
 80086c0:	813b      	strh	r3, [r7, #8]
 80086c2:	4613      	mov	r3, r2
 80086c4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	681a      	ldr	r2, [r3, #0]
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80086d4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	681a      	ldr	r2, [r3, #0]
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80086e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80086e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086e8:	9300      	str	r3, [sp, #0]
 80086ea:	6a3b      	ldr	r3, [r7, #32]
 80086ec:	2200      	movs	r2, #0
 80086ee:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80086f2:	68f8      	ldr	r0, [r7, #12]
 80086f4:	f000 f8c2 	bl	800887c <I2C_WaitOnFlagUntilTimeout>
 80086f8:	4603      	mov	r3, r0
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d00d      	beq.n	800871a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008708:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800870c:	d103      	bne.n	8008716 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008714:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008716:	2303      	movs	r3, #3
 8008718:	e0aa      	b.n	8008870 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800871a:	897b      	ldrh	r3, [r7, #10]
 800871c:	b2db      	uxtb	r3, r3
 800871e:	461a      	mov	r2, r3
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008728:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800872a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800872c:	6a3a      	ldr	r2, [r7, #32]
 800872e:	4952      	ldr	r1, [pc, #328]	@ (8008878 <I2C_RequestMemoryRead+0x1cc>)
 8008730:	68f8      	ldr	r0, [r7, #12]
 8008732:	f000 f91d 	bl	8008970 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008736:	4603      	mov	r3, r0
 8008738:	2b00      	cmp	r3, #0
 800873a:	d001      	beq.n	8008740 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800873c:	2301      	movs	r3, #1
 800873e:	e097      	b.n	8008870 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008740:	2300      	movs	r3, #0
 8008742:	617b      	str	r3, [r7, #20]
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	695b      	ldr	r3, [r3, #20]
 800874a:	617b      	str	r3, [r7, #20]
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	699b      	ldr	r3, [r3, #24]
 8008752:	617b      	str	r3, [r7, #20]
 8008754:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008756:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008758:	6a39      	ldr	r1, [r7, #32]
 800875a:	68f8      	ldr	r0, [r7, #12]
 800875c:	f000 f9a8 	bl	8008ab0 <I2C_WaitOnTXEFlagUntilTimeout>
 8008760:	4603      	mov	r3, r0
 8008762:	2b00      	cmp	r3, #0
 8008764:	d00d      	beq.n	8008782 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800876a:	2b04      	cmp	r3, #4
 800876c:	d107      	bne.n	800877e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	681a      	ldr	r2, [r3, #0]
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800877c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800877e:	2301      	movs	r3, #1
 8008780:	e076      	b.n	8008870 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008782:	88fb      	ldrh	r3, [r7, #6]
 8008784:	2b01      	cmp	r3, #1
 8008786:	d105      	bne.n	8008794 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008788:	893b      	ldrh	r3, [r7, #8]
 800878a:	b2da      	uxtb	r2, r3
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	611a      	str	r2, [r3, #16]
 8008792:	e021      	b.n	80087d8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008794:	893b      	ldrh	r3, [r7, #8]
 8008796:	0a1b      	lsrs	r3, r3, #8
 8008798:	b29b      	uxth	r3, r3
 800879a:	b2da      	uxtb	r2, r3
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80087a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087a4:	6a39      	ldr	r1, [r7, #32]
 80087a6:	68f8      	ldr	r0, [r7, #12]
 80087a8:	f000 f982 	bl	8008ab0 <I2C_WaitOnTXEFlagUntilTimeout>
 80087ac:	4603      	mov	r3, r0
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d00d      	beq.n	80087ce <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087b6:	2b04      	cmp	r3, #4
 80087b8:	d107      	bne.n	80087ca <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	681a      	ldr	r2, [r3, #0]
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80087c8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80087ca:	2301      	movs	r3, #1
 80087cc:	e050      	b.n	8008870 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80087ce:	893b      	ldrh	r3, [r7, #8]
 80087d0:	b2da      	uxtb	r2, r3
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80087d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087da:	6a39      	ldr	r1, [r7, #32]
 80087dc:	68f8      	ldr	r0, [r7, #12]
 80087de:	f000 f967 	bl	8008ab0 <I2C_WaitOnTXEFlagUntilTimeout>
 80087e2:	4603      	mov	r3, r0
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d00d      	beq.n	8008804 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087ec:	2b04      	cmp	r3, #4
 80087ee:	d107      	bne.n	8008800 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	681a      	ldr	r2, [r3, #0]
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80087fe:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008800:	2301      	movs	r3, #1
 8008802:	e035      	b.n	8008870 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	681a      	ldr	r2, [r3, #0]
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008812:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008816:	9300      	str	r3, [sp, #0]
 8008818:	6a3b      	ldr	r3, [r7, #32]
 800881a:	2200      	movs	r2, #0
 800881c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008820:	68f8      	ldr	r0, [r7, #12]
 8008822:	f000 f82b 	bl	800887c <I2C_WaitOnFlagUntilTimeout>
 8008826:	4603      	mov	r3, r0
 8008828:	2b00      	cmp	r3, #0
 800882a:	d00d      	beq.n	8008848 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008836:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800883a:	d103      	bne.n	8008844 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008842:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008844:	2303      	movs	r3, #3
 8008846:	e013      	b.n	8008870 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008848:	897b      	ldrh	r3, [r7, #10]
 800884a:	b2db      	uxtb	r3, r3
 800884c:	f043 0301 	orr.w	r3, r3, #1
 8008850:	b2da      	uxtb	r2, r3
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800885a:	6a3a      	ldr	r2, [r7, #32]
 800885c:	4906      	ldr	r1, [pc, #24]	@ (8008878 <I2C_RequestMemoryRead+0x1cc>)
 800885e:	68f8      	ldr	r0, [r7, #12]
 8008860:	f000 f886 	bl	8008970 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008864:	4603      	mov	r3, r0
 8008866:	2b00      	cmp	r3, #0
 8008868:	d001      	beq.n	800886e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800886a:	2301      	movs	r3, #1
 800886c:	e000      	b.n	8008870 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800886e:	2300      	movs	r3, #0
}
 8008870:	4618      	mov	r0, r3
 8008872:	3718      	adds	r7, #24
 8008874:	46bd      	mov	sp, r7
 8008876:	bd80      	pop	{r7, pc}
 8008878:	00010002 	.word	0x00010002

0800887c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b084      	sub	sp, #16
 8008880:	af00      	add	r7, sp, #0
 8008882:	60f8      	str	r0, [r7, #12]
 8008884:	60b9      	str	r1, [r7, #8]
 8008886:	603b      	str	r3, [r7, #0]
 8008888:	4613      	mov	r3, r2
 800888a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800888c:	e048      	b.n	8008920 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008894:	d044      	beq.n	8008920 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008896:	f7fd fd8f 	bl	80063b8 <HAL_GetTick>
 800889a:	4602      	mov	r2, r0
 800889c:	69bb      	ldr	r3, [r7, #24]
 800889e:	1ad3      	subs	r3, r2, r3
 80088a0:	683a      	ldr	r2, [r7, #0]
 80088a2:	429a      	cmp	r2, r3
 80088a4:	d302      	bcc.n	80088ac <I2C_WaitOnFlagUntilTimeout+0x30>
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d139      	bne.n	8008920 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	0c1b      	lsrs	r3, r3, #16
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	2b01      	cmp	r3, #1
 80088b4:	d10d      	bne.n	80088d2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	695b      	ldr	r3, [r3, #20]
 80088bc:	43da      	mvns	r2, r3
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	4013      	ands	r3, r2
 80088c2:	b29b      	uxth	r3, r3
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	bf0c      	ite	eq
 80088c8:	2301      	moveq	r3, #1
 80088ca:	2300      	movne	r3, #0
 80088cc:	b2db      	uxtb	r3, r3
 80088ce:	461a      	mov	r2, r3
 80088d0:	e00c      	b.n	80088ec <I2C_WaitOnFlagUntilTimeout+0x70>
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	699b      	ldr	r3, [r3, #24]
 80088d8:	43da      	mvns	r2, r3
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	4013      	ands	r3, r2
 80088de:	b29b      	uxth	r3, r3
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	bf0c      	ite	eq
 80088e4:	2301      	moveq	r3, #1
 80088e6:	2300      	movne	r3, #0
 80088e8:	b2db      	uxtb	r3, r3
 80088ea:	461a      	mov	r2, r3
 80088ec:	79fb      	ldrb	r3, [r7, #7]
 80088ee:	429a      	cmp	r2, r3
 80088f0:	d116      	bne.n	8008920 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	2200      	movs	r2, #0
 80088f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	2220      	movs	r2, #32
 80088fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	2200      	movs	r2, #0
 8008904:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800890c:	f043 0220 	orr.w	r2, r3, #32
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	2200      	movs	r2, #0
 8008918:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800891c:	2301      	movs	r3, #1
 800891e:	e023      	b.n	8008968 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	0c1b      	lsrs	r3, r3, #16
 8008924:	b2db      	uxtb	r3, r3
 8008926:	2b01      	cmp	r3, #1
 8008928:	d10d      	bne.n	8008946 <I2C_WaitOnFlagUntilTimeout+0xca>
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	695b      	ldr	r3, [r3, #20]
 8008930:	43da      	mvns	r2, r3
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	4013      	ands	r3, r2
 8008936:	b29b      	uxth	r3, r3
 8008938:	2b00      	cmp	r3, #0
 800893a:	bf0c      	ite	eq
 800893c:	2301      	moveq	r3, #1
 800893e:	2300      	movne	r3, #0
 8008940:	b2db      	uxtb	r3, r3
 8008942:	461a      	mov	r2, r3
 8008944:	e00c      	b.n	8008960 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	699b      	ldr	r3, [r3, #24]
 800894c:	43da      	mvns	r2, r3
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	4013      	ands	r3, r2
 8008952:	b29b      	uxth	r3, r3
 8008954:	2b00      	cmp	r3, #0
 8008956:	bf0c      	ite	eq
 8008958:	2301      	moveq	r3, #1
 800895a:	2300      	movne	r3, #0
 800895c:	b2db      	uxtb	r3, r3
 800895e:	461a      	mov	r2, r3
 8008960:	79fb      	ldrb	r3, [r7, #7]
 8008962:	429a      	cmp	r2, r3
 8008964:	d093      	beq.n	800888e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008966:	2300      	movs	r3, #0
}
 8008968:	4618      	mov	r0, r3
 800896a:	3710      	adds	r7, #16
 800896c:	46bd      	mov	sp, r7
 800896e:	bd80      	pop	{r7, pc}

08008970 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b084      	sub	sp, #16
 8008974:	af00      	add	r7, sp, #0
 8008976:	60f8      	str	r0, [r7, #12]
 8008978:	60b9      	str	r1, [r7, #8]
 800897a:	607a      	str	r2, [r7, #4]
 800897c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800897e:	e071      	b.n	8008a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	695b      	ldr	r3, [r3, #20]
 8008986:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800898a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800898e:	d123      	bne.n	80089d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	681a      	ldr	r2, [r3, #0]
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800899e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80089a8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	2200      	movs	r2, #0
 80089ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	2220      	movs	r2, #32
 80089b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	2200      	movs	r2, #0
 80089bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089c4:	f043 0204 	orr.w	r2, r3, #4
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	2200      	movs	r2, #0
 80089d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80089d4:	2301      	movs	r3, #1
 80089d6:	e067      	b.n	8008aa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089de:	d041      	beq.n	8008a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089e0:	f7fd fcea 	bl	80063b8 <HAL_GetTick>
 80089e4:	4602      	mov	r2, r0
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	1ad3      	subs	r3, r2, r3
 80089ea:	687a      	ldr	r2, [r7, #4]
 80089ec:	429a      	cmp	r2, r3
 80089ee:	d302      	bcc.n	80089f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d136      	bne.n	8008a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	0c1b      	lsrs	r3, r3, #16
 80089fa:	b2db      	uxtb	r3, r3
 80089fc:	2b01      	cmp	r3, #1
 80089fe:	d10c      	bne.n	8008a1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	695b      	ldr	r3, [r3, #20]
 8008a06:	43da      	mvns	r2, r3
 8008a08:	68bb      	ldr	r3, [r7, #8]
 8008a0a:	4013      	ands	r3, r2
 8008a0c:	b29b      	uxth	r3, r3
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	bf14      	ite	ne
 8008a12:	2301      	movne	r3, #1
 8008a14:	2300      	moveq	r3, #0
 8008a16:	b2db      	uxtb	r3, r3
 8008a18:	e00b      	b.n	8008a32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	699b      	ldr	r3, [r3, #24]
 8008a20:	43da      	mvns	r2, r3
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	4013      	ands	r3, r2
 8008a26:	b29b      	uxth	r3, r3
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	bf14      	ite	ne
 8008a2c:	2301      	movne	r3, #1
 8008a2e:	2300      	moveq	r3, #0
 8008a30:	b2db      	uxtb	r3, r3
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d016      	beq.n	8008a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	2220      	movs	r2, #32
 8008a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	2200      	movs	r2, #0
 8008a48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a50:	f043 0220 	orr.w	r2, r3, #32
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008a60:	2301      	movs	r3, #1
 8008a62:	e021      	b.n	8008aa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	0c1b      	lsrs	r3, r3, #16
 8008a68:	b2db      	uxtb	r3, r3
 8008a6a:	2b01      	cmp	r3, #1
 8008a6c:	d10c      	bne.n	8008a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	695b      	ldr	r3, [r3, #20]
 8008a74:	43da      	mvns	r2, r3
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	4013      	ands	r3, r2
 8008a7a:	b29b      	uxth	r3, r3
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	bf14      	ite	ne
 8008a80:	2301      	movne	r3, #1
 8008a82:	2300      	moveq	r3, #0
 8008a84:	b2db      	uxtb	r3, r3
 8008a86:	e00b      	b.n	8008aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	699b      	ldr	r3, [r3, #24]
 8008a8e:	43da      	mvns	r2, r3
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	4013      	ands	r3, r2
 8008a94:	b29b      	uxth	r3, r3
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	bf14      	ite	ne
 8008a9a:	2301      	movne	r3, #1
 8008a9c:	2300      	moveq	r3, #0
 8008a9e:	b2db      	uxtb	r3, r3
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	f47f af6d 	bne.w	8008980 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8008aa6:	2300      	movs	r3, #0
}
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	3710      	adds	r7, #16
 8008aac:	46bd      	mov	sp, r7
 8008aae:	bd80      	pop	{r7, pc}

08008ab0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b084      	sub	sp, #16
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	60f8      	str	r0, [r7, #12]
 8008ab8:	60b9      	str	r1, [r7, #8]
 8008aba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008abc:	e034      	b.n	8008b28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008abe:	68f8      	ldr	r0, [r7, #12]
 8008ac0:	f000 f8e3 	bl	8008c8a <I2C_IsAcknowledgeFailed>
 8008ac4:	4603      	mov	r3, r0
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d001      	beq.n	8008ace <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008aca:	2301      	movs	r3, #1
 8008acc:	e034      	b.n	8008b38 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ad4:	d028      	beq.n	8008b28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ad6:	f7fd fc6f 	bl	80063b8 <HAL_GetTick>
 8008ada:	4602      	mov	r2, r0
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	1ad3      	subs	r3, r2, r3
 8008ae0:	68ba      	ldr	r2, [r7, #8]
 8008ae2:	429a      	cmp	r2, r3
 8008ae4:	d302      	bcc.n	8008aec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d11d      	bne.n	8008b28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	695b      	ldr	r3, [r3, #20]
 8008af2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008af6:	2b80      	cmp	r3, #128	@ 0x80
 8008af8:	d016      	beq.n	8008b28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	2200      	movs	r2, #0
 8008afe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	2220      	movs	r2, #32
 8008b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b14:	f043 0220 	orr.w	r2, r3, #32
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	2200      	movs	r2, #0
 8008b20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008b24:	2301      	movs	r3, #1
 8008b26:	e007      	b.n	8008b38 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	695b      	ldr	r3, [r3, #20]
 8008b2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b32:	2b80      	cmp	r3, #128	@ 0x80
 8008b34:	d1c3      	bne.n	8008abe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008b36:	2300      	movs	r3, #0
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	3710      	adds	r7, #16
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bd80      	pop	{r7, pc}

08008b40 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b084      	sub	sp, #16
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	60f8      	str	r0, [r7, #12]
 8008b48:	60b9      	str	r1, [r7, #8]
 8008b4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008b4c:	e034      	b.n	8008bb8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008b4e:	68f8      	ldr	r0, [r7, #12]
 8008b50:	f000 f89b 	bl	8008c8a <I2C_IsAcknowledgeFailed>
 8008b54:	4603      	mov	r3, r0
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d001      	beq.n	8008b5e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	e034      	b.n	8008bc8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b64:	d028      	beq.n	8008bb8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b66:	f7fd fc27 	bl	80063b8 <HAL_GetTick>
 8008b6a:	4602      	mov	r2, r0
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	1ad3      	subs	r3, r2, r3
 8008b70:	68ba      	ldr	r2, [r7, #8]
 8008b72:	429a      	cmp	r2, r3
 8008b74:	d302      	bcc.n	8008b7c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d11d      	bne.n	8008bb8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	695b      	ldr	r3, [r3, #20]
 8008b82:	f003 0304 	and.w	r3, r3, #4
 8008b86:	2b04      	cmp	r3, #4
 8008b88:	d016      	beq.n	8008bb8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	2220      	movs	r2, #32
 8008b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ba4:	f043 0220 	orr.w	r2, r3, #32
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	e007      	b.n	8008bc8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	695b      	ldr	r3, [r3, #20]
 8008bbe:	f003 0304 	and.w	r3, r3, #4
 8008bc2:	2b04      	cmp	r3, #4
 8008bc4:	d1c3      	bne.n	8008b4e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008bc6:	2300      	movs	r3, #0
}
 8008bc8:	4618      	mov	r0, r3
 8008bca:	3710      	adds	r7, #16
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	bd80      	pop	{r7, pc}

08008bd0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b084      	sub	sp, #16
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	60f8      	str	r0, [r7, #12]
 8008bd8:	60b9      	str	r1, [r7, #8]
 8008bda:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008bdc:	e049      	b.n	8008c72 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	695b      	ldr	r3, [r3, #20]
 8008be4:	f003 0310 	and.w	r3, r3, #16
 8008be8:	2b10      	cmp	r3, #16
 8008bea:	d119      	bne.n	8008c20 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f06f 0210 	mvn.w	r2, #16
 8008bf4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2220      	movs	r2, #32
 8008c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	2200      	movs	r2, #0
 8008c08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	2200      	movs	r2, #0
 8008c18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008c1c:	2301      	movs	r3, #1
 8008c1e:	e030      	b.n	8008c82 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c20:	f7fd fbca 	bl	80063b8 <HAL_GetTick>
 8008c24:	4602      	mov	r2, r0
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	1ad3      	subs	r3, r2, r3
 8008c2a:	68ba      	ldr	r2, [r7, #8]
 8008c2c:	429a      	cmp	r2, r3
 8008c2e:	d302      	bcc.n	8008c36 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d11d      	bne.n	8008c72 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	695b      	ldr	r3, [r3, #20]
 8008c3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c40:	2b40      	cmp	r3, #64	@ 0x40
 8008c42:	d016      	beq.n	8008c72 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	2200      	movs	r2, #0
 8008c48:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	2220      	movs	r2, #32
 8008c4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	2200      	movs	r2, #0
 8008c56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c5e:	f043 0220 	orr.w	r2, r3, #32
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	2200      	movs	r2, #0
 8008c6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8008c6e:	2301      	movs	r3, #1
 8008c70:	e007      	b.n	8008c82 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	695b      	ldr	r3, [r3, #20]
 8008c78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c7c:	2b40      	cmp	r3, #64	@ 0x40
 8008c7e:	d1ae      	bne.n	8008bde <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008c80:	2300      	movs	r3, #0
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3710      	adds	r7, #16
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}

08008c8a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008c8a:	b480      	push	{r7}
 8008c8c:	b083      	sub	sp, #12
 8008c8e:	af00      	add	r7, sp, #0
 8008c90:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	695b      	ldr	r3, [r3, #20]
 8008c98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ca0:	d11b      	bne.n	8008cda <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008caa:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2200      	movs	r2, #0
 8008cb0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2220      	movs	r2, #32
 8008cb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cc6:	f043 0204 	orr.w	r2, r3, #4
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	e000      	b.n	8008cdc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008cda:	2300      	movs	r3, #0
}
 8008cdc:	4618      	mov	r0, r3
 8008cde:	370c      	adds	r7, #12
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	bc80      	pop	{r7}
 8008ce4:	4770      	bx	lr
	...

08008ce8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b086      	sub	sp, #24
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d101      	bne.n	8008cfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	e272      	b.n	80091e0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f003 0301 	and.w	r3, r3, #1
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	f000 8087 	beq.w	8008e16 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008d08:	4b92      	ldr	r3, [pc, #584]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008d0a:	685b      	ldr	r3, [r3, #4]
 8008d0c:	f003 030c 	and.w	r3, r3, #12
 8008d10:	2b04      	cmp	r3, #4
 8008d12:	d00c      	beq.n	8008d2e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8008d14:	4b8f      	ldr	r3, [pc, #572]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008d16:	685b      	ldr	r3, [r3, #4]
 8008d18:	f003 030c 	and.w	r3, r3, #12
 8008d1c:	2b08      	cmp	r3, #8
 8008d1e:	d112      	bne.n	8008d46 <HAL_RCC_OscConfig+0x5e>
 8008d20:	4b8c      	ldr	r3, [pc, #560]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008d22:	685b      	ldr	r3, [r3, #4]
 8008d24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008d28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d2c:	d10b      	bne.n	8008d46 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008d2e:	4b89      	ldr	r3, [pc, #548]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d06c      	beq.n	8008e14 <HAL_RCC_OscConfig+0x12c>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	685b      	ldr	r3, [r3, #4]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d168      	bne.n	8008e14 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8008d42:	2301      	movs	r3, #1
 8008d44:	e24c      	b.n	80091e0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	685b      	ldr	r3, [r3, #4]
 8008d4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d4e:	d106      	bne.n	8008d5e <HAL_RCC_OscConfig+0x76>
 8008d50:	4b80      	ldr	r3, [pc, #512]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	4a7f      	ldr	r2, [pc, #508]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008d56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008d5a:	6013      	str	r3, [r2, #0]
 8008d5c:	e02e      	b.n	8008dbc <HAL_RCC_OscConfig+0xd4>
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	685b      	ldr	r3, [r3, #4]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d10c      	bne.n	8008d80 <HAL_RCC_OscConfig+0x98>
 8008d66:	4b7b      	ldr	r3, [pc, #492]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4a7a      	ldr	r2, [pc, #488]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008d6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008d70:	6013      	str	r3, [r2, #0]
 8008d72:	4b78      	ldr	r3, [pc, #480]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	4a77      	ldr	r2, [pc, #476]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008d78:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008d7c:	6013      	str	r3, [r2, #0]
 8008d7e:	e01d      	b.n	8008dbc <HAL_RCC_OscConfig+0xd4>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	685b      	ldr	r3, [r3, #4]
 8008d84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008d88:	d10c      	bne.n	8008da4 <HAL_RCC_OscConfig+0xbc>
 8008d8a:	4b72      	ldr	r3, [pc, #456]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	4a71      	ldr	r2, [pc, #452]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008d90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008d94:	6013      	str	r3, [r2, #0]
 8008d96:	4b6f      	ldr	r3, [pc, #444]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	4a6e      	ldr	r2, [pc, #440]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008d9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008da0:	6013      	str	r3, [r2, #0]
 8008da2:	e00b      	b.n	8008dbc <HAL_RCC_OscConfig+0xd4>
 8008da4:	4b6b      	ldr	r3, [pc, #428]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4a6a      	ldr	r2, [pc, #424]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008daa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008dae:	6013      	str	r3, [r2, #0]
 8008db0:	4b68      	ldr	r3, [pc, #416]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	4a67      	ldr	r2, [pc, #412]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008db6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008dba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	685b      	ldr	r3, [r3, #4]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d013      	beq.n	8008dec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008dc4:	f7fd faf8 	bl	80063b8 <HAL_GetTick>
 8008dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008dca:	e008      	b.n	8008dde <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008dcc:	f7fd faf4 	bl	80063b8 <HAL_GetTick>
 8008dd0:	4602      	mov	r2, r0
 8008dd2:	693b      	ldr	r3, [r7, #16]
 8008dd4:	1ad3      	subs	r3, r2, r3
 8008dd6:	2b64      	cmp	r3, #100	@ 0x64
 8008dd8:	d901      	bls.n	8008dde <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8008dda:	2303      	movs	r3, #3
 8008ddc:	e200      	b.n	80091e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008dde:	4b5d      	ldr	r3, [pc, #372]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d0f0      	beq.n	8008dcc <HAL_RCC_OscConfig+0xe4>
 8008dea:	e014      	b.n	8008e16 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008dec:	f7fd fae4 	bl	80063b8 <HAL_GetTick>
 8008df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008df2:	e008      	b.n	8008e06 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008df4:	f7fd fae0 	bl	80063b8 <HAL_GetTick>
 8008df8:	4602      	mov	r2, r0
 8008dfa:	693b      	ldr	r3, [r7, #16]
 8008dfc:	1ad3      	subs	r3, r2, r3
 8008dfe:	2b64      	cmp	r3, #100	@ 0x64
 8008e00:	d901      	bls.n	8008e06 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8008e02:	2303      	movs	r3, #3
 8008e04:	e1ec      	b.n	80091e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008e06:	4b53      	ldr	r3, [pc, #332]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d1f0      	bne.n	8008df4 <HAL_RCC_OscConfig+0x10c>
 8008e12:	e000      	b.n	8008e16 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008e14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f003 0302 	and.w	r3, r3, #2
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d063      	beq.n	8008eea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008e22:	4b4c      	ldr	r3, [pc, #304]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008e24:	685b      	ldr	r3, [r3, #4]
 8008e26:	f003 030c 	and.w	r3, r3, #12
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d00b      	beq.n	8008e46 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8008e2e:	4b49      	ldr	r3, [pc, #292]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008e30:	685b      	ldr	r3, [r3, #4]
 8008e32:	f003 030c 	and.w	r3, r3, #12
 8008e36:	2b08      	cmp	r3, #8
 8008e38:	d11c      	bne.n	8008e74 <HAL_RCC_OscConfig+0x18c>
 8008e3a:	4b46      	ldr	r3, [pc, #280]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008e3c:	685b      	ldr	r3, [r3, #4]
 8008e3e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d116      	bne.n	8008e74 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008e46:	4b43      	ldr	r3, [pc, #268]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f003 0302 	and.w	r3, r3, #2
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d005      	beq.n	8008e5e <HAL_RCC_OscConfig+0x176>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	691b      	ldr	r3, [r3, #16]
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	d001      	beq.n	8008e5e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	e1c0      	b.n	80091e0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008e5e:	4b3d      	ldr	r3, [pc, #244]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	695b      	ldr	r3, [r3, #20]
 8008e6a:	00db      	lsls	r3, r3, #3
 8008e6c:	4939      	ldr	r1, [pc, #228]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008e6e:	4313      	orrs	r3, r2
 8008e70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008e72:	e03a      	b.n	8008eea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	691b      	ldr	r3, [r3, #16]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d020      	beq.n	8008ebe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008e7c:	4b36      	ldr	r3, [pc, #216]	@ (8008f58 <HAL_RCC_OscConfig+0x270>)
 8008e7e:	2201      	movs	r2, #1
 8008e80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008e82:	f7fd fa99 	bl	80063b8 <HAL_GetTick>
 8008e86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008e88:	e008      	b.n	8008e9c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008e8a:	f7fd fa95 	bl	80063b8 <HAL_GetTick>
 8008e8e:	4602      	mov	r2, r0
 8008e90:	693b      	ldr	r3, [r7, #16]
 8008e92:	1ad3      	subs	r3, r2, r3
 8008e94:	2b02      	cmp	r3, #2
 8008e96:	d901      	bls.n	8008e9c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8008e98:	2303      	movs	r3, #3
 8008e9a:	e1a1      	b.n	80091e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008e9c:	4b2d      	ldr	r3, [pc, #180]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f003 0302 	and.w	r3, r3, #2
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d0f0      	beq.n	8008e8a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008ea8:	4b2a      	ldr	r3, [pc, #168]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	695b      	ldr	r3, [r3, #20]
 8008eb4:	00db      	lsls	r3, r3, #3
 8008eb6:	4927      	ldr	r1, [pc, #156]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008eb8:	4313      	orrs	r3, r2
 8008eba:	600b      	str	r3, [r1, #0]
 8008ebc:	e015      	b.n	8008eea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008ebe:	4b26      	ldr	r3, [pc, #152]	@ (8008f58 <HAL_RCC_OscConfig+0x270>)
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008ec4:	f7fd fa78 	bl	80063b8 <HAL_GetTick>
 8008ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008eca:	e008      	b.n	8008ede <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008ecc:	f7fd fa74 	bl	80063b8 <HAL_GetTick>
 8008ed0:	4602      	mov	r2, r0
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	1ad3      	subs	r3, r2, r3
 8008ed6:	2b02      	cmp	r3, #2
 8008ed8:	d901      	bls.n	8008ede <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8008eda:	2303      	movs	r3, #3
 8008edc:	e180      	b.n	80091e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008ede:	4b1d      	ldr	r3, [pc, #116]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f003 0302 	and.w	r3, r3, #2
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d1f0      	bne.n	8008ecc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f003 0308 	and.w	r3, r3, #8
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d03a      	beq.n	8008f6c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	699b      	ldr	r3, [r3, #24]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d019      	beq.n	8008f32 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008efe:	4b17      	ldr	r3, [pc, #92]	@ (8008f5c <HAL_RCC_OscConfig+0x274>)
 8008f00:	2201      	movs	r2, #1
 8008f02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008f04:	f7fd fa58 	bl	80063b8 <HAL_GetTick>
 8008f08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008f0a:	e008      	b.n	8008f1e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008f0c:	f7fd fa54 	bl	80063b8 <HAL_GetTick>
 8008f10:	4602      	mov	r2, r0
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	1ad3      	subs	r3, r2, r3
 8008f16:	2b02      	cmp	r3, #2
 8008f18:	d901      	bls.n	8008f1e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8008f1a:	2303      	movs	r3, #3
 8008f1c:	e160      	b.n	80091e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008f1e:	4b0d      	ldr	r3, [pc, #52]	@ (8008f54 <HAL_RCC_OscConfig+0x26c>)
 8008f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f22:	f003 0302 	and.w	r3, r3, #2
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d0f0      	beq.n	8008f0c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8008f2a:	2001      	movs	r0, #1
 8008f2c:	f000 face 	bl	80094cc <RCC_Delay>
 8008f30:	e01c      	b.n	8008f6c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008f32:	4b0a      	ldr	r3, [pc, #40]	@ (8008f5c <HAL_RCC_OscConfig+0x274>)
 8008f34:	2200      	movs	r2, #0
 8008f36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008f38:	f7fd fa3e 	bl	80063b8 <HAL_GetTick>
 8008f3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008f3e:	e00f      	b.n	8008f60 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008f40:	f7fd fa3a 	bl	80063b8 <HAL_GetTick>
 8008f44:	4602      	mov	r2, r0
 8008f46:	693b      	ldr	r3, [r7, #16]
 8008f48:	1ad3      	subs	r3, r2, r3
 8008f4a:	2b02      	cmp	r3, #2
 8008f4c:	d908      	bls.n	8008f60 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8008f4e:	2303      	movs	r3, #3
 8008f50:	e146      	b.n	80091e0 <HAL_RCC_OscConfig+0x4f8>
 8008f52:	bf00      	nop
 8008f54:	40021000 	.word	0x40021000
 8008f58:	42420000 	.word	0x42420000
 8008f5c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008f60:	4b92      	ldr	r3, [pc, #584]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8008f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f64:	f003 0302 	and.w	r3, r3, #2
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d1e9      	bne.n	8008f40 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f003 0304 	and.w	r3, r3, #4
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	f000 80a6 	beq.w	80090c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008f7e:	4b8b      	ldr	r3, [pc, #556]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8008f80:	69db      	ldr	r3, [r3, #28]
 8008f82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d10d      	bne.n	8008fa6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008f8a:	4b88      	ldr	r3, [pc, #544]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8008f8c:	69db      	ldr	r3, [r3, #28]
 8008f8e:	4a87      	ldr	r2, [pc, #540]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8008f90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f94:	61d3      	str	r3, [r2, #28]
 8008f96:	4b85      	ldr	r3, [pc, #532]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8008f98:	69db      	ldr	r3, [r3, #28]
 8008f9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008f9e:	60bb      	str	r3, [r7, #8]
 8008fa0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008fa2:	2301      	movs	r3, #1
 8008fa4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008fa6:	4b82      	ldr	r3, [pc, #520]	@ (80091b0 <HAL_RCC_OscConfig+0x4c8>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d118      	bne.n	8008fe4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008fb2:	4b7f      	ldr	r3, [pc, #508]	@ (80091b0 <HAL_RCC_OscConfig+0x4c8>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	4a7e      	ldr	r2, [pc, #504]	@ (80091b0 <HAL_RCC_OscConfig+0x4c8>)
 8008fb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008fbc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008fbe:	f7fd f9fb 	bl	80063b8 <HAL_GetTick>
 8008fc2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008fc4:	e008      	b.n	8008fd8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008fc6:	f7fd f9f7 	bl	80063b8 <HAL_GetTick>
 8008fca:	4602      	mov	r2, r0
 8008fcc:	693b      	ldr	r3, [r7, #16]
 8008fce:	1ad3      	subs	r3, r2, r3
 8008fd0:	2b64      	cmp	r3, #100	@ 0x64
 8008fd2:	d901      	bls.n	8008fd8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8008fd4:	2303      	movs	r3, #3
 8008fd6:	e103      	b.n	80091e0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008fd8:	4b75      	ldr	r3, [pc, #468]	@ (80091b0 <HAL_RCC_OscConfig+0x4c8>)
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d0f0      	beq.n	8008fc6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	68db      	ldr	r3, [r3, #12]
 8008fe8:	2b01      	cmp	r3, #1
 8008fea:	d106      	bne.n	8008ffa <HAL_RCC_OscConfig+0x312>
 8008fec:	4b6f      	ldr	r3, [pc, #444]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8008fee:	6a1b      	ldr	r3, [r3, #32]
 8008ff0:	4a6e      	ldr	r2, [pc, #440]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8008ff2:	f043 0301 	orr.w	r3, r3, #1
 8008ff6:	6213      	str	r3, [r2, #32]
 8008ff8:	e02d      	b.n	8009056 <HAL_RCC_OscConfig+0x36e>
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	68db      	ldr	r3, [r3, #12]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d10c      	bne.n	800901c <HAL_RCC_OscConfig+0x334>
 8009002:	4b6a      	ldr	r3, [pc, #424]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8009004:	6a1b      	ldr	r3, [r3, #32]
 8009006:	4a69      	ldr	r2, [pc, #420]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8009008:	f023 0301 	bic.w	r3, r3, #1
 800900c:	6213      	str	r3, [r2, #32]
 800900e:	4b67      	ldr	r3, [pc, #412]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8009010:	6a1b      	ldr	r3, [r3, #32]
 8009012:	4a66      	ldr	r2, [pc, #408]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8009014:	f023 0304 	bic.w	r3, r3, #4
 8009018:	6213      	str	r3, [r2, #32]
 800901a:	e01c      	b.n	8009056 <HAL_RCC_OscConfig+0x36e>
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	68db      	ldr	r3, [r3, #12]
 8009020:	2b05      	cmp	r3, #5
 8009022:	d10c      	bne.n	800903e <HAL_RCC_OscConfig+0x356>
 8009024:	4b61      	ldr	r3, [pc, #388]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8009026:	6a1b      	ldr	r3, [r3, #32]
 8009028:	4a60      	ldr	r2, [pc, #384]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 800902a:	f043 0304 	orr.w	r3, r3, #4
 800902e:	6213      	str	r3, [r2, #32]
 8009030:	4b5e      	ldr	r3, [pc, #376]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8009032:	6a1b      	ldr	r3, [r3, #32]
 8009034:	4a5d      	ldr	r2, [pc, #372]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8009036:	f043 0301 	orr.w	r3, r3, #1
 800903a:	6213      	str	r3, [r2, #32]
 800903c:	e00b      	b.n	8009056 <HAL_RCC_OscConfig+0x36e>
 800903e:	4b5b      	ldr	r3, [pc, #364]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8009040:	6a1b      	ldr	r3, [r3, #32]
 8009042:	4a5a      	ldr	r2, [pc, #360]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8009044:	f023 0301 	bic.w	r3, r3, #1
 8009048:	6213      	str	r3, [r2, #32]
 800904a:	4b58      	ldr	r3, [pc, #352]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 800904c:	6a1b      	ldr	r3, [r3, #32]
 800904e:	4a57      	ldr	r2, [pc, #348]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8009050:	f023 0304 	bic.w	r3, r3, #4
 8009054:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	68db      	ldr	r3, [r3, #12]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d015      	beq.n	800908a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800905e:	f7fd f9ab 	bl	80063b8 <HAL_GetTick>
 8009062:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009064:	e00a      	b.n	800907c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009066:	f7fd f9a7 	bl	80063b8 <HAL_GetTick>
 800906a:	4602      	mov	r2, r0
 800906c:	693b      	ldr	r3, [r7, #16]
 800906e:	1ad3      	subs	r3, r2, r3
 8009070:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009074:	4293      	cmp	r3, r2
 8009076:	d901      	bls.n	800907c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8009078:	2303      	movs	r3, #3
 800907a:	e0b1      	b.n	80091e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800907c:	4b4b      	ldr	r3, [pc, #300]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 800907e:	6a1b      	ldr	r3, [r3, #32]
 8009080:	f003 0302 	and.w	r3, r3, #2
 8009084:	2b00      	cmp	r3, #0
 8009086:	d0ee      	beq.n	8009066 <HAL_RCC_OscConfig+0x37e>
 8009088:	e014      	b.n	80090b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800908a:	f7fd f995 	bl	80063b8 <HAL_GetTick>
 800908e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009090:	e00a      	b.n	80090a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009092:	f7fd f991 	bl	80063b8 <HAL_GetTick>
 8009096:	4602      	mov	r2, r0
 8009098:	693b      	ldr	r3, [r7, #16]
 800909a:	1ad3      	subs	r3, r2, r3
 800909c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80090a0:	4293      	cmp	r3, r2
 80090a2:	d901      	bls.n	80090a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80090a4:	2303      	movs	r3, #3
 80090a6:	e09b      	b.n	80091e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80090a8:	4b40      	ldr	r3, [pc, #256]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 80090aa:	6a1b      	ldr	r3, [r3, #32]
 80090ac:	f003 0302 	and.w	r3, r3, #2
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d1ee      	bne.n	8009092 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80090b4:	7dfb      	ldrb	r3, [r7, #23]
 80090b6:	2b01      	cmp	r3, #1
 80090b8:	d105      	bne.n	80090c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80090ba:	4b3c      	ldr	r3, [pc, #240]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 80090bc:	69db      	ldr	r3, [r3, #28]
 80090be:	4a3b      	ldr	r2, [pc, #236]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 80090c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80090c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	69db      	ldr	r3, [r3, #28]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	f000 8087 	beq.w	80091de <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80090d0:	4b36      	ldr	r3, [pc, #216]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 80090d2:	685b      	ldr	r3, [r3, #4]
 80090d4:	f003 030c 	and.w	r3, r3, #12
 80090d8:	2b08      	cmp	r3, #8
 80090da:	d061      	beq.n	80091a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	69db      	ldr	r3, [r3, #28]
 80090e0:	2b02      	cmp	r3, #2
 80090e2:	d146      	bne.n	8009172 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80090e4:	4b33      	ldr	r3, [pc, #204]	@ (80091b4 <HAL_RCC_OscConfig+0x4cc>)
 80090e6:	2200      	movs	r2, #0
 80090e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80090ea:	f7fd f965 	bl	80063b8 <HAL_GetTick>
 80090ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80090f0:	e008      	b.n	8009104 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80090f2:	f7fd f961 	bl	80063b8 <HAL_GetTick>
 80090f6:	4602      	mov	r2, r0
 80090f8:	693b      	ldr	r3, [r7, #16]
 80090fa:	1ad3      	subs	r3, r2, r3
 80090fc:	2b02      	cmp	r3, #2
 80090fe:	d901      	bls.n	8009104 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8009100:	2303      	movs	r3, #3
 8009102:	e06d      	b.n	80091e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009104:	4b29      	ldr	r3, [pc, #164]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800910c:	2b00      	cmp	r3, #0
 800910e:	d1f0      	bne.n	80090f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6a1b      	ldr	r3, [r3, #32]
 8009114:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009118:	d108      	bne.n	800912c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800911a:	4b24      	ldr	r3, [pc, #144]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 800911c:	685b      	ldr	r3, [r3, #4]
 800911e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	689b      	ldr	r3, [r3, #8]
 8009126:	4921      	ldr	r1, [pc, #132]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8009128:	4313      	orrs	r3, r2
 800912a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800912c:	4b1f      	ldr	r3, [pc, #124]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 800912e:	685b      	ldr	r3, [r3, #4]
 8009130:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	6a19      	ldr	r1, [r3, #32]
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800913c:	430b      	orrs	r3, r1
 800913e:	491b      	ldr	r1, [pc, #108]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8009140:	4313      	orrs	r3, r2
 8009142:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009144:	4b1b      	ldr	r3, [pc, #108]	@ (80091b4 <HAL_RCC_OscConfig+0x4cc>)
 8009146:	2201      	movs	r2, #1
 8009148:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800914a:	f7fd f935 	bl	80063b8 <HAL_GetTick>
 800914e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009150:	e008      	b.n	8009164 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009152:	f7fd f931 	bl	80063b8 <HAL_GetTick>
 8009156:	4602      	mov	r2, r0
 8009158:	693b      	ldr	r3, [r7, #16]
 800915a:	1ad3      	subs	r3, r2, r3
 800915c:	2b02      	cmp	r3, #2
 800915e:	d901      	bls.n	8009164 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8009160:	2303      	movs	r3, #3
 8009162:	e03d      	b.n	80091e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009164:	4b11      	ldr	r3, [pc, #68]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800916c:	2b00      	cmp	r3, #0
 800916e:	d0f0      	beq.n	8009152 <HAL_RCC_OscConfig+0x46a>
 8009170:	e035      	b.n	80091de <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009172:	4b10      	ldr	r3, [pc, #64]	@ (80091b4 <HAL_RCC_OscConfig+0x4cc>)
 8009174:	2200      	movs	r2, #0
 8009176:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009178:	f7fd f91e 	bl	80063b8 <HAL_GetTick>
 800917c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800917e:	e008      	b.n	8009192 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009180:	f7fd f91a 	bl	80063b8 <HAL_GetTick>
 8009184:	4602      	mov	r2, r0
 8009186:	693b      	ldr	r3, [r7, #16]
 8009188:	1ad3      	subs	r3, r2, r3
 800918a:	2b02      	cmp	r3, #2
 800918c:	d901      	bls.n	8009192 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800918e:	2303      	movs	r3, #3
 8009190:	e026      	b.n	80091e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009192:	4b06      	ldr	r3, [pc, #24]	@ (80091ac <HAL_RCC_OscConfig+0x4c4>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800919a:	2b00      	cmp	r3, #0
 800919c:	d1f0      	bne.n	8009180 <HAL_RCC_OscConfig+0x498>
 800919e:	e01e      	b.n	80091de <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	69db      	ldr	r3, [r3, #28]
 80091a4:	2b01      	cmp	r3, #1
 80091a6:	d107      	bne.n	80091b8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80091a8:	2301      	movs	r3, #1
 80091aa:	e019      	b.n	80091e0 <HAL_RCC_OscConfig+0x4f8>
 80091ac:	40021000 	.word	0x40021000
 80091b0:	40007000 	.word	0x40007000
 80091b4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80091b8:	4b0b      	ldr	r3, [pc, #44]	@ (80091e8 <HAL_RCC_OscConfig+0x500>)
 80091ba:	685b      	ldr	r3, [r3, #4]
 80091bc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	6a1b      	ldr	r3, [r3, #32]
 80091c8:	429a      	cmp	r2, r3
 80091ca:	d106      	bne.n	80091da <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80091d6:	429a      	cmp	r2, r3
 80091d8:	d001      	beq.n	80091de <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80091da:	2301      	movs	r3, #1
 80091dc:	e000      	b.n	80091e0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80091de:	2300      	movs	r3, #0
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	3718      	adds	r7, #24
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}
 80091e8:	40021000 	.word	0x40021000

080091ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b084      	sub	sp, #16
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
 80091f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d101      	bne.n	8009200 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80091fc:	2301      	movs	r3, #1
 80091fe:	e0d0      	b.n	80093a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009200:	4b6a      	ldr	r3, [pc, #424]	@ (80093ac <HAL_RCC_ClockConfig+0x1c0>)
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f003 0307 	and.w	r3, r3, #7
 8009208:	683a      	ldr	r2, [r7, #0]
 800920a:	429a      	cmp	r2, r3
 800920c:	d910      	bls.n	8009230 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800920e:	4b67      	ldr	r3, [pc, #412]	@ (80093ac <HAL_RCC_ClockConfig+0x1c0>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f023 0207 	bic.w	r2, r3, #7
 8009216:	4965      	ldr	r1, [pc, #404]	@ (80093ac <HAL_RCC_ClockConfig+0x1c0>)
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	4313      	orrs	r3, r2
 800921c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800921e:	4b63      	ldr	r3, [pc, #396]	@ (80093ac <HAL_RCC_ClockConfig+0x1c0>)
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f003 0307 	and.w	r3, r3, #7
 8009226:	683a      	ldr	r2, [r7, #0]
 8009228:	429a      	cmp	r2, r3
 800922a:	d001      	beq.n	8009230 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800922c:	2301      	movs	r3, #1
 800922e:	e0b8      	b.n	80093a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f003 0302 	and.w	r3, r3, #2
 8009238:	2b00      	cmp	r3, #0
 800923a:	d020      	beq.n	800927e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	f003 0304 	and.w	r3, r3, #4
 8009244:	2b00      	cmp	r3, #0
 8009246:	d005      	beq.n	8009254 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009248:	4b59      	ldr	r3, [pc, #356]	@ (80093b0 <HAL_RCC_ClockConfig+0x1c4>)
 800924a:	685b      	ldr	r3, [r3, #4]
 800924c:	4a58      	ldr	r2, [pc, #352]	@ (80093b0 <HAL_RCC_ClockConfig+0x1c4>)
 800924e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009252:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f003 0308 	and.w	r3, r3, #8
 800925c:	2b00      	cmp	r3, #0
 800925e:	d005      	beq.n	800926c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009260:	4b53      	ldr	r3, [pc, #332]	@ (80093b0 <HAL_RCC_ClockConfig+0x1c4>)
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	4a52      	ldr	r2, [pc, #328]	@ (80093b0 <HAL_RCC_ClockConfig+0x1c4>)
 8009266:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800926a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800926c:	4b50      	ldr	r3, [pc, #320]	@ (80093b0 <HAL_RCC_ClockConfig+0x1c4>)
 800926e:	685b      	ldr	r3, [r3, #4]
 8009270:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	689b      	ldr	r3, [r3, #8]
 8009278:	494d      	ldr	r1, [pc, #308]	@ (80093b0 <HAL_RCC_ClockConfig+0x1c4>)
 800927a:	4313      	orrs	r3, r2
 800927c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	f003 0301 	and.w	r3, r3, #1
 8009286:	2b00      	cmp	r3, #0
 8009288:	d040      	beq.n	800930c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	685b      	ldr	r3, [r3, #4]
 800928e:	2b01      	cmp	r3, #1
 8009290:	d107      	bne.n	80092a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009292:	4b47      	ldr	r3, [pc, #284]	@ (80093b0 <HAL_RCC_ClockConfig+0x1c4>)
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800929a:	2b00      	cmp	r3, #0
 800929c:	d115      	bne.n	80092ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800929e:	2301      	movs	r3, #1
 80092a0:	e07f      	b.n	80093a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	685b      	ldr	r3, [r3, #4]
 80092a6:	2b02      	cmp	r3, #2
 80092a8:	d107      	bne.n	80092ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80092aa:	4b41      	ldr	r3, [pc, #260]	@ (80093b0 <HAL_RCC_ClockConfig+0x1c4>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d109      	bne.n	80092ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80092b6:	2301      	movs	r3, #1
 80092b8:	e073      	b.n	80093a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80092ba:	4b3d      	ldr	r3, [pc, #244]	@ (80093b0 <HAL_RCC_ClockConfig+0x1c4>)
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	f003 0302 	and.w	r3, r3, #2
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d101      	bne.n	80092ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80092c6:	2301      	movs	r3, #1
 80092c8:	e06b      	b.n	80093a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80092ca:	4b39      	ldr	r3, [pc, #228]	@ (80093b0 <HAL_RCC_ClockConfig+0x1c4>)
 80092cc:	685b      	ldr	r3, [r3, #4]
 80092ce:	f023 0203 	bic.w	r2, r3, #3
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	685b      	ldr	r3, [r3, #4]
 80092d6:	4936      	ldr	r1, [pc, #216]	@ (80093b0 <HAL_RCC_ClockConfig+0x1c4>)
 80092d8:	4313      	orrs	r3, r2
 80092da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80092dc:	f7fd f86c 	bl	80063b8 <HAL_GetTick>
 80092e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092e2:	e00a      	b.n	80092fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80092e4:	f7fd f868 	bl	80063b8 <HAL_GetTick>
 80092e8:	4602      	mov	r2, r0
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	1ad3      	subs	r3, r2, r3
 80092ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092f2:	4293      	cmp	r3, r2
 80092f4:	d901      	bls.n	80092fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80092f6:	2303      	movs	r3, #3
 80092f8:	e053      	b.n	80093a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092fa:	4b2d      	ldr	r3, [pc, #180]	@ (80093b0 <HAL_RCC_ClockConfig+0x1c4>)
 80092fc:	685b      	ldr	r3, [r3, #4]
 80092fe:	f003 020c 	and.w	r2, r3, #12
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	685b      	ldr	r3, [r3, #4]
 8009306:	009b      	lsls	r3, r3, #2
 8009308:	429a      	cmp	r2, r3
 800930a:	d1eb      	bne.n	80092e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800930c:	4b27      	ldr	r3, [pc, #156]	@ (80093ac <HAL_RCC_ClockConfig+0x1c0>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	f003 0307 	and.w	r3, r3, #7
 8009314:	683a      	ldr	r2, [r7, #0]
 8009316:	429a      	cmp	r2, r3
 8009318:	d210      	bcs.n	800933c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800931a:	4b24      	ldr	r3, [pc, #144]	@ (80093ac <HAL_RCC_ClockConfig+0x1c0>)
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f023 0207 	bic.w	r2, r3, #7
 8009322:	4922      	ldr	r1, [pc, #136]	@ (80093ac <HAL_RCC_ClockConfig+0x1c0>)
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	4313      	orrs	r3, r2
 8009328:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800932a:	4b20      	ldr	r3, [pc, #128]	@ (80093ac <HAL_RCC_ClockConfig+0x1c0>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f003 0307 	and.w	r3, r3, #7
 8009332:	683a      	ldr	r2, [r7, #0]
 8009334:	429a      	cmp	r2, r3
 8009336:	d001      	beq.n	800933c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8009338:	2301      	movs	r3, #1
 800933a:	e032      	b.n	80093a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	f003 0304 	and.w	r3, r3, #4
 8009344:	2b00      	cmp	r3, #0
 8009346:	d008      	beq.n	800935a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009348:	4b19      	ldr	r3, [pc, #100]	@ (80093b0 <HAL_RCC_ClockConfig+0x1c4>)
 800934a:	685b      	ldr	r3, [r3, #4]
 800934c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	68db      	ldr	r3, [r3, #12]
 8009354:	4916      	ldr	r1, [pc, #88]	@ (80093b0 <HAL_RCC_ClockConfig+0x1c4>)
 8009356:	4313      	orrs	r3, r2
 8009358:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	f003 0308 	and.w	r3, r3, #8
 8009362:	2b00      	cmp	r3, #0
 8009364:	d009      	beq.n	800937a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8009366:	4b12      	ldr	r3, [pc, #72]	@ (80093b0 <HAL_RCC_ClockConfig+0x1c4>)
 8009368:	685b      	ldr	r3, [r3, #4]
 800936a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	691b      	ldr	r3, [r3, #16]
 8009372:	00db      	lsls	r3, r3, #3
 8009374:	490e      	ldr	r1, [pc, #56]	@ (80093b0 <HAL_RCC_ClockConfig+0x1c4>)
 8009376:	4313      	orrs	r3, r2
 8009378:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800937a:	f000 f821 	bl	80093c0 <HAL_RCC_GetSysClockFreq>
 800937e:	4602      	mov	r2, r0
 8009380:	4b0b      	ldr	r3, [pc, #44]	@ (80093b0 <HAL_RCC_ClockConfig+0x1c4>)
 8009382:	685b      	ldr	r3, [r3, #4]
 8009384:	091b      	lsrs	r3, r3, #4
 8009386:	f003 030f 	and.w	r3, r3, #15
 800938a:	490a      	ldr	r1, [pc, #40]	@ (80093b4 <HAL_RCC_ClockConfig+0x1c8>)
 800938c:	5ccb      	ldrb	r3, [r1, r3]
 800938e:	fa22 f303 	lsr.w	r3, r2, r3
 8009392:	4a09      	ldr	r2, [pc, #36]	@ (80093b8 <HAL_RCC_ClockConfig+0x1cc>)
 8009394:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8009396:	4b09      	ldr	r3, [pc, #36]	@ (80093bc <HAL_RCC_ClockConfig+0x1d0>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	4618      	mov	r0, r3
 800939c:	f7fc ffca 	bl	8006334 <HAL_InitTick>

  return HAL_OK;
 80093a0:	2300      	movs	r3, #0
}
 80093a2:	4618      	mov	r0, r3
 80093a4:	3710      	adds	r7, #16
 80093a6:	46bd      	mov	sp, r7
 80093a8:	bd80      	pop	{r7, pc}
 80093aa:	bf00      	nop
 80093ac:	40022000 	.word	0x40022000
 80093b0:	40021000 	.word	0x40021000
 80093b4:	0800eae8 	.word	0x0800eae8
 80093b8:	20000034 	.word	0x20000034
 80093bc:	20000048 	.word	0x20000048

080093c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80093c0:	b480      	push	{r7}
 80093c2:	b087      	sub	sp, #28
 80093c4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80093c6:	2300      	movs	r3, #0
 80093c8:	60fb      	str	r3, [r7, #12]
 80093ca:	2300      	movs	r3, #0
 80093cc:	60bb      	str	r3, [r7, #8]
 80093ce:	2300      	movs	r3, #0
 80093d0:	617b      	str	r3, [r7, #20]
 80093d2:	2300      	movs	r3, #0
 80093d4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80093d6:	2300      	movs	r3, #0
 80093d8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80093da:	4b1e      	ldr	r3, [pc, #120]	@ (8009454 <HAL_RCC_GetSysClockFreq+0x94>)
 80093dc:	685b      	ldr	r3, [r3, #4]
 80093de:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	f003 030c 	and.w	r3, r3, #12
 80093e6:	2b04      	cmp	r3, #4
 80093e8:	d002      	beq.n	80093f0 <HAL_RCC_GetSysClockFreq+0x30>
 80093ea:	2b08      	cmp	r3, #8
 80093ec:	d003      	beq.n	80093f6 <HAL_RCC_GetSysClockFreq+0x36>
 80093ee:	e027      	b.n	8009440 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80093f0:	4b19      	ldr	r3, [pc, #100]	@ (8009458 <HAL_RCC_GetSysClockFreq+0x98>)
 80093f2:	613b      	str	r3, [r7, #16]
      break;
 80093f4:	e027      	b.n	8009446 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	0c9b      	lsrs	r3, r3, #18
 80093fa:	f003 030f 	and.w	r3, r3, #15
 80093fe:	4a17      	ldr	r2, [pc, #92]	@ (800945c <HAL_RCC_GetSysClockFreq+0x9c>)
 8009400:	5cd3      	ldrb	r3, [r2, r3]
 8009402:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800940a:	2b00      	cmp	r3, #0
 800940c:	d010      	beq.n	8009430 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800940e:	4b11      	ldr	r3, [pc, #68]	@ (8009454 <HAL_RCC_GetSysClockFreq+0x94>)
 8009410:	685b      	ldr	r3, [r3, #4]
 8009412:	0c5b      	lsrs	r3, r3, #17
 8009414:	f003 0301 	and.w	r3, r3, #1
 8009418:	4a11      	ldr	r2, [pc, #68]	@ (8009460 <HAL_RCC_GetSysClockFreq+0xa0>)
 800941a:	5cd3      	ldrb	r3, [r2, r3]
 800941c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	4a0d      	ldr	r2, [pc, #52]	@ (8009458 <HAL_RCC_GetSysClockFreq+0x98>)
 8009422:	fb03 f202 	mul.w	r2, r3, r2
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	fbb2 f3f3 	udiv	r3, r2, r3
 800942c:	617b      	str	r3, [r7, #20]
 800942e:	e004      	b.n	800943a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	4a0c      	ldr	r2, [pc, #48]	@ (8009464 <HAL_RCC_GetSysClockFreq+0xa4>)
 8009434:	fb02 f303 	mul.w	r3, r2, r3
 8009438:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800943a:	697b      	ldr	r3, [r7, #20]
 800943c:	613b      	str	r3, [r7, #16]
      break;
 800943e:	e002      	b.n	8009446 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8009440:	4b05      	ldr	r3, [pc, #20]	@ (8009458 <HAL_RCC_GetSysClockFreq+0x98>)
 8009442:	613b      	str	r3, [r7, #16]
      break;
 8009444:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009446:	693b      	ldr	r3, [r7, #16]
}
 8009448:	4618      	mov	r0, r3
 800944a:	371c      	adds	r7, #28
 800944c:	46bd      	mov	sp, r7
 800944e:	bc80      	pop	{r7}
 8009450:	4770      	bx	lr
 8009452:	bf00      	nop
 8009454:	40021000 	.word	0x40021000
 8009458:	007a1200 	.word	0x007a1200
 800945c:	0800eb00 	.word	0x0800eb00
 8009460:	0800eb10 	.word	0x0800eb10
 8009464:	003d0900 	.word	0x003d0900

08009468 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009468:	b480      	push	{r7}
 800946a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800946c:	4b02      	ldr	r3, [pc, #8]	@ (8009478 <HAL_RCC_GetHCLKFreq+0x10>)
 800946e:	681b      	ldr	r3, [r3, #0]
}
 8009470:	4618      	mov	r0, r3
 8009472:	46bd      	mov	sp, r7
 8009474:	bc80      	pop	{r7}
 8009476:	4770      	bx	lr
 8009478:	20000034 	.word	0x20000034

0800947c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009480:	f7ff fff2 	bl	8009468 <HAL_RCC_GetHCLKFreq>
 8009484:	4602      	mov	r2, r0
 8009486:	4b05      	ldr	r3, [pc, #20]	@ (800949c <HAL_RCC_GetPCLK1Freq+0x20>)
 8009488:	685b      	ldr	r3, [r3, #4]
 800948a:	0a1b      	lsrs	r3, r3, #8
 800948c:	f003 0307 	and.w	r3, r3, #7
 8009490:	4903      	ldr	r1, [pc, #12]	@ (80094a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009492:	5ccb      	ldrb	r3, [r1, r3]
 8009494:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009498:	4618      	mov	r0, r3
 800949a:	bd80      	pop	{r7, pc}
 800949c:	40021000 	.word	0x40021000
 80094a0:	0800eaf8 	.word	0x0800eaf8

080094a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80094a8:	f7ff ffde 	bl	8009468 <HAL_RCC_GetHCLKFreq>
 80094ac:	4602      	mov	r2, r0
 80094ae:	4b05      	ldr	r3, [pc, #20]	@ (80094c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80094b0:	685b      	ldr	r3, [r3, #4]
 80094b2:	0adb      	lsrs	r3, r3, #11
 80094b4:	f003 0307 	and.w	r3, r3, #7
 80094b8:	4903      	ldr	r1, [pc, #12]	@ (80094c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80094ba:	5ccb      	ldrb	r3, [r1, r3]
 80094bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80094c0:	4618      	mov	r0, r3
 80094c2:	bd80      	pop	{r7, pc}
 80094c4:	40021000 	.word	0x40021000
 80094c8:	0800eaf8 	.word	0x0800eaf8

080094cc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80094cc:	b480      	push	{r7}
 80094ce:	b085      	sub	sp, #20
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80094d4:	4b0a      	ldr	r3, [pc, #40]	@ (8009500 <RCC_Delay+0x34>)
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	4a0a      	ldr	r2, [pc, #40]	@ (8009504 <RCC_Delay+0x38>)
 80094da:	fba2 2303 	umull	r2, r3, r2, r3
 80094de:	0a5b      	lsrs	r3, r3, #9
 80094e0:	687a      	ldr	r2, [r7, #4]
 80094e2:	fb02 f303 	mul.w	r3, r2, r3
 80094e6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80094e8:	bf00      	nop
  }
  while (Delay --);
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	1e5a      	subs	r2, r3, #1
 80094ee:	60fa      	str	r2, [r7, #12]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d1f9      	bne.n	80094e8 <RCC_Delay+0x1c>
}
 80094f4:	bf00      	nop
 80094f6:	bf00      	nop
 80094f8:	3714      	adds	r7, #20
 80094fa:	46bd      	mov	sp, r7
 80094fc:	bc80      	pop	{r7}
 80094fe:	4770      	bx	lr
 8009500:	20000034 	.word	0x20000034
 8009504:	10624dd3 	.word	0x10624dd3

08009508 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b086      	sub	sp, #24
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8009510:	2300      	movs	r3, #0
 8009512:	613b      	str	r3, [r7, #16]
 8009514:	2300      	movs	r3, #0
 8009516:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f003 0301 	and.w	r3, r3, #1
 8009520:	2b00      	cmp	r3, #0
 8009522:	d07d      	beq.n	8009620 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8009524:	2300      	movs	r3, #0
 8009526:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009528:	4b4f      	ldr	r3, [pc, #316]	@ (8009668 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800952a:	69db      	ldr	r3, [r3, #28]
 800952c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009530:	2b00      	cmp	r3, #0
 8009532:	d10d      	bne.n	8009550 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009534:	4b4c      	ldr	r3, [pc, #304]	@ (8009668 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009536:	69db      	ldr	r3, [r3, #28]
 8009538:	4a4b      	ldr	r2, [pc, #300]	@ (8009668 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800953a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800953e:	61d3      	str	r3, [r2, #28]
 8009540:	4b49      	ldr	r3, [pc, #292]	@ (8009668 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009542:	69db      	ldr	r3, [r3, #28]
 8009544:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009548:	60bb      	str	r3, [r7, #8]
 800954a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800954c:	2301      	movs	r3, #1
 800954e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009550:	4b46      	ldr	r3, [pc, #280]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009558:	2b00      	cmp	r3, #0
 800955a:	d118      	bne.n	800958e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800955c:	4b43      	ldr	r3, [pc, #268]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	4a42      	ldr	r2, [pc, #264]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009562:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009566:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009568:	f7fc ff26 	bl	80063b8 <HAL_GetTick>
 800956c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800956e:	e008      	b.n	8009582 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009570:	f7fc ff22 	bl	80063b8 <HAL_GetTick>
 8009574:	4602      	mov	r2, r0
 8009576:	693b      	ldr	r3, [r7, #16]
 8009578:	1ad3      	subs	r3, r2, r3
 800957a:	2b64      	cmp	r3, #100	@ 0x64
 800957c:	d901      	bls.n	8009582 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800957e:	2303      	movs	r3, #3
 8009580:	e06d      	b.n	800965e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009582:	4b3a      	ldr	r3, [pc, #232]	@ (800966c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800958a:	2b00      	cmp	r3, #0
 800958c:	d0f0      	beq.n	8009570 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800958e:	4b36      	ldr	r3, [pc, #216]	@ (8009668 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009590:	6a1b      	ldr	r3, [r3, #32]
 8009592:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009596:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d02e      	beq.n	80095fc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	685b      	ldr	r3, [r3, #4]
 80095a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80095a6:	68fa      	ldr	r2, [r7, #12]
 80095a8:	429a      	cmp	r2, r3
 80095aa:	d027      	beq.n	80095fc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80095ac:	4b2e      	ldr	r3, [pc, #184]	@ (8009668 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80095ae:	6a1b      	ldr	r3, [r3, #32]
 80095b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80095b4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80095b6:	4b2e      	ldr	r3, [pc, #184]	@ (8009670 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80095b8:	2201      	movs	r2, #1
 80095ba:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80095bc:	4b2c      	ldr	r3, [pc, #176]	@ (8009670 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80095be:	2200      	movs	r2, #0
 80095c0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80095c2:	4a29      	ldr	r2, [pc, #164]	@ (8009668 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	f003 0301 	and.w	r3, r3, #1
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d014      	beq.n	80095fc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80095d2:	f7fc fef1 	bl	80063b8 <HAL_GetTick>
 80095d6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80095d8:	e00a      	b.n	80095f0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80095da:	f7fc feed 	bl	80063b8 <HAL_GetTick>
 80095de:	4602      	mov	r2, r0
 80095e0:	693b      	ldr	r3, [r7, #16]
 80095e2:	1ad3      	subs	r3, r2, r3
 80095e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80095e8:	4293      	cmp	r3, r2
 80095ea:	d901      	bls.n	80095f0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80095ec:	2303      	movs	r3, #3
 80095ee:	e036      	b.n	800965e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80095f0:	4b1d      	ldr	r3, [pc, #116]	@ (8009668 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80095f2:	6a1b      	ldr	r3, [r3, #32]
 80095f4:	f003 0302 	and.w	r3, r3, #2
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d0ee      	beq.n	80095da <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80095fc:	4b1a      	ldr	r3, [pc, #104]	@ (8009668 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80095fe:	6a1b      	ldr	r3, [r3, #32]
 8009600:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	685b      	ldr	r3, [r3, #4]
 8009608:	4917      	ldr	r1, [pc, #92]	@ (8009668 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800960a:	4313      	orrs	r3, r2
 800960c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800960e:	7dfb      	ldrb	r3, [r7, #23]
 8009610:	2b01      	cmp	r3, #1
 8009612:	d105      	bne.n	8009620 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009614:	4b14      	ldr	r3, [pc, #80]	@ (8009668 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009616:	69db      	ldr	r3, [r3, #28]
 8009618:	4a13      	ldr	r2, [pc, #76]	@ (8009668 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800961a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800961e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f003 0302 	and.w	r3, r3, #2
 8009628:	2b00      	cmp	r3, #0
 800962a:	d008      	beq.n	800963e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800962c:	4b0e      	ldr	r3, [pc, #56]	@ (8009668 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800962e:	685b      	ldr	r3, [r3, #4]
 8009630:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	689b      	ldr	r3, [r3, #8]
 8009638:	490b      	ldr	r1, [pc, #44]	@ (8009668 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800963a:	4313      	orrs	r3, r2
 800963c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	f003 0310 	and.w	r3, r3, #16
 8009646:	2b00      	cmp	r3, #0
 8009648:	d008      	beq.n	800965c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800964a:	4b07      	ldr	r3, [pc, #28]	@ (8009668 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800964c:	685b      	ldr	r3, [r3, #4]
 800964e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	68db      	ldr	r3, [r3, #12]
 8009656:	4904      	ldr	r1, [pc, #16]	@ (8009668 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009658:	4313      	orrs	r3, r2
 800965a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800965c:	2300      	movs	r3, #0
}
 800965e:	4618      	mov	r0, r3
 8009660:	3718      	adds	r7, #24
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}
 8009666:	bf00      	nop
 8009668:	40021000 	.word	0x40021000
 800966c:	40007000 	.word	0x40007000
 8009670:	42420440 	.word	0x42420440

08009674 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b088      	sub	sp, #32
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800967c:	2300      	movs	r3, #0
 800967e:	617b      	str	r3, [r7, #20]
 8009680:	2300      	movs	r3, #0
 8009682:	61fb      	str	r3, [r7, #28]
 8009684:	2300      	movs	r3, #0
 8009686:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8009688:	2300      	movs	r3, #0
 800968a:	60fb      	str	r3, [r7, #12]
 800968c:	2300      	movs	r3, #0
 800968e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2b10      	cmp	r3, #16
 8009694:	d00a      	beq.n	80096ac <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2b10      	cmp	r3, #16
 800969a:	f200 808a 	bhi.w	80097b2 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	2b01      	cmp	r3, #1
 80096a2:	d045      	beq.n	8009730 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2b02      	cmp	r3, #2
 80096a8:	d075      	beq.n	8009796 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80096aa:	e082      	b.n	80097b2 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80096ac:	4b46      	ldr	r3, [pc, #280]	@ (80097c8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80096ae:	685b      	ldr	r3, [r3, #4]
 80096b0:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80096b2:	4b45      	ldr	r3, [pc, #276]	@ (80097c8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d07b      	beq.n	80097b6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	0c9b      	lsrs	r3, r3, #18
 80096c2:	f003 030f 	and.w	r3, r3, #15
 80096c6:	4a41      	ldr	r2, [pc, #260]	@ (80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80096c8:	5cd3      	ldrb	r3, [r2, r3]
 80096ca:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d015      	beq.n	8009702 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80096d6:	4b3c      	ldr	r3, [pc, #240]	@ (80097c8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80096d8:	685b      	ldr	r3, [r3, #4]
 80096da:	0c5b      	lsrs	r3, r3, #17
 80096dc:	f003 0301 	and.w	r3, r3, #1
 80096e0:	4a3b      	ldr	r2, [pc, #236]	@ (80097d0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80096e2:	5cd3      	ldrb	r3, [r2, r3]
 80096e4:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d00d      	beq.n	800970c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80096f0:	4a38      	ldr	r2, [pc, #224]	@ (80097d4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80096f2:	697b      	ldr	r3, [r7, #20]
 80096f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80096f8:	693b      	ldr	r3, [r7, #16]
 80096fa:	fb02 f303 	mul.w	r3, r2, r3
 80096fe:	61fb      	str	r3, [r7, #28]
 8009700:	e004      	b.n	800970c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8009702:	693b      	ldr	r3, [r7, #16]
 8009704:	4a34      	ldr	r2, [pc, #208]	@ (80097d8 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8009706:	fb02 f303 	mul.w	r3, r2, r3
 800970a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800970c:	4b2e      	ldr	r3, [pc, #184]	@ (80097c8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800970e:	685b      	ldr	r3, [r3, #4]
 8009710:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009714:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009718:	d102      	bne.n	8009720 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800971a:	69fb      	ldr	r3, [r7, #28]
 800971c:	61bb      	str	r3, [r7, #24]
      break;
 800971e:	e04a      	b.n	80097b6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8009720:	69fb      	ldr	r3, [r7, #28]
 8009722:	005b      	lsls	r3, r3, #1
 8009724:	4a2d      	ldr	r2, [pc, #180]	@ (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8009726:	fba2 2303 	umull	r2, r3, r2, r3
 800972a:	085b      	lsrs	r3, r3, #1
 800972c:	61bb      	str	r3, [r7, #24]
      break;
 800972e:	e042      	b.n	80097b6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8009730:	4b25      	ldr	r3, [pc, #148]	@ (80097c8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8009732:	6a1b      	ldr	r3, [r3, #32]
 8009734:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800973c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009740:	d108      	bne.n	8009754 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	f003 0302 	and.w	r3, r3, #2
 8009748:	2b00      	cmp	r3, #0
 800974a:	d003      	beq.n	8009754 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 800974c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009750:	61bb      	str	r3, [r7, #24]
 8009752:	e01f      	b.n	8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800975a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800975e:	d109      	bne.n	8009774 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8009760:	4b19      	ldr	r3, [pc, #100]	@ (80097c8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8009762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009764:	f003 0302 	and.w	r3, r3, #2
 8009768:	2b00      	cmp	r3, #0
 800976a:	d003      	beq.n	8009774 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 800976c:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8009770:	61bb      	str	r3, [r7, #24]
 8009772:	e00f      	b.n	8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800977a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800977e:	d11c      	bne.n	80097ba <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8009780:	4b11      	ldr	r3, [pc, #68]	@ (80097c8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009788:	2b00      	cmp	r3, #0
 800978a:	d016      	beq.n	80097ba <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 800978c:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8009790:	61bb      	str	r3, [r7, #24]
      break;
 8009792:	e012      	b.n	80097ba <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8009794:	e011      	b.n	80097ba <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8009796:	f7ff fe85 	bl	80094a4 <HAL_RCC_GetPCLK2Freq>
 800979a:	4602      	mov	r2, r0
 800979c:	4b0a      	ldr	r3, [pc, #40]	@ (80097c8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800979e:	685b      	ldr	r3, [r3, #4]
 80097a0:	0b9b      	lsrs	r3, r3, #14
 80097a2:	f003 0303 	and.w	r3, r3, #3
 80097a6:	3301      	adds	r3, #1
 80097a8:	005b      	lsls	r3, r3, #1
 80097aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80097ae:	61bb      	str	r3, [r7, #24]
      break;
 80097b0:	e004      	b.n	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80097b2:	bf00      	nop
 80097b4:	e002      	b.n	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80097b6:	bf00      	nop
 80097b8:	e000      	b.n	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80097ba:	bf00      	nop
    }
  }
  return (frequency);
 80097bc:	69bb      	ldr	r3, [r7, #24]
}
 80097be:	4618      	mov	r0, r3
 80097c0:	3720      	adds	r7, #32
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}
 80097c6:	bf00      	nop
 80097c8:	40021000 	.word	0x40021000
 80097cc:	0800eb14 	.word	0x0800eb14
 80097d0:	0800eb24 	.word	0x0800eb24
 80097d4:	007a1200 	.word	0x007a1200
 80097d8:	003d0900 	.word	0x003d0900
 80097dc:	aaaaaaab 	.word	0xaaaaaaab

080097e0 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b082      	sub	sp, #8
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f003 0302 	and.w	r3, r3, #2
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d011      	beq.n	800981a <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	685b      	ldr	r3, [r3, #4]
 80097fc:	f003 0302 	and.w	r3, r3, #2
 8009800:	2b00      	cmp	r3, #0
 8009802:	d00a      	beq.n	800981a <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8009804:	6878      	ldr	r0, [r7, #4]
 8009806:	f000 f815 	bl	8009834 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	685a      	ldr	r2, [r3, #4]
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f022 0202 	bic.w	r2, r2, #2
 8009818:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800981a:	4b05      	ldr	r3, [pc, #20]	@ (8009830 <HAL_RTC_AlarmIRQHandler+0x50>)
 800981c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009820:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2201      	movs	r2, #1
 8009826:	745a      	strb	r2, [r3, #17]
}
 8009828:	bf00      	nop
 800982a:	3708      	adds	r7, #8
 800982c:	46bd      	mov	sp, r7
 800982e:	bd80      	pop	{r7, pc}
 8009830:	40010400 	.word	0x40010400

08009834 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8009834:	b480      	push	{r7}
 8009836:	b083      	sub	sp, #12
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 800983c:	bf00      	nop
 800983e:	370c      	adds	r7, #12
 8009840:	46bd      	mov	sp, r7
 8009842:	bc80      	pop	{r7}
 8009844:	4770      	bx	lr

08009846 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009846:	b580      	push	{r7, lr}
 8009848:	b082      	sub	sp, #8
 800984a:	af00      	add	r7, sp, #0
 800984c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d101      	bne.n	8009858 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009854:	2301      	movs	r3, #1
 8009856:	e076      	b.n	8009946 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800985c:	2b00      	cmp	r3, #0
 800985e:	d108      	bne.n	8009872 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	685b      	ldr	r3, [r3, #4]
 8009864:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009868:	d009      	beq.n	800987e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2200      	movs	r2, #0
 800986e:	61da      	str	r2, [r3, #28]
 8009870:	e005      	b.n	800987e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2200      	movs	r2, #0
 8009876:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2200      	movs	r2, #0
 800987c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2200      	movs	r2, #0
 8009882:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800988a:	b2db      	uxtb	r3, r3
 800988c:	2b00      	cmp	r3, #0
 800988e:	d106      	bne.n	800989e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2200      	movs	r2, #0
 8009894:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009898:	6878      	ldr	r0, [r7, #4]
 800989a:	f7fb fd51 	bl	8005340 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	2202      	movs	r2, #2
 80098a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	681a      	ldr	r2, [r3, #0]
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80098b4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	685b      	ldr	r3, [r3, #4]
 80098ba:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	689b      	ldr	r3, [r3, #8]
 80098c2:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80098c6:	431a      	orrs	r2, r3
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	68db      	ldr	r3, [r3, #12]
 80098cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80098d0:	431a      	orrs	r2, r3
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	691b      	ldr	r3, [r3, #16]
 80098d6:	f003 0302 	and.w	r3, r3, #2
 80098da:	431a      	orrs	r2, r3
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	695b      	ldr	r3, [r3, #20]
 80098e0:	f003 0301 	and.w	r3, r3, #1
 80098e4:	431a      	orrs	r2, r3
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	699b      	ldr	r3, [r3, #24]
 80098ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80098ee:	431a      	orrs	r2, r3
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	69db      	ldr	r3, [r3, #28]
 80098f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80098f8:	431a      	orrs	r2, r3
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	6a1b      	ldr	r3, [r3, #32]
 80098fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009902:	ea42 0103 	orr.w	r1, r2, r3
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800990a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	430a      	orrs	r2, r1
 8009914:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	699b      	ldr	r3, [r3, #24]
 800991a:	0c1a      	lsrs	r2, r3, #16
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	f002 0204 	and.w	r2, r2, #4
 8009924:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	69da      	ldr	r2, [r3, #28]
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009934:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2200      	movs	r2, #0
 800993a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2201      	movs	r2, #1
 8009940:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8009944:	2300      	movs	r3, #0
}
 8009946:	4618      	mov	r0, r3
 8009948:	3708      	adds	r7, #8
 800994a:	46bd      	mov	sp, r7
 800994c:	bd80      	pop	{r7, pc}

0800994e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800994e:	b580      	push	{r7, lr}
 8009950:	b088      	sub	sp, #32
 8009952:	af00      	add	r7, sp, #0
 8009954:	60f8      	str	r0, [r7, #12]
 8009956:	60b9      	str	r1, [r7, #8]
 8009958:	603b      	str	r3, [r7, #0]
 800995a:	4613      	mov	r3, r2
 800995c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800995e:	f7fc fd2b 	bl	80063b8 <HAL_GetTick>
 8009962:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8009964:	88fb      	ldrh	r3, [r7, #6]
 8009966:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800996e:	b2db      	uxtb	r3, r3
 8009970:	2b01      	cmp	r3, #1
 8009972:	d001      	beq.n	8009978 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8009974:	2302      	movs	r3, #2
 8009976:	e12a      	b.n	8009bce <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8009978:	68bb      	ldr	r3, [r7, #8]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d002      	beq.n	8009984 <HAL_SPI_Transmit+0x36>
 800997e:	88fb      	ldrh	r3, [r7, #6]
 8009980:	2b00      	cmp	r3, #0
 8009982:	d101      	bne.n	8009988 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8009984:	2301      	movs	r3, #1
 8009986:	e122      	b.n	8009bce <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800998e:	2b01      	cmp	r3, #1
 8009990:	d101      	bne.n	8009996 <HAL_SPI_Transmit+0x48>
 8009992:	2302      	movs	r3, #2
 8009994:	e11b      	b.n	8009bce <HAL_SPI_Transmit+0x280>
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	2201      	movs	r2, #1
 800999a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	2203      	movs	r2, #3
 80099a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	2200      	movs	r2, #0
 80099aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	68ba      	ldr	r2, [r7, #8]
 80099b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	88fa      	ldrh	r2, [r7, #6]
 80099b6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	88fa      	ldrh	r2, [r7, #6]
 80099bc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	2200      	movs	r2, #0
 80099c2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	2200      	movs	r2, #0
 80099c8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	2200      	movs	r2, #0
 80099ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	2200      	movs	r2, #0
 80099d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	2200      	movs	r2, #0
 80099da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	689b      	ldr	r3, [r3, #8]
 80099e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80099e4:	d10f      	bne.n	8009a06 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	681a      	ldr	r2, [r3, #0]
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80099f4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	681a      	ldr	r2, [r3, #0]
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009a04:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a10:	2b40      	cmp	r3, #64	@ 0x40
 8009a12:	d007      	beq.n	8009a24 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	681a      	ldr	r2, [r3, #0]
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009a22:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	68db      	ldr	r3, [r3, #12]
 8009a28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009a2c:	d152      	bne.n	8009ad4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	685b      	ldr	r3, [r3, #4]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d002      	beq.n	8009a3c <HAL_SPI_Transmit+0xee>
 8009a36:	8b7b      	ldrh	r3, [r7, #26]
 8009a38:	2b01      	cmp	r3, #1
 8009a3a:	d145      	bne.n	8009ac8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a40:	881a      	ldrh	r2, [r3, #0]
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a4c:	1c9a      	adds	r2, r3, #2
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009a56:	b29b      	uxth	r3, r3
 8009a58:	3b01      	subs	r3, #1
 8009a5a:	b29a      	uxth	r2, r3
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009a60:	e032      	b.n	8009ac8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	689b      	ldr	r3, [r3, #8]
 8009a68:	f003 0302 	and.w	r3, r3, #2
 8009a6c:	2b02      	cmp	r3, #2
 8009a6e:	d112      	bne.n	8009a96 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a74:	881a      	ldrh	r2, [r3, #0]
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a80:	1c9a      	adds	r2, r3, #2
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009a8a:	b29b      	uxth	r3, r3
 8009a8c:	3b01      	subs	r3, #1
 8009a8e:	b29a      	uxth	r2, r3
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009a94:	e018      	b.n	8009ac8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009a96:	f7fc fc8f 	bl	80063b8 <HAL_GetTick>
 8009a9a:	4602      	mov	r2, r0
 8009a9c:	69fb      	ldr	r3, [r7, #28]
 8009a9e:	1ad3      	subs	r3, r2, r3
 8009aa0:	683a      	ldr	r2, [r7, #0]
 8009aa2:	429a      	cmp	r2, r3
 8009aa4:	d803      	bhi.n	8009aae <HAL_SPI_Transmit+0x160>
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009aac:	d102      	bne.n	8009ab4 <HAL_SPI_Transmit+0x166>
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d109      	bne.n	8009ac8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	2201      	movs	r2, #1
 8009ab8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	2200      	movs	r2, #0
 8009ac0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009ac4:	2303      	movs	r3, #3
 8009ac6:	e082      	b.n	8009bce <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009acc:	b29b      	uxth	r3, r3
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d1c7      	bne.n	8009a62 <HAL_SPI_Transmit+0x114>
 8009ad2:	e053      	b.n	8009b7c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	685b      	ldr	r3, [r3, #4]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d002      	beq.n	8009ae2 <HAL_SPI_Transmit+0x194>
 8009adc:	8b7b      	ldrh	r3, [r7, #26]
 8009ade:	2b01      	cmp	r3, #1
 8009ae0:	d147      	bne.n	8009b72 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	330c      	adds	r3, #12
 8009aec:	7812      	ldrb	r2, [r2, #0]
 8009aee:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009af4:	1c5a      	adds	r2, r3, #1
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009afe:	b29b      	uxth	r3, r3
 8009b00:	3b01      	subs	r3, #1
 8009b02:	b29a      	uxth	r2, r3
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009b08:	e033      	b.n	8009b72 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	689b      	ldr	r3, [r3, #8]
 8009b10:	f003 0302 	and.w	r3, r3, #2
 8009b14:	2b02      	cmp	r3, #2
 8009b16:	d113      	bne.n	8009b40 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	330c      	adds	r3, #12
 8009b22:	7812      	ldrb	r2, [r2, #0]
 8009b24:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b2a:	1c5a      	adds	r2, r3, #1
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009b34:	b29b      	uxth	r3, r3
 8009b36:	3b01      	subs	r3, #1
 8009b38:	b29a      	uxth	r2, r3
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009b3e:	e018      	b.n	8009b72 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009b40:	f7fc fc3a 	bl	80063b8 <HAL_GetTick>
 8009b44:	4602      	mov	r2, r0
 8009b46:	69fb      	ldr	r3, [r7, #28]
 8009b48:	1ad3      	subs	r3, r2, r3
 8009b4a:	683a      	ldr	r2, [r7, #0]
 8009b4c:	429a      	cmp	r2, r3
 8009b4e:	d803      	bhi.n	8009b58 <HAL_SPI_Transmit+0x20a>
 8009b50:	683b      	ldr	r3, [r7, #0]
 8009b52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b56:	d102      	bne.n	8009b5e <HAL_SPI_Transmit+0x210>
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d109      	bne.n	8009b72 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	2201      	movs	r2, #1
 8009b62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	2200      	movs	r2, #0
 8009b6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009b6e:	2303      	movs	r3, #3
 8009b70:	e02d      	b.n	8009bce <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009b76:	b29b      	uxth	r3, r3
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d1c6      	bne.n	8009b0a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009b7c:	69fa      	ldr	r2, [r7, #28]
 8009b7e:	6839      	ldr	r1, [r7, #0]
 8009b80:	68f8      	ldr	r0, [r7, #12]
 8009b82:	f000 fbc5 	bl	800a310 <SPI_EndRxTxTransaction>
 8009b86:	4603      	mov	r3, r0
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d002      	beq.n	8009b92 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	2220      	movs	r2, #32
 8009b90:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	689b      	ldr	r3, [r3, #8]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d10a      	bne.n	8009bb0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	617b      	str	r3, [r7, #20]
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	68db      	ldr	r3, [r3, #12]
 8009ba4:	617b      	str	r3, [r7, #20]
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	689b      	ldr	r3, [r3, #8]
 8009bac:	617b      	str	r3, [r7, #20]
 8009bae:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	2201      	movs	r2, #1
 8009bb4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	2200      	movs	r2, #0
 8009bbc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d001      	beq.n	8009bcc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8009bc8:	2301      	movs	r3, #1
 8009bca:	e000      	b.n	8009bce <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8009bcc:	2300      	movs	r3, #0
  }
}
 8009bce:	4618      	mov	r0, r3
 8009bd0:	3720      	adds	r7, #32
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bd80      	pop	{r7, pc}

08009bd6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009bd6:	b580      	push	{r7, lr}
 8009bd8:	b088      	sub	sp, #32
 8009bda:	af02      	add	r7, sp, #8
 8009bdc:	60f8      	str	r0, [r7, #12]
 8009bde:	60b9      	str	r1, [r7, #8]
 8009be0:	603b      	str	r3, [r7, #0]
 8009be2:	4613      	mov	r3, r2
 8009be4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009bec:	b2db      	uxtb	r3, r3
 8009bee:	2b01      	cmp	r3, #1
 8009bf0:	d001      	beq.n	8009bf6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8009bf2:	2302      	movs	r3, #2
 8009bf4:	e104      	b.n	8009e00 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	685b      	ldr	r3, [r3, #4]
 8009bfa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009bfe:	d112      	bne.n	8009c26 <HAL_SPI_Receive+0x50>
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	689b      	ldr	r3, [r3, #8]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d10e      	bne.n	8009c26 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	2204      	movs	r2, #4
 8009c0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009c10:	88fa      	ldrh	r2, [r7, #6]
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	9300      	str	r3, [sp, #0]
 8009c16:	4613      	mov	r3, r2
 8009c18:	68ba      	ldr	r2, [r7, #8]
 8009c1a:	68b9      	ldr	r1, [r7, #8]
 8009c1c:	68f8      	ldr	r0, [r7, #12]
 8009c1e:	f000 f8f3 	bl	8009e08 <HAL_SPI_TransmitReceive>
 8009c22:	4603      	mov	r3, r0
 8009c24:	e0ec      	b.n	8009e00 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009c26:	f7fc fbc7 	bl	80063b8 <HAL_GetTick>
 8009c2a:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d002      	beq.n	8009c38 <HAL_SPI_Receive+0x62>
 8009c32:	88fb      	ldrh	r3, [r7, #6]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d101      	bne.n	8009c3c <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8009c38:	2301      	movs	r3, #1
 8009c3a:	e0e1      	b.n	8009e00 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009c42:	2b01      	cmp	r3, #1
 8009c44:	d101      	bne.n	8009c4a <HAL_SPI_Receive+0x74>
 8009c46:	2302      	movs	r3, #2
 8009c48:	e0da      	b.n	8009e00 <HAL_SPI_Receive+0x22a>
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	2201      	movs	r2, #1
 8009c4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	2204      	movs	r2, #4
 8009c56:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	68ba      	ldr	r2, [r7, #8]
 8009c64:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	88fa      	ldrh	r2, [r7, #6]
 8009c6a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	88fa      	ldrh	r2, [r7, #6]
 8009c70:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	2200      	movs	r2, #0
 8009c76:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	2200      	movs	r2, #0
 8009c82:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	2200      	movs	r2, #0
 8009c88:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	689b      	ldr	r3, [r3, #8]
 8009c94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009c98:	d10f      	bne.n	8009cba <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	681a      	ldr	r2, [r3, #0]
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009ca8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	681a      	ldr	r2, [r3, #0]
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009cb8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cc4:	2b40      	cmp	r3, #64	@ 0x40
 8009cc6:	d007      	beq.n	8009cd8 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	681a      	ldr	r2, [r3, #0]
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009cd6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	68db      	ldr	r3, [r3, #12]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d170      	bne.n	8009dc2 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009ce0:	e035      	b.n	8009d4e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	689b      	ldr	r3, [r3, #8]
 8009ce8:	f003 0301 	and.w	r3, r3, #1
 8009cec:	2b01      	cmp	r3, #1
 8009cee:	d115      	bne.n	8009d1c <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	f103 020c 	add.w	r2, r3, #12
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cfc:	7812      	ldrb	r2, [r2, #0]
 8009cfe:	b2d2      	uxtb	r2, r2
 8009d00:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d06:	1c5a      	adds	r2, r3, #1
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009d10:	b29b      	uxth	r3, r3
 8009d12:	3b01      	subs	r3, #1
 8009d14:	b29a      	uxth	r2, r3
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009d1a:	e018      	b.n	8009d4e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009d1c:	f7fc fb4c 	bl	80063b8 <HAL_GetTick>
 8009d20:	4602      	mov	r2, r0
 8009d22:	697b      	ldr	r3, [r7, #20]
 8009d24:	1ad3      	subs	r3, r2, r3
 8009d26:	683a      	ldr	r2, [r7, #0]
 8009d28:	429a      	cmp	r2, r3
 8009d2a:	d803      	bhi.n	8009d34 <HAL_SPI_Receive+0x15e>
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d32:	d102      	bne.n	8009d3a <HAL_SPI_Receive+0x164>
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d109      	bne.n	8009d4e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	2201      	movs	r2, #1
 8009d3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	2200      	movs	r2, #0
 8009d46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009d4a:	2303      	movs	r3, #3
 8009d4c:	e058      	b.n	8009e00 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009d52:	b29b      	uxth	r3, r3
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d1c4      	bne.n	8009ce2 <HAL_SPI_Receive+0x10c>
 8009d58:	e038      	b.n	8009dcc <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	689b      	ldr	r3, [r3, #8]
 8009d60:	f003 0301 	and.w	r3, r3, #1
 8009d64:	2b01      	cmp	r3, #1
 8009d66:	d113      	bne.n	8009d90 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	68da      	ldr	r2, [r3, #12]
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d72:	b292      	uxth	r2, r2
 8009d74:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d7a:	1c9a      	adds	r2, r3, #2
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009d84:	b29b      	uxth	r3, r3
 8009d86:	3b01      	subs	r3, #1
 8009d88:	b29a      	uxth	r2, r3
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009d8e:	e018      	b.n	8009dc2 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009d90:	f7fc fb12 	bl	80063b8 <HAL_GetTick>
 8009d94:	4602      	mov	r2, r0
 8009d96:	697b      	ldr	r3, [r7, #20]
 8009d98:	1ad3      	subs	r3, r2, r3
 8009d9a:	683a      	ldr	r2, [r7, #0]
 8009d9c:	429a      	cmp	r2, r3
 8009d9e:	d803      	bhi.n	8009da8 <HAL_SPI_Receive+0x1d2>
 8009da0:	683b      	ldr	r3, [r7, #0]
 8009da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009da6:	d102      	bne.n	8009dae <HAL_SPI_Receive+0x1d8>
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d109      	bne.n	8009dc2 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	2201      	movs	r2, #1
 8009db2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	2200      	movs	r2, #0
 8009dba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009dbe:	2303      	movs	r3, #3
 8009dc0:	e01e      	b.n	8009e00 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009dc6:	b29b      	uxth	r3, r3
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d1c6      	bne.n	8009d5a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009dcc:	697a      	ldr	r2, [r7, #20]
 8009dce:	6839      	ldr	r1, [r7, #0]
 8009dd0:	68f8      	ldr	r0, [r7, #12]
 8009dd2:	f000 fa4b 	bl	800a26c <SPI_EndRxTransaction>
 8009dd6:	4603      	mov	r3, r0
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d002      	beq.n	8009de2 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	2220      	movs	r2, #32
 8009de0:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	2201      	movs	r2, #1
 8009de6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	2200      	movs	r2, #0
 8009dee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d001      	beq.n	8009dfe <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	e000      	b.n	8009e00 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8009dfe:	2300      	movs	r3, #0
  }
}
 8009e00:	4618      	mov	r0, r3
 8009e02:	3718      	adds	r7, #24
 8009e04:	46bd      	mov	sp, r7
 8009e06:	bd80      	pop	{r7, pc}

08009e08 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b08a      	sub	sp, #40	@ 0x28
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	60f8      	str	r0, [r7, #12]
 8009e10:	60b9      	str	r1, [r7, #8]
 8009e12:	607a      	str	r2, [r7, #4]
 8009e14:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009e16:	2301      	movs	r3, #1
 8009e18:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009e1a:	f7fc facd 	bl	80063b8 <HAL_GetTick>
 8009e1e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009e26:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	685b      	ldr	r3, [r3, #4]
 8009e2c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009e2e:	887b      	ldrh	r3, [r7, #2]
 8009e30:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009e32:	7ffb      	ldrb	r3, [r7, #31]
 8009e34:	2b01      	cmp	r3, #1
 8009e36:	d00c      	beq.n	8009e52 <HAL_SPI_TransmitReceive+0x4a>
 8009e38:	69bb      	ldr	r3, [r7, #24]
 8009e3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009e3e:	d106      	bne.n	8009e4e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	689b      	ldr	r3, [r3, #8]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d102      	bne.n	8009e4e <HAL_SPI_TransmitReceive+0x46>
 8009e48:	7ffb      	ldrb	r3, [r7, #31]
 8009e4a:	2b04      	cmp	r3, #4
 8009e4c:	d001      	beq.n	8009e52 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8009e4e:	2302      	movs	r3, #2
 8009e50:	e17f      	b.n	800a152 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009e52:	68bb      	ldr	r3, [r7, #8]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d005      	beq.n	8009e64 <HAL_SPI_TransmitReceive+0x5c>
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d002      	beq.n	8009e64 <HAL_SPI_TransmitReceive+0x5c>
 8009e5e:	887b      	ldrh	r3, [r7, #2]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d101      	bne.n	8009e68 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8009e64:	2301      	movs	r3, #1
 8009e66:	e174      	b.n	800a152 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009e6e:	2b01      	cmp	r3, #1
 8009e70:	d101      	bne.n	8009e76 <HAL_SPI_TransmitReceive+0x6e>
 8009e72:	2302      	movs	r3, #2
 8009e74:	e16d      	b.n	800a152 <HAL_SPI_TransmitReceive+0x34a>
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	2201      	movs	r2, #1
 8009e7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009e84:	b2db      	uxtb	r3, r3
 8009e86:	2b04      	cmp	r3, #4
 8009e88:	d003      	beq.n	8009e92 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	2205      	movs	r2, #5
 8009e8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	2200      	movs	r2, #0
 8009e96:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	687a      	ldr	r2, [r7, #4]
 8009e9c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	887a      	ldrh	r2, [r7, #2]
 8009ea2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	887a      	ldrh	r2, [r7, #2]
 8009ea8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	68ba      	ldr	r2, [r7, #8]
 8009eae:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	887a      	ldrh	r2, [r7, #2]
 8009eb4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	887a      	ldrh	r2, [r7, #2]
 8009eba:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ed2:	2b40      	cmp	r3, #64	@ 0x40
 8009ed4:	d007      	beq.n	8009ee6 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	681a      	ldr	r2, [r3, #0]
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009ee4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	68db      	ldr	r3, [r3, #12]
 8009eea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009eee:	d17e      	bne.n	8009fee <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	685b      	ldr	r3, [r3, #4]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d002      	beq.n	8009efe <HAL_SPI_TransmitReceive+0xf6>
 8009ef8:	8afb      	ldrh	r3, [r7, #22]
 8009efa:	2b01      	cmp	r3, #1
 8009efc:	d16c      	bne.n	8009fd8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f02:	881a      	ldrh	r2, [r3, #0]
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f0e:	1c9a      	adds	r2, r3, #2
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009f18:	b29b      	uxth	r3, r3
 8009f1a:	3b01      	subs	r3, #1
 8009f1c:	b29a      	uxth	r2, r3
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009f22:	e059      	b.n	8009fd8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	689b      	ldr	r3, [r3, #8]
 8009f2a:	f003 0302 	and.w	r3, r3, #2
 8009f2e:	2b02      	cmp	r3, #2
 8009f30:	d11b      	bne.n	8009f6a <HAL_SPI_TransmitReceive+0x162>
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009f36:	b29b      	uxth	r3, r3
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d016      	beq.n	8009f6a <HAL_SPI_TransmitReceive+0x162>
 8009f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f3e:	2b01      	cmp	r3, #1
 8009f40:	d113      	bne.n	8009f6a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f46:	881a      	ldrh	r2, [r3, #0]
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f52:	1c9a      	adds	r2, r3, #2
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009f5c:	b29b      	uxth	r3, r3
 8009f5e:	3b01      	subs	r3, #1
 8009f60:	b29a      	uxth	r2, r3
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009f66:	2300      	movs	r3, #0
 8009f68:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	689b      	ldr	r3, [r3, #8]
 8009f70:	f003 0301 	and.w	r3, r3, #1
 8009f74:	2b01      	cmp	r3, #1
 8009f76:	d119      	bne.n	8009fac <HAL_SPI_TransmitReceive+0x1a4>
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f7c:	b29b      	uxth	r3, r3
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d014      	beq.n	8009fac <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	68da      	ldr	r2, [r3, #12]
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f8c:	b292      	uxth	r2, r2
 8009f8e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f94:	1c9a      	adds	r2, r3, #2
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f9e:	b29b      	uxth	r3, r3
 8009fa0:	3b01      	subs	r3, #1
 8009fa2:	b29a      	uxth	r2, r3
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009fa8:	2301      	movs	r3, #1
 8009faa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009fac:	f7fc fa04 	bl	80063b8 <HAL_GetTick>
 8009fb0:	4602      	mov	r2, r0
 8009fb2:	6a3b      	ldr	r3, [r7, #32]
 8009fb4:	1ad3      	subs	r3, r2, r3
 8009fb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009fb8:	429a      	cmp	r2, r3
 8009fba:	d80d      	bhi.n	8009fd8 <HAL_SPI_TransmitReceive+0x1d0>
 8009fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fc2:	d009      	beq.n	8009fd8 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	2201      	movs	r2, #1
 8009fc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	2200      	movs	r2, #0
 8009fd0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8009fd4:	2303      	movs	r3, #3
 8009fd6:	e0bc      	b.n	800a152 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009fdc:	b29b      	uxth	r3, r3
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d1a0      	bne.n	8009f24 <HAL_SPI_TransmitReceive+0x11c>
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009fe6:	b29b      	uxth	r3, r3
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d19b      	bne.n	8009f24 <HAL_SPI_TransmitReceive+0x11c>
 8009fec:	e082      	b.n	800a0f4 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	685b      	ldr	r3, [r3, #4]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d002      	beq.n	8009ffc <HAL_SPI_TransmitReceive+0x1f4>
 8009ff6:	8afb      	ldrh	r3, [r7, #22]
 8009ff8:	2b01      	cmp	r3, #1
 8009ffa:	d171      	bne.n	800a0e0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	330c      	adds	r3, #12
 800a006:	7812      	ldrb	r2, [r2, #0]
 800a008:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a00e:	1c5a      	adds	r2, r3, #1
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a018:	b29b      	uxth	r3, r3
 800a01a:	3b01      	subs	r3, #1
 800a01c:	b29a      	uxth	r2, r3
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a022:	e05d      	b.n	800a0e0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	689b      	ldr	r3, [r3, #8]
 800a02a:	f003 0302 	and.w	r3, r3, #2
 800a02e:	2b02      	cmp	r3, #2
 800a030:	d11c      	bne.n	800a06c <HAL_SPI_TransmitReceive+0x264>
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a036:	b29b      	uxth	r3, r3
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d017      	beq.n	800a06c <HAL_SPI_TransmitReceive+0x264>
 800a03c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a03e:	2b01      	cmp	r3, #1
 800a040:	d114      	bne.n	800a06c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	330c      	adds	r3, #12
 800a04c:	7812      	ldrb	r2, [r2, #0]
 800a04e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a054:	1c5a      	adds	r2, r3, #1
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a05e:	b29b      	uxth	r3, r3
 800a060:	3b01      	subs	r3, #1
 800a062:	b29a      	uxth	r2, r3
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a068:	2300      	movs	r3, #0
 800a06a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	689b      	ldr	r3, [r3, #8]
 800a072:	f003 0301 	and.w	r3, r3, #1
 800a076:	2b01      	cmp	r3, #1
 800a078:	d119      	bne.n	800a0ae <HAL_SPI_TransmitReceive+0x2a6>
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a07e:	b29b      	uxth	r3, r3
 800a080:	2b00      	cmp	r3, #0
 800a082:	d014      	beq.n	800a0ae <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	68da      	ldr	r2, [r3, #12]
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a08e:	b2d2      	uxtb	r2, r2
 800a090:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a096:	1c5a      	adds	r2, r3, #1
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a0a0:	b29b      	uxth	r3, r3
 800a0a2:	3b01      	subs	r3, #1
 800a0a4:	b29a      	uxth	r2, r3
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a0aa:	2301      	movs	r3, #1
 800a0ac:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a0ae:	f7fc f983 	bl	80063b8 <HAL_GetTick>
 800a0b2:	4602      	mov	r2, r0
 800a0b4:	6a3b      	ldr	r3, [r7, #32]
 800a0b6:	1ad3      	subs	r3, r2, r3
 800a0b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a0ba:	429a      	cmp	r2, r3
 800a0bc:	d803      	bhi.n	800a0c6 <HAL_SPI_TransmitReceive+0x2be>
 800a0be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0c4:	d102      	bne.n	800a0cc <HAL_SPI_TransmitReceive+0x2c4>
 800a0c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d109      	bne.n	800a0e0 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	2201      	movs	r2, #1
 800a0d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800a0dc:	2303      	movs	r3, #3
 800a0de:	e038      	b.n	800a152 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a0e4:	b29b      	uxth	r3, r3
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d19c      	bne.n	800a024 <HAL_SPI_TransmitReceive+0x21c>
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a0ee:	b29b      	uxth	r3, r3
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d197      	bne.n	800a024 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a0f4:	6a3a      	ldr	r2, [r7, #32]
 800a0f6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a0f8:	68f8      	ldr	r0, [r7, #12]
 800a0fa:	f000 f909 	bl	800a310 <SPI_EndRxTxTransaction>
 800a0fe:	4603      	mov	r3, r0
 800a100:	2b00      	cmp	r3, #0
 800a102:	d008      	beq.n	800a116 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	2220      	movs	r2, #32
 800a108:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	2200      	movs	r2, #0
 800a10e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800a112:	2301      	movs	r3, #1
 800a114:	e01d      	b.n	800a152 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	689b      	ldr	r3, [r3, #8]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d10a      	bne.n	800a134 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a11e:	2300      	movs	r3, #0
 800a120:	613b      	str	r3, [r7, #16]
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	68db      	ldr	r3, [r3, #12]
 800a128:	613b      	str	r3, [r7, #16]
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	689b      	ldr	r3, [r3, #8]
 800a130:	613b      	str	r3, [r7, #16]
 800a132:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	2201      	movs	r2, #1
 800a138:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	2200      	movs	r2, #0
 800a140:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d001      	beq.n	800a150 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800a14c:	2301      	movs	r3, #1
 800a14e:	e000      	b.n	800a152 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800a150:	2300      	movs	r3, #0
  }
}
 800a152:	4618      	mov	r0, r3
 800a154:	3728      	adds	r7, #40	@ 0x28
 800a156:	46bd      	mov	sp, r7
 800a158:	bd80      	pop	{r7, pc}
	...

0800a15c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b088      	sub	sp, #32
 800a160:	af00      	add	r7, sp, #0
 800a162:	60f8      	str	r0, [r7, #12]
 800a164:	60b9      	str	r1, [r7, #8]
 800a166:	603b      	str	r3, [r7, #0]
 800a168:	4613      	mov	r3, r2
 800a16a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a16c:	f7fc f924 	bl	80063b8 <HAL_GetTick>
 800a170:	4602      	mov	r2, r0
 800a172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a174:	1a9b      	subs	r3, r3, r2
 800a176:	683a      	ldr	r2, [r7, #0]
 800a178:	4413      	add	r3, r2
 800a17a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a17c:	f7fc f91c 	bl	80063b8 <HAL_GetTick>
 800a180:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a182:	4b39      	ldr	r3, [pc, #228]	@ (800a268 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	015b      	lsls	r3, r3, #5
 800a188:	0d1b      	lsrs	r3, r3, #20
 800a18a:	69fa      	ldr	r2, [r7, #28]
 800a18c:	fb02 f303 	mul.w	r3, r2, r3
 800a190:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a192:	e054      	b.n	800a23e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a19a:	d050      	beq.n	800a23e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a19c:	f7fc f90c 	bl	80063b8 <HAL_GetTick>
 800a1a0:	4602      	mov	r2, r0
 800a1a2:	69bb      	ldr	r3, [r7, #24]
 800a1a4:	1ad3      	subs	r3, r2, r3
 800a1a6:	69fa      	ldr	r2, [r7, #28]
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	d902      	bls.n	800a1b2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800a1ac:	69fb      	ldr	r3, [r7, #28]
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d13d      	bne.n	800a22e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	685a      	ldr	r2, [r3, #4]
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a1c0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	685b      	ldr	r3, [r3, #4]
 800a1c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a1ca:	d111      	bne.n	800a1f0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	689b      	ldr	r3, [r3, #8]
 800a1d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a1d4:	d004      	beq.n	800a1e0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	689b      	ldr	r3, [r3, #8]
 800a1da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a1de:	d107      	bne.n	800a1f0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	681a      	ldr	r2, [r3, #0]
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a1ee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a1f8:	d10f      	bne.n	800a21a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	681a      	ldr	r2, [r3, #0]
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a208:	601a      	str	r2, [r3, #0]
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	681a      	ldr	r2, [r3, #0]
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a218:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	2201      	movs	r2, #1
 800a21e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	2200      	movs	r2, #0
 800a226:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800a22a:	2303      	movs	r3, #3
 800a22c:	e017      	b.n	800a25e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a22e:	697b      	ldr	r3, [r7, #20]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d101      	bne.n	800a238 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a234:	2300      	movs	r3, #0
 800a236:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a238:	697b      	ldr	r3, [r7, #20]
 800a23a:	3b01      	subs	r3, #1
 800a23c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	689a      	ldr	r2, [r3, #8]
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	4013      	ands	r3, r2
 800a248:	68ba      	ldr	r2, [r7, #8]
 800a24a:	429a      	cmp	r2, r3
 800a24c:	bf0c      	ite	eq
 800a24e:	2301      	moveq	r3, #1
 800a250:	2300      	movne	r3, #0
 800a252:	b2db      	uxtb	r3, r3
 800a254:	461a      	mov	r2, r3
 800a256:	79fb      	ldrb	r3, [r7, #7]
 800a258:	429a      	cmp	r2, r3
 800a25a:	d19b      	bne.n	800a194 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a25c:	2300      	movs	r3, #0
}
 800a25e:	4618      	mov	r0, r3
 800a260:	3720      	adds	r7, #32
 800a262:	46bd      	mov	sp, r7
 800a264:	bd80      	pop	{r7, pc}
 800a266:	bf00      	nop
 800a268:	20000034 	.word	0x20000034

0800a26c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b086      	sub	sp, #24
 800a270:	af02      	add	r7, sp, #8
 800a272:	60f8      	str	r0, [r7, #12]
 800a274:	60b9      	str	r1, [r7, #8]
 800a276:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	685b      	ldr	r3, [r3, #4]
 800a27c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a280:	d111      	bne.n	800a2a6 <SPI_EndRxTransaction+0x3a>
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	689b      	ldr	r3, [r3, #8]
 800a286:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a28a:	d004      	beq.n	800a296 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	689b      	ldr	r3, [r3, #8]
 800a290:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a294:	d107      	bne.n	800a2a6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	681a      	ldr	r2, [r3, #0]
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a2a4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	685b      	ldr	r3, [r3, #4]
 800a2aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a2ae:	d117      	bne.n	800a2e0 <SPI_EndRxTransaction+0x74>
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	689b      	ldr	r3, [r3, #8]
 800a2b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a2b8:	d112      	bne.n	800a2e0 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	9300      	str	r3, [sp, #0]
 800a2be:	68bb      	ldr	r3, [r7, #8]
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	2101      	movs	r1, #1
 800a2c4:	68f8      	ldr	r0, [r7, #12]
 800a2c6:	f7ff ff49 	bl	800a15c <SPI_WaitFlagStateUntilTimeout>
 800a2ca:	4603      	mov	r3, r0
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d01a      	beq.n	800a306 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2d4:	f043 0220 	orr.w	r2, r3, #32
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a2dc:	2303      	movs	r3, #3
 800a2de:	e013      	b.n	800a308 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	9300      	str	r3, [sp, #0]
 800a2e4:	68bb      	ldr	r3, [r7, #8]
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	2180      	movs	r1, #128	@ 0x80
 800a2ea:	68f8      	ldr	r0, [r7, #12]
 800a2ec:	f7ff ff36 	bl	800a15c <SPI_WaitFlagStateUntilTimeout>
 800a2f0:	4603      	mov	r3, r0
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d007      	beq.n	800a306 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2fa:	f043 0220 	orr.w	r2, r3, #32
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a302:	2303      	movs	r3, #3
 800a304:	e000      	b.n	800a308 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800a306:	2300      	movs	r3, #0
}
 800a308:	4618      	mov	r0, r3
 800a30a:	3710      	adds	r7, #16
 800a30c:	46bd      	mov	sp, r7
 800a30e:	bd80      	pop	{r7, pc}

0800a310 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b086      	sub	sp, #24
 800a314:	af02      	add	r7, sp, #8
 800a316:	60f8      	str	r0, [r7, #12]
 800a318:	60b9      	str	r1, [r7, #8]
 800a31a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	9300      	str	r3, [sp, #0]
 800a320:	68bb      	ldr	r3, [r7, #8]
 800a322:	2201      	movs	r2, #1
 800a324:	2102      	movs	r1, #2
 800a326:	68f8      	ldr	r0, [r7, #12]
 800a328:	f7ff ff18 	bl	800a15c <SPI_WaitFlagStateUntilTimeout>
 800a32c:	4603      	mov	r3, r0
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d007      	beq.n	800a342 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a336:	f043 0220 	orr.w	r2, r3, #32
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800a33e:	2303      	movs	r3, #3
 800a340:	e013      	b.n	800a36a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	9300      	str	r3, [sp, #0]
 800a346:	68bb      	ldr	r3, [r7, #8]
 800a348:	2200      	movs	r2, #0
 800a34a:	2180      	movs	r1, #128	@ 0x80
 800a34c:	68f8      	ldr	r0, [r7, #12]
 800a34e:	f7ff ff05 	bl	800a15c <SPI_WaitFlagStateUntilTimeout>
 800a352:	4603      	mov	r3, r0
 800a354:	2b00      	cmp	r3, #0
 800a356:	d007      	beq.n	800a368 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a35c:	f043 0220 	orr.w	r2, r3, #32
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800a364:	2303      	movs	r3, #3
 800a366:	e000      	b.n	800a36a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800a368:	2300      	movs	r3, #0
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3710      	adds	r7, #16
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}

0800a372 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a372:	b580      	push	{r7, lr}
 800a374:	b082      	sub	sp, #8
 800a376:	af00      	add	r7, sp, #0
 800a378:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d101      	bne.n	800a384 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a380:	2301      	movs	r3, #1
 800a382:	e041      	b.n	800a408 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a38a:	b2db      	uxtb	r3, r3
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d106      	bne.n	800a39e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2200      	movs	r2, #0
 800a394:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a398:	6878      	ldr	r0, [r7, #4]
 800a39a:	f7fb f82b 	bl	80053f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2202      	movs	r2, #2
 800a3a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681a      	ldr	r2, [r3, #0]
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	3304      	adds	r3, #4
 800a3ae:	4619      	mov	r1, r3
 800a3b0:	4610      	mov	r0, r2
 800a3b2:	f000 f8f5 	bl	800a5a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	2201      	movs	r2, #1
 800a3ba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2201      	movs	r2, #1
 800a3c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	2201      	movs	r2, #1
 800a3ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	2201      	movs	r2, #1
 800a3d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	2201      	movs	r2, #1
 800a3da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2201      	movs	r2, #1
 800a3e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	2201      	movs	r2, #1
 800a3ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	2201      	movs	r2, #1
 800a3f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	2201      	movs	r2, #1
 800a3fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	2201      	movs	r2, #1
 800a402:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a406:	2300      	movs	r3, #0
}
 800a408:	4618      	mov	r0, r3
 800a40a:	3708      	adds	r7, #8
 800a40c:	46bd      	mov	sp, r7
 800a40e:	bd80      	pop	{r7, pc}

0800a410 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b084      	sub	sp, #16
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
 800a418:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a41a:	2300      	movs	r3, #0
 800a41c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a424:	2b01      	cmp	r3, #1
 800a426:	d101      	bne.n	800a42c <HAL_TIM_ConfigClockSource+0x1c>
 800a428:	2302      	movs	r3, #2
 800a42a:	e0b4      	b.n	800a596 <HAL_TIM_ConfigClockSource+0x186>
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	2201      	movs	r2, #1
 800a430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2202      	movs	r2, #2
 800a438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	689b      	ldr	r3, [r3, #8]
 800a442:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a444:	68bb      	ldr	r3, [r7, #8]
 800a446:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a44a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a44c:	68bb      	ldr	r3, [r7, #8]
 800a44e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a452:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	68ba      	ldr	r2, [r7, #8]
 800a45a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a464:	d03e      	beq.n	800a4e4 <HAL_TIM_ConfigClockSource+0xd4>
 800a466:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a46a:	f200 8087 	bhi.w	800a57c <HAL_TIM_ConfigClockSource+0x16c>
 800a46e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a472:	f000 8086 	beq.w	800a582 <HAL_TIM_ConfigClockSource+0x172>
 800a476:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a47a:	d87f      	bhi.n	800a57c <HAL_TIM_ConfigClockSource+0x16c>
 800a47c:	2b70      	cmp	r3, #112	@ 0x70
 800a47e:	d01a      	beq.n	800a4b6 <HAL_TIM_ConfigClockSource+0xa6>
 800a480:	2b70      	cmp	r3, #112	@ 0x70
 800a482:	d87b      	bhi.n	800a57c <HAL_TIM_ConfigClockSource+0x16c>
 800a484:	2b60      	cmp	r3, #96	@ 0x60
 800a486:	d050      	beq.n	800a52a <HAL_TIM_ConfigClockSource+0x11a>
 800a488:	2b60      	cmp	r3, #96	@ 0x60
 800a48a:	d877      	bhi.n	800a57c <HAL_TIM_ConfigClockSource+0x16c>
 800a48c:	2b50      	cmp	r3, #80	@ 0x50
 800a48e:	d03c      	beq.n	800a50a <HAL_TIM_ConfigClockSource+0xfa>
 800a490:	2b50      	cmp	r3, #80	@ 0x50
 800a492:	d873      	bhi.n	800a57c <HAL_TIM_ConfigClockSource+0x16c>
 800a494:	2b40      	cmp	r3, #64	@ 0x40
 800a496:	d058      	beq.n	800a54a <HAL_TIM_ConfigClockSource+0x13a>
 800a498:	2b40      	cmp	r3, #64	@ 0x40
 800a49a:	d86f      	bhi.n	800a57c <HAL_TIM_ConfigClockSource+0x16c>
 800a49c:	2b30      	cmp	r3, #48	@ 0x30
 800a49e:	d064      	beq.n	800a56a <HAL_TIM_ConfigClockSource+0x15a>
 800a4a0:	2b30      	cmp	r3, #48	@ 0x30
 800a4a2:	d86b      	bhi.n	800a57c <HAL_TIM_ConfigClockSource+0x16c>
 800a4a4:	2b20      	cmp	r3, #32
 800a4a6:	d060      	beq.n	800a56a <HAL_TIM_ConfigClockSource+0x15a>
 800a4a8:	2b20      	cmp	r3, #32
 800a4aa:	d867      	bhi.n	800a57c <HAL_TIM_ConfigClockSource+0x16c>
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d05c      	beq.n	800a56a <HAL_TIM_ConfigClockSource+0x15a>
 800a4b0:	2b10      	cmp	r3, #16
 800a4b2:	d05a      	beq.n	800a56a <HAL_TIM_ConfigClockSource+0x15a>
 800a4b4:	e062      	b.n	800a57c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a4ba:	683b      	ldr	r3, [r7, #0]
 800a4bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a4c6:	f000 f950 	bl	800a76a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	689b      	ldr	r3, [r3, #8]
 800a4d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a4d2:	68bb      	ldr	r3, [r7, #8]
 800a4d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a4d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	68ba      	ldr	r2, [r7, #8]
 800a4e0:	609a      	str	r2, [r3, #8]
      break;
 800a4e2:	e04f      	b.n	800a584 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a4e8:	683b      	ldr	r3, [r7, #0]
 800a4ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a4f4:	f000 f939 	bl	800a76a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	689a      	ldr	r2, [r3, #8]
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a506:	609a      	str	r2, [r3, #8]
      break;
 800a508:	e03c      	b.n	800a584 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a50e:	683b      	ldr	r3, [r7, #0]
 800a510:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a512:	683b      	ldr	r3, [r7, #0]
 800a514:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a516:	461a      	mov	r2, r3
 800a518:	f000 f8b0 	bl	800a67c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	2150      	movs	r1, #80	@ 0x50
 800a522:	4618      	mov	r0, r3
 800a524:	f000 f907 	bl	800a736 <TIM_ITRx_SetConfig>
      break;
 800a528:	e02c      	b.n	800a584 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a52e:	683b      	ldr	r3, [r7, #0]
 800a530:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a536:	461a      	mov	r2, r3
 800a538:	f000 f8ce 	bl	800a6d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	2160      	movs	r1, #96	@ 0x60
 800a542:	4618      	mov	r0, r3
 800a544:	f000 f8f7 	bl	800a736 <TIM_ITRx_SetConfig>
      break;
 800a548:	e01c      	b.n	800a584 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a54e:	683b      	ldr	r3, [r7, #0]
 800a550:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a556:	461a      	mov	r2, r3
 800a558:	f000 f890 	bl	800a67c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	2140      	movs	r1, #64	@ 0x40
 800a562:	4618      	mov	r0, r3
 800a564:	f000 f8e7 	bl	800a736 <TIM_ITRx_SetConfig>
      break;
 800a568:	e00c      	b.n	800a584 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681a      	ldr	r2, [r3, #0]
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	4619      	mov	r1, r3
 800a574:	4610      	mov	r0, r2
 800a576:	f000 f8de 	bl	800a736 <TIM_ITRx_SetConfig>
      break;
 800a57a:	e003      	b.n	800a584 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a57c:	2301      	movs	r3, #1
 800a57e:	73fb      	strb	r3, [r7, #15]
      break;
 800a580:	e000      	b.n	800a584 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a582:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2201      	movs	r2, #1
 800a588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	2200      	movs	r2, #0
 800a590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a594:	7bfb      	ldrb	r3, [r7, #15]
}
 800a596:	4618      	mov	r0, r3
 800a598:	3710      	adds	r7, #16
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}
	...

0800a5a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a5a0:	b480      	push	{r7}
 800a5a2:	b085      	sub	sp, #20
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
 800a5a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	4a2f      	ldr	r2, [pc, #188]	@ (800a670 <TIM_Base_SetConfig+0xd0>)
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	d00b      	beq.n	800a5d0 <TIM_Base_SetConfig+0x30>
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5be:	d007      	beq.n	800a5d0 <TIM_Base_SetConfig+0x30>
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	4a2c      	ldr	r2, [pc, #176]	@ (800a674 <TIM_Base_SetConfig+0xd4>)
 800a5c4:	4293      	cmp	r3, r2
 800a5c6:	d003      	beq.n	800a5d0 <TIM_Base_SetConfig+0x30>
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	4a2b      	ldr	r2, [pc, #172]	@ (800a678 <TIM_Base_SetConfig+0xd8>)
 800a5cc:	4293      	cmp	r3, r2
 800a5ce:	d108      	bne.n	800a5e2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	685b      	ldr	r3, [r3, #4]
 800a5dc:	68fa      	ldr	r2, [r7, #12]
 800a5de:	4313      	orrs	r3, r2
 800a5e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	4a22      	ldr	r2, [pc, #136]	@ (800a670 <TIM_Base_SetConfig+0xd0>)
 800a5e6:	4293      	cmp	r3, r2
 800a5e8:	d00b      	beq.n	800a602 <TIM_Base_SetConfig+0x62>
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5f0:	d007      	beq.n	800a602 <TIM_Base_SetConfig+0x62>
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	4a1f      	ldr	r2, [pc, #124]	@ (800a674 <TIM_Base_SetConfig+0xd4>)
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d003      	beq.n	800a602 <TIM_Base_SetConfig+0x62>
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	4a1e      	ldr	r2, [pc, #120]	@ (800a678 <TIM_Base_SetConfig+0xd8>)
 800a5fe:	4293      	cmp	r3, r2
 800a600:	d108      	bne.n	800a614 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a608:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	68db      	ldr	r3, [r3, #12]
 800a60e:	68fa      	ldr	r2, [r7, #12]
 800a610:	4313      	orrs	r3, r2
 800a612:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	695b      	ldr	r3, [r3, #20]
 800a61e:	4313      	orrs	r3, r2
 800a620:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	68fa      	ldr	r2, [r7, #12]
 800a626:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	689a      	ldr	r2, [r3, #8]
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a630:	683b      	ldr	r3, [r7, #0]
 800a632:	681a      	ldr	r2, [r3, #0]
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	4a0d      	ldr	r2, [pc, #52]	@ (800a670 <TIM_Base_SetConfig+0xd0>)
 800a63c:	4293      	cmp	r3, r2
 800a63e:	d103      	bne.n	800a648 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	691a      	ldr	r2, [r3, #16]
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2201      	movs	r2, #1
 800a64c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	691b      	ldr	r3, [r3, #16]
 800a652:	f003 0301 	and.w	r3, r3, #1
 800a656:	2b00      	cmp	r3, #0
 800a658:	d005      	beq.n	800a666 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	691b      	ldr	r3, [r3, #16]
 800a65e:	f023 0201 	bic.w	r2, r3, #1
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	611a      	str	r2, [r3, #16]
  }
}
 800a666:	bf00      	nop
 800a668:	3714      	adds	r7, #20
 800a66a:	46bd      	mov	sp, r7
 800a66c:	bc80      	pop	{r7}
 800a66e:	4770      	bx	lr
 800a670:	40012c00 	.word	0x40012c00
 800a674:	40000400 	.word	0x40000400
 800a678:	40000800 	.word	0x40000800

0800a67c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a67c:	b480      	push	{r7}
 800a67e:	b087      	sub	sp, #28
 800a680:	af00      	add	r7, sp, #0
 800a682:	60f8      	str	r0, [r7, #12]
 800a684:	60b9      	str	r1, [r7, #8]
 800a686:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	6a1b      	ldr	r3, [r3, #32]
 800a68c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	6a1b      	ldr	r3, [r3, #32]
 800a692:	f023 0201 	bic.w	r2, r3, #1
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	699b      	ldr	r3, [r3, #24]
 800a69e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a6a0:	693b      	ldr	r3, [r7, #16]
 800a6a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a6a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	011b      	lsls	r3, r3, #4
 800a6ac:	693a      	ldr	r2, [r7, #16]
 800a6ae:	4313      	orrs	r3, r2
 800a6b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a6b2:	697b      	ldr	r3, [r7, #20]
 800a6b4:	f023 030a 	bic.w	r3, r3, #10
 800a6b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a6ba:	697a      	ldr	r2, [r7, #20]
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	4313      	orrs	r3, r2
 800a6c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	693a      	ldr	r2, [r7, #16]
 800a6c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	697a      	ldr	r2, [r7, #20]
 800a6cc:	621a      	str	r2, [r3, #32]
}
 800a6ce:	bf00      	nop
 800a6d0:	371c      	adds	r7, #28
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	bc80      	pop	{r7}
 800a6d6:	4770      	bx	lr

0800a6d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a6d8:	b480      	push	{r7}
 800a6da:	b087      	sub	sp, #28
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	60f8      	str	r0, [r7, #12]
 800a6e0:	60b9      	str	r1, [r7, #8]
 800a6e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	6a1b      	ldr	r3, [r3, #32]
 800a6e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	6a1b      	ldr	r3, [r3, #32]
 800a6ee:	f023 0210 	bic.w	r2, r3, #16
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	699b      	ldr	r3, [r3, #24]
 800a6fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a6fc:	693b      	ldr	r3, [r7, #16]
 800a6fe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a702:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	031b      	lsls	r3, r3, #12
 800a708:	693a      	ldr	r2, [r7, #16]
 800a70a:	4313      	orrs	r3, r2
 800a70c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a70e:	697b      	ldr	r3, [r7, #20]
 800a710:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a714:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a716:	68bb      	ldr	r3, [r7, #8]
 800a718:	011b      	lsls	r3, r3, #4
 800a71a:	697a      	ldr	r2, [r7, #20]
 800a71c:	4313      	orrs	r3, r2
 800a71e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	693a      	ldr	r2, [r7, #16]
 800a724:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	697a      	ldr	r2, [r7, #20]
 800a72a:	621a      	str	r2, [r3, #32]
}
 800a72c:	bf00      	nop
 800a72e:	371c      	adds	r7, #28
 800a730:	46bd      	mov	sp, r7
 800a732:	bc80      	pop	{r7}
 800a734:	4770      	bx	lr

0800a736 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a736:	b480      	push	{r7}
 800a738:	b085      	sub	sp, #20
 800a73a:	af00      	add	r7, sp, #0
 800a73c:	6078      	str	r0, [r7, #4]
 800a73e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	689b      	ldr	r3, [r3, #8]
 800a744:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a74c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a74e:	683a      	ldr	r2, [r7, #0]
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	4313      	orrs	r3, r2
 800a754:	f043 0307 	orr.w	r3, r3, #7
 800a758:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	68fa      	ldr	r2, [r7, #12]
 800a75e:	609a      	str	r2, [r3, #8]
}
 800a760:	bf00      	nop
 800a762:	3714      	adds	r7, #20
 800a764:	46bd      	mov	sp, r7
 800a766:	bc80      	pop	{r7}
 800a768:	4770      	bx	lr

0800a76a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a76a:	b480      	push	{r7}
 800a76c:	b087      	sub	sp, #28
 800a76e:	af00      	add	r7, sp, #0
 800a770:	60f8      	str	r0, [r7, #12]
 800a772:	60b9      	str	r1, [r7, #8]
 800a774:	607a      	str	r2, [r7, #4]
 800a776:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	689b      	ldr	r3, [r3, #8]
 800a77c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a77e:	697b      	ldr	r3, [r7, #20]
 800a780:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a784:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a786:	683b      	ldr	r3, [r7, #0]
 800a788:	021a      	lsls	r2, r3, #8
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	431a      	orrs	r2, r3
 800a78e:	68bb      	ldr	r3, [r7, #8]
 800a790:	4313      	orrs	r3, r2
 800a792:	697a      	ldr	r2, [r7, #20]
 800a794:	4313      	orrs	r3, r2
 800a796:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	697a      	ldr	r2, [r7, #20]
 800a79c:	609a      	str	r2, [r3, #8]
}
 800a79e:	bf00      	nop
 800a7a0:	371c      	adds	r7, #28
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bc80      	pop	{r7}
 800a7a6:	4770      	bx	lr

0800a7a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a7a8:	b480      	push	{r7}
 800a7aa:	b085      	sub	sp, #20
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	6078      	str	r0, [r7, #4]
 800a7b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a7b8:	2b01      	cmp	r3, #1
 800a7ba:	d101      	bne.n	800a7c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a7bc:	2302      	movs	r3, #2
 800a7be:	e046      	b.n	800a84e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	2201      	movs	r2, #1
 800a7c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2202      	movs	r2, #2
 800a7cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	685b      	ldr	r3, [r3, #4]
 800a7d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	689b      	ldr	r3, [r3, #8]
 800a7de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a7e8:	683b      	ldr	r3, [r7, #0]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	68fa      	ldr	r2, [r7, #12]
 800a7ee:	4313      	orrs	r3, r2
 800a7f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	68fa      	ldr	r2, [r7, #12]
 800a7f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	4a16      	ldr	r2, [pc, #88]	@ (800a858 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800a800:	4293      	cmp	r3, r2
 800a802:	d00e      	beq.n	800a822 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a80c:	d009      	beq.n	800a822 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	4a12      	ldr	r2, [pc, #72]	@ (800a85c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800a814:	4293      	cmp	r3, r2
 800a816:	d004      	beq.n	800a822 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	4a10      	ldr	r2, [pc, #64]	@ (800a860 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800a81e:	4293      	cmp	r3, r2
 800a820:	d10c      	bne.n	800a83c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a822:	68bb      	ldr	r3, [r7, #8]
 800a824:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a828:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a82a:	683b      	ldr	r3, [r7, #0]
 800a82c:	685b      	ldr	r3, [r3, #4]
 800a82e:	68ba      	ldr	r2, [r7, #8]
 800a830:	4313      	orrs	r3, r2
 800a832:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	68ba      	ldr	r2, [r7, #8]
 800a83a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2201      	movs	r2, #1
 800a840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	2200      	movs	r2, #0
 800a848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a84c:	2300      	movs	r3, #0
}
 800a84e:	4618      	mov	r0, r3
 800a850:	3714      	adds	r7, #20
 800a852:	46bd      	mov	sp, r7
 800a854:	bc80      	pop	{r7}
 800a856:	4770      	bx	lr
 800a858:	40012c00 	.word	0x40012c00
 800a85c:	40000400 	.word	0x40000400
 800a860:	40000800 	.word	0x40000800

0800a864 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b082      	sub	sp, #8
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d101      	bne.n	800a876 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a872:	2301      	movs	r3, #1
 800a874:	e042      	b.n	800a8fc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a87c:	b2db      	uxtb	r3, r3
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d106      	bne.n	800a890 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	2200      	movs	r2, #0
 800a886:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a88a:	6878      	ldr	r0, [r7, #4]
 800a88c:	f7fa fdd0 	bl	8005430 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	2224      	movs	r2, #36	@ 0x24
 800a894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	68da      	ldr	r2, [r3, #12]
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a8a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a8a8:	6878      	ldr	r0, [r7, #4]
 800a8aa:	f000 fdb7 	bl	800b41c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	691a      	ldr	r2, [r3, #16]
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a8bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	695a      	ldr	r2, [r3, #20]
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a8cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	68da      	ldr	r2, [r3, #12]
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a8dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	2220      	movs	r2, #32
 800a8e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2220      	movs	r2, #32
 800a8f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a8fa:	2300      	movs	r3, #0
}
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	3708      	adds	r7, #8
 800a900:	46bd      	mov	sp, r7
 800a902:	bd80      	pop	{r7, pc}

0800a904 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a904:	b580      	push	{r7, lr}
 800a906:	b08a      	sub	sp, #40	@ 0x28
 800a908:	af02      	add	r7, sp, #8
 800a90a:	60f8      	str	r0, [r7, #12]
 800a90c:	60b9      	str	r1, [r7, #8]
 800a90e:	603b      	str	r3, [r7, #0]
 800a910:	4613      	mov	r3, r2
 800a912:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a914:	2300      	movs	r3, #0
 800a916:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a91e:	b2db      	uxtb	r3, r3
 800a920:	2b20      	cmp	r3, #32
 800a922:	d175      	bne.n	800aa10 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800a924:	68bb      	ldr	r3, [r7, #8]
 800a926:	2b00      	cmp	r3, #0
 800a928:	d002      	beq.n	800a930 <HAL_UART_Transmit+0x2c>
 800a92a:	88fb      	ldrh	r3, [r7, #6]
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d101      	bne.n	800a934 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a930:	2301      	movs	r3, #1
 800a932:	e06e      	b.n	800aa12 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	2200      	movs	r2, #0
 800a938:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	2221      	movs	r2, #33	@ 0x21
 800a93e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a942:	f7fb fd39 	bl	80063b8 <HAL_GetTick>
 800a946:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	88fa      	ldrh	r2, [r7, #6]
 800a94c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	88fa      	ldrh	r2, [r7, #6]
 800a952:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	689b      	ldr	r3, [r3, #8]
 800a958:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a95c:	d108      	bne.n	800a970 <HAL_UART_Transmit+0x6c>
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	691b      	ldr	r3, [r3, #16]
 800a962:	2b00      	cmp	r3, #0
 800a964:	d104      	bne.n	800a970 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a966:	2300      	movs	r3, #0
 800a968:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a96a:	68bb      	ldr	r3, [r7, #8]
 800a96c:	61bb      	str	r3, [r7, #24]
 800a96e:	e003      	b.n	800a978 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a970:	68bb      	ldr	r3, [r7, #8]
 800a972:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a974:	2300      	movs	r3, #0
 800a976:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a978:	e02e      	b.n	800a9d8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a97a:	683b      	ldr	r3, [r7, #0]
 800a97c:	9300      	str	r3, [sp, #0]
 800a97e:	697b      	ldr	r3, [r7, #20]
 800a980:	2200      	movs	r2, #0
 800a982:	2180      	movs	r1, #128	@ 0x80
 800a984:	68f8      	ldr	r0, [r7, #12]
 800a986:	f000 fb1c 	bl	800afc2 <UART_WaitOnFlagUntilTimeout>
 800a98a:	4603      	mov	r3, r0
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d005      	beq.n	800a99c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	2220      	movs	r2, #32
 800a994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800a998:	2303      	movs	r3, #3
 800a99a:	e03a      	b.n	800aa12 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800a99c:	69fb      	ldr	r3, [r7, #28]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d10b      	bne.n	800a9ba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a9a2:	69bb      	ldr	r3, [r7, #24]
 800a9a4:	881b      	ldrh	r3, [r3, #0]
 800a9a6:	461a      	mov	r2, r3
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a9b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a9b2:	69bb      	ldr	r3, [r7, #24]
 800a9b4:	3302      	adds	r3, #2
 800a9b6:	61bb      	str	r3, [r7, #24]
 800a9b8:	e007      	b.n	800a9ca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a9ba:	69fb      	ldr	r3, [r7, #28]
 800a9bc:	781a      	ldrb	r2, [r3, #0]
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a9c4:	69fb      	ldr	r3, [r7, #28]
 800a9c6:	3301      	adds	r3, #1
 800a9c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a9ce:	b29b      	uxth	r3, r3
 800a9d0:	3b01      	subs	r3, #1
 800a9d2:	b29a      	uxth	r2, r3
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a9dc:	b29b      	uxth	r3, r3
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d1cb      	bne.n	800a97a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	9300      	str	r3, [sp, #0]
 800a9e6:	697b      	ldr	r3, [r7, #20]
 800a9e8:	2200      	movs	r2, #0
 800a9ea:	2140      	movs	r1, #64	@ 0x40
 800a9ec:	68f8      	ldr	r0, [r7, #12]
 800a9ee:	f000 fae8 	bl	800afc2 <UART_WaitOnFlagUntilTimeout>
 800a9f2:	4603      	mov	r3, r0
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d005      	beq.n	800aa04 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	2220      	movs	r2, #32
 800a9fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800aa00:	2303      	movs	r3, #3
 800aa02:	e006      	b.n	800aa12 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	2220      	movs	r2, #32
 800aa08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	e000      	b.n	800aa12 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800aa10:	2302      	movs	r3, #2
  }
}
 800aa12:	4618      	mov	r0, r3
 800aa14:	3720      	adds	r7, #32
 800aa16:	46bd      	mov	sp, r7
 800aa18:	bd80      	pop	{r7, pc}

0800aa1a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aa1a:	b580      	push	{r7, lr}
 800aa1c:	b084      	sub	sp, #16
 800aa1e:	af00      	add	r7, sp, #0
 800aa20:	60f8      	str	r0, [r7, #12]
 800aa22:	60b9      	str	r1, [r7, #8]
 800aa24:	4613      	mov	r3, r2
 800aa26:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800aa2e:	b2db      	uxtb	r3, r3
 800aa30:	2b20      	cmp	r3, #32
 800aa32:	d112      	bne.n	800aa5a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d002      	beq.n	800aa40 <HAL_UART_Receive_IT+0x26>
 800aa3a:	88fb      	ldrh	r3, [r7, #6]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d101      	bne.n	800aa44 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800aa40:	2301      	movs	r3, #1
 800aa42:	e00b      	b.n	800aa5c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	2200      	movs	r2, #0
 800aa48:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800aa4a:	88fb      	ldrh	r3, [r7, #6]
 800aa4c:	461a      	mov	r2, r3
 800aa4e:	68b9      	ldr	r1, [r7, #8]
 800aa50:	68f8      	ldr	r0, [r7, #12]
 800aa52:	f000 fb0f 	bl	800b074 <UART_Start_Receive_IT>
 800aa56:	4603      	mov	r3, r0
 800aa58:	e000      	b.n	800aa5c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800aa5a:	2302      	movs	r3, #2
  }
}
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	3710      	adds	r7, #16
 800aa60:	46bd      	mov	sp, r7
 800aa62:	bd80      	pop	{r7, pc}

0800aa64 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b0ba      	sub	sp, #232	@ 0xe8
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	68db      	ldr	r3, [r3, #12]
 800aa7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	695b      	ldr	r3, [r3, #20]
 800aa86:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800aa90:	2300      	movs	r3, #0
 800aa92:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800aa96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aa9a:	f003 030f 	and.w	r3, r3, #15
 800aa9e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800aaa2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d10f      	bne.n	800aaca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800aaaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aaae:	f003 0320 	and.w	r3, r3, #32
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d009      	beq.n	800aaca <HAL_UART_IRQHandler+0x66>
 800aab6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aaba:	f003 0320 	and.w	r3, r3, #32
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d003      	beq.n	800aaca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800aac2:	6878      	ldr	r0, [r7, #4]
 800aac4:	f000 fbec 	bl	800b2a0 <UART_Receive_IT>
      return;
 800aac8:	e25b      	b.n	800af82 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800aaca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800aace:	2b00      	cmp	r3, #0
 800aad0:	f000 80de 	beq.w	800ac90 <HAL_UART_IRQHandler+0x22c>
 800aad4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aad8:	f003 0301 	and.w	r3, r3, #1
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d106      	bne.n	800aaee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800aae0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aae4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	f000 80d1 	beq.w	800ac90 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800aaee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aaf2:	f003 0301 	and.w	r3, r3, #1
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d00b      	beq.n	800ab12 <HAL_UART_IRQHandler+0xae>
 800aafa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aafe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d005      	beq.n	800ab12 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab0a:	f043 0201 	orr.w	r2, r3, #1
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ab12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab16:	f003 0304 	and.w	r3, r3, #4
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d00b      	beq.n	800ab36 <HAL_UART_IRQHandler+0xd2>
 800ab1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ab22:	f003 0301 	and.w	r3, r3, #1
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d005      	beq.n	800ab36 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab2e:	f043 0202 	orr.w	r2, r3, #2
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ab36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab3a:	f003 0302 	and.w	r3, r3, #2
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d00b      	beq.n	800ab5a <HAL_UART_IRQHandler+0xf6>
 800ab42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ab46:	f003 0301 	and.w	r3, r3, #1
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d005      	beq.n	800ab5a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab52:	f043 0204 	orr.w	r2, r3, #4
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800ab5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab5e:	f003 0308 	and.w	r3, r3, #8
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d011      	beq.n	800ab8a <HAL_UART_IRQHandler+0x126>
 800ab66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab6a:	f003 0320 	and.w	r3, r3, #32
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d105      	bne.n	800ab7e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800ab72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ab76:	f003 0301 	and.w	r3, r3, #1
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d005      	beq.n	800ab8a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab82:	f043 0208 	orr.w	r2, r3, #8
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	f000 81f2 	beq.w	800af78 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ab94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab98:	f003 0320 	and.w	r3, r3, #32
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d008      	beq.n	800abb2 <HAL_UART_IRQHandler+0x14e>
 800aba0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aba4:	f003 0320 	and.w	r3, r3, #32
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d002      	beq.n	800abb2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800abac:	6878      	ldr	r0, [r7, #4]
 800abae:	f000 fb77 	bl	800b2a0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	695b      	ldr	r3, [r3, #20]
 800abb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	bf14      	ite	ne
 800abc0:	2301      	movne	r3, #1
 800abc2:	2300      	moveq	r3, #0
 800abc4:	b2db      	uxtb	r3, r3
 800abc6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abce:	f003 0308 	and.w	r3, r3, #8
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d103      	bne.n	800abde <HAL_UART_IRQHandler+0x17a>
 800abd6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d04f      	beq.n	800ac7e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800abde:	6878      	ldr	r0, [r7, #4]
 800abe0:	f000 fa81 	bl	800b0e6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	695b      	ldr	r3, [r3, #20]
 800abea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d041      	beq.n	800ac76 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	3314      	adds	r3, #20
 800abf8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abfc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ac00:	e853 3f00 	ldrex	r3, [r3]
 800ac04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ac08:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ac0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ac10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	3314      	adds	r3, #20
 800ac1a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ac1e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ac22:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac26:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ac2a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ac2e:	e841 2300 	strex	r3, r2, [r1]
 800ac32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ac36:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d1d9      	bne.n	800abf2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d013      	beq.n	800ac6e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac4a:	4a7e      	ldr	r2, [pc, #504]	@ (800ae44 <HAL_UART_IRQHandler+0x3e0>)
 800ac4c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac52:	4618      	mov	r0, r3
 800ac54:	f7fc fb08 	bl	8007268 <HAL_DMA_Abort_IT>
 800ac58:	4603      	mov	r3, r0
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d016      	beq.n	800ac8c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac64:	687a      	ldr	r2, [r7, #4]
 800ac66:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800ac68:	4610      	mov	r0, r2
 800ac6a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ac6c:	e00e      	b.n	800ac8c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	f000 f993 	bl	800af9a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ac74:	e00a      	b.n	800ac8c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ac76:	6878      	ldr	r0, [r7, #4]
 800ac78:	f000 f98f 	bl	800af9a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ac7c:	e006      	b.n	800ac8c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ac7e:	6878      	ldr	r0, [r7, #4]
 800ac80:	f000 f98b 	bl	800af9a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2200      	movs	r2, #0
 800ac88:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800ac8a:	e175      	b.n	800af78 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ac8c:	bf00      	nop
    return;
 800ac8e:	e173      	b.n	800af78 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac94:	2b01      	cmp	r3, #1
 800ac96:	f040 814f 	bne.w	800af38 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800ac9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac9e:	f003 0310 	and.w	r3, r3, #16
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	f000 8148 	beq.w	800af38 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800aca8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800acac:	f003 0310 	and.w	r3, r3, #16
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	f000 8141 	beq.w	800af38 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800acb6:	2300      	movs	r3, #0
 800acb8:	60bb      	str	r3, [r7, #8]
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	60bb      	str	r3, [r7, #8]
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	685b      	ldr	r3, [r3, #4]
 800acc8:	60bb      	str	r3, [r7, #8]
 800acca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	695b      	ldr	r3, [r3, #20]
 800acd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	f000 80b6 	beq.w	800ae48 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	685b      	ldr	r3, [r3, #4]
 800ace4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ace8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800acec:	2b00      	cmp	r3, #0
 800acee:	f000 8145 	beq.w	800af7c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800acf6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800acfa:	429a      	cmp	r2, r3
 800acfc:	f080 813e 	bcs.w	800af7c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ad06:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad0c:	699b      	ldr	r3, [r3, #24]
 800ad0e:	2b20      	cmp	r3, #32
 800ad10:	f000 8088 	beq.w	800ae24 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	330c      	adds	r3, #12
 800ad1a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad1e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ad22:	e853 3f00 	ldrex	r3, [r3]
 800ad26:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ad2a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ad2e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ad32:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	330c      	adds	r3, #12
 800ad3c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800ad40:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800ad44:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad48:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ad4c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ad50:	e841 2300 	strex	r3, r2, [r1]
 800ad54:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ad58:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d1d9      	bne.n	800ad14 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	3314      	adds	r3, #20
 800ad66:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad68:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ad6a:	e853 3f00 	ldrex	r3, [r3]
 800ad6e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ad70:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ad72:	f023 0301 	bic.w	r3, r3, #1
 800ad76:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	3314      	adds	r3, #20
 800ad80:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ad84:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ad88:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad8a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ad8c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ad90:	e841 2300 	strex	r3, r2, [r1]
 800ad94:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ad96:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d1e1      	bne.n	800ad60 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	3314      	adds	r3, #20
 800ada2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ada4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ada6:	e853 3f00 	ldrex	r3, [r3]
 800adaa:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800adac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800adae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800adb2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	3314      	adds	r3, #20
 800adbc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800adc0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800adc2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adc4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800adc6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800adc8:	e841 2300 	strex	r3, r2, [r1]
 800adcc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800adce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800add0:	2b00      	cmp	r3, #0
 800add2:	d1e3      	bne.n	800ad9c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	2220      	movs	r2, #32
 800add8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	2200      	movs	r2, #0
 800ade0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	330c      	adds	r3, #12
 800ade8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800adec:	e853 3f00 	ldrex	r3, [r3]
 800adf0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800adf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800adf4:	f023 0310 	bic.w	r3, r3, #16
 800adf8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	330c      	adds	r3, #12
 800ae02:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800ae06:	65ba      	str	r2, [r7, #88]	@ 0x58
 800ae08:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae0a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ae0c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ae0e:	e841 2300 	strex	r3, r2, [r1]
 800ae12:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ae14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d1e3      	bne.n	800ade2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae1e:	4618      	mov	r0, r3
 800ae20:	f7fc f9e7 	bl	80071f2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	2202      	movs	r2, #2
 800ae28:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ae32:	b29b      	uxth	r3, r3
 800ae34:	1ad3      	subs	r3, r2, r3
 800ae36:	b29b      	uxth	r3, r3
 800ae38:	4619      	mov	r1, r3
 800ae3a:	6878      	ldr	r0, [r7, #4]
 800ae3c:	f000 f8b6 	bl	800afac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800ae40:	e09c      	b.n	800af7c <HAL_UART_IRQHandler+0x518>
 800ae42:	bf00      	nop
 800ae44:	0800b1ab 	.word	0x0800b1ab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ae50:	b29b      	uxth	r3, r3
 800ae52:	1ad3      	subs	r3, r2, r3
 800ae54:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ae5c:	b29b      	uxth	r3, r3
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	f000 808e 	beq.w	800af80 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800ae64:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	f000 8089 	beq.w	800af80 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	330c      	adds	r3, #12
 800ae74:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae78:	e853 3f00 	ldrex	r3, [r3]
 800ae7c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ae7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ae84:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	330c      	adds	r3, #12
 800ae8e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800ae92:	647a      	str	r2, [r7, #68]	@ 0x44
 800ae94:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae96:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ae98:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ae9a:	e841 2300 	strex	r3, r2, [r1]
 800ae9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800aea0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d1e3      	bne.n	800ae6e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	3314      	adds	r3, #20
 800aeac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeb0:	e853 3f00 	ldrex	r3, [r3]
 800aeb4:	623b      	str	r3, [r7, #32]
   return(result);
 800aeb6:	6a3b      	ldr	r3, [r7, #32]
 800aeb8:	f023 0301 	bic.w	r3, r3, #1
 800aebc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	3314      	adds	r3, #20
 800aec6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800aeca:	633a      	str	r2, [r7, #48]	@ 0x30
 800aecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aece:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aed0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aed2:	e841 2300 	strex	r3, r2, [r1]
 800aed6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aed8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d1e3      	bne.n	800aea6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	2220      	movs	r2, #32
 800aee2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	2200      	movs	r2, #0
 800aeea:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	330c      	adds	r3, #12
 800aef2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aef4:	693b      	ldr	r3, [r7, #16]
 800aef6:	e853 3f00 	ldrex	r3, [r3]
 800aefa:	60fb      	str	r3, [r7, #12]
   return(result);
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	f023 0310 	bic.w	r3, r3, #16
 800af02:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	330c      	adds	r3, #12
 800af0c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800af10:	61fa      	str	r2, [r7, #28]
 800af12:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af14:	69b9      	ldr	r1, [r7, #24]
 800af16:	69fa      	ldr	r2, [r7, #28]
 800af18:	e841 2300 	strex	r3, r2, [r1]
 800af1c:	617b      	str	r3, [r7, #20]
   return(result);
 800af1e:	697b      	ldr	r3, [r7, #20]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d1e3      	bne.n	800aeec <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	2202      	movs	r2, #2
 800af28:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800af2a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800af2e:	4619      	mov	r1, r3
 800af30:	6878      	ldr	r0, [r7, #4]
 800af32:	f000 f83b 	bl	800afac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800af36:	e023      	b.n	800af80 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800af38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800af3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af40:	2b00      	cmp	r3, #0
 800af42:	d009      	beq.n	800af58 <HAL_UART_IRQHandler+0x4f4>
 800af44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800af48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d003      	beq.n	800af58 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800af50:	6878      	ldr	r0, [r7, #4]
 800af52:	f000 f93e 	bl	800b1d2 <UART_Transmit_IT>
    return;
 800af56:	e014      	b.n	800af82 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800af58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800af5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af60:	2b00      	cmp	r3, #0
 800af62:	d00e      	beq.n	800af82 <HAL_UART_IRQHandler+0x51e>
 800af64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800af68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d008      	beq.n	800af82 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800af70:	6878      	ldr	r0, [r7, #4]
 800af72:	f000 f97d 	bl	800b270 <UART_EndTransmit_IT>
    return;
 800af76:	e004      	b.n	800af82 <HAL_UART_IRQHandler+0x51e>
    return;
 800af78:	bf00      	nop
 800af7a:	e002      	b.n	800af82 <HAL_UART_IRQHandler+0x51e>
      return;
 800af7c:	bf00      	nop
 800af7e:	e000      	b.n	800af82 <HAL_UART_IRQHandler+0x51e>
      return;
 800af80:	bf00      	nop
  }
}
 800af82:	37e8      	adds	r7, #232	@ 0xe8
 800af84:	46bd      	mov	sp, r7
 800af86:	bd80      	pop	{r7, pc}

0800af88 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800af88:	b480      	push	{r7}
 800af8a:	b083      	sub	sp, #12
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800af90:	bf00      	nop
 800af92:	370c      	adds	r7, #12
 800af94:	46bd      	mov	sp, r7
 800af96:	bc80      	pop	{r7}
 800af98:	4770      	bx	lr

0800af9a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800af9a:	b480      	push	{r7}
 800af9c:	b083      	sub	sp, #12
 800af9e:	af00      	add	r7, sp, #0
 800afa0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800afa2:	bf00      	nop
 800afa4:	370c      	adds	r7, #12
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bc80      	pop	{r7}
 800afaa:	4770      	bx	lr

0800afac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800afac:	b480      	push	{r7}
 800afae:	b083      	sub	sp, #12
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
 800afb4:	460b      	mov	r3, r1
 800afb6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800afb8:	bf00      	nop
 800afba:	370c      	adds	r7, #12
 800afbc:	46bd      	mov	sp, r7
 800afbe:	bc80      	pop	{r7}
 800afc0:	4770      	bx	lr

0800afc2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800afc2:	b580      	push	{r7, lr}
 800afc4:	b086      	sub	sp, #24
 800afc6:	af00      	add	r7, sp, #0
 800afc8:	60f8      	str	r0, [r7, #12]
 800afca:	60b9      	str	r1, [r7, #8]
 800afcc:	603b      	str	r3, [r7, #0]
 800afce:	4613      	mov	r3, r2
 800afd0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800afd2:	e03b      	b.n	800b04c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800afd4:	6a3b      	ldr	r3, [r7, #32]
 800afd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afda:	d037      	beq.n	800b04c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800afdc:	f7fb f9ec 	bl	80063b8 <HAL_GetTick>
 800afe0:	4602      	mov	r2, r0
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	1ad3      	subs	r3, r2, r3
 800afe6:	6a3a      	ldr	r2, [r7, #32]
 800afe8:	429a      	cmp	r2, r3
 800afea:	d302      	bcc.n	800aff2 <UART_WaitOnFlagUntilTimeout+0x30>
 800afec:	6a3b      	ldr	r3, [r7, #32]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d101      	bne.n	800aff6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800aff2:	2303      	movs	r3, #3
 800aff4:	e03a      	b.n	800b06c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	68db      	ldr	r3, [r3, #12]
 800affc:	f003 0304 	and.w	r3, r3, #4
 800b000:	2b00      	cmp	r3, #0
 800b002:	d023      	beq.n	800b04c <UART_WaitOnFlagUntilTimeout+0x8a>
 800b004:	68bb      	ldr	r3, [r7, #8]
 800b006:	2b80      	cmp	r3, #128	@ 0x80
 800b008:	d020      	beq.n	800b04c <UART_WaitOnFlagUntilTimeout+0x8a>
 800b00a:	68bb      	ldr	r3, [r7, #8]
 800b00c:	2b40      	cmp	r3, #64	@ 0x40
 800b00e:	d01d      	beq.n	800b04c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	f003 0308 	and.w	r3, r3, #8
 800b01a:	2b08      	cmp	r3, #8
 800b01c:	d116      	bne.n	800b04c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800b01e:	2300      	movs	r3, #0
 800b020:	617b      	str	r3, [r7, #20]
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	617b      	str	r3, [r7, #20]
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	685b      	ldr	r3, [r3, #4]
 800b030:	617b      	str	r3, [r7, #20]
 800b032:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b034:	68f8      	ldr	r0, [r7, #12]
 800b036:	f000 f856 	bl	800b0e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	2208      	movs	r2, #8
 800b03e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	2200      	movs	r2, #0
 800b044:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b048:	2301      	movs	r3, #1
 800b04a:	e00f      	b.n	800b06c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	681a      	ldr	r2, [r3, #0]
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	4013      	ands	r3, r2
 800b056:	68ba      	ldr	r2, [r7, #8]
 800b058:	429a      	cmp	r2, r3
 800b05a:	bf0c      	ite	eq
 800b05c:	2301      	moveq	r3, #1
 800b05e:	2300      	movne	r3, #0
 800b060:	b2db      	uxtb	r3, r3
 800b062:	461a      	mov	r2, r3
 800b064:	79fb      	ldrb	r3, [r7, #7]
 800b066:	429a      	cmp	r2, r3
 800b068:	d0b4      	beq.n	800afd4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b06a:	2300      	movs	r3, #0
}
 800b06c:	4618      	mov	r0, r3
 800b06e:	3718      	adds	r7, #24
 800b070:	46bd      	mov	sp, r7
 800b072:	bd80      	pop	{r7, pc}

0800b074 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b074:	b480      	push	{r7}
 800b076:	b085      	sub	sp, #20
 800b078:	af00      	add	r7, sp, #0
 800b07a:	60f8      	str	r0, [r7, #12]
 800b07c:	60b9      	str	r1, [r7, #8]
 800b07e:	4613      	mov	r3, r2
 800b080:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	68ba      	ldr	r2, [r7, #8]
 800b086:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	88fa      	ldrh	r2, [r7, #6]
 800b08c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	88fa      	ldrh	r2, [r7, #6]
 800b092:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	2200      	movs	r2, #0
 800b098:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	2222      	movs	r2, #34	@ 0x22
 800b09e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	691b      	ldr	r3, [r3, #16]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d007      	beq.n	800b0ba <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	68da      	ldr	r2, [r3, #12]
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b0b8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	695a      	ldr	r2, [r3, #20]
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	f042 0201 	orr.w	r2, r2, #1
 800b0c8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	68da      	ldr	r2, [r3, #12]
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	f042 0220 	orr.w	r2, r2, #32
 800b0d8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b0da:	2300      	movs	r3, #0
}
 800b0dc:	4618      	mov	r0, r3
 800b0de:	3714      	adds	r7, #20
 800b0e0:	46bd      	mov	sp, r7
 800b0e2:	bc80      	pop	{r7}
 800b0e4:	4770      	bx	lr

0800b0e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b0e6:	b480      	push	{r7}
 800b0e8:	b095      	sub	sp, #84	@ 0x54
 800b0ea:	af00      	add	r7, sp, #0
 800b0ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	330c      	adds	r3, #12
 800b0f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0f8:	e853 3f00 	ldrex	r3, [r3]
 800b0fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b0fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b100:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b104:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	330c      	adds	r3, #12
 800b10c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b10e:	643a      	str	r2, [r7, #64]	@ 0x40
 800b110:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b112:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b114:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b116:	e841 2300 	strex	r3, r2, [r1]
 800b11a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b11c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d1e5      	bne.n	800b0ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	3314      	adds	r3, #20
 800b128:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b12a:	6a3b      	ldr	r3, [r7, #32]
 800b12c:	e853 3f00 	ldrex	r3, [r3]
 800b130:	61fb      	str	r3, [r7, #28]
   return(result);
 800b132:	69fb      	ldr	r3, [r7, #28]
 800b134:	f023 0301 	bic.w	r3, r3, #1
 800b138:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	3314      	adds	r3, #20
 800b140:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b142:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b144:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b146:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b148:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b14a:	e841 2300 	strex	r3, r2, [r1]
 800b14e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b152:	2b00      	cmp	r3, #0
 800b154:	d1e5      	bne.n	800b122 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b15a:	2b01      	cmp	r3, #1
 800b15c:	d119      	bne.n	800b192 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	330c      	adds	r3, #12
 800b164:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	e853 3f00 	ldrex	r3, [r3]
 800b16c:	60bb      	str	r3, [r7, #8]
   return(result);
 800b16e:	68bb      	ldr	r3, [r7, #8]
 800b170:	f023 0310 	bic.w	r3, r3, #16
 800b174:	647b      	str	r3, [r7, #68]	@ 0x44
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	330c      	adds	r3, #12
 800b17c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b17e:	61ba      	str	r2, [r7, #24]
 800b180:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b182:	6979      	ldr	r1, [r7, #20]
 800b184:	69ba      	ldr	r2, [r7, #24]
 800b186:	e841 2300 	strex	r3, r2, [r1]
 800b18a:	613b      	str	r3, [r7, #16]
   return(result);
 800b18c:	693b      	ldr	r3, [r7, #16]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d1e5      	bne.n	800b15e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	2220      	movs	r2, #32
 800b196:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	2200      	movs	r2, #0
 800b19e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800b1a0:	bf00      	nop
 800b1a2:	3754      	adds	r7, #84	@ 0x54
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	bc80      	pop	{r7}
 800b1a8:	4770      	bx	lr

0800b1aa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b1aa:	b580      	push	{r7, lr}
 800b1ac:	b084      	sub	sp, #16
 800b1ae:	af00      	add	r7, sp, #0
 800b1b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b1c4:	68f8      	ldr	r0, [r7, #12]
 800b1c6:	f7ff fee8 	bl	800af9a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b1ca:	bf00      	nop
 800b1cc:	3710      	adds	r7, #16
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}

0800b1d2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b1d2:	b480      	push	{r7}
 800b1d4:	b085      	sub	sp, #20
 800b1d6:	af00      	add	r7, sp, #0
 800b1d8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b1e0:	b2db      	uxtb	r3, r3
 800b1e2:	2b21      	cmp	r3, #33	@ 0x21
 800b1e4:	d13e      	bne.n	800b264 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	689b      	ldr	r3, [r3, #8]
 800b1ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b1ee:	d114      	bne.n	800b21a <UART_Transmit_IT+0x48>
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	691b      	ldr	r3, [r3, #16]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d110      	bne.n	800b21a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	6a1b      	ldr	r3, [r3, #32]
 800b1fc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	881b      	ldrh	r3, [r3, #0]
 800b202:	461a      	mov	r2, r3
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b20c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	6a1b      	ldr	r3, [r3, #32]
 800b212:	1c9a      	adds	r2, r3, #2
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	621a      	str	r2, [r3, #32]
 800b218:	e008      	b.n	800b22c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	6a1b      	ldr	r3, [r3, #32]
 800b21e:	1c59      	adds	r1, r3, #1
 800b220:	687a      	ldr	r2, [r7, #4]
 800b222:	6211      	str	r1, [r2, #32]
 800b224:	781a      	ldrb	r2, [r3, #0]
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b230:	b29b      	uxth	r3, r3
 800b232:	3b01      	subs	r3, #1
 800b234:	b29b      	uxth	r3, r3
 800b236:	687a      	ldr	r2, [r7, #4]
 800b238:	4619      	mov	r1, r3
 800b23a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d10f      	bne.n	800b260 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	68da      	ldr	r2, [r3, #12]
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b24e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	68da      	ldr	r2, [r3, #12]
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b25e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b260:	2300      	movs	r3, #0
 800b262:	e000      	b.n	800b266 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b264:	2302      	movs	r3, #2
  }
}
 800b266:	4618      	mov	r0, r3
 800b268:	3714      	adds	r7, #20
 800b26a:	46bd      	mov	sp, r7
 800b26c:	bc80      	pop	{r7}
 800b26e:	4770      	bx	lr

0800b270 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b270:	b580      	push	{r7, lr}
 800b272:	b082      	sub	sp, #8
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	68da      	ldr	r2, [r3, #12]
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b286:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2220      	movs	r2, #32
 800b28c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b290:	6878      	ldr	r0, [r7, #4]
 800b292:	f7ff fe79 	bl	800af88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b296:	2300      	movs	r3, #0
}
 800b298:	4618      	mov	r0, r3
 800b29a:	3708      	adds	r7, #8
 800b29c:	46bd      	mov	sp, r7
 800b29e:	bd80      	pop	{r7, pc}

0800b2a0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b08c      	sub	sp, #48	@ 0x30
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b2ae:	b2db      	uxtb	r3, r3
 800b2b0:	2b22      	cmp	r3, #34	@ 0x22
 800b2b2:	f040 80ae 	bne.w	800b412 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	689b      	ldr	r3, [r3, #8]
 800b2ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b2be:	d117      	bne.n	800b2f0 <UART_Receive_IT+0x50>
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	691b      	ldr	r3, [r3, #16]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d113      	bne.n	800b2f0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2d0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	685b      	ldr	r3, [r3, #4]
 800b2d8:	b29b      	uxth	r3, r3
 800b2da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2de:	b29a      	uxth	r2, r3
 800b2e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2e2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2e8:	1c9a      	adds	r2, r3, #2
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	629a      	str	r2, [r3, #40]	@ 0x28
 800b2ee:	e026      	b.n	800b33e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	689b      	ldr	r3, [r3, #8]
 800b2fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b302:	d007      	beq.n	800b314 <UART_Receive_IT+0x74>
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	689b      	ldr	r3, [r3, #8]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d10a      	bne.n	800b322 <UART_Receive_IT+0x82>
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	691b      	ldr	r3, [r3, #16]
 800b310:	2b00      	cmp	r3, #0
 800b312:	d106      	bne.n	800b322 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	685b      	ldr	r3, [r3, #4]
 800b31a:	b2da      	uxtb	r2, r3
 800b31c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b31e:	701a      	strb	r2, [r3, #0]
 800b320:	e008      	b.n	800b334 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	685b      	ldr	r3, [r3, #4]
 800b328:	b2db      	uxtb	r3, r3
 800b32a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b32e:	b2da      	uxtb	r2, r3
 800b330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b332:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b338:	1c5a      	adds	r2, r3, #1
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b342:	b29b      	uxth	r3, r3
 800b344:	3b01      	subs	r3, #1
 800b346:	b29b      	uxth	r3, r3
 800b348:	687a      	ldr	r2, [r7, #4]
 800b34a:	4619      	mov	r1, r3
 800b34c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d15d      	bne.n	800b40e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	68da      	ldr	r2, [r3, #12]
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	f022 0220 	bic.w	r2, r2, #32
 800b360:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	68da      	ldr	r2, [r3, #12]
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b370:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	695a      	ldr	r2, [r3, #20]
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	f022 0201 	bic.w	r2, r2, #1
 800b380:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	2220      	movs	r2, #32
 800b386:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	2200      	movs	r2, #0
 800b38e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b394:	2b01      	cmp	r3, #1
 800b396:	d135      	bne.n	800b404 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	2200      	movs	r2, #0
 800b39c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	330c      	adds	r3, #12
 800b3a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3a6:	697b      	ldr	r3, [r7, #20]
 800b3a8:	e853 3f00 	ldrex	r3, [r3]
 800b3ac:	613b      	str	r3, [r7, #16]
   return(result);
 800b3ae:	693b      	ldr	r3, [r7, #16]
 800b3b0:	f023 0310 	bic.w	r3, r3, #16
 800b3b4:	627b      	str	r3, [r7, #36]	@ 0x24
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	330c      	adds	r3, #12
 800b3bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b3be:	623a      	str	r2, [r7, #32]
 800b3c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3c2:	69f9      	ldr	r1, [r7, #28]
 800b3c4:	6a3a      	ldr	r2, [r7, #32]
 800b3c6:	e841 2300 	strex	r3, r2, [r1]
 800b3ca:	61bb      	str	r3, [r7, #24]
   return(result);
 800b3cc:	69bb      	ldr	r3, [r7, #24]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d1e5      	bne.n	800b39e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	f003 0310 	and.w	r3, r3, #16
 800b3dc:	2b10      	cmp	r3, #16
 800b3de:	d10a      	bne.n	800b3f6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	60fb      	str	r3, [r7, #12]
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	60fb      	str	r3, [r7, #12]
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	685b      	ldr	r3, [r3, #4]
 800b3f2:	60fb      	str	r3, [r7, #12]
 800b3f4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b3fa:	4619      	mov	r1, r3
 800b3fc:	6878      	ldr	r0, [r7, #4]
 800b3fe:	f7ff fdd5 	bl	800afac <HAL_UARTEx_RxEventCallback>
 800b402:	e002      	b.n	800b40a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b404:	6878      	ldr	r0, [r7, #4]
 800b406:	f7fa faa9 	bl	800595c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b40a:	2300      	movs	r3, #0
 800b40c:	e002      	b.n	800b414 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800b40e:	2300      	movs	r3, #0
 800b410:	e000      	b.n	800b414 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800b412:	2302      	movs	r3, #2
  }
}
 800b414:	4618      	mov	r0, r3
 800b416:	3730      	adds	r7, #48	@ 0x30
 800b418:	46bd      	mov	sp, r7
 800b41a:	bd80      	pop	{r7, pc}

0800b41c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b084      	sub	sp, #16
 800b420:	af00      	add	r7, sp, #0
 800b422:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	691b      	ldr	r3, [r3, #16]
 800b42a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	68da      	ldr	r2, [r3, #12]
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	430a      	orrs	r2, r1
 800b438:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	689a      	ldr	r2, [r3, #8]
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	691b      	ldr	r3, [r3, #16]
 800b442:	431a      	orrs	r2, r3
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	695b      	ldr	r3, [r3, #20]
 800b448:	4313      	orrs	r3, r2
 800b44a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	68db      	ldr	r3, [r3, #12]
 800b452:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800b456:	f023 030c 	bic.w	r3, r3, #12
 800b45a:	687a      	ldr	r2, [r7, #4]
 800b45c:	6812      	ldr	r2, [r2, #0]
 800b45e:	68b9      	ldr	r1, [r7, #8]
 800b460:	430b      	orrs	r3, r1
 800b462:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	695b      	ldr	r3, [r3, #20]
 800b46a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	699a      	ldr	r2, [r3, #24]
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	430a      	orrs	r2, r1
 800b478:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	4a2c      	ldr	r2, [pc, #176]	@ (800b530 <UART_SetConfig+0x114>)
 800b480:	4293      	cmp	r3, r2
 800b482:	d103      	bne.n	800b48c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800b484:	f7fe f80e 	bl	80094a4 <HAL_RCC_GetPCLK2Freq>
 800b488:	60f8      	str	r0, [r7, #12]
 800b48a:	e002      	b.n	800b492 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800b48c:	f7fd fff6 	bl	800947c <HAL_RCC_GetPCLK1Freq>
 800b490:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b492:	68fa      	ldr	r2, [r7, #12]
 800b494:	4613      	mov	r3, r2
 800b496:	009b      	lsls	r3, r3, #2
 800b498:	4413      	add	r3, r2
 800b49a:	009a      	lsls	r2, r3, #2
 800b49c:	441a      	add	r2, r3
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	685b      	ldr	r3, [r3, #4]
 800b4a2:	009b      	lsls	r3, r3, #2
 800b4a4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4a8:	4a22      	ldr	r2, [pc, #136]	@ (800b534 <UART_SetConfig+0x118>)
 800b4aa:	fba2 2303 	umull	r2, r3, r2, r3
 800b4ae:	095b      	lsrs	r3, r3, #5
 800b4b0:	0119      	lsls	r1, r3, #4
 800b4b2:	68fa      	ldr	r2, [r7, #12]
 800b4b4:	4613      	mov	r3, r2
 800b4b6:	009b      	lsls	r3, r3, #2
 800b4b8:	4413      	add	r3, r2
 800b4ba:	009a      	lsls	r2, r3, #2
 800b4bc:	441a      	add	r2, r3
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	685b      	ldr	r3, [r3, #4]
 800b4c2:	009b      	lsls	r3, r3, #2
 800b4c4:	fbb2 f2f3 	udiv	r2, r2, r3
 800b4c8:	4b1a      	ldr	r3, [pc, #104]	@ (800b534 <UART_SetConfig+0x118>)
 800b4ca:	fba3 0302 	umull	r0, r3, r3, r2
 800b4ce:	095b      	lsrs	r3, r3, #5
 800b4d0:	2064      	movs	r0, #100	@ 0x64
 800b4d2:	fb00 f303 	mul.w	r3, r0, r3
 800b4d6:	1ad3      	subs	r3, r2, r3
 800b4d8:	011b      	lsls	r3, r3, #4
 800b4da:	3332      	adds	r3, #50	@ 0x32
 800b4dc:	4a15      	ldr	r2, [pc, #84]	@ (800b534 <UART_SetConfig+0x118>)
 800b4de:	fba2 2303 	umull	r2, r3, r2, r3
 800b4e2:	095b      	lsrs	r3, r3, #5
 800b4e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b4e8:	4419      	add	r1, r3
 800b4ea:	68fa      	ldr	r2, [r7, #12]
 800b4ec:	4613      	mov	r3, r2
 800b4ee:	009b      	lsls	r3, r3, #2
 800b4f0:	4413      	add	r3, r2
 800b4f2:	009a      	lsls	r2, r3, #2
 800b4f4:	441a      	add	r2, r3
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	685b      	ldr	r3, [r3, #4]
 800b4fa:	009b      	lsls	r3, r3, #2
 800b4fc:	fbb2 f2f3 	udiv	r2, r2, r3
 800b500:	4b0c      	ldr	r3, [pc, #48]	@ (800b534 <UART_SetConfig+0x118>)
 800b502:	fba3 0302 	umull	r0, r3, r3, r2
 800b506:	095b      	lsrs	r3, r3, #5
 800b508:	2064      	movs	r0, #100	@ 0x64
 800b50a:	fb00 f303 	mul.w	r3, r0, r3
 800b50e:	1ad3      	subs	r3, r2, r3
 800b510:	011b      	lsls	r3, r3, #4
 800b512:	3332      	adds	r3, #50	@ 0x32
 800b514:	4a07      	ldr	r2, [pc, #28]	@ (800b534 <UART_SetConfig+0x118>)
 800b516:	fba2 2303 	umull	r2, r3, r2, r3
 800b51a:	095b      	lsrs	r3, r3, #5
 800b51c:	f003 020f 	and.w	r2, r3, #15
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	440a      	add	r2, r1
 800b526:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800b528:	bf00      	nop
 800b52a:	3710      	adds	r7, #16
 800b52c:	46bd      	mov	sp, r7
 800b52e:	bd80      	pop	{r7, pc}
 800b530:	40013800 	.word	0x40013800
 800b534:	51eb851f 	.word	0x51eb851f

0800b538 <atoi>:
 800b538:	220a      	movs	r2, #10
 800b53a:	2100      	movs	r1, #0
 800b53c:	f000 b87a 	b.w	800b634 <strtol>

0800b540 <_strtol_l.isra.0>:
 800b540:	2b24      	cmp	r3, #36	@ 0x24
 800b542:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b546:	4686      	mov	lr, r0
 800b548:	4690      	mov	r8, r2
 800b54a:	d801      	bhi.n	800b550 <_strtol_l.isra.0+0x10>
 800b54c:	2b01      	cmp	r3, #1
 800b54e:	d106      	bne.n	800b55e <_strtol_l.isra.0+0x1e>
 800b550:	f000 ffa2 	bl	800c498 <__errno>
 800b554:	2316      	movs	r3, #22
 800b556:	6003      	str	r3, [r0, #0]
 800b558:	2000      	movs	r0, #0
 800b55a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b55e:	460d      	mov	r5, r1
 800b560:	4833      	ldr	r0, [pc, #204]	@ (800b630 <_strtol_l.isra.0+0xf0>)
 800b562:	462a      	mov	r2, r5
 800b564:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b568:	5d06      	ldrb	r6, [r0, r4]
 800b56a:	f016 0608 	ands.w	r6, r6, #8
 800b56e:	d1f8      	bne.n	800b562 <_strtol_l.isra.0+0x22>
 800b570:	2c2d      	cmp	r4, #45	@ 0x2d
 800b572:	d110      	bne.n	800b596 <_strtol_l.isra.0+0x56>
 800b574:	2601      	movs	r6, #1
 800b576:	782c      	ldrb	r4, [r5, #0]
 800b578:	1c95      	adds	r5, r2, #2
 800b57a:	f033 0210 	bics.w	r2, r3, #16
 800b57e:	d115      	bne.n	800b5ac <_strtol_l.isra.0+0x6c>
 800b580:	2c30      	cmp	r4, #48	@ 0x30
 800b582:	d10d      	bne.n	800b5a0 <_strtol_l.isra.0+0x60>
 800b584:	782a      	ldrb	r2, [r5, #0]
 800b586:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b58a:	2a58      	cmp	r2, #88	@ 0x58
 800b58c:	d108      	bne.n	800b5a0 <_strtol_l.isra.0+0x60>
 800b58e:	786c      	ldrb	r4, [r5, #1]
 800b590:	3502      	adds	r5, #2
 800b592:	2310      	movs	r3, #16
 800b594:	e00a      	b.n	800b5ac <_strtol_l.isra.0+0x6c>
 800b596:	2c2b      	cmp	r4, #43	@ 0x2b
 800b598:	bf04      	itt	eq
 800b59a:	782c      	ldrbeq	r4, [r5, #0]
 800b59c:	1c95      	addeq	r5, r2, #2
 800b59e:	e7ec      	b.n	800b57a <_strtol_l.isra.0+0x3a>
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d1f6      	bne.n	800b592 <_strtol_l.isra.0+0x52>
 800b5a4:	2c30      	cmp	r4, #48	@ 0x30
 800b5a6:	bf14      	ite	ne
 800b5a8:	230a      	movne	r3, #10
 800b5aa:	2308      	moveq	r3, #8
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b5b2:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b5b6:	fbbc f9f3 	udiv	r9, ip, r3
 800b5ba:	4610      	mov	r0, r2
 800b5bc:	fb03 ca19 	mls	sl, r3, r9, ip
 800b5c0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b5c4:	2f09      	cmp	r7, #9
 800b5c6:	d80f      	bhi.n	800b5e8 <_strtol_l.isra.0+0xa8>
 800b5c8:	463c      	mov	r4, r7
 800b5ca:	42a3      	cmp	r3, r4
 800b5cc:	dd1b      	ble.n	800b606 <_strtol_l.isra.0+0xc6>
 800b5ce:	1c57      	adds	r7, r2, #1
 800b5d0:	d007      	beq.n	800b5e2 <_strtol_l.isra.0+0xa2>
 800b5d2:	4581      	cmp	r9, r0
 800b5d4:	d314      	bcc.n	800b600 <_strtol_l.isra.0+0xc0>
 800b5d6:	d101      	bne.n	800b5dc <_strtol_l.isra.0+0x9c>
 800b5d8:	45a2      	cmp	sl, r4
 800b5da:	db11      	blt.n	800b600 <_strtol_l.isra.0+0xc0>
 800b5dc:	2201      	movs	r2, #1
 800b5de:	fb00 4003 	mla	r0, r0, r3, r4
 800b5e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b5e6:	e7eb      	b.n	800b5c0 <_strtol_l.isra.0+0x80>
 800b5e8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b5ec:	2f19      	cmp	r7, #25
 800b5ee:	d801      	bhi.n	800b5f4 <_strtol_l.isra.0+0xb4>
 800b5f0:	3c37      	subs	r4, #55	@ 0x37
 800b5f2:	e7ea      	b.n	800b5ca <_strtol_l.isra.0+0x8a>
 800b5f4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b5f8:	2f19      	cmp	r7, #25
 800b5fa:	d804      	bhi.n	800b606 <_strtol_l.isra.0+0xc6>
 800b5fc:	3c57      	subs	r4, #87	@ 0x57
 800b5fe:	e7e4      	b.n	800b5ca <_strtol_l.isra.0+0x8a>
 800b600:	f04f 32ff 	mov.w	r2, #4294967295
 800b604:	e7ed      	b.n	800b5e2 <_strtol_l.isra.0+0xa2>
 800b606:	1c53      	adds	r3, r2, #1
 800b608:	d108      	bne.n	800b61c <_strtol_l.isra.0+0xdc>
 800b60a:	2322      	movs	r3, #34	@ 0x22
 800b60c:	4660      	mov	r0, ip
 800b60e:	f8ce 3000 	str.w	r3, [lr]
 800b612:	f1b8 0f00 	cmp.w	r8, #0
 800b616:	d0a0      	beq.n	800b55a <_strtol_l.isra.0+0x1a>
 800b618:	1e69      	subs	r1, r5, #1
 800b61a:	e006      	b.n	800b62a <_strtol_l.isra.0+0xea>
 800b61c:	b106      	cbz	r6, 800b620 <_strtol_l.isra.0+0xe0>
 800b61e:	4240      	negs	r0, r0
 800b620:	f1b8 0f00 	cmp.w	r8, #0
 800b624:	d099      	beq.n	800b55a <_strtol_l.isra.0+0x1a>
 800b626:	2a00      	cmp	r2, #0
 800b628:	d1f6      	bne.n	800b618 <_strtol_l.isra.0+0xd8>
 800b62a:	f8c8 1000 	str.w	r1, [r8]
 800b62e:	e794      	b.n	800b55a <_strtol_l.isra.0+0x1a>
 800b630:	0800eb27 	.word	0x0800eb27

0800b634 <strtol>:
 800b634:	4613      	mov	r3, r2
 800b636:	460a      	mov	r2, r1
 800b638:	4601      	mov	r1, r0
 800b63a:	4802      	ldr	r0, [pc, #8]	@ (800b644 <strtol+0x10>)
 800b63c:	6800      	ldr	r0, [r0, #0]
 800b63e:	f7ff bf7f 	b.w	800b540 <_strtol_l.isra.0>
 800b642:	bf00      	nop
 800b644:	2000005c 	.word	0x2000005c

0800b648 <__cvt>:
 800b648:	2b00      	cmp	r3, #0
 800b64a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b64e:	461d      	mov	r5, r3
 800b650:	bfbb      	ittet	lt
 800b652:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800b656:	461d      	movlt	r5, r3
 800b658:	2300      	movge	r3, #0
 800b65a:	232d      	movlt	r3, #45	@ 0x2d
 800b65c:	b088      	sub	sp, #32
 800b65e:	4614      	mov	r4, r2
 800b660:	bfb8      	it	lt
 800b662:	4614      	movlt	r4, r2
 800b664:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b666:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800b668:	7013      	strb	r3, [r2, #0]
 800b66a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b66c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800b670:	f023 0820 	bic.w	r8, r3, #32
 800b674:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b678:	d005      	beq.n	800b686 <__cvt+0x3e>
 800b67a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b67e:	d100      	bne.n	800b682 <__cvt+0x3a>
 800b680:	3601      	adds	r6, #1
 800b682:	2302      	movs	r3, #2
 800b684:	e000      	b.n	800b688 <__cvt+0x40>
 800b686:	2303      	movs	r3, #3
 800b688:	aa07      	add	r2, sp, #28
 800b68a:	9204      	str	r2, [sp, #16]
 800b68c:	aa06      	add	r2, sp, #24
 800b68e:	e9cd a202 	strd	sl, r2, [sp, #8]
 800b692:	e9cd 3600 	strd	r3, r6, [sp]
 800b696:	4622      	mov	r2, r4
 800b698:	462b      	mov	r3, r5
 800b69a:	f000 ffc1 	bl	800c620 <_dtoa_r>
 800b69e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b6a2:	4607      	mov	r7, r0
 800b6a4:	d119      	bne.n	800b6da <__cvt+0x92>
 800b6a6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b6a8:	07db      	lsls	r3, r3, #31
 800b6aa:	d50e      	bpl.n	800b6ca <__cvt+0x82>
 800b6ac:	eb00 0906 	add.w	r9, r0, r6
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	4620      	mov	r0, r4
 800b6b6:	4629      	mov	r1, r5
 800b6b8:	f7f5 f980 	bl	80009bc <__aeabi_dcmpeq>
 800b6bc:	b108      	cbz	r0, 800b6c2 <__cvt+0x7a>
 800b6be:	f8cd 901c 	str.w	r9, [sp, #28]
 800b6c2:	2230      	movs	r2, #48	@ 0x30
 800b6c4:	9b07      	ldr	r3, [sp, #28]
 800b6c6:	454b      	cmp	r3, r9
 800b6c8:	d31e      	bcc.n	800b708 <__cvt+0xc0>
 800b6ca:	4638      	mov	r0, r7
 800b6cc:	9b07      	ldr	r3, [sp, #28]
 800b6ce:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b6d0:	1bdb      	subs	r3, r3, r7
 800b6d2:	6013      	str	r3, [r2, #0]
 800b6d4:	b008      	add	sp, #32
 800b6d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6da:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b6de:	eb00 0906 	add.w	r9, r0, r6
 800b6e2:	d1e5      	bne.n	800b6b0 <__cvt+0x68>
 800b6e4:	7803      	ldrb	r3, [r0, #0]
 800b6e6:	2b30      	cmp	r3, #48	@ 0x30
 800b6e8:	d10a      	bne.n	800b700 <__cvt+0xb8>
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	4620      	mov	r0, r4
 800b6f0:	4629      	mov	r1, r5
 800b6f2:	f7f5 f963 	bl	80009bc <__aeabi_dcmpeq>
 800b6f6:	b918      	cbnz	r0, 800b700 <__cvt+0xb8>
 800b6f8:	f1c6 0601 	rsb	r6, r6, #1
 800b6fc:	f8ca 6000 	str.w	r6, [sl]
 800b700:	f8da 3000 	ldr.w	r3, [sl]
 800b704:	4499      	add	r9, r3
 800b706:	e7d3      	b.n	800b6b0 <__cvt+0x68>
 800b708:	1c59      	adds	r1, r3, #1
 800b70a:	9107      	str	r1, [sp, #28]
 800b70c:	701a      	strb	r2, [r3, #0]
 800b70e:	e7d9      	b.n	800b6c4 <__cvt+0x7c>

0800b710 <__exponent>:
 800b710:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b712:	2900      	cmp	r1, #0
 800b714:	bfb6      	itet	lt
 800b716:	232d      	movlt	r3, #45	@ 0x2d
 800b718:	232b      	movge	r3, #43	@ 0x2b
 800b71a:	4249      	neglt	r1, r1
 800b71c:	2909      	cmp	r1, #9
 800b71e:	7002      	strb	r2, [r0, #0]
 800b720:	7043      	strb	r3, [r0, #1]
 800b722:	dd29      	ble.n	800b778 <__exponent+0x68>
 800b724:	f10d 0307 	add.w	r3, sp, #7
 800b728:	461d      	mov	r5, r3
 800b72a:	270a      	movs	r7, #10
 800b72c:	fbb1 f6f7 	udiv	r6, r1, r7
 800b730:	461a      	mov	r2, r3
 800b732:	fb07 1416 	mls	r4, r7, r6, r1
 800b736:	3430      	adds	r4, #48	@ 0x30
 800b738:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b73c:	460c      	mov	r4, r1
 800b73e:	2c63      	cmp	r4, #99	@ 0x63
 800b740:	4631      	mov	r1, r6
 800b742:	f103 33ff 	add.w	r3, r3, #4294967295
 800b746:	dcf1      	bgt.n	800b72c <__exponent+0x1c>
 800b748:	3130      	adds	r1, #48	@ 0x30
 800b74a:	1e94      	subs	r4, r2, #2
 800b74c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b750:	4623      	mov	r3, r4
 800b752:	1c41      	adds	r1, r0, #1
 800b754:	42ab      	cmp	r3, r5
 800b756:	d30a      	bcc.n	800b76e <__exponent+0x5e>
 800b758:	f10d 0309 	add.w	r3, sp, #9
 800b75c:	1a9b      	subs	r3, r3, r2
 800b75e:	42ac      	cmp	r4, r5
 800b760:	bf88      	it	hi
 800b762:	2300      	movhi	r3, #0
 800b764:	3302      	adds	r3, #2
 800b766:	4403      	add	r3, r0
 800b768:	1a18      	subs	r0, r3, r0
 800b76a:	b003      	add	sp, #12
 800b76c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b76e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b772:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b776:	e7ed      	b.n	800b754 <__exponent+0x44>
 800b778:	2330      	movs	r3, #48	@ 0x30
 800b77a:	3130      	adds	r1, #48	@ 0x30
 800b77c:	7083      	strb	r3, [r0, #2]
 800b77e:	70c1      	strb	r1, [r0, #3]
 800b780:	1d03      	adds	r3, r0, #4
 800b782:	e7f1      	b.n	800b768 <__exponent+0x58>

0800b784 <_printf_float>:
 800b784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b788:	b091      	sub	sp, #68	@ 0x44
 800b78a:	460c      	mov	r4, r1
 800b78c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800b790:	4616      	mov	r6, r2
 800b792:	461f      	mov	r7, r3
 800b794:	4605      	mov	r5, r0
 800b796:	f000 fe35 	bl	800c404 <_localeconv_r>
 800b79a:	6803      	ldr	r3, [r0, #0]
 800b79c:	4618      	mov	r0, r3
 800b79e:	9308      	str	r3, [sp, #32]
 800b7a0:	f7f4 fce0 	bl	8000164 <strlen>
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	930e      	str	r3, [sp, #56]	@ 0x38
 800b7a8:	f8d8 3000 	ldr.w	r3, [r8]
 800b7ac:	9009      	str	r0, [sp, #36]	@ 0x24
 800b7ae:	3307      	adds	r3, #7
 800b7b0:	f023 0307 	bic.w	r3, r3, #7
 800b7b4:	f103 0208 	add.w	r2, r3, #8
 800b7b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b7bc:	f8d4 b000 	ldr.w	fp, [r4]
 800b7c0:	f8c8 2000 	str.w	r2, [r8]
 800b7c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b7c8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b7cc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b7ce:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800b7d2:	f04f 32ff 	mov.w	r2, #4294967295
 800b7d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b7da:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b7de:	4b9c      	ldr	r3, [pc, #624]	@ (800ba50 <_printf_float+0x2cc>)
 800b7e0:	f7f5 f91e 	bl	8000a20 <__aeabi_dcmpun>
 800b7e4:	bb70      	cbnz	r0, 800b844 <_printf_float+0xc0>
 800b7e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b7ea:	f04f 32ff 	mov.w	r2, #4294967295
 800b7ee:	4b98      	ldr	r3, [pc, #608]	@ (800ba50 <_printf_float+0x2cc>)
 800b7f0:	f7f5 f8f8 	bl	80009e4 <__aeabi_dcmple>
 800b7f4:	bb30      	cbnz	r0, 800b844 <_printf_float+0xc0>
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	4640      	mov	r0, r8
 800b7fc:	4649      	mov	r1, r9
 800b7fe:	f7f5 f8e7 	bl	80009d0 <__aeabi_dcmplt>
 800b802:	b110      	cbz	r0, 800b80a <_printf_float+0x86>
 800b804:	232d      	movs	r3, #45	@ 0x2d
 800b806:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b80a:	4a92      	ldr	r2, [pc, #584]	@ (800ba54 <_printf_float+0x2d0>)
 800b80c:	4b92      	ldr	r3, [pc, #584]	@ (800ba58 <_printf_float+0x2d4>)
 800b80e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b812:	bf8c      	ite	hi
 800b814:	4690      	movhi	r8, r2
 800b816:	4698      	movls	r8, r3
 800b818:	2303      	movs	r3, #3
 800b81a:	f04f 0900 	mov.w	r9, #0
 800b81e:	6123      	str	r3, [r4, #16]
 800b820:	f02b 0304 	bic.w	r3, fp, #4
 800b824:	6023      	str	r3, [r4, #0]
 800b826:	4633      	mov	r3, r6
 800b828:	4621      	mov	r1, r4
 800b82a:	4628      	mov	r0, r5
 800b82c:	9700      	str	r7, [sp, #0]
 800b82e:	aa0f      	add	r2, sp, #60	@ 0x3c
 800b830:	f000 f9d4 	bl	800bbdc <_printf_common>
 800b834:	3001      	adds	r0, #1
 800b836:	f040 8090 	bne.w	800b95a <_printf_float+0x1d6>
 800b83a:	f04f 30ff 	mov.w	r0, #4294967295
 800b83e:	b011      	add	sp, #68	@ 0x44
 800b840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b844:	4642      	mov	r2, r8
 800b846:	464b      	mov	r3, r9
 800b848:	4640      	mov	r0, r8
 800b84a:	4649      	mov	r1, r9
 800b84c:	f7f5 f8e8 	bl	8000a20 <__aeabi_dcmpun>
 800b850:	b148      	cbz	r0, 800b866 <_printf_float+0xe2>
 800b852:	464b      	mov	r3, r9
 800b854:	2b00      	cmp	r3, #0
 800b856:	bfb8      	it	lt
 800b858:	232d      	movlt	r3, #45	@ 0x2d
 800b85a:	4a80      	ldr	r2, [pc, #512]	@ (800ba5c <_printf_float+0x2d8>)
 800b85c:	bfb8      	it	lt
 800b85e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b862:	4b7f      	ldr	r3, [pc, #508]	@ (800ba60 <_printf_float+0x2dc>)
 800b864:	e7d3      	b.n	800b80e <_printf_float+0x8a>
 800b866:	6863      	ldr	r3, [r4, #4]
 800b868:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800b86c:	1c5a      	adds	r2, r3, #1
 800b86e:	d13f      	bne.n	800b8f0 <_printf_float+0x16c>
 800b870:	2306      	movs	r3, #6
 800b872:	6063      	str	r3, [r4, #4]
 800b874:	2200      	movs	r2, #0
 800b876:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800b87a:	6023      	str	r3, [r4, #0]
 800b87c:	9206      	str	r2, [sp, #24]
 800b87e:	aa0e      	add	r2, sp, #56	@ 0x38
 800b880:	e9cd a204 	strd	sl, r2, [sp, #16]
 800b884:	aa0d      	add	r2, sp, #52	@ 0x34
 800b886:	9203      	str	r2, [sp, #12]
 800b888:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800b88c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800b890:	6863      	ldr	r3, [r4, #4]
 800b892:	4642      	mov	r2, r8
 800b894:	9300      	str	r3, [sp, #0]
 800b896:	4628      	mov	r0, r5
 800b898:	464b      	mov	r3, r9
 800b89a:	910a      	str	r1, [sp, #40]	@ 0x28
 800b89c:	f7ff fed4 	bl	800b648 <__cvt>
 800b8a0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b8a2:	4680      	mov	r8, r0
 800b8a4:	2947      	cmp	r1, #71	@ 0x47
 800b8a6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800b8a8:	d128      	bne.n	800b8fc <_printf_float+0x178>
 800b8aa:	1cc8      	adds	r0, r1, #3
 800b8ac:	db02      	blt.n	800b8b4 <_printf_float+0x130>
 800b8ae:	6863      	ldr	r3, [r4, #4]
 800b8b0:	4299      	cmp	r1, r3
 800b8b2:	dd40      	ble.n	800b936 <_printf_float+0x1b2>
 800b8b4:	f1aa 0a02 	sub.w	sl, sl, #2
 800b8b8:	fa5f fa8a 	uxtb.w	sl, sl
 800b8bc:	4652      	mov	r2, sl
 800b8be:	3901      	subs	r1, #1
 800b8c0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b8c4:	910d      	str	r1, [sp, #52]	@ 0x34
 800b8c6:	f7ff ff23 	bl	800b710 <__exponent>
 800b8ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b8cc:	4681      	mov	r9, r0
 800b8ce:	1813      	adds	r3, r2, r0
 800b8d0:	2a01      	cmp	r2, #1
 800b8d2:	6123      	str	r3, [r4, #16]
 800b8d4:	dc02      	bgt.n	800b8dc <_printf_float+0x158>
 800b8d6:	6822      	ldr	r2, [r4, #0]
 800b8d8:	07d2      	lsls	r2, r2, #31
 800b8da:	d501      	bpl.n	800b8e0 <_printf_float+0x15c>
 800b8dc:	3301      	adds	r3, #1
 800b8de:	6123      	str	r3, [r4, #16]
 800b8e0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d09e      	beq.n	800b826 <_printf_float+0xa2>
 800b8e8:	232d      	movs	r3, #45	@ 0x2d
 800b8ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b8ee:	e79a      	b.n	800b826 <_printf_float+0xa2>
 800b8f0:	2947      	cmp	r1, #71	@ 0x47
 800b8f2:	d1bf      	bne.n	800b874 <_printf_float+0xf0>
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d1bd      	bne.n	800b874 <_printf_float+0xf0>
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	e7ba      	b.n	800b872 <_printf_float+0xee>
 800b8fc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b900:	d9dc      	bls.n	800b8bc <_printf_float+0x138>
 800b902:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b906:	d118      	bne.n	800b93a <_printf_float+0x1b6>
 800b908:	2900      	cmp	r1, #0
 800b90a:	6863      	ldr	r3, [r4, #4]
 800b90c:	dd0b      	ble.n	800b926 <_printf_float+0x1a2>
 800b90e:	6121      	str	r1, [r4, #16]
 800b910:	b913      	cbnz	r3, 800b918 <_printf_float+0x194>
 800b912:	6822      	ldr	r2, [r4, #0]
 800b914:	07d0      	lsls	r0, r2, #31
 800b916:	d502      	bpl.n	800b91e <_printf_float+0x19a>
 800b918:	3301      	adds	r3, #1
 800b91a:	440b      	add	r3, r1
 800b91c:	6123      	str	r3, [r4, #16]
 800b91e:	f04f 0900 	mov.w	r9, #0
 800b922:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b924:	e7dc      	b.n	800b8e0 <_printf_float+0x15c>
 800b926:	b913      	cbnz	r3, 800b92e <_printf_float+0x1aa>
 800b928:	6822      	ldr	r2, [r4, #0]
 800b92a:	07d2      	lsls	r2, r2, #31
 800b92c:	d501      	bpl.n	800b932 <_printf_float+0x1ae>
 800b92e:	3302      	adds	r3, #2
 800b930:	e7f4      	b.n	800b91c <_printf_float+0x198>
 800b932:	2301      	movs	r3, #1
 800b934:	e7f2      	b.n	800b91c <_printf_float+0x198>
 800b936:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b93a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b93c:	4299      	cmp	r1, r3
 800b93e:	db05      	blt.n	800b94c <_printf_float+0x1c8>
 800b940:	6823      	ldr	r3, [r4, #0]
 800b942:	6121      	str	r1, [r4, #16]
 800b944:	07d8      	lsls	r0, r3, #31
 800b946:	d5ea      	bpl.n	800b91e <_printf_float+0x19a>
 800b948:	1c4b      	adds	r3, r1, #1
 800b94a:	e7e7      	b.n	800b91c <_printf_float+0x198>
 800b94c:	2900      	cmp	r1, #0
 800b94e:	bfcc      	ite	gt
 800b950:	2201      	movgt	r2, #1
 800b952:	f1c1 0202 	rsble	r2, r1, #2
 800b956:	4413      	add	r3, r2
 800b958:	e7e0      	b.n	800b91c <_printf_float+0x198>
 800b95a:	6823      	ldr	r3, [r4, #0]
 800b95c:	055a      	lsls	r2, r3, #21
 800b95e:	d407      	bmi.n	800b970 <_printf_float+0x1ec>
 800b960:	6923      	ldr	r3, [r4, #16]
 800b962:	4642      	mov	r2, r8
 800b964:	4631      	mov	r1, r6
 800b966:	4628      	mov	r0, r5
 800b968:	47b8      	blx	r7
 800b96a:	3001      	adds	r0, #1
 800b96c:	d12b      	bne.n	800b9c6 <_printf_float+0x242>
 800b96e:	e764      	b.n	800b83a <_printf_float+0xb6>
 800b970:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b974:	f240 80dc 	bls.w	800bb30 <_printf_float+0x3ac>
 800b978:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b97c:	2200      	movs	r2, #0
 800b97e:	2300      	movs	r3, #0
 800b980:	f7f5 f81c 	bl	80009bc <__aeabi_dcmpeq>
 800b984:	2800      	cmp	r0, #0
 800b986:	d033      	beq.n	800b9f0 <_printf_float+0x26c>
 800b988:	2301      	movs	r3, #1
 800b98a:	4631      	mov	r1, r6
 800b98c:	4628      	mov	r0, r5
 800b98e:	4a35      	ldr	r2, [pc, #212]	@ (800ba64 <_printf_float+0x2e0>)
 800b990:	47b8      	blx	r7
 800b992:	3001      	adds	r0, #1
 800b994:	f43f af51 	beq.w	800b83a <_printf_float+0xb6>
 800b998:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800b99c:	4543      	cmp	r3, r8
 800b99e:	db02      	blt.n	800b9a6 <_printf_float+0x222>
 800b9a0:	6823      	ldr	r3, [r4, #0]
 800b9a2:	07d8      	lsls	r0, r3, #31
 800b9a4:	d50f      	bpl.n	800b9c6 <_printf_float+0x242>
 800b9a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b9aa:	4631      	mov	r1, r6
 800b9ac:	4628      	mov	r0, r5
 800b9ae:	47b8      	blx	r7
 800b9b0:	3001      	adds	r0, #1
 800b9b2:	f43f af42 	beq.w	800b83a <_printf_float+0xb6>
 800b9b6:	f04f 0900 	mov.w	r9, #0
 800b9ba:	f108 38ff 	add.w	r8, r8, #4294967295
 800b9be:	f104 0a1a 	add.w	sl, r4, #26
 800b9c2:	45c8      	cmp	r8, r9
 800b9c4:	dc09      	bgt.n	800b9da <_printf_float+0x256>
 800b9c6:	6823      	ldr	r3, [r4, #0]
 800b9c8:	079b      	lsls	r3, r3, #30
 800b9ca:	f100 8102 	bmi.w	800bbd2 <_printf_float+0x44e>
 800b9ce:	68e0      	ldr	r0, [r4, #12]
 800b9d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b9d2:	4298      	cmp	r0, r3
 800b9d4:	bfb8      	it	lt
 800b9d6:	4618      	movlt	r0, r3
 800b9d8:	e731      	b.n	800b83e <_printf_float+0xba>
 800b9da:	2301      	movs	r3, #1
 800b9dc:	4652      	mov	r2, sl
 800b9de:	4631      	mov	r1, r6
 800b9e0:	4628      	mov	r0, r5
 800b9e2:	47b8      	blx	r7
 800b9e4:	3001      	adds	r0, #1
 800b9e6:	f43f af28 	beq.w	800b83a <_printf_float+0xb6>
 800b9ea:	f109 0901 	add.w	r9, r9, #1
 800b9ee:	e7e8      	b.n	800b9c2 <_printf_float+0x23e>
 800b9f0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	dc38      	bgt.n	800ba68 <_printf_float+0x2e4>
 800b9f6:	2301      	movs	r3, #1
 800b9f8:	4631      	mov	r1, r6
 800b9fa:	4628      	mov	r0, r5
 800b9fc:	4a19      	ldr	r2, [pc, #100]	@ (800ba64 <_printf_float+0x2e0>)
 800b9fe:	47b8      	blx	r7
 800ba00:	3001      	adds	r0, #1
 800ba02:	f43f af1a 	beq.w	800b83a <_printf_float+0xb6>
 800ba06:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800ba0a:	ea59 0303 	orrs.w	r3, r9, r3
 800ba0e:	d102      	bne.n	800ba16 <_printf_float+0x292>
 800ba10:	6823      	ldr	r3, [r4, #0]
 800ba12:	07d9      	lsls	r1, r3, #31
 800ba14:	d5d7      	bpl.n	800b9c6 <_printf_float+0x242>
 800ba16:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ba1a:	4631      	mov	r1, r6
 800ba1c:	4628      	mov	r0, r5
 800ba1e:	47b8      	blx	r7
 800ba20:	3001      	adds	r0, #1
 800ba22:	f43f af0a 	beq.w	800b83a <_printf_float+0xb6>
 800ba26:	f04f 0a00 	mov.w	sl, #0
 800ba2a:	f104 0b1a 	add.w	fp, r4, #26
 800ba2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ba30:	425b      	negs	r3, r3
 800ba32:	4553      	cmp	r3, sl
 800ba34:	dc01      	bgt.n	800ba3a <_printf_float+0x2b6>
 800ba36:	464b      	mov	r3, r9
 800ba38:	e793      	b.n	800b962 <_printf_float+0x1de>
 800ba3a:	2301      	movs	r3, #1
 800ba3c:	465a      	mov	r2, fp
 800ba3e:	4631      	mov	r1, r6
 800ba40:	4628      	mov	r0, r5
 800ba42:	47b8      	blx	r7
 800ba44:	3001      	adds	r0, #1
 800ba46:	f43f aef8 	beq.w	800b83a <_printf_float+0xb6>
 800ba4a:	f10a 0a01 	add.w	sl, sl, #1
 800ba4e:	e7ee      	b.n	800ba2e <_printf_float+0x2aa>
 800ba50:	7fefffff 	.word	0x7fefffff
 800ba54:	0800ec2b 	.word	0x0800ec2b
 800ba58:	0800ec27 	.word	0x0800ec27
 800ba5c:	0800ec33 	.word	0x0800ec33
 800ba60:	0800ec2f 	.word	0x0800ec2f
 800ba64:	0800ec37 	.word	0x0800ec37
 800ba68:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ba6a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800ba6e:	4553      	cmp	r3, sl
 800ba70:	bfa8      	it	ge
 800ba72:	4653      	movge	r3, sl
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	4699      	mov	r9, r3
 800ba78:	dc36      	bgt.n	800bae8 <_printf_float+0x364>
 800ba7a:	f04f 0b00 	mov.w	fp, #0
 800ba7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ba82:	f104 021a 	add.w	r2, r4, #26
 800ba86:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ba88:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba8a:	eba3 0309 	sub.w	r3, r3, r9
 800ba8e:	455b      	cmp	r3, fp
 800ba90:	dc31      	bgt.n	800baf6 <_printf_float+0x372>
 800ba92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ba94:	459a      	cmp	sl, r3
 800ba96:	dc3a      	bgt.n	800bb0e <_printf_float+0x38a>
 800ba98:	6823      	ldr	r3, [r4, #0]
 800ba9a:	07da      	lsls	r2, r3, #31
 800ba9c:	d437      	bmi.n	800bb0e <_printf_float+0x38a>
 800ba9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800baa0:	ebaa 0903 	sub.w	r9, sl, r3
 800baa4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800baa6:	ebaa 0303 	sub.w	r3, sl, r3
 800baaa:	4599      	cmp	r9, r3
 800baac:	bfa8      	it	ge
 800baae:	4699      	movge	r9, r3
 800bab0:	f1b9 0f00 	cmp.w	r9, #0
 800bab4:	dc33      	bgt.n	800bb1e <_printf_float+0x39a>
 800bab6:	f04f 0800 	mov.w	r8, #0
 800baba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800babe:	f104 0b1a 	add.w	fp, r4, #26
 800bac2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bac4:	ebaa 0303 	sub.w	r3, sl, r3
 800bac8:	eba3 0309 	sub.w	r3, r3, r9
 800bacc:	4543      	cmp	r3, r8
 800bace:	f77f af7a 	ble.w	800b9c6 <_printf_float+0x242>
 800bad2:	2301      	movs	r3, #1
 800bad4:	465a      	mov	r2, fp
 800bad6:	4631      	mov	r1, r6
 800bad8:	4628      	mov	r0, r5
 800bada:	47b8      	blx	r7
 800badc:	3001      	adds	r0, #1
 800bade:	f43f aeac 	beq.w	800b83a <_printf_float+0xb6>
 800bae2:	f108 0801 	add.w	r8, r8, #1
 800bae6:	e7ec      	b.n	800bac2 <_printf_float+0x33e>
 800bae8:	4642      	mov	r2, r8
 800baea:	4631      	mov	r1, r6
 800baec:	4628      	mov	r0, r5
 800baee:	47b8      	blx	r7
 800baf0:	3001      	adds	r0, #1
 800baf2:	d1c2      	bne.n	800ba7a <_printf_float+0x2f6>
 800baf4:	e6a1      	b.n	800b83a <_printf_float+0xb6>
 800baf6:	2301      	movs	r3, #1
 800baf8:	4631      	mov	r1, r6
 800bafa:	4628      	mov	r0, r5
 800bafc:	920a      	str	r2, [sp, #40]	@ 0x28
 800bafe:	47b8      	blx	r7
 800bb00:	3001      	adds	r0, #1
 800bb02:	f43f ae9a 	beq.w	800b83a <_printf_float+0xb6>
 800bb06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bb08:	f10b 0b01 	add.w	fp, fp, #1
 800bb0c:	e7bb      	b.n	800ba86 <_printf_float+0x302>
 800bb0e:	4631      	mov	r1, r6
 800bb10:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bb14:	4628      	mov	r0, r5
 800bb16:	47b8      	blx	r7
 800bb18:	3001      	adds	r0, #1
 800bb1a:	d1c0      	bne.n	800ba9e <_printf_float+0x31a>
 800bb1c:	e68d      	b.n	800b83a <_printf_float+0xb6>
 800bb1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bb20:	464b      	mov	r3, r9
 800bb22:	4631      	mov	r1, r6
 800bb24:	4628      	mov	r0, r5
 800bb26:	4442      	add	r2, r8
 800bb28:	47b8      	blx	r7
 800bb2a:	3001      	adds	r0, #1
 800bb2c:	d1c3      	bne.n	800bab6 <_printf_float+0x332>
 800bb2e:	e684      	b.n	800b83a <_printf_float+0xb6>
 800bb30:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800bb34:	f1ba 0f01 	cmp.w	sl, #1
 800bb38:	dc01      	bgt.n	800bb3e <_printf_float+0x3ba>
 800bb3a:	07db      	lsls	r3, r3, #31
 800bb3c:	d536      	bpl.n	800bbac <_printf_float+0x428>
 800bb3e:	2301      	movs	r3, #1
 800bb40:	4642      	mov	r2, r8
 800bb42:	4631      	mov	r1, r6
 800bb44:	4628      	mov	r0, r5
 800bb46:	47b8      	blx	r7
 800bb48:	3001      	adds	r0, #1
 800bb4a:	f43f ae76 	beq.w	800b83a <_printf_float+0xb6>
 800bb4e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bb52:	4631      	mov	r1, r6
 800bb54:	4628      	mov	r0, r5
 800bb56:	47b8      	blx	r7
 800bb58:	3001      	adds	r0, #1
 800bb5a:	f43f ae6e 	beq.w	800b83a <_printf_float+0xb6>
 800bb5e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bb62:	2200      	movs	r2, #0
 800bb64:	2300      	movs	r3, #0
 800bb66:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bb6a:	f7f4 ff27 	bl	80009bc <__aeabi_dcmpeq>
 800bb6e:	b9c0      	cbnz	r0, 800bba2 <_printf_float+0x41e>
 800bb70:	4653      	mov	r3, sl
 800bb72:	f108 0201 	add.w	r2, r8, #1
 800bb76:	4631      	mov	r1, r6
 800bb78:	4628      	mov	r0, r5
 800bb7a:	47b8      	blx	r7
 800bb7c:	3001      	adds	r0, #1
 800bb7e:	d10c      	bne.n	800bb9a <_printf_float+0x416>
 800bb80:	e65b      	b.n	800b83a <_printf_float+0xb6>
 800bb82:	2301      	movs	r3, #1
 800bb84:	465a      	mov	r2, fp
 800bb86:	4631      	mov	r1, r6
 800bb88:	4628      	mov	r0, r5
 800bb8a:	47b8      	blx	r7
 800bb8c:	3001      	adds	r0, #1
 800bb8e:	f43f ae54 	beq.w	800b83a <_printf_float+0xb6>
 800bb92:	f108 0801 	add.w	r8, r8, #1
 800bb96:	45d0      	cmp	r8, sl
 800bb98:	dbf3      	blt.n	800bb82 <_printf_float+0x3fe>
 800bb9a:	464b      	mov	r3, r9
 800bb9c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bba0:	e6e0      	b.n	800b964 <_printf_float+0x1e0>
 800bba2:	f04f 0800 	mov.w	r8, #0
 800bba6:	f104 0b1a 	add.w	fp, r4, #26
 800bbaa:	e7f4      	b.n	800bb96 <_printf_float+0x412>
 800bbac:	2301      	movs	r3, #1
 800bbae:	4642      	mov	r2, r8
 800bbb0:	e7e1      	b.n	800bb76 <_printf_float+0x3f2>
 800bbb2:	2301      	movs	r3, #1
 800bbb4:	464a      	mov	r2, r9
 800bbb6:	4631      	mov	r1, r6
 800bbb8:	4628      	mov	r0, r5
 800bbba:	47b8      	blx	r7
 800bbbc:	3001      	adds	r0, #1
 800bbbe:	f43f ae3c 	beq.w	800b83a <_printf_float+0xb6>
 800bbc2:	f108 0801 	add.w	r8, r8, #1
 800bbc6:	68e3      	ldr	r3, [r4, #12]
 800bbc8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800bbca:	1a5b      	subs	r3, r3, r1
 800bbcc:	4543      	cmp	r3, r8
 800bbce:	dcf0      	bgt.n	800bbb2 <_printf_float+0x42e>
 800bbd0:	e6fd      	b.n	800b9ce <_printf_float+0x24a>
 800bbd2:	f04f 0800 	mov.w	r8, #0
 800bbd6:	f104 0919 	add.w	r9, r4, #25
 800bbda:	e7f4      	b.n	800bbc6 <_printf_float+0x442>

0800bbdc <_printf_common>:
 800bbdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbe0:	4616      	mov	r6, r2
 800bbe2:	4698      	mov	r8, r3
 800bbe4:	688a      	ldr	r2, [r1, #8]
 800bbe6:	690b      	ldr	r3, [r1, #16]
 800bbe8:	4607      	mov	r7, r0
 800bbea:	4293      	cmp	r3, r2
 800bbec:	bfb8      	it	lt
 800bbee:	4613      	movlt	r3, r2
 800bbf0:	6033      	str	r3, [r6, #0]
 800bbf2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bbf6:	460c      	mov	r4, r1
 800bbf8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bbfc:	b10a      	cbz	r2, 800bc02 <_printf_common+0x26>
 800bbfe:	3301      	adds	r3, #1
 800bc00:	6033      	str	r3, [r6, #0]
 800bc02:	6823      	ldr	r3, [r4, #0]
 800bc04:	0699      	lsls	r1, r3, #26
 800bc06:	bf42      	ittt	mi
 800bc08:	6833      	ldrmi	r3, [r6, #0]
 800bc0a:	3302      	addmi	r3, #2
 800bc0c:	6033      	strmi	r3, [r6, #0]
 800bc0e:	6825      	ldr	r5, [r4, #0]
 800bc10:	f015 0506 	ands.w	r5, r5, #6
 800bc14:	d106      	bne.n	800bc24 <_printf_common+0x48>
 800bc16:	f104 0a19 	add.w	sl, r4, #25
 800bc1a:	68e3      	ldr	r3, [r4, #12]
 800bc1c:	6832      	ldr	r2, [r6, #0]
 800bc1e:	1a9b      	subs	r3, r3, r2
 800bc20:	42ab      	cmp	r3, r5
 800bc22:	dc2b      	bgt.n	800bc7c <_printf_common+0xa0>
 800bc24:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bc28:	6822      	ldr	r2, [r4, #0]
 800bc2a:	3b00      	subs	r3, #0
 800bc2c:	bf18      	it	ne
 800bc2e:	2301      	movne	r3, #1
 800bc30:	0692      	lsls	r2, r2, #26
 800bc32:	d430      	bmi.n	800bc96 <_printf_common+0xba>
 800bc34:	4641      	mov	r1, r8
 800bc36:	4638      	mov	r0, r7
 800bc38:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bc3c:	47c8      	blx	r9
 800bc3e:	3001      	adds	r0, #1
 800bc40:	d023      	beq.n	800bc8a <_printf_common+0xae>
 800bc42:	6823      	ldr	r3, [r4, #0]
 800bc44:	6922      	ldr	r2, [r4, #16]
 800bc46:	f003 0306 	and.w	r3, r3, #6
 800bc4a:	2b04      	cmp	r3, #4
 800bc4c:	bf14      	ite	ne
 800bc4e:	2500      	movne	r5, #0
 800bc50:	6833      	ldreq	r3, [r6, #0]
 800bc52:	f04f 0600 	mov.w	r6, #0
 800bc56:	bf08      	it	eq
 800bc58:	68e5      	ldreq	r5, [r4, #12]
 800bc5a:	f104 041a 	add.w	r4, r4, #26
 800bc5e:	bf08      	it	eq
 800bc60:	1aed      	subeq	r5, r5, r3
 800bc62:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800bc66:	bf08      	it	eq
 800bc68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bc6c:	4293      	cmp	r3, r2
 800bc6e:	bfc4      	itt	gt
 800bc70:	1a9b      	subgt	r3, r3, r2
 800bc72:	18ed      	addgt	r5, r5, r3
 800bc74:	42b5      	cmp	r5, r6
 800bc76:	d11a      	bne.n	800bcae <_printf_common+0xd2>
 800bc78:	2000      	movs	r0, #0
 800bc7a:	e008      	b.n	800bc8e <_printf_common+0xb2>
 800bc7c:	2301      	movs	r3, #1
 800bc7e:	4652      	mov	r2, sl
 800bc80:	4641      	mov	r1, r8
 800bc82:	4638      	mov	r0, r7
 800bc84:	47c8      	blx	r9
 800bc86:	3001      	adds	r0, #1
 800bc88:	d103      	bne.n	800bc92 <_printf_common+0xb6>
 800bc8a:	f04f 30ff 	mov.w	r0, #4294967295
 800bc8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc92:	3501      	adds	r5, #1
 800bc94:	e7c1      	b.n	800bc1a <_printf_common+0x3e>
 800bc96:	2030      	movs	r0, #48	@ 0x30
 800bc98:	18e1      	adds	r1, r4, r3
 800bc9a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bc9e:	1c5a      	adds	r2, r3, #1
 800bca0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bca4:	4422      	add	r2, r4
 800bca6:	3302      	adds	r3, #2
 800bca8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bcac:	e7c2      	b.n	800bc34 <_printf_common+0x58>
 800bcae:	2301      	movs	r3, #1
 800bcb0:	4622      	mov	r2, r4
 800bcb2:	4641      	mov	r1, r8
 800bcb4:	4638      	mov	r0, r7
 800bcb6:	47c8      	blx	r9
 800bcb8:	3001      	adds	r0, #1
 800bcba:	d0e6      	beq.n	800bc8a <_printf_common+0xae>
 800bcbc:	3601      	adds	r6, #1
 800bcbe:	e7d9      	b.n	800bc74 <_printf_common+0x98>

0800bcc0 <_printf_i>:
 800bcc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bcc4:	7e0f      	ldrb	r7, [r1, #24]
 800bcc6:	4691      	mov	r9, r2
 800bcc8:	2f78      	cmp	r7, #120	@ 0x78
 800bcca:	4680      	mov	r8, r0
 800bccc:	460c      	mov	r4, r1
 800bcce:	469a      	mov	sl, r3
 800bcd0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bcd2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bcd6:	d807      	bhi.n	800bce8 <_printf_i+0x28>
 800bcd8:	2f62      	cmp	r7, #98	@ 0x62
 800bcda:	d80a      	bhi.n	800bcf2 <_printf_i+0x32>
 800bcdc:	2f00      	cmp	r7, #0
 800bcde:	f000 80d1 	beq.w	800be84 <_printf_i+0x1c4>
 800bce2:	2f58      	cmp	r7, #88	@ 0x58
 800bce4:	f000 80b8 	beq.w	800be58 <_printf_i+0x198>
 800bce8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bcec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bcf0:	e03a      	b.n	800bd68 <_printf_i+0xa8>
 800bcf2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bcf6:	2b15      	cmp	r3, #21
 800bcf8:	d8f6      	bhi.n	800bce8 <_printf_i+0x28>
 800bcfa:	a101      	add	r1, pc, #4	@ (adr r1, 800bd00 <_printf_i+0x40>)
 800bcfc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bd00:	0800bd59 	.word	0x0800bd59
 800bd04:	0800bd6d 	.word	0x0800bd6d
 800bd08:	0800bce9 	.word	0x0800bce9
 800bd0c:	0800bce9 	.word	0x0800bce9
 800bd10:	0800bce9 	.word	0x0800bce9
 800bd14:	0800bce9 	.word	0x0800bce9
 800bd18:	0800bd6d 	.word	0x0800bd6d
 800bd1c:	0800bce9 	.word	0x0800bce9
 800bd20:	0800bce9 	.word	0x0800bce9
 800bd24:	0800bce9 	.word	0x0800bce9
 800bd28:	0800bce9 	.word	0x0800bce9
 800bd2c:	0800be6b 	.word	0x0800be6b
 800bd30:	0800bd97 	.word	0x0800bd97
 800bd34:	0800be25 	.word	0x0800be25
 800bd38:	0800bce9 	.word	0x0800bce9
 800bd3c:	0800bce9 	.word	0x0800bce9
 800bd40:	0800be8d 	.word	0x0800be8d
 800bd44:	0800bce9 	.word	0x0800bce9
 800bd48:	0800bd97 	.word	0x0800bd97
 800bd4c:	0800bce9 	.word	0x0800bce9
 800bd50:	0800bce9 	.word	0x0800bce9
 800bd54:	0800be2d 	.word	0x0800be2d
 800bd58:	6833      	ldr	r3, [r6, #0]
 800bd5a:	1d1a      	adds	r2, r3, #4
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	6032      	str	r2, [r6, #0]
 800bd60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bd64:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bd68:	2301      	movs	r3, #1
 800bd6a:	e09c      	b.n	800bea6 <_printf_i+0x1e6>
 800bd6c:	6833      	ldr	r3, [r6, #0]
 800bd6e:	6820      	ldr	r0, [r4, #0]
 800bd70:	1d19      	adds	r1, r3, #4
 800bd72:	6031      	str	r1, [r6, #0]
 800bd74:	0606      	lsls	r6, r0, #24
 800bd76:	d501      	bpl.n	800bd7c <_printf_i+0xbc>
 800bd78:	681d      	ldr	r5, [r3, #0]
 800bd7a:	e003      	b.n	800bd84 <_printf_i+0xc4>
 800bd7c:	0645      	lsls	r5, r0, #25
 800bd7e:	d5fb      	bpl.n	800bd78 <_printf_i+0xb8>
 800bd80:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bd84:	2d00      	cmp	r5, #0
 800bd86:	da03      	bge.n	800bd90 <_printf_i+0xd0>
 800bd88:	232d      	movs	r3, #45	@ 0x2d
 800bd8a:	426d      	negs	r5, r5
 800bd8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bd90:	230a      	movs	r3, #10
 800bd92:	4858      	ldr	r0, [pc, #352]	@ (800bef4 <_printf_i+0x234>)
 800bd94:	e011      	b.n	800bdba <_printf_i+0xfa>
 800bd96:	6821      	ldr	r1, [r4, #0]
 800bd98:	6833      	ldr	r3, [r6, #0]
 800bd9a:	0608      	lsls	r0, r1, #24
 800bd9c:	f853 5b04 	ldr.w	r5, [r3], #4
 800bda0:	d402      	bmi.n	800bda8 <_printf_i+0xe8>
 800bda2:	0649      	lsls	r1, r1, #25
 800bda4:	bf48      	it	mi
 800bda6:	b2ad      	uxthmi	r5, r5
 800bda8:	2f6f      	cmp	r7, #111	@ 0x6f
 800bdaa:	6033      	str	r3, [r6, #0]
 800bdac:	bf14      	ite	ne
 800bdae:	230a      	movne	r3, #10
 800bdb0:	2308      	moveq	r3, #8
 800bdb2:	4850      	ldr	r0, [pc, #320]	@ (800bef4 <_printf_i+0x234>)
 800bdb4:	2100      	movs	r1, #0
 800bdb6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bdba:	6866      	ldr	r6, [r4, #4]
 800bdbc:	2e00      	cmp	r6, #0
 800bdbe:	60a6      	str	r6, [r4, #8]
 800bdc0:	db05      	blt.n	800bdce <_printf_i+0x10e>
 800bdc2:	6821      	ldr	r1, [r4, #0]
 800bdc4:	432e      	orrs	r6, r5
 800bdc6:	f021 0104 	bic.w	r1, r1, #4
 800bdca:	6021      	str	r1, [r4, #0]
 800bdcc:	d04b      	beq.n	800be66 <_printf_i+0x1a6>
 800bdce:	4616      	mov	r6, r2
 800bdd0:	fbb5 f1f3 	udiv	r1, r5, r3
 800bdd4:	fb03 5711 	mls	r7, r3, r1, r5
 800bdd8:	5dc7      	ldrb	r7, [r0, r7]
 800bdda:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bdde:	462f      	mov	r7, r5
 800bde0:	42bb      	cmp	r3, r7
 800bde2:	460d      	mov	r5, r1
 800bde4:	d9f4      	bls.n	800bdd0 <_printf_i+0x110>
 800bde6:	2b08      	cmp	r3, #8
 800bde8:	d10b      	bne.n	800be02 <_printf_i+0x142>
 800bdea:	6823      	ldr	r3, [r4, #0]
 800bdec:	07df      	lsls	r7, r3, #31
 800bdee:	d508      	bpl.n	800be02 <_printf_i+0x142>
 800bdf0:	6923      	ldr	r3, [r4, #16]
 800bdf2:	6861      	ldr	r1, [r4, #4]
 800bdf4:	4299      	cmp	r1, r3
 800bdf6:	bfde      	ittt	le
 800bdf8:	2330      	movle	r3, #48	@ 0x30
 800bdfa:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bdfe:	f106 36ff 	addle.w	r6, r6, #4294967295
 800be02:	1b92      	subs	r2, r2, r6
 800be04:	6122      	str	r2, [r4, #16]
 800be06:	464b      	mov	r3, r9
 800be08:	4621      	mov	r1, r4
 800be0a:	4640      	mov	r0, r8
 800be0c:	f8cd a000 	str.w	sl, [sp]
 800be10:	aa03      	add	r2, sp, #12
 800be12:	f7ff fee3 	bl	800bbdc <_printf_common>
 800be16:	3001      	adds	r0, #1
 800be18:	d14a      	bne.n	800beb0 <_printf_i+0x1f0>
 800be1a:	f04f 30ff 	mov.w	r0, #4294967295
 800be1e:	b004      	add	sp, #16
 800be20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be24:	6823      	ldr	r3, [r4, #0]
 800be26:	f043 0320 	orr.w	r3, r3, #32
 800be2a:	6023      	str	r3, [r4, #0]
 800be2c:	2778      	movs	r7, #120	@ 0x78
 800be2e:	4832      	ldr	r0, [pc, #200]	@ (800bef8 <_printf_i+0x238>)
 800be30:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800be34:	6823      	ldr	r3, [r4, #0]
 800be36:	6831      	ldr	r1, [r6, #0]
 800be38:	061f      	lsls	r7, r3, #24
 800be3a:	f851 5b04 	ldr.w	r5, [r1], #4
 800be3e:	d402      	bmi.n	800be46 <_printf_i+0x186>
 800be40:	065f      	lsls	r7, r3, #25
 800be42:	bf48      	it	mi
 800be44:	b2ad      	uxthmi	r5, r5
 800be46:	6031      	str	r1, [r6, #0]
 800be48:	07d9      	lsls	r1, r3, #31
 800be4a:	bf44      	itt	mi
 800be4c:	f043 0320 	orrmi.w	r3, r3, #32
 800be50:	6023      	strmi	r3, [r4, #0]
 800be52:	b11d      	cbz	r5, 800be5c <_printf_i+0x19c>
 800be54:	2310      	movs	r3, #16
 800be56:	e7ad      	b.n	800bdb4 <_printf_i+0xf4>
 800be58:	4826      	ldr	r0, [pc, #152]	@ (800bef4 <_printf_i+0x234>)
 800be5a:	e7e9      	b.n	800be30 <_printf_i+0x170>
 800be5c:	6823      	ldr	r3, [r4, #0]
 800be5e:	f023 0320 	bic.w	r3, r3, #32
 800be62:	6023      	str	r3, [r4, #0]
 800be64:	e7f6      	b.n	800be54 <_printf_i+0x194>
 800be66:	4616      	mov	r6, r2
 800be68:	e7bd      	b.n	800bde6 <_printf_i+0x126>
 800be6a:	6833      	ldr	r3, [r6, #0]
 800be6c:	6825      	ldr	r5, [r4, #0]
 800be6e:	1d18      	adds	r0, r3, #4
 800be70:	6961      	ldr	r1, [r4, #20]
 800be72:	6030      	str	r0, [r6, #0]
 800be74:	062e      	lsls	r6, r5, #24
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	d501      	bpl.n	800be7e <_printf_i+0x1be>
 800be7a:	6019      	str	r1, [r3, #0]
 800be7c:	e002      	b.n	800be84 <_printf_i+0x1c4>
 800be7e:	0668      	lsls	r0, r5, #25
 800be80:	d5fb      	bpl.n	800be7a <_printf_i+0x1ba>
 800be82:	8019      	strh	r1, [r3, #0]
 800be84:	2300      	movs	r3, #0
 800be86:	4616      	mov	r6, r2
 800be88:	6123      	str	r3, [r4, #16]
 800be8a:	e7bc      	b.n	800be06 <_printf_i+0x146>
 800be8c:	6833      	ldr	r3, [r6, #0]
 800be8e:	2100      	movs	r1, #0
 800be90:	1d1a      	adds	r2, r3, #4
 800be92:	6032      	str	r2, [r6, #0]
 800be94:	681e      	ldr	r6, [r3, #0]
 800be96:	6862      	ldr	r2, [r4, #4]
 800be98:	4630      	mov	r0, r6
 800be9a:	f000 fb2a 	bl	800c4f2 <memchr>
 800be9e:	b108      	cbz	r0, 800bea4 <_printf_i+0x1e4>
 800bea0:	1b80      	subs	r0, r0, r6
 800bea2:	6060      	str	r0, [r4, #4]
 800bea4:	6863      	ldr	r3, [r4, #4]
 800bea6:	6123      	str	r3, [r4, #16]
 800bea8:	2300      	movs	r3, #0
 800beaa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800beae:	e7aa      	b.n	800be06 <_printf_i+0x146>
 800beb0:	4632      	mov	r2, r6
 800beb2:	4649      	mov	r1, r9
 800beb4:	4640      	mov	r0, r8
 800beb6:	6923      	ldr	r3, [r4, #16]
 800beb8:	47d0      	blx	sl
 800beba:	3001      	adds	r0, #1
 800bebc:	d0ad      	beq.n	800be1a <_printf_i+0x15a>
 800bebe:	6823      	ldr	r3, [r4, #0]
 800bec0:	079b      	lsls	r3, r3, #30
 800bec2:	d413      	bmi.n	800beec <_printf_i+0x22c>
 800bec4:	68e0      	ldr	r0, [r4, #12]
 800bec6:	9b03      	ldr	r3, [sp, #12]
 800bec8:	4298      	cmp	r0, r3
 800beca:	bfb8      	it	lt
 800becc:	4618      	movlt	r0, r3
 800bece:	e7a6      	b.n	800be1e <_printf_i+0x15e>
 800bed0:	2301      	movs	r3, #1
 800bed2:	4632      	mov	r2, r6
 800bed4:	4649      	mov	r1, r9
 800bed6:	4640      	mov	r0, r8
 800bed8:	47d0      	blx	sl
 800beda:	3001      	adds	r0, #1
 800bedc:	d09d      	beq.n	800be1a <_printf_i+0x15a>
 800bede:	3501      	adds	r5, #1
 800bee0:	68e3      	ldr	r3, [r4, #12]
 800bee2:	9903      	ldr	r1, [sp, #12]
 800bee4:	1a5b      	subs	r3, r3, r1
 800bee6:	42ab      	cmp	r3, r5
 800bee8:	dcf2      	bgt.n	800bed0 <_printf_i+0x210>
 800beea:	e7eb      	b.n	800bec4 <_printf_i+0x204>
 800beec:	2500      	movs	r5, #0
 800beee:	f104 0619 	add.w	r6, r4, #25
 800bef2:	e7f5      	b.n	800bee0 <_printf_i+0x220>
 800bef4:	0800ec39 	.word	0x0800ec39
 800bef8:	0800ec4a 	.word	0x0800ec4a

0800befc <std>:
 800befc:	2300      	movs	r3, #0
 800befe:	b510      	push	{r4, lr}
 800bf00:	4604      	mov	r4, r0
 800bf02:	e9c0 3300 	strd	r3, r3, [r0]
 800bf06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bf0a:	6083      	str	r3, [r0, #8]
 800bf0c:	8181      	strh	r1, [r0, #12]
 800bf0e:	6643      	str	r3, [r0, #100]	@ 0x64
 800bf10:	81c2      	strh	r2, [r0, #14]
 800bf12:	6183      	str	r3, [r0, #24]
 800bf14:	4619      	mov	r1, r3
 800bf16:	2208      	movs	r2, #8
 800bf18:	305c      	adds	r0, #92	@ 0x5c
 800bf1a:	f000 fa37 	bl	800c38c <memset>
 800bf1e:	4b0d      	ldr	r3, [pc, #52]	@ (800bf54 <std+0x58>)
 800bf20:	6224      	str	r4, [r4, #32]
 800bf22:	6263      	str	r3, [r4, #36]	@ 0x24
 800bf24:	4b0c      	ldr	r3, [pc, #48]	@ (800bf58 <std+0x5c>)
 800bf26:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bf28:	4b0c      	ldr	r3, [pc, #48]	@ (800bf5c <std+0x60>)
 800bf2a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bf2c:	4b0c      	ldr	r3, [pc, #48]	@ (800bf60 <std+0x64>)
 800bf2e:	6323      	str	r3, [r4, #48]	@ 0x30
 800bf30:	4b0c      	ldr	r3, [pc, #48]	@ (800bf64 <std+0x68>)
 800bf32:	429c      	cmp	r4, r3
 800bf34:	d006      	beq.n	800bf44 <std+0x48>
 800bf36:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bf3a:	4294      	cmp	r4, r2
 800bf3c:	d002      	beq.n	800bf44 <std+0x48>
 800bf3e:	33d0      	adds	r3, #208	@ 0xd0
 800bf40:	429c      	cmp	r4, r3
 800bf42:	d105      	bne.n	800bf50 <std+0x54>
 800bf44:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bf48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf4c:	f000 bace 	b.w	800c4ec <__retarget_lock_init_recursive>
 800bf50:	bd10      	pop	{r4, pc}
 800bf52:	bf00      	nop
 800bf54:	0800c1a9 	.word	0x0800c1a9
 800bf58:	0800c1cb 	.word	0x0800c1cb
 800bf5c:	0800c203 	.word	0x0800c203
 800bf60:	0800c227 	.word	0x0800c227
 800bf64:	200006a8 	.word	0x200006a8

0800bf68 <stdio_exit_handler>:
 800bf68:	4a02      	ldr	r2, [pc, #8]	@ (800bf74 <stdio_exit_handler+0xc>)
 800bf6a:	4903      	ldr	r1, [pc, #12]	@ (800bf78 <stdio_exit_handler+0x10>)
 800bf6c:	4803      	ldr	r0, [pc, #12]	@ (800bf7c <stdio_exit_handler+0x14>)
 800bf6e:	f000 b869 	b.w	800c044 <_fwalk_sglue>
 800bf72:	bf00      	nop
 800bf74:	20000050 	.word	0x20000050
 800bf78:	0800de69 	.word	0x0800de69
 800bf7c:	20000060 	.word	0x20000060

0800bf80 <cleanup_stdio>:
 800bf80:	6841      	ldr	r1, [r0, #4]
 800bf82:	4b0c      	ldr	r3, [pc, #48]	@ (800bfb4 <cleanup_stdio+0x34>)
 800bf84:	b510      	push	{r4, lr}
 800bf86:	4299      	cmp	r1, r3
 800bf88:	4604      	mov	r4, r0
 800bf8a:	d001      	beq.n	800bf90 <cleanup_stdio+0x10>
 800bf8c:	f001 ff6c 	bl	800de68 <_fflush_r>
 800bf90:	68a1      	ldr	r1, [r4, #8]
 800bf92:	4b09      	ldr	r3, [pc, #36]	@ (800bfb8 <cleanup_stdio+0x38>)
 800bf94:	4299      	cmp	r1, r3
 800bf96:	d002      	beq.n	800bf9e <cleanup_stdio+0x1e>
 800bf98:	4620      	mov	r0, r4
 800bf9a:	f001 ff65 	bl	800de68 <_fflush_r>
 800bf9e:	68e1      	ldr	r1, [r4, #12]
 800bfa0:	4b06      	ldr	r3, [pc, #24]	@ (800bfbc <cleanup_stdio+0x3c>)
 800bfa2:	4299      	cmp	r1, r3
 800bfa4:	d004      	beq.n	800bfb0 <cleanup_stdio+0x30>
 800bfa6:	4620      	mov	r0, r4
 800bfa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bfac:	f001 bf5c 	b.w	800de68 <_fflush_r>
 800bfb0:	bd10      	pop	{r4, pc}
 800bfb2:	bf00      	nop
 800bfb4:	200006a8 	.word	0x200006a8
 800bfb8:	20000710 	.word	0x20000710
 800bfbc:	20000778 	.word	0x20000778

0800bfc0 <global_stdio_init.part.0>:
 800bfc0:	b510      	push	{r4, lr}
 800bfc2:	4b0b      	ldr	r3, [pc, #44]	@ (800bff0 <global_stdio_init.part.0+0x30>)
 800bfc4:	4c0b      	ldr	r4, [pc, #44]	@ (800bff4 <global_stdio_init.part.0+0x34>)
 800bfc6:	4a0c      	ldr	r2, [pc, #48]	@ (800bff8 <global_stdio_init.part.0+0x38>)
 800bfc8:	4620      	mov	r0, r4
 800bfca:	601a      	str	r2, [r3, #0]
 800bfcc:	2104      	movs	r1, #4
 800bfce:	2200      	movs	r2, #0
 800bfd0:	f7ff ff94 	bl	800befc <std>
 800bfd4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bfd8:	2201      	movs	r2, #1
 800bfda:	2109      	movs	r1, #9
 800bfdc:	f7ff ff8e 	bl	800befc <std>
 800bfe0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bfe4:	2202      	movs	r2, #2
 800bfe6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bfea:	2112      	movs	r1, #18
 800bfec:	f7ff bf86 	b.w	800befc <std>
 800bff0:	200007e0 	.word	0x200007e0
 800bff4:	200006a8 	.word	0x200006a8
 800bff8:	0800bf69 	.word	0x0800bf69

0800bffc <__sfp_lock_acquire>:
 800bffc:	4801      	ldr	r0, [pc, #4]	@ (800c004 <__sfp_lock_acquire+0x8>)
 800bffe:	f000 ba76 	b.w	800c4ee <__retarget_lock_acquire_recursive>
 800c002:	bf00      	nop
 800c004:	200007e9 	.word	0x200007e9

0800c008 <__sfp_lock_release>:
 800c008:	4801      	ldr	r0, [pc, #4]	@ (800c010 <__sfp_lock_release+0x8>)
 800c00a:	f000 ba71 	b.w	800c4f0 <__retarget_lock_release_recursive>
 800c00e:	bf00      	nop
 800c010:	200007e9 	.word	0x200007e9

0800c014 <__sinit>:
 800c014:	b510      	push	{r4, lr}
 800c016:	4604      	mov	r4, r0
 800c018:	f7ff fff0 	bl	800bffc <__sfp_lock_acquire>
 800c01c:	6a23      	ldr	r3, [r4, #32]
 800c01e:	b11b      	cbz	r3, 800c028 <__sinit+0x14>
 800c020:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c024:	f7ff bff0 	b.w	800c008 <__sfp_lock_release>
 800c028:	4b04      	ldr	r3, [pc, #16]	@ (800c03c <__sinit+0x28>)
 800c02a:	6223      	str	r3, [r4, #32]
 800c02c:	4b04      	ldr	r3, [pc, #16]	@ (800c040 <__sinit+0x2c>)
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	2b00      	cmp	r3, #0
 800c032:	d1f5      	bne.n	800c020 <__sinit+0xc>
 800c034:	f7ff ffc4 	bl	800bfc0 <global_stdio_init.part.0>
 800c038:	e7f2      	b.n	800c020 <__sinit+0xc>
 800c03a:	bf00      	nop
 800c03c:	0800bf81 	.word	0x0800bf81
 800c040:	200007e0 	.word	0x200007e0

0800c044 <_fwalk_sglue>:
 800c044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c048:	4607      	mov	r7, r0
 800c04a:	4688      	mov	r8, r1
 800c04c:	4614      	mov	r4, r2
 800c04e:	2600      	movs	r6, #0
 800c050:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c054:	f1b9 0901 	subs.w	r9, r9, #1
 800c058:	d505      	bpl.n	800c066 <_fwalk_sglue+0x22>
 800c05a:	6824      	ldr	r4, [r4, #0]
 800c05c:	2c00      	cmp	r4, #0
 800c05e:	d1f7      	bne.n	800c050 <_fwalk_sglue+0xc>
 800c060:	4630      	mov	r0, r6
 800c062:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c066:	89ab      	ldrh	r3, [r5, #12]
 800c068:	2b01      	cmp	r3, #1
 800c06a:	d907      	bls.n	800c07c <_fwalk_sglue+0x38>
 800c06c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c070:	3301      	adds	r3, #1
 800c072:	d003      	beq.n	800c07c <_fwalk_sglue+0x38>
 800c074:	4629      	mov	r1, r5
 800c076:	4638      	mov	r0, r7
 800c078:	47c0      	blx	r8
 800c07a:	4306      	orrs	r6, r0
 800c07c:	3568      	adds	r5, #104	@ 0x68
 800c07e:	e7e9      	b.n	800c054 <_fwalk_sglue+0x10>

0800c080 <_puts_r>:
 800c080:	6a03      	ldr	r3, [r0, #32]
 800c082:	b570      	push	{r4, r5, r6, lr}
 800c084:	4605      	mov	r5, r0
 800c086:	460e      	mov	r6, r1
 800c088:	6884      	ldr	r4, [r0, #8]
 800c08a:	b90b      	cbnz	r3, 800c090 <_puts_r+0x10>
 800c08c:	f7ff ffc2 	bl	800c014 <__sinit>
 800c090:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c092:	07db      	lsls	r3, r3, #31
 800c094:	d405      	bmi.n	800c0a2 <_puts_r+0x22>
 800c096:	89a3      	ldrh	r3, [r4, #12]
 800c098:	0598      	lsls	r0, r3, #22
 800c09a:	d402      	bmi.n	800c0a2 <_puts_r+0x22>
 800c09c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c09e:	f000 fa26 	bl	800c4ee <__retarget_lock_acquire_recursive>
 800c0a2:	89a3      	ldrh	r3, [r4, #12]
 800c0a4:	0719      	lsls	r1, r3, #28
 800c0a6:	d502      	bpl.n	800c0ae <_puts_r+0x2e>
 800c0a8:	6923      	ldr	r3, [r4, #16]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d135      	bne.n	800c11a <_puts_r+0x9a>
 800c0ae:	4621      	mov	r1, r4
 800c0b0:	4628      	mov	r0, r5
 800c0b2:	f000 f8fb 	bl	800c2ac <__swsetup_r>
 800c0b6:	b380      	cbz	r0, 800c11a <_puts_r+0x9a>
 800c0b8:	f04f 35ff 	mov.w	r5, #4294967295
 800c0bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c0be:	07da      	lsls	r2, r3, #31
 800c0c0:	d405      	bmi.n	800c0ce <_puts_r+0x4e>
 800c0c2:	89a3      	ldrh	r3, [r4, #12]
 800c0c4:	059b      	lsls	r3, r3, #22
 800c0c6:	d402      	bmi.n	800c0ce <_puts_r+0x4e>
 800c0c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c0ca:	f000 fa11 	bl	800c4f0 <__retarget_lock_release_recursive>
 800c0ce:	4628      	mov	r0, r5
 800c0d0:	bd70      	pop	{r4, r5, r6, pc}
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	da04      	bge.n	800c0e0 <_puts_r+0x60>
 800c0d6:	69a2      	ldr	r2, [r4, #24]
 800c0d8:	429a      	cmp	r2, r3
 800c0da:	dc17      	bgt.n	800c10c <_puts_r+0x8c>
 800c0dc:	290a      	cmp	r1, #10
 800c0de:	d015      	beq.n	800c10c <_puts_r+0x8c>
 800c0e0:	6823      	ldr	r3, [r4, #0]
 800c0e2:	1c5a      	adds	r2, r3, #1
 800c0e4:	6022      	str	r2, [r4, #0]
 800c0e6:	7019      	strb	r1, [r3, #0]
 800c0e8:	68a3      	ldr	r3, [r4, #8]
 800c0ea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c0ee:	3b01      	subs	r3, #1
 800c0f0:	60a3      	str	r3, [r4, #8]
 800c0f2:	2900      	cmp	r1, #0
 800c0f4:	d1ed      	bne.n	800c0d2 <_puts_r+0x52>
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	da11      	bge.n	800c11e <_puts_r+0x9e>
 800c0fa:	4622      	mov	r2, r4
 800c0fc:	210a      	movs	r1, #10
 800c0fe:	4628      	mov	r0, r5
 800c100:	f000 f895 	bl	800c22e <__swbuf_r>
 800c104:	3001      	adds	r0, #1
 800c106:	d0d7      	beq.n	800c0b8 <_puts_r+0x38>
 800c108:	250a      	movs	r5, #10
 800c10a:	e7d7      	b.n	800c0bc <_puts_r+0x3c>
 800c10c:	4622      	mov	r2, r4
 800c10e:	4628      	mov	r0, r5
 800c110:	f000 f88d 	bl	800c22e <__swbuf_r>
 800c114:	3001      	adds	r0, #1
 800c116:	d1e7      	bne.n	800c0e8 <_puts_r+0x68>
 800c118:	e7ce      	b.n	800c0b8 <_puts_r+0x38>
 800c11a:	3e01      	subs	r6, #1
 800c11c:	e7e4      	b.n	800c0e8 <_puts_r+0x68>
 800c11e:	6823      	ldr	r3, [r4, #0]
 800c120:	1c5a      	adds	r2, r3, #1
 800c122:	6022      	str	r2, [r4, #0]
 800c124:	220a      	movs	r2, #10
 800c126:	701a      	strb	r2, [r3, #0]
 800c128:	e7ee      	b.n	800c108 <_puts_r+0x88>
	...

0800c12c <puts>:
 800c12c:	4b02      	ldr	r3, [pc, #8]	@ (800c138 <puts+0xc>)
 800c12e:	4601      	mov	r1, r0
 800c130:	6818      	ldr	r0, [r3, #0]
 800c132:	f7ff bfa5 	b.w	800c080 <_puts_r>
 800c136:	bf00      	nop
 800c138:	2000005c 	.word	0x2000005c

0800c13c <sniprintf>:
 800c13c:	b40c      	push	{r2, r3}
 800c13e:	b530      	push	{r4, r5, lr}
 800c140:	4b18      	ldr	r3, [pc, #96]	@ (800c1a4 <sniprintf+0x68>)
 800c142:	1e0c      	subs	r4, r1, #0
 800c144:	681d      	ldr	r5, [r3, #0]
 800c146:	b09d      	sub	sp, #116	@ 0x74
 800c148:	da08      	bge.n	800c15c <sniprintf+0x20>
 800c14a:	238b      	movs	r3, #139	@ 0x8b
 800c14c:	f04f 30ff 	mov.w	r0, #4294967295
 800c150:	602b      	str	r3, [r5, #0]
 800c152:	b01d      	add	sp, #116	@ 0x74
 800c154:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c158:	b002      	add	sp, #8
 800c15a:	4770      	bx	lr
 800c15c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c160:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c164:	f04f 0300 	mov.w	r3, #0
 800c168:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c16a:	bf0c      	ite	eq
 800c16c:	4623      	moveq	r3, r4
 800c16e:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c172:	9304      	str	r3, [sp, #16]
 800c174:	9307      	str	r3, [sp, #28]
 800c176:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c17a:	9002      	str	r0, [sp, #8]
 800c17c:	9006      	str	r0, [sp, #24]
 800c17e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c182:	4628      	mov	r0, r5
 800c184:	ab21      	add	r3, sp, #132	@ 0x84
 800c186:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c188:	a902      	add	r1, sp, #8
 800c18a:	9301      	str	r3, [sp, #4]
 800c18c:	f001 fcf0 	bl	800db70 <_svfiprintf_r>
 800c190:	1c43      	adds	r3, r0, #1
 800c192:	bfbc      	itt	lt
 800c194:	238b      	movlt	r3, #139	@ 0x8b
 800c196:	602b      	strlt	r3, [r5, #0]
 800c198:	2c00      	cmp	r4, #0
 800c19a:	d0da      	beq.n	800c152 <sniprintf+0x16>
 800c19c:	2200      	movs	r2, #0
 800c19e:	9b02      	ldr	r3, [sp, #8]
 800c1a0:	701a      	strb	r2, [r3, #0]
 800c1a2:	e7d6      	b.n	800c152 <sniprintf+0x16>
 800c1a4:	2000005c 	.word	0x2000005c

0800c1a8 <__sread>:
 800c1a8:	b510      	push	{r4, lr}
 800c1aa:	460c      	mov	r4, r1
 800c1ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1b0:	f000 f94e 	bl	800c450 <_read_r>
 800c1b4:	2800      	cmp	r0, #0
 800c1b6:	bfab      	itete	ge
 800c1b8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c1ba:	89a3      	ldrhlt	r3, [r4, #12]
 800c1bc:	181b      	addge	r3, r3, r0
 800c1be:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c1c2:	bfac      	ite	ge
 800c1c4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c1c6:	81a3      	strhlt	r3, [r4, #12]
 800c1c8:	bd10      	pop	{r4, pc}

0800c1ca <__swrite>:
 800c1ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1ce:	461f      	mov	r7, r3
 800c1d0:	898b      	ldrh	r3, [r1, #12]
 800c1d2:	4605      	mov	r5, r0
 800c1d4:	05db      	lsls	r3, r3, #23
 800c1d6:	460c      	mov	r4, r1
 800c1d8:	4616      	mov	r6, r2
 800c1da:	d505      	bpl.n	800c1e8 <__swrite+0x1e>
 800c1dc:	2302      	movs	r3, #2
 800c1de:	2200      	movs	r2, #0
 800c1e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1e4:	f000 f922 	bl	800c42c <_lseek_r>
 800c1e8:	89a3      	ldrh	r3, [r4, #12]
 800c1ea:	4632      	mov	r2, r6
 800c1ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c1f0:	81a3      	strh	r3, [r4, #12]
 800c1f2:	4628      	mov	r0, r5
 800c1f4:	463b      	mov	r3, r7
 800c1f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c1fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c1fe:	f000 b939 	b.w	800c474 <_write_r>

0800c202 <__sseek>:
 800c202:	b510      	push	{r4, lr}
 800c204:	460c      	mov	r4, r1
 800c206:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c20a:	f000 f90f 	bl	800c42c <_lseek_r>
 800c20e:	1c43      	adds	r3, r0, #1
 800c210:	89a3      	ldrh	r3, [r4, #12]
 800c212:	bf15      	itete	ne
 800c214:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c216:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c21a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c21e:	81a3      	strheq	r3, [r4, #12]
 800c220:	bf18      	it	ne
 800c222:	81a3      	strhne	r3, [r4, #12]
 800c224:	bd10      	pop	{r4, pc}

0800c226 <__sclose>:
 800c226:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c22a:	f000 b8ef 	b.w	800c40c <_close_r>

0800c22e <__swbuf_r>:
 800c22e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c230:	460e      	mov	r6, r1
 800c232:	4614      	mov	r4, r2
 800c234:	4605      	mov	r5, r0
 800c236:	b118      	cbz	r0, 800c240 <__swbuf_r+0x12>
 800c238:	6a03      	ldr	r3, [r0, #32]
 800c23a:	b90b      	cbnz	r3, 800c240 <__swbuf_r+0x12>
 800c23c:	f7ff feea 	bl	800c014 <__sinit>
 800c240:	69a3      	ldr	r3, [r4, #24]
 800c242:	60a3      	str	r3, [r4, #8]
 800c244:	89a3      	ldrh	r3, [r4, #12]
 800c246:	071a      	lsls	r2, r3, #28
 800c248:	d501      	bpl.n	800c24e <__swbuf_r+0x20>
 800c24a:	6923      	ldr	r3, [r4, #16]
 800c24c:	b943      	cbnz	r3, 800c260 <__swbuf_r+0x32>
 800c24e:	4621      	mov	r1, r4
 800c250:	4628      	mov	r0, r5
 800c252:	f000 f82b 	bl	800c2ac <__swsetup_r>
 800c256:	b118      	cbz	r0, 800c260 <__swbuf_r+0x32>
 800c258:	f04f 37ff 	mov.w	r7, #4294967295
 800c25c:	4638      	mov	r0, r7
 800c25e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c260:	6823      	ldr	r3, [r4, #0]
 800c262:	6922      	ldr	r2, [r4, #16]
 800c264:	b2f6      	uxtb	r6, r6
 800c266:	1a98      	subs	r0, r3, r2
 800c268:	6963      	ldr	r3, [r4, #20]
 800c26a:	4637      	mov	r7, r6
 800c26c:	4283      	cmp	r3, r0
 800c26e:	dc05      	bgt.n	800c27c <__swbuf_r+0x4e>
 800c270:	4621      	mov	r1, r4
 800c272:	4628      	mov	r0, r5
 800c274:	f001 fdf8 	bl	800de68 <_fflush_r>
 800c278:	2800      	cmp	r0, #0
 800c27a:	d1ed      	bne.n	800c258 <__swbuf_r+0x2a>
 800c27c:	68a3      	ldr	r3, [r4, #8]
 800c27e:	3b01      	subs	r3, #1
 800c280:	60a3      	str	r3, [r4, #8]
 800c282:	6823      	ldr	r3, [r4, #0]
 800c284:	1c5a      	adds	r2, r3, #1
 800c286:	6022      	str	r2, [r4, #0]
 800c288:	701e      	strb	r6, [r3, #0]
 800c28a:	6962      	ldr	r2, [r4, #20]
 800c28c:	1c43      	adds	r3, r0, #1
 800c28e:	429a      	cmp	r2, r3
 800c290:	d004      	beq.n	800c29c <__swbuf_r+0x6e>
 800c292:	89a3      	ldrh	r3, [r4, #12]
 800c294:	07db      	lsls	r3, r3, #31
 800c296:	d5e1      	bpl.n	800c25c <__swbuf_r+0x2e>
 800c298:	2e0a      	cmp	r6, #10
 800c29a:	d1df      	bne.n	800c25c <__swbuf_r+0x2e>
 800c29c:	4621      	mov	r1, r4
 800c29e:	4628      	mov	r0, r5
 800c2a0:	f001 fde2 	bl	800de68 <_fflush_r>
 800c2a4:	2800      	cmp	r0, #0
 800c2a6:	d0d9      	beq.n	800c25c <__swbuf_r+0x2e>
 800c2a8:	e7d6      	b.n	800c258 <__swbuf_r+0x2a>
	...

0800c2ac <__swsetup_r>:
 800c2ac:	b538      	push	{r3, r4, r5, lr}
 800c2ae:	4b29      	ldr	r3, [pc, #164]	@ (800c354 <__swsetup_r+0xa8>)
 800c2b0:	4605      	mov	r5, r0
 800c2b2:	6818      	ldr	r0, [r3, #0]
 800c2b4:	460c      	mov	r4, r1
 800c2b6:	b118      	cbz	r0, 800c2c0 <__swsetup_r+0x14>
 800c2b8:	6a03      	ldr	r3, [r0, #32]
 800c2ba:	b90b      	cbnz	r3, 800c2c0 <__swsetup_r+0x14>
 800c2bc:	f7ff feaa 	bl	800c014 <__sinit>
 800c2c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2c4:	0719      	lsls	r1, r3, #28
 800c2c6:	d422      	bmi.n	800c30e <__swsetup_r+0x62>
 800c2c8:	06da      	lsls	r2, r3, #27
 800c2ca:	d407      	bmi.n	800c2dc <__swsetup_r+0x30>
 800c2cc:	2209      	movs	r2, #9
 800c2ce:	602a      	str	r2, [r5, #0]
 800c2d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c2d4:	f04f 30ff 	mov.w	r0, #4294967295
 800c2d8:	81a3      	strh	r3, [r4, #12]
 800c2da:	e033      	b.n	800c344 <__swsetup_r+0x98>
 800c2dc:	0758      	lsls	r0, r3, #29
 800c2de:	d512      	bpl.n	800c306 <__swsetup_r+0x5a>
 800c2e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c2e2:	b141      	cbz	r1, 800c2f6 <__swsetup_r+0x4a>
 800c2e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c2e8:	4299      	cmp	r1, r3
 800c2ea:	d002      	beq.n	800c2f2 <__swsetup_r+0x46>
 800c2ec:	4628      	mov	r0, r5
 800c2ee:	f000 ff6b 	bl	800d1c8 <_free_r>
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	6363      	str	r3, [r4, #52]	@ 0x34
 800c2f6:	89a3      	ldrh	r3, [r4, #12]
 800c2f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c2fc:	81a3      	strh	r3, [r4, #12]
 800c2fe:	2300      	movs	r3, #0
 800c300:	6063      	str	r3, [r4, #4]
 800c302:	6923      	ldr	r3, [r4, #16]
 800c304:	6023      	str	r3, [r4, #0]
 800c306:	89a3      	ldrh	r3, [r4, #12]
 800c308:	f043 0308 	orr.w	r3, r3, #8
 800c30c:	81a3      	strh	r3, [r4, #12]
 800c30e:	6923      	ldr	r3, [r4, #16]
 800c310:	b94b      	cbnz	r3, 800c326 <__swsetup_r+0x7a>
 800c312:	89a3      	ldrh	r3, [r4, #12]
 800c314:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c318:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c31c:	d003      	beq.n	800c326 <__swsetup_r+0x7a>
 800c31e:	4621      	mov	r1, r4
 800c320:	4628      	mov	r0, r5
 800c322:	f001 fdee 	bl	800df02 <__smakebuf_r>
 800c326:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c32a:	f013 0201 	ands.w	r2, r3, #1
 800c32e:	d00a      	beq.n	800c346 <__swsetup_r+0x9a>
 800c330:	2200      	movs	r2, #0
 800c332:	60a2      	str	r2, [r4, #8]
 800c334:	6962      	ldr	r2, [r4, #20]
 800c336:	4252      	negs	r2, r2
 800c338:	61a2      	str	r2, [r4, #24]
 800c33a:	6922      	ldr	r2, [r4, #16]
 800c33c:	b942      	cbnz	r2, 800c350 <__swsetup_r+0xa4>
 800c33e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c342:	d1c5      	bne.n	800c2d0 <__swsetup_r+0x24>
 800c344:	bd38      	pop	{r3, r4, r5, pc}
 800c346:	0799      	lsls	r1, r3, #30
 800c348:	bf58      	it	pl
 800c34a:	6962      	ldrpl	r2, [r4, #20]
 800c34c:	60a2      	str	r2, [r4, #8]
 800c34e:	e7f4      	b.n	800c33a <__swsetup_r+0x8e>
 800c350:	2000      	movs	r0, #0
 800c352:	e7f7      	b.n	800c344 <__swsetup_r+0x98>
 800c354:	2000005c 	.word	0x2000005c

0800c358 <memmove>:
 800c358:	4288      	cmp	r0, r1
 800c35a:	b510      	push	{r4, lr}
 800c35c:	eb01 0402 	add.w	r4, r1, r2
 800c360:	d902      	bls.n	800c368 <memmove+0x10>
 800c362:	4284      	cmp	r4, r0
 800c364:	4623      	mov	r3, r4
 800c366:	d807      	bhi.n	800c378 <memmove+0x20>
 800c368:	1e43      	subs	r3, r0, #1
 800c36a:	42a1      	cmp	r1, r4
 800c36c:	d008      	beq.n	800c380 <memmove+0x28>
 800c36e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c372:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c376:	e7f8      	b.n	800c36a <memmove+0x12>
 800c378:	4601      	mov	r1, r0
 800c37a:	4402      	add	r2, r0
 800c37c:	428a      	cmp	r2, r1
 800c37e:	d100      	bne.n	800c382 <memmove+0x2a>
 800c380:	bd10      	pop	{r4, pc}
 800c382:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c386:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c38a:	e7f7      	b.n	800c37c <memmove+0x24>

0800c38c <memset>:
 800c38c:	4603      	mov	r3, r0
 800c38e:	4402      	add	r2, r0
 800c390:	4293      	cmp	r3, r2
 800c392:	d100      	bne.n	800c396 <memset+0xa>
 800c394:	4770      	bx	lr
 800c396:	f803 1b01 	strb.w	r1, [r3], #1
 800c39a:	e7f9      	b.n	800c390 <memset+0x4>

0800c39c <strchr>:
 800c39c:	4603      	mov	r3, r0
 800c39e:	b2c9      	uxtb	r1, r1
 800c3a0:	4618      	mov	r0, r3
 800c3a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c3a6:	b112      	cbz	r2, 800c3ae <strchr+0x12>
 800c3a8:	428a      	cmp	r2, r1
 800c3aa:	d1f9      	bne.n	800c3a0 <strchr+0x4>
 800c3ac:	4770      	bx	lr
 800c3ae:	2900      	cmp	r1, #0
 800c3b0:	bf18      	it	ne
 800c3b2:	2000      	movne	r0, #0
 800c3b4:	4770      	bx	lr

0800c3b6 <strncat>:
 800c3b6:	b530      	push	{r4, r5, lr}
 800c3b8:	4604      	mov	r4, r0
 800c3ba:	7825      	ldrb	r5, [r4, #0]
 800c3bc:	4623      	mov	r3, r4
 800c3be:	3401      	adds	r4, #1
 800c3c0:	2d00      	cmp	r5, #0
 800c3c2:	d1fa      	bne.n	800c3ba <strncat+0x4>
 800c3c4:	3a01      	subs	r2, #1
 800c3c6:	d304      	bcc.n	800c3d2 <strncat+0x1c>
 800c3c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c3cc:	f803 4b01 	strb.w	r4, [r3], #1
 800c3d0:	b904      	cbnz	r4, 800c3d4 <strncat+0x1e>
 800c3d2:	bd30      	pop	{r4, r5, pc}
 800c3d4:	2a00      	cmp	r2, #0
 800c3d6:	d1f5      	bne.n	800c3c4 <strncat+0xe>
 800c3d8:	701a      	strb	r2, [r3, #0]
 800c3da:	e7f3      	b.n	800c3c4 <strncat+0xe>

0800c3dc <strncpy>:
 800c3dc:	4603      	mov	r3, r0
 800c3de:	b510      	push	{r4, lr}
 800c3e0:	3901      	subs	r1, #1
 800c3e2:	b132      	cbz	r2, 800c3f2 <strncpy+0x16>
 800c3e4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c3e8:	3a01      	subs	r2, #1
 800c3ea:	f803 4b01 	strb.w	r4, [r3], #1
 800c3ee:	2c00      	cmp	r4, #0
 800c3f0:	d1f7      	bne.n	800c3e2 <strncpy+0x6>
 800c3f2:	2100      	movs	r1, #0
 800c3f4:	441a      	add	r2, r3
 800c3f6:	4293      	cmp	r3, r2
 800c3f8:	d100      	bne.n	800c3fc <strncpy+0x20>
 800c3fa:	bd10      	pop	{r4, pc}
 800c3fc:	f803 1b01 	strb.w	r1, [r3], #1
 800c400:	e7f9      	b.n	800c3f6 <strncpy+0x1a>
	...

0800c404 <_localeconv_r>:
 800c404:	4800      	ldr	r0, [pc, #0]	@ (800c408 <_localeconv_r+0x4>)
 800c406:	4770      	bx	lr
 800c408:	2000019c 	.word	0x2000019c

0800c40c <_close_r>:
 800c40c:	b538      	push	{r3, r4, r5, lr}
 800c40e:	2300      	movs	r3, #0
 800c410:	4d05      	ldr	r5, [pc, #20]	@ (800c428 <_close_r+0x1c>)
 800c412:	4604      	mov	r4, r0
 800c414:	4608      	mov	r0, r1
 800c416:	602b      	str	r3, [r5, #0]
 800c418:	f7f9 f9c9 	bl	80057ae <_close>
 800c41c:	1c43      	adds	r3, r0, #1
 800c41e:	d102      	bne.n	800c426 <_close_r+0x1a>
 800c420:	682b      	ldr	r3, [r5, #0]
 800c422:	b103      	cbz	r3, 800c426 <_close_r+0x1a>
 800c424:	6023      	str	r3, [r4, #0]
 800c426:	bd38      	pop	{r3, r4, r5, pc}
 800c428:	200007e4 	.word	0x200007e4

0800c42c <_lseek_r>:
 800c42c:	b538      	push	{r3, r4, r5, lr}
 800c42e:	4604      	mov	r4, r0
 800c430:	4608      	mov	r0, r1
 800c432:	4611      	mov	r1, r2
 800c434:	2200      	movs	r2, #0
 800c436:	4d05      	ldr	r5, [pc, #20]	@ (800c44c <_lseek_r+0x20>)
 800c438:	602a      	str	r2, [r5, #0]
 800c43a:	461a      	mov	r2, r3
 800c43c:	f7f9 f9db 	bl	80057f6 <_lseek>
 800c440:	1c43      	adds	r3, r0, #1
 800c442:	d102      	bne.n	800c44a <_lseek_r+0x1e>
 800c444:	682b      	ldr	r3, [r5, #0]
 800c446:	b103      	cbz	r3, 800c44a <_lseek_r+0x1e>
 800c448:	6023      	str	r3, [r4, #0]
 800c44a:	bd38      	pop	{r3, r4, r5, pc}
 800c44c:	200007e4 	.word	0x200007e4

0800c450 <_read_r>:
 800c450:	b538      	push	{r3, r4, r5, lr}
 800c452:	4604      	mov	r4, r0
 800c454:	4608      	mov	r0, r1
 800c456:	4611      	mov	r1, r2
 800c458:	2200      	movs	r2, #0
 800c45a:	4d05      	ldr	r5, [pc, #20]	@ (800c470 <_read_r+0x20>)
 800c45c:	602a      	str	r2, [r5, #0]
 800c45e:	461a      	mov	r2, r3
 800c460:	f7f9 f96c 	bl	800573c <_read>
 800c464:	1c43      	adds	r3, r0, #1
 800c466:	d102      	bne.n	800c46e <_read_r+0x1e>
 800c468:	682b      	ldr	r3, [r5, #0]
 800c46a:	b103      	cbz	r3, 800c46e <_read_r+0x1e>
 800c46c:	6023      	str	r3, [r4, #0]
 800c46e:	bd38      	pop	{r3, r4, r5, pc}
 800c470:	200007e4 	.word	0x200007e4

0800c474 <_write_r>:
 800c474:	b538      	push	{r3, r4, r5, lr}
 800c476:	4604      	mov	r4, r0
 800c478:	4608      	mov	r0, r1
 800c47a:	4611      	mov	r1, r2
 800c47c:	2200      	movs	r2, #0
 800c47e:	4d05      	ldr	r5, [pc, #20]	@ (800c494 <_write_r+0x20>)
 800c480:	602a      	str	r2, [r5, #0]
 800c482:	461a      	mov	r2, r3
 800c484:	f7f9 f977 	bl	8005776 <_write>
 800c488:	1c43      	adds	r3, r0, #1
 800c48a:	d102      	bne.n	800c492 <_write_r+0x1e>
 800c48c:	682b      	ldr	r3, [r5, #0]
 800c48e:	b103      	cbz	r3, 800c492 <_write_r+0x1e>
 800c490:	6023      	str	r3, [r4, #0]
 800c492:	bd38      	pop	{r3, r4, r5, pc}
 800c494:	200007e4 	.word	0x200007e4

0800c498 <__errno>:
 800c498:	4b01      	ldr	r3, [pc, #4]	@ (800c4a0 <__errno+0x8>)
 800c49a:	6818      	ldr	r0, [r3, #0]
 800c49c:	4770      	bx	lr
 800c49e:	bf00      	nop
 800c4a0:	2000005c 	.word	0x2000005c

0800c4a4 <__libc_init_array>:
 800c4a4:	b570      	push	{r4, r5, r6, lr}
 800c4a6:	2600      	movs	r6, #0
 800c4a8:	4d0c      	ldr	r5, [pc, #48]	@ (800c4dc <__libc_init_array+0x38>)
 800c4aa:	4c0d      	ldr	r4, [pc, #52]	@ (800c4e0 <__libc_init_array+0x3c>)
 800c4ac:	1b64      	subs	r4, r4, r5
 800c4ae:	10a4      	asrs	r4, r4, #2
 800c4b0:	42a6      	cmp	r6, r4
 800c4b2:	d109      	bne.n	800c4c8 <__libc_init_array+0x24>
 800c4b4:	f002 f850 	bl	800e558 <_init>
 800c4b8:	2600      	movs	r6, #0
 800c4ba:	4d0a      	ldr	r5, [pc, #40]	@ (800c4e4 <__libc_init_array+0x40>)
 800c4bc:	4c0a      	ldr	r4, [pc, #40]	@ (800c4e8 <__libc_init_array+0x44>)
 800c4be:	1b64      	subs	r4, r4, r5
 800c4c0:	10a4      	asrs	r4, r4, #2
 800c4c2:	42a6      	cmp	r6, r4
 800c4c4:	d105      	bne.n	800c4d2 <__libc_init_array+0x2e>
 800c4c6:	bd70      	pop	{r4, r5, r6, pc}
 800c4c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c4cc:	4798      	blx	r3
 800c4ce:	3601      	adds	r6, #1
 800c4d0:	e7ee      	b.n	800c4b0 <__libc_init_array+0xc>
 800c4d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c4d6:	4798      	blx	r3
 800c4d8:	3601      	adds	r6, #1
 800c4da:	e7f2      	b.n	800c4c2 <__libc_init_array+0x1e>
 800c4dc:	0800eea8 	.word	0x0800eea8
 800c4e0:	0800eea8 	.word	0x0800eea8
 800c4e4:	0800eea8 	.word	0x0800eea8
 800c4e8:	0800eeac 	.word	0x0800eeac

0800c4ec <__retarget_lock_init_recursive>:
 800c4ec:	4770      	bx	lr

0800c4ee <__retarget_lock_acquire_recursive>:
 800c4ee:	4770      	bx	lr

0800c4f0 <__retarget_lock_release_recursive>:
 800c4f0:	4770      	bx	lr

0800c4f2 <memchr>:
 800c4f2:	4603      	mov	r3, r0
 800c4f4:	b510      	push	{r4, lr}
 800c4f6:	b2c9      	uxtb	r1, r1
 800c4f8:	4402      	add	r2, r0
 800c4fa:	4293      	cmp	r3, r2
 800c4fc:	4618      	mov	r0, r3
 800c4fe:	d101      	bne.n	800c504 <memchr+0x12>
 800c500:	2000      	movs	r0, #0
 800c502:	e003      	b.n	800c50c <memchr+0x1a>
 800c504:	7804      	ldrb	r4, [r0, #0]
 800c506:	3301      	adds	r3, #1
 800c508:	428c      	cmp	r4, r1
 800c50a:	d1f6      	bne.n	800c4fa <memchr+0x8>
 800c50c:	bd10      	pop	{r4, pc}

0800c50e <quorem>:
 800c50e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c512:	6903      	ldr	r3, [r0, #16]
 800c514:	690c      	ldr	r4, [r1, #16]
 800c516:	4607      	mov	r7, r0
 800c518:	42a3      	cmp	r3, r4
 800c51a:	db7e      	blt.n	800c61a <quorem+0x10c>
 800c51c:	3c01      	subs	r4, #1
 800c51e:	00a3      	lsls	r3, r4, #2
 800c520:	f100 0514 	add.w	r5, r0, #20
 800c524:	f101 0814 	add.w	r8, r1, #20
 800c528:	9300      	str	r3, [sp, #0]
 800c52a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c52e:	9301      	str	r3, [sp, #4]
 800c530:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c534:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c538:	3301      	adds	r3, #1
 800c53a:	429a      	cmp	r2, r3
 800c53c:	fbb2 f6f3 	udiv	r6, r2, r3
 800c540:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c544:	d32e      	bcc.n	800c5a4 <quorem+0x96>
 800c546:	f04f 0a00 	mov.w	sl, #0
 800c54a:	46c4      	mov	ip, r8
 800c54c:	46ae      	mov	lr, r5
 800c54e:	46d3      	mov	fp, sl
 800c550:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c554:	b298      	uxth	r0, r3
 800c556:	fb06 a000 	mla	r0, r6, r0, sl
 800c55a:	0c1b      	lsrs	r3, r3, #16
 800c55c:	0c02      	lsrs	r2, r0, #16
 800c55e:	fb06 2303 	mla	r3, r6, r3, r2
 800c562:	f8de 2000 	ldr.w	r2, [lr]
 800c566:	b280      	uxth	r0, r0
 800c568:	b292      	uxth	r2, r2
 800c56a:	1a12      	subs	r2, r2, r0
 800c56c:	445a      	add	r2, fp
 800c56e:	f8de 0000 	ldr.w	r0, [lr]
 800c572:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c576:	b29b      	uxth	r3, r3
 800c578:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c57c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c580:	b292      	uxth	r2, r2
 800c582:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c586:	45e1      	cmp	r9, ip
 800c588:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c58c:	f84e 2b04 	str.w	r2, [lr], #4
 800c590:	d2de      	bcs.n	800c550 <quorem+0x42>
 800c592:	9b00      	ldr	r3, [sp, #0]
 800c594:	58eb      	ldr	r3, [r5, r3]
 800c596:	b92b      	cbnz	r3, 800c5a4 <quorem+0x96>
 800c598:	9b01      	ldr	r3, [sp, #4]
 800c59a:	3b04      	subs	r3, #4
 800c59c:	429d      	cmp	r5, r3
 800c59e:	461a      	mov	r2, r3
 800c5a0:	d32f      	bcc.n	800c602 <quorem+0xf4>
 800c5a2:	613c      	str	r4, [r7, #16]
 800c5a4:	4638      	mov	r0, r7
 800c5a6:	f001 f97f 	bl	800d8a8 <__mcmp>
 800c5aa:	2800      	cmp	r0, #0
 800c5ac:	db25      	blt.n	800c5fa <quorem+0xec>
 800c5ae:	4629      	mov	r1, r5
 800c5b0:	2000      	movs	r0, #0
 800c5b2:	f858 2b04 	ldr.w	r2, [r8], #4
 800c5b6:	f8d1 c000 	ldr.w	ip, [r1]
 800c5ba:	fa1f fe82 	uxth.w	lr, r2
 800c5be:	fa1f f38c 	uxth.w	r3, ip
 800c5c2:	eba3 030e 	sub.w	r3, r3, lr
 800c5c6:	4403      	add	r3, r0
 800c5c8:	0c12      	lsrs	r2, r2, #16
 800c5ca:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c5ce:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c5d2:	b29b      	uxth	r3, r3
 800c5d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c5d8:	45c1      	cmp	r9, r8
 800c5da:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c5de:	f841 3b04 	str.w	r3, [r1], #4
 800c5e2:	d2e6      	bcs.n	800c5b2 <quorem+0xa4>
 800c5e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c5e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c5ec:	b922      	cbnz	r2, 800c5f8 <quorem+0xea>
 800c5ee:	3b04      	subs	r3, #4
 800c5f0:	429d      	cmp	r5, r3
 800c5f2:	461a      	mov	r2, r3
 800c5f4:	d30b      	bcc.n	800c60e <quorem+0x100>
 800c5f6:	613c      	str	r4, [r7, #16]
 800c5f8:	3601      	adds	r6, #1
 800c5fa:	4630      	mov	r0, r6
 800c5fc:	b003      	add	sp, #12
 800c5fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c602:	6812      	ldr	r2, [r2, #0]
 800c604:	3b04      	subs	r3, #4
 800c606:	2a00      	cmp	r2, #0
 800c608:	d1cb      	bne.n	800c5a2 <quorem+0x94>
 800c60a:	3c01      	subs	r4, #1
 800c60c:	e7c6      	b.n	800c59c <quorem+0x8e>
 800c60e:	6812      	ldr	r2, [r2, #0]
 800c610:	3b04      	subs	r3, #4
 800c612:	2a00      	cmp	r2, #0
 800c614:	d1ef      	bne.n	800c5f6 <quorem+0xe8>
 800c616:	3c01      	subs	r4, #1
 800c618:	e7ea      	b.n	800c5f0 <quorem+0xe2>
 800c61a:	2000      	movs	r0, #0
 800c61c:	e7ee      	b.n	800c5fc <quorem+0xee>
	...

0800c620 <_dtoa_r>:
 800c620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c624:	4614      	mov	r4, r2
 800c626:	461d      	mov	r5, r3
 800c628:	69c7      	ldr	r7, [r0, #28]
 800c62a:	b097      	sub	sp, #92	@ 0x5c
 800c62c:	4681      	mov	r9, r0
 800c62e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800c632:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800c634:	b97f      	cbnz	r7, 800c656 <_dtoa_r+0x36>
 800c636:	2010      	movs	r0, #16
 800c638:	f000 fe0e 	bl	800d258 <malloc>
 800c63c:	4602      	mov	r2, r0
 800c63e:	f8c9 001c 	str.w	r0, [r9, #28]
 800c642:	b920      	cbnz	r0, 800c64e <_dtoa_r+0x2e>
 800c644:	21ef      	movs	r1, #239	@ 0xef
 800c646:	4bac      	ldr	r3, [pc, #688]	@ (800c8f8 <_dtoa_r+0x2d8>)
 800c648:	48ac      	ldr	r0, [pc, #688]	@ (800c8fc <_dtoa_r+0x2dc>)
 800c64a:	f001 fcd7 	bl	800dffc <__assert_func>
 800c64e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c652:	6007      	str	r7, [r0, #0]
 800c654:	60c7      	str	r7, [r0, #12]
 800c656:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c65a:	6819      	ldr	r1, [r3, #0]
 800c65c:	b159      	cbz	r1, 800c676 <_dtoa_r+0x56>
 800c65e:	685a      	ldr	r2, [r3, #4]
 800c660:	2301      	movs	r3, #1
 800c662:	4093      	lsls	r3, r2
 800c664:	604a      	str	r2, [r1, #4]
 800c666:	608b      	str	r3, [r1, #8]
 800c668:	4648      	mov	r0, r9
 800c66a:	f000 feeb 	bl	800d444 <_Bfree>
 800c66e:	2200      	movs	r2, #0
 800c670:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c674:	601a      	str	r2, [r3, #0]
 800c676:	1e2b      	subs	r3, r5, #0
 800c678:	bfaf      	iteee	ge
 800c67a:	2300      	movge	r3, #0
 800c67c:	2201      	movlt	r2, #1
 800c67e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c682:	9307      	strlt	r3, [sp, #28]
 800c684:	bfa8      	it	ge
 800c686:	6033      	strge	r3, [r6, #0]
 800c688:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800c68c:	4b9c      	ldr	r3, [pc, #624]	@ (800c900 <_dtoa_r+0x2e0>)
 800c68e:	bfb8      	it	lt
 800c690:	6032      	strlt	r2, [r6, #0]
 800c692:	ea33 0308 	bics.w	r3, r3, r8
 800c696:	d112      	bne.n	800c6be <_dtoa_r+0x9e>
 800c698:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c69c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c69e:	6013      	str	r3, [r2, #0]
 800c6a0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c6a4:	4323      	orrs	r3, r4
 800c6a6:	f000 855e 	beq.w	800d166 <_dtoa_r+0xb46>
 800c6aa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c6ac:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800c904 <_dtoa_r+0x2e4>
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	f000 8560 	beq.w	800d176 <_dtoa_r+0xb56>
 800c6b6:	f10a 0303 	add.w	r3, sl, #3
 800c6ba:	f000 bd5a 	b.w	800d172 <_dtoa_r+0xb52>
 800c6be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c6c2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c6c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c6ca:	2200      	movs	r2, #0
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	f7f4 f975 	bl	80009bc <__aeabi_dcmpeq>
 800c6d2:	4607      	mov	r7, r0
 800c6d4:	b158      	cbz	r0, 800c6ee <_dtoa_r+0xce>
 800c6d6:	2301      	movs	r3, #1
 800c6d8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c6da:	6013      	str	r3, [r2, #0]
 800c6dc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c6de:	b113      	cbz	r3, 800c6e6 <_dtoa_r+0xc6>
 800c6e0:	4b89      	ldr	r3, [pc, #548]	@ (800c908 <_dtoa_r+0x2e8>)
 800c6e2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c6e4:	6013      	str	r3, [r2, #0]
 800c6e6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800c90c <_dtoa_r+0x2ec>
 800c6ea:	f000 bd44 	b.w	800d176 <_dtoa_r+0xb56>
 800c6ee:	ab14      	add	r3, sp, #80	@ 0x50
 800c6f0:	9301      	str	r3, [sp, #4]
 800c6f2:	ab15      	add	r3, sp, #84	@ 0x54
 800c6f4:	9300      	str	r3, [sp, #0]
 800c6f6:	4648      	mov	r0, r9
 800c6f8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c6fc:	f001 f984 	bl	800da08 <__d2b>
 800c700:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800c704:	9003      	str	r0, [sp, #12]
 800c706:	2e00      	cmp	r6, #0
 800c708:	d078      	beq.n	800c7fc <_dtoa_r+0x1dc>
 800c70a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c70e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c710:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c714:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c718:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c71c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c720:	9712      	str	r7, [sp, #72]	@ 0x48
 800c722:	4619      	mov	r1, r3
 800c724:	2200      	movs	r2, #0
 800c726:	4b7a      	ldr	r3, [pc, #488]	@ (800c910 <_dtoa_r+0x2f0>)
 800c728:	f7f3 fd28 	bl	800017c <__aeabi_dsub>
 800c72c:	a36c      	add	r3, pc, #432	@ (adr r3, 800c8e0 <_dtoa_r+0x2c0>)
 800c72e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c732:	f7f3 fedb 	bl	80004ec <__aeabi_dmul>
 800c736:	a36c      	add	r3, pc, #432	@ (adr r3, 800c8e8 <_dtoa_r+0x2c8>)
 800c738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c73c:	f7f3 fd20 	bl	8000180 <__adddf3>
 800c740:	4604      	mov	r4, r0
 800c742:	4630      	mov	r0, r6
 800c744:	460d      	mov	r5, r1
 800c746:	f7f3 fe67 	bl	8000418 <__aeabi_i2d>
 800c74a:	a369      	add	r3, pc, #420	@ (adr r3, 800c8f0 <_dtoa_r+0x2d0>)
 800c74c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c750:	f7f3 fecc 	bl	80004ec <__aeabi_dmul>
 800c754:	4602      	mov	r2, r0
 800c756:	460b      	mov	r3, r1
 800c758:	4620      	mov	r0, r4
 800c75a:	4629      	mov	r1, r5
 800c75c:	f7f3 fd10 	bl	8000180 <__adddf3>
 800c760:	4604      	mov	r4, r0
 800c762:	460d      	mov	r5, r1
 800c764:	f7f4 f972 	bl	8000a4c <__aeabi_d2iz>
 800c768:	2200      	movs	r2, #0
 800c76a:	4607      	mov	r7, r0
 800c76c:	2300      	movs	r3, #0
 800c76e:	4620      	mov	r0, r4
 800c770:	4629      	mov	r1, r5
 800c772:	f7f4 f92d 	bl	80009d0 <__aeabi_dcmplt>
 800c776:	b140      	cbz	r0, 800c78a <_dtoa_r+0x16a>
 800c778:	4638      	mov	r0, r7
 800c77a:	f7f3 fe4d 	bl	8000418 <__aeabi_i2d>
 800c77e:	4622      	mov	r2, r4
 800c780:	462b      	mov	r3, r5
 800c782:	f7f4 f91b 	bl	80009bc <__aeabi_dcmpeq>
 800c786:	b900      	cbnz	r0, 800c78a <_dtoa_r+0x16a>
 800c788:	3f01      	subs	r7, #1
 800c78a:	2f16      	cmp	r7, #22
 800c78c:	d854      	bhi.n	800c838 <_dtoa_r+0x218>
 800c78e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c792:	4b60      	ldr	r3, [pc, #384]	@ (800c914 <_dtoa_r+0x2f4>)
 800c794:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c79c:	f7f4 f918 	bl	80009d0 <__aeabi_dcmplt>
 800c7a0:	2800      	cmp	r0, #0
 800c7a2:	d04b      	beq.n	800c83c <_dtoa_r+0x21c>
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	3f01      	subs	r7, #1
 800c7a8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c7aa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c7ac:	1b9b      	subs	r3, r3, r6
 800c7ae:	1e5a      	subs	r2, r3, #1
 800c7b0:	bf49      	itett	mi
 800c7b2:	f1c3 0301 	rsbmi	r3, r3, #1
 800c7b6:	2300      	movpl	r3, #0
 800c7b8:	9304      	strmi	r3, [sp, #16]
 800c7ba:	2300      	movmi	r3, #0
 800c7bc:	9209      	str	r2, [sp, #36]	@ 0x24
 800c7be:	bf54      	ite	pl
 800c7c0:	9304      	strpl	r3, [sp, #16]
 800c7c2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800c7c4:	2f00      	cmp	r7, #0
 800c7c6:	db3b      	blt.n	800c840 <_dtoa_r+0x220>
 800c7c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7ca:	970e      	str	r7, [sp, #56]	@ 0x38
 800c7cc:	443b      	add	r3, r7
 800c7ce:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	930a      	str	r3, [sp, #40]	@ 0x28
 800c7d4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c7d6:	2b09      	cmp	r3, #9
 800c7d8:	d865      	bhi.n	800c8a6 <_dtoa_r+0x286>
 800c7da:	2b05      	cmp	r3, #5
 800c7dc:	bfc4      	itt	gt
 800c7de:	3b04      	subgt	r3, #4
 800c7e0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800c7e2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c7e4:	bfc8      	it	gt
 800c7e6:	2400      	movgt	r4, #0
 800c7e8:	f1a3 0302 	sub.w	r3, r3, #2
 800c7ec:	bfd8      	it	le
 800c7ee:	2401      	movle	r4, #1
 800c7f0:	2b03      	cmp	r3, #3
 800c7f2:	d864      	bhi.n	800c8be <_dtoa_r+0x29e>
 800c7f4:	e8df f003 	tbb	[pc, r3]
 800c7f8:	2c385553 	.word	0x2c385553
 800c7fc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c800:	441e      	add	r6, r3
 800c802:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c806:	2b20      	cmp	r3, #32
 800c808:	bfc1      	itttt	gt
 800c80a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c80e:	fa08 f803 	lslgt.w	r8, r8, r3
 800c812:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c816:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c81a:	bfd6      	itet	le
 800c81c:	f1c3 0320 	rsble	r3, r3, #32
 800c820:	ea48 0003 	orrgt.w	r0, r8, r3
 800c824:	fa04 f003 	lslle.w	r0, r4, r3
 800c828:	f7f3 fde6 	bl	80003f8 <__aeabi_ui2d>
 800c82c:	2201      	movs	r2, #1
 800c82e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c832:	3e01      	subs	r6, #1
 800c834:	9212      	str	r2, [sp, #72]	@ 0x48
 800c836:	e774      	b.n	800c722 <_dtoa_r+0x102>
 800c838:	2301      	movs	r3, #1
 800c83a:	e7b5      	b.n	800c7a8 <_dtoa_r+0x188>
 800c83c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800c83e:	e7b4      	b.n	800c7aa <_dtoa_r+0x18a>
 800c840:	9b04      	ldr	r3, [sp, #16]
 800c842:	1bdb      	subs	r3, r3, r7
 800c844:	9304      	str	r3, [sp, #16]
 800c846:	427b      	negs	r3, r7
 800c848:	930a      	str	r3, [sp, #40]	@ 0x28
 800c84a:	2300      	movs	r3, #0
 800c84c:	930e      	str	r3, [sp, #56]	@ 0x38
 800c84e:	e7c1      	b.n	800c7d4 <_dtoa_r+0x1b4>
 800c850:	2301      	movs	r3, #1
 800c852:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c854:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c856:	eb07 0b03 	add.w	fp, r7, r3
 800c85a:	f10b 0301 	add.w	r3, fp, #1
 800c85e:	2b01      	cmp	r3, #1
 800c860:	9308      	str	r3, [sp, #32]
 800c862:	bfb8      	it	lt
 800c864:	2301      	movlt	r3, #1
 800c866:	e006      	b.n	800c876 <_dtoa_r+0x256>
 800c868:	2301      	movs	r3, #1
 800c86a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c86c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c86e:	2b00      	cmp	r3, #0
 800c870:	dd28      	ble.n	800c8c4 <_dtoa_r+0x2a4>
 800c872:	469b      	mov	fp, r3
 800c874:	9308      	str	r3, [sp, #32]
 800c876:	2100      	movs	r1, #0
 800c878:	2204      	movs	r2, #4
 800c87a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c87e:	f102 0514 	add.w	r5, r2, #20
 800c882:	429d      	cmp	r5, r3
 800c884:	d926      	bls.n	800c8d4 <_dtoa_r+0x2b4>
 800c886:	6041      	str	r1, [r0, #4]
 800c888:	4648      	mov	r0, r9
 800c88a:	f000 fd9b 	bl	800d3c4 <_Balloc>
 800c88e:	4682      	mov	sl, r0
 800c890:	2800      	cmp	r0, #0
 800c892:	d143      	bne.n	800c91c <_dtoa_r+0x2fc>
 800c894:	4602      	mov	r2, r0
 800c896:	f240 11af 	movw	r1, #431	@ 0x1af
 800c89a:	4b1f      	ldr	r3, [pc, #124]	@ (800c918 <_dtoa_r+0x2f8>)
 800c89c:	e6d4      	b.n	800c648 <_dtoa_r+0x28>
 800c89e:	2300      	movs	r3, #0
 800c8a0:	e7e3      	b.n	800c86a <_dtoa_r+0x24a>
 800c8a2:	2300      	movs	r3, #0
 800c8a4:	e7d5      	b.n	800c852 <_dtoa_r+0x232>
 800c8a6:	2401      	movs	r4, #1
 800c8a8:	2300      	movs	r3, #0
 800c8aa:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c8ac:	9320      	str	r3, [sp, #128]	@ 0x80
 800c8ae:	f04f 3bff 	mov.w	fp, #4294967295
 800c8b2:	2200      	movs	r2, #0
 800c8b4:	2312      	movs	r3, #18
 800c8b6:	f8cd b020 	str.w	fp, [sp, #32]
 800c8ba:	9221      	str	r2, [sp, #132]	@ 0x84
 800c8bc:	e7db      	b.n	800c876 <_dtoa_r+0x256>
 800c8be:	2301      	movs	r3, #1
 800c8c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c8c2:	e7f4      	b.n	800c8ae <_dtoa_r+0x28e>
 800c8c4:	f04f 0b01 	mov.w	fp, #1
 800c8c8:	465b      	mov	r3, fp
 800c8ca:	f8cd b020 	str.w	fp, [sp, #32]
 800c8ce:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800c8d2:	e7d0      	b.n	800c876 <_dtoa_r+0x256>
 800c8d4:	3101      	adds	r1, #1
 800c8d6:	0052      	lsls	r2, r2, #1
 800c8d8:	e7d1      	b.n	800c87e <_dtoa_r+0x25e>
 800c8da:	bf00      	nop
 800c8dc:	f3af 8000 	nop.w
 800c8e0:	636f4361 	.word	0x636f4361
 800c8e4:	3fd287a7 	.word	0x3fd287a7
 800c8e8:	8b60c8b3 	.word	0x8b60c8b3
 800c8ec:	3fc68a28 	.word	0x3fc68a28
 800c8f0:	509f79fb 	.word	0x509f79fb
 800c8f4:	3fd34413 	.word	0x3fd34413
 800c8f8:	0800ec68 	.word	0x0800ec68
 800c8fc:	0800ec7f 	.word	0x0800ec7f
 800c900:	7ff00000 	.word	0x7ff00000
 800c904:	0800ec64 	.word	0x0800ec64
 800c908:	0800ec38 	.word	0x0800ec38
 800c90c:	0800ec37 	.word	0x0800ec37
 800c910:	3ff80000 	.word	0x3ff80000
 800c914:	0800edd0 	.word	0x0800edd0
 800c918:	0800ecd7 	.word	0x0800ecd7
 800c91c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c920:	6018      	str	r0, [r3, #0]
 800c922:	9b08      	ldr	r3, [sp, #32]
 800c924:	2b0e      	cmp	r3, #14
 800c926:	f200 80a1 	bhi.w	800ca6c <_dtoa_r+0x44c>
 800c92a:	2c00      	cmp	r4, #0
 800c92c:	f000 809e 	beq.w	800ca6c <_dtoa_r+0x44c>
 800c930:	2f00      	cmp	r7, #0
 800c932:	dd33      	ble.n	800c99c <_dtoa_r+0x37c>
 800c934:	4b9c      	ldr	r3, [pc, #624]	@ (800cba8 <_dtoa_r+0x588>)
 800c936:	f007 020f 	and.w	r2, r7, #15
 800c93a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c93e:	05f8      	lsls	r0, r7, #23
 800c940:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c944:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800c948:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c94c:	d516      	bpl.n	800c97c <_dtoa_r+0x35c>
 800c94e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c952:	4b96      	ldr	r3, [pc, #600]	@ (800cbac <_dtoa_r+0x58c>)
 800c954:	2603      	movs	r6, #3
 800c956:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c95a:	f7f3 fef1 	bl	8000740 <__aeabi_ddiv>
 800c95e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c962:	f004 040f 	and.w	r4, r4, #15
 800c966:	4d91      	ldr	r5, [pc, #580]	@ (800cbac <_dtoa_r+0x58c>)
 800c968:	b954      	cbnz	r4, 800c980 <_dtoa_r+0x360>
 800c96a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c96e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c972:	f7f3 fee5 	bl	8000740 <__aeabi_ddiv>
 800c976:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c97a:	e028      	b.n	800c9ce <_dtoa_r+0x3ae>
 800c97c:	2602      	movs	r6, #2
 800c97e:	e7f2      	b.n	800c966 <_dtoa_r+0x346>
 800c980:	07e1      	lsls	r1, r4, #31
 800c982:	d508      	bpl.n	800c996 <_dtoa_r+0x376>
 800c984:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c988:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c98c:	f7f3 fdae 	bl	80004ec <__aeabi_dmul>
 800c990:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c994:	3601      	adds	r6, #1
 800c996:	1064      	asrs	r4, r4, #1
 800c998:	3508      	adds	r5, #8
 800c99a:	e7e5      	b.n	800c968 <_dtoa_r+0x348>
 800c99c:	f000 80af 	beq.w	800cafe <_dtoa_r+0x4de>
 800c9a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c9a4:	427c      	negs	r4, r7
 800c9a6:	4b80      	ldr	r3, [pc, #512]	@ (800cba8 <_dtoa_r+0x588>)
 800c9a8:	f004 020f 	and.w	r2, r4, #15
 800c9ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c9b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9b4:	f7f3 fd9a 	bl	80004ec <__aeabi_dmul>
 800c9b8:	2602      	movs	r6, #2
 800c9ba:	2300      	movs	r3, #0
 800c9bc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c9c0:	4d7a      	ldr	r5, [pc, #488]	@ (800cbac <_dtoa_r+0x58c>)
 800c9c2:	1124      	asrs	r4, r4, #4
 800c9c4:	2c00      	cmp	r4, #0
 800c9c6:	f040 808f 	bne.w	800cae8 <_dtoa_r+0x4c8>
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d1d3      	bne.n	800c976 <_dtoa_r+0x356>
 800c9ce:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800c9d2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	f000 8094 	beq.w	800cb02 <_dtoa_r+0x4e2>
 800c9da:	2200      	movs	r2, #0
 800c9dc:	4620      	mov	r0, r4
 800c9de:	4629      	mov	r1, r5
 800c9e0:	4b73      	ldr	r3, [pc, #460]	@ (800cbb0 <_dtoa_r+0x590>)
 800c9e2:	f7f3 fff5 	bl	80009d0 <__aeabi_dcmplt>
 800c9e6:	2800      	cmp	r0, #0
 800c9e8:	f000 808b 	beq.w	800cb02 <_dtoa_r+0x4e2>
 800c9ec:	9b08      	ldr	r3, [sp, #32]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	f000 8087 	beq.w	800cb02 <_dtoa_r+0x4e2>
 800c9f4:	f1bb 0f00 	cmp.w	fp, #0
 800c9f8:	dd34      	ble.n	800ca64 <_dtoa_r+0x444>
 800c9fa:	4620      	mov	r0, r4
 800c9fc:	2200      	movs	r2, #0
 800c9fe:	4629      	mov	r1, r5
 800ca00:	4b6c      	ldr	r3, [pc, #432]	@ (800cbb4 <_dtoa_r+0x594>)
 800ca02:	f7f3 fd73 	bl	80004ec <__aeabi_dmul>
 800ca06:	465c      	mov	r4, fp
 800ca08:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ca0c:	f107 38ff 	add.w	r8, r7, #4294967295
 800ca10:	3601      	adds	r6, #1
 800ca12:	4630      	mov	r0, r6
 800ca14:	f7f3 fd00 	bl	8000418 <__aeabi_i2d>
 800ca18:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ca1c:	f7f3 fd66 	bl	80004ec <__aeabi_dmul>
 800ca20:	2200      	movs	r2, #0
 800ca22:	4b65      	ldr	r3, [pc, #404]	@ (800cbb8 <_dtoa_r+0x598>)
 800ca24:	f7f3 fbac 	bl	8000180 <__adddf3>
 800ca28:	4605      	mov	r5, r0
 800ca2a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ca2e:	2c00      	cmp	r4, #0
 800ca30:	d16a      	bne.n	800cb08 <_dtoa_r+0x4e8>
 800ca32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ca36:	2200      	movs	r2, #0
 800ca38:	4b60      	ldr	r3, [pc, #384]	@ (800cbbc <_dtoa_r+0x59c>)
 800ca3a:	f7f3 fb9f 	bl	800017c <__aeabi_dsub>
 800ca3e:	4602      	mov	r2, r0
 800ca40:	460b      	mov	r3, r1
 800ca42:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ca46:	462a      	mov	r2, r5
 800ca48:	4633      	mov	r3, r6
 800ca4a:	f7f3 ffdf 	bl	8000a0c <__aeabi_dcmpgt>
 800ca4e:	2800      	cmp	r0, #0
 800ca50:	f040 8298 	bne.w	800cf84 <_dtoa_r+0x964>
 800ca54:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ca58:	462a      	mov	r2, r5
 800ca5a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ca5e:	f7f3 ffb7 	bl	80009d0 <__aeabi_dcmplt>
 800ca62:	bb38      	cbnz	r0, 800cab4 <_dtoa_r+0x494>
 800ca64:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800ca68:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800ca6c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	f2c0 8157 	blt.w	800cd22 <_dtoa_r+0x702>
 800ca74:	2f0e      	cmp	r7, #14
 800ca76:	f300 8154 	bgt.w	800cd22 <_dtoa_r+0x702>
 800ca7a:	4b4b      	ldr	r3, [pc, #300]	@ (800cba8 <_dtoa_r+0x588>)
 800ca7c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ca80:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ca84:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ca88:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	f280 80e5 	bge.w	800cc5a <_dtoa_r+0x63a>
 800ca90:	9b08      	ldr	r3, [sp, #32]
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	f300 80e1 	bgt.w	800cc5a <_dtoa_r+0x63a>
 800ca98:	d10c      	bne.n	800cab4 <_dtoa_r+0x494>
 800ca9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca9e:	2200      	movs	r2, #0
 800caa0:	4b46      	ldr	r3, [pc, #280]	@ (800cbbc <_dtoa_r+0x59c>)
 800caa2:	f7f3 fd23 	bl	80004ec <__aeabi_dmul>
 800caa6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800caaa:	f7f3 ffa5 	bl	80009f8 <__aeabi_dcmpge>
 800caae:	2800      	cmp	r0, #0
 800cab0:	f000 8266 	beq.w	800cf80 <_dtoa_r+0x960>
 800cab4:	2400      	movs	r4, #0
 800cab6:	4625      	mov	r5, r4
 800cab8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800caba:	4656      	mov	r6, sl
 800cabc:	ea6f 0803 	mvn.w	r8, r3
 800cac0:	2700      	movs	r7, #0
 800cac2:	4621      	mov	r1, r4
 800cac4:	4648      	mov	r0, r9
 800cac6:	f000 fcbd 	bl	800d444 <_Bfree>
 800caca:	2d00      	cmp	r5, #0
 800cacc:	f000 80bd 	beq.w	800cc4a <_dtoa_r+0x62a>
 800cad0:	b12f      	cbz	r7, 800cade <_dtoa_r+0x4be>
 800cad2:	42af      	cmp	r7, r5
 800cad4:	d003      	beq.n	800cade <_dtoa_r+0x4be>
 800cad6:	4639      	mov	r1, r7
 800cad8:	4648      	mov	r0, r9
 800cada:	f000 fcb3 	bl	800d444 <_Bfree>
 800cade:	4629      	mov	r1, r5
 800cae0:	4648      	mov	r0, r9
 800cae2:	f000 fcaf 	bl	800d444 <_Bfree>
 800cae6:	e0b0      	b.n	800cc4a <_dtoa_r+0x62a>
 800cae8:	07e2      	lsls	r2, r4, #31
 800caea:	d505      	bpl.n	800caf8 <_dtoa_r+0x4d8>
 800caec:	e9d5 2300 	ldrd	r2, r3, [r5]
 800caf0:	f7f3 fcfc 	bl	80004ec <__aeabi_dmul>
 800caf4:	2301      	movs	r3, #1
 800caf6:	3601      	adds	r6, #1
 800caf8:	1064      	asrs	r4, r4, #1
 800cafa:	3508      	adds	r5, #8
 800cafc:	e762      	b.n	800c9c4 <_dtoa_r+0x3a4>
 800cafe:	2602      	movs	r6, #2
 800cb00:	e765      	b.n	800c9ce <_dtoa_r+0x3ae>
 800cb02:	46b8      	mov	r8, r7
 800cb04:	9c08      	ldr	r4, [sp, #32]
 800cb06:	e784      	b.n	800ca12 <_dtoa_r+0x3f2>
 800cb08:	4b27      	ldr	r3, [pc, #156]	@ (800cba8 <_dtoa_r+0x588>)
 800cb0a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cb0c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cb10:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cb14:	4454      	add	r4, sl
 800cb16:	2900      	cmp	r1, #0
 800cb18:	d054      	beq.n	800cbc4 <_dtoa_r+0x5a4>
 800cb1a:	2000      	movs	r0, #0
 800cb1c:	4928      	ldr	r1, [pc, #160]	@ (800cbc0 <_dtoa_r+0x5a0>)
 800cb1e:	f7f3 fe0f 	bl	8000740 <__aeabi_ddiv>
 800cb22:	4633      	mov	r3, r6
 800cb24:	462a      	mov	r2, r5
 800cb26:	f7f3 fb29 	bl	800017c <__aeabi_dsub>
 800cb2a:	4656      	mov	r6, sl
 800cb2c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cb30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cb34:	f7f3 ff8a 	bl	8000a4c <__aeabi_d2iz>
 800cb38:	4605      	mov	r5, r0
 800cb3a:	f7f3 fc6d 	bl	8000418 <__aeabi_i2d>
 800cb3e:	4602      	mov	r2, r0
 800cb40:	460b      	mov	r3, r1
 800cb42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cb46:	f7f3 fb19 	bl	800017c <__aeabi_dsub>
 800cb4a:	4602      	mov	r2, r0
 800cb4c:	460b      	mov	r3, r1
 800cb4e:	3530      	adds	r5, #48	@ 0x30
 800cb50:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cb54:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cb58:	f806 5b01 	strb.w	r5, [r6], #1
 800cb5c:	f7f3 ff38 	bl	80009d0 <__aeabi_dcmplt>
 800cb60:	2800      	cmp	r0, #0
 800cb62:	d172      	bne.n	800cc4a <_dtoa_r+0x62a>
 800cb64:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cb68:	2000      	movs	r0, #0
 800cb6a:	4911      	ldr	r1, [pc, #68]	@ (800cbb0 <_dtoa_r+0x590>)
 800cb6c:	f7f3 fb06 	bl	800017c <__aeabi_dsub>
 800cb70:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cb74:	f7f3 ff2c 	bl	80009d0 <__aeabi_dcmplt>
 800cb78:	2800      	cmp	r0, #0
 800cb7a:	f040 80b4 	bne.w	800cce6 <_dtoa_r+0x6c6>
 800cb7e:	42a6      	cmp	r6, r4
 800cb80:	f43f af70 	beq.w	800ca64 <_dtoa_r+0x444>
 800cb84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cb88:	2200      	movs	r2, #0
 800cb8a:	4b0a      	ldr	r3, [pc, #40]	@ (800cbb4 <_dtoa_r+0x594>)
 800cb8c:	f7f3 fcae 	bl	80004ec <__aeabi_dmul>
 800cb90:	2200      	movs	r2, #0
 800cb92:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cb96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cb9a:	4b06      	ldr	r3, [pc, #24]	@ (800cbb4 <_dtoa_r+0x594>)
 800cb9c:	f7f3 fca6 	bl	80004ec <__aeabi_dmul>
 800cba0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cba4:	e7c4      	b.n	800cb30 <_dtoa_r+0x510>
 800cba6:	bf00      	nop
 800cba8:	0800edd0 	.word	0x0800edd0
 800cbac:	0800eda8 	.word	0x0800eda8
 800cbb0:	3ff00000 	.word	0x3ff00000
 800cbb4:	40240000 	.word	0x40240000
 800cbb8:	401c0000 	.word	0x401c0000
 800cbbc:	40140000 	.word	0x40140000
 800cbc0:	3fe00000 	.word	0x3fe00000
 800cbc4:	4631      	mov	r1, r6
 800cbc6:	4628      	mov	r0, r5
 800cbc8:	f7f3 fc90 	bl	80004ec <__aeabi_dmul>
 800cbcc:	4656      	mov	r6, sl
 800cbce:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cbd2:	9413      	str	r4, [sp, #76]	@ 0x4c
 800cbd4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cbd8:	f7f3 ff38 	bl	8000a4c <__aeabi_d2iz>
 800cbdc:	4605      	mov	r5, r0
 800cbde:	f7f3 fc1b 	bl	8000418 <__aeabi_i2d>
 800cbe2:	4602      	mov	r2, r0
 800cbe4:	460b      	mov	r3, r1
 800cbe6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cbea:	f7f3 fac7 	bl	800017c <__aeabi_dsub>
 800cbee:	4602      	mov	r2, r0
 800cbf0:	460b      	mov	r3, r1
 800cbf2:	3530      	adds	r5, #48	@ 0x30
 800cbf4:	f806 5b01 	strb.w	r5, [r6], #1
 800cbf8:	42a6      	cmp	r6, r4
 800cbfa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cbfe:	f04f 0200 	mov.w	r2, #0
 800cc02:	d124      	bne.n	800cc4e <_dtoa_r+0x62e>
 800cc04:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cc08:	4bae      	ldr	r3, [pc, #696]	@ (800cec4 <_dtoa_r+0x8a4>)
 800cc0a:	f7f3 fab9 	bl	8000180 <__adddf3>
 800cc0e:	4602      	mov	r2, r0
 800cc10:	460b      	mov	r3, r1
 800cc12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cc16:	f7f3 fef9 	bl	8000a0c <__aeabi_dcmpgt>
 800cc1a:	2800      	cmp	r0, #0
 800cc1c:	d163      	bne.n	800cce6 <_dtoa_r+0x6c6>
 800cc1e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cc22:	2000      	movs	r0, #0
 800cc24:	49a7      	ldr	r1, [pc, #668]	@ (800cec4 <_dtoa_r+0x8a4>)
 800cc26:	f7f3 faa9 	bl	800017c <__aeabi_dsub>
 800cc2a:	4602      	mov	r2, r0
 800cc2c:	460b      	mov	r3, r1
 800cc2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cc32:	f7f3 fecd 	bl	80009d0 <__aeabi_dcmplt>
 800cc36:	2800      	cmp	r0, #0
 800cc38:	f43f af14 	beq.w	800ca64 <_dtoa_r+0x444>
 800cc3c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800cc3e:	1e73      	subs	r3, r6, #1
 800cc40:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cc42:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cc46:	2b30      	cmp	r3, #48	@ 0x30
 800cc48:	d0f8      	beq.n	800cc3c <_dtoa_r+0x61c>
 800cc4a:	4647      	mov	r7, r8
 800cc4c:	e03b      	b.n	800ccc6 <_dtoa_r+0x6a6>
 800cc4e:	4b9e      	ldr	r3, [pc, #632]	@ (800cec8 <_dtoa_r+0x8a8>)
 800cc50:	f7f3 fc4c 	bl	80004ec <__aeabi_dmul>
 800cc54:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cc58:	e7bc      	b.n	800cbd4 <_dtoa_r+0x5b4>
 800cc5a:	4656      	mov	r6, sl
 800cc5c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800cc60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc64:	4620      	mov	r0, r4
 800cc66:	4629      	mov	r1, r5
 800cc68:	f7f3 fd6a 	bl	8000740 <__aeabi_ddiv>
 800cc6c:	f7f3 feee 	bl	8000a4c <__aeabi_d2iz>
 800cc70:	4680      	mov	r8, r0
 800cc72:	f7f3 fbd1 	bl	8000418 <__aeabi_i2d>
 800cc76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc7a:	f7f3 fc37 	bl	80004ec <__aeabi_dmul>
 800cc7e:	4602      	mov	r2, r0
 800cc80:	460b      	mov	r3, r1
 800cc82:	4620      	mov	r0, r4
 800cc84:	4629      	mov	r1, r5
 800cc86:	f7f3 fa79 	bl	800017c <__aeabi_dsub>
 800cc8a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cc8e:	9d08      	ldr	r5, [sp, #32]
 800cc90:	f806 4b01 	strb.w	r4, [r6], #1
 800cc94:	eba6 040a 	sub.w	r4, r6, sl
 800cc98:	42a5      	cmp	r5, r4
 800cc9a:	4602      	mov	r2, r0
 800cc9c:	460b      	mov	r3, r1
 800cc9e:	d133      	bne.n	800cd08 <_dtoa_r+0x6e8>
 800cca0:	f7f3 fa6e 	bl	8000180 <__adddf3>
 800cca4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cca8:	4604      	mov	r4, r0
 800ccaa:	460d      	mov	r5, r1
 800ccac:	f7f3 feae 	bl	8000a0c <__aeabi_dcmpgt>
 800ccb0:	b9c0      	cbnz	r0, 800cce4 <_dtoa_r+0x6c4>
 800ccb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ccb6:	4620      	mov	r0, r4
 800ccb8:	4629      	mov	r1, r5
 800ccba:	f7f3 fe7f 	bl	80009bc <__aeabi_dcmpeq>
 800ccbe:	b110      	cbz	r0, 800ccc6 <_dtoa_r+0x6a6>
 800ccc0:	f018 0f01 	tst.w	r8, #1
 800ccc4:	d10e      	bne.n	800cce4 <_dtoa_r+0x6c4>
 800ccc6:	4648      	mov	r0, r9
 800ccc8:	9903      	ldr	r1, [sp, #12]
 800ccca:	f000 fbbb 	bl	800d444 <_Bfree>
 800ccce:	2300      	movs	r3, #0
 800ccd0:	7033      	strb	r3, [r6, #0]
 800ccd2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ccd4:	3701      	adds	r7, #1
 800ccd6:	601f      	str	r7, [r3, #0]
 800ccd8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	f000 824b 	beq.w	800d176 <_dtoa_r+0xb56>
 800cce0:	601e      	str	r6, [r3, #0]
 800cce2:	e248      	b.n	800d176 <_dtoa_r+0xb56>
 800cce4:	46b8      	mov	r8, r7
 800cce6:	4633      	mov	r3, r6
 800cce8:	461e      	mov	r6, r3
 800ccea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ccee:	2a39      	cmp	r2, #57	@ 0x39
 800ccf0:	d106      	bne.n	800cd00 <_dtoa_r+0x6e0>
 800ccf2:	459a      	cmp	sl, r3
 800ccf4:	d1f8      	bne.n	800cce8 <_dtoa_r+0x6c8>
 800ccf6:	2230      	movs	r2, #48	@ 0x30
 800ccf8:	f108 0801 	add.w	r8, r8, #1
 800ccfc:	f88a 2000 	strb.w	r2, [sl]
 800cd00:	781a      	ldrb	r2, [r3, #0]
 800cd02:	3201      	adds	r2, #1
 800cd04:	701a      	strb	r2, [r3, #0]
 800cd06:	e7a0      	b.n	800cc4a <_dtoa_r+0x62a>
 800cd08:	2200      	movs	r2, #0
 800cd0a:	4b6f      	ldr	r3, [pc, #444]	@ (800cec8 <_dtoa_r+0x8a8>)
 800cd0c:	f7f3 fbee 	bl	80004ec <__aeabi_dmul>
 800cd10:	2200      	movs	r2, #0
 800cd12:	2300      	movs	r3, #0
 800cd14:	4604      	mov	r4, r0
 800cd16:	460d      	mov	r5, r1
 800cd18:	f7f3 fe50 	bl	80009bc <__aeabi_dcmpeq>
 800cd1c:	2800      	cmp	r0, #0
 800cd1e:	d09f      	beq.n	800cc60 <_dtoa_r+0x640>
 800cd20:	e7d1      	b.n	800ccc6 <_dtoa_r+0x6a6>
 800cd22:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800cd24:	2a00      	cmp	r2, #0
 800cd26:	f000 80ea 	beq.w	800cefe <_dtoa_r+0x8de>
 800cd2a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800cd2c:	2a01      	cmp	r2, #1
 800cd2e:	f300 80cd 	bgt.w	800cecc <_dtoa_r+0x8ac>
 800cd32:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cd34:	2a00      	cmp	r2, #0
 800cd36:	f000 80c1 	beq.w	800cebc <_dtoa_r+0x89c>
 800cd3a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cd3e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800cd40:	9e04      	ldr	r6, [sp, #16]
 800cd42:	9a04      	ldr	r2, [sp, #16]
 800cd44:	2101      	movs	r1, #1
 800cd46:	441a      	add	r2, r3
 800cd48:	9204      	str	r2, [sp, #16]
 800cd4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd4c:	4648      	mov	r0, r9
 800cd4e:	441a      	add	r2, r3
 800cd50:	9209      	str	r2, [sp, #36]	@ 0x24
 800cd52:	f000 fc2b 	bl	800d5ac <__i2b>
 800cd56:	4605      	mov	r5, r0
 800cd58:	b166      	cbz	r6, 800cd74 <_dtoa_r+0x754>
 800cd5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	dd09      	ble.n	800cd74 <_dtoa_r+0x754>
 800cd60:	42b3      	cmp	r3, r6
 800cd62:	bfa8      	it	ge
 800cd64:	4633      	movge	r3, r6
 800cd66:	9a04      	ldr	r2, [sp, #16]
 800cd68:	1af6      	subs	r6, r6, r3
 800cd6a:	1ad2      	subs	r2, r2, r3
 800cd6c:	9204      	str	r2, [sp, #16]
 800cd6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd70:	1ad3      	subs	r3, r2, r3
 800cd72:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd76:	b30b      	cbz	r3, 800cdbc <_dtoa_r+0x79c>
 800cd78:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	f000 80c6 	beq.w	800cf0c <_dtoa_r+0x8ec>
 800cd80:	2c00      	cmp	r4, #0
 800cd82:	f000 80c0 	beq.w	800cf06 <_dtoa_r+0x8e6>
 800cd86:	4629      	mov	r1, r5
 800cd88:	4622      	mov	r2, r4
 800cd8a:	4648      	mov	r0, r9
 800cd8c:	f000 fcc6 	bl	800d71c <__pow5mult>
 800cd90:	9a03      	ldr	r2, [sp, #12]
 800cd92:	4601      	mov	r1, r0
 800cd94:	4605      	mov	r5, r0
 800cd96:	4648      	mov	r0, r9
 800cd98:	f000 fc1e 	bl	800d5d8 <__multiply>
 800cd9c:	9903      	ldr	r1, [sp, #12]
 800cd9e:	4680      	mov	r8, r0
 800cda0:	4648      	mov	r0, r9
 800cda2:	f000 fb4f 	bl	800d444 <_Bfree>
 800cda6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cda8:	1b1b      	subs	r3, r3, r4
 800cdaa:	930a      	str	r3, [sp, #40]	@ 0x28
 800cdac:	f000 80b1 	beq.w	800cf12 <_dtoa_r+0x8f2>
 800cdb0:	4641      	mov	r1, r8
 800cdb2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cdb4:	4648      	mov	r0, r9
 800cdb6:	f000 fcb1 	bl	800d71c <__pow5mult>
 800cdba:	9003      	str	r0, [sp, #12]
 800cdbc:	2101      	movs	r1, #1
 800cdbe:	4648      	mov	r0, r9
 800cdc0:	f000 fbf4 	bl	800d5ac <__i2b>
 800cdc4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cdc6:	4604      	mov	r4, r0
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	f000 81d8 	beq.w	800d17e <_dtoa_r+0xb5e>
 800cdce:	461a      	mov	r2, r3
 800cdd0:	4601      	mov	r1, r0
 800cdd2:	4648      	mov	r0, r9
 800cdd4:	f000 fca2 	bl	800d71c <__pow5mult>
 800cdd8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cdda:	4604      	mov	r4, r0
 800cddc:	2b01      	cmp	r3, #1
 800cdde:	f300 809f 	bgt.w	800cf20 <_dtoa_r+0x900>
 800cde2:	9b06      	ldr	r3, [sp, #24]
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	f040 8097 	bne.w	800cf18 <_dtoa_r+0x8f8>
 800cdea:	9b07      	ldr	r3, [sp, #28]
 800cdec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	f040 8093 	bne.w	800cf1c <_dtoa_r+0x8fc>
 800cdf6:	9b07      	ldr	r3, [sp, #28]
 800cdf8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cdfc:	0d1b      	lsrs	r3, r3, #20
 800cdfe:	051b      	lsls	r3, r3, #20
 800ce00:	b133      	cbz	r3, 800ce10 <_dtoa_r+0x7f0>
 800ce02:	9b04      	ldr	r3, [sp, #16]
 800ce04:	3301      	adds	r3, #1
 800ce06:	9304      	str	r3, [sp, #16]
 800ce08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce0a:	3301      	adds	r3, #1
 800ce0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce0e:	2301      	movs	r3, #1
 800ce10:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	f000 81b8 	beq.w	800d18a <_dtoa_r+0xb6a>
 800ce1a:	6923      	ldr	r3, [r4, #16]
 800ce1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ce20:	6918      	ldr	r0, [r3, #16]
 800ce22:	f000 fb77 	bl	800d514 <__hi0bits>
 800ce26:	f1c0 0020 	rsb	r0, r0, #32
 800ce2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce2c:	4418      	add	r0, r3
 800ce2e:	f010 001f 	ands.w	r0, r0, #31
 800ce32:	f000 8082 	beq.w	800cf3a <_dtoa_r+0x91a>
 800ce36:	f1c0 0320 	rsb	r3, r0, #32
 800ce3a:	2b04      	cmp	r3, #4
 800ce3c:	dd73      	ble.n	800cf26 <_dtoa_r+0x906>
 800ce3e:	9b04      	ldr	r3, [sp, #16]
 800ce40:	f1c0 001c 	rsb	r0, r0, #28
 800ce44:	4403      	add	r3, r0
 800ce46:	9304      	str	r3, [sp, #16]
 800ce48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce4a:	4406      	add	r6, r0
 800ce4c:	4403      	add	r3, r0
 800ce4e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce50:	9b04      	ldr	r3, [sp, #16]
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	dd05      	ble.n	800ce62 <_dtoa_r+0x842>
 800ce56:	461a      	mov	r2, r3
 800ce58:	4648      	mov	r0, r9
 800ce5a:	9903      	ldr	r1, [sp, #12]
 800ce5c:	f000 fcb8 	bl	800d7d0 <__lshift>
 800ce60:	9003      	str	r0, [sp, #12]
 800ce62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	dd05      	ble.n	800ce74 <_dtoa_r+0x854>
 800ce68:	4621      	mov	r1, r4
 800ce6a:	461a      	mov	r2, r3
 800ce6c:	4648      	mov	r0, r9
 800ce6e:	f000 fcaf 	bl	800d7d0 <__lshift>
 800ce72:	4604      	mov	r4, r0
 800ce74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d061      	beq.n	800cf3e <_dtoa_r+0x91e>
 800ce7a:	4621      	mov	r1, r4
 800ce7c:	9803      	ldr	r0, [sp, #12]
 800ce7e:	f000 fd13 	bl	800d8a8 <__mcmp>
 800ce82:	2800      	cmp	r0, #0
 800ce84:	da5b      	bge.n	800cf3e <_dtoa_r+0x91e>
 800ce86:	2300      	movs	r3, #0
 800ce88:	220a      	movs	r2, #10
 800ce8a:	4648      	mov	r0, r9
 800ce8c:	9903      	ldr	r1, [sp, #12]
 800ce8e:	f000 fafb 	bl	800d488 <__multadd>
 800ce92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ce94:	f107 38ff 	add.w	r8, r7, #4294967295
 800ce98:	9003      	str	r0, [sp, #12]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	f000 8177 	beq.w	800d18e <_dtoa_r+0xb6e>
 800cea0:	4629      	mov	r1, r5
 800cea2:	2300      	movs	r3, #0
 800cea4:	220a      	movs	r2, #10
 800cea6:	4648      	mov	r0, r9
 800cea8:	f000 faee 	bl	800d488 <__multadd>
 800ceac:	f1bb 0f00 	cmp.w	fp, #0
 800ceb0:	4605      	mov	r5, r0
 800ceb2:	dc6f      	bgt.n	800cf94 <_dtoa_r+0x974>
 800ceb4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ceb6:	2b02      	cmp	r3, #2
 800ceb8:	dc49      	bgt.n	800cf4e <_dtoa_r+0x92e>
 800ceba:	e06b      	b.n	800cf94 <_dtoa_r+0x974>
 800cebc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cebe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cec2:	e73c      	b.n	800cd3e <_dtoa_r+0x71e>
 800cec4:	3fe00000 	.word	0x3fe00000
 800cec8:	40240000 	.word	0x40240000
 800cecc:	9b08      	ldr	r3, [sp, #32]
 800cece:	1e5c      	subs	r4, r3, #1
 800ced0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ced2:	42a3      	cmp	r3, r4
 800ced4:	db09      	blt.n	800ceea <_dtoa_r+0x8ca>
 800ced6:	1b1c      	subs	r4, r3, r4
 800ced8:	9b08      	ldr	r3, [sp, #32]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	f6bf af30 	bge.w	800cd40 <_dtoa_r+0x720>
 800cee0:	9b04      	ldr	r3, [sp, #16]
 800cee2:	9a08      	ldr	r2, [sp, #32]
 800cee4:	1a9e      	subs	r6, r3, r2
 800cee6:	2300      	movs	r3, #0
 800cee8:	e72b      	b.n	800cd42 <_dtoa_r+0x722>
 800ceea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ceec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ceee:	1ae3      	subs	r3, r4, r3
 800cef0:	441a      	add	r2, r3
 800cef2:	940a      	str	r4, [sp, #40]	@ 0x28
 800cef4:	9e04      	ldr	r6, [sp, #16]
 800cef6:	2400      	movs	r4, #0
 800cef8:	9b08      	ldr	r3, [sp, #32]
 800cefa:	920e      	str	r2, [sp, #56]	@ 0x38
 800cefc:	e721      	b.n	800cd42 <_dtoa_r+0x722>
 800cefe:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800cf00:	9e04      	ldr	r6, [sp, #16]
 800cf02:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800cf04:	e728      	b.n	800cd58 <_dtoa_r+0x738>
 800cf06:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800cf0a:	e751      	b.n	800cdb0 <_dtoa_r+0x790>
 800cf0c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cf0e:	9903      	ldr	r1, [sp, #12]
 800cf10:	e750      	b.n	800cdb4 <_dtoa_r+0x794>
 800cf12:	f8cd 800c 	str.w	r8, [sp, #12]
 800cf16:	e751      	b.n	800cdbc <_dtoa_r+0x79c>
 800cf18:	2300      	movs	r3, #0
 800cf1a:	e779      	b.n	800ce10 <_dtoa_r+0x7f0>
 800cf1c:	9b06      	ldr	r3, [sp, #24]
 800cf1e:	e777      	b.n	800ce10 <_dtoa_r+0x7f0>
 800cf20:	2300      	movs	r3, #0
 800cf22:	930a      	str	r3, [sp, #40]	@ 0x28
 800cf24:	e779      	b.n	800ce1a <_dtoa_r+0x7fa>
 800cf26:	d093      	beq.n	800ce50 <_dtoa_r+0x830>
 800cf28:	9a04      	ldr	r2, [sp, #16]
 800cf2a:	331c      	adds	r3, #28
 800cf2c:	441a      	add	r2, r3
 800cf2e:	9204      	str	r2, [sp, #16]
 800cf30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cf32:	441e      	add	r6, r3
 800cf34:	441a      	add	r2, r3
 800cf36:	9209      	str	r2, [sp, #36]	@ 0x24
 800cf38:	e78a      	b.n	800ce50 <_dtoa_r+0x830>
 800cf3a:	4603      	mov	r3, r0
 800cf3c:	e7f4      	b.n	800cf28 <_dtoa_r+0x908>
 800cf3e:	9b08      	ldr	r3, [sp, #32]
 800cf40:	46b8      	mov	r8, r7
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	dc20      	bgt.n	800cf88 <_dtoa_r+0x968>
 800cf46:	469b      	mov	fp, r3
 800cf48:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cf4a:	2b02      	cmp	r3, #2
 800cf4c:	dd1e      	ble.n	800cf8c <_dtoa_r+0x96c>
 800cf4e:	f1bb 0f00 	cmp.w	fp, #0
 800cf52:	f47f adb1 	bne.w	800cab8 <_dtoa_r+0x498>
 800cf56:	4621      	mov	r1, r4
 800cf58:	465b      	mov	r3, fp
 800cf5a:	2205      	movs	r2, #5
 800cf5c:	4648      	mov	r0, r9
 800cf5e:	f000 fa93 	bl	800d488 <__multadd>
 800cf62:	4601      	mov	r1, r0
 800cf64:	4604      	mov	r4, r0
 800cf66:	9803      	ldr	r0, [sp, #12]
 800cf68:	f000 fc9e 	bl	800d8a8 <__mcmp>
 800cf6c:	2800      	cmp	r0, #0
 800cf6e:	f77f ada3 	ble.w	800cab8 <_dtoa_r+0x498>
 800cf72:	4656      	mov	r6, sl
 800cf74:	2331      	movs	r3, #49	@ 0x31
 800cf76:	f108 0801 	add.w	r8, r8, #1
 800cf7a:	f806 3b01 	strb.w	r3, [r6], #1
 800cf7e:	e59f      	b.n	800cac0 <_dtoa_r+0x4a0>
 800cf80:	46b8      	mov	r8, r7
 800cf82:	9c08      	ldr	r4, [sp, #32]
 800cf84:	4625      	mov	r5, r4
 800cf86:	e7f4      	b.n	800cf72 <_dtoa_r+0x952>
 800cf88:	f8dd b020 	ldr.w	fp, [sp, #32]
 800cf8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	f000 8101 	beq.w	800d196 <_dtoa_r+0xb76>
 800cf94:	2e00      	cmp	r6, #0
 800cf96:	dd05      	ble.n	800cfa4 <_dtoa_r+0x984>
 800cf98:	4629      	mov	r1, r5
 800cf9a:	4632      	mov	r2, r6
 800cf9c:	4648      	mov	r0, r9
 800cf9e:	f000 fc17 	bl	800d7d0 <__lshift>
 800cfa2:	4605      	mov	r5, r0
 800cfa4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d05c      	beq.n	800d064 <_dtoa_r+0xa44>
 800cfaa:	4648      	mov	r0, r9
 800cfac:	6869      	ldr	r1, [r5, #4]
 800cfae:	f000 fa09 	bl	800d3c4 <_Balloc>
 800cfb2:	4606      	mov	r6, r0
 800cfb4:	b928      	cbnz	r0, 800cfc2 <_dtoa_r+0x9a2>
 800cfb6:	4602      	mov	r2, r0
 800cfb8:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cfbc:	4b80      	ldr	r3, [pc, #512]	@ (800d1c0 <_dtoa_r+0xba0>)
 800cfbe:	f7ff bb43 	b.w	800c648 <_dtoa_r+0x28>
 800cfc2:	692a      	ldr	r2, [r5, #16]
 800cfc4:	f105 010c 	add.w	r1, r5, #12
 800cfc8:	3202      	adds	r2, #2
 800cfca:	0092      	lsls	r2, r2, #2
 800cfcc:	300c      	adds	r0, #12
 800cfce:	f001 f807 	bl	800dfe0 <memcpy>
 800cfd2:	2201      	movs	r2, #1
 800cfd4:	4631      	mov	r1, r6
 800cfd6:	4648      	mov	r0, r9
 800cfd8:	f000 fbfa 	bl	800d7d0 <__lshift>
 800cfdc:	462f      	mov	r7, r5
 800cfde:	4605      	mov	r5, r0
 800cfe0:	f10a 0301 	add.w	r3, sl, #1
 800cfe4:	9304      	str	r3, [sp, #16]
 800cfe6:	eb0a 030b 	add.w	r3, sl, fp
 800cfea:	930a      	str	r3, [sp, #40]	@ 0x28
 800cfec:	9b06      	ldr	r3, [sp, #24]
 800cfee:	f003 0301 	and.w	r3, r3, #1
 800cff2:	9309      	str	r3, [sp, #36]	@ 0x24
 800cff4:	9b04      	ldr	r3, [sp, #16]
 800cff6:	4621      	mov	r1, r4
 800cff8:	9803      	ldr	r0, [sp, #12]
 800cffa:	f103 3bff 	add.w	fp, r3, #4294967295
 800cffe:	f7ff fa86 	bl	800c50e <quorem>
 800d002:	4603      	mov	r3, r0
 800d004:	4639      	mov	r1, r7
 800d006:	3330      	adds	r3, #48	@ 0x30
 800d008:	9006      	str	r0, [sp, #24]
 800d00a:	9803      	ldr	r0, [sp, #12]
 800d00c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d00e:	f000 fc4b 	bl	800d8a8 <__mcmp>
 800d012:	462a      	mov	r2, r5
 800d014:	9008      	str	r0, [sp, #32]
 800d016:	4621      	mov	r1, r4
 800d018:	4648      	mov	r0, r9
 800d01a:	f000 fc61 	bl	800d8e0 <__mdiff>
 800d01e:	68c2      	ldr	r2, [r0, #12]
 800d020:	4606      	mov	r6, r0
 800d022:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d024:	bb02      	cbnz	r2, 800d068 <_dtoa_r+0xa48>
 800d026:	4601      	mov	r1, r0
 800d028:	9803      	ldr	r0, [sp, #12]
 800d02a:	f000 fc3d 	bl	800d8a8 <__mcmp>
 800d02e:	4602      	mov	r2, r0
 800d030:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d032:	4631      	mov	r1, r6
 800d034:	4648      	mov	r0, r9
 800d036:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800d03a:	f000 fa03 	bl	800d444 <_Bfree>
 800d03e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d040:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d042:	9e04      	ldr	r6, [sp, #16]
 800d044:	ea42 0103 	orr.w	r1, r2, r3
 800d048:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d04a:	4319      	orrs	r1, r3
 800d04c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d04e:	d10d      	bne.n	800d06c <_dtoa_r+0xa4c>
 800d050:	2b39      	cmp	r3, #57	@ 0x39
 800d052:	d027      	beq.n	800d0a4 <_dtoa_r+0xa84>
 800d054:	9a08      	ldr	r2, [sp, #32]
 800d056:	2a00      	cmp	r2, #0
 800d058:	dd01      	ble.n	800d05e <_dtoa_r+0xa3e>
 800d05a:	9b06      	ldr	r3, [sp, #24]
 800d05c:	3331      	adds	r3, #49	@ 0x31
 800d05e:	f88b 3000 	strb.w	r3, [fp]
 800d062:	e52e      	b.n	800cac2 <_dtoa_r+0x4a2>
 800d064:	4628      	mov	r0, r5
 800d066:	e7b9      	b.n	800cfdc <_dtoa_r+0x9bc>
 800d068:	2201      	movs	r2, #1
 800d06a:	e7e2      	b.n	800d032 <_dtoa_r+0xa12>
 800d06c:	9908      	ldr	r1, [sp, #32]
 800d06e:	2900      	cmp	r1, #0
 800d070:	db04      	blt.n	800d07c <_dtoa_r+0xa5c>
 800d072:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800d074:	4301      	orrs	r1, r0
 800d076:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d078:	4301      	orrs	r1, r0
 800d07a:	d120      	bne.n	800d0be <_dtoa_r+0xa9e>
 800d07c:	2a00      	cmp	r2, #0
 800d07e:	ddee      	ble.n	800d05e <_dtoa_r+0xa3e>
 800d080:	2201      	movs	r2, #1
 800d082:	9903      	ldr	r1, [sp, #12]
 800d084:	4648      	mov	r0, r9
 800d086:	9304      	str	r3, [sp, #16]
 800d088:	f000 fba2 	bl	800d7d0 <__lshift>
 800d08c:	4621      	mov	r1, r4
 800d08e:	9003      	str	r0, [sp, #12]
 800d090:	f000 fc0a 	bl	800d8a8 <__mcmp>
 800d094:	2800      	cmp	r0, #0
 800d096:	9b04      	ldr	r3, [sp, #16]
 800d098:	dc02      	bgt.n	800d0a0 <_dtoa_r+0xa80>
 800d09a:	d1e0      	bne.n	800d05e <_dtoa_r+0xa3e>
 800d09c:	07da      	lsls	r2, r3, #31
 800d09e:	d5de      	bpl.n	800d05e <_dtoa_r+0xa3e>
 800d0a0:	2b39      	cmp	r3, #57	@ 0x39
 800d0a2:	d1da      	bne.n	800d05a <_dtoa_r+0xa3a>
 800d0a4:	2339      	movs	r3, #57	@ 0x39
 800d0a6:	f88b 3000 	strb.w	r3, [fp]
 800d0aa:	4633      	mov	r3, r6
 800d0ac:	461e      	mov	r6, r3
 800d0ae:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d0b2:	3b01      	subs	r3, #1
 800d0b4:	2a39      	cmp	r2, #57	@ 0x39
 800d0b6:	d04e      	beq.n	800d156 <_dtoa_r+0xb36>
 800d0b8:	3201      	adds	r2, #1
 800d0ba:	701a      	strb	r2, [r3, #0]
 800d0bc:	e501      	b.n	800cac2 <_dtoa_r+0x4a2>
 800d0be:	2a00      	cmp	r2, #0
 800d0c0:	dd03      	ble.n	800d0ca <_dtoa_r+0xaaa>
 800d0c2:	2b39      	cmp	r3, #57	@ 0x39
 800d0c4:	d0ee      	beq.n	800d0a4 <_dtoa_r+0xa84>
 800d0c6:	3301      	adds	r3, #1
 800d0c8:	e7c9      	b.n	800d05e <_dtoa_r+0xa3e>
 800d0ca:	9a04      	ldr	r2, [sp, #16]
 800d0cc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d0ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d0d2:	428a      	cmp	r2, r1
 800d0d4:	d028      	beq.n	800d128 <_dtoa_r+0xb08>
 800d0d6:	2300      	movs	r3, #0
 800d0d8:	220a      	movs	r2, #10
 800d0da:	9903      	ldr	r1, [sp, #12]
 800d0dc:	4648      	mov	r0, r9
 800d0de:	f000 f9d3 	bl	800d488 <__multadd>
 800d0e2:	42af      	cmp	r7, r5
 800d0e4:	9003      	str	r0, [sp, #12]
 800d0e6:	f04f 0300 	mov.w	r3, #0
 800d0ea:	f04f 020a 	mov.w	r2, #10
 800d0ee:	4639      	mov	r1, r7
 800d0f0:	4648      	mov	r0, r9
 800d0f2:	d107      	bne.n	800d104 <_dtoa_r+0xae4>
 800d0f4:	f000 f9c8 	bl	800d488 <__multadd>
 800d0f8:	4607      	mov	r7, r0
 800d0fa:	4605      	mov	r5, r0
 800d0fc:	9b04      	ldr	r3, [sp, #16]
 800d0fe:	3301      	adds	r3, #1
 800d100:	9304      	str	r3, [sp, #16]
 800d102:	e777      	b.n	800cff4 <_dtoa_r+0x9d4>
 800d104:	f000 f9c0 	bl	800d488 <__multadd>
 800d108:	4629      	mov	r1, r5
 800d10a:	4607      	mov	r7, r0
 800d10c:	2300      	movs	r3, #0
 800d10e:	220a      	movs	r2, #10
 800d110:	4648      	mov	r0, r9
 800d112:	f000 f9b9 	bl	800d488 <__multadd>
 800d116:	4605      	mov	r5, r0
 800d118:	e7f0      	b.n	800d0fc <_dtoa_r+0xadc>
 800d11a:	f1bb 0f00 	cmp.w	fp, #0
 800d11e:	bfcc      	ite	gt
 800d120:	465e      	movgt	r6, fp
 800d122:	2601      	movle	r6, #1
 800d124:	2700      	movs	r7, #0
 800d126:	4456      	add	r6, sl
 800d128:	2201      	movs	r2, #1
 800d12a:	9903      	ldr	r1, [sp, #12]
 800d12c:	4648      	mov	r0, r9
 800d12e:	9304      	str	r3, [sp, #16]
 800d130:	f000 fb4e 	bl	800d7d0 <__lshift>
 800d134:	4621      	mov	r1, r4
 800d136:	9003      	str	r0, [sp, #12]
 800d138:	f000 fbb6 	bl	800d8a8 <__mcmp>
 800d13c:	2800      	cmp	r0, #0
 800d13e:	dcb4      	bgt.n	800d0aa <_dtoa_r+0xa8a>
 800d140:	d102      	bne.n	800d148 <_dtoa_r+0xb28>
 800d142:	9b04      	ldr	r3, [sp, #16]
 800d144:	07db      	lsls	r3, r3, #31
 800d146:	d4b0      	bmi.n	800d0aa <_dtoa_r+0xa8a>
 800d148:	4633      	mov	r3, r6
 800d14a:	461e      	mov	r6, r3
 800d14c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d150:	2a30      	cmp	r2, #48	@ 0x30
 800d152:	d0fa      	beq.n	800d14a <_dtoa_r+0xb2a>
 800d154:	e4b5      	b.n	800cac2 <_dtoa_r+0x4a2>
 800d156:	459a      	cmp	sl, r3
 800d158:	d1a8      	bne.n	800d0ac <_dtoa_r+0xa8c>
 800d15a:	2331      	movs	r3, #49	@ 0x31
 800d15c:	f108 0801 	add.w	r8, r8, #1
 800d160:	f88a 3000 	strb.w	r3, [sl]
 800d164:	e4ad      	b.n	800cac2 <_dtoa_r+0x4a2>
 800d166:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d168:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d1c4 <_dtoa_r+0xba4>
 800d16c:	b11b      	cbz	r3, 800d176 <_dtoa_r+0xb56>
 800d16e:	f10a 0308 	add.w	r3, sl, #8
 800d172:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800d174:	6013      	str	r3, [r2, #0]
 800d176:	4650      	mov	r0, sl
 800d178:	b017      	add	sp, #92	@ 0x5c
 800d17a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d17e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d180:	2b01      	cmp	r3, #1
 800d182:	f77f ae2e 	ble.w	800cde2 <_dtoa_r+0x7c2>
 800d186:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d188:	930a      	str	r3, [sp, #40]	@ 0x28
 800d18a:	2001      	movs	r0, #1
 800d18c:	e64d      	b.n	800ce2a <_dtoa_r+0x80a>
 800d18e:	f1bb 0f00 	cmp.w	fp, #0
 800d192:	f77f aed9 	ble.w	800cf48 <_dtoa_r+0x928>
 800d196:	4656      	mov	r6, sl
 800d198:	4621      	mov	r1, r4
 800d19a:	9803      	ldr	r0, [sp, #12]
 800d19c:	f7ff f9b7 	bl	800c50e <quorem>
 800d1a0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d1a4:	f806 3b01 	strb.w	r3, [r6], #1
 800d1a8:	eba6 020a 	sub.w	r2, r6, sl
 800d1ac:	4593      	cmp	fp, r2
 800d1ae:	ddb4      	ble.n	800d11a <_dtoa_r+0xafa>
 800d1b0:	2300      	movs	r3, #0
 800d1b2:	220a      	movs	r2, #10
 800d1b4:	4648      	mov	r0, r9
 800d1b6:	9903      	ldr	r1, [sp, #12]
 800d1b8:	f000 f966 	bl	800d488 <__multadd>
 800d1bc:	9003      	str	r0, [sp, #12]
 800d1be:	e7eb      	b.n	800d198 <_dtoa_r+0xb78>
 800d1c0:	0800ecd7 	.word	0x0800ecd7
 800d1c4:	0800ec5b 	.word	0x0800ec5b

0800d1c8 <_free_r>:
 800d1c8:	b538      	push	{r3, r4, r5, lr}
 800d1ca:	4605      	mov	r5, r0
 800d1cc:	2900      	cmp	r1, #0
 800d1ce:	d040      	beq.n	800d252 <_free_r+0x8a>
 800d1d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d1d4:	1f0c      	subs	r4, r1, #4
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	bfb8      	it	lt
 800d1da:	18e4      	addlt	r4, r4, r3
 800d1dc:	f000 f8e6 	bl	800d3ac <__malloc_lock>
 800d1e0:	4a1c      	ldr	r2, [pc, #112]	@ (800d254 <_free_r+0x8c>)
 800d1e2:	6813      	ldr	r3, [r2, #0]
 800d1e4:	b933      	cbnz	r3, 800d1f4 <_free_r+0x2c>
 800d1e6:	6063      	str	r3, [r4, #4]
 800d1e8:	6014      	str	r4, [r2, #0]
 800d1ea:	4628      	mov	r0, r5
 800d1ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d1f0:	f000 b8e2 	b.w	800d3b8 <__malloc_unlock>
 800d1f4:	42a3      	cmp	r3, r4
 800d1f6:	d908      	bls.n	800d20a <_free_r+0x42>
 800d1f8:	6820      	ldr	r0, [r4, #0]
 800d1fa:	1821      	adds	r1, r4, r0
 800d1fc:	428b      	cmp	r3, r1
 800d1fe:	bf01      	itttt	eq
 800d200:	6819      	ldreq	r1, [r3, #0]
 800d202:	685b      	ldreq	r3, [r3, #4]
 800d204:	1809      	addeq	r1, r1, r0
 800d206:	6021      	streq	r1, [r4, #0]
 800d208:	e7ed      	b.n	800d1e6 <_free_r+0x1e>
 800d20a:	461a      	mov	r2, r3
 800d20c:	685b      	ldr	r3, [r3, #4]
 800d20e:	b10b      	cbz	r3, 800d214 <_free_r+0x4c>
 800d210:	42a3      	cmp	r3, r4
 800d212:	d9fa      	bls.n	800d20a <_free_r+0x42>
 800d214:	6811      	ldr	r1, [r2, #0]
 800d216:	1850      	adds	r0, r2, r1
 800d218:	42a0      	cmp	r0, r4
 800d21a:	d10b      	bne.n	800d234 <_free_r+0x6c>
 800d21c:	6820      	ldr	r0, [r4, #0]
 800d21e:	4401      	add	r1, r0
 800d220:	1850      	adds	r0, r2, r1
 800d222:	4283      	cmp	r3, r0
 800d224:	6011      	str	r1, [r2, #0]
 800d226:	d1e0      	bne.n	800d1ea <_free_r+0x22>
 800d228:	6818      	ldr	r0, [r3, #0]
 800d22a:	685b      	ldr	r3, [r3, #4]
 800d22c:	4408      	add	r0, r1
 800d22e:	6010      	str	r0, [r2, #0]
 800d230:	6053      	str	r3, [r2, #4]
 800d232:	e7da      	b.n	800d1ea <_free_r+0x22>
 800d234:	d902      	bls.n	800d23c <_free_r+0x74>
 800d236:	230c      	movs	r3, #12
 800d238:	602b      	str	r3, [r5, #0]
 800d23a:	e7d6      	b.n	800d1ea <_free_r+0x22>
 800d23c:	6820      	ldr	r0, [r4, #0]
 800d23e:	1821      	adds	r1, r4, r0
 800d240:	428b      	cmp	r3, r1
 800d242:	bf01      	itttt	eq
 800d244:	6819      	ldreq	r1, [r3, #0]
 800d246:	685b      	ldreq	r3, [r3, #4]
 800d248:	1809      	addeq	r1, r1, r0
 800d24a:	6021      	streq	r1, [r4, #0]
 800d24c:	6063      	str	r3, [r4, #4]
 800d24e:	6054      	str	r4, [r2, #4]
 800d250:	e7cb      	b.n	800d1ea <_free_r+0x22>
 800d252:	bd38      	pop	{r3, r4, r5, pc}
 800d254:	200007f0 	.word	0x200007f0

0800d258 <malloc>:
 800d258:	4b02      	ldr	r3, [pc, #8]	@ (800d264 <malloc+0xc>)
 800d25a:	4601      	mov	r1, r0
 800d25c:	6818      	ldr	r0, [r3, #0]
 800d25e:	f000 b825 	b.w	800d2ac <_malloc_r>
 800d262:	bf00      	nop
 800d264:	2000005c 	.word	0x2000005c

0800d268 <sbrk_aligned>:
 800d268:	b570      	push	{r4, r5, r6, lr}
 800d26a:	4e0f      	ldr	r6, [pc, #60]	@ (800d2a8 <sbrk_aligned+0x40>)
 800d26c:	460c      	mov	r4, r1
 800d26e:	6831      	ldr	r1, [r6, #0]
 800d270:	4605      	mov	r5, r0
 800d272:	b911      	cbnz	r1, 800d27a <sbrk_aligned+0x12>
 800d274:	f000 fea4 	bl	800dfc0 <_sbrk_r>
 800d278:	6030      	str	r0, [r6, #0]
 800d27a:	4621      	mov	r1, r4
 800d27c:	4628      	mov	r0, r5
 800d27e:	f000 fe9f 	bl	800dfc0 <_sbrk_r>
 800d282:	1c43      	adds	r3, r0, #1
 800d284:	d103      	bne.n	800d28e <sbrk_aligned+0x26>
 800d286:	f04f 34ff 	mov.w	r4, #4294967295
 800d28a:	4620      	mov	r0, r4
 800d28c:	bd70      	pop	{r4, r5, r6, pc}
 800d28e:	1cc4      	adds	r4, r0, #3
 800d290:	f024 0403 	bic.w	r4, r4, #3
 800d294:	42a0      	cmp	r0, r4
 800d296:	d0f8      	beq.n	800d28a <sbrk_aligned+0x22>
 800d298:	1a21      	subs	r1, r4, r0
 800d29a:	4628      	mov	r0, r5
 800d29c:	f000 fe90 	bl	800dfc0 <_sbrk_r>
 800d2a0:	3001      	adds	r0, #1
 800d2a2:	d1f2      	bne.n	800d28a <sbrk_aligned+0x22>
 800d2a4:	e7ef      	b.n	800d286 <sbrk_aligned+0x1e>
 800d2a6:	bf00      	nop
 800d2a8:	200007ec 	.word	0x200007ec

0800d2ac <_malloc_r>:
 800d2ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d2b0:	1ccd      	adds	r5, r1, #3
 800d2b2:	f025 0503 	bic.w	r5, r5, #3
 800d2b6:	3508      	adds	r5, #8
 800d2b8:	2d0c      	cmp	r5, #12
 800d2ba:	bf38      	it	cc
 800d2bc:	250c      	movcc	r5, #12
 800d2be:	2d00      	cmp	r5, #0
 800d2c0:	4606      	mov	r6, r0
 800d2c2:	db01      	blt.n	800d2c8 <_malloc_r+0x1c>
 800d2c4:	42a9      	cmp	r1, r5
 800d2c6:	d904      	bls.n	800d2d2 <_malloc_r+0x26>
 800d2c8:	230c      	movs	r3, #12
 800d2ca:	6033      	str	r3, [r6, #0]
 800d2cc:	2000      	movs	r0, #0
 800d2ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d2d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d3a8 <_malloc_r+0xfc>
 800d2d6:	f000 f869 	bl	800d3ac <__malloc_lock>
 800d2da:	f8d8 3000 	ldr.w	r3, [r8]
 800d2de:	461c      	mov	r4, r3
 800d2e0:	bb44      	cbnz	r4, 800d334 <_malloc_r+0x88>
 800d2e2:	4629      	mov	r1, r5
 800d2e4:	4630      	mov	r0, r6
 800d2e6:	f7ff ffbf 	bl	800d268 <sbrk_aligned>
 800d2ea:	1c43      	adds	r3, r0, #1
 800d2ec:	4604      	mov	r4, r0
 800d2ee:	d158      	bne.n	800d3a2 <_malloc_r+0xf6>
 800d2f0:	f8d8 4000 	ldr.w	r4, [r8]
 800d2f4:	4627      	mov	r7, r4
 800d2f6:	2f00      	cmp	r7, #0
 800d2f8:	d143      	bne.n	800d382 <_malloc_r+0xd6>
 800d2fa:	2c00      	cmp	r4, #0
 800d2fc:	d04b      	beq.n	800d396 <_malloc_r+0xea>
 800d2fe:	6823      	ldr	r3, [r4, #0]
 800d300:	4639      	mov	r1, r7
 800d302:	4630      	mov	r0, r6
 800d304:	eb04 0903 	add.w	r9, r4, r3
 800d308:	f000 fe5a 	bl	800dfc0 <_sbrk_r>
 800d30c:	4581      	cmp	r9, r0
 800d30e:	d142      	bne.n	800d396 <_malloc_r+0xea>
 800d310:	6821      	ldr	r1, [r4, #0]
 800d312:	4630      	mov	r0, r6
 800d314:	1a6d      	subs	r5, r5, r1
 800d316:	4629      	mov	r1, r5
 800d318:	f7ff ffa6 	bl	800d268 <sbrk_aligned>
 800d31c:	3001      	adds	r0, #1
 800d31e:	d03a      	beq.n	800d396 <_malloc_r+0xea>
 800d320:	6823      	ldr	r3, [r4, #0]
 800d322:	442b      	add	r3, r5
 800d324:	6023      	str	r3, [r4, #0]
 800d326:	f8d8 3000 	ldr.w	r3, [r8]
 800d32a:	685a      	ldr	r2, [r3, #4]
 800d32c:	bb62      	cbnz	r2, 800d388 <_malloc_r+0xdc>
 800d32e:	f8c8 7000 	str.w	r7, [r8]
 800d332:	e00f      	b.n	800d354 <_malloc_r+0xa8>
 800d334:	6822      	ldr	r2, [r4, #0]
 800d336:	1b52      	subs	r2, r2, r5
 800d338:	d420      	bmi.n	800d37c <_malloc_r+0xd0>
 800d33a:	2a0b      	cmp	r2, #11
 800d33c:	d917      	bls.n	800d36e <_malloc_r+0xc2>
 800d33e:	1961      	adds	r1, r4, r5
 800d340:	42a3      	cmp	r3, r4
 800d342:	6025      	str	r5, [r4, #0]
 800d344:	bf18      	it	ne
 800d346:	6059      	strne	r1, [r3, #4]
 800d348:	6863      	ldr	r3, [r4, #4]
 800d34a:	bf08      	it	eq
 800d34c:	f8c8 1000 	streq.w	r1, [r8]
 800d350:	5162      	str	r2, [r4, r5]
 800d352:	604b      	str	r3, [r1, #4]
 800d354:	4630      	mov	r0, r6
 800d356:	f000 f82f 	bl	800d3b8 <__malloc_unlock>
 800d35a:	f104 000b 	add.w	r0, r4, #11
 800d35e:	1d23      	adds	r3, r4, #4
 800d360:	f020 0007 	bic.w	r0, r0, #7
 800d364:	1ac2      	subs	r2, r0, r3
 800d366:	bf1c      	itt	ne
 800d368:	1a1b      	subne	r3, r3, r0
 800d36a:	50a3      	strne	r3, [r4, r2]
 800d36c:	e7af      	b.n	800d2ce <_malloc_r+0x22>
 800d36e:	6862      	ldr	r2, [r4, #4]
 800d370:	42a3      	cmp	r3, r4
 800d372:	bf0c      	ite	eq
 800d374:	f8c8 2000 	streq.w	r2, [r8]
 800d378:	605a      	strne	r2, [r3, #4]
 800d37a:	e7eb      	b.n	800d354 <_malloc_r+0xa8>
 800d37c:	4623      	mov	r3, r4
 800d37e:	6864      	ldr	r4, [r4, #4]
 800d380:	e7ae      	b.n	800d2e0 <_malloc_r+0x34>
 800d382:	463c      	mov	r4, r7
 800d384:	687f      	ldr	r7, [r7, #4]
 800d386:	e7b6      	b.n	800d2f6 <_malloc_r+0x4a>
 800d388:	461a      	mov	r2, r3
 800d38a:	685b      	ldr	r3, [r3, #4]
 800d38c:	42a3      	cmp	r3, r4
 800d38e:	d1fb      	bne.n	800d388 <_malloc_r+0xdc>
 800d390:	2300      	movs	r3, #0
 800d392:	6053      	str	r3, [r2, #4]
 800d394:	e7de      	b.n	800d354 <_malloc_r+0xa8>
 800d396:	230c      	movs	r3, #12
 800d398:	4630      	mov	r0, r6
 800d39a:	6033      	str	r3, [r6, #0]
 800d39c:	f000 f80c 	bl	800d3b8 <__malloc_unlock>
 800d3a0:	e794      	b.n	800d2cc <_malloc_r+0x20>
 800d3a2:	6005      	str	r5, [r0, #0]
 800d3a4:	e7d6      	b.n	800d354 <_malloc_r+0xa8>
 800d3a6:	bf00      	nop
 800d3a8:	200007f0 	.word	0x200007f0

0800d3ac <__malloc_lock>:
 800d3ac:	4801      	ldr	r0, [pc, #4]	@ (800d3b4 <__malloc_lock+0x8>)
 800d3ae:	f7ff b89e 	b.w	800c4ee <__retarget_lock_acquire_recursive>
 800d3b2:	bf00      	nop
 800d3b4:	200007e8 	.word	0x200007e8

0800d3b8 <__malloc_unlock>:
 800d3b8:	4801      	ldr	r0, [pc, #4]	@ (800d3c0 <__malloc_unlock+0x8>)
 800d3ba:	f7ff b899 	b.w	800c4f0 <__retarget_lock_release_recursive>
 800d3be:	bf00      	nop
 800d3c0:	200007e8 	.word	0x200007e8

0800d3c4 <_Balloc>:
 800d3c4:	b570      	push	{r4, r5, r6, lr}
 800d3c6:	69c6      	ldr	r6, [r0, #28]
 800d3c8:	4604      	mov	r4, r0
 800d3ca:	460d      	mov	r5, r1
 800d3cc:	b976      	cbnz	r6, 800d3ec <_Balloc+0x28>
 800d3ce:	2010      	movs	r0, #16
 800d3d0:	f7ff ff42 	bl	800d258 <malloc>
 800d3d4:	4602      	mov	r2, r0
 800d3d6:	61e0      	str	r0, [r4, #28]
 800d3d8:	b920      	cbnz	r0, 800d3e4 <_Balloc+0x20>
 800d3da:	216b      	movs	r1, #107	@ 0x6b
 800d3dc:	4b17      	ldr	r3, [pc, #92]	@ (800d43c <_Balloc+0x78>)
 800d3de:	4818      	ldr	r0, [pc, #96]	@ (800d440 <_Balloc+0x7c>)
 800d3e0:	f000 fe0c 	bl	800dffc <__assert_func>
 800d3e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d3e8:	6006      	str	r6, [r0, #0]
 800d3ea:	60c6      	str	r6, [r0, #12]
 800d3ec:	69e6      	ldr	r6, [r4, #28]
 800d3ee:	68f3      	ldr	r3, [r6, #12]
 800d3f0:	b183      	cbz	r3, 800d414 <_Balloc+0x50>
 800d3f2:	69e3      	ldr	r3, [r4, #28]
 800d3f4:	68db      	ldr	r3, [r3, #12]
 800d3f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d3fa:	b9b8      	cbnz	r0, 800d42c <_Balloc+0x68>
 800d3fc:	2101      	movs	r1, #1
 800d3fe:	fa01 f605 	lsl.w	r6, r1, r5
 800d402:	1d72      	adds	r2, r6, #5
 800d404:	4620      	mov	r0, r4
 800d406:	0092      	lsls	r2, r2, #2
 800d408:	f000 fe16 	bl	800e038 <_calloc_r>
 800d40c:	b160      	cbz	r0, 800d428 <_Balloc+0x64>
 800d40e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d412:	e00e      	b.n	800d432 <_Balloc+0x6e>
 800d414:	2221      	movs	r2, #33	@ 0x21
 800d416:	2104      	movs	r1, #4
 800d418:	4620      	mov	r0, r4
 800d41a:	f000 fe0d 	bl	800e038 <_calloc_r>
 800d41e:	69e3      	ldr	r3, [r4, #28]
 800d420:	60f0      	str	r0, [r6, #12]
 800d422:	68db      	ldr	r3, [r3, #12]
 800d424:	2b00      	cmp	r3, #0
 800d426:	d1e4      	bne.n	800d3f2 <_Balloc+0x2e>
 800d428:	2000      	movs	r0, #0
 800d42a:	bd70      	pop	{r4, r5, r6, pc}
 800d42c:	6802      	ldr	r2, [r0, #0]
 800d42e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d432:	2300      	movs	r3, #0
 800d434:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d438:	e7f7      	b.n	800d42a <_Balloc+0x66>
 800d43a:	bf00      	nop
 800d43c:	0800ec68 	.word	0x0800ec68
 800d440:	0800ece8 	.word	0x0800ece8

0800d444 <_Bfree>:
 800d444:	b570      	push	{r4, r5, r6, lr}
 800d446:	69c6      	ldr	r6, [r0, #28]
 800d448:	4605      	mov	r5, r0
 800d44a:	460c      	mov	r4, r1
 800d44c:	b976      	cbnz	r6, 800d46c <_Bfree+0x28>
 800d44e:	2010      	movs	r0, #16
 800d450:	f7ff ff02 	bl	800d258 <malloc>
 800d454:	4602      	mov	r2, r0
 800d456:	61e8      	str	r0, [r5, #28]
 800d458:	b920      	cbnz	r0, 800d464 <_Bfree+0x20>
 800d45a:	218f      	movs	r1, #143	@ 0x8f
 800d45c:	4b08      	ldr	r3, [pc, #32]	@ (800d480 <_Bfree+0x3c>)
 800d45e:	4809      	ldr	r0, [pc, #36]	@ (800d484 <_Bfree+0x40>)
 800d460:	f000 fdcc 	bl	800dffc <__assert_func>
 800d464:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d468:	6006      	str	r6, [r0, #0]
 800d46a:	60c6      	str	r6, [r0, #12]
 800d46c:	b13c      	cbz	r4, 800d47e <_Bfree+0x3a>
 800d46e:	69eb      	ldr	r3, [r5, #28]
 800d470:	6862      	ldr	r2, [r4, #4]
 800d472:	68db      	ldr	r3, [r3, #12]
 800d474:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d478:	6021      	str	r1, [r4, #0]
 800d47a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d47e:	bd70      	pop	{r4, r5, r6, pc}
 800d480:	0800ec68 	.word	0x0800ec68
 800d484:	0800ece8 	.word	0x0800ece8

0800d488 <__multadd>:
 800d488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d48c:	4607      	mov	r7, r0
 800d48e:	460c      	mov	r4, r1
 800d490:	461e      	mov	r6, r3
 800d492:	2000      	movs	r0, #0
 800d494:	690d      	ldr	r5, [r1, #16]
 800d496:	f101 0c14 	add.w	ip, r1, #20
 800d49a:	f8dc 3000 	ldr.w	r3, [ip]
 800d49e:	3001      	adds	r0, #1
 800d4a0:	b299      	uxth	r1, r3
 800d4a2:	fb02 6101 	mla	r1, r2, r1, r6
 800d4a6:	0c1e      	lsrs	r6, r3, #16
 800d4a8:	0c0b      	lsrs	r3, r1, #16
 800d4aa:	fb02 3306 	mla	r3, r2, r6, r3
 800d4ae:	b289      	uxth	r1, r1
 800d4b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d4b4:	4285      	cmp	r5, r0
 800d4b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d4ba:	f84c 1b04 	str.w	r1, [ip], #4
 800d4be:	dcec      	bgt.n	800d49a <__multadd+0x12>
 800d4c0:	b30e      	cbz	r6, 800d506 <__multadd+0x7e>
 800d4c2:	68a3      	ldr	r3, [r4, #8]
 800d4c4:	42ab      	cmp	r3, r5
 800d4c6:	dc19      	bgt.n	800d4fc <__multadd+0x74>
 800d4c8:	6861      	ldr	r1, [r4, #4]
 800d4ca:	4638      	mov	r0, r7
 800d4cc:	3101      	adds	r1, #1
 800d4ce:	f7ff ff79 	bl	800d3c4 <_Balloc>
 800d4d2:	4680      	mov	r8, r0
 800d4d4:	b928      	cbnz	r0, 800d4e2 <__multadd+0x5a>
 800d4d6:	4602      	mov	r2, r0
 800d4d8:	21ba      	movs	r1, #186	@ 0xba
 800d4da:	4b0c      	ldr	r3, [pc, #48]	@ (800d50c <__multadd+0x84>)
 800d4dc:	480c      	ldr	r0, [pc, #48]	@ (800d510 <__multadd+0x88>)
 800d4de:	f000 fd8d 	bl	800dffc <__assert_func>
 800d4e2:	6922      	ldr	r2, [r4, #16]
 800d4e4:	f104 010c 	add.w	r1, r4, #12
 800d4e8:	3202      	adds	r2, #2
 800d4ea:	0092      	lsls	r2, r2, #2
 800d4ec:	300c      	adds	r0, #12
 800d4ee:	f000 fd77 	bl	800dfe0 <memcpy>
 800d4f2:	4621      	mov	r1, r4
 800d4f4:	4638      	mov	r0, r7
 800d4f6:	f7ff ffa5 	bl	800d444 <_Bfree>
 800d4fa:	4644      	mov	r4, r8
 800d4fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d500:	3501      	adds	r5, #1
 800d502:	615e      	str	r6, [r3, #20]
 800d504:	6125      	str	r5, [r4, #16]
 800d506:	4620      	mov	r0, r4
 800d508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d50c:	0800ecd7 	.word	0x0800ecd7
 800d510:	0800ece8 	.word	0x0800ece8

0800d514 <__hi0bits>:
 800d514:	4603      	mov	r3, r0
 800d516:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d51a:	bf3a      	itte	cc
 800d51c:	0403      	lslcc	r3, r0, #16
 800d51e:	2010      	movcc	r0, #16
 800d520:	2000      	movcs	r0, #0
 800d522:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d526:	bf3c      	itt	cc
 800d528:	021b      	lslcc	r3, r3, #8
 800d52a:	3008      	addcc	r0, #8
 800d52c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d530:	bf3c      	itt	cc
 800d532:	011b      	lslcc	r3, r3, #4
 800d534:	3004      	addcc	r0, #4
 800d536:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d53a:	bf3c      	itt	cc
 800d53c:	009b      	lslcc	r3, r3, #2
 800d53e:	3002      	addcc	r0, #2
 800d540:	2b00      	cmp	r3, #0
 800d542:	db05      	blt.n	800d550 <__hi0bits+0x3c>
 800d544:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d548:	f100 0001 	add.w	r0, r0, #1
 800d54c:	bf08      	it	eq
 800d54e:	2020      	moveq	r0, #32
 800d550:	4770      	bx	lr

0800d552 <__lo0bits>:
 800d552:	6803      	ldr	r3, [r0, #0]
 800d554:	4602      	mov	r2, r0
 800d556:	f013 0007 	ands.w	r0, r3, #7
 800d55a:	d00b      	beq.n	800d574 <__lo0bits+0x22>
 800d55c:	07d9      	lsls	r1, r3, #31
 800d55e:	d421      	bmi.n	800d5a4 <__lo0bits+0x52>
 800d560:	0798      	lsls	r0, r3, #30
 800d562:	bf49      	itett	mi
 800d564:	085b      	lsrmi	r3, r3, #1
 800d566:	089b      	lsrpl	r3, r3, #2
 800d568:	2001      	movmi	r0, #1
 800d56a:	6013      	strmi	r3, [r2, #0]
 800d56c:	bf5c      	itt	pl
 800d56e:	2002      	movpl	r0, #2
 800d570:	6013      	strpl	r3, [r2, #0]
 800d572:	4770      	bx	lr
 800d574:	b299      	uxth	r1, r3
 800d576:	b909      	cbnz	r1, 800d57c <__lo0bits+0x2a>
 800d578:	2010      	movs	r0, #16
 800d57a:	0c1b      	lsrs	r3, r3, #16
 800d57c:	b2d9      	uxtb	r1, r3
 800d57e:	b909      	cbnz	r1, 800d584 <__lo0bits+0x32>
 800d580:	3008      	adds	r0, #8
 800d582:	0a1b      	lsrs	r3, r3, #8
 800d584:	0719      	lsls	r1, r3, #28
 800d586:	bf04      	itt	eq
 800d588:	091b      	lsreq	r3, r3, #4
 800d58a:	3004      	addeq	r0, #4
 800d58c:	0799      	lsls	r1, r3, #30
 800d58e:	bf04      	itt	eq
 800d590:	089b      	lsreq	r3, r3, #2
 800d592:	3002      	addeq	r0, #2
 800d594:	07d9      	lsls	r1, r3, #31
 800d596:	d403      	bmi.n	800d5a0 <__lo0bits+0x4e>
 800d598:	085b      	lsrs	r3, r3, #1
 800d59a:	f100 0001 	add.w	r0, r0, #1
 800d59e:	d003      	beq.n	800d5a8 <__lo0bits+0x56>
 800d5a0:	6013      	str	r3, [r2, #0]
 800d5a2:	4770      	bx	lr
 800d5a4:	2000      	movs	r0, #0
 800d5a6:	4770      	bx	lr
 800d5a8:	2020      	movs	r0, #32
 800d5aa:	4770      	bx	lr

0800d5ac <__i2b>:
 800d5ac:	b510      	push	{r4, lr}
 800d5ae:	460c      	mov	r4, r1
 800d5b0:	2101      	movs	r1, #1
 800d5b2:	f7ff ff07 	bl	800d3c4 <_Balloc>
 800d5b6:	4602      	mov	r2, r0
 800d5b8:	b928      	cbnz	r0, 800d5c6 <__i2b+0x1a>
 800d5ba:	f240 1145 	movw	r1, #325	@ 0x145
 800d5be:	4b04      	ldr	r3, [pc, #16]	@ (800d5d0 <__i2b+0x24>)
 800d5c0:	4804      	ldr	r0, [pc, #16]	@ (800d5d4 <__i2b+0x28>)
 800d5c2:	f000 fd1b 	bl	800dffc <__assert_func>
 800d5c6:	2301      	movs	r3, #1
 800d5c8:	6144      	str	r4, [r0, #20]
 800d5ca:	6103      	str	r3, [r0, #16]
 800d5cc:	bd10      	pop	{r4, pc}
 800d5ce:	bf00      	nop
 800d5d0:	0800ecd7 	.word	0x0800ecd7
 800d5d4:	0800ece8 	.word	0x0800ece8

0800d5d8 <__multiply>:
 800d5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5dc:	4617      	mov	r7, r2
 800d5de:	690a      	ldr	r2, [r1, #16]
 800d5e0:	693b      	ldr	r3, [r7, #16]
 800d5e2:	4689      	mov	r9, r1
 800d5e4:	429a      	cmp	r2, r3
 800d5e6:	bfa2      	ittt	ge
 800d5e8:	463b      	movge	r3, r7
 800d5ea:	460f      	movge	r7, r1
 800d5ec:	4699      	movge	r9, r3
 800d5ee:	693d      	ldr	r5, [r7, #16]
 800d5f0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d5f4:	68bb      	ldr	r3, [r7, #8]
 800d5f6:	6879      	ldr	r1, [r7, #4]
 800d5f8:	eb05 060a 	add.w	r6, r5, sl
 800d5fc:	42b3      	cmp	r3, r6
 800d5fe:	b085      	sub	sp, #20
 800d600:	bfb8      	it	lt
 800d602:	3101      	addlt	r1, #1
 800d604:	f7ff fede 	bl	800d3c4 <_Balloc>
 800d608:	b930      	cbnz	r0, 800d618 <__multiply+0x40>
 800d60a:	4602      	mov	r2, r0
 800d60c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d610:	4b40      	ldr	r3, [pc, #256]	@ (800d714 <__multiply+0x13c>)
 800d612:	4841      	ldr	r0, [pc, #260]	@ (800d718 <__multiply+0x140>)
 800d614:	f000 fcf2 	bl	800dffc <__assert_func>
 800d618:	f100 0414 	add.w	r4, r0, #20
 800d61c:	4623      	mov	r3, r4
 800d61e:	2200      	movs	r2, #0
 800d620:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d624:	4573      	cmp	r3, lr
 800d626:	d320      	bcc.n	800d66a <__multiply+0x92>
 800d628:	f107 0814 	add.w	r8, r7, #20
 800d62c:	f109 0114 	add.w	r1, r9, #20
 800d630:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d634:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d638:	9302      	str	r3, [sp, #8]
 800d63a:	1beb      	subs	r3, r5, r7
 800d63c:	3b15      	subs	r3, #21
 800d63e:	f023 0303 	bic.w	r3, r3, #3
 800d642:	3304      	adds	r3, #4
 800d644:	3715      	adds	r7, #21
 800d646:	42bd      	cmp	r5, r7
 800d648:	bf38      	it	cc
 800d64a:	2304      	movcc	r3, #4
 800d64c:	9301      	str	r3, [sp, #4]
 800d64e:	9b02      	ldr	r3, [sp, #8]
 800d650:	9103      	str	r1, [sp, #12]
 800d652:	428b      	cmp	r3, r1
 800d654:	d80c      	bhi.n	800d670 <__multiply+0x98>
 800d656:	2e00      	cmp	r6, #0
 800d658:	dd03      	ble.n	800d662 <__multiply+0x8a>
 800d65a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d055      	beq.n	800d70e <__multiply+0x136>
 800d662:	6106      	str	r6, [r0, #16]
 800d664:	b005      	add	sp, #20
 800d666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d66a:	f843 2b04 	str.w	r2, [r3], #4
 800d66e:	e7d9      	b.n	800d624 <__multiply+0x4c>
 800d670:	f8b1 a000 	ldrh.w	sl, [r1]
 800d674:	f1ba 0f00 	cmp.w	sl, #0
 800d678:	d01f      	beq.n	800d6ba <__multiply+0xe2>
 800d67a:	46c4      	mov	ip, r8
 800d67c:	46a1      	mov	r9, r4
 800d67e:	2700      	movs	r7, #0
 800d680:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d684:	f8d9 3000 	ldr.w	r3, [r9]
 800d688:	fa1f fb82 	uxth.w	fp, r2
 800d68c:	b29b      	uxth	r3, r3
 800d68e:	fb0a 330b 	mla	r3, sl, fp, r3
 800d692:	443b      	add	r3, r7
 800d694:	f8d9 7000 	ldr.w	r7, [r9]
 800d698:	0c12      	lsrs	r2, r2, #16
 800d69a:	0c3f      	lsrs	r7, r7, #16
 800d69c:	fb0a 7202 	mla	r2, sl, r2, r7
 800d6a0:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d6a4:	b29b      	uxth	r3, r3
 800d6a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d6aa:	4565      	cmp	r5, ip
 800d6ac:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d6b0:	f849 3b04 	str.w	r3, [r9], #4
 800d6b4:	d8e4      	bhi.n	800d680 <__multiply+0xa8>
 800d6b6:	9b01      	ldr	r3, [sp, #4]
 800d6b8:	50e7      	str	r7, [r4, r3]
 800d6ba:	9b03      	ldr	r3, [sp, #12]
 800d6bc:	3104      	adds	r1, #4
 800d6be:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d6c2:	f1b9 0f00 	cmp.w	r9, #0
 800d6c6:	d020      	beq.n	800d70a <__multiply+0x132>
 800d6c8:	4647      	mov	r7, r8
 800d6ca:	46a4      	mov	ip, r4
 800d6cc:	f04f 0a00 	mov.w	sl, #0
 800d6d0:	6823      	ldr	r3, [r4, #0]
 800d6d2:	f8b7 b000 	ldrh.w	fp, [r7]
 800d6d6:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d6da:	b29b      	uxth	r3, r3
 800d6dc:	fb09 220b 	mla	r2, r9, fp, r2
 800d6e0:	4452      	add	r2, sl
 800d6e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d6e6:	f84c 3b04 	str.w	r3, [ip], #4
 800d6ea:	f857 3b04 	ldr.w	r3, [r7], #4
 800d6ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d6f2:	f8bc 3000 	ldrh.w	r3, [ip]
 800d6f6:	42bd      	cmp	r5, r7
 800d6f8:	fb09 330a 	mla	r3, r9, sl, r3
 800d6fc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d700:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d704:	d8e5      	bhi.n	800d6d2 <__multiply+0xfa>
 800d706:	9a01      	ldr	r2, [sp, #4]
 800d708:	50a3      	str	r3, [r4, r2]
 800d70a:	3404      	adds	r4, #4
 800d70c:	e79f      	b.n	800d64e <__multiply+0x76>
 800d70e:	3e01      	subs	r6, #1
 800d710:	e7a1      	b.n	800d656 <__multiply+0x7e>
 800d712:	bf00      	nop
 800d714:	0800ecd7 	.word	0x0800ecd7
 800d718:	0800ece8 	.word	0x0800ece8

0800d71c <__pow5mult>:
 800d71c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d720:	4615      	mov	r5, r2
 800d722:	f012 0203 	ands.w	r2, r2, #3
 800d726:	4607      	mov	r7, r0
 800d728:	460e      	mov	r6, r1
 800d72a:	d007      	beq.n	800d73c <__pow5mult+0x20>
 800d72c:	4c25      	ldr	r4, [pc, #148]	@ (800d7c4 <__pow5mult+0xa8>)
 800d72e:	3a01      	subs	r2, #1
 800d730:	2300      	movs	r3, #0
 800d732:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d736:	f7ff fea7 	bl	800d488 <__multadd>
 800d73a:	4606      	mov	r6, r0
 800d73c:	10ad      	asrs	r5, r5, #2
 800d73e:	d03d      	beq.n	800d7bc <__pow5mult+0xa0>
 800d740:	69fc      	ldr	r4, [r7, #28]
 800d742:	b97c      	cbnz	r4, 800d764 <__pow5mult+0x48>
 800d744:	2010      	movs	r0, #16
 800d746:	f7ff fd87 	bl	800d258 <malloc>
 800d74a:	4602      	mov	r2, r0
 800d74c:	61f8      	str	r0, [r7, #28]
 800d74e:	b928      	cbnz	r0, 800d75c <__pow5mult+0x40>
 800d750:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d754:	4b1c      	ldr	r3, [pc, #112]	@ (800d7c8 <__pow5mult+0xac>)
 800d756:	481d      	ldr	r0, [pc, #116]	@ (800d7cc <__pow5mult+0xb0>)
 800d758:	f000 fc50 	bl	800dffc <__assert_func>
 800d75c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d760:	6004      	str	r4, [r0, #0]
 800d762:	60c4      	str	r4, [r0, #12]
 800d764:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d768:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d76c:	b94c      	cbnz	r4, 800d782 <__pow5mult+0x66>
 800d76e:	f240 2171 	movw	r1, #625	@ 0x271
 800d772:	4638      	mov	r0, r7
 800d774:	f7ff ff1a 	bl	800d5ac <__i2b>
 800d778:	2300      	movs	r3, #0
 800d77a:	4604      	mov	r4, r0
 800d77c:	f8c8 0008 	str.w	r0, [r8, #8]
 800d780:	6003      	str	r3, [r0, #0]
 800d782:	f04f 0900 	mov.w	r9, #0
 800d786:	07eb      	lsls	r3, r5, #31
 800d788:	d50a      	bpl.n	800d7a0 <__pow5mult+0x84>
 800d78a:	4631      	mov	r1, r6
 800d78c:	4622      	mov	r2, r4
 800d78e:	4638      	mov	r0, r7
 800d790:	f7ff ff22 	bl	800d5d8 <__multiply>
 800d794:	4680      	mov	r8, r0
 800d796:	4631      	mov	r1, r6
 800d798:	4638      	mov	r0, r7
 800d79a:	f7ff fe53 	bl	800d444 <_Bfree>
 800d79e:	4646      	mov	r6, r8
 800d7a0:	106d      	asrs	r5, r5, #1
 800d7a2:	d00b      	beq.n	800d7bc <__pow5mult+0xa0>
 800d7a4:	6820      	ldr	r0, [r4, #0]
 800d7a6:	b938      	cbnz	r0, 800d7b8 <__pow5mult+0x9c>
 800d7a8:	4622      	mov	r2, r4
 800d7aa:	4621      	mov	r1, r4
 800d7ac:	4638      	mov	r0, r7
 800d7ae:	f7ff ff13 	bl	800d5d8 <__multiply>
 800d7b2:	6020      	str	r0, [r4, #0]
 800d7b4:	f8c0 9000 	str.w	r9, [r0]
 800d7b8:	4604      	mov	r4, r0
 800d7ba:	e7e4      	b.n	800d786 <__pow5mult+0x6a>
 800d7bc:	4630      	mov	r0, r6
 800d7be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d7c2:	bf00      	nop
 800d7c4:	0800ed98 	.word	0x0800ed98
 800d7c8:	0800ec68 	.word	0x0800ec68
 800d7cc:	0800ece8 	.word	0x0800ece8

0800d7d0 <__lshift>:
 800d7d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7d4:	460c      	mov	r4, r1
 800d7d6:	4607      	mov	r7, r0
 800d7d8:	4691      	mov	r9, r2
 800d7da:	6923      	ldr	r3, [r4, #16]
 800d7dc:	6849      	ldr	r1, [r1, #4]
 800d7de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d7e2:	68a3      	ldr	r3, [r4, #8]
 800d7e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d7e8:	f108 0601 	add.w	r6, r8, #1
 800d7ec:	42b3      	cmp	r3, r6
 800d7ee:	db0b      	blt.n	800d808 <__lshift+0x38>
 800d7f0:	4638      	mov	r0, r7
 800d7f2:	f7ff fde7 	bl	800d3c4 <_Balloc>
 800d7f6:	4605      	mov	r5, r0
 800d7f8:	b948      	cbnz	r0, 800d80e <__lshift+0x3e>
 800d7fa:	4602      	mov	r2, r0
 800d7fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d800:	4b27      	ldr	r3, [pc, #156]	@ (800d8a0 <__lshift+0xd0>)
 800d802:	4828      	ldr	r0, [pc, #160]	@ (800d8a4 <__lshift+0xd4>)
 800d804:	f000 fbfa 	bl	800dffc <__assert_func>
 800d808:	3101      	adds	r1, #1
 800d80a:	005b      	lsls	r3, r3, #1
 800d80c:	e7ee      	b.n	800d7ec <__lshift+0x1c>
 800d80e:	2300      	movs	r3, #0
 800d810:	f100 0114 	add.w	r1, r0, #20
 800d814:	f100 0210 	add.w	r2, r0, #16
 800d818:	4618      	mov	r0, r3
 800d81a:	4553      	cmp	r3, sl
 800d81c:	db33      	blt.n	800d886 <__lshift+0xb6>
 800d81e:	6920      	ldr	r0, [r4, #16]
 800d820:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d824:	f104 0314 	add.w	r3, r4, #20
 800d828:	f019 091f 	ands.w	r9, r9, #31
 800d82c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d830:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d834:	d02b      	beq.n	800d88e <__lshift+0xbe>
 800d836:	468a      	mov	sl, r1
 800d838:	2200      	movs	r2, #0
 800d83a:	f1c9 0e20 	rsb	lr, r9, #32
 800d83e:	6818      	ldr	r0, [r3, #0]
 800d840:	fa00 f009 	lsl.w	r0, r0, r9
 800d844:	4310      	orrs	r0, r2
 800d846:	f84a 0b04 	str.w	r0, [sl], #4
 800d84a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d84e:	459c      	cmp	ip, r3
 800d850:	fa22 f20e 	lsr.w	r2, r2, lr
 800d854:	d8f3      	bhi.n	800d83e <__lshift+0x6e>
 800d856:	ebac 0304 	sub.w	r3, ip, r4
 800d85a:	3b15      	subs	r3, #21
 800d85c:	f023 0303 	bic.w	r3, r3, #3
 800d860:	3304      	adds	r3, #4
 800d862:	f104 0015 	add.w	r0, r4, #21
 800d866:	4560      	cmp	r0, ip
 800d868:	bf88      	it	hi
 800d86a:	2304      	movhi	r3, #4
 800d86c:	50ca      	str	r2, [r1, r3]
 800d86e:	b10a      	cbz	r2, 800d874 <__lshift+0xa4>
 800d870:	f108 0602 	add.w	r6, r8, #2
 800d874:	3e01      	subs	r6, #1
 800d876:	4638      	mov	r0, r7
 800d878:	4621      	mov	r1, r4
 800d87a:	612e      	str	r6, [r5, #16]
 800d87c:	f7ff fde2 	bl	800d444 <_Bfree>
 800d880:	4628      	mov	r0, r5
 800d882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d886:	f842 0f04 	str.w	r0, [r2, #4]!
 800d88a:	3301      	adds	r3, #1
 800d88c:	e7c5      	b.n	800d81a <__lshift+0x4a>
 800d88e:	3904      	subs	r1, #4
 800d890:	f853 2b04 	ldr.w	r2, [r3], #4
 800d894:	459c      	cmp	ip, r3
 800d896:	f841 2f04 	str.w	r2, [r1, #4]!
 800d89a:	d8f9      	bhi.n	800d890 <__lshift+0xc0>
 800d89c:	e7ea      	b.n	800d874 <__lshift+0xa4>
 800d89e:	bf00      	nop
 800d8a0:	0800ecd7 	.word	0x0800ecd7
 800d8a4:	0800ece8 	.word	0x0800ece8

0800d8a8 <__mcmp>:
 800d8a8:	4603      	mov	r3, r0
 800d8aa:	690a      	ldr	r2, [r1, #16]
 800d8ac:	6900      	ldr	r0, [r0, #16]
 800d8ae:	b530      	push	{r4, r5, lr}
 800d8b0:	1a80      	subs	r0, r0, r2
 800d8b2:	d10e      	bne.n	800d8d2 <__mcmp+0x2a>
 800d8b4:	3314      	adds	r3, #20
 800d8b6:	3114      	adds	r1, #20
 800d8b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d8bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d8c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d8c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d8c8:	4295      	cmp	r5, r2
 800d8ca:	d003      	beq.n	800d8d4 <__mcmp+0x2c>
 800d8cc:	d205      	bcs.n	800d8da <__mcmp+0x32>
 800d8ce:	f04f 30ff 	mov.w	r0, #4294967295
 800d8d2:	bd30      	pop	{r4, r5, pc}
 800d8d4:	42a3      	cmp	r3, r4
 800d8d6:	d3f3      	bcc.n	800d8c0 <__mcmp+0x18>
 800d8d8:	e7fb      	b.n	800d8d2 <__mcmp+0x2a>
 800d8da:	2001      	movs	r0, #1
 800d8dc:	e7f9      	b.n	800d8d2 <__mcmp+0x2a>
	...

0800d8e0 <__mdiff>:
 800d8e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8e4:	4689      	mov	r9, r1
 800d8e6:	4606      	mov	r6, r0
 800d8e8:	4611      	mov	r1, r2
 800d8ea:	4648      	mov	r0, r9
 800d8ec:	4614      	mov	r4, r2
 800d8ee:	f7ff ffdb 	bl	800d8a8 <__mcmp>
 800d8f2:	1e05      	subs	r5, r0, #0
 800d8f4:	d112      	bne.n	800d91c <__mdiff+0x3c>
 800d8f6:	4629      	mov	r1, r5
 800d8f8:	4630      	mov	r0, r6
 800d8fa:	f7ff fd63 	bl	800d3c4 <_Balloc>
 800d8fe:	4602      	mov	r2, r0
 800d900:	b928      	cbnz	r0, 800d90e <__mdiff+0x2e>
 800d902:	f240 2137 	movw	r1, #567	@ 0x237
 800d906:	4b3e      	ldr	r3, [pc, #248]	@ (800da00 <__mdiff+0x120>)
 800d908:	483e      	ldr	r0, [pc, #248]	@ (800da04 <__mdiff+0x124>)
 800d90a:	f000 fb77 	bl	800dffc <__assert_func>
 800d90e:	2301      	movs	r3, #1
 800d910:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d914:	4610      	mov	r0, r2
 800d916:	b003      	add	sp, #12
 800d918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d91c:	bfbc      	itt	lt
 800d91e:	464b      	movlt	r3, r9
 800d920:	46a1      	movlt	r9, r4
 800d922:	4630      	mov	r0, r6
 800d924:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d928:	bfba      	itte	lt
 800d92a:	461c      	movlt	r4, r3
 800d92c:	2501      	movlt	r5, #1
 800d92e:	2500      	movge	r5, #0
 800d930:	f7ff fd48 	bl	800d3c4 <_Balloc>
 800d934:	4602      	mov	r2, r0
 800d936:	b918      	cbnz	r0, 800d940 <__mdiff+0x60>
 800d938:	f240 2145 	movw	r1, #581	@ 0x245
 800d93c:	4b30      	ldr	r3, [pc, #192]	@ (800da00 <__mdiff+0x120>)
 800d93e:	e7e3      	b.n	800d908 <__mdiff+0x28>
 800d940:	f100 0b14 	add.w	fp, r0, #20
 800d944:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d948:	f109 0310 	add.w	r3, r9, #16
 800d94c:	60c5      	str	r5, [r0, #12]
 800d94e:	f04f 0c00 	mov.w	ip, #0
 800d952:	f109 0514 	add.w	r5, r9, #20
 800d956:	46d9      	mov	r9, fp
 800d958:	6926      	ldr	r6, [r4, #16]
 800d95a:	f104 0e14 	add.w	lr, r4, #20
 800d95e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d962:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d966:	9301      	str	r3, [sp, #4]
 800d968:	9b01      	ldr	r3, [sp, #4]
 800d96a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d96e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d972:	b281      	uxth	r1, r0
 800d974:	9301      	str	r3, [sp, #4]
 800d976:	fa1f f38a 	uxth.w	r3, sl
 800d97a:	1a5b      	subs	r3, r3, r1
 800d97c:	0c00      	lsrs	r0, r0, #16
 800d97e:	4463      	add	r3, ip
 800d980:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d984:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d988:	b29b      	uxth	r3, r3
 800d98a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d98e:	4576      	cmp	r6, lr
 800d990:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d994:	f849 3b04 	str.w	r3, [r9], #4
 800d998:	d8e6      	bhi.n	800d968 <__mdiff+0x88>
 800d99a:	1b33      	subs	r3, r6, r4
 800d99c:	3b15      	subs	r3, #21
 800d99e:	f023 0303 	bic.w	r3, r3, #3
 800d9a2:	3415      	adds	r4, #21
 800d9a4:	3304      	adds	r3, #4
 800d9a6:	42a6      	cmp	r6, r4
 800d9a8:	bf38      	it	cc
 800d9aa:	2304      	movcc	r3, #4
 800d9ac:	441d      	add	r5, r3
 800d9ae:	445b      	add	r3, fp
 800d9b0:	461e      	mov	r6, r3
 800d9b2:	462c      	mov	r4, r5
 800d9b4:	4544      	cmp	r4, r8
 800d9b6:	d30e      	bcc.n	800d9d6 <__mdiff+0xf6>
 800d9b8:	f108 0103 	add.w	r1, r8, #3
 800d9bc:	1b49      	subs	r1, r1, r5
 800d9be:	f021 0103 	bic.w	r1, r1, #3
 800d9c2:	3d03      	subs	r5, #3
 800d9c4:	45a8      	cmp	r8, r5
 800d9c6:	bf38      	it	cc
 800d9c8:	2100      	movcc	r1, #0
 800d9ca:	440b      	add	r3, r1
 800d9cc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d9d0:	b199      	cbz	r1, 800d9fa <__mdiff+0x11a>
 800d9d2:	6117      	str	r7, [r2, #16]
 800d9d4:	e79e      	b.n	800d914 <__mdiff+0x34>
 800d9d6:	46e6      	mov	lr, ip
 800d9d8:	f854 1b04 	ldr.w	r1, [r4], #4
 800d9dc:	fa1f fc81 	uxth.w	ip, r1
 800d9e0:	44f4      	add	ip, lr
 800d9e2:	0c08      	lsrs	r0, r1, #16
 800d9e4:	4471      	add	r1, lr
 800d9e6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d9ea:	b289      	uxth	r1, r1
 800d9ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d9f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d9f4:	f846 1b04 	str.w	r1, [r6], #4
 800d9f8:	e7dc      	b.n	800d9b4 <__mdiff+0xd4>
 800d9fa:	3f01      	subs	r7, #1
 800d9fc:	e7e6      	b.n	800d9cc <__mdiff+0xec>
 800d9fe:	bf00      	nop
 800da00:	0800ecd7 	.word	0x0800ecd7
 800da04:	0800ece8 	.word	0x0800ece8

0800da08 <__d2b>:
 800da08:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800da0c:	2101      	movs	r1, #1
 800da0e:	4690      	mov	r8, r2
 800da10:	4699      	mov	r9, r3
 800da12:	9e08      	ldr	r6, [sp, #32]
 800da14:	f7ff fcd6 	bl	800d3c4 <_Balloc>
 800da18:	4604      	mov	r4, r0
 800da1a:	b930      	cbnz	r0, 800da2a <__d2b+0x22>
 800da1c:	4602      	mov	r2, r0
 800da1e:	f240 310f 	movw	r1, #783	@ 0x30f
 800da22:	4b23      	ldr	r3, [pc, #140]	@ (800dab0 <__d2b+0xa8>)
 800da24:	4823      	ldr	r0, [pc, #140]	@ (800dab4 <__d2b+0xac>)
 800da26:	f000 fae9 	bl	800dffc <__assert_func>
 800da2a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800da2e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800da32:	b10d      	cbz	r5, 800da38 <__d2b+0x30>
 800da34:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800da38:	9301      	str	r3, [sp, #4]
 800da3a:	f1b8 0300 	subs.w	r3, r8, #0
 800da3e:	d024      	beq.n	800da8a <__d2b+0x82>
 800da40:	4668      	mov	r0, sp
 800da42:	9300      	str	r3, [sp, #0]
 800da44:	f7ff fd85 	bl	800d552 <__lo0bits>
 800da48:	e9dd 1200 	ldrd	r1, r2, [sp]
 800da4c:	b1d8      	cbz	r0, 800da86 <__d2b+0x7e>
 800da4e:	f1c0 0320 	rsb	r3, r0, #32
 800da52:	fa02 f303 	lsl.w	r3, r2, r3
 800da56:	430b      	orrs	r3, r1
 800da58:	40c2      	lsrs	r2, r0
 800da5a:	6163      	str	r3, [r4, #20]
 800da5c:	9201      	str	r2, [sp, #4]
 800da5e:	9b01      	ldr	r3, [sp, #4]
 800da60:	2b00      	cmp	r3, #0
 800da62:	bf0c      	ite	eq
 800da64:	2201      	moveq	r2, #1
 800da66:	2202      	movne	r2, #2
 800da68:	61a3      	str	r3, [r4, #24]
 800da6a:	6122      	str	r2, [r4, #16]
 800da6c:	b1ad      	cbz	r5, 800da9a <__d2b+0x92>
 800da6e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800da72:	4405      	add	r5, r0
 800da74:	6035      	str	r5, [r6, #0]
 800da76:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800da7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da7c:	6018      	str	r0, [r3, #0]
 800da7e:	4620      	mov	r0, r4
 800da80:	b002      	add	sp, #8
 800da82:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800da86:	6161      	str	r1, [r4, #20]
 800da88:	e7e9      	b.n	800da5e <__d2b+0x56>
 800da8a:	a801      	add	r0, sp, #4
 800da8c:	f7ff fd61 	bl	800d552 <__lo0bits>
 800da90:	9b01      	ldr	r3, [sp, #4]
 800da92:	2201      	movs	r2, #1
 800da94:	6163      	str	r3, [r4, #20]
 800da96:	3020      	adds	r0, #32
 800da98:	e7e7      	b.n	800da6a <__d2b+0x62>
 800da9a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800da9e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800daa2:	6030      	str	r0, [r6, #0]
 800daa4:	6918      	ldr	r0, [r3, #16]
 800daa6:	f7ff fd35 	bl	800d514 <__hi0bits>
 800daaa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800daae:	e7e4      	b.n	800da7a <__d2b+0x72>
 800dab0:	0800ecd7 	.word	0x0800ecd7
 800dab4:	0800ece8 	.word	0x0800ece8

0800dab8 <__ssputs_r>:
 800dab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dabc:	461f      	mov	r7, r3
 800dabe:	688e      	ldr	r6, [r1, #8]
 800dac0:	4682      	mov	sl, r0
 800dac2:	42be      	cmp	r6, r7
 800dac4:	460c      	mov	r4, r1
 800dac6:	4690      	mov	r8, r2
 800dac8:	680b      	ldr	r3, [r1, #0]
 800daca:	d82d      	bhi.n	800db28 <__ssputs_r+0x70>
 800dacc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dad0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800dad4:	d026      	beq.n	800db24 <__ssputs_r+0x6c>
 800dad6:	6965      	ldr	r5, [r4, #20]
 800dad8:	6909      	ldr	r1, [r1, #16]
 800dada:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dade:	eba3 0901 	sub.w	r9, r3, r1
 800dae2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dae6:	1c7b      	adds	r3, r7, #1
 800dae8:	444b      	add	r3, r9
 800daea:	106d      	asrs	r5, r5, #1
 800daec:	429d      	cmp	r5, r3
 800daee:	bf38      	it	cc
 800daf0:	461d      	movcc	r5, r3
 800daf2:	0553      	lsls	r3, r2, #21
 800daf4:	d527      	bpl.n	800db46 <__ssputs_r+0x8e>
 800daf6:	4629      	mov	r1, r5
 800daf8:	f7ff fbd8 	bl	800d2ac <_malloc_r>
 800dafc:	4606      	mov	r6, r0
 800dafe:	b360      	cbz	r0, 800db5a <__ssputs_r+0xa2>
 800db00:	464a      	mov	r2, r9
 800db02:	6921      	ldr	r1, [r4, #16]
 800db04:	f000 fa6c 	bl	800dfe0 <memcpy>
 800db08:	89a3      	ldrh	r3, [r4, #12]
 800db0a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800db0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db12:	81a3      	strh	r3, [r4, #12]
 800db14:	6126      	str	r6, [r4, #16]
 800db16:	444e      	add	r6, r9
 800db18:	6026      	str	r6, [r4, #0]
 800db1a:	463e      	mov	r6, r7
 800db1c:	6165      	str	r5, [r4, #20]
 800db1e:	eba5 0509 	sub.w	r5, r5, r9
 800db22:	60a5      	str	r5, [r4, #8]
 800db24:	42be      	cmp	r6, r7
 800db26:	d900      	bls.n	800db2a <__ssputs_r+0x72>
 800db28:	463e      	mov	r6, r7
 800db2a:	4632      	mov	r2, r6
 800db2c:	4641      	mov	r1, r8
 800db2e:	6820      	ldr	r0, [r4, #0]
 800db30:	f7fe fc12 	bl	800c358 <memmove>
 800db34:	2000      	movs	r0, #0
 800db36:	68a3      	ldr	r3, [r4, #8]
 800db38:	1b9b      	subs	r3, r3, r6
 800db3a:	60a3      	str	r3, [r4, #8]
 800db3c:	6823      	ldr	r3, [r4, #0]
 800db3e:	4433      	add	r3, r6
 800db40:	6023      	str	r3, [r4, #0]
 800db42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db46:	462a      	mov	r2, r5
 800db48:	f000 fa9c 	bl	800e084 <_realloc_r>
 800db4c:	4606      	mov	r6, r0
 800db4e:	2800      	cmp	r0, #0
 800db50:	d1e0      	bne.n	800db14 <__ssputs_r+0x5c>
 800db52:	4650      	mov	r0, sl
 800db54:	6921      	ldr	r1, [r4, #16]
 800db56:	f7ff fb37 	bl	800d1c8 <_free_r>
 800db5a:	230c      	movs	r3, #12
 800db5c:	f8ca 3000 	str.w	r3, [sl]
 800db60:	89a3      	ldrh	r3, [r4, #12]
 800db62:	f04f 30ff 	mov.w	r0, #4294967295
 800db66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db6a:	81a3      	strh	r3, [r4, #12]
 800db6c:	e7e9      	b.n	800db42 <__ssputs_r+0x8a>
	...

0800db70 <_svfiprintf_r>:
 800db70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db74:	4698      	mov	r8, r3
 800db76:	898b      	ldrh	r3, [r1, #12]
 800db78:	4607      	mov	r7, r0
 800db7a:	061b      	lsls	r3, r3, #24
 800db7c:	460d      	mov	r5, r1
 800db7e:	4614      	mov	r4, r2
 800db80:	b09d      	sub	sp, #116	@ 0x74
 800db82:	d510      	bpl.n	800dba6 <_svfiprintf_r+0x36>
 800db84:	690b      	ldr	r3, [r1, #16]
 800db86:	b973      	cbnz	r3, 800dba6 <_svfiprintf_r+0x36>
 800db88:	2140      	movs	r1, #64	@ 0x40
 800db8a:	f7ff fb8f 	bl	800d2ac <_malloc_r>
 800db8e:	6028      	str	r0, [r5, #0]
 800db90:	6128      	str	r0, [r5, #16]
 800db92:	b930      	cbnz	r0, 800dba2 <_svfiprintf_r+0x32>
 800db94:	230c      	movs	r3, #12
 800db96:	603b      	str	r3, [r7, #0]
 800db98:	f04f 30ff 	mov.w	r0, #4294967295
 800db9c:	b01d      	add	sp, #116	@ 0x74
 800db9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dba2:	2340      	movs	r3, #64	@ 0x40
 800dba4:	616b      	str	r3, [r5, #20]
 800dba6:	2300      	movs	r3, #0
 800dba8:	9309      	str	r3, [sp, #36]	@ 0x24
 800dbaa:	2320      	movs	r3, #32
 800dbac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dbb0:	2330      	movs	r3, #48	@ 0x30
 800dbb2:	f04f 0901 	mov.w	r9, #1
 800dbb6:	f8cd 800c 	str.w	r8, [sp, #12]
 800dbba:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800dd54 <_svfiprintf_r+0x1e4>
 800dbbe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dbc2:	4623      	mov	r3, r4
 800dbc4:	469a      	mov	sl, r3
 800dbc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dbca:	b10a      	cbz	r2, 800dbd0 <_svfiprintf_r+0x60>
 800dbcc:	2a25      	cmp	r2, #37	@ 0x25
 800dbce:	d1f9      	bne.n	800dbc4 <_svfiprintf_r+0x54>
 800dbd0:	ebba 0b04 	subs.w	fp, sl, r4
 800dbd4:	d00b      	beq.n	800dbee <_svfiprintf_r+0x7e>
 800dbd6:	465b      	mov	r3, fp
 800dbd8:	4622      	mov	r2, r4
 800dbda:	4629      	mov	r1, r5
 800dbdc:	4638      	mov	r0, r7
 800dbde:	f7ff ff6b 	bl	800dab8 <__ssputs_r>
 800dbe2:	3001      	adds	r0, #1
 800dbe4:	f000 80a7 	beq.w	800dd36 <_svfiprintf_r+0x1c6>
 800dbe8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dbea:	445a      	add	r2, fp
 800dbec:	9209      	str	r2, [sp, #36]	@ 0x24
 800dbee:	f89a 3000 	ldrb.w	r3, [sl]
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	f000 809f 	beq.w	800dd36 <_svfiprintf_r+0x1c6>
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	f04f 32ff 	mov.w	r2, #4294967295
 800dbfe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dc02:	f10a 0a01 	add.w	sl, sl, #1
 800dc06:	9304      	str	r3, [sp, #16]
 800dc08:	9307      	str	r3, [sp, #28]
 800dc0a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dc0e:	931a      	str	r3, [sp, #104]	@ 0x68
 800dc10:	4654      	mov	r4, sl
 800dc12:	2205      	movs	r2, #5
 800dc14:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc18:	484e      	ldr	r0, [pc, #312]	@ (800dd54 <_svfiprintf_r+0x1e4>)
 800dc1a:	f7fe fc6a 	bl	800c4f2 <memchr>
 800dc1e:	9a04      	ldr	r2, [sp, #16]
 800dc20:	b9d8      	cbnz	r0, 800dc5a <_svfiprintf_r+0xea>
 800dc22:	06d0      	lsls	r0, r2, #27
 800dc24:	bf44      	itt	mi
 800dc26:	2320      	movmi	r3, #32
 800dc28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dc2c:	0711      	lsls	r1, r2, #28
 800dc2e:	bf44      	itt	mi
 800dc30:	232b      	movmi	r3, #43	@ 0x2b
 800dc32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dc36:	f89a 3000 	ldrb.w	r3, [sl]
 800dc3a:	2b2a      	cmp	r3, #42	@ 0x2a
 800dc3c:	d015      	beq.n	800dc6a <_svfiprintf_r+0xfa>
 800dc3e:	4654      	mov	r4, sl
 800dc40:	2000      	movs	r0, #0
 800dc42:	f04f 0c0a 	mov.w	ip, #10
 800dc46:	9a07      	ldr	r2, [sp, #28]
 800dc48:	4621      	mov	r1, r4
 800dc4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dc4e:	3b30      	subs	r3, #48	@ 0x30
 800dc50:	2b09      	cmp	r3, #9
 800dc52:	d94b      	bls.n	800dcec <_svfiprintf_r+0x17c>
 800dc54:	b1b0      	cbz	r0, 800dc84 <_svfiprintf_r+0x114>
 800dc56:	9207      	str	r2, [sp, #28]
 800dc58:	e014      	b.n	800dc84 <_svfiprintf_r+0x114>
 800dc5a:	eba0 0308 	sub.w	r3, r0, r8
 800dc5e:	fa09 f303 	lsl.w	r3, r9, r3
 800dc62:	4313      	orrs	r3, r2
 800dc64:	46a2      	mov	sl, r4
 800dc66:	9304      	str	r3, [sp, #16]
 800dc68:	e7d2      	b.n	800dc10 <_svfiprintf_r+0xa0>
 800dc6a:	9b03      	ldr	r3, [sp, #12]
 800dc6c:	1d19      	adds	r1, r3, #4
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	9103      	str	r1, [sp, #12]
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	bfbb      	ittet	lt
 800dc76:	425b      	neglt	r3, r3
 800dc78:	f042 0202 	orrlt.w	r2, r2, #2
 800dc7c:	9307      	strge	r3, [sp, #28]
 800dc7e:	9307      	strlt	r3, [sp, #28]
 800dc80:	bfb8      	it	lt
 800dc82:	9204      	strlt	r2, [sp, #16]
 800dc84:	7823      	ldrb	r3, [r4, #0]
 800dc86:	2b2e      	cmp	r3, #46	@ 0x2e
 800dc88:	d10a      	bne.n	800dca0 <_svfiprintf_r+0x130>
 800dc8a:	7863      	ldrb	r3, [r4, #1]
 800dc8c:	2b2a      	cmp	r3, #42	@ 0x2a
 800dc8e:	d132      	bne.n	800dcf6 <_svfiprintf_r+0x186>
 800dc90:	9b03      	ldr	r3, [sp, #12]
 800dc92:	3402      	adds	r4, #2
 800dc94:	1d1a      	adds	r2, r3, #4
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	9203      	str	r2, [sp, #12]
 800dc9a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dc9e:	9305      	str	r3, [sp, #20]
 800dca0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800dd58 <_svfiprintf_r+0x1e8>
 800dca4:	2203      	movs	r2, #3
 800dca6:	4650      	mov	r0, sl
 800dca8:	7821      	ldrb	r1, [r4, #0]
 800dcaa:	f7fe fc22 	bl	800c4f2 <memchr>
 800dcae:	b138      	cbz	r0, 800dcc0 <_svfiprintf_r+0x150>
 800dcb0:	2240      	movs	r2, #64	@ 0x40
 800dcb2:	9b04      	ldr	r3, [sp, #16]
 800dcb4:	eba0 000a 	sub.w	r0, r0, sl
 800dcb8:	4082      	lsls	r2, r0
 800dcba:	4313      	orrs	r3, r2
 800dcbc:	3401      	adds	r4, #1
 800dcbe:	9304      	str	r3, [sp, #16]
 800dcc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dcc4:	2206      	movs	r2, #6
 800dcc6:	4825      	ldr	r0, [pc, #148]	@ (800dd5c <_svfiprintf_r+0x1ec>)
 800dcc8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dccc:	f7fe fc11 	bl	800c4f2 <memchr>
 800dcd0:	2800      	cmp	r0, #0
 800dcd2:	d036      	beq.n	800dd42 <_svfiprintf_r+0x1d2>
 800dcd4:	4b22      	ldr	r3, [pc, #136]	@ (800dd60 <_svfiprintf_r+0x1f0>)
 800dcd6:	bb1b      	cbnz	r3, 800dd20 <_svfiprintf_r+0x1b0>
 800dcd8:	9b03      	ldr	r3, [sp, #12]
 800dcda:	3307      	adds	r3, #7
 800dcdc:	f023 0307 	bic.w	r3, r3, #7
 800dce0:	3308      	adds	r3, #8
 800dce2:	9303      	str	r3, [sp, #12]
 800dce4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dce6:	4433      	add	r3, r6
 800dce8:	9309      	str	r3, [sp, #36]	@ 0x24
 800dcea:	e76a      	b.n	800dbc2 <_svfiprintf_r+0x52>
 800dcec:	460c      	mov	r4, r1
 800dcee:	2001      	movs	r0, #1
 800dcf0:	fb0c 3202 	mla	r2, ip, r2, r3
 800dcf4:	e7a8      	b.n	800dc48 <_svfiprintf_r+0xd8>
 800dcf6:	2300      	movs	r3, #0
 800dcf8:	f04f 0c0a 	mov.w	ip, #10
 800dcfc:	4619      	mov	r1, r3
 800dcfe:	3401      	adds	r4, #1
 800dd00:	9305      	str	r3, [sp, #20]
 800dd02:	4620      	mov	r0, r4
 800dd04:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dd08:	3a30      	subs	r2, #48	@ 0x30
 800dd0a:	2a09      	cmp	r2, #9
 800dd0c:	d903      	bls.n	800dd16 <_svfiprintf_r+0x1a6>
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d0c6      	beq.n	800dca0 <_svfiprintf_r+0x130>
 800dd12:	9105      	str	r1, [sp, #20]
 800dd14:	e7c4      	b.n	800dca0 <_svfiprintf_r+0x130>
 800dd16:	4604      	mov	r4, r0
 800dd18:	2301      	movs	r3, #1
 800dd1a:	fb0c 2101 	mla	r1, ip, r1, r2
 800dd1e:	e7f0      	b.n	800dd02 <_svfiprintf_r+0x192>
 800dd20:	ab03      	add	r3, sp, #12
 800dd22:	9300      	str	r3, [sp, #0]
 800dd24:	462a      	mov	r2, r5
 800dd26:	4638      	mov	r0, r7
 800dd28:	4b0e      	ldr	r3, [pc, #56]	@ (800dd64 <_svfiprintf_r+0x1f4>)
 800dd2a:	a904      	add	r1, sp, #16
 800dd2c:	f7fd fd2a 	bl	800b784 <_printf_float>
 800dd30:	1c42      	adds	r2, r0, #1
 800dd32:	4606      	mov	r6, r0
 800dd34:	d1d6      	bne.n	800dce4 <_svfiprintf_r+0x174>
 800dd36:	89ab      	ldrh	r3, [r5, #12]
 800dd38:	065b      	lsls	r3, r3, #25
 800dd3a:	f53f af2d 	bmi.w	800db98 <_svfiprintf_r+0x28>
 800dd3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dd40:	e72c      	b.n	800db9c <_svfiprintf_r+0x2c>
 800dd42:	ab03      	add	r3, sp, #12
 800dd44:	9300      	str	r3, [sp, #0]
 800dd46:	462a      	mov	r2, r5
 800dd48:	4638      	mov	r0, r7
 800dd4a:	4b06      	ldr	r3, [pc, #24]	@ (800dd64 <_svfiprintf_r+0x1f4>)
 800dd4c:	a904      	add	r1, sp, #16
 800dd4e:	f7fd ffb7 	bl	800bcc0 <_printf_i>
 800dd52:	e7ed      	b.n	800dd30 <_svfiprintf_r+0x1c0>
 800dd54:	0800ed41 	.word	0x0800ed41
 800dd58:	0800ed47 	.word	0x0800ed47
 800dd5c:	0800ed4b 	.word	0x0800ed4b
 800dd60:	0800b785 	.word	0x0800b785
 800dd64:	0800dab9 	.word	0x0800dab9

0800dd68 <__sflush_r>:
 800dd68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dd6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd6e:	0716      	lsls	r6, r2, #28
 800dd70:	4605      	mov	r5, r0
 800dd72:	460c      	mov	r4, r1
 800dd74:	d454      	bmi.n	800de20 <__sflush_r+0xb8>
 800dd76:	684b      	ldr	r3, [r1, #4]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	dc02      	bgt.n	800dd82 <__sflush_r+0x1a>
 800dd7c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	dd48      	ble.n	800de14 <__sflush_r+0xac>
 800dd82:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dd84:	2e00      	cmp	r6, #0
 800dd86:	d045      	beq.n	800de14 <__sflush_r+0xac>
 800dd88:	2300      	movs	r3, #0
 800dd8a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800dd8e:	682f      	ldr	r7, [r5, #0]
 800dd90:	6a21      	ldr	r1, [r4, #32]
 800dd92:	602b      	str	r3, [r5, #0]
 800dd94:	d030      	beq.n	800ddf8 <__sflush_r+0x90>
 800dd96:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800dd98:	89a3      	ldrh	r3, [r4, #12]
 800dd9a:	0759      	lsls	r1, r3, #29
 800dd9c:	d505      	bpl.n	800ddaa <__sflush_r+0x42>
 800dd9e:	6863      	ldr	r3, [r4, #4]
 800dda0:	1ad2      	subs	r2, r2, r3
 800dda2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800dda4:	b10b      	cbz	r3, 800ddaa <__sflush_r+0x42>
 800dda6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dda8:	1ad2      	subs	r2, r2, r3
 800ddaa:	2300      	movs	r3, #0
 800ddac:	4628      	mov	r0, r5
 800ddae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ddb0:	6a21      	ldr	r1, [r4, #32]
 800ddb2:	47b0      	blx	r6
 800ddb4:	1c43      	adds	r3, r0, #1
 800ddb6:	89a3      	ldrh	r3, [r4, #12]
 800ddb8:	d106      	bne.n	800ddc8 <__sflush_r+0x60>
 800ddba:	6829      	ldr	r1, [r5, #0]
 800ddbc:	291d      	cmp	r1, #29
 800ddbe:	d82b      	bhi.n	800de18 <__sflush_r+0xb0>
 800ddc0:	4a28      	ldr	r2, [pc, #160]	@ (800de64 <__sflush_r+0xfc>)
 800ddc2:	40ca      	lsrs	r2, r1
 800ddc4:	07d6      	lsls	r6, r2, #31
 800ddc6:	d527      	bpl.n	800de18 <__sflush_r+0xb0>
 800ddc8:	2200      	movs	r2, #0
 800ddca:	6062      	str	r2, [r4, #4]
 800ddcc:	6922      	ldr	r2, [r4, #16]
 800ddce:	04d9      	lsls	r1, r3, #19
 800ddd0:	6022      	str	r2, [r4, #0]
 800ddd2:	d504      	bpl.n	800ddde <__sflush_r+0x76>
 800ddd4:	1c42      	adds	r2, r0, #1
 800ddd6:	d101      	bne.n	800dddc <__sflush_r+0x74>
 800ddd8:	682b      	ldr	r3, [r5, #0]
 800ddda:	b903      	cbnz	r3, 800ddde <__sflush_r+0x76>
 800dddc:	6560      	str	r0, [r4, #84]	@ 0x54
 800ddde:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dde0:	602f      	str	r7, [r5, #0]
 800dde2:	b1b9      	cbz	r1, 800de14 <__sflush_r+0xac>
 800dde4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dde8:	4299      	cmp	r1, r3
 800ddea:	d002      	beq.n	800ddf2 <__sflush_r+0x8a>
 800ddec:	4628      	mov	r0, r5
 800ddee:	f7ff f9eb 	bl	800d1c8 <_free_r>
 800ddf2:	2300      	movs	r3, #0
 800ddf4:	6363      	str	r3, [r4, #52]	@ 0x34
 800ddf6:	e00d      	b.n	800de14 <__sflush_r+0xac>
 800ddf8:	2301      	movs	r3, #1
 800ddfa:	4628      	mov	r0, r5
 800ddfc:	47b0      	blx	r6
 800ddfe:	4602      	mov	r2, r0
 800de00:	1c50      	adds	r0, r2, #1
 800de02:	d1c9      	bne.n	800dd98 <__sflush_r+0x30>
 800de04:	682b      	ldr	r3, [r5, #0]
 800de06:	2b00      	cmp	r3, #0
 800de08:	d0c6      	beq.n	800dd98 <__sflush_r+0x30>
 800de0a:	2b1d      	cmp	r3, #29
 800de0c:	d001      	beq.n	800de12 <__sflush_r+0xaa>
 800de0e:	2b16      	cmp	r3, #22
 800de10:	d11d      	bne.n	800de4e <__sflush_r+0xe6>
 800de12:	602f      	str	r7, [r5, #0]
 800de14:	2000      	movs	r0, #0
 800de16:	e021      	b.n	800de5c <__sflush_r+0xf4>
 800de18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de1c:	b21b      	sxth	r3, r3
 800de1e:	e01a      	b.n	800de56 <__sflush_r+0xee>
 800de20:	690f      	ldr	r7, [r1, #16]
 800de22:	2f00      	cmp	r7, #0
 800de24:	d0f6      	beq.n	800de14 <__sflush_r+0xac>
 800de26:	0793      	lsls	r3, r2, #30
 800de28:	bf18      	it	ne
 800de2a:	2300      	movne	r3, #0
 800de2c:	680e      	ldr	r6, [r1, #0]
 800de2e:	bf08      	it	eq
 800de30:	694b      	ldreq	r3, [r1, #20]
 800de32:	1bf6      	subs	r6, r6, r7
 800de34:	600f      	str	r7, [r1, #0]
 800de36:	608b      	str	r3, [r1, #8]
 800de38:	2e00      	cmp	r6, #0
 800de3a:	ddeb      	ble.n	800de14 <__sflush_r+0xac>
 800de3c:	4633      	mov	r3, r6
 800de3e:	463a      	mov	r2, r7
 800de40:	4628      	mov	r0, r5
 800de42:	6a21      	ldr	r1, [r4, #32]
 800de44:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800de48:	47e0      	blx	ip
 800de4a:	2800      	cmp	r0, #0
 800de4c:	dc07      	bgt.n	800de5e <__sflush_r+0xf6>
 800de4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de56:	f04f 30ff 	mov.w	r0, #4294967295
 800de5a:	81a3      	strh	r3, [r4, #12]
 800de5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de5e:	4407      	add	r7, r0
 800de60:	1a36      	subs	r6, r6, r0
 800de62:	e7e9      	b.n	800de38 <__sflush_r+0xd0>
 800de64:	20400001 	.word	0x20400001

0800de68 <_fflush_r>:
 800de68:	b538      	push	{r3, r4, r5, lr}
 800de6a:	690b      	ldr	r3, [r1, #16]
 800de6c:	4605      	mov	r5, r0
 800de6e:	460c      	mov	r4, r1
 800de70:	b913      	cbnz	r3, 800de78 <_fflush_r+0x10>
 800de72:	2500      	movs	r5, #0
 800de74:	4628      	mov	r0, r5
 800de76:	bd38      	pop	{r3, r4, r5, pc}
 800de78:	b118      	cbz	r0, 800de82 <_fflush_r+0x1a>
 800de7a:	6a03      	ldr	r3, [r0, #32]
 800de7c:	b90b      	cbnz	r3, 800de82 <_fflush_r+0x1a>
 800de7e:	f7fe f8c9 	bl	800c014 <__sinit>
 800de82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de86:	2b00      	cmp	r3, #0
 800de88:	d0f3      	beq.n	800de72 <_fflush_r+0xa>
 800de8a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800de8c:	07d0      	lsls	r0, r2, #31
 800de8e:	d404      	bmi.n	800de9a <_fflush_r+0x32>
 800de90:	0599      	lsls	r1, r3, #22
 800de92:	d402      	bmi.n	800de9a <_fflush_r+0x32>
 800de94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800de96:	f7fe fb2a 	bl	800c4ee <__retarget_lock_acquire_recursive>
 800de9a:	4628      	mov	r0, r5
 800de9c:	4621      	mov	r1, r4
 800de9e:	f7ff ff63 	bl	800dd68 <__sflush_r>
 800dea2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dea4:	4605      	mov	r5, r0
 800dea6:	07da      	lsls	r2, r3, #31
 800dea8:	d4e4      	bmi.n	800de74 <_fflush_r+0xc>
 800deaa:	89a3      	ldrh	r3, [r4, #12]
 800deac:	059b      	lsls	r3, r3, #22
 800deae:	d4e1      	bmi.n	800de74 <_fflush_r+0xc>
 800deb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800deb2:	f7fe fb1d 	bl	800c4f0 <__retarget_lock_release_recursive>
 800deb6:	e7dd      	b.n	800de74 <_fflush_r+0xc>

0800deb8 <__swhatbuf_r>:
 800deb8:	b570      	push	{r4, r5, r6, lr}
 800deba:	460c      	mov	r4, r1
 800debc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dec0:	4615      	mov	r5, r2
 800dec2:	2900      	cmp	r1, #0
 800dec4:	461e      	mov	r6, r3
 800dec6:	b096      	sub	sp, #88	@ 0x58
 800dec8:	da0c      	bge.n	800dee4 <__swhatbuf_r+0x2c>
 800deca:	89a3      	ldrh	r3, [r4, #12]
 800decc:	2100      	movs	r1, #0
 800dece:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ded2:	bf14      	ite	ne
 800ded4:	2340      	movne	r3, #64	@ 0x40
 800ded6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800deda:	2000      	movs	r0, #0
 800dedc:	6031      	str	r1, [r6, #0]
 800dede:	602b      	str	r3, [r5, #0]
 800dee0:	b016      	add	sp, #88	@ 0x58
 800dee2:	bd70      	pop	{r4, r5, r6, pc}
 800dee4:	466a      	mov	r2, sp
 800dee6:	f000 f849 	bl	800df7c <_fstat_r>
 800deea:	2800      	cmp	r0, #0
 800deec:	dbed      	blt.n	800deca <__swhatbuf_r+0x12>
 800deee:	9901      	ldr	r1, [sp, #4]
 800def0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800def4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800def8:	4259      	negs	r1, r3
 800defa:	4159      	adcs	r1, r3
 800defc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800df00:	e7eb      	b.n	800deda <__swhatbuf_r+0x22>

0800df02 <__smakebuf_r>:
 800df02:	898b      	ldrh	r3, [r1, #12]
 800df04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800df06:	079d      	lsls	r5, r3, #30
 800df08:	4606      	mov	r6, r0
 800df0a:	460c      	mov	r4, r1
 800df0c:	d507      	bpl.n	800df1e <__smakebuf_r+0x1c>
 800df0e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800df12:	6023      	str	r3, [r4, #0]
 800df14:	6123      	str	r3, [r4, #16]
 800df16:	2301      	movs	r3, #1
 800df18:	6163      	str	r3, [r4, #20]
 800df1a:	b003      	add	sp, #12
 800df1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df1e:	466a      	mov	r2, sp
 800df20:	ab01      	add	r3, sp, #4
 800df22:	f7ff ffc9 	bl	800deb8 <__swhatbuf_r>
 800df26:	9f00      	ldr	r7, [sp, #0]
 800df28:	4605      	mov	r5, r0
 800df2a:	4639      	mov	r1, r7
 800df2c:	4630      	mov	r0, r6
 800df2e:	f7ff f9bd 	bl	800d2ac <_malloc_r>
 800df32:	b948      	cbnz	r0, 800df48 <__smakebuf_r+0x46>
 800df34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df38:	059a      	lsls	r2, r3, #22
 800df3a:	d4ee      	bmi.n	800df1a <__smakebuf_r+0x18>
 800df3c:	f023 0303 	bic.w	r3, r3, #3
 800df40:	f043 0302 	orr.w	r3, r3, #2
 800df44:	81a3      	strh	r3, [r4, #12]
 800df46:	e7e2      	b.n	800df0e <__smakebuf_r+0xc>
 800df48:	89a3      	ldrh	r3, [r4, #12]
 800df4a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800df4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df52:	81a3      	strh	r3, [r4, #12]
 800df54:	9b01      	ldr	r3, [sp, #4]
 800df56:	6020      	str	r0, [r4, #0]
 800df58:	b15b      	cbz	r3, 800df72 <__smakebuf_r+0x70>
 800df5a:	4630      	mov	r0, r6
 800df5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800df60:	f000 f81e 	bl	800dfa0 <_isatty_r>
 800df64:	b128      	cbz	r0, 800df72 <__smakebuf_r+0x70>
 800df66:	89a3      	ldrh	r3, [r4, #12]
 800df68:	f023 0303 	bic.w	r3, r3, #3
 800df6c:	f043 0301 	orr.w	r3, r3, #1
 800df70:	81a3      	strh	r3, [r4, #12]
 800df72:	89a3      	ldrh	r3, [r4, #12]
 800df74:	431d      	orrs	r5, r3
 800df76:	81a5      	strh	r5, [r4, #12]
 800df78:	e7cf      	b.n	800df1a <__smakebuf_r+0x18>
	...

0800df7c <_fstat_r>:
 800df7c:	b538      	push	{r3, r4, r5, lr}
 800df7e:	2300      	movs	r3, #0
 800df80:	4d06      	ldr	r5, [pc, #24]	@ (800df9c <_fstat_r+0x20>)
 800df82:	4604      	mov	r4, r0
 800df84:	4608      	mov	r0, r1
 800df86:	4611      	mov	r1, r2
 800df88:	602b      	str	r3, [r5, #0]
 800df8a:	f7f7 fc1b 	bl	80057c4 <_fstat>
 800df8e:	1c43      	adds	r3, r0, #1
 800df90:	d102      	bne.n	800df98 <_fstat_r+0x1c>
 800df92:	682b      	ldr	r3, [r5, #0]
 800df94:	b103      	cbz	r3, 800df98 <_fstat_r+0x1c>
 800df96:	6023      	str	r3, [r4, #0]
 800df98:	bd38      	pop	{r3, r4, r5, pc}
 800df9a:	bf00      	nop
 800df9c:	200007e4 	.word	0x200007e4

0800dfa0 <_isatty_r>:
 800dfa0:	b538      	push	{r3, r4, r5, lr}
 800dfa2:	2300      	movs	r3, #0
 800dfa4:	4d05      	ldr	r5, [pc, #20]	@ (800dfbc <_isatty_r+0x1c>)
 800dfa6:	4604      	mov	r4, r0
 800dfa8:	4608      	mov	r0, r1
 800dfaa:	602b      	str	r3, [r5, #0]
 800dfac:	f7f7 fc19 	bl	80057e2 <_isatty>
 800dfb0:	1c43      	adds	r3, r0, #1
 800dfb2:	d102      	bne.n	800dfba <_isatty_r+0x1a>
 800dfb4:	682b      	ldr	r3, [r5, #0]
 800dfb6:	b103      	cbz	r3, 800dfba <_isatty_r+0x1a>
 800dfb8:	6023      	str	r3, [r4, #0]
 800dfba:	bd38      	pop	{r3, r4, r5, pc}
 800dfbc:	200007e4 	.word	0x200007e4

0800dfc0 <_sbrk_r>:
 800dfc0:	b538      	push	{r3, r4, r5, lr}
 800dfc2:	2300      	movs	r3, #0
 800dfc4:	4d05      	ldr	r5, [pc, #20]	@ (800dfdc <_sbrk_r+0x1c>)
 800dfc6:	4604      	mov	r4, r0
 800dfc8:	4608      	mov	r0, r1
 800dfca:	602b      	str	r3, [r5, #0]
 800dfcc:	f7f7 fc20 	bl	8005810 <_sbrk>
 800dfd0:	1c43      	adds	r3, r0, #1
 800dfd2:	d102      	bne.n	800dfda <_sbrk_r+0x1a>
 800dfd4:	682b      	ldr	r3, [r5, #0]
 800dfd6:	b103      	cbz	r3, 800dfda <_sbrk_r+0x1a>
 800dfd8:	6023      	str	r3, [r4, #0]
 800dfda:	bd38      	pop	{r3, r4, r5, pc}
 800dfdc:	200007e4 	.word	0x200007e4

0800dfe0 <memcpy>:
 800dfe0:	440a      	add	r2, r1
 800dfe2:	4291      	cmp	r1, r2
 800dfe4:	f100 33ff 	add.w	r3, r0, #4294967295
 800dfe8:	d100      	bne.n	800dfec <memcpy+0xc>
 800dfea:	4770      	bx	lr
 800dfec:	b510      	push	{r4, lr}
 800dfee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dff2:	4291      	cmp	r1, r2
 800dff4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dff8:	d1f9      	bne.n	800dfee <memcpy+0xe>
 800dffa:	bd10      	pop	{r4, pc}

0800dffc <__assert_func>:
 800dffc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dffe:	4614      	mov	r4, r2
 800e000:	461a      	mov	r2, r3
 800e002:	4b09      	ldr	r3, [pc, #36]	@ (800e028 <__assert_func+0x2c>)
 800e004:	4605      	mov	r5, r0
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	68d8      	ldr	r0, [r3, #12]
 800e00a:	b14c      	cbz	r4, 800e020 <__assert_func+0x24>
 800e00c:	4b07      	ldr	r3, [pc, #28]	@ (800e02c <__assert_func+0x30>)
 800e00e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e012:	9100      	str	r1, [sp, #0]
 800e014:	462b      	mov	r3, r5
 800e016:	4906      	ldr	r1, [pc, #24]	@ (800e030 <__assert_func+0x34>)
 800e018:	f000 f870 	bl	800e0fc <fiprintf>
 800e01c:	f000 f880 	bl	800e120 <abort>
 800e020:	4b04      	ldr	r3, [pc, #16]	@ (800e034 <__assert_func+0x38>)
 800e022:	461c      	mov	r4, r3
 800e024:	e7f3      	b.n	800e00e <__assert_func+0x12>
 800e026:	bf00      	nop
 800e028:	2000005c 	.word	0x2000005c
 800e02c:	0800ed5c 	.word	0x0800ed5c
 800e030:	0800ed69 	.word	0x0800ed69
 800e034:	0800ed97 	.word	0x0800ed97

0800e038 <_calloc_r>:
 800e038:	b570      	push	{r4, r5, r6, lr}
 800e03a:	fba1 5402 	umull	r5, r4, r1, r2
 800e03e:	b934      	cbnz	r4, 800e04e <_calloc_r+0x16>
 800e040:	4629      	mov	r1, r5
 800e042:	f7ff f933 	bl	800d2ac <_malloc_r>
 800e046:	4606      	mov	r6, r0
 800e048:	b928      	cbnz	r0, 800e056 <_calloc_r+0x1e>
 800e04a:	4630      	mov	r0, r6
 800e04c:	bd70      	pop	{r4, r5, r6, pc}
 800e04e:	220c      	movs	r2, #12
 800e050:	2600      	movs	r6, #0
 800e052:	6002      	str	r2, [r0, #0]
 800e054:	e7f9      	b.n	800e04a <_calloc_r+0x12>
 800e056:	462a      	mov	r2, r5
 800e058:	4621      	mov	r1, r4
 800e05a:	f7fe f997 	bl	800c38c <memset>
 800e05e:	e7f4      	b.n	800e04a <_calloc_r+0x12>

0800e060 <__ascii_mbtowc>:
 800e060:	b082      	sub	sp, #8
 800e062:	b901      	cbnz	r1, 800e066 <__ascii_mbtowc+0x6>
 800e064:	a901      	add	r1, sp, #4
 800e066:	b142      	cbz	r2, 800e07a <__ascii_mbtowc+0x1a>
 800e068:	b14b      	cbz	r3, 800e07e <__ascii_mbtowc+0x1e>
 800e06a:	7813      	ldrb	r3, [r2, #0]
 800e06c:	600b      	str	r3, [r1, #0]
 800e06e:	7812      	ldrb	r2, [r2, #0]
 800e070:	1e10      	subs	r0, r2, #0
 800e072:	bf18      	it	ne
 800e074:	2001      	movne	r0, #1
 800e076:	b002      	add	sp, #8
 800e078:	4770      	bx	lr
 800e07a:	4610      	mov	r0, r2
 800e07c:	e7fb      	b.n	800e076 <__ascii_mbtowc+0x16>
 800e07e:	f06f 0001 	mvn.w	r0, #1
 800e082:	e7f8      	b.n	800e076 <__ascii_mbtowc+0x16>

0800e084 <_realloc_r>:
 800e084:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e088:	4607      	mov	r7, r0
 800e08a:	4614      	mov	r4, r2
 800e08c:	460d      	mov	r5, r1
 800e08e:	b921      	cbnz	r1, 800e09a <_realloc_r+0x16>
 800e090:	4611      	mov	r1, r2
 800e092:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e096:	f7ff b909 	b.w	800d2ac <_malloc_r>
 800e09a:	b92a      	cbnz	r2, 800e0a8 <_realloc_r+0x24>
 800e09c:	f7ff f894 	bl	800d1c8 <_free_r>
 800e0a0:	4625      	mov	r5, r4
 800e0a2:	4628      	mov	r0, r5
 800e0a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0a8:	f000 f841 	bl	800e12e <_malloc_usable_size_r>
 800e0ac:	4284      	cmp	r4, r0
 800e0ae:	4606      	mov	r6, r0
 800e0b0:	d802      	bhi.n	800e0b8 <_realloc_r+0x34>
 800e0b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e0b6:	d8f4      	bhi.n	800e0a2 <_realloc_r+0x1e>
 800e0b8:	4621      	mov	r1, r4
 800e0ba:	4638      	mov	r0, r7
 800e0bc:	f7ff f8f6 	bl	800d2ac <_malloc_r>
 800e0c0:	4680      	mov	r8, r0
 800e0c2:	b908      	cbnz	r0, 800e0c8 <_realloc_r+0x44>
 800e0c4:	4645      	mov	r5, r8
 800e0c6:	e7ec      	b.n	800e0a2 <_realloc_r+0x1e>
 800e0c8:	42b4      	cmp	r4, r6
 800e0ca:	4622      	mov	r2, r4
 800e0cc:	4629      	mov	r1, r5
 800e0ce:	bf28      	it	cs
 800e0d0:	4632      	movcs	r2, r6
 800e0d2:	f7ff ff85 	bl	800dfe0 <memcpy>
 800e0d6:	4629      	mov	r1, r5
 800e0d8:	4638      	mov	r0, r7
 800e0da:	f7ff f875 	bl	800d1c8 <_free_r>
 800e0de:	e7f1      	b.n	800e0c4 <_realloc_r+0x40>

0800e0e0 <__ascii_wctomb>:
 800e0e0:	4603      	mov	r3, r0
 800e0e2:	4608      	mov	r0, r1
 800e0e4:	b141      	cbz	r1, 800e0f8 <__ascii_wctomb+0x18>
 800e0e6:	2aff      	cmp	r2, #255	@ 0xff
 800e0e8:	d904      	bls.n	800e0f4 <__ascii_wctomb+0x14>
 800e0ea:	228a      	movs	r2, #138	@ 0x8a
 800e0ec:	f04f 30ff 	mov.w	r0, #4294967295
 800e0f0:	601a      	str	r2, [r3, #0]
 800e0f2:	4770      	bx	lr
 800e0f4:	2001      	movs	r0, #1
 800e0f6:	700a      	strb	r2, [r1, #0]
 800e0f8:	4770      	bx	lr
	...

0800e0fc <fiprintf>:
 800e0fc:	b40e      	push	{r1, r2, r3}
 800e0fe:	b503      	push	{r0, r1, lr}
 800e100:	4601      	mov	r1, r0
 800e102:	ab03      	add	r3, sp, #12
 800e104:	4805      	ldr	r0, [pc, #20]	@ (800e11c <fiprintf+0x20>)
 800e106:	f853 2b04 	ldr.w	r2, [r3], #4
 800e10a:	6800      	ldr	r0, [r0, #0]
 800e10c:	9301      	str	r3, [sp, #4]
 800e10e:	f000 f83d 	bl	800e18c <_vfiprintf_r>
 800e112:	b002      	add	sp, #8
 800e114:	f85d eb04 	ldr.w	lr, [sp], #4
 800e118:	b003      	add	sp, #12
 800e11a:	4770      	bx	lr
 800e11c:	2000005c 	.word	0x2000005c

0800e120 <abort>:
 800e120:	2006      	movs	r0, #6
 800e122:	b508      	push	{r3, lr}
 800e124:	f000 f972 	bl	800e40c <raise>
 800e128:	2001      	movs	r0, #1
 800e12a:	f7f7 fafc 	bl	8005726 <_exit>

0800e12e <_malloc_usable_size_r>:
 800e12e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e132:	1f18      	subs	r0, r3, #4
 800e134:	2b00      	cmp	r3, #0
 800e136:	bfbc      	itt	lt
 800e138:	580b      	ldrlt	r3, [r1, r0]
 800e13a:	18c0      	addlt	r0, r0, r3
 800e13c:	4770      	bx	lr

0800e13e <__sfputc_r>:
 800e13e:	6893      	ldr	r3, [r2, #8]
 800e140:	b410      	push	{r4}
 800e142:	3b01      	subs	r3, #1
 800e144:	2b00      	cmp	r3, #0
 800e146:	6093      	str	r3, [r2, #8]
 800e148:	da07      	bge.n	800e15a <__sfputc_r+0x1c>
 800e14a:	6994      	ldr	r4, [r2, #24]
 800e14c:	42a3      	cmp	r3, r4
 800e14e:	db01      	blt.n	800e154 <__sfputc_r+0x16>
 800e150:	290a      	cmp	r1, #10
 800e152:	d102      	bne.n	800e15a <__sfputc_r+0x1c>
 800e154:	bc10      	pop	{r4}
 800e156:	f7fe b86a 	b.w	800c22e <__swbuf_r>
 800e15a:	6813      	ldr	r3, [r2, #0]
 800e15c:	1c58      	adds	r0, r3, #1
 800e15e:	6010      	str	r0, [r2, #0]
 800e160:	7019      	strb	r1, [r3, #0]
 800e162:	4608      	mov	r0, r1
 800e164:	bc10      	pop	{r4}
 800e166:	4770      	bx	lr

0800e168 <__sfputs_r>:
 800e168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e16a:	4606      	mov	r6, r0
 800e16c:	460f      	mov	r7, r1
 800e16e:	4614      	mov	r4, r2
 800e170:	18d5      	adds	r5, r2, r3
 800e172:	42ac      	cmp	r4, r5
 800e174:	d101      	bne.n	800e17a <__sfputs_r+0x12>
 800e176:	2000      	movs	r0, #0
 800e178:	e007      	b.n	800e18a <__sfputs_r+0x22>
 800e17a:	463a      	mov	r2, r7
 800e17c:	4630      	mov	r0, r6
 800e17e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e182:	f7ff ffdc 	bl	800e13e <__sfputc_r>
 800e186:	1c43      	adds	r3, r0, #1
 800e188:	d1f3      	bne.n	800e172 <__sfputs_r+0xa>
 800e18a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e18c <_vfiprintf_r>:
 800e18c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e190:	460d      	mov	r5, r1
 800e192:	4614      	mov	r4, r2
 800e194:	4698      	mov	r8, r3
 800e196:	4606      	mov	r6, r0
 800e198:	b09d      	sub	sp, #116	@ 0x74
 800e19a:	b118      	cbz	r0, 800e1a4 <_vfiprintf_r+0x18>
 800e19c:	6a03      	ldr	r3, [r0, #32]
 800e19e:	b90b      	cbnz	r3, 800e1a4 <_vfiprintf_r+0x18>
 800e1a0:	f7fd ff38 	bl	800c014 <__sinit>
 800e1a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e1a6:	07d9      	lsls	r1, r3, #31
 800e1a8:	d405      	bmi.n	800e1b6 <_vfiprintf_r+0x2a>
 800e1aa:	89ab      	ldrh	r3, [r5, #12]
 800e1ac:	059a      	lsls	r2, r3, #22
 800e1ae:	d402      	bmi.n	800e1b6 <_vfiprintf_r+0x2a>
 800e1b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e1b2:	f7fe f99c 	bl	800c4ee <__retarget_lock_acquire_recursive>
 800e1b6:	89ab      	ldrh	r3, [r5, #12]
 800e1b8:	071b      	lsls	r3, r3, #28
 800e1ba:	d501      	bpl.n	800e1c0 <_vfiprintf_r+0x34>
 800e1bc:	692b      	ldr	r3, [r5, #16]
 800e1be:	b99b      	cbnz	r3, 800e1e8 <_vfiprintf_r+0x5c>
 800e1c0:	4629      	mov	r1, r5
 800e1c2:	4630      	mov	r0, r6
 800e1c4:	f7fe f872 	bl	800c2ac <__swsetup_r>
 800e1c8:	b170      	cbz	r0, 800e1e8 <_vfiprintf_r+0x5c>
 800e1ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e1cc:	07dc      	lsls	r4, r3, #31
 800e1ce:	d504      	bpl.n	800e1da <_vfiprintf_r+0x4e>
 800e1d0:	f04f 30ff 	mov.w	r0, #4294967295
 800e1d4:	b01d      	add	sp, #116	@ 0x74
 800e1d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1da:	89ab      	ldrh	r3, [r5, #12]
 800e1dc:	0598      	lsls	r0, r3, #22
 800e1de:	d4f7      	bmi.n	800e1d0 <_vfiprintf_r+0x44>
 800e1e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e1e2:	f7fe f985 	bl	800c4f0 <__retarget_lock_release_recursive>
 800e1e6:	e7f3      	b.n	800e1d0 <_vfiprintf_r+0x44>
 800e1e8:	2300      	movs	r3, #0
 800e1ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1ec:	2320      	movs	r3, #32
 800e1ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e1f2:	2330      	movs	r3, #48	@ 0x30
 800e1f4:	f04f 0901 	mov.w	r9, #1
 800e1f8:	f8cd 800c 	str.w	r8, [sp, #12]
 800e1fc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800e3a8 <_vfiprintf_r+0x21c>
 800e200:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e204:	4623      	mov	r3, r4
 800e206:	469a      	mov	sl, r3
 800e208:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e20c:	b10a      	cbz	r2, 800e212 <_vfiprintf_r+0x86>
 800e20e:	2a25      	cmp	r2, #37	@ 0x25
 800e210:	d1f9      	bne.n	800e206 <_vfiprintf_r+0x7a>
 800e212:	ebba 0b04 	subs.w	fp, sl, r4
 800e216:	d00b      	beq.n	800e230 <_vfiprintf_r+0xa4>
 800e218:	465b      	mov	r3, fp
 800e21a:	4622      	mov	r2, r4
 800e21c:	4629      	mov	r1, r5
 800e21e:	4630      	mov	r0, r6
 800e220:	f7ff ffa2 	bl	800e168 <__sfputs_r>
 800e224:	3001      	adds	r0, #1
 800e226:	f000 80a7 	beq.w	800e378 <_vfiprintf_r+0x1ec>
 800e22a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e22c:	445a      	add	r2, fp
 800e22e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e230:	f89a 3000 	ldrb.w	r3, [sl]
 800e234:	2b00      	cmp	r3, #0
 800e236:	f000 809f 	beq.w	800e378 <_vfiprintf_r+0x1ec>
 800e23a:	2300      	movs	r3, #0
 800e23c:	f04f 32ff 	mov.w	r2, #4294967295
 800e240:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e244:	f10a 0a01 	add.w	sl, sl, #1
 800e248:	9304      	str	r3, [sp, #16]
 800e24a:	9307      	str	r3, [sp, #28]
 800e24c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e250:	931a      	str	r3, [sp, #104]	@ 0x68
 800e252:	4654      	mov	r4, sl
 800e254:	2205      	movs	r2, #5
 800e256:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e25a:	4853      	ldr	r0, [pc, #332]	@ (800e3a8 <_vfiprintf_r+0x21c>)
 800e25c:	f7fe f949 	bl	800c4f2 <memchr>
 800e260:	9a04      	ldr	r2, [sp, #16]
 800e262:	b9d8      	cbnz	r0, 800e29c <_vfiprintf_r+0x110>
 800e264:	06d1      	lsls	r1, r2, #27
 800e266:	bf44      	itt	mi
 800e268:	2320      	movmi	r3, #32
 800e26a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e26e:	0713      	lsls	r3, r2, #28
 800e270:	bf44      	itt	mi
 800e272:	232b      	movmi	r3, #43	@ 0x2b
 800e274:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e278:	f89a 3000 	ldrb.w	r3, [sl]
 800e27c:	2b2a      	cmp	r3, #42	@ 0x2a
 800e27e:	d015      	beq.n	800e2ac <_vfiprintf_r+0x120>
 800e280:	4654      	mov	r4, sl
 800e282:	2000      	movs	r0, #0
 800e284:	f04f 0c0a 	mov.w	ip, #10
 800e288:	9a07      	ldr	r2, [sp, #28]
 800e28a:	4621      	mov	r1, r4
 800e28c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e290:	3b30      	subs	r3, #48	@ 0x30
 800e292:	2b09      	cmp	r3, #9
 800e294:	d94b      	bls.n	800e32e <_vfiprintf_r+0x1a2>
 800e296:	b1b0      	cbz	r0, 800e2c6 <_vfiprintf_r+0x13a>
 800e298:	9207      	str	r2, [sp, #28]
 800e29a:	e014      	b.n	800e2c6 <_vfiprintf_r+0x13a>
 800e29c:	eba0 0308 	sub.w	r3, r0, r8
 800e2a0:	fa09 f303 	lsl.w	r3, r9, r3
 800e2a4:	4313      	orrs	r3, r2
 800e2a6:	46a2      	mov	sl, r4
 800e2a8:	9304      	str	r3, [sp, #16]
 800e2aa:	e7d2      	b.n	800e252 <_vfiprintf_r+0xc6>
 800e2ac:	9b03      	ldr	r3, [sp, #12]
 800e2ae:	1d19      	adds	r1, r3, #4
 800e2b0:	681b      	ldr	r3, [r3, #0]
 800e2b2:	9103      	str	r1, [sp, #12]
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	bfbb      	ittet	lt
 800e2b8:	425b      	neglt	r3, r3
 800e2ba:	f042 0202 	orrlt.w	r2, r2, #2
 800e2be:	9307      	strge	r3, [sp, #28]
 800e2c0:	9307      	strlt	r3, [sp, #28]
 800e2c2:	bfb8      	it	lt
 800e2c4:	9204      	strlt	r2, [sp, #16]
 800e2c6:	7823      	ldrb	r3, [r4, #0]
 800e2c8:	2b2e      	cmp	r3, #46	@ 0x2e
 800e2ca:	d10a      	bne.n	800e2e2 <_vfiprintf_r+0x156>
 800e2cc:	7863      	ldrb	r3, [r4, #1]
 800e2ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800e2d0:	d132      	bne.n	800e338 <_vfiprintf_r+0x1ac>
 800e2d2:	9b03      	ldr	r3, [sp, #12]
 800e2d4:	3402      	adds	r4, #2
 800e2d6:	1d1a      	adds	r2, r3, #4
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	9203      	str	r2, [sp, #12]
 800e2dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e2e0:	9305      	str	r3, [sp, #20]
 800e2e2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800e3ac <_vfiprintf_r+0x220>
 800e2e6:	2203      	movs	r2, #3
 800e2e8:	4650      	mov	r0, sl
 800e2ea:	7821      	ldrb	r1, [r4, #0]
 800e2ec:	f7fe f901 	bl	800c4f2 <memchr>
 800e2f0:	b138      	cbz	r0, 800e302 <_vfiprintf_r+0x176>
 800e2f2:	2240      	movs	r2, #64	@ 0x40
 800e2f4:	9b04      	ldr	r3, [sp, #16]
 800e2f6:	eba0 000a 	sub.w	r0, r0, sl
 800e2fa:	4082      	lsls	r2, r0
 800e2fc:	4313      	orrs	r3, r2
 800e2fe:	3401      	adds	r4, #1
 800e300:	9304      	str	r3, [sp, #16]
 800e302:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e306:	2206      	movs	r2, #6
 800e308:	4829      	ldr	r0, [pc, #164]	@ (800e3b0 <_vfiprintf_r+0x224>)
 800e30a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e30e:	f7fe f8f0 	bl	800c4f2 <memchr>
 800e312:	2800      	cmp	r0, #0
 800e314:	d03f      	beq.n	800e396 <_vfiprintf_r+0x20a>
 800e316:	4b27      	ldr	r3, [pc, #156]	@ (800e3b4 <_vfiprintf_r+0x228>)
 800e318:	bb1b      	cbnz	r3, 800e362 <_vfiprintf_r+0x1d6>
 800e31a:	9b03      	ldr	r3, [sp, #12]
 800e31c:	3307      	adds	r3, #7
 800e31e:	f023 0307 	bic.w	r3, r3, #7
 800e322:	3308      	adds	r3, #8
 800e324:	9303      	str	r3, [sp, #12]
 800e326:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e328:	443b      	add	r3, r7
 800e32a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e32c:	e76a      	b.n	800e204 <_vfiprintf_r+0x78>
 800e32e:	460c      	mov	r4, r1
 800e330:	2001      	movs	r0, #1
 800e332:	fb0c 3202 	mla	r2, ip, r2, r3
 800e336:	e7a8      	b.n	800e28a <_vfiprintf_r+0xfe>
 800e338:	2300      	movs	r3, #0
 800e33a:	f04f 0c0a 	mov.w	ip, #10
 800e33e:	4619      	mov	r1, r3
 800e340:	3401      	adds	r4, #1
 800e342:	9305      	str	r3, [sp, #20]
 800e344:	4620      	mov	r0, r4
 800e346:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e34a:	3a30      	subs	r2, #48	@ 0x30
 800e34c:	2a09      	cmp	r2, #9
 800e34e:	d903      	bls.n	800e358 <_vfiprintf_r+0x1cc>
 800e350:	2b00      	cmp	r3, #0
 800e352:	d0c6      	beq.n	800e2e2 <_vfiprintf_r+0x156>
 800e354:	9105      	str	r1, [sp, #20]
 800e356:	e7c4      	b.n	800e2e2 <_vfiprintf_r+0x156>
 800e358:	4604      	mov	r4, r0
 800e35a:	2301      	movs	r3, #1
 800e35c:	fb0c 2101 	mla	r1, ip, r1, r2
 800e360:	e7f0      	b.n	800e344 <_vfiprintf_r+0x1b8>
 800e362:	ab03      	add	r3, sp, #12
 800e364:	9300      	str	r3, [sp, #0]
 800e366:	462a      	mov	r2, r5
 800e368:	4630      	mov	r0, r6
 800e36a:	4b13      	ldr	r3, [pc, #76]	@ (800e3b8 <_vfiprintf_r+0x22c>)
 800e36c:	a904      	add	r1, sp, #16
 800e36e:	f7fd fa09 	bl	800b784 <_printf_float>
 800e372:	4607      	mov	r7, r0
 800e374:	1c78      	adds	r0, r7, #1
 800e376:	d1d6      	bne.n	800e326 <_vfiprintf_r+0x19a>
 800e378:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e37a:	07d9      	lsls	r1, r3, #31
 800e37c:	d405      	bmi.n	800e38a <_vfiprintf_r+0x1fe>
 800e37e:	89ab      	ldrh	r3, [r5, #12]
 800e380:	059a      	lsls	r2, r3, #22
 800e382:	d402      	bmi.n	800e38a <_vfiprintf_r+0x1fe>
 800e384:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e386:	f7fe f8b3 	bl	800c4f0 <__retarget_lock_release_recursive>
 800e38a:	89ab      	ldrh	r3, [r5, #12]
 800e38c:	065b      	lsls	r3, r3, #25
 800e38e:	f53f af1f 	bmi.w	800e1d0 <_vfiprintf_r+0x44>
 800e392:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e394:	e71e      	b.n	800e1d4 <_vfiprintf_r+0x48>
 800e396:	ab03      	add	r3, sp, #12
 800e398:	9300      	str	r3, [sp, #0]
 800e39a:	462a      	mov	r2, r5
 800e39c:	4630      	mov	r0, r6
 800e39e:	4b06      	ldr	r3, [pc, #24]	@ (800e3b8 <_vfiprintf_r+0x22c>)
 800e3a0:	a904      	add	r1, sp, #16
 800e3a2:	f7fd fc8d 	bl	800bcc0 <_printf_i>
 800e3a6:	e7e4      	b.n	800e372 <_vfiprintf_r+0x1e6>
 800e3a8:	0800ed41 	.word	0x0800ed41
 800e3ac:	0800ed47 	.word	0x0800ed47
 800e3b0:	0800ed4b 	.word	0x0800ed4b
 800e3b4:	0800b785 	.word	0x0800b785
 800e3b8:	0800e169 	.word	0x0800e169

0800e3bc <_raise_r>:
 800e3bc:	291f      	cmp	r1, #31
 800e3be:	b538      	push	{r3, r4, r5, lr}
 800e3c0:	4605      	mov	r5, r0
 800e3c2:	460c      	mov	r4, r1
 800e3c4:	d904      	bls.n	800e3d0 <_raise_r+0x14>
 800e3c6:	2316      	movs	r3, #22
 800e3c8:	6003      	str	r3, [r0, #0]
 800e3ca:	f04f 30ff 	mov.w	r0, #4294967295
 800e3ce:	bd38      	pop	{r3, r4, r5, pc}
 800e3d0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e3d2:	b112      	cbz	r2, 800e3da <_raise_r+0x1e>
 800e3d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e3d8:	b94b      	cbnz	r3, 800e3ee <_raise_r+0x32>
 800e3da:	4628      	mov	r0, r5
 800e3dc:	f000 f830 	bl	800e440 <_getpid_r>
 800e3e0:	4622      	mov	r2, r4
 800e3e2:	4601      	mov	r1, r0
 800e3e4:	4628      	mov	r0, r5
 800e3e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e3ea:	f000 b817 	b.w	800e41c <_kill_r>
 800e3ee:	2b01      	cmp	r3, #1
 800e3f0:	d00a      	beq.n	800e408 <_raise_r+0x4c>
 800e3f2:	1c59      	adds	r1, r3, #1
 800e3f4:	d103      	bne.n	800e3fe <_raise_r+0x42>
 800e3f6:	2316      	movs	r3, #22
 800e3f8:	6003      	str	r3, [r0, #0]
 800e3fa:	2001      	movs	r0, #1
 800e3fc:	e7e7      	b.n	800e3ce <_raise_r+0x12>
 800e3fe:	2100      	movs	r1, #0
 800e400:	4620      	mov	r0, r4
 800e402:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e406:	4798      	blx	r3
 800e408:	2000      	movs	r0, #0
 800e40a:	e7e0      	b.n	800e3ce <_raise_r+0x12>

0800e40c <raise>:
 800e40c:	4b02      	ldr	r3, [pc, #8]	@ (800e418 <raise+0xc>)
 800e40e:	4601      	mov	r1, r0
 800e410:	6818      	ldr	r0, [r3, #0]
 800e412:	f7ff bfd3 	b.w	800e3bc <_raise_r>
 800e416:	bf00      	nop
 800e418:	2000005c 	.word	0x2000005c

0800e41c <_kill_r>:
 800e41c:	b538      	push	{r3, r4, r5, lr}
 800e41e:	2300      	movs	r3, #0
 800e420:	4d06      	ldr	r5, [pc, #24]	@ (800e43c <_kill_r+0x20>)
 800e422:	4604      	mov	r4, r0
 800e424:	4608      	mov	r0, r1
 800e426:	4611      	mov	r1, r2
 800e428:	602b      	str	r3, [r5, #0]
 800e42a:	f7f7 f96c 	bl	8005706 <_kill>
 800e42e:	1c43      	adds	r3, r0, #1
 800e430:	d102      	bne.n	800e438 <_kill_r+0x1c>
 800e432:	682b      	ldr	r3, [r5, #0]
 800e434:	b103      	cbz	r3, 800e438 <_kill_r+0x1c>
 800e436:	6023      	str	r3, [r4, #0]
 800e438:	bd38      	pop	{r3, r4, r5, pc}
 800e43a:	bf00      	nop
 800e43c:	200007e4 	.word	0x200007e4

0800e440 <_getpid_r>:
 800e440:	f7f7 b95a 	b.w	80056f8 <_getpid>

0800e444 <sqrtf>:
 800e444:	b538      	push	{r3, r4, r5, lr}
 800e446:	4605      	mov	r5, r0
 800e448:	f000 f816 	bl	800e478 <__ieee754_sqrtf>
 800e44c:	4629      	mov	r1, r5
 800e44e:	4604      	mov	r4, r0
 800e450:	4628      	mov	r0, r5
 800e452:	f7f2 fdf7 	bl	8001044 <__aeabi_fcmpun>
 800e456:	b968      	cbnz	r0, 800e474 <sqrtf+0x30>
 800e458:	2100      	movs	r1, #0
 800e45a:	4628      	mov	r0, r5
 800e45c:	f7f2 fdca 	bl	8000ff4 <__aeabi_fcmplt>
 800e460:	b140      	cbz	r0, 800e474 <sqrtf+0x30>
 800e462:	f7fe f819 	bl	800c498 <__errno>
 800e466:	2321      	movs	r3, #33	@ 0x21
 800e468:	2100      	movs	r1, #0
 800e46a:	6003      	str	r3, [r0, #0]
 800e46c:	4608      	mov	r0, r1
 800e46e:	f7f2 fcd7 	bl	8000e20 <__aeabi_fdiv>
 800e472:	4604      	mov	r4, r0
 800e474:	4620      	mov	r0, r4
 800e476:	bd38      	pop	{r3, r4, r5, pc}

0800e478 <__ieee754_sqrtf>:
 800e478:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 800e47c:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800e480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e484:	4603      	mov	r3, r0
 800e486:	4604      	mov	r4, r0
 800e488:	d30a      	bcc.n	800e4a0 <__ieee754_sqrtf+0x28>
 800e48a:	4601      	mov	r1, r0
 800e48c:	f7f2 fc14 	bl	8000cb8 <__aeabi_fmul>
 800e490:	4601      	mov	r1, r0
 800e492:	4620      	mov	r0, r4
 800e494:	f7f2 fb08 	bl	8000aa8 <__addsf3>
 800e498:	4604      	mov	r4, r0
 800e49a:	4620      	mov	r0, r4
 800e49c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4a0:	2a00      	cmp	r2, #0
 800e4a2:	d0fa      	beq.n	800e49a <__ieee754_sqrtf+0x22>
 800e4a4:	2800      	cmp	r0, #0
 800e4a6:	da06      	bge.n	800e4b6 <__ieee754_sqrtf+0x3e>
 800e4a8:	4601      	mov	r1, r0
 800e4aa:	f7f2 fafb 	bl	8000aa4 <__aeabi_fsub>
 800e4ae:	4601      	mov	r1, r0
 800e4b0:	f7f2 fcb6 	bl	8000e20 <__aeabi_fdiv>
 800e4b4:	e7f0      	b.n	800e498 <__ieee754_sqrtf+0x20>
 800e4b6:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 800e4ba:	d03c      	beq.n	800e536 <__ieee754_sqrtf+0xbe>
 800e4bc:	15c2      	asrs	r2, r0, #23
 800e4be:	2400      	movs	r4, #0
 800e4c0:	2019      	movs	r0, #25
 800e4c2:	4626      	mov	r6, r4
 800e4c4:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 800e4c8:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800e4cc:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 800e4d0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800e4d4:	07d2      	lsls	r2, r2, #31
 800e4d6:	bf58      	it	pl
 800e4d8:	005b      	lslpl	r3, r3, #1
 800e4da:	106d      	asrs	r5, r5, #1
 800e4dc:	005b      	lsls	r3, r3, #1
 800e4de:	1872      	adds	r2, r6, r1
 800e4e0:	429a      	cmp	r2, r3
 800e4e2:	bfcf      	iteee	gt
 800e4e4:	461a      	movgt	r2, r3
 800e4e6:	1856      	addle	r6, r2, r1
 800e4e8:	1864      	addle	r4, r4, r1
 800e4ea:	1a9a      	suble	r2, r3, r2
 800e4ec:	3801      	subs	r0, #1
 800e4ee:	ea4f 0342 	mov.w	r3, r2, lsl #1
 800e4f2:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800e4f6:	d1f2      	bne.n	800e4de <__ieee754_sqrtf+0x66>
 800e4f8:	b1ba      	cbz	r2, 800e52a <__ieee754_sqrtf+0xb2>
 800e4fa:	4e15      	ldr	r6, [pc, #84]	@ (800e550 <__ieee754_sqrtf+0xd8>)
 800e4fc:	4f15      	ldr	r7, [pc, #84]	@ (800e554 <__ieee754_sqrtf+0xdc>)
 800e4fe:	6830      	ldr	r0, [r6, #0]
 800e500:	6839      	ldr	r1, [r7, #0]
 800e502:	f7f2 facf 	bl	8000aa4 <__aeabi_fsub>
 800e506:	f8d6 8000 	ldr.w	r8, [r6]
 800e50a:	4601      	mov	r1, r0
 800e50c:	4640      	mov	r0, r8
 800e50e:	f7f2 fd7b 	bl	8001008 <__aeabi_fcmple>
 800e512:	b150      	cbz	r0, 800e52a <__ieee754_sqrtf+0xb2>
 800e514:	6830      	ldr	r0, [r6, #0]
 800e516:	6839      	ldr	r1, [r7, #0]
 800e518:	f7f2 fac6 	bl	8000aa8 <__addsf3>
 800e51c:	6836      	ldr	r6, [r6, #0]
 800e51e:	4601      	mov	r1, r0
 800e520:	4630      	mov	r0, r6
 800e522:	f7f2 fd67 	bl	8000ff4 <__aeabi_fcmplt>
 800e526:	b170      	cbz	r0, 800e546 <__ieee754_sqrtf+0xce>
 800e528:	3402      	adds	r4, #2
 800e52a:	1064      	asrs	r4, r4, #1
 800e52c:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 800e530:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 800e534:	e7b1      	b.n	800e49a <__ieee754_sqrtf+0x22>
 800e536:	005b      	lsls	r3, r3, #1
 800e538:	0218      	lsls	r0, r3, #8
 800e53a:	460a      	mov	r2, r1
 800e53c:	f101 0101 	add.w	r1, r1, #1
 800e540:	d5f9      	bpl.n	800e536 <__ieee754_sqrtf+0xbe>
 800e542:	4252      	negs	r2, r2
 800e544:	e7bb      	b.n	800e4be <__ieee754_sqrtf+0x46>
 800e546:	3401      	adds	r4, #1
 800e548:	f024 0401 	bic.w	r4, r4, #1
 800e54c:	e7ed      	b.n	800e52a <__ieee754_sqrtf+0xb2>
 800e54e:	bf00      	nop
 800e550:	0800ee9c 	.word	0x0800ee9c
 800e554:	0800ee98 	.word	0x0800ee98

0800e558 <_init>:
 800e558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e55a:	bf00      	nop
 800e55c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e55e:	bc08      	pop	{r3}
 800e560:	469e      	mov	lr, r3
 800e562:	4770      	bx	lr

0800e564 <_fini>:
 800e564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e566:	bf00      	nop
 800e568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e56a:	bc08      	pop	{r3}
 800e56c:	469e      	mov	lr, r3
 800e56e:	4770      	bx	lr
