Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec 15 00:19:21 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.565ns  (required time - arrival time)
  Source:                 mvg/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_blue/tally_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.749ns  (logic 4.427ns (26.431%)  route 12.322ns (73.569%))
  Logic Levels:           18  (CARRY4=5 LUT3=3 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 11.405 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  mhdmicw/clkout1_buf/O
                         net (fo=169, unplaced)       0.800    -1.388    mvg/clk_pixel
                         FDRE                                         r  mvg/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.932 r  mvg/hcount_out_reg[4]/Q
                         net (fo=52, unplaced)        1.066     0.134    myWord/letter9/hcount_out[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     0.831 r  myWord/letter9/p_1_out_inferred__2/i__carry/CO[3]
                         net (fo=1, unplaced)         0.009     0.840    myWord/letter9/p_1_out_inferred__2/i__carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.954 r  myWord/letter9/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     0.954    myWord/letter9/p_1_out_inferred__2/i__carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     1.132 f  myWord/letter9/p_1_out_inferred__2/i__carry__1/CO[1]
                         net (fo=1, unplaced)         0.611     1.743    mvg/tmds_out[1]_i_19_2[0]
                         LUT5 (Prop_lut5_I0_O)        0.332     2.075 r  mvg/tmds_out[1]_i_47/O
                         net (fo=5, unplaced)         0.930     3.005    mvg/myWord/blue_out9[4]
                         LUT3 (Prop_lut3_I0_O)        0.124     3.129 r  mvg/tmds_out[1]_i_25/O
                         net (fo=39, unplaced)        0.715     3.844    mvg/tmds_out[1]_i_25_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554     4.398 r  mvg/tmds_out_reg[1]_i_13/O[2]
                         net (fo=3, unplaced)         0.923     5.321    mvg/tmds_out_reg[1]_i_13_n_5
                         LUT3 (Prop_lut3_I0_O)        0.301     5.622 r  mvg/tmds_out[1]_i_12/O
                         net (fo=3, unplaced)         0.467     6.089    mvg/tmds_out[1]_i_12_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     6.213 r  mvg/tmds_out[1]_i_3/O
                         net (fo=2, unplaced)         0.460     6.673    mvg/tmds_out[1]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.797 r  mvg/tmds_out[1]_i_7/O
                         net (fo=1, unplaced)         0.000     6.797    mvg/tmds_out[1]_i_7_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.045 r  mvg/tmds_out_reg[1]_i_2/O[3]
                         net (fo=8, unplaced)         0.656     7.701    mvg/img_blue[3]
                         LUT6 (Prop_lut6_I5_O)        0.307     8.008 r  mvg/tmds_out[7]_i_6/O
                         net (fo=6, unplaced)         0.934     8.942    mvg/tmds_out[7]_i_6_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     9.066 r  mvg/tally[3]_i_24/O
                         net (fo=3, unplaced)         0.920     9.986    mvg/tally[3]_i_24_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    10.110 r  mvg/tally[3]_i_16/O
                         net (fo=1, unplaced)         0.902    11.012    mvg/tally[3]_i_16_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    11.136 r  mvg/tally[3]_i_7__1/O
                         net (fo=28, unplaced)        0.970    12.106    mvg/tally[3]_i_7__1_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    12.230 f  mvg/tally[4]_i_14__0/O
                         net (fo=15, unplaced)        0.955    13.185    mvg/tally[4]_i_14__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    13.309 f  mvg/tally[4]_i_16__1/O
                         net (fo=1, unplaced)         0.902    14.211    mvg/tally[4]_i_16__1_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124    14.335 r  mvg/tally[4]_i_4__0/O
                         net (fo=1, unplaced)         0.902    15.237    mvg/tally[4]_i_4__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    15.361 r  mvg/tally[4]_i_1__0/O
                         net (fo=1, unplaced)         0.000    15.361    tmds_blue/D[3]
                         FDRE                                         r  tmds_blue/tally_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.899 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.659    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    10.750 r  mhdmicw/clkout1_buf/O
                         net (fo=169, unplaced)       0.655    11.405    tmds_blue/clk_pixel
                         FDRE                                         r  tmds_blue/tally_reg[4]/C
                         clock pessimism              0.530    11.935    
                         clock uncertainty           -0.168    11.767    
                         FDRE (Setup_fdre_C_D)        0.029    11.796    tmds_blue/tally_reg[4]
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                 -3.565    




