ila_0.v,verilog,xil_defaultlib,../../../../FPGA_CPU_32_DDR.gen/sources_1/ip/ila_0_1/sim/ila_0.v,incdir="../../../../FPGA_CPU_32_DDR.gen/sources_1/ip/ila_0_1/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
