

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Thu Apr 18 18:47:22 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     8                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    11                           	psect	text0,global,reloc=2,class=CODE,delta=1
    12                           	psect	text1,global,reloc=2,class=CODE,delta=1
    13                           	psect	text2,global,reloc=2,class=CODE,delta=1
    14                           	psect	text3,global,reloc=2,class=CODE,delta=1
    15                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    16                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    17                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    18                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    19   000000                     
    20                           ; Generated 17/10/2023 GMT
    21                           ; 
    22                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    23                           ; All rights reserved.
    24                           ; 
    25                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    26                           ; 
    27                           ; Redistribution and use in source and binary forms, with or without modification, are
    28                           ; permitted provided that the following conditions are met:
    29                           ; 
    30                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    31                           ;        conditions and the following disclaimer.
    32                           ; 
    33                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    34                           ;        of conditions and the following disclaimer in the documentation and/or other
    35                           ;        materials provided with the distribution. Publication is not required when
    36                           ;        this file is used in an embedded application.
    37                           ; 
    38                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    39                           ;        software without specific prior written permission.
    40                           ; 
    41                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    42                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    43                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    44                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    45                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    46                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    47                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    48                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    49                           ; 
    50                           ; 
    51                           ; Code-generator required, PIC18F4620 Definitions
    52                           ; 
    53                           ; SFR Addresses
    54   000000                     
    55                           	psect	idataCOMRAM
    56   001304                     __pidataCOMRAM:
    57                           	callstack 0
    58                           
    59                           ;initializer for _port_registers
    60   001304  80                 	db	128
    61   001305  0F                 	db	15
    62   001306  81                 	db	129
    63   001307  0F                 	db	15
    64   001308  82                 	db	130
    65   001309  0F                 	db	15
    66   00130A  83                 	db	131
    67   00130B  0F                 	db	15
    68   00130C  84                 	db	132
    69   00130D  0F                 	db	15
    70                           
    71                           ;initializer for _lat_registers
    72   00130E  89                 	db	137
    73   00130F  0F                 	db	15
    74   001310  8A                 	db	138
    75   001311  0F                 	db	15
    76   001312  8B                 	db	139
    77   001313  0F                 	db	15
    78   001314  8C                 	db	140
    79   001315  0F                 	db	15
    80   001316  8D                 	db	141
    81   001317  0F                 	db	15
    82                           
    83                           ;initializer for _tris_registers
    84   001318  92                 	db	146
    85   001319  0F                 	db	15
    86   00131A  93                 	db	147
    87   00131B  0F                 	db	15
    88   00131C  94                 	db	148
    89   00131D  0F                 	db	15
    90   00131E  95                 	db	149
    91   00131F  0F                 	db	15
    92   001320  96                 	db	150
    93   001321  0F                 	db	15
    94                           
    95                           ;initializer for _green_led
    96   001322  92                 	db	146
    97                           
    98                           ;initializer for _yellow_led
    99   001323  8A                 	db	138
   100                           
   101                           ;initializer for _red_led
   102   001324  82                 	db	130
   103                           
   104                           	psect	nvCOMRAM
   105   000031                     __pnvCOMRAM:
   106                           	callstack 0
   107   000031                     _retVal:
   108                           	callstack 0
   109   000031                     	ds	1
   110   000000                     _PORTE	set	3972
   111   000000                     _PORTD	set	3971
   112   000000                     _PORTC	set	3970
   113   000000                     _PORTB	set	3969
   114   000000                     _PORTA	set	3968
   115   000000                     _LATA	set	3977
   116   000000                     _TRISA	set	3986
   117   000000                     _TRISE	set	3990
   118   000000                     _TRISD	set	3989
   119   000000                     _TRISC	set	3988
   120   000000                     _TRISB	set	3987
   121   000000                     _LATE	set	3981
   122   000000                     _LATD	set	3980
   123   000000                     _LATC	set	3979
   124   000000                     _LATB	set	3978
   125                           
   126                           ; #config settings
   127                           
   128                           	psect	cinit
   129   0012D0                     __pcinit:
   130                           	callstack 0
   131   0012D0                     start_initialization:
   132                           	callstack 0
   133   0012D0                     __initialization:
   134                           	callstack 0
   135                           
   136                           ; Initialize objects allocated to COMRAM (33 bytes)
   137                           ; load TBLPTR registers with __pidataCOMRAM
   138   0012D0  0E04               	movlw	low __pidataCOMRAM
   139   0012D2  6EF6               	movwf	tblptrl,c
   140   0012D4  0E13               	movlw	high __pidataCOMRAM
   141   0012D6  6EF7               	movwf	tblptrh,c
   142   0012D8  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   143   0012DA  6EF8               	movwf	tblptru,c
   144   0012DC  EE00  F001         	lfsr	0,__pdataCOMRAM
   145   0012E0  EE10 F021          	lfsr	1,33
   146   0012E4                     copy_data0:
   147   0012E4  0009               	tblrd		*+
   148   0012E6  CFF5 FFEE          	movff	tablat,postinc0
   149   0012EA  50E5               	movf	postdec1,w,c
   150   0012EC  50E1               	movf	fsr1l,w,c
   151   0012EE  E1FA               	bnz	copy_data0
   152                           
   153                           ; Clear objects allocated to COMRAM (5 bytes)
   154   0012F0  6A30               	clrf	(__pbssCOMRAM+4)& (0+255),c
   155   0012F2  6A2F               	clrf	(__pbssCOMRAM+3)& (0+255),c
   156   0012F4  6A2E               	clrf	(__pbssCOMRAM+2)& (0+255),c
   157   0012F6  6A2D               	clrf	(__pbssCOMRAM+1)& (0+255),c
   158   0012F8  6A2C               	clrf	__pbssCOMRAM& (0+255),c
   159   0012FA                     end_of_initialization:
   160                           	callstack 0
   161   0012FA                     __end_of__initialization:
   162                           	callstack 0
   163   0012FA  0E00               	movlw	low (__Lmediumconst shr (0+16))
   164   0012FC  6EF8               	movwf	tblptru,c
   165   0012FE  0100               	movlb	0
   166   001300  EF16  F009         	goto	_main	;jump to C main() function
   167                           
   168                           	psect	bssCOMRAM
   169   00002C                     __pbssCOMRAM:
   170                           	callstack 0
   171   00002C                     _led_st:
   172                           	callstack 0
   173   00002C                     	ds	1
   174   00002D                     led_turn_toggle@F2922:
   175                           	callstack 0
   176   00002D                     	ds	1
   177   00002E                     led_turn_off@F2917:
   178                           	callstack 0
   179   00002E                     	ds	1
   180   00002F                     led_turn_on@F2912:
   181                           	callstack 0
   182   00002F                     	ds	1
   183   000030                     led_initialize@F2907:
   184                           	callstack 0
   185   000030                     	ds	1
   186                           
   187                           	psect	dataCOMRAM
   188   000001                     __pdataCOMRAM:
   189                           	callstack 0
   190   000001                     _port_registers:
   191                           	callstack 0
   192   000001                     	ds	10
   193   00000B                     _lat_registers:
   194                           	callstack 0
   195   00000B                     	ds	10
   196   000015                     _tris_registers:
   197                           	callstack 0
   198   000015                     	ds	10
   199   00001F                     _green_led:
   200                           	callstack 0
   201   00001F                     	ds	1
   202   000020                     _yellow_led:
   203                           	callstack 0
   204   000020                     	ds	1
   205   000021                     _red_led:
   206                           	callstack 0
   207   000021                     	ds	1
   208                           
   209                           	psect	cstackCOMRAM
   210   000022                     __pcstackCOMRAM:
   211                           	callstack 0
   212   000022                     gpio_pin_direction_intialize@_pin_config:
   213                           	callstack 0
   214   000022                     gpio_pin_write_logic@_pin_config:
   215                           	callstack 0
   216                           
   217                           ; 1 bytes @ 0x0
   218   000022                     	ds	1
   219   000023                     ??_gpio_pin_direction_intialize:
   220   000023                     gpio_pin_write_logic@logic:
   221                           	callstack 0
   222                           
   223                           ; 1 bytes @ 0x1
   224   000023                     	ds	1
   225   000024                     ??_gpio_pin_write_logic:
   226                           
   227                           ; 1 bytes @ 0x2
   228   000024                     	ds	4
   229   000028                     gpio_pin_direction_intialize@retVal:
   230                           	callstack 0
   231                           
   232                           ; 1 bytes @ 0x6
   233   000028                     	ds	1
   234   000029                     gpio_pin_write_logic@retVal:
   235                           	callstack 0
   236   000029                     application_initalize@retVal:
   237                           	callstack 0
   238                           
   239                           ; 1 bytes @ 0x7
   240   000029                     	ds	1
   241   00002A                     ??_main:
   242                           
   243                           ; 1 bytes @ 0x8
   244   00002A                     	ds	2
   245                           
   246 ;;
   247 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   248 ;;
   249 ;; *************** function _main *****************
   250 ;; Defined at:
   251 ;;		line 37 in file "Application.c"
   252 ;; Parameters:    Size  Location     Type
   253 ;;		None
   254 ;; Auto vars:     Size  Location     Type
   255 ;;		None
   256 ;; Return value:  Size  Location     Type
   257 ;;                  2  173[None  ] int 
   258 ;; Registers used:
   259 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   260 ;; Tracked objects:
   261 ;;		On entry : 0/0
   262 ;;		On exit  : 0/0
   263 ;;		Unchanged: 0/0
   264 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   265 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   266 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   267 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   268 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   269 ;;Total ram usage:        2 bytes
   270 ;; Hardware stack levels required when called: 2
   271 ;; This function calls:
   272 ;;		_application_initalize
   273 ;;		_gpio_pin_write_logic
   274 ;; This function is called by:
   275 ;;		Startup code after reset
   276 ;; This function uses a non-reentrant model
   277 ;;
   278                           
   279                           	psect	text0
   280   00122C                     __ptext0:
   281                           	callstack 0
   282   00122C                     _main:
   283                           	callstack 29
   284   00122C                     
   285                           ;Application.c: 39:     retVal = application_initalize();
   286   00122C  EC93  F009         	call	_application_initalize	;wreg free
   287   001230  6E31               	movwf	_retVal^0,c
   288   001232                     l174:
   289                           
   290                           ;Application.c: 42:     {;Application.c: 43:         retVal = gpio_pin_write_logic(&gree
      +                          n_led, GPIO_LOW);
   291   001232  0E1F               	movlw	low _green_led
   292   001234  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   293   001236  0E00               	movlw	0
   294   001238  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   295   00123A  EC8C  F008         	call	_gpio_pin_write_logic	;wreg free
   296   00123E  6E31               	movwf	_retVal^0,c
   297                           
   298                           ;Application.c: 44:         retVal = gpio_pin_write_logic(&red_led, GPIO_HIGH);
   299   001240  0E21               	movlw	low _red_led
   300   001242  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   301   001244  0E01               	movlw	1
   302   001246  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   303   001248  EC8C  F008         	call	_gpio_pin_write_logic	;wreg free
   304   00124C  6E31               	movwf	_retVal^0,c
   305   00124E                     
   306                           ;Application.c: 45:         _delay((unsigned long)((1000)*(4000000UL/4000.0)));
   307   00124E  0E06               	movlw	6
   308   001250  6E2B               	movwf	(??_main+1)^0,c
   309   001252  0E13               	movlw	19
   310   001254  6E2A               	movwf	??_main^0,c
   311   001256  0EAE               	movlw	174
   312   001258                     u557:
   313   001258  2EE8               	decfsz	wreg,f,c
   314   00125A  D7FE               	bra	u557
   315   00125C  2E2A               	decfsz	??_main^0,f,c
   316   00125E  D7FC               	bra	u557
   317   001260  2E2B               	decfsz	(??_main+1)^0,f,c
   318   001262  D7FA               	bra	u557
   319   001264                     
   320                           ;Application.c: 48:         retVal = gpio_pin_write_logic(&red_led, GPIO_LOW);
   321   001264  0E21               	movlw	low _red_led
   322   001266  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   323   001268  0E00               	movlw	0
   324   00126A  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   325   00126C  EC8C  F008         	call	_gpio_pin_write_logic	;wreg free
   326   001270  6E31               	movwf	_retVal^0,c
   327   001272                     
   328                           ;Application.c: 49:         retVal = gpio_pin_write_logic(&yellow_led, GPIO_HIGH);
   329   001272  0E20               	movlw	low _yellow_led
   330   001274  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   331   001276  0E01               	movlw	1
   332   001278  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   333   00127A  EC8C  F008         	call	_gpio_pin_write_logic	;wreg free
   334   00127E  6E31               	movwf	_retVal^0,c
   335   001280                     
   336                           ;Application.c: 50:         _delay((unsigned long)((1000)*(4000000UL/4000.0)));
   337   001280  0E06               	movlw	6
   338   001282  6E2B               	movwf	(??_main+1)^0,c
   339   001284  0E13               	movlw	19
   340   001286  6E2A               	movwf	??_main^0,c
   341   001288  0EAE               	movlw	174
   342   00128A                     u567:
   343   00128A  2EE8               	decfsz	wreg,f,c
   344   00128C  D7FE               	bra	u567
   345   00128E  2E2A               	decfsz	??_main^0,f,c
   346   001290  D7FC               	bra	u567
   347   001292  2E2B               	decfsz	(??_main+1)^0,f,c
   348   001294  D7FA               	bra	u567
   349                           
   350                           ;Application.c: 53:         retVal = gpio_pin_write_logic(&yellow_led, GPIO_LOW);
   351   001296  0E20               	movlw	low _yellow_led
   352   001298  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   353   00129A  0E00               	movlw	0
   354   00129C  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   355   00129E  EC8C  F008         	call	_gpio_pin_write_logic	;wreg free
   356   0012A2  6E31               	movwf	_retVal^0,c
   357                           
   358                           ;Application.c: 54:         retVal = gpio_pin_write_logic(&green_led, GPIO_HIGH);
   359   0012A4  0E1F               	movlw	low _green_led
   360   0012A6  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   361   0012A8  0E01               	movlw	1
   362   0012AA  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   363   0012AC  EC8C  F008         	call	_gpio_pin_write_logic	;wreg free
   364   0012B0  6E31               	movwf	_retVal^0,c
   365   0012B2                     
   366                           ;Application.c: 55:         _delay((unsigned long)((1000)*(4000000UL/4000.0)));
   367   0012B2  0E06               	movlw	6
   368   0012B4  6E2B               	movwf	(??_main+1)^0,c
   369   0012B6  0E13               	movlw	19
   370   0012B8  6E2A               	movwf	??_main^0,c
   371   0012BA  0EAE               	movlw	174
   372   0012BC                     u577:
   373   0012BC  2EE8               	decfsz	wreg,f,c
   374   0012BE  D7FE               	bra	u577
   375   0012C0  2E2A               	decfsz	??_main^0,f,c
   376   0012C2  D7FC               	bra	u577
   377   0012C4  2E2B               	decfsz	(??_main+1)^0,f,c
   378   0012C6  D7FA               	bra	u577
   379   0012C8  EF19  F009         	goto	l174
   380   0012CC  EF00  F000         	goto	start
   381   0012D0                     __end_of_main:
   382                           	callstack 0
   383                           
   384 ;; *************** function _gpio_pin_write_logic *****************
   385 ;; Defined at:
   386 ;;		line 86 in file "MCAL_Layer/GPIO/hal_gpio.c"
   387 ;; Parameters:    Size  Location     Type
   388 ;;  _pin_config     1    0[COMRAM] PTR const struct .
   389 ;;		 -> yellow_led(1), red_led(1), green_led(1), led_turn_off@pin_obj(1), 
   390 ;;		 -> led_turn_on@pin_obj(1), led_initialize@pin_obj(1), 
   391 ;;  logic           1    1[COMRAM] enum E2837
   392 ;; Auto vars:     Size  Location     Type
   393 ;;  retVal          1    7[COMRAM] unsigned char 
   394 ;; Return value:  Size  Location     Type
   395 ;;                  1    wreg      unsigned char 
   396 ;; Registers used:
   397 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   398 ;; Tracked objects:
   399 ;;		On entry : 0/0
   400 ;;		On exit  : 0/0
   401 ;;		Unchanged: 0/0
   402 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   403 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   404 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   405 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   406 ;;      Totals:         8       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   407 ;;Total ram usage:        8 bytes
   408 ;; Hardware stack levels used: 1
   409 ;; This function calls:
   410 ;;		Nothing
   411 ;; This function is called by:
   412 ;;		_main
   413 ;;		_led_turn_on
   414 ;;		_led_turn_off
   415 ;;		_gpio_pin_intialize
   416 ;; This function uses a non-reentrant model
   417 ;;
   418                           
   419                           	psect	text1
   420   001118                     __ptext1:
   421                           	callstack 0
   422   001118                     _gpio_pin_write_logic:
   423                           	callstack 30
   424   001118                     
   425                           ;MCAL_Layer/GPIO/hal_gpio.c: 86: Std_ReturnType gpio_pin_write_logic(const pin_config_t 
      +                          *_pin_config, logic_t logic);MCAL_Layer/GPIO/hal_gpio.c: 87: {;MCAL_Layer/GPIO/hal_gpio.
      +                          c: 88:     Std_ReturnType retVal = (Std_ReturnType)0x01;
   426   001118  0E01               	movlw	1
   427   00111A  6E29               	movwf	gpio_pin_write_logic@retVal^0,c
   428                           
   429                           ;MCAL_Layer/GPIO/hal_gpio.c: 90:     if(((void*)0) != _pin_config || (_pin_config->pin <
      +                           8))
   430   00111C  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   431   00111E  A4D8               	btfss	status,2,c
   432   001120  EF94  F008         	goto	u431
   433   001124  EF96  F008         	goto	u430
   434   001128                     u431:
   435   001128  EFFF  F008         	goto	l1128
   436   00112C                     u430:
   437   00112C  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   438   00112E  6ED9               	movwf	fsr2l,c
   439   001130  6ADA               	clrf	fsr2h,c
   440   001132  30DF               	rrcf	223,w,c
   441   001134  32E8               	rrcf	wreg,f,c
   442   001136  32E8               	rrcf	wreg,f,c
   443   001138  0B07               	andlw	7
   444   00113A  6E24               	movwf	??_gpio_pin_write_logic^0,c
   445   00113C  0E08               	movlw	8
   446   00113E  6024               	cpfslt	??_gpio_pin_write_logic^0,c
   447   001140  EFA4  F008         	goto	u441
   448   001144  EFA6  F008         	goto	u440
   449   001148                     u441:
   450   001148  EFFB  F008         	goto	l1124
   451   00114C                     u440:
   452   00114C  EFFF  F008         	goto	l1128
   453   001150                     l1120:
   454                           
   455                           ;MCAL_Layer/GPIO/hal_gpio.c: 95:                 (*lat_registers[_pin_config->port] &= ~
      +                          ((uint8)1 << _pin_config->pin));
   456   001150  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   457   001152  6ED9               	movwf	fsr2l,c
   458   001154  6ADA               	clrf	fsr2h,c
   459   001156  30DF               	rrcf	223,w,c
   460   001158  32E8               	rrcf	wreg,f,c
   461   00115A  32E8               	rrcf	wreg,f,c
   462   00115C  0B07               	andlw	7
   463   00115E  6E24               	movwf	??_gpio_pin_write_logic^0,c
   464   001160  0E01               	movlw	1
   465   001162  6E25               	movwf	(??_gpio_pin_write_logic+1)^0,c
   466   001164  2A24               	incf	??_gpio_pin_write_logic^0,f,c
   467   001166  EFB7  F008         	goto	u454
   468   00116A                     u455:
   469   00116A  90D8               	bcf	status,0,c
   470   00116C  3625               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   471   00116E                     u454:
   472   00116E  2E24               	decfsz	??_gpio_pin_write_logic^0,f,c
   473   001170  EFB5  F008         	goto	u455
   474   001174  5025               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   475   001176  0AFF               	xorlw	255
   476   001178  6E26               	movwf	(??_gpio_pin_write_logic+2)^0,c
   477   00117A  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   478   00117C  6ED9               	movwf	fsr2l,c
   479   00117E  6ADA               	clrf	fsr2h,c
   480   001180  50DF               	movf	223,w,c
   481   001182  0B07               	andlw	7
   482   001184  0D02               	mullw	2
   483   001186  50F3               	movf	243,w,c
   484   001188  0F0B               	addlw	low _lat_registers
   485   00118A  6ED9               	movwf	fsr2l,c
   486   00118C  6ADA               	clrf	fsr2h,c
   487   00118E  CFDE F027          	movff	postinc2,??_gpio_pin_write_logic+3
   488   001192  CFDD F028          	movff	postdec2,??_gpio_pin_write_logic+4
   489   001196  C027  FFD9         	movff	??_gpio_pin_write_logic+3,fsr2l
   490   00119A  C028  FFDA         	movff	??_gpio_pin_write_logic+4,fsr2h
   491   00119E  5026               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   492   0011A0  16DF               	andwf	indf2,f,c
   493                           
   494                           ;MCAL_Layer/GPIO/hal_gpio.c: 96:                 break;
   495   0011A2  EF14  F009         	goto	l100
   496   0011A6                     l1122:
   497                           
   498                           ;MCAL_Layer/GPIO/hal_gpio.c: 98:                 (*lat_registers[_pin_config->port] |= (
      +                          (uint8)1 << _pin_config->pin));
   499   0011A6  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   500   0011A8  6ED9               	movwf	fsr2l,c
   501   0011AA  6ADA               	clrf	fsr2h,c
   502   0011AC  30DF               	rrcf	223,w,c
   503   0011AE  32E8               	rrcf	wreg,f,c
   504   0011B0  32E8               	rrcf	wreg,f,c
   505   0011B2  0B07               	andlw	7
   506   0011B4  6E24               	movwf	??_gpio_pin_write_logic^0,c
   507   0011B6  0E01               	movlw	1
   508   0011B8  6E25               	movwf	(??_gpio_pin_write_logic+1)^0,c
   509   0011BA  2A24               	incf	??_gpio_pin_write_logic^0,f,c
   510   0011BC  EFE2  F008         	goto	u464
   511   0011C0                     u465:
   512   0011C0  90D8               	bcf	status,0,c
   513   0011C2  3625               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   514   0011C4                     u464:
   515   0011C4  2E24               	decfsz	??_gpio_pin_write_logic^0,f,c
   516   0011C6  EFE0  F008         	goto	u465
   517   0011CA  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   518   0011CC  6ED9               	movwf	fsr2l,c
   519   0011CE  6ADA               	clrf	fsr2h,c
   520   0011D0  50DF               	movf	223,w,c
   521   0011D2  0B07               	andlw	7
   522   0011D4  0D02               	mullw	2
   523   0011D6  50F3               	movf	243,w,c
   524   0011D8  0F0B               	addlw	low _lat_registers
   525   0011DA  6ED9               	movwf	fsr2l,c
   526   0011DC  6ADA               	clrf	fsr2h,c
   527   0011DE  CFDE F026          	movff	postinc2,??_gpio_pin_write_logic+2
   528   0011E2  CFDD F027          	movff	postdec2,??_gpio_pin_write_logic+3
   529   0011E6  C026  FFD9         	movff	??_gpio_pin_write_logic+2,fsr2l
   530   0011EA  C027  FFDA         	movff	??_gpio_pin_write_logic+3,fsr2h
   531   0011EE  5025               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   532   0011F0  12DF               	iorwf	indf2,f,c
   533                           
   534                           ;MCAL_Layer/GPIO/hal_gpio.c: 99:                 break;
   535   0011F2  EF14  F009         	goto	l100
   536   0011F6                     l1124:
   537                           
   538                           ;MCAL_Layer/GPIO/hal_gpio.c: 102:                 retVal = (Std_ReturnType)0x00;
   539   0011F6  0E00               	movlw	0
   540   0011F8  6E29               	movwf	gpio_pin_write_logic@retVal^0,c
   541                           
   542                           ;MCAL_Layer/GPIO/hal_gpio.c: 103:                 break;
   543   0011FA  EF14  F009         	goto	l100
   544   0011FE                     l1128:
   545   0011FE  5023               	movf	gpio_pin_write_logic@logic^0,w,c
   546   001200  6E24               	movwf	??_gpio_pin_write_logic^0,c
   547   001202  6A25               	clrf	(??_gpio_pin_write_logic+1)^0,c
   548                           
   549                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   550                           ; Switch size 1, requested type "simple"
   551                           ; Number of cases is 1, Range of values is 0 to 0
   552                           ; switch strategies available:
   553                           ; Name         Instructions Cycles
   554                           ; simple_byte            4     3 (average)
   555                           ;	Chosen strategy is simple_byte
   556   001204  5025               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   557   001206  0A00               	xorlw	0	; case 0
   558   001208  B4D8               	btfsc	status,2,c
   559   00120A  EF09  F009         	goto	l1230
   560   00120E  EFFB  F008         	goto	l1124
   561   001212                     l1230:
   562                           
   563                           ; Switch size 1, requested type "simple"
   564                           ; Number of cases is 2, Range of values is 0 to 1
   565                           ; switch strategies available:
   566                           ; Name         Instructions Cycles
   567                           ; simple_byte            7     4 (average)
   568                           ;	Chosen strategy is simple_byte
   569   001212  5024               	movf	??_gpio_pin_write_logic^0,w,c
   570   001214  0A00               	xorlw	0	; case 0
   571   001216  B4D8               	btfsc	status,2,c
   572   001218  EFA8  F008         	goto	l1120
   573   00121C  0A01               	xorlw	1	; case 1
   574   00121E  B4D8               	btfsc	status,2,c
   575   001220  EFD3  F008         	goto	l1122
   576   001224  EFFB  F008         	goto	l1124
   577   001228                     l100:
   578                           
   579                           ;MCAL_Layer/GPIO/hal_gpio.c: 111:     return retVal;
   580   001228  5029               	movf	gpio_pin_write_logic@retVal^0,w,c
   581   00122A  0012               	return		;funcret
   582   00122C                     __end_of_gpio_pin_write_logic:
   583                           	callstack 0
   584                           
   585 ;; *************** function _application_initalize *****************
   586 ;; Defined at:
   587 ;;		line 61 in file "Application.c"
   588 ;; Parameters:    Size  Location     Type
   589 ;;		None
   590 ;; Auto vars:     Size  Location     Type
   591 ;;  retVal          1    7[COMRAM] unsigned char 
   592 ;; Return value:  Size  Location     Type
   593 ;;                  1    wreg      unsigned char 
   594 ;; Registers used:
   595 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   596 ;; Tracked objects:
   597 ;;		On entry : 0/0
   598 ;;		On exit  : 0/0
   599 ;;		Unchanged: 0/0
   600 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   601 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   602 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   603 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   604 ;;      Totals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   605 ;;Total ram usage:        1 bytes
   606 ;; Hardware stack levels used: 1
   607 ;; Hardware stack levels required when called: 1
   608 ;; This function calls:
   609 ;;		_gpio_pin_direction_intialize
   610 ;; This function is called by:
   611 ;;		_main
   612 ;; This function uses a non-reentrant model
   613 ;;
   614                           
   615                           	psect	text2
   616   001326                     __ptext2:
   617                           	callstack 0
   618   001326                     _application_initalize:
   619                           	callstack 29
   620   001326  0E21               	movlw	low _red_led
   621   001328  6E22               	movwf	gpio_pin_direction_intialize@_pin_config^0,c
   622   00132A  EC01  F008         	call	_gpio_pin_direction_intialize	;wreg free
   623   00132E  0E20               	movlw	low _yellow_led
   624   001330  6E22               	movwf	gpio_pin_direction_intialize@_pin_config^0,c
   625   001332  EC01  F008         	call	_gpio_pin_direction_intialize	;wreg free
   626   001336                     
   627                           ;Application.c: 67:     retVal = gpio_pin_direction_intialize(&green_led);
   628   001336  0E1F               	movlw	low _green_led
   629   001338  6E22               	movwf	gpio_pin_direction_intialize@_pin_config^0,c
   630   00133A  EC01  F008         	call	_gpio_pin_direction_intialize	;wreg free
   631   00133E  6E29               	movwf	application_initalize@retVal^0,c
   632   001340                     
   633                           ;Application.c: 69:     return retVal;
   634   001340  5029               	movf	application_initalize@retVal^0,w,c
   635   001342  0012               	return		;funcret
   636   001344                     __end_of_application_initalize:
   637                           	callstack 0
   638                           
   639 ;; *************** function _gpio_pin_direction_intialize *****************
   640 ;; Defined at:
   641 ;;		line 22 in file "MCAL_Layer/GPIO/hal_gpio.c"
   642 ;; Parameters:    Size  Location     Type
   643 ;;  _pin_config     1    0[COMRAM] PTR const struct .
   644 ;;		 -> yellow_led(1), red_led(1), green_led(1), led_initialize@pin_obj(1), 
   645 ;; Auto vars:     Size  Location     Type
   646 ;;  retVal          1    6[COMRAM] unsigned char 
   647 ;; Return value:  Size  Location     Type
   648 ;;                  1    wreg      unsigned char 
   649 ;; Registers used:
   650 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   651 ;; Tracked objects:
   652 ;;		On entry : 0/0
   653 ;;		On exit  : 0/0
   654 ;;		Unchanged: 0/0
   655 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   656 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   657 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   658 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   659 ;;      Totals:         7       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   660 ;;Total ram usage:        7 bytes
   661 ;; Hardware stack levels used: 1
   662 ;; This function calls:
   663 ;;		Nothing
   664 ;; This function is called by:
   665 ;;		_application_initalize
   666 ;;		_gpio_pin_intialize
   667 ;; This function uses a non-reentrant model
   668 ;;
   669                           
   670                           	psect	text3
   671   001002                     __ptext3:
   672                           	callstack 0
   673   001002                     _gpio_pin_direction_intialize:
   674                           	callstack 29
   675   001002                     
   676                           ;MCAL_Layer/GPIO/hal_gpio.c: 22: Std_ReturnType gpio_pin_direction_intialize(const pin_c
      +                          onfig_t *_pin_config);MCAL_Layer/GPIO/hal_gpio.c: 23: {;MCAL_Layer/GPIO/hal_gpio.c: 24: 
      +                              Std_ReturnType retVal = (Std_ReturnType)0x01;
   677   001002  0E01               	movlw	1
   678   001004  6E28               	movwf	gpio_pin_direction_intialize@retVal^0,c
   679                           
   680                           ;MCAL_Layer/GPIO/hal_gpio.c: 26:     if((((void*)0) != _pin_config) || (_pin_config->pin
      +                           < 8))
   681   001006  5022               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   682   001008  A4D8               	btfss	status,2,c
   683   00100A  EF09  F008         	goto	u381
   684   00100E  EF0B  F008         	goto	u380
   685   001012                     u381:
   686   001012  EF74  F008         	goto	l1110
   687   001016                     u380:
   688   001016  5022               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   689   001018  6ED9               	movwf	fsr2l,c
   690   00101A  6ADA               	clrf	fsr2h,c
   691   00101C  30DF               	rrcf	223,w,c
   692   00101E  32E8               	rrcf	wreg,f,c
   693   001020  32E8               	rrcf	wreg,f,c
   694   001022  0B07               	andlw	7
   695   001024  6E23               	movwf	??_gpio_pin_direction_intialize^0,c
   696   001026  0E08               	movlw	8
   697   001028  6023               	cpfslt	??_gpio_pin_direction_intialize^0,c
   698   00102A  EF19  F008         	goto	u391
   699   00102E  EF1B  F008         	goto	u390
   700   001032                     u391:
   701   001032  EF70  F008         	goto	l1106
   702   001036                     u390:
   703   001036  EF74  F008         	goto	l1110
   704   00103A                     l1102:
   705                           
   706                           ;MCAL_Layer/GPIO/hal_gpio.c: 31:                 (*tris_registers[_pin_config->port] &= 
      +                          ~((uint8)1 << _pin_config->pin));
   707   00103A  5022               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   708   00103C  6ED9               	movwf	fsr2l,c
   709   00103E  6ADA               	clrf	fsr2h,c
   710   001040  30DF               	rrcf	223,w,c
   711   001042  32E8               	rrcf	wreg,f,c
   712   001044  32E8               	rrcf	wreg,f,c
   713   001046  0B07               	andlw	7
   714   001048  6E23               	movwf	??_gpio_pin_direction_intialize^0,c
   715   00104A  0E01               	movlw	1
   716   00104C  6E24               	movwf	(??_gpio_pin_direction_intialize+1)^0,c
   717   00104E  2A23               	incf	??_gpio_pin_direction_intialize^0,f,c
   718   001050  EF2C  F008         	goto	u404
   719   001054                     u405:
   720   001054  90D8               	bcf	status,0,c
   721   001056  3624               	rlcf	(??_gpio_pin_direction_intialize+1)^0,f,c
   722   001058                     u404:
   723   001058  2E23               	decfsz	??_gpio_pin_direction_intialize^0,f,c
   724   00105A  EF2A  F008         	goto	u405
   725   00105E  5024               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
   726   001060  0AFF               	xorlw	255
   727   001062  6E25               	movwf	(??_gpio_pin_direction_intialize+2)^0,c
   728   001064  5022               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   729   001066  6ED9               	movwf	fsr2l,c
   730   001068  6ADA               	clrf	fsr2h,c
   731   00106A  50DF               	movf	223,w,c
   732   00106C  0B07               	andlw	7
   733   00106E  0D02               	mullw	2
   734   001070  50F3               	movf	243,w,c
   735   001072  0F15               	addlw	low _tris_registers
   736   001074  6ED9               	movwf	fsr2l,c
   737   001076  6ADA               	clrf	fsr2h,c
   738   001078  CFDE F026          	movff	postinc2,??_gpio_pin_direction_intialize+3
   739   00107C  CFDD F027          	movff	postdec2,??_gpio_pin_direction_intialize+4
   740   001080  C026  FFD9         	movff	??_gpio_pin_direction_intialize+3,fsr2l
   741   001084  C027  FFDA         	movff	??_gpio_pin_direction_intialize+4,fsr2h
   742   001088  5025               	movf	(??_gpio_pin_direction_intialize+2)^0,w,c
   743   00108A  16DF               	andwf	indf2,f,c
   744                           
   745                           ;MCAL_Layer/GPIO/hal_gpio.c: 32:                 break;
   746   00108C  EF8A  F008         	goto	l81
   747   001090                     l1104:
   748                           
   749                           ;MCAL_Layer/GPIO/hal_gpio.c: 34:                 (*tris_registers[_pin_config->port] |= 
      +                          ((uint8)1 << _pin_config->pin));
   750   001090  5022               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   751   001092  6ED9               	movwf	fsr2l,c
   752   001094  6ADA               	clrf	fsr2h,c
   753   001096  30DF               	rrcf	223,w,c
   754   001098  32E8               	rrcf	wreg,f,c
   755   00109A  32E8               	rrcf	wreg,f,c
   756   00109C  0B07               	andlw	7
   757   00109E  6E23               	movwf	??_gpio_pin_direction_intialize^0,c
   758   0010A0  0E01               	movlw	1
   759   0010A2  6E24               	movwf	(??_gpio_pin_direction_intialize+1)^0,c
   760   0010A4  2A23               	incf	??_gpio_pin_direction_intialize^0,f,c
   761   0010A6  EF57  F008         	goto	u414
   762   0010AA                     u415:
   763   0010AA  90D8               	bcf	status,0,c
   764   0010AC  3624               	rlcf	(??_gpio_pin_direction_intialize+1)^0,f,c
   765   0010AE                     u414:
   766   0010AE  2E23               	decfsz	??_gpio_pin_direction_intialize^0,f,c
   767   0010B0  EF55  F008         	goto	u415
   768   0010B4  5022               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   769   0010B6  6ED9               	movwf	fsr2l,c
   770   0010B8  6ADA               	clrf	fsr2h,c
   771   0010BA  50DF               	movf	223,w,c
   772   0010BC  0B07               	andlw	7
   773   0010BE  0D02               	mullw	2
   774   0010C0  50F3               	movf	243,w,c
   775   0010C2  0F15               	addlw	low _tris_registers
   776   0010C4  6ED9               	movwf	fsr2l,c
   777   0010C6  6ADA               	clrf	fsr2h,c
   778   0010C8  CFDE F025          	movff	postinc2,??_gpio_pin_direction_intialize+2
   779   0010CC  CFDD F026          	movff	postdec2,??_gpio_pin_direction_intialize+3
   780   0010D0  C025  FFD9         	movff	??_gpio_pin_direction_intialize+2,fsr2l
   781   0010D4  C026  FFDA         	movff	??_gpio_pin_direction_intialize+3,fsr2h
   782   0010D8  5024               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
   783   0010DA  12DF               	iorwf	indf2,f,c
   784                           
   785                           ;MCAL_Layer/GPIO/hal_gpio.c: 35:                 break;
   786   0010DC  EF8A  F008         	goto	l81
   787   0010E0                     l1106:
   788                           
   789                           ;MCAL_Layer/GPIO/hal_gpio.c: 38:                 retVal = (Std_ReturnType)0x00;
   790   0010E0  0E00               	movlw	0
   791   0010E2  6E28               	movwf	gpio_pin_direction_intialize@retVal^0,c
   792                           
   793                           ;MCAL_Layer/GPIO/hal_gpio.c: 39:                 break;
   794   0010E4  EF8A  F008         	goto	l81
   795   0010E8                     l1110:
   796   0010E8  5022               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   797   0010EA  6ED9               	movwf	fsr2l,c
   798   0010EC  6ADA               	clrf	fsr2h,c
   799   0010EE  BCDF               	btfsc	indf2,6,c
   800   0010F0  EF7C  F008         	goto	u421
   801   0010F4  EF7F  F008         	goto	u420
   802   0010F8                     u421:
   803   0010F8  0E01               	movlw	1
   804   0010FA  EF80  F008         	goto	u426
   805   0010FE                     u420:
   806   0010FE  0E00               	movlw	0
   807   001100                     u426:
   808                           
   809                           ; Switch size 1, requested type "simple"
   810                           ; Number of cases is 2, Range of values is 0 to 1
   811                           ; switch strategies available:
   812                           ; Name         Instructions Cycles
   813                           ; simple_byte            7     4 (average)
   814                           ;	Chosen strategy is simple_byte
   815   001100  0A00               	xorlw	0	; case 0
   816   001102  B4D8               	btfsc	status,2,c
   817   001104  EF1D  F008         	goto	l1102
   818   001108  0A01               	xorlw	1	; case 1
   819   00110A  B4D8               	btfsc	status,2,c
   820   00110C  EF48  F008         	goto	l1104
   821   001110  EF70  F008         	goto	l1106
   822   001114                     l81:
   823                           
   824                           ;MCAL_Layer/GPIO/hal_gpio.c: 47:     return retVal;
   825   001114  5028               	movf	gpio_pin_direction_intialize@retVal^0,w,c
   826   001116  0012               	return		;funcret
   827   001118                     __end_of_gpio_pin_direction_intialize:
   828                           	callstack 0
   829                           
   830                           	psect	smallconst
   831   001000                     __psmallconst:
   832                           	callstack 0
   833   001000  00                 	db	0
   834   001001  00                 	db	0	; dummy byte at the end
   835   000000                     
   836                           	psect	rparam
   837   000000                     
   838                           	psect	config
   839                           
   840                           ; Padding undefined space
   841   300000                     	org	3145728
   842   300000  FF                 	db	255
   843                           
   844                           ;Config register CONFIG1H @ 0x300001
   845                           ;	Oscillator Selection bits
   846                           ;	OSC = HS, HS oscillator
   847                           ;	Fail-Safe Clock Monitor Enable bit
   848                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   849                           ;	Internal/External Oscillator Switchover bit
   850                           ;	IESO = OFF, Oscillator Switchover mode disabled
   851   300001                     	org	3145729
   852   300001  02                 	db	2
   853                           
   854                           ;Config register CONFIG2L @ 0x300002
   855                           ;	Power-up Timer Enable bit
   856                           ;	PWRT = OFF, PWRT disabled
   857                           ;	Brown-out Reset Enable bits
   858                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   859                           ;	Brown Out Reset Voltage bits
   860                           ;	BORV = 1, 
   861   300002                     	org	3145730
   862   300002  09                 	db	9
   863                           
   864                           ;Config register CONFIG2H @ 0x300003
   865                           ;	Watchdog Timer Enable bit
   866                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   867                           ;	Watchdog Timer Postscale Select bits
   868                           ;	WDTPS = 32768, 1:32768
   869   300003                     	org	3145731
   870   300003  1E                 	db	30
   871                           
   872                           ; Padding undefined space
   873   300004                     	org	3145732
   874   300004  FF                 	db	255
   875                           
   876                           ;Config register CONFIG3H @ 0x300005
   877                           ;	CCP2 MUX bit
   878                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   879                           ;	PORTB A/D Enable bit
   880                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   881                           ;	Low-Power Timer1 Oscillator Enable bit
   882                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   883                           ;	MCLR Pin Enable bit
   884                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   885   300005                     	org	3145733
   886   300005  81                 	db	129
   887                           
   888                           ;Config register CONFIG4L @ 0x300006
   889                           ;	Stack Full/Underflow Reset Enable bit
   890                           ;	STVREN = ON, Stack full/underflow will cause Reset
   891                           ;	Single-Supply ICSP Enable bit
   892                           ;	LVP = OFF, Single-Supply ICSP disabled
   893                           ;	Extended Instruction Set Enable bit
   894                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   895                           ;	Background Debugger Enable bit
   896                           ;	DEBUG = 0x1, unprogrammed default
   897   300006                     	org	3145734
   898   300006  81                 	db	129
   899                           
   900                           ; Padding undefined space
   901   300007                     	org	3145735
   902   300007  FF                 	db	255
   903                           
   904                           ;Config register CONFIG5L @ 0x300008
   905                           ;	Code Protection bit
   906                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   907                           ;	Code Protection bit
   908                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   909                           ;	Code Protection bit
   910                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   911                           ;	Code Protection bit
   912                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   913   300008                     	org	3145736
   914   300008  0F                 	db	15
   915                           
   916                           ;Config register CONFIG5H @ 0x300009
   917                           ;	Boot Block Code Protection bit
   918                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   919                           ;	Data EEPROM Code Protection bit
   920                           ;	CPD = OFF, Data EEPROM not code-protected
   921   300009                     	org	3145737
   922   300009  C0                 	db	192
   923                           
   924                           ;Config register CONFIG6L @ 0x30000A
   925                           ;	Write Protection bit
   926                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   927                           ;	Write Protection bit
   928                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   929                           ;	Write Protection bit
   930                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   931                           ;	Write Protection bit
   932                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   933   30000A                     	org	3145738
   934   30000A  0F                 	db	15
   935                           
   936                           ;Config register CONFIG6H @ 0x30000B
   937                           ;	Configuration Register Write Protection bit
   938                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   939                           ;	Boot Block Write Protection bit
   940                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   941                           ;	Data EEPROM Write Protection bit
   942                           ;	WRTD = OFF, Data EEPROM not write-protected
   943   30000B                     	org	3145739
   944   30000B  E0                 	db	224
   945                           
   946                           ;Config register CONFIG7L @ 0x30000C
   947                           ;	Table Read Protection bit
   948                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   949                           ;	Table Read Protection bit
   950                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   951                           ;	Table Read Protection bit
   952                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   953                           ;	Table Read Protection bit
   954                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   955   30000C                     	org	3145740
   956   30000C  0F                 	db	15
   957                           
   958                           ;Config register CONFIG7H @ 0x30000D
   959                           ;	Boot Block Table Read Protection bit
   960                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   961   30000D                     	org	3145741
   962   30000D  40                 	db	64
   963                           tosu	equ	0xFFF
   964                           tosh	equ	0xFFE
   965                           tosl	equ	0xFFD
   966                           stkptr	equ	0xFFC
   967                           pclatu	equ	0xFFB
   968                           pclath	equ	0xFFA
   969                           pcl	equ	0xFF9
   970                           tblptru	equ	0xFF8
   971                           tblptrh	equ	0xFF7
   972                           tblptrl	equ	0xFF6
   973                           tablat	equ	0xFF5
   974                           prodh	equ	0xFF4
   975                           prodl	equ	0xFF3
   976                           indf0	equ	0xFEF
   977                           postinc0	equ	0xFEE
   978                           postdec0	equ	0xFED
   979                           preinc0	equ	0xFEC
   980                           plusw0	equ	0xFEB
   981                           fsr0h	equ	0xFEA
   982                           fsr0l	equ	0xFE9
   983                           wreg	equ	0xFE8
   984                           indf1	equ	0xFE7
   985                           postinc1	equ	0xFE6
   986                           postdec1	equ	0xFE5
   987                           preinc1	equ	0xFE4
   988                           plusw1	equ	0xFE3
   989                           fsr1h	equ	0xFE2
   990                           fsr1l	equ	0xFE1
   991                           bsr	equ	0xFE0
   992                           indf2	equ	0xFDF
   993                           postinc2	equ	0xFDE
   994                           postdec2	equ	0xFDD
   995                           preinc2	equ	0xFDC
   996                           plusw2	equ	0xFDB
   997                           fsr2h	equ	0xFDA
   998                           fsr2l	equ	0xFD9
   999                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        33
    BSS         5
    Persistent  1
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     10      49
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    gpio_pin_direction_intialize@_pin_config	PTR const struct . size(1) Largest target is 1
		 -> green_led(COMRAM[1]), led_initialize@pin_obj(COMRAM[1]), red_led(COMRAM[1]), yellow_led(COMRAM[1]), 

    gpio_pin_write_logic@_pin_config	PTR const struct . size(1) Largest target is 1
		 -> green_led(COMRAM[1]), led_initialize@pin_obj(COMRAM[1]), led_turn_off@pin_obj(COMRAM[1]), led_turn_on@pin_obj(COMRAM[1]), 
		 -> red_led(COMRAM[1]), yellow_led(COMRAM[1]), 

    lat_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BITBIGSFRll[1]), LATB(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), 
		 -> LATE(BITBIGSFRlh[1]), 

    port_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), 
		 -> PORTE(BITBIGSFRll[1]), 

    tris_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), 
		 -> TRISE(BITBIGSFRh[1]), 


Critical Paths under _main in COMRAM

    _main->_application_initalize
    _main->_gpio_pin_write_logic
    _application_initalize->_gpio_pin_direction_intialize

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0    2056
                                              8 COMRAM     2     2      0
              _application_initalize
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_write_logic                                 8     6      2    1547
                                              0 COMRAM     8     6      2
 ---------------------------------------------------------------------------------
 (1) _application_initalize                                1     1      0     509
                                              7 COMRAM     1     1      0
       _gpio_pin_direction_intialize
 ---------------------------------------------------------------------------------
 (2) _gpio_pin_direction_intialize                         7     6      1     483
                                              0 COMRAM     7     6      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _application_initalize
     _gpio_pin_direction_intialize
   _gpio_pin_write_logic

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      A      31       1       38.6%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      31      39        0.0%
DATA                 0      0      31       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Thu Apr 18 18:47:22 2024

                                     l81 1114                                       l82 1116  
                                    l100 1228                                      l101 122A  
                                    l180 1342                                      l174 1232  
                                    u420 10FE                                      u404 1058  
                                    u421 10F8                                      u405 1054  
                                    u414 10AE                                      u430 112C  
                                    u415 10AA                                      u431 1128  
                                    u440 114C                                      u441 1148  
                                    u426 1100                                      u380 1016  
                                    u381 1012                                      u390 1036  
                                    u454 116E                                      u391 1032  
                                    u455 116A                                      u464 11C4  
                                    u465 11C0                                      u557 1258  
                                    u567 128A                                      u577 12BC  
                    led_initialize@F2907 0030                                      wreg 0FE8  
                                   l1100 1016                                     l1102 103A  
                                   l1110 10E8                                     l1104 1090  
                                   l1120 1150                                     l1106 10E0  
                                   l1122 11A6                                     l1140 1326  
                                   l1124 11F6                                     l1116 1118  
                                   l1220 1272                                     l1142 132E  
                                   l1230 1212                                     l1118 112C  
                                   l1222 1280                                     l1214 122C  
                                   l1144 1336                                     l1128 11FE  
                                   l1224 12B2                                     l1216 124E  
                ??_application_initalize 0029                                     l1146 1340  
                                   l1138 1326                                     l1218 1264  
                                   l1098 1002                                     _LATA 0F89  
                                   _LATB 0F8A                                     _LATC 0F8B  
                                   _LATD 0F8C                                     _LATE 0F8D  
                                   _main 122C                                     fsr2h 0FDA  
                                   indf2 0FDF                                     fsr1l 0FE1  
                                   fsr2l 0FD9                                     prodl 0FF3  
                                   start 0000                             ___param_bank 0000  
                   _gpio_pin_write_logic 1118                                    ?_main 0022  
                                  _PORTA 0F80                                    _PORTB 0F81  
                                  _PORTC 0F82                                    _PORTD 0F83  
                                  _PORTE 0F84                                    _TRISA 0F92  
                                  _TRISB 0F93                                    _TRISC 0F94  
                                  _TRISD 0F95                                    _TRISE 0F96  
                                  tablat 0FF5                                    status 0FD8  
                        __initialization 12D0                             __end_of_main 12D0  
                  ?_gpio_pin_write_logic 0022                            _lat_registers 000B  
                                 ??_main 002A                            __activetblptr 0002  
                       led_turn_on@F2912 002F                                   _led_st 002C  
                                 _retVal 0031                                   isa$std 0001  
gpio_pin_direction_intialize@_pin_config 0022                             __pdataCOMRAM 0001  
                           __mediumconst 0000                                   tblptrh 0FF7  
                                 tblptrl 0FF6                                   tblptru 0FF8  
                             __accesstop 0080                  __end_of__initialization 12FA  
                          ___rparam_used 0001                   ??_gpio_pin_write_logic 0024  
                         __pcstackCOMRAM 0022            __end_of_application_initalize 1344  
                             __pnvCOMRAM 0031                        led_turn_off@F2917 002E  
                   led_turn_toggle@F2922 002D       gpio_pin_direction_intialize@retVal 0028  
                         _tris_registers 0015                                  __Hparam 0000  
                                __Lparam 0000                             __psmallconst 1000  
                                __pcinit 12D0                                  __ramtop 1000  
                                __ptext0 122C                                  __ptext1 1118  
                                __ptext2 1326                                  __ptext3 1002  
                                _red_led 0021                     end_of_initialization 12FA  
                          __Lmediumconst 0000                                  postdec1 0FE5  
                                postdec2 0FDD                                  postinc0 0FEE  
                                postinc2 0FDE     __end_of_gpio_pin_direction_intialize 1118  
           _gpio_pin_direction_intialize 1002                               _yellow_led 0020  
                          __pidataCOMRAM 1304                      start_initialization 12D0  
          ?_gpio_pin_direction_intialize 0022                              __pbssCOMRAM 002C  
                  _application_initalize 1326          gpio_pin_write_logic@_pin_config 0022  
              gpio_pin_write_logic@logic 0023                              __smallconst 1000  
                              _green_led 001F           ??_gpio_pin_direction_intialize 0023  
                              copy_data0 12E4                   ?_application_initalize 0022  
                               __Hrparam 0000                                 __Lrparam 0000  
                               isa$xinst 0000              application_initalize@retVal 0029  
           __end_of_gpio_pin_write_logic 122C               gpio_pin_write_logic@retVal 0029  
                         _port_registers 0001  
