Release 8.1i - xst I.27
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "generic_external_memory_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp20ff896-6
Output File Name                   : "../implementation/generic_external_memory_wrapper/generic_external_memory_wrapper.ngc"

---- Source Options
Top Module Name                    : generic_external_memory_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/generic_external_memory_wrapper}

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Effort                : 1

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v2_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
WARNING:HDLParsers:3534 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" Line 365. In the function Get_RLOC_Name, not all control paths contain a return statement.
WARNING:HDLParsers:3534 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" Line 380. In the function Get_Reg_File_Area, not all control paths contain a return statement.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd" in Library proc_common_v2_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v2_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v2_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v2_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v2_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v2_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v2_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v2_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v2_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v2_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v2_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v2_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/pf_dly1_mux.vhd" in Library wrpfifo_v1_01_b.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/ipif_control_rd.vhd" in Library rdpfifo_v1_01_b.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library rdpfifo_v1_01_b.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/ipif_control_wr.vhd" in Library wrpfifo_v1_01_b.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library wrpfifo_v1_01_b.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_flex_addr_cntr.vhd" in Library opb_ipif_v3_01_a.
Entity <opb_flex_addr_cntr> compiled.
Entity <opb_flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/srl_fifo3.vhd" in Library opb_ipif_v3_01_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/write_buffer.vhd" in Library opb_ipif_v3_01_a.
Entity <write_buffer> compiled.
Entity <write_buffer> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/reset_mir.vhd" in Library opb_ipif_v3_01_a.
Entity <reset_mir> compiled.
Entity <reset_mir> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/brst_addr_cntr.vhd" in Library opb_ipif_v3_01_a.
Entity <brst_addr_cntr> compiled.
Entity <brst_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/brst_addr_cntr_reg.vhd" in Library opb_ipif_v3_01_a.
Entity <brst_addr_cntr_reg> compiled.
Entity <brst_addr_cntr_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_be_gen.vhd" in Library opb_ipif_v3_01_a.
Entity <opb_be_gen> compiled.
Entity <opb_be_gen> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v1_00_a/hdl/vhdl/interrupt_control.vhd" in Library interrupt_control_v1_00_a.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_top.vhd" in Library wrpfifo_v1_01_b.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_top.vhd" in Library rdpfifo_v1_01_b.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/ipic_if.vhd" in Library emc_common_v2_00_a.
Entity <ipic_if> compiled.
Entity <ipic_if> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/mem_state_machine.vhd" in Library emc_common_v2_00_a.
Entity <mem_state_machine> compiled.
Entity <mem_state_machine> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/addr_counter_mux.vhd" in Library emc_common_v2_00_a.
Entity <addr_counter_mux> compiled.
Entity <addr_counter_mux> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/counters.vhd" in Library emc_common_v2_00_a.
Entity <counters> compiled.
Entity <counters> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/select_param.vhd" in Library emc_common_v2_00_a.
Entity <select_param> compiled.
Entity <select_param> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/mem_steer.vhd" in Library emc_common_v2_00_a.
Entity <mem_steer> compiled.
Entity <mem_steer> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/io_registers.vhd" in Library emc_common_v2_00_a.
Entity <io_registers> compiled.
Entity <io_registers> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" in Library opb_ipif_v3_01_a.
Entity <opb_bam> compiled.
Entity <opb_bam> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_ipif.vhd" in Library opb_ipif_v3_01_a.
Entity <opb_ipif> compiled.
Entity <opb_ipif> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/emc.vhd" in Library emc_common_v2_00_a.
Entity <EMC> compiled.
Entity <EMC> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_emc_v2_00_a/hdl/vhdl/opb_emc.vhd" in Library opb_emc_v2_00_a.
Entity <opb_emc> compiled.
Entity <opb_emc> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/MyProject/flash_test_edk14/hdl/generic_external_memory_wrapper.vhd" in Library work.
Entity <generic_external_memory_wrapper> compiled.
Entity <generic_external_memory_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <generic_external_memory_wrapper> (Architecture <STRUCTURE>).
    Set user-defined property "X_CORE_INFO =  opb_emc_v2_00_a" for unit <generic_external_memory_wrapper>.
Instantiating component <opb_emc> from library <opb_emc_v2_00_a>.
    Set property "syn_maxfan = 10000" for signal <OPB_Clk> in unit <opb_emc>.
    Set property "MAX_FANOUT = 10000" for signal <OPB_Clk> in unit <opb_emc> (previous value was "10000").
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "syn_maxfan = 10000" for signal <OPB_Rst> in unit <opb_emc>.
    Set property "MAX_FANOUT = 10000" for signal <OPB_Rst> in unit <opb_emc> (previous value was "10000").
WARNING:Xst:37 - Unknown property "SIGIS".
    Set user-defined property "IOB =  true" for signal <Mem_DQ_I> in unit <opb_emc>.
    Set user-defined property "IOB =  true" for signal <Mem_DQ_O> in unit <opb_emc>.
    Set property "equivalent_register_removal = no" for signal <Mem_DQ_T> in unit <opb_emc>.
    Set user-defined property "IOB =  true" for signal <Mem_DQ_T> in unit <opb_emc>.
Entity <generic_external_memory_wrapper> analyzed. Unit <generic_external_memory_wrapper> generated.

Analyzing generic Entity <opb_emc> (Architecture <implementation>).
	C_NUM_BANKS_MEM = 1

	C_INCLUDE_BURST = 0

	C_INCLUDE_NEGEDGE_IOREGS = 0

	C_FAMILY = "virtex2p"

	C_MEM0_BASEADDR = <u>00100100000000000000000000000000

	C_MEM0_HIGHADDR = <u>00100101111111111111111111111111

	C_MEM1_BASEADDR = <u>11111111111111111111111111111111

	C_MEM1_HIGHADDR = <u>00000000000000000000000000000000

	C_MEM2_BASEADDR = <u>11111111111111111111111111111111

	C_MEM2_HIGHADDR = <u>00000000000000000000000000000000

	C_MEM3_BASEADDR = <u>11111111111111111111111111111111

	C_MEM3_HIGHADDR = <u>00000000000000000000000000000000

	C_MEM0_WIDTH = 16

	C_MEM1_WIDTH = 32

	C_MEM2_WIDTH = 32

	C_MEM3_WIDTH = 32

	C_MAX_MEM_WIDTH = 16

	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0

	C_INCLUDE_DATAWIDTH_MATCHING_1 = 1

	C_INCLUDE_DATAWIDTH_MATCHING_2 = 1

	C_INCLUDE_DATAWIDTH_MATCHING_3 = 1

	C_SYNCH_MEM_0 = 0

	C_SYNCH_PIPEDELAY_0 = 2

	C_TCEDV_PS_MEM_0 = 85000

	C_TAVDV_PS_MEM_0 = 85000

	C_THZCE_PS_MEM_0 = 10000

	C_THZOE_PS_MEM_0 = 7000

	C_TWC_PS_MEM_0 = 55000

	C_TWP_PS_MEM_0 = 55000

	C_TLZWE_PS_MEM_0 = 35000

	C_SYNCH_MEM_1 = 0

	C_SYNCH_PIPEDELAY_1 = 2

	C_TCEDV_PS_MEM_1 = 15000

	C_TAVDV_PS_MEM_1 = 15000

	C_THZCE_PS_MEM_1 = 7000

	C_THZOE_PS_MEM_1 = 7000

	C_TWC_PS_MEM_1 = 15000

	C_TWP_PS_MEM_1 = 12000

	C_TLZWE_PS_MEM_1 = 0

	C_SYNCH_MEM_2 = 0

	C_SYNCH_PIPEDELAY_2 = 2

	C_TCEDV_PS_MEM_2 = 15000

	C_TAVDV_PS_MEM_2 = 15000

	C_THZCE_PS_MEM_2 = 7000

	C_THZOE_PS_MEM_2 = 7000

	C_TWC_PS_MEM_2 = 15000

	C_TWP_PS_MEM_2 = 12000

	C_TLZWE_PS_MEM_2 = 0

	C_SYNCH_MEM_3 = 0

	C_SYNCH_PIPEDELAY_3 = 2

	C_TCEDV_PS_MEM_3 = 15000

	C_TAVDV_PS_MEM_3 = 15000

	C_THZCE_PS_MEM_3 = 7000

	C_THZOE_PS_MEM_3 = 7000

	C_TWC_PS_MEM_3 = 15000

	C_TWP_PS_MEM_3 = 12000

	C_TLZWE_PS_MEM_3 = 0

	C_OPB_DWIDTH = 32

	C_OPB_AWIDTH = 32

	C_OPB_CLK_PERIOD_PS = 13468

    Set property "syn_maxfan = 10000" for signal <OPB_Clk> in unit <opb_emc>.
    Set property "MAX_FANOUT = 10000" for signal <OPB_Clk> in unit <opb_emc> (previous value was "10000").
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "syn_maxfan = 10000" for signal <OPB_Rst> in unit <opb_emc>.
    Set property "MAX_FANOUT = 10000" for signal <OPB_Rst> in unit <opb_emc> (previous value was "10000").
WARNING:Xst:37 - Unknown property "SIGIS".
    Set user-defined property "IOB =  true" for signal <Mem_DQ_I> in unit <opb_emc>.
    Set user-defined property "IOB =  true" for signal <Mem_DQ_O> in unit <opb_emc>.
    Set property "equivalent_register_removal = no" for signal <Mem_DQ_T> in unit <opb_emc> (previous value was "no").
    Set user-defined property "IOB =  true" for signal <Mem_DQ_T> in unit <opb_emc>.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_emc_v2_00_a/hdl/vhdl/opb_emc.vhd" line 781: Unconnected output port 'RFIFO2IP_AlmostFull' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_emc_v2_00_a/hdl/vhdl/opb_emc.vhd" line 781: Unconnected output port 'RFIFO2IP_Full' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_emc_v2_00_a/hdl/vhdl/opb_emc.vhd" line 781: Unconnected output port 'RFIFO2IP_Vacancy' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_emc_v2_00_a/hdl/vhdl/opb_emc.vhd" line 781: Unconnected output port 'RFIFO2IP_WrAck' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_emc_v2_00_a/hdl/vhdl/opb_emc.vhd" line 781: Unconnected output port 'WFIFO2IP_AlmostEmpty' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_emc_v2_00_a/hdl/vhdl/opb_emc.vhd" line 781: Unconnected output port 'WFIFO2IP_Data' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_emc_v2_00_a/hdl/vhdl/opb_emc.vhd" line 781: Unconnected output port 'WFIFO2IP_Empty' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_emc_v2_00_a/hdl/vhdl/opb_emc.vhd" line 781: Unconnected output port 'WFIFO2IP_Occupancy' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_emc_v2_00_a/hdl/vhdl/opb_emc.vhd" line 781: Unconnected output port 'WFIFO2IP_RdAck' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_emc_v2_00_a/hdl/vhdl/opb_emc.vhd" line 781: Unconnected output port 'IP2INTC_Irpt' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_emc_v2_00_a/hdl/vhdl/opb_emc.vhd" line 781: Unconnected output port 'Bus2IP_Freeze' of component 'opb_ipif'.
Entity <opb_emc> analyzed. Unit <opb_emc> generated.

Analyzing generic Entity <opb_ipif> (Architecture <imp>).
	C_ARD_ID_ARRAY = (121, 122, 123, 124)

	C_ARD_ADDR_RANGE_ARRAY = (<u>0000000000000000000000000000000000100100000000000000000000000000, <u>0000000000000000000000000000000000100101111111111111111111111111, <u>0000000000000000000000000000000000100100000000000000000000000000, <u>0000000000000000000000000000000000100101111111111111111111111111, <u>0000000000000000000000000000000000100100000000000000000000000000, <u>0000000000000000000000000000000000100101111111111111111111111111, <u>0000000000000000000000000000000000100100000000000000000000000000, <u>0000000000000000000000000000000000100101111111111111111111111111)

	C_ARD_DWIDTH_ARRAY = (16, 16, 16, 16)

	C_ARD_NUM_CE_ARRAY = (1, 1, 1, 1)

	C_ARD_DEPENDENT_PROPS_ARRAY = ((0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0), (0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0), (0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0))

	C_PIPELINE_MODEL = 5

	C_DEV_BLK_ID = 0

	C_DEV_MIR_ENABLE = 0

	C_OPB_AWIDTH = 32

	C_OPB_DWIDTH = 32

	C_FAMILY = "virtex2p"

	C_IP_INTR_MODE_ARRAY = (0, 0)

	C_DEV_BURST_ENABLE = 0

	C_INCLUDE_ADDR_CNTR = 0

	C_INCLUDE_WR_BUF = 0

Entity <opb_ipif> analyzed. Unit <opb_ipif> generated.

Analyzing generic Entity <opb_bam> (Architecture <implementation>).
	C_ARD_ID_ARRAY = (121, 122, 123, 124)

	C_ARD_ADDR_RANGE_ARRAY = (<u>0000000000000000000000000000000000100100000000000000000000000000, <u>0000000000000000000000000000000000100101111111111111111111111111, <u>0000000000000000000000000000000000100100000000000000000000000000, <u>0000000000000000000000000000000000100101111111111111111111111111, <u>0000000000000000000000000000000000100100000000000000000000000000, <u>0000000000000000000000000000000000100101111111111111111111111111, <u>0000000000000000000000000000000000100100000000000000000000000000, <u>0000000000000000000000000000000000100101111111111111111111111111)

	C_ARD_DWIDTH_ARRAY = (16, 16, 16, 16)

	C_ARD_NUM_CE_ARRAY = (1, 1, 1, 1)

	C_ARD_DEPENDENT_PROPS_ARRAY = ((0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0), (0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0), (0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0))

	C_PIPELINE_MODEL = 5

	C_DEV_BLK_ID = 0

	C_DEV_MIR_ENABLE = 0

	C_OPB_AWIDTH = 32

	C_OPB_DWIDTH = 32

	C_FAMILY = "virtex2p"

	C_IP_INTR_MODE_ARRAY = (0, 0)

	C_DEV_BURST_ENABLE = 0

	C_INCLUDE_ADDR_CNTR = 0

	C_INCLUDE_WR_BUF = 0

WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 2108: Unconnected output port 'Rd_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 2108: Unconnected output port 'BE_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 2134: Unconnected output port 'Wr_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 2134: Unconnected output port 'Rd_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 2157: Unconnected output port 'Wr_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 2157: Unconnected output port 'BE_Out' of component 'IPIF_Steer'.
WARNING:Xst:819 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" line 2288: The following signals are missing in the process sensitivity list:
   bus2ip_rnw_s1.
INFO:Xst:1304 - Contents of register <opb_seqaddr_s0> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <opb_seqaddr_d1> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <opb_seqaddr_s0_d1> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <last_burstrd_xferack_d1> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <bus2ip_burst_s1_d1> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <last_burstrd_xferack_d2> in unit <opb_bam> never changes during circuit operation. The register is replaced by logic.
Entity <opb_bam> analyzed. Unit <opb_bam> generated.

Analyzing generic Entity <pselect> (Architecture <imp>).
	C_AB = 7

	C_AW = 32

	C_BAR = <u>00100100000000000000000000000000

WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
Entity <pselect> analyzed. Unit <pselect> generated.

Analyzing generic Entity <pselect.0> (Architecture <imp>).
	C_AB = 0

	C_AW = 25

	C_BAR = <u>0000000000000000000000000

Entity <pselect.0> analyzed. Unit <pselect.0> generated.

Analyzing generic Entity <IPIF_Steer> (Architecture <imp>).
	C_DWIDTH = 32

	C_SMALLEST = 16

	C_AWIDTH = 32

Entity <IPIF_Steer> analyzed. Unit <IPIF_Steer> generated.

Analyzing generic Entity <EMC> (Architecture <imp>).
	C_NUM_BANKS_MEM = 1

	C_INCLUDE_BURST = 0

	C_IPIF_DWIDTH = 32

	C_IPIF_AWIDTH = 32

	C_INCLUDE_NEGEDGE_IOREGS = 0

	C_MEM0_WIDTH = 16

	C_MEM1_WIDTH = 32

	C_MEM2_WIDTH = 32

	C_MEM3_WIDTH = 32

	C_MAX_MEM_WIDTH = 16

	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0

	C_INCLUDE_DATAWIDTH_MATCHING_1 = 1

	C_INCLUDE_DATAWIDTH_MATCHING_2 = 1

	C_INCLUDE_DATAWIDTH_MATCHING_3 = 1

	C_BUS_CLOCK_PERIOD_PS = 13468

	C_SYNCH_MEM_0 = 0

	C_SYNCH_PIPEDELAY_0 = 2

	C_TCEDV_PS_MEM_0 = 85000

	C_TAVDV_PS_MEM_0 = 85000

	C_THZCE_PS_MEM_0 = 10000

	C_THZOE_PS_MEM_0 = 7000

	C_TWC_PS_MEM_0 = 55000

	C_TWP_PS_MEM_0 = 55000

	C_TLZWE_PS_MEM_0 = 35000

	C_SYNCH_MEM_1 = 0

	C_SYNCH_PIPEDELAY_1 = 2

	C_TCEDV_PS_MEM_1 = 15000

	C_TAVDV_PS_MEM_1 = 15000

	C_THZCE_PS_MEM_1 = 7000

	C_THZOE_PS_MEM_1 = 7000

	C_TWC_PS_MEM_1 = 15000

	C_TWP_PS_MEM_1 = 12000

	C_TLZWE_PS_MEM_1 = 0

	C_SYNCH_MEM_2 = 0

	C_SYNCH_PIPEDELAY_2 = 2

	C_TCEDV_PS_MEM_2 = 15000

	C_TAVDV_PS_MEM_2 = 15000

	C_THZCE_PS_MEM_2 = 7000

	C_THZOE_PS_MEM_2 = 7000

	C_TWC_PS_MEM_2 = 15000

	C_TWP_PS_MEM_2 = 12000

	C_TLZWE_PS_MEM_2 = 0

	C_SYNCH_MEM_3 = 0

	C_SYNCH_PIPEDELAY_3 = 2

	C_TCEDV_PS_MEM_3 = 15000

	C_TAVDV_PS_MEM_3 = 15000

	C_THZCE_PS_MEM_3 = 7000

	C_THZOE_PS_MEM_3 = 7000

	C_TWC_PS_MEM_3 = 15000

	C_TWP_PS_MEM_3 = 12000

	C_TLZWE_PS_MEM_3 = 0

WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
Entity <EMC> analyzed. Unit <EMC> generated.

Analyzing generic Entity <ipic_if> (Architecture <imp>).
	C_NUM_BANKS_MEM = 1

	C_IPIF_DWIDTH = 32

Entity <ipic_if> analyzed. Unit <ipic_if> generated.

Analyzing Entity <mem_state_machine> (Architecture <imp>).
Entity <mem_state_machine> analyzed. Unit <mem_state_machine> generated.

Analyzing generic Entity <addr_counter_mux> (Architecture <imp>).
	C_ADDR_CNTR_WIDTH = 2

	C_IPIF_AWIDTH = 32

	C_IPIF_DWIDTH = 32

	C_ADDR_OFFSET = 2

	C_GLOBAL_DATAWIDTH_MATCH = 0

Entity <addr_counter_mux> analyzed. Unit <addr_counter_mux> generated.

Analyzing Entity <counters> (Architecture <imp>).
Entity <counters> analyzed. Unit <counters> generated.

Analyzing generic Entity <ld_arith_reg> (Architecture <imp>).
	C_ADD_SUB_NOT = <u>0

	C_REG_WIDTH = 5

	C_RESET_VALUE = <u>11111

	C_LD_WIDTH = 5

	C_LD_OFFSET = 0

	C_AD_WIDTH = 1

	C_AD_OFFSET = 0

WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Generating a Black Box for component <FDSE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Generating a Black Box for component <FDSE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Generating a Black Box for component <FDSE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Generating a Black Box for component <FDSE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Generating a Black Box for component <FDSE>.
Entity <ld_arith_reg> analyzed. Unit <ld_arith_reg> generated.

Analyzing generic Entity <ld_arith_reg.1> (Architecture <imp>).
	C_ADD_SUB_NOT = <u>0

	C_REG_WIDTH = 5

	C_RESET_VALUE = <u>00000

	C_LD_WIDTH = 5

	C_LD_OFFSET = 0

	C_AD_WIDTH = 1

	C_AD_OFFSET = 0

WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Generating a Black Box for component <FDRE>.
Entity <ld_arith_reg.1> analyzed. Unit <ld_arith_reg.1> generated.

Analyzing generic Entity <select_param> (Architecture <imp>).
	C_NUM_BANKS_MEM = 1

	C_GLOBAL_SYNC_MEM = 0

	C_SYNCH_MEM_0 = 0

	C_SYNCH_MEM_1 = 0

	C_SYNCH_MEM_2 = 0

	C_SYNCH_MEM_3 = 0

	C_ADDR_CNTR_WIDTH = 2

	C_MEM0_WIDTH = 16

	C_MEM1_WIDTH = 32

	C_MEM2_WIDTH = 32

	C_MEM3_WIDTH = 32

	C_SYNCH_PIPEDELAY_0 = 2

	C_SYNCH_PIPEDELAY_1 = 2

	C_SYNCH_PIPEDELAY_2 = 2

	C_SYNCH_PIPEDELAY_3 = 2

	C_GLOBAL_DATAWIDTH_MATCH = 0

	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0

	C_INCLUDE_DATAWIDTH_MATCHING_1 = 1

	C_INCLUDE_DATAWIDTH_MATCHING_2 = 1

	C_INCLUDE_DATAWIDTH_MATCHING_3 = 1

	TRDCNT_0 = <u>00111

	TRDCNT_1 = <u>00010

	TRDCNT_2 = <u>00010

	TRDCNT_3 = <u>00010

	THZCNT_0 = <u>00000

	THZCNT_1 = <u>00000

	THZCNT_2 = <u>00000

	THZCNT_3 = <u>00000

	TWRCNT_0 = <u>00100

	TWRCNT_1 = <u>00001

	TWRCNT_2 = <u>00001

	TWRCNT_3 = <u>00001

	TLZCNT_0 = <u>00010

	TLZCNT_1 = <u>00000

	TLZCNT_2 = <u>00000

	TLZCNT_3 = <u>00000

Entity <select_param> analyzed. Unit <select_param> generated.

Analyzing generic Entity <mem_steer> (Architecture <imp>).
	C_NUM_BANKS_MEM = 1

	C_MAX_MEM_WIDTH = 16

	C_MIN_MEM_WIDTH = 8

	C_IPIF_DWIDTH = 32

	C_ADDR_CNTR_WIDTH = 2

	C_GLOBAL_DATAWIDTH_MATCH = 0

	C_GLOBAL_SYNC_MEM = 0

Entity <mem_steer> analyzed. Unit <mem_steer> generated.

Analyzing generic Entity <io_registers> (Architecture <imp>).
	C_GLOBAL_DATAWIDTH_MATCH = 0

	C_INCLUDE_NEGEDGE_IOREGS = 0

	C_IPIF_AWIDTH = 32

	C_MAX_MEM_WIDTH = 16

	C_NUM_BANKS_MEM = 1

INFO:Xst:1304 - Contents of register <mem_oen_reg_d1> in unit <io_registers> never changes during circuit operation. The register is replaced by logic.
Entity <io_registers> analyzed. Unit <io_registers> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ld_arith_reg_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
    Found 1-bit xor2 for signal <$n0000>.
Unit <ld_arith_reg_0> synthesized.


Synthesizing Unit <ld_arith_reg>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
    Found 1-bit xor2 for signal <$n0000>.
Unit <ld_arith_reg> synthesized.


Synthesizing Unit <io_registers>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/io_registers.vhd".
WARNING:Xst:646 - Signal <mem_oen_reg_d1<0>> is assigned but never used.
WARNING:Xst:1780 - Signal <mem_dq_i_reg> is never used or assigned.
    Register <mem_adv_ldn_reg> equivalent to <mem_cken_reg> has been removed
    Register <mem_lbon_reg> equivalent to <mem_cken_reg> has been removed
    Found 16-bit register for signal <Mem_DQ_I_int>.
    Found 32-bit register for signal <mem_a_reg>.
    Found 2-bit register for signal <mem_ben_reg>.
    Found 1-bit register for signal <mem_ce_reg<0>>.
    Found 1-bit register for signal <mem_cen_reg<0>>.
    Found 1-bit register for signal <mem_cken_reg>.
    Found 16-bit register for signal <mem_dq_o_reg>.
    Found 16-bit register for signal <mem_dq_t_reg>.
    Found 1-bit register for signal <mem_oen_reg<0>>.
    Found 2-bit register for signal <mem_qwen_reg>.
    Found 1-bit register for signal <mem_rnw_reg>.
    Found 1-bit register for signal <mem_rpn_reg>.
    Found 1-bit register for signal <mem_wen_reg>.
    Summary:
	inferred  91 D-type flip-flop(s).
Unit <io_registers> synthesized.


Synthesizing Unit <mem_steer>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/mem_steer.vhd".
WARNING:Xst:647 - Input <Datawidth_match> is never used.
WARNING:Xst:647 - Input <Mem_width_bytes> is never used.
WARNING:Xst:647 - Input <Bus2IP_Data<16:31>> is never used.
WARNING:Xst:647 - Input <Bus2IP_BE<2:3>> is never used.
WARNING:Xst:1780 - Signal <final_read_ce_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_dq_o_i_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_oen_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_dq_o_i_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_oen_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <final_read_ce> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_wrack_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_wrack_d2> is never used or assigned.
WARNING:Xst:646 - Signal <addr_cnt_sel> is assigned but never used.
WARNING:Xst:1780 - Signal <read_ce_reg1> is never used or assigned.
WARNING:Xst:1780 - Signal <last_data_valid_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <last_data_valid_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <final_read_ce_re> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_cnt_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_cnt_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_data_in> is never used or assigned.
WARNING:Xst:1780 - Signal <read_ce_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <read_ce<1:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <read_data_valid_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <read_data_valid_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_readdata_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <final_readce_rst> is never used or assigned.
WARNING:Xst:646 - Signal <read_last> is assigned but never used.
WARNING:Xst:1780 - Signal <read_data_pipe<16:31>> is never used or assigned.
WARNING:Xst:1780 - Signal <read_last_d1> is never used or assigned.
    Register <Mem2Bus_WrAck> equivalent to <Mem2Bus_WrAddrAck> has been removed
    Found 1-bit register for signal <Mem2Bus_WrAddrAck>.
    Found 1-bit register for signal <mem_dq_t_d1>.
    Found 1-bit register for signal <mem_dq_t_d2>.
    Found 1-bit register for signal <read_ce<0>>.
    Found 1-bit register for signal <read_ce0_d1>.
    Found 1-bit register for signal <read_ce0_d2>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <mem_steer> synthesized.


Synthesizing Unit <select_param>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/select_param.vhd".
WARNING:Xst:1780 - Signal <mem_width> is never used or assigned.
Unit <select_param> synthesized.


Synthesizing Unit <counters>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/counters.vhd".
    Found 1-bit register for signal <Trd_end>.
    Found 1-bit register for signal <Tlz_end>.
    Found 1-bit register for signal <Twr_end>.
    Found 1-bit register for signal <Thz_end>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <counters> synthesized.


Synthesizing Unit <addr_counter_mux>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/addr_counter_mux.vhd".
WARNING:Xst:647 - Input <Clk> is never used.
WARNING:Xst:647 - Input <Datawidth_match> is never used.
WARNING:Xst:647 - Input <Rst> is never used.
WARNING:Xst:647 - Input <Mem_width_bytes> is never used.
WARNING:Xst:647 - Input <Addr_cnt_ce> is never used.
WARNING:Xst:647 - Input <Addr_cnt_rst> is never used.
WARNING:Xst:647 - Input <Bus2IP_BE> is never used.
WARNING:Xst:1780 - Signal <addr_suffix> is never used or assigned.
WARNING:Xst:1780 - Signal <xfer> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_cnt_val> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_cnt_i> is never used or assigned.
Unit <addr_counter_mux> synthesized.


Synthesizing Unit <mem_state_machine>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/mem_state_machine.vhd".
WARNING:Xst:647 - Input <Bus2IP_RdReq> is never used.
    Found finite state machine <FSM_0> for signal <crnt_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 28                                             |
    | Inputs             | 13                                             |
    | Outputs            | 5                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 4x2-bit ROM for signal <$n0042>.
    Found 4x1-bit ROM for signal <Mem2Bus_WrReqAck>.
    Found 1-bit 4-to-1 multiplexer for signal <Mem_WEN_cmb>.
    Found 1-bit register for signal <LastDataValid>.
    Found 1-bit register for signal <mem2bus_wrack_d1>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mem_state_machine> synthesized.


Synthesizing Unit <ipic_if>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/ipic_if.vhd".
WARNING:Xst:647 - Input <Bus2IP_IBurst> is never used.
    Found 1-bit register for signal <Bus2Mem_RdReq>.
    Found 1-bit register for signal <Bus2Mem_WrReq>.
    Found 1-bit register for signal <Bus2Mem_Burst>.
    Found 1-bit register for signal <bus2ip_rdreq_d1>.
    Found 1-bit register for signal <bus2ip_wrreq_d1>.
    Found 1-bit register for signal <early_enable>.
    Found 1-bit register for signal <Mem2Bus_RdAddrAck_d1>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <ipic_if> synthesized.


Synthesizing Unit <IPIF_Steer>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr<0:29>> is never used.
WARNING:Xst:647 - Input <Addr<31>> is never used.
    Found 16-bit 4-to-1 multiplexer for signal <Rd_Data_Out<16:31>>.
    Found 4-bit 4-to-1 multiplexer for signal <BE_Out>.
    Summary:
	inferred  20 Multiplexer(s).
Unit <IPIF_Steer> synthesized.


Synthesizing Unit <pselect_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A> is never used.
WARNING:Xst:1780 - Signal <lut_out> is never used or assigned.
Unit <pselect_0> synthesized.


Synthesizing Unit <pselect>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<7:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<2>> is never used or assigned.
Unit <pselect> synthesized.


Synthesizing Unit <opb_bam>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd".
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used.
WARNING:Xst:647 - Input <IP2Bus_AddrAck> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_Data> is never used.
WARNING:Xst:647 - Input <IP2Bus_IntrEvent> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used.
WARNING:Xst:647 - Input <OPB_seqAddr> is never used.
WARNING:Xst:646 - Signal <address_load> is assigned but never used.
WARNING:Xst:1780 - Signal <cs_to_or_for_dsize_bit<0>> is never used or assigned.
WARNING:Xst:646 - Signal <cs_to_or_for_dsize_bit<1>> is assigned but never used.
WARNING:Xst:1780 - Signal <cs_to_or_for_dsize_bit<2>> is never used or assigned.
WARNING:Xst:646 - Signal <next_opb_addr_cntr_out> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_addrcntr_en> is assigned but never used.
WARNING:Xst:646 - Signal <rfifo_retry> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_empty> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_xferack> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_errack> is assigned but never used.
WARNING:Xst:646 - Signal <rfifo_error> is assigned but never used.
WARNING:Xst:646 - Signal <intr2bus_ack> is assigned but never used.
WARNING:Xst:646 - Signal <reset2bus_data> is assigned but never used.
WARNING:Xst:646 - Signal <reset2bus_ack> is assigned but never used.
WARNING:Xst:1780 - Signal <wrreq_hold_rst> is never used or assigned.
WARNING:Xst:646 - Signal <intr2bus_data> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_RdReq> is assigned but never used.
WARNING:Xst:646 - Signal <wfifo_retry> is assigned but never used.
WARNING:Xst:646 - Signal <intr2bus_postedwrinh> is assigned but never used.
WARNING:Xst:646 - Signal <wrfifo2bus_data> is assigned but never used.
WARNING:Xst:1780 - Signal <bus2ip_cs_s0_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <wrdata_ack> is never used or assigned.
WARNING:Xst:1780 - Signal <cycle_active> is never used or assigned.
WARNING:Xst:646 - Signal <reset2bus_retry> is assigned but never used.
WARNING:Xst:646 - Signal <wfifo_error> is assigned but never used.
WARNING:Xst:646 - Signal <wrfifo_ack> is assigned but never used.
WARNING:Xst:646 - Signal <ipic_pstage_ce> is assigned but never used.
WARNING:Xst:646 - Signal <intr2bus_retry> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_addrcntr_rst> is assigned but never used.
WARNING:Xst:1780 - Signal <wrreq_hold> is never used or assigned.
WARNING:Xst:646 - Signal <reset2bus_postedwrinh> is assigned but never used.
WARNING:Xst:646 - Signal <wrfifo2intr_deadlock> is assigned but never used.
WARNING:Xst:646 - Signal <rdfifo_ack> is assigned but never used.
WARNING:Xst:646 - Signal <reset2bus_error> is assigned but never used.
WARNING:Xst:1780 - Signal <wrreq> is never used or assigned.
WARNING:Xst:653 - Signal <last_wr_xferack> is used but never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <rdreq_hold> is never used or assigned.
WARNING:Xst:646 - Signal <intr2bus_error> is assigned but never used.
WARNING:Xst:646 - Signal <opb_xfer_start> is assigned but never used.
WARNING:Xst:646 - Signal <intr2bus_toutsup> is assigned but never used.
WARNING:Xst:646 - Signal <rfifo_toutsup> is assigned but never used.
WARNING:Xst:646 - Signal <opb_seqaddr_s0_d1> is assigned but never used.
WARNING:Xst:646 - Signal <last_pw_xferack_d2> is assigned but never used.
WARNING:Xst:646 - Signal <last_burstrd_xferack_d2> is assigned but never used.
WARNING:Xst:1780 - Signal <wrbuf_addrack> is never used or assigned.
WARNING:Xst:646 - Signal <opb_xfer_done> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_retry> is assigned but never used.
WARNING:Xst:1780 - Signal <rdreq_hold_rst> is never used or assigned.
WARNING:Xst:646 - Signal <bus2ip_burst_s1_d1> is assigned but never used.
WARNING:Xst:1780 - Signal <cycle_abort_d1> is never used or assigned.
WARNING:Xst:646 - Signal <last_wr_xferack_d2> is assigned but never used.
WARNING:Xst:646 - Signal <rdfifo2bus_data> is assigned but never used.
WARNING:Xst:646 - Signal <last_xferack_d2> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_WrReq> is assigned but never used.
WARNING:Xst:1780 - Signal <bus2ip_be_s0> is never used or assigned.
WARNING:Xst:646 - Signal <reset2bus_toutsup> is assigned but never used.
WARNING:Xst:646 - Signal <wfifo_toutsup> is assigned but never used.
WARNING:Xst:1780 - Signal <bus2ip_addr_s0> is never used or assigned.
WARNING:Xst:1780 - Signal <rdreq> is never used or assigned.
WARNING:Xst:646 - Signal <last_xferack_s0> is assigned but never used.
WARNING:Xst:646 - Signal <rdfifo2intr_deadlock> is assigned but never used.
    Found 4-bit register for signal <bus2ip_cs_hit_s0_d1>.
    Found 4-bit register for signal <ip2bus_postedwrinh_s2>.
    Found 4-bit register for signal <ip2bus_postedwrinh_s2_d1>.
    Found 4-bit register for signal <ip2bus_postedwrinh_s2_d2>.
    Found 1-bit register for signal <last_pw_xferack_d1>.
    Found 1-bit register for signal <last_xferack_d1>.
    Found 1-bit register for signal <last_xferack_d1_s0>.
    Found 4-bit register for signal <new_pw_s0_d1>.
    Found 32-bit register for signal <opb_abus_s0>.
    Found 4-bit register for signal <opb_be_s0>.
    Found 32-bit register for signal <opb_dbus_s0>.
    Found 1-bit register for signal <opb_rnw_s0>.
    Found 1-bit register for signal <opb_select_s0>.
    Found 1-bit register for signal <postedwrack_s2>.
    Found 32-bit register for signal <sln_dbus_s2>.
    Found 1-bit register for signal <sln_errack_s2>.
    Found 1-bit register for signal <sln_retry_s1_d1>.
    Found 1-bit register for signal <sln_retry_s1_d2>.
    Found 1-bit register for signal <sln_retry_s2>.
    Found 1-bit register for signal <sln_toutsup_s2>.
    Found 1-bit register for signal <sln_xferack_s1_d1>.
    Found 1-bit register for signal <sln_xferack_s1_d2>.
    Found 1-bit register for signal <sln_xferack_s2>.
    Summary:
	inferred 134 D-type flip-flop(s).
Unit <opb_bam> synthesized.


Synthesizing Unit <EMC>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/emc.vhd".
WARNING:Xst:1780 - Signal <mem_be_int> is never used or assigned.
WARNING:Xst:1780 - Signal <Tlz_cnt_en> is never used or assigned.
WARNING:Xst:1780 - Signal <Thz_cnt_en> is never used or assigned.
Unit <EMC> synthesized.


Synthesizing Unit <opb_ipif>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_ipif.vhd".
Unit <opb_ipif> synthesized.


Synthesizing Unit <opb_emc>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_emc_v2_00_a/hdl/vhdl/opb_emc.vhd".
WARNING:Xst:1780 - Signal <Sln_errAck_i> is never used or assigned.
WARNING:Xst:646 - Signal <bus2ip_rdce<1:3>> is assigned but never used.
WARNING:Xst:646 - Signal <bus2ip_wrce<1:3>> is assigned but never used.
WARNING:Xst:1780 - Signal <Sln_toutSup_i> is never used or assigned.
WARNING:Xst:1780 - Signal <Sln_DBus_i> is never used or assigned.
WARNING:Xst:646 - Signal <bus2ip_ce> is assigned but never used.
WARNING:Xst:1780 - Signal <Sln_xferAck_i> is never used or assigned.
WARNING:Xst:646 - Signal <memcon_cs_bus_full<1:3>> is assigned but never used.
    Found 1-bit register for signal <bus2ip_addrvalid_d1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <opb_emc> synthesized.


Synthesizing Unit <generic_external_memory_wrapper>.
    Related source file is "C:/MyProject/flash_test_edk14/hdl/generic_external_memory_wrapper.vhd".
Unit <generic_external_memory_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 4x1-bit ROM                                           : 1
 4x2-bit ROM                                           : 1
# Registers                                            : 53
 1-bit register                                        : 39
 16-bit register                                       : 3
 2-bit register                                        : 2
 32-bit register                                       : 4
 4-bit register                                        : 5
# Multiplexers                                         : 61
 1-bit 4-to-1 multiplexer                              : 61
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <generic_external_memory/EMC_CTRL_I/MEM_STATE_MACHINE_I/crnt_state> on signal <crnt_state[1:3]> with sequential encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 000
 write      | 001
 read       | 010
 wait_rdack | 100
 wrreq_end  | 011
------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 4x1-bit ROM                                           : 1
 4x2-bit ROM                                           : 1
# Registers                                            : 269
 Flip-Flops                                            : 269
# Multiplexers                                         : 61
 1-bit 4-to-1 multiplexer                              : 61
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <opb_bam>: instances <CS_I0>, <CS_I1> of unit <pselect_0> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <opb_bam>: instances <CS_I0>, <CS_I2> of unit <pselect_0> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <opb_bam>: instances <CS_I0>, <CS_I3> of unit <pselect_0> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch  <mem_cken_reg> (without init value) has a constant value of 0 in block <io_registers>.
WARNING:Xst:1710 - FF/Latch  <new_pw_s0_d1_3> (without init value) has a constant value of 0 in block <opb_bam>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <new_pw_s0_d1_2> (without init value) has a constant value of 0 in block <opb_bam>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <new_pw_s0_d1_1> (without init value) has a constant value of 0 in block <opb_bam>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <new_pw_s0_d1_0> (without init value) has a constant value of 0 in block <opb_bam>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <postedwrack_s2> (without init value) has a constant value of 0 in block <opb_bam>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <last_pw_xferack_d1> (without init value) has a constant value of 0 in block <opb_bam>.
INFO:Xst:2261 - The FF/Latch <ip2bus_postedwrinh_s2_3> in Unit <opb_bam> is equivalent to the following 3 FFs/Latches, which will be removed : <ip2bus_postedwrinh_s2_2> <ip2bus_postedwrinh_s2_1> <ip2bus_postedwrinh_s2_0> 
INFO:Xst:2261 - The FF/Latch <ip2bus_postedwrinh_s2_d1_3> in Unit <opb_bam> is equivalent to the following 3 FFs/Latches, which will be removed : <ip2bus_postedwrinh_s2_d1_2> <ip2bus_postedwrinh_s2_d1_1> <ip2bus_postedwrinh_s2_d1_0> 
INFO:Xst:2261 - The FF/Latch <ip2bus_postedwrinh_s2_d2_3> in Unit <opb_bam> is equivalent to the following 3 FFs/Latches, which will be removed : <ip2bus_postedwrinh_s2_d2_2> <ip2bus_postedwrinh_s2_d2_1> <ip2bus_postedwrinh_s2_d2_0> 
WARNING:Xst:1710 - FF/Latch  <read_ce_0> (without init value) has a constant value of 0 in block <mem_steer>.
WARNING:Xst:1291 - FF/Latch <mem_dq_t_d1> is unconnected in block <mem_steer>.
WARNING:Xst:1291 - FF/Latch <mem_dq_t_d2> is unconnected in block <mem_steer>.
Loading device for application Rf_Device from file '2vp20.nph' in environment c:\Xilinx81.

Optimizing unit <generic_external_memory_wrapper> ...

Optimizing unit <io_registers> ...

Optimizing unit <ld_arith_reg> ...

Optimizing unit <ld_arith_reg_0> ...

Optimizing unit <opb_bam> ...

Optimizing unit <mem_steer> ...

Optimizing unit <IPIF_Steer> ...

Optimizing unit <ipic_if> ...

Optimizing unit <mem_state_machine> ...

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <generic_external_memory/EMC_CTRL_I/IPIC_IF_I/Bus2Mem_Burst> (without init value) has a constant value of 0 in block <generic_external_memory_wrapper>.
WARNING:Xst:1291 - FF/Latch <generic_external_memory/EMC_CTRL_I/IPIC_IF_I/Mem2Bus_RdAddrAck_d1> is unconnected in block <generic_external_memory_wrapper>.
WARNING:Xst:1291 - FF/Latch <generic_external_memory/EMC_CTRL_I/IPIC_IF_I/early_enable> is unconnected in block <generic_external_memory_wrapper>.
WARNING:Xst:1291 - FF/Latch <generic_external_memory/EMC_CTRL_I/MEM_STATE_MACHINE_I/LastDataValid> is unconnected in block <generic_external_memory_wrapper>.
WARNING:Xst:1710 - FF/Latch  <generic_external_memory/OPB_IPIF_I/OPB_BAM_I/sln_errack_s2> (without init value) has a constant value of 0 in block <generic_external_memory_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <generic_external_memory/OPB_IPIF_I/OPB_BAM_I/sln_retry_s1_d1> (without init value) has a constant value of 0 in block <generic_external_memory_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <generic_external_memory/OPB_IPIF_I/OPB_BAM_I/sln_retry_s2> (without init value) has a constant value of 0 in block <generic_external_memory_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <generic_external_memory/OPB_IPIF_I/OPB_BAM_I/sln_retry_s1_d2> (without init value) has a constant value of 0 in block <generic_external_memory_wrapper>.
Building and optimizing final netlist ...
FlipFlop generic_external_memory/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/generic_external_memory_wrapper/generic_external_memory_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 202

Cell Usage :
# BELS                             : 201
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 9
#      LUT2_D                      : 2
#      LUT2_L                      : 10
#      LUT3                        : 31
#      LUT3_D                      : 1
#      LUT3_L                      : 25
#      LUT4                        : 17
#      LUT4_D                      : 9
#      LUT4_L                      : 30
#      MULT_AND                    : 20
#      MUXCY                       : 22
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 252
#      FD                          : 74
#      FDR                         : 116
#      FDRE                        : 28
#      FDRS                        : 1
#      FDS                         : 23
#      FDSE                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                     150  out of   9280     1%  
 Number of Slice Flip Flops:           220  out of  18560     1%  
 Number of 4 input LUTs:               134  out of  18560     0%  
    IOB Flip Flops: 32


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
OPB_Clk                            | NONE                   | 252   |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 5.813ns (Maximum Frequency: 172.028MHz)
   Minimum input arrival time before clock: 2.648ns
   Maximum output required time after clock: 1.193ns
   Maximum combinational path delay: 0.456ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'OPB_Clk'
  Clock period: 5.813ns (frequency: 172.028MHz)
  Total number of paths / destination ports: 3746 / 238
-------------------------------------------------------------------------
Delay:               5.813ns (Levels of Logic = 10)
  Source:            generic_external_memory/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_0 (FF)
  Destination:       generic_external_memory/EMC_CTRL_I/COUNTERS_I/TWRCNT_I/FDSE_i10 (FF)
  Source Clock:      OPB_Clk rising
  Destination Clock: OPB_Clk rising

  Data Path: generic_external_memory/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_0 to generic_external_memory/EMC_CTRL_I/COUNTERS_I/TWRCNT_I/FDSE_i10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.374   0.588  generic_external_memory/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_0 (generic_external_memory/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_0)
     LUT4_L:I0->LO         1   0.313   0.000  generic_external_memory/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/lut_out<0>1 (generic_external_memory/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/lut_out<0>)
     MUXCY:S->O            1   0.377   0.000  generic_external_memory/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/MUXCY_I0 (generic_external_memory/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<1>)
     MUXCY:CI->O          10   0.525   0.744  generic_external_memory/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/MUXCY_I1 (generic_external_memory/OPB_IPIF_I/OPB_BAM_I/devicesel_s0)
     LUT4:I0->O            7   0.313   0.663  generic_external_memory/EMC_CTRL_I/MEM_STATE_MACHINE_I/Twr_cnt_en1 (generic_external_memory/EMC_CTRL_I/Twr_cnt_en)
     LUT4_L:I1->LO         1   0.313   0.000  generic_external_memory/EMC_CTRL_I/COUNTERS_I/TWRCNT_I/_n00511 (generic_external_memory/EMC_CTRL_I/COUNTERS_I/TWRCNT_I/q_i_ns<4>)
     MUXCY:S->O            1   0.377   0.000  generic_external_memory/EMC_CTRL_I/COUNTERS_I/TWRCNT_I/MUXCY_i14 (generic_external_memory/EMC_CTRL_I/COUNTERS_I/TWRCNT_I/cry<4>)
     MUXCY:CI->O           1   0.041   0.000  generic_external_memory/EMC_CTRL_I/COUNTERS_I/TWRCNT_I/MUXCY_i13 (generic_external_memory/EMC_CTRL_I/COUNTERS_I/TWRCNT_I/cry<3>)
     MUXCY:CI->O           1   0.041   0.000  generic_external_memory/EMC_CTRL_I/COUNTERS_I/TWRCNT_I/MUXCY_i12 (generic_external_memory/EMC_CTRL_I/COUNTERS_I/TWRCNT_I/cry<2>)
     MUXCY:CI->O           1   0.041   0.000  generic_external_memory/EMC_CTRL_I/COUNTERS_I/TWRCNT_I/MUXCY_i11 (generic_external_memory/EMC_CTRL_I/COUNTERS_I/TWRCNT_I/cry<1>)
     XORCY:CI->O           1   0.868   0.000  generic_external_memory/EMC_CTRL_I/COUNTERS_I/TWRCNT_I/XORCY_i10 (generic_external_memory/EMC_CTRL_I/COUNTERS_I/TWRCNT_I/xorcy_out<0>)
     FDSE:D                    0.234          generic_external_memory/EMC_CTRL_I/COUNTERS_I/TWRCNT_I/FDSE_i10
    ----------------------------------------
    Total                      5.813ns (3.818ns logic, 1.995ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OPB_Clk'
  Total number of paths / destination ports: 265 / 265
-------------------------------------------------------------------------
Offset:              2.648ns (Levels of Logic = 2)
  Source:            OPB_Rst (PAD)
  Destination:       generic_external_memory/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31 (FF)
  Destination Clock: OPB_Clk rising

  Data Path: OPB_Rst to generic_external_memory/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            1   0.313   0.506  generic_external_memory/OPB_IPIF_I/OPB_BAM_I/_n00331_SW0 (N29)
     LUT4:I1->O           32   0.313   0.790  generic_external_memory/OPB_IPIF_I/OPB_BAM_I/_n00331 (generic_external_memory/OPB_IPIF_I/OPB_BAM_I/_n0033)
     FDR:R                     0.583          generic_external_memory/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31
    ----------------------------------------
    Total                      2.648ns (1.352ns logic, 1.296ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OPB_Clk'
  Total number of paths / destination ports: 108 / 108
-------------------------------------------------------------------------
Offset:              1.193ns (Levels of Logic = 1)
  Source:            generic_external_memory/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2 (FF)
  Destination:       Sln_xferAck (PAD)
  Source Clock:      OPB_Clk rising

  Data Path: generic_external_memory/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2 to Sln_xferAck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.374   0.506  generic_external_memory/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2 (generic_external_memory/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2)
     LUT2:I1->O            0   0.313   0.000  generic_external_memory/OPB_IPIF_I/OPB_BAM_I/Sln_xferAck1 (Sln_xferAck)
    ----------------------------------------
    Total                      1.193ns (0.687ns logic, 0.506ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.456ns (Levels of Logic = 1)
  Source:            OPB_select (PAD)
  Destination:       Sln_xferAck (PAD)

  Data Path: OPB_select to Sln_xferAck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            0   0.313   0.000  generic_external_memory/OPB_IPIF_I/OPB_BAM_I/Sln_xferAck1 (Sln_xferAck)
    ----------------------------------------
    Total                      0.456ns (0.456ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
CPU : 15.84 / 16.07 s | Elapsed : 16.00 / 16.00 s
 
--> 

Total memory usage is 199648 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  236 (   0 filtered)
Number of infos    :   11 (   0 filtered)

