// Seed: 1739164547
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2
);
  assign id_0 = 1;
  assign id_2 = 1'h0;
  logic id_3;
  logic id_4 = id_4;
  always @(1) id_4 = id_1;
endmodule
