ARM GAS  /tmp/ccLv8Z6C.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB239:
   1:Core/Src/stm32f4xx_hal_msp.c **** 
   2:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f4xx_hal_msp.c **** /**
   4:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   6:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f4xx_hal_msp.c ****   *
  11:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f4xx_hal_msp.c ****   *
  14:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_tx;
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccLv8Z6C.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  38:Core/Src/stm32f4xx_hal_msp.c **** 
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  64:Core/Src/stm32f4xx_hal_msp.c **** /**
  65:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  66:Core/Src/stm32f4xx_hal_msp.c ****   */
  67:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  68:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 68 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 74 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 74 3 view .LVU2
  41 0004 0021     		movs	r1, #0
ARM GAS  /tmp/ccLv8Z6C.s 			page 3


  42 0006 0091     		str	r1, [sp]
  43              		.loc 1 74 3 view .LVU3
  44 0008 0C4B     		ldr	r3, .L3
  45 000a 5A6C     		ldr	r2, [r3, #68]
  46 000c 42F48042 		orr	r2, r2, #16384
  47 0010 5A64     		str	r2, [r3, #68]
  48              		.loc 1 74 3 view .LVU4
  49 0012 5A6C     		ldr	r2, [r3, #68]
  50 0014 02F48042 		and	r2, r2, #16384
  51 0018 0092     		str	r2, [sp]
  52              		.loc 1 74 3 view .LVU5
  53 001a 009A     		ldr	r2, [sp]
  54              	.LBE2:
  55              		.loc 1 74 3 view .LVU6
  75:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 75 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 75 3 view .LVU8
  59 001c 0191     		str	r1, [sp, #4]
  60              		.loc 1 75 3 view .LVU9
  61 001e 1A6C     		ldr	r2, [r3, #64]
  62 0020 42F08052 		orr	r2, r2, #268435456
  63 0024 1A64     		str	r2, [r3, #64]
  64              		.loc 1 75 3 view .LVU10
  65 0026 1B6C     		ldr	r3, [r3, #64]
  66 0028 03F08053 		and	r3, r3, #268435456
  67 002c 0193     		str	r3, [sp, #4]
  68              		.loc 1 75 3 view .LVU11
  69 002e 019B     		ldr	r3, [sp, #4]
  70              	.LBE3:
  71              		.loc 1 75 3 view .LVU12
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  72              		.loc 1 77 3 view .LVU13
  73 0030 0720     		movs	r0, #7
  74 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  75              	.LVL0:
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Core/Src/stm32f4xx_hal_msp.c **** }
  76              		.loc 1 84 1 is_stmt 0 view .LVU14
  77 0036 03B0     		add	sp, sp, #12
  78              		.cfi_def_cfa_offset 4
  79              		@ sp needed
  80 0038 5DF804FB 		ldr	pc, [sp], #4
  81              	.L4:
  82              		.align	2
  83              	.L3:
  84 003c 00380240 		.word	1073887232
  85              		.cfi_endproc
  86              	.LFE239:
  88              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  89              		.align	1
ARM GAS  /tmp/ccLv8Z6C.s 			page 4


  90              		.global	HAL_ADC_MspInit
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  95              	HAL_ADC_MspInit:
  96              	.LVL1:
  97              	.LFB240:
  85:Core/Src/stm32f4xx_hal_msp.c **** 
  86:Core/Src/stm32f4xx_hal_msp.c **** /**
  87:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  88:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  90:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  91:Core/Src/stm32f4xx_hal_msp.c **** */
  92:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  93:Core/Src/stm32f4xx_hal_msp.c **** {
  98              		.loc 1 93 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 32
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		.loc 1 93 1 is_stmt 0 view .LVU16
 103 0000 30B5     		push	{r4, r5, lr}
 104              		.cfi_def_cfa_offset 12
 105              		.cfi_offset 4, -12
 106              		.cfi_offset 5, -8
 107              		.cfi_offset 14, -4
 108 0002 89B0     		sub	sp, sp, #36
 109              		.cfi_def_cfa_offset 48
  94:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 110              		.loc 1 94 3 is_stmt 1 view .LVU17
 111              		.loc 1 94 20 is_stmt 0 view .LVU18
 112 0004 0023     		movs	r3, #0
 113 0006 0393     		str	r3, [sp, #12]
 114 0008 0493     		str	r3, [sp, #16]
 115 000a 0593     		str	r3, [sp, #20]
 116 000c 0693     		str	r3, [sp, #24]
 117 000e 0793     		str	r3, [sp, #28]
  95:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 118              		.loc 1 95 3 is_stmt 1 view .LVU19
 119              		.loc 1 95 10 is_stmt 0 view .LVU20
 120 0010 0268     		ldr	r2, [r0]
 121              		.loc 1 95 5 view .LVU21
 122 0012 03F18043 		add	r3, r3, #1073741824
 123 0016 03F59033 		add	r3, r3, #73728
 124 001a 9A42     		cmp	r2, r3
 125 001c 01D0     		beq	.L9
 126              	.LVL2:
 127              	.L5:
  96:Core/Src/stm32f4xx_hal_msp.c ****   {
  97:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  98:Core/Src/stm32f4xx_hal_msp.c **** 
  99:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 100:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 101:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 102:Core/Src/stm32f4xx_hal_msp.c **** 
 103:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
ARM GAS  /tmp/ccLv8Z6C.s 			page 5


 105:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 106:Core/Src/stm32f4xx_hal_msp.c ****     */
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 110:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 112:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA Init */
 113:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 Init */
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Instance = DMA2_Stream0;
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_NORMAL;
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 124:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 125:Core/Src/stm32f4xx_hal_msp.c ****     {
 126:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 127:Core/Src/stm32f4xx_hal_msp.c ****     }
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c ****   }
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c **** }
 128              		.loc 1 137 1 view .LVU22
 129 001e 09B0     		add	sp, sp, #36
 130              		.cfi_remember_state
 131              		.cfi_def_cfa_offset 12
 132              		@ sp needed
 133 0020 30BD     		pop	{r4, r5, pc}
 134              	.LVL3:
 135              	.L9:
 136              		.cfi_restore_state
 137              		.loc 1 137 1 view .LVU23
 138 0022 0446     		mov	r4, r0
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 139              		.loc 1 101 5 is_stmt 1 view .LVU24
 140              	.LBB4:
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 141              		.loc 1 101 5 view .LVU25
 142 0024 0025     		movs	r5, #0
 143 0026 0195     		str	r5, [sp, #4]
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 144              		.loc 1 101 5 view .LVU26
 145 0028 03F58C33 		add	r3, r3, #71680
 146 002c 5A6C     		ldr	r2, [r3, #68]
 147 002e 42F48072 		orr	r2, r2, #256
 148 0032 5A64     		str	r2, [r3, #68]
ARM GAS  /tmp/ccLv8Z6C.s 			page 6


 101:Core/Src/stm32f4xx_hal_msp.c **** 
 149              		.loc 1 101 5 view .LVU27
 150 0034 5A6C     		ldr	r2, [r3, #68]
 151 0036 02F48072 		and	r2, r2, #256
 152 003a 0192     		str	r2, [sp, #4]
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 153              		.loc 1 101 5 view .LVU28
 154 003c 019A     		ldr	r2, [sp, #4]
 155              	.LBE4:
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 156              		.loc 1 101 5 view .LVU29
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 157              		.loc 1 103 5 view .LVU30
 158              	.LBB5:
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 159              		.loc 1 103 5 view .LVU31
 160 003e 0295     		str	r5, [sp, #8]
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 103 5 view .LVU32
 162 0040 1A6B     		ldr	r2, [r3, #48]
 163 0042 42F00102 		orr	r2, r2, #1
 164 0046 1A63     		str	r2, [r3, #48]
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 165              		.loc 1 103 5 view .LVU33
 166 0048 1B6B     		ldr	r3, [r3, #48]
 167 004a 03F00103 		and	r3, r3, #1
 168 004e 0293     		str	r3, [sp, #8]
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 169              		.loc 1 103 5 view .LVU34
 170 0050 029B     		ldr	r3, [sp, #8]
 171              	.LBE5:
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 103 5 view .LVU35
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 173              		.loc 1 107 5 view .LVU36
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 174              		.loc 1 107 25 is_stmt 0 view .LVU37
 175 0052 4023     		movs	r3, #64
 176 0054 0393     		str	r3, [sp, #12]
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 177              		.loc 1 108 5 is_stmt 1 view .LVU38
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 178              		.loc 1 108 26 is_stmt 0 view .LVU39
 179 0056 0323     		movs	r3, #3
 180 0058 0493     		str	r3, [sp, #16]
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181              		.loc 1 109 5 is_stmt 1 view .LVU40
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 182              		.loc 1 110 5 view .LVU41
 183 005a 03A9     		add	r1, sp, #12
 184 005c 0F48     		ldr	r0, .L11
 185              	.LVL4:
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 186              		.loc 1 110 5 is_stmt 0 view .LVU42
 187 005e FFF7FEFF 		bl	HAL_GPIO_Init
 188              	.LVL5:
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
ARM GAS  /tmp/ccLv8Z6C.s 			page 7


 189              		.loc 1 114 5 is_stmt 1 view .LVU43
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 190              		.loc 1 114 24 is_stmt 0 view .LVU44
 191 0062 0F48     		ldr	r0, .L11+4
 192 0064 0F4B     		ldr	r3, .L11+8
 193 0066 0360     		str	r3, [r0]
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 194              		.loc 1 115 5 is_stmt 1 view .LVU45
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 195              		.loc 1 115 28 is_stmt 0 view .LVU46
 196 0068 4560     		str	r5, [r0, #4]
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 197              		.loc 1 116 5 is_stmt 1 view .LVU47
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 198              		.loc 1 116 30 is_stmt 0 view .LVU48
 199 006a 8560     		str	r5, [r0, #8]
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 200              		.loc 1 117 5 is_stmt 1 view .LVU49
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 201              		.loc 1 117 30 is_stmt 0 view .LVU50
 202 006c C560     		str	r5, [r0, #12]
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 203              		.loc 1 118 5 is_stmt 1 view .LVU51
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 204              		.loc 1 118 27 is_stmt 0 view .LVU52
 205 006e 4FF48063 		mov	r3, #1024
 206 0072 0361     		str	r3, [r0, #16]
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 207              		.loc 1 119 5 is_stmt 1 view .LVU53
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 208              		.loc 1 119 40 is_stmt 0 view .LVU54
 209 0074 4FF40063 		mov	r3, #2048
 210 0078 4361     		str	r3, [r0, #20]
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_NORMAL;
 211              		.loc 1 120 5 is_stmt 1 view .LVU55
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_NORMAL;
 212              		.loc 1 120 37 is_stmt 0 view .LVU56
 213 007a 4FF40053 		mov	r3, #8192
 214 007e 8361     		str	r3, [r0, #24]
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 215              		.loc 1 121 5 is_stmt 1 view .LVU57
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 216              		.loc 1 121 25 is_stmt 0 view .LVU58
 217 0080 C561     		str	r5, [r0, #28]
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 218              		.loc 1 122 5 is_stmt 1 view .LVU59
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 219              		.loc 1 122 29 is_stmt 0 view .LVU60
 220 0082 0562     		str	r5, [r0, #32]
 123:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 221              		.loc 1 123 5 is_stmt 1 view .LVU61
 123:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 222              		.loc 1 123 29 is_stmt 0 view .LVU62
 223 0084 4562     		str	r5, [r0, #36]
 124:Core/Src/stm32f4xx_hal_msp.c ****     {
 224              		.loc 1 124 5 is_stmt 1 view .LVU63
 124:Core/Src/stm32f4xx_hal_msp.c ****     {
ARM GAS  /tmp/ccLv8Z6C.s 			page 8


 225              		.loc 1 124 9 is_stmt 0 view .LVU64
 226 0086 FFF7FEFF 		bl	HAL_DMA_Init
 227              	.LVL6:
 124:Core/Src/stm32f4xx_hal_msp.c ****     {
 228              		.loc 1 124 8 discriminator 1 view .LVU65
 229 008a 18B9     		cbnz	r0, .L10
 230              	.L7:
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 231              		.loc 1 129 5 is_stmt 1 view .LVU66
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 232              		.loc 1 129 5 view .LVU67
 233 008c 044B     		ldr	r3, .L11+4
 234 008e A363     		str	r3, [r4, #56]
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 235              		.loc 1 129 5 view .LVU68
 236 0090 9C63     		str	r4, [r3, #56]
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 237              		.loc 1 129 5 discriminator 1 view .LVU69
 238              		.loc 1 137 1 is_stmt 0 view .LVU70
 239 0092 C4E7     		b	.L5
 240              	.L10:
 126:Core/Src/stm32f4xx_hal_msp.c ****     }
 241              		.loc 1 126 7 is_stmt 1 view .LVU71
 242 0094 FFF7FEFF 		bl	Error_Handler
 243              	.LVL7:
 244 0098 F8E7     		b	.L7
 245              	.L12:
 246 009a 00BF     		.align	2
 247              	.L11:
 248 009c 00000240 		.word	1073872896
 249 00a0 00000000 		.word	hdma_adc1
 250 00a4 10640240 		.word	1073898512
 251              		.cfi_endproc
 252              	.LFE240:
 254              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 255              		.align	1
 256              		.global	HAL_ADC_MspDeInit
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 261              	HAL_ADC_MspDeInit:
 262              	.LVL8:
 263              	.LFB241:
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c **** /**
 140:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 141:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 142:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 143:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 144:Core/Src/stm32f4xx_hal_msp.c **** */
 145:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 146:Core/Src/stm32f4xx_hal_msp.c **** {
 264              		.loc 1 146 1 view -0
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 147:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
ARM GAS  /tmp/ccLv8Z6C.s 			page 9


 268              		.loc 1 147 3 view .LVU73
 269              		.loc 1 147 10 is_stmt 0 view .LVU74
 270 0000 0268     		ldr	r2, [r0]
 271              		.loc 1 147 5 view .LVU75
 272 0002 094B     		ldr	r3, .L20
 273 0004 9A42     		cmp	r2, r3
 274 0006 00D0     		beq	.L19
 275 0008 7047     		bx	lr
 276              	.L19:
 146:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 277              		.loc 1 146 1 view .LVU76
 278 000a 10B5     		push	{r4, lr}
 279              		.cfi_def_cfa_offset 8
 280              		.cfi_offset 4, -8
 281              		.cfi_offset 14, -4
 282 000c 0446     		mov	r4, r0
 148:Core/Src/stm32f4xx_hal_msp.c ****   {
 149:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 150:Core/Src/stm32f4xx_hal_msp.c **** 
 151:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 152:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 153:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 283              		.loc 1 153 5 is_stmt 1 view .LVU77
 284 000e 074A     		ldr	r2, .L20+4
 285 0010 536C     		ldr	r3, [r2, #68]
 286 0012 23F48073 		bic	r3, r3, #256
 287 0016 5364     		str	r3, [r2, #68]
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 155:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 156:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 157:Core/Src/stm32f4xx_hal_msp.c ****     */
 158:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
 288              		.loc 1 158 5 view .LVU78
 289 0018 4021     		movs	r1, #64
 290 001a 0548     		ldr	r0, .L20+8
 291              	.LVL9:
 292              		.loc 1 158 5 is_stmt 0 view .LVU79
 293 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 294              	.LVL10:
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 161:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 295              		.loc 1 161 5 is_stmt 1 view .LVU80
 296 0020 A06B     		ldr	r0, [r4, #56]
 297 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 298              	.LVL11:
 162:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 165:Core/Src/stm32f4xx_hal_msp.c ****   }
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 167:Core/Src/stm32f4xx_hal_msp.c **** }
 299              		.loc 1 167 1 is_stmt 0 view .LVU81
 300 0026 10BD     		pop	{r4, pc}
 301              	.LVL12:
 302              	.L21:
 303              		.loc 1 167 1 view .LVU82
ARM GAS  /tmp/ccLv8Z6C.s 			page 10


 304              		.align	2
 305              	.L20:
 306 0028 00200140 		.word	1073815552
 307 002c 00380240 		.word	1073887232
 308 0030 00000240 		.word	1073872896
 309              		.cfi_endproc
 310              	.LFE241:
 312              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 313              		.align	1
 314              		.global	HAL_UART_MspInit
 315              		.syntax unified
 316              		.thumb
 317              		.thumb_func
 319              	HAL_UART_MspInit:
 320              	.LVL13:
 321              	.LFB242:
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 169:Core/Src/stm32f4xx_hal_msp.c **** /**
 170:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 171:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 172:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 173:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 174:Core/Src/stm32f4xx_hal_msp.c **** */
 175:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 176:Core/Src/stm32f4xx_hal_msp.c **** {
 322              		.loc 1 176 1 is_stmt 1 view -0
 323              		.cfi_startproc
 324              		@ args = 0, pretend = 0, frame = 32
 325              		@ frame_needed = 0, uses_anonymous_args = 0
 326              		.loc 1 176 1 is_stmt 0 view .LVU84
 327 0000 30B5     		push	{r4, r5, lr}
 328              		.cfi_def_cfa_offset 12
 329              		.cfi_offset 4, -12
 330              		.cfi_offset 5, -8
 331              		.cfi_offset 14, -4
 332 0002 89B0     		sub	sp, sp, #36
 333              		.cfi_def_cfa_offset 48
 177:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 334              		.loc 1 177 3 is_stmt 1 view .LVU85
 335              		.loc 1 177 20 is_stmt 0 view .LVU86
 336 0004 0023     		movs	r3, #0
 337 0006 0393     		str	r3, [sp, #12]
 338 0008 0493     		str	r3, [sp, #16]
 339 000a 0593     		str	r3, [sp, #20]
 340 000c 0693     		str	r3, [sp, #24]
 341 000e 0793     		str	r3, [sp, #28]
 178:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 342              		.loc 1 178 3 is_stmt 1 view .LVU87
 343              		.loc 1 178 11 is_stmt 0 view .LVU88
 344 0010 0268     		ldr	r2, [r0]
 345              		.loc 1 178 5 view .LVU89
 346 0012 264B     		ldr	r3, .L28
 347 0014 9A42     		cmp	r2, r3
 348 0016 01D0     		beq	.L26
 349              	.LVL14:
 350              	.L22:
 179:Core/Src/stm32f4xx_hal_msp.c ****   {
ARM GAS  /tmp/ccLv8Z6C.s 			page 11


 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 183:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 184:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 186:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 187:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 188:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 189:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 190:Core/Src/stm32f4xx_hal_msp.c ****     */
 191:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 192:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 196:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA Init */
 199:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2_TX Init */
 200:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Instance = DMA1_Stream6;
 201:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 202:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 203:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 204:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 205:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 206:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 207:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 208:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 209:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 210:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 211:Core/Src/stm32f4xx_hal_msp.c ****     {
 212:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 213:Core/Src/stm32f4xx_hal_msp.c ****     }
 214:Core/Src/stm32f4xx_hal_msp.c **** 
 215:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 216:Core/Src/stm32f4xx_hal_msp.c **** 
 217:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt Init */
 218:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 219:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 220:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 222:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 224:Core/Src/stm32f4xx_hal_msp.c ****   }
 225:Core/Src/stm32f4xx_hal_msp.c **** 
 226:Core/Src/stm32f4xx_hal_msp.c **** }
 351              		.loc 1 226 1 view .LVU90
 352 0018 09B0     		add	sp, sp, #36
 353              		.cfi_remember_state
 354              		.cfi_def_cfa_offset 12
 355              		@ sp needed
 356 001a 30BD     		pop	{r4, r5, pc}
 357              	.LVL15:
 358              	.L26:
 359              		.cfi_restore_state
 360              		.loc 1 226 1 view .LVU91
ARM GAS  /tmp/ccLv8Z6C.s 			page 12


 361 001c 0446     		mov	r4, r0
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 362              		.loc 1 184 5 is_stmt 1 view .LVU92
 363              	.LBB6:
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 364              		.loc 1 184 5 view .LVU93
 365 001e 0025     		movs	r5, #0
 366 0020 0195     		str	r5, [sp, #4]
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 367              		.loc 1 184 5 view .LVU94
 368 0022 03F5FA33 		add	r3, r3, #128000
 369 0026 1A6C     		ldr	r2, [r3, #64]
 370 0028 42F40032 		orr	r2, r2, #131072
 371 002c 1A64     		str	r2, [r3, #64]
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 372              		.loc 1 184 5 view .LVU95
 373 002e 1A6C     		ldr	r2, [r3, #64]
 374 0030 02F40032 		and	r2, r2, #131072
 375 0034 0192     		str	r2, [sp, #4]
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 376              		.loc 1 184 5 view .LVU96
 377 0036 019A     		ldr	r2, [sp, #4]
 378              	.LBE6:
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 379              		.loc 1 184 5 view .LVU97
 186:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 380              		.loc 1 186 5 view .LVU98
 381              	.LBB7:
 186:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 382              		.loc 1 186 5 view .LVU99
 383 0038 0295     		str	r5, [sp, #8]
 186:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 384              		.loc 1 186 5 view .LVU100
 385 003a 1A6B     		ldr	r2, [r3, #48]
 386 003c 42F00102 		orr	r2, r2, #1
 387 0040 1A63     		str	r2, [r3, #48]
 186:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 388              		.loc 1 186 5 view .LVU101
 389 0042 1B6B     		ldr	r3, [r3, #48]
 390 0044 03F00103 		and	r3, r3, #1
 391 0048 0293     		str	r3, [sp, #8]
 186:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 392              		.loc 1 186 5 view .LVU102
 393 004a 029B     		ldr	r3, [sp, #8]
 394              	.LBE7:
 186:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 395              		.loc 1 186 5 view .LVU103
 191:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 396              		.loc 1 191 5 view .LVU104
 191:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 397              		.loc 1 191 25 is_stmt 0 view .LVU105
 398 004c 0C23     		movs	r3, #12
 399 004e 0393     		str	r3, [sp, #12]
 192:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 400              		.loc 1 192 5 is_stmt 1 view .LVU106
 192:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 401              		.loc 1 192 26 is_stmt 0 view .LVU107
ARM GAS  /tmp/ccLv8Z6C.s 			page 13


 402 0050 0223     		movs	r3, #2
 403 0052 0493     		str	r3, [sp, #16]
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 404              		.loc 1 193 5 is_stmt 1 view .LVU108
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 405              		.loc 1 194 5 view .LVU109
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 406              		.loc 1 194 27 is_stmt 0 view .LVU110
 407 0054 0323     		movs	r3, #3
 408 0056 0693     		str	r3, [sp, #24]
 195:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 409              		.loc 1 195 5 is_stmt 1 view .LVU111
 195:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 410              		.loc 1 195 31 is_stmt 0 view .LVU112
 411 0058 0723     		movs	r3, #7
 412 005a 0793     		str	r3, [sp, #28]
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 413              		.loc 1 196 5 is_stmt 1 view .LVU113
 414 005c 03A9     		add	r1, sp, #12
 415 005e 1448     		ldr	r0, .L28+4
 416              	.LVL16:
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 417              		.loc 1 196 5 is_stmt 0 view .LVU114
 418 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 419              	.LVL17:
 200:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 420              		.loc 1 200 5 is_stmt 1 view .LVU115
 200:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 421              		.loc 1 200 29 is_stmt 0 view .LVU116
 422 0064 1348     		ldr	r0, .L28+8
 423 0066 144B     		ldr	r3, .L28+12
 424 0068 0360     		str	r3, [r0]
 201:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 425              		.loc 1 201 5 is_stmt 1 view .LVU117
 201:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 426              		.loc 1 201 33 is_stmt 0 view .LVU118
 427 006a 4FF00063 		mov	r3, #134217728
 428 006e 4360     		str	r3, [r0, #4]
 202:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 429              		.loc 1 202 5 is_stmt 1 view .LVU119
 202:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 430              		.loc 1 202 35 is_stmt 0 view .LVU120
 431 0070 4023     		movs	r3, #64
 432 0072 8360     		str	r3, [r0, #8]
 203:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 433              		.loc 1 203 5 is_stmt 1 view .LVU121
 203:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 434              		.loc 1 203 35 is_stmt 0 view .LVU122
 435 0074 C560     		str	r5, [r0, #12]
 204:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 436              		.loc 1 204 5 is_stmt 1 view .LVU123
 204:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 437              		.loc 1 204 32 is_stmt 0 view .LVU124
 438 0076 4FF48063 		mov	r3, #1024
 439 007a 0361     		str	r3, [r0, #16]
 205:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 440              		.loc 1 205 5 is_stmt 1 view .LVU125
ARM GAS  /tmp/ccLv8Z6C.s 			page 14


 205:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 441              		.loc 1 205 45 is_stmt 0 view .LVU126
 442 007c 4561     		str	r5, [r0, #20]
 206:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 443              		.loc 1 206 5 is_stmt 1 view .LVU127
 206:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 444              		.loc 1 206 42 is_stmt 0 view .LVU128
 445 007e 8561     		str	r5, [r0, #24]
 207:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 446              		.loc 1 207 5 is_stmt 1 view .LVU129
 207:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 447              		.loc 1 207 30 is_stmt 0 view .LVU130
 448 0080 C561     		str	r5, [r0, #28]
 208:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 449              		.loc 1 208 5 is_stmt 1 view .LVU131
 208:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 450              		.loc 1 208 34 is_stmt 0 view .LVU132
 451 0082 0562     		str	r5, [r0, #32]
 209:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 452              		.loc 1 209 5 is_stmt 1 view .LVU133
 209:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 453              		.loc 1 209 34 is_stmt 0 view .LVU134
 454 0084 4562     		str	r5, [r0, #36]
 210:Core/Src/stm32f4xx_hal_msp.c ****     {
 455              		.loc 1 210 5 is_stmt 1 view .LVU135
 210:Core/Src/stm32f4xx_hal_msp.c ****     {
 456              		.loc 1 210 9 is_stmt 0 view .LVU136
 457 0086 FFF7FEFF 		bl	HAL_DMA_Init
 458              	.LVL18:
 210:Core/Src/stm32f4xx_hal_msp.c ****     {
 459              		.loc 1 210 8 discriminator 1 view .LVU137
 460 008a 58B9     		cbnz	r0, .L27
 461              	.L24:
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 462              		.loc 1 215 5 is_stmt 1 view .LVU138
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 463              		.loc 1 215 5 view .LVU139
 464 008c 094B     		ldr	r3, .L28+8
 465 008e A363     		str	r3, [r4, #56]
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 466              		.loc 1 215 5 view .LVU140
 467 0090 9C63     		str	r4, [r3, #56]
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 468              		.loc 1 215 5 view .LVU141
 218:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 469              		.loc 1 218 5 view .LVU142
 470 0092 0022     		movs	r2, #0
 471 0094 1146     		mov	r1, r2
 472 0096 2620     		movs	r0, #38
 473 0098 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 474              	.LVL19:
 219:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 475              		.loc 1 219 5 view .LVU143
 476 009c 2620     		movs	r0, #38
 477 009e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 478              	.LVL20:
 479              		.loc 1 226 1 is_stmt 0 view .LVU144
ARM GAS  /tmp/ccLv8Z6C.s 			page 15


 480 00a2 B9E7     		b	.L22
 481              	.L27:
 212:Core/Src/stm32f4xx_hal_msp.c ****     }
 482              		.loc 1 212 7 is_stmt 1 view .LVU145
 483 00a4 FFF7FEFF 		bl	Error_Handler
 484              	.LVL21:
 485 00a8 F0E7     		b	.L24
 486              	.L29:
 487 00aa 00BF     		.align	2
 488              	.L28:
 489 00ac 00440040 		.word	1073759232
 490 00b0 00000240 		.word	1073872896
 491 00b4 00000000 		.word	hdma_usart2_tx
 492 00b8 A0600240 		.word	1073897632
 493              		.cfi_endproc
 494              	.LFE242:
 496              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 497              		.align	1
 498              		.global	HAL_UART_MspDeInit
 499              		.syntax unified
 500              		.thumb
 501              		.thumb_func
 503              	HAL_UART_MspDeInit:
 504              	.LVL22:
 505              	.LFB243:
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 228:Core/Src/stm32f4xx_hal_msp.c **** /**
 229:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 230:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 231:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 232:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 233:Core/Src/stm32f4xx_hal_msp.c **** */
 234:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 235:Core/Src/stm32f4xx_hal_msp.c **** {
 506              		.loc 1 235 1 view -0
 507              		.cfi_startproc
 508              		@ args = 0, pretend = 0, frame = 0
 509              		@ frame_needed = 0, uses_anonymous_args = 0
 236:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 510              		.loc 1 236 3 view .LVU147
 511              		.loc 1 236 11 is_stmt 0 view .LVU148
 512 0000 0268     		ldr	r2, [r0]
 513              		.loc 1 236 5 view .LVU149
 514 0002 0B4B     		ldr	r3, .L37
 515 0004 9A42     		cmp	r2, r3
 516 0006 00D0     		beq	.L36
 517 0008 7047     		bx	lr
 518              	.L36:
 235:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 519              		.loc 1 235 1 view .LVU150
 520 000a 10B5     		push	{r4, lr}
 521              		.cfi_def_cfa_offset 8
 522              		.cfi_offset 4, -8
 523              		.cfi_offset 14, -4
 524 000c 0446     		mov	r4, r0
 237:Core/Src/stm32f4xx_hal_msp.c ****   {
 238:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
ARM GAS  /tmp/ccLv8Z6C.s 			page 16


 239:Core/Src/stm32f4xx_hal_msp.c **** 
 240:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 241:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 242:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 525              		.loc 1 242 5 is_stmt 1 view .LVU151
 526 000e 094A     		ldr	r2, .L37+4
 527 0010 136C     		ldr	r3, [r2, #64]
 528 0012 23F40033 		bic	r3, r3, #131072
 529 0016 1364     		str	r3, [r2, #64]
 243:Core/Src/stm32f4xx_hal_msp.c **** 
 244:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 245:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 246:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 247:Core/Src/stm32f4xx_hal_msp.c ****     */
 248:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 530              		.loc 1 248 5 view .LVU152
 531 0018 0C21     		movs	r1, #12
 532 001a 0748     		ldr	r0, .L37+8
 533              	.LVL23:
 534              		.loc 1 248 5 is_stmt 0 view .LVU153
 535 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 536              	.LVL24:
 249:Core/Src/stm32f4xx_hal_msp.c **** 
 250:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA DeInit */
 251:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 537              		.loc 1 251 5 is_stmt 1 view .LVU154
 538 0020 A06B     		ldr	r0, [r4, #56]
 539 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 540              	.LVL25:
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 254:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 541              		.loc 1 254 5 view .LVU155
 542 0026 2620     		movs	r0, #38
 543 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 544              	.LVL26:
 255:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 257:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 258:Core/Src/stm32f4xx_hal_msp.c ****   }
 259:Core/Src/stm32f4xx_hal_msp.c **** 
 260:Core/Src/stm32f4xx_hal_msp.c **** }
 545              		.loc 1 260 1 is_stmt 0 view .LVU156
 546 002c 10BD     		pop	{r4, pc}
 547              	.LVL27:
 548              	.L38:
 549              		.loc 1 260 1 view .LVU157
 550 002e 00BF     		.align	2
 551              	.L37:
 552 0030 00440040 		.word	1073759232
 553 0034 00380240 		.word	1073887232
 554 0038 00000240 		.word	1073872896
 555              		.cfi_endproc
 556              	.LFE243:
 558              		.text
 559              	.Letext0:
 560              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
ARM GAS  /tmp/ccLv8Z6C.s 			page 17


 561              		.file 3 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 562              		.file 4 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 563              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 564              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 565              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 566              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 567              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 568              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 569              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 570              		.file 12 "Core/Inc/main.h"
ARM GAS  /tmp/ccLv8Z6C.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
     /tmp/ccLv8Z6C.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/ccLv8Z6C.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccLv8Z6C.s:84     .text.HAL_MspInit:0000003c $d
     /tmp/ccLv8Z6C.s:89     .text.HAL_ADC_MspInit:00000000 $t
     /tmp/ccLv8Z6C.s:95     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
     /tmp/ccLv8Z6C.s:248    .text.HAL_ADC_MspInit:0000009c $d
     /tmp/ccLv8Z6C.s:255    .text.HAL_ADC_MspDeInit:00000000 $t
     /tmp/ccLv8Z6C.s:261    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
     /tmp/ccLv8Z6C.s:306    .text.HAL_ADC_MspDeInit:00000028 $d
     /tmp/ccLv8Z6C.s:313    .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccLv8Z6C.s:319    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccLv8Z6C.s:489    .text.HAL_UART_MspInit:000000ac $d
     /tmp/ccLv8Z6C.s:497    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccLv8Z6C.s:503    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccLv8Z6C.s:552    .text.HAL_UART_MspDeInit:00000030 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
hdma_usart2_tx
HAL_NVIC_DisableIRQ
