// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.3
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hls_target_Loop_1_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_p2_in_bounded_stencil_stream_V_value_V_dout,
        p_p2_in_bounded_stencil_stream_V_value_V_empty_n,
        p_p2_in_bounded_stencil_stream_V_value_V_read,
        arg_0_TDATA,
        arg_0_TVALID,
        arg_0_TREADY,
        arg_0_TLAST
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b10;
parameter    ap_ST_st12_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_true = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv19_0 = 19'b0000000000000000000;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv19_4B000 = 19'b1001011000000000000;
parameter    ap_const_lv19_1 = 19'b1;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv9_1E0 = 9'b111100000;
parameter    ap_const_lv10_27F = 10'b1001111111;
parameter    ap_const_lv9_1DF = 9'b111011111;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv32_57 = 32'b1010111;
parameter    ap_const_lv32_58 = 32'b1011000;
parameter    ap_const_lv32_5F = 32'b1011111;
parameter    ap_const_lv32_60 = 32'b1100000;
parameter    ap_const_lv32_67 = 32'b1100111;
parameter    ap_const_lv32_68 = 32'b1101000;
parameter    ap_const_lv32_6F = 32'b1101111;
parameter    ap_const_lv32_70 = 32'b1110000;
parameter    ap_const_lv32_77 = 32'b1110111;
parameter    ap_const_lv32_78 = 32'b1111000;
parameter    ap_const_lv32_7F = 32'b1111111;
parameter    ap_const_lv32_80 = 32'b10000000;
parameter    ap_const_lv32_87 = 32'b10000111;
parameter    ap_const_lv32_88 = 32'b10001000;
parameter    ap_const_lv32_8F = 32'b10001111;
parameter    ap_const_lv32_90 = 32'b10010000;
parameter    ap_const_lv32_97 = 32'b10010111;
parameter    ap_const_lv32_98 = 32'b10011000;
parameter    ap_const_lv32_9F = 32'b10011111;
parameter    ap_const_lv32_A0 = 32'b10100000;
parameter    ap_const_lv32_A7 = 32'b10100111;
parameter    ap_const_lv32_A8 = 32'b10101000;
parameter    ap_const_lv32_AF = 32'b10101111;
parameter    ap_const_lv32_B0 = 32'b10110000;
parameter    ap_const_lv32_B7 = 32'b10110111;
parameter    ap_const_lv32_B8 = 32'b10111000;
parameter    ap_const_lv32_BF = 32'b10111111;
parameter    ap_const_lv32_C0 = 32'b11000000;
parameter    ap_const_lv32_C7 = 32'b11000111;
parameter    ap_const_lv32_C8 = 32'b11001000;
parameter    ap_const_lv32_CF = 32'b11001111;
parameter    ap_const_lv32_D0 = 32'b11010000;
parameter    ap_const_lv32_D7 = 32'b11010111;
parameter    ap_const_lv32_D8 = 32'b11011000;
parameter    ap_const_lv32_DF = 32'b11011111;
parameter    ap_const_lv32_E0 = 32'b11100000;
parameter    ap_const_lv32_E7 = 32'b11100111;
parameter    ap_const_lv32_E8 = 32'b11101000;
parameter    ap_const_lv32_EF = 32'b11101111;
parameter    ap_const_lv32_F0 = 32'b11110000;
parameter    ap_const_lv32_F7 = 32'b11110111;
parameter    ap_const_lv32_F8 = 32'b11111000;
parameter    ap_const_lv32_FF = 32'b11111111;
parameter    ap_const_lv32_100 = 32'b100000000;
parameter    ap_const_lv32_107 = 32'b100000111;
parameter    ap_const_lv32_108 = 32'b100001000;
parameter    ap_const_lv32_10F = 32'b100001111;
parameter    ap_const_lv32_110 = 32'b100010000;
parameter    ap_const_lv32_117 = 32'b100010111;
parameter    ap_const_lv32_118 = 32'b100011000;
parameter    ap_const_lv32_11F = 32'b100011111;
parameter    ap_const_lv32_120 = 32'b100100000;
parameter    ap_const_lv32_127 = 32'b100100111;
parameter    ap_const_lv32_128 = 32'b100101000;
parameter    ap_const_lv32_12F = 32'b100101111;
parameter    ap_const_lv32_130 = 32'b100110000;
parameter    ap_const_lv32_137 = 32'b100110111;
parameter    ap_const_lv32_138 = 32'b100111000;
parameter    ap_const_lv32_13F = 32'b100111111;
parameter    ap_const_lv32_140 = 32'b101000000;
parameter    ap_const_lv32_147 = 32'b101000111;
parameter    ap_const_lv32_148 = 32'b101001000;
parameter    ap_const_lv32_14F = 32'b101001111;
parameter    ap_const_lv32_150 = 32'b101010000;
parameter    ap_const_lv32_157 = 32'b101010111;
parameter    ap_const_lv32_158 = 32'b101011000;
parameter    ap_const_lv32_15F = 32'b101011111;
parameter    ap_const_lv32_160 = 32'b101100000;
parameter    ap_const_lv32_167 = 32'b101100111;
parameter    ap_const_lv32_168 = 32'b101101000;
parameter    ap_const_lv32_16F = 32'b101101111;
parameter    ap_const_lv32_170 = 32'b101110000;
parameter    ap_const_lv32_177 = 32'b101110111;
parameter    ap_const_lv32_178 = 32'b101111000;
parameter    ap_const_lv32_17F = 32'b101111111;
parameter    ap_const_lv32_180 = 32'b110000000;
parameter    ap_const_lv32_187 = 32'b110000111;
parameter    ap_const_lv32_188 = 32'b110001000;
parameter    ap_const_lv32_18F = 32'b110001111;
parameter    ap_const_lv32_190 = 32'b110010000;
parameter    ap_const_lv32_197 = 32'b110010111;
parameter    ap_const_lv32_198 = 32'b110011000;
parameter    ap_const_lv32_19F = 32'b110011111;
parameter    ap_const_lv32_1A0 = 32'b110100000;
parameter    ap_const_lv32_1A7 = 32'b110100111;
parameter    ap_const_lv32_1A8 = 32'b110101000;
parameter    ap_const_lv32_1AF = 32'b110101111;
parameter    ap_const_lv32_1B0 = 32'b110110000;
parameter    ap_const_lv32_1B7 = 32'b110110111;
parameter    ap_const_lv32_1B8 = 32'b110111000;
parameter    ap_const_lv32_1BF = 32'b110111111;
parameter    ap_const_lv32_1C0 = 32'b111000000;
parameter    ap_const_lv32_1C7 = 32'b111000111;
parameter    ap_const_lv32_1C8 = 32'b111001000;
parameter    ap_const_lv32_1CF = 32'b111001111;
parameter    ap_const_lv32_1D0 = 32'b111010000;
parameter    ap_const_lv32_1D7 = 32'b111010111;
parameter    ap_const_lv32_1D8 = 32'b111011000;
parameter    ap_const_lv32_1DF = 32'b111011111;
parameter    ap_const_lv32_1E0 = 32'b111100000;
parameter    ap_const_lv32_1E7 = 32'b111100111;
parameter    ap_const_lv32_1E8 = 32'b111101000;
parameter    ap_const_lv32_1EF = 32'b111101111;
parameter    ap_const_lv32_1F0 = 32'b111110000;
parameter    ap_const_lv32_1F7 = 32'b111110111;
parameter    ap_const_lv32_1F8 = 32'b111111000;
parameter    ap_const_lv32_1FF = 32'b111111111;
parameter    ap_const_lv32_200 = 32'b1000000000;
parameter    ap_const_lv32_207 = 32'b1000000111;
parameter    ap_const_lv32_208 = 32'b1000001000;
parameter    ap_const_lv32_20F = 32'b1000001111;
parameter    ap_const_lv32_210 = 32'b1000010000;
parameter    ap_const_lv32_217 = 32'b1000010111;
parameter    ap_const_lv32_218 = 32'b1000011000;
parameter    ap_const_lv32_21F = 32'b1000011111;
parameter    ap_const_lv32_220 = 32'b1000100000;
parameter    ap_const_lv32_227 = 32'b1000100111;
parameter    ap_const_lv32_228 = 32'b1000101000;
parameter    ap_const_lv32_22F = 32'b1000101111;
parameter    ap_const_lv32_230 = 32'b1000110000;
parameter    ap_const_lv32_237 = 32'b1000110111;
parameter    ap_const_lv32_238 = 32'b1000111000;
parameter    ap_const_lv32_23F = 32'b1000111111;
parameter    ap_const_lv32_240 = 32'b1001000000;
parameter    ap_const_lv32_247 = 32'b1001000111;
parameter    ap_const_lv32_248 = 32'b1001001000;
parameter    ap_const_lv32_24F = 32'b1001001111;
parameter    ap_const_lv32_250 = 32'b1001010000;
parameter    ap_const_lv32_257 = 32'b1001010111;
parameter    ap_const_lv32_258 = 32'b1001011000;
parameter    ap_const_lv32_25F = 32'b1001011111;
parameter    ap_const_lv32_260 = 32'b1001100000;
parameter    ap_const_lv32_267 = 32'b1001100111;
parameter    ap_const_lv32_268 = 32'b1001101000;
parameter    ap_const_lv32_26F = 32'b1001101111;
parameter    ap_const_lv32_270 = 32'b1001110000;
parameter    ap_const_lv32_277 = 32'b1001110111;
parameter    ap_const_lv32_278 = 32'b1001111000;
parameter    ap_const_lv32_27F = 32'b1001111111;
parameter    ap_const_lv32_280 = 32'b1010000000;
parameter    ap_const_lv32_287 = 32'b1010000111;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv14_1B = 14'b11011;
parameter    ap_const_lv15_36 = 15'b110110;
parameter    ap_const_lv16_43 = 16'b1000011;
parameter    ap_const_lv15_51 = 15'b1010001;
parameter    ap_const_lv16_51 = 16'b1010001;
parameter    ap_const_lv17_F3 = 17'b11110011;
parameter    ap_const_lv18_1E6 = 18'b111100110;
parameter    ap_const_lv15_43 = 15'b1000011;
parameter    ap_const_lv19_25B = 19'b1001011011;
parameter    ap_const_lv19_2D9 = 19'b1011011001;
parameter    ap_const_lv20_711 = 20'b11100010001;
parameter    ap_const_lv22_1189 = 22'b1000110001001;
parameter    ap_const_lv20_5B2 = 20'b10110110010;
parameter    ap_const_lv21_E22 = 21'b111000100010;
parameter    ap_const_lv21_B64 = 21'b101101100100;
parameter    ap_const_lv32_2 = 32'b10;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [647:0] p_p2_in_bounded_stencil_stream_V_value_V_dout;
input   p_p2_in_bounded_stencil_stream_V_value_V_empty_n;
output   p_p2_in_bounded_stencil_stream_V_value_V_read;
output  [7:0] arg_0_TDATA;
output   arg_0_TVALID;
input   arg_0_TREADY;
output  [0:0] arg_0_TLAST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_p2_in_bounded_stencil_stream_V_value_V_read;
reg    ap_done_reg = 1'b0;
//(* fsm_encoding = "none" *) 
reg   [2:0] ap_CS_fsm = 3'b1; // XXX
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_22;
reg    arg_0_V_value_V_1_vld_in;
reg    arg_0_V_value_V_1_ack_in;
wire    arg_0_V_value_V_1_ack_out;
reg   [7:0] arg_0_V_value_V_1_data_reg;
reg    arg_0_V_value_V_1_sRdy;
reg    arg_0_V_value_V_1_mVld = 1'b0;
reg    arg_0_V_value_V_1_areset_d;
reg    arg_0_V_last_V_1_vld_in;
wire    arg_0_V_last_V_1_ack_out;
reg   [0:0] arg_0_V_last_V_1_data_reg;
reg    arg_0_V_last_V_1_sRdy;
reg    arg_0_V_last_V_1_mVld = 1'b0;
reg    arg_0_V_last_V_1_areset_d;
reg   [18:0] indvar_flatten_reg_434;
reg   [9:0] p_hw_output_1_y_scan_dim_1_reg_445;
reg   [8:0] p_hw_output_1_x_scan_dim_0_reg_456;
wire   [0:0] exitcond_flatten_fu_467_p2;
reg   [0:0] exitcond_flatten_reg_2790;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_90;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_sig_bdd_98;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it6;
wire   [18:0] indvar_flatten_next_fu_473_p2;
wire   [9:0] p_hw_output_1_y_scan_dim_1_mi_fu_499_p3;
reg   [9:0] p_hw_output_1_y_scan_dim_1_mi_reg_2799;
wire   [0:0] tmp_last_V_fu_519_p2;
reg   [0:0] tmp_last_V_reg_2804;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it7;
wire   [8:0] p_hw_output_1_x_scan_dim_0_1_fu_525_p2;
reg   [7:0] p_210_reg_2814;
reg   [7:0] p_216_reg_2819;
reg   [7:0] p_222_reg_2824;
reg   [7:0] p_228_reg_2829;
reg   [7:0] p_234_reg_2834;
reg   [7:0] p_250_reg_2839;
reg   [7:0] p_256_reg_2845;
reg   [7:0] p_262_reg_2850;
reg   [7:0] ap_reg_ppstg_p_262_reg_2850_pp0_it2;
reg   [7:0] p_268_reg_2855;
reg   [7:0] ap_reg_ppstg_p_268_reg_2855_pp0_it2;
reg   [7:0] p_274_reg_2860;
reg   [7:0] ap_reg_ppstg_p_274_reg_2860_pp0_it2;
reg   [7:0] p_280_reg_2865;
reg   [7:0] ap_reg_ppstg_p_280_reg_2865_pp0_it2;
reg   [7:0] p_286_reg_2870;
reg   [7:0] ap_reg_ppstg_p_286_reg_2870_pp0_it2;
reg   [7:0] p_292_reg_2875;
reg   [7:0] p_298_reg_2880;
reg   [7:0] p_304_reg_2886;
reg   [7:0] p_310_reg_2891;
reg   [7:0] p_316_reg_2896;
reg   [7:0] ap_reg_ppstg_p_316_reg_2896_pp0_it2;
reg   [7:0] p_322_reg_2901;
reg   [7:0] ap_reg_ppstg_p_322_reg_2901_pp0_it2;
reg   [7:0] ap_reg_ppstg_p_322_reg_2901_pp0_it3;
reg   [7:0] ap_reg_ppstg_p_322_reg_2901_pp0_it4;
reg   [7:0] p_328_reg_2906;
reg   [7:0] ap_reg_ppstg_p_328_reg_2906_pp0_it2;
reg   [7:0] ap_reg_ppstg_p_328_reg_2906_pp0_it3;
reg   [7:0] ap_reg_ppstg_p_328_reg_2906_pp0_it4;
reg   [7:0] p_334_reg_2911;
reg   [7:0] ap_reg_ppstg_p_334_reg_2911_pp0_it2;
reg   [7:0] ap_reg_ppstg_p_334_reg_2911_pp0_it3;
reg   [7:0] p_340_reg_2916;
reg   [7:0] ap_reg_ppstg_p_340_reg_2916_pp0_it2;
reg   [7:0] ap_reg_ppstg_p_340_reg_2916_pp0_it3;
reg   [7:0] ap_reg_ppstg_p_340_reg_2916_pp0_it4;
reg   [7:0] p_346_reg_2921;
reg   [7:0] p_352_reg_2926;
reg   [7:0] p_358_reg_2931;
reg   [7:0] p_364_reg_2936;
reg   [7:0] p_370_reg_2941;
reg   [7:0] ap_reg_ppstg_p_370_reg_2941_pp0_it2;
reg   [7:0] ap_reg_ppstg_p_370_reg_2941_pp0_it3;
reg   [7:0] ap_reg_ppstg_p_370_reg_2941_pp0_it4;
reg   [7:0] p_376_reg_2946;
reg   [7:0] ap_reg_ppstg_p_376_reg_2946_pp0_it2;
reg   [7:0] ap_reg_ppstg_p_376_reg_2946_pp0_it3;
reg   [7:0] ap_reg_ppstg_p_376_reg_2946_pp0_it4;
reg   [7:0] p_382_reg_2951;
reg   [7:0] ap_reg_ppstg_p_382_reg_2951_pp0_it2;
reg   [7:0] ap_reg_ppstg_p_382_reg_2951_pp0_it3;
reg   [7:0] ap_reg_ppstg_p_382_reg_2951_pp0_it4;
reg   [7:0] ap_reg_ppstg_p_382_reg_2951_pp0_it5;
reg   [7:0] p_388_reg_2956;
reg   [7:0] ap_reg_ppstg_p_388_reg_2956_pp0_it2;
reg   [7:0] p_394_reg_2961;
reg   [7:0] ap_reg_ppstg_p_394_reg_2961_pp0_it2;
reg   [7:0] p_400_reg_2966;
reg   [7:0] p_406_reg_2971;
reg   [7:0] p_412_reg_2976;
reg   [7:0] p_418_reg_2981;
reg   [7:0] ap_reg_ppstg_p_418_reg_2981_pp0_it2;
reg   [7:0] p_424_reg_2986;
reg   [7:0] p_430_reg_2991;
reg   [7:0] p_436_reg_2996;
reg   [7:0] ap_reg_ppstg_p_436_reg_2996_pp0_it2;
reg   [7:0] ap_reg_ppstg_p_436_reg_2996_pp0_it3;
reg   [7:0] ap_reg_ppstg_p_436_reg_2996_pp0_it4;
reg   [7:0] ap_reg_ppstg_p_436_reg_2996_pp0_it5;
reg   [7:0] ap_reg_ppstg_p_436_reg_2996_pp0_it6;
reg   [7:0] p_442_reg_3001;
reg   [7:0] ap_reg_ppstg_p_442_reg_3001_pp0_it2;
reg   [7:0] p_448_reg_3006;
reg   [7:0] ap_reg_ppstg_p_448_reg_3006_pp0_it2;
reg   [7:0] p_454_reg_3011;
reg   [7:0] p_460_reg_3016;
reg   [7:0] p_466_reg_3021;
reg   [7:0] tmp_15_reg_3026;
reg   [7:0] p_478_reg_3031;
reg   [7:0] p_484_reg_3036;
reg   [7:0] ap_reg_ppstg_p_484_reg_3036_pp0_it2;
reg   [7:0] p_490_reg_3041;
reg   [7:0] p_496_reg_3046;
reg   [7:0] tmp_16_reg_3051;
reg   [7:0] ap_reg_ppstg_tmp_16_reg_3051_pp0_it2;
reg   [7:0] tmp_17_reg_3056;
reg   [7:0] tmp_18_reg_3061;
reg   [7:0] p_520_reg_3066;
reg   [7:0] p_526_reg_3071;
reg   [7:0] tmp_19_reg_3076;
reg   [7:0] tmp_20_reg_3081;
reg   [7:0] ap_reg_ppstg_tmp_20_reg_3081_pp0_it2;
reg   [7:0] p_544_reg_3086;
reg   [7:0] ap_reg_ppstg_p_544_reg_3086_pp0_it2;
reg   [7:0] p_550_reg_3091;
reg   [7:0] tmp_21_reg_3096;
reg   [7:0] tmp_22_reg_3101;
reg   [7:0] p_568_reg_3106;
reg   [7:0] p_574_reg_3111;
reg   [7:0] p_580_reg_3117;
reg   [7:0] tmp_23_reg_3122;
reg   [7:0] p_592_reg_3127;
reg   [7:0] p_598_reg_3132;
reg   [7:0] p_604_reg_3137;
reg   [7:0] p_610_reg_3142;
reg   [7:0] p_616_reg_3147;
reg   [7:0] p_622_reg_3152;
reg   [7:0] p_632_reg_3158;
reg   [7:0] tmp_24_reg_3164;
reg   [7:0] tmp_25_reg_3169;
reg   [7:0] p_650_reg_3174;
reg   [7:0] p_656_reg_3179;
reg   [7:0] tmp_26_reg_3184;
wire   [11:0] p_208_fu_1385_p2;
reg   [11:0] p_208_reg_3189;
wire   [11:0] tmp5_fu_1409_p2;
reg   [11:0] tmp5_reg_3194;
wire   [11:0] tmp68_fu_1443_p2;
reg   [11:0] tmp68_reg_3199;
wire   [14:0] p_220_fu_1627_p2;
reg   [14:0] p_220_reg_3204;
wire   [15:0] p_225_fu_1633_p2;
reg   [15:0] p_225_reg_3209;
wire   [14:0] p_231_fu_1639_p2;
reg   [14:0] p_231_reg_3214;
wire   [13:0] tmp4_fu_1654_p2;
reg   [13:0] tmp4_reg_3219;
wire   [14:0] tmp6_fu_1687_p2;
reg   [14:0] tmp6_reg_3224;
wire   [16:0] tmp11_fu_1752_p2;
reg   [16:0] tmp11_reg_3229;
reg   [16:0] ap_reg_ppstg_tmp11_reg_3229_pp0_it3;
wire   [17:0] tmp19_fu_1806_p2;
reg   [17:0] tmp19_reg_3234;
reg   [17:0] ap_reg_ppstg_tmp19_reg_3234_pp0_it3;
reg   [17:0] ap_reg_ppstg_tmp19_reg_3234_pp0_it4;
reg   [17:0] ap_reg_ppstg_tmp19_reg_3234_pp0_it5;
wire   [17:0] p_403_fu_1812_p2;
reg   [17:0] p_403_reg_3239;
wire   [19:0] p_427_fu_2647_p2;
reg   [19:0] p_427_reg_3244;
wire   [20:0] p_433_fu_2635_p2;
reg   [20:0] p_433_reg_3249;
wire   [14:0] tmp29_fu_1830_p2;
reg   [14:0] tmp29_reg_3254;
wire   [19:0] p_481_fu_2623_p2;
reg   [19:0] p_481_reg_3259;
wire   [20:0] p_493_fu_2629_p2;
reg   [20:0] p_493_reg_3264;
wire   [20:0] p_499_fu_2641_p2;
reg   [20:0] p_499_reg_3269;
wire   [19:0] p_553_fu_2668_p2;
reg   [19:0] p_553_reg_3274;
wire   [17:0] p_595_fu_1919_p2;
reg   [17:0] p_595_reg_3279;
wire   [16:0] p_613_fu_1937_p2;
reg   [16:0] p_613_reg_3284;
wire   [19:0] tmp43_fu_2006_p2;
reg   [19:0] tmp43_reg_3289;
wire   [18:0] tmp46_fu_2015_p2;
reg   [18:0] tmp46_reg_3294;
wire   [17:0] tmp49_fu_2021_p2;
reg   [17:0] tmp49_reg_3299;
wire   [16:0] grp_fu_2721_p3;
reg   [16:0] tmp53_reg_3304;
wire   [15:0] tmp55_fu_2027_p2;
reg   [15:0] tmp55_reg_3309;
wire   [15:0] tmp57_fu_2033_p2;
reg   [15:0] tmp57_reg_3314;
wire   [15:0] tmp58_fu_2042_p2;
reg   [15:0] tmp58_reg_3319;
wire   [14:0] tmp62_fu_2048_p2;
reg   [14:0] tmp62_reg_3324;
wire   [14:0] tmp63_fu_2057_p2;
reg   [14:0] tmp63_reg_3329;
wire   [13:0] tmp65_fu_2082_p2;
reg   [13:0] tmp65_reg_3334;
wire   [17:0] p_266_fu_2186_p2;
reg   [17:0] p_266_reg_3339;
wire   [17:0] p_271_fu_2192_p2;
reg   [17:0] p_271_reg_3344;
wire   [18:0] p_277_fu_2198_p2;
reg   [18:0] p_277_reg_3349;
wire   [18:0] p_319_fu_2220_p2;
reg   [18:0] p_319_reg_3354;
wire   [17:0] tmp10_fu_2226_p2;
reg   [17:0] tmp10_reg_3359;
wire   [20:0] grp_fu_2674_p3;
reg   [20:0] tmp24_reg_3364;
reg   [20:0] ap_reg_ppstg_tmp24_reg_3364_pp0_it4;
reg   [20:0] ap_reg_ppstg_tmp24_reg_3364_pp0_it5;
reg   [20:0] ap_reg_ppstg_tmp24_reg_3364_pp0_it6;
wire   [19:0] tmp26_fu_2259_p2;
reg   [19:0] tmp26_reg_3369;
reg   [19:0] ap_reg_ppstg_tmp26_reg_3369_pp0_it4;
reg   [19:0] ap_reg_ppstg_tmp26_reg_3369_pp0_it5;
reg   [19:0] ap_reg_ppstg_tmp26_reg_3369_pp0_it6;
wire   [21:0] grp_fu_2765_p3;
reg   [21:0] tmp34_reg_3374;
reg   [21:0] ap_reg_ppstg_tmp34_reg_3374_pp0_it4;
reg   [21:0] ap_reg_ppstg_tmp34_reg_3374_pp0_it5;
reg   [21:0] ap_reg_ppstg_tmp34_reg_3374_pp0_it6;
reg   [21:0] ap_reg_ppstg_tmp34_reg_3374_pp0_it7;
wire   [21:0] tmp36_fu_2280_p2;
reg   [21:0] tmp36_reg_3379;
reg   [21:0] ap_reg_ppstg_tmp36_reg_3379_pp0_it4;
reg   [21:0] ap_reg_ppstg_tmp36_reg_3379_pp0_it5;
reg   [21:0] ap_reg_ppstg_tmp36_reg_3379_pp0_it6;
reg   [21:0] ap_reg_ppstg_tmp36_reg_3379_pp0_it7;
wire   [20:0] tmp40_fu_2324_p2;
reg   [20:0] tmp40_reg_3384;
reg   [20:0] ap_reg_ppstg_tmp40_reg_3384_pp0_it4;
reg   [20:0] ap_reg_ppstg_tmp40_reg_3384_pp0_it5;
reg   [20:0] ap_reg_ppstg_tmp40_reg_3384_pp0_it6;
reg   [20:0] ap_reg_ppstg_tmp40_reg_3384_pp0_it7;
wire   [18:0] tmp50_fu_2402_p2;
reg   [18:0] tmp50_reg_3389;
reg   [18:0] ap_reg_ppstg_tmp50_reg_3389_pp0_it4;
reg   [18:0] ap_reg_ppstg_tmp50_reg_3389_pp0_it5;
reg   [18:0] ap_reg_ppstg_tmp50_reg_3389_pp0_it6;
reg   [18:0] ap_reg_ppstg_tmp50_reg_3389_pp0_it7;
wire   [19:0] p_320_fu_2453_p2;
reg   [19:0] p_320_reg_3394;
wire   [19:0] p_337_fu_2697_p2;
reg   [19:0] p_337_reg_3399;
wire   [21:0] grp_fu_2653_p3;
reg   [21:0] tmp17_reg_3404;
//(* use_dsp48 = "no" *) 
wire   [19:0] tmp18_fu_2499_p2; // XXX
reg   [19:0] tmp18_reg_3409;
wire   [22:0] grp_fu_2689_p3;
reg   [22:0] tmp23_reg_3414;
wire   [23:0] grp_fu_2606_p3;
reg   [23:0] tmp33_reg_3419;
reg    ap_sig_bdd_527;
reg   [9:0] p_hw_output_1_y_scan_dim_1_phi_fu_449_p4;
wire   [0:0] exitcond3_fu_485_p2;
wire   [9:0] p_hw_output_1_y_scan_dim_1_1_fu_479_p2;
wire   [8:0] p_hw_output_1_x_scan_dim_0_mi_fu_491_p3;
wire   [0:0] tmp_5_fu_513_p2;
wire   [0:0] tmp_fu_507_p2;
wire   [7:0] p_200_fu_531_p1;
wire   [7:0] p_204_fu_539_p4;
wire   [7:0] p_240_fu_603_p4;
wire   [7:0] p_246_fu_617_p4;
wire   [7:0] p_628_fu_1261_p4;
wire   [7:0] p_668_fu_1335_p4;
wire   [7:0] p_674_fu_1349_p4;
wire   [10:0] p_shl_fu_1363_p3;
wire   [8:0] p_201_cast_cast_fu_535_p1;
wire   [8:0] p_205_cast1_cast_fu_549_p1;
wire   [8:0] tmp1_fu_1375_p2;
wire   [11:0] p_shl_cast_fu_1371_p1;
wire   [11:0] tmp1_cast_fu_1381_p1;
wire   [10:0] p_shl1_fu_1391_p3;
wire   [11:0] p_241_cast1_fu_613_p1;
wire   [11:0] p_shl1_cast_fu_1399_p1;
wire   [11:0] p_247_cast_cast_fu_627_p1;
wire   [11:0] p_243_fu_1403_p2;
wire   [10:0] p_shl4_fu_1415_p3;
wire   [11:0] p_669_cast1_fu_1345_p1;
wire   [11:0] p_shl4_cast_fu_1423_p1;
wire   [8:0] p_675_cast_cast_fu_1359_p1;
wire   [8:0] p_629_cast_cast_fu_1271_p1;
wire   [8:0] tmp69_fu_1433_p2;
wire   [11:0] p_671_fu_1427_p2;
wire   [11:0] tmp69_cast_fu_1439_p1;
wire   [7:0] p_213_fu_1605_p1;
wire   [13:0] p_208_cast_fu_1602_p1;
wire   [13:0] p_213_fu_1605_p2;
wire   [13:0] p_214_fu_1611_p2;
wire   [7:0] p_219_fu_1621_p1;
wire   [14:0] p_214_cast_fu_1617_p1;
wire   [14:0] p_219_fu_1621_p2;
wire   [7:0] p_225_fu_1633_p1;
wire   [7:0] p_231_fu_1639_p1;
wire   [7:0] p_237_fu_1645_p1;
wire   [13:0] p_237_fu_1645_p2;
wire   [13:0] tmp5_cast_fu_1651_p1;
wire   [10:0] p_shl9_fu_1660_p3;
wire   [11:0] p_251_cast1_fu_1464_p1;
wire   [11:0] p_shl9_cast_fu_1667_p1;
wire   [11:0] p_253_fu_1671_p2;
wire   [7:0] p_s_fu_1681_p1;
wire   [14:0] p_253_cast_cast_fu_1677_p1;
wire   [14:0] p_s_fu_1681_p2;
wire   [7:0] p_295_fu_1693_p1;
wire   [15:0] p_295_fu_1693_p2;
wire   [10:0] p_shl8_fu_1703_p3;
wire   [11:0] p_299_cast1_fu_1473_p1;
wire   [11:0] p_shl8_cast_fu_1710_p1;
wire   [11:0] p_301_fu_1714_p2;
wire   [7:0] p_307_fu_1724_p1;
wire   [7:0] p_313_fu_1730_p1;
wire   [16:0] p_295_cast_cast_fu_1699_p1;
wire   [16:0] p_313_fu_1730_p2;
wire   [13:0] p_301_cast_cast_fu_1720_p1;
wire   [13:0] p_307_fu_1724_p2;
wire   [13:0] tmp13_fu_1742_p2;
wire   [16:0] tmp12_fu_1736_p2;
wire   [16:0] tmp13_cast_fu_1748_p1;
wire   [7:0] p_349_fu_1758_p1;
wire   [16:0] p_349_fu_1758_p2;
wire   [7:0] p_355_fu_1768_p1;
wire   [13:0] p_355_fu_1768_p2;
wire   [7:0] p_361_fu_1778_p1;
wire   [7:0] p_367_fu_1784_p1;
wire   [17:0] p_349_cast_cast_fu_1764_p1;
wire   [17:0] p_367_fu_1784_p2;
wire   [14:0] p_355_cast_cast_fu_1774_p1;
wire   [14:0] p_361_fu_1778_p2;
wire   [14:0] tmp21_fu_1796_p2;
wire   [17:0] tmp20_fu_1790_p2;
wire   [17:0] tmp21_cast_fu_1802_p1;
wire   [7:0] p_403_fu_1812_p1;
wire   [7:0] p_409_fu_1818_p1;
wire   [7:0] p_111_fu_1824_p1;
wire   [14:0] p_409_fu_1818_p2;
wire   [14:0] p_111_fu_1824_p2;
wire   [7:0] p_457_fu_1836_p1;
wire   [18:0] p_457_fu_1836_p2;
wire   [7:0] p_463_fu_1846_p1;
wire   [7:0] p_469_fu_1852_p1;
wire   [14:0] p_469_fu_1852_p2;
wire   [7:0] p_523_fu_1862_p1;
wire   [13:0] p_523_fu_1862_p2;
wire   [7:0] p_529_fu_1872_p1;
wire   [16:0] p_529_fu_1872_p2;
wire   [7:0] p_571_fu_1882_p1;
wire   [13:0] p_571_fu_1882_p2;
wire   [10:0] p_shl7_fu_1892_p3;
wire   [11:0] p_575_cast1_fu_1557_p1;
wire   [11:0] p_shl7_cast_fu_1899_p1;
wire   [11:0] p_577_fu_1903_p2;
wire   [7:0] p_583_fu_1913_p1;
wire   [7:0] p_595_fu_1919_p1;
wire   [7:0] p_601_fu_1925_p1;
wire   [7:0] p_607_fu_1931_p1;
wire   [7:0] p_613_fu_1937_p1;
wire   [7:0] p_619_fu_1943_p1;
wire   [10:0] p_shl6_fu_1949_p3;
wire   [11:0] p_623_cast1_fu_1581_p1;
wire   [11:0] p_shl6_cast_fu_1956_p1;
wire   [11:0] p_625_fu_1960_p2;
wire   [10:0] p_shl5_fu_1970_p3;
wire   [11:0] p_633_cast1_fu_1584_p1;
wire   [11:0] p_shl5_cast_fu_1977_p1;
wire   [11:0] p_635_fu_1981_p2;
wire   [7:0] p_653_fu_1991_p1;
wire   [7:0] p_659_fu_1997_p1;
wire   [18:0] grp_fu_2781_p3;
wire   [19:0] p_457_cast_cast_fu_1842_p1;
wire   [19:0] tmp44_cast_fu_2003_p1;
wire   [17:0] grp_fu_2729_p3;
wire   [18:0] p_601_fu_1925_p2;
wire   [18:0] tmp47_cast_fu_2012_p1;
wire   [17:0] p_529_cast_cast_fu_1878_p1;
wire   [17:0] p_607_fu_1931_p2;
wire   [15:0] p_583_fu_1913_p2;
wire   [15:0] p_463_fu_1846_p2;
wire   [15:0] p_653_fu_1991_p2;
wire   [15:0] p_619_fu_1943_p2;
wire   [14:0] grp_fu_2712_p3;
wire   [15:0] p_469_cast_cast_fu_1858_p1;
wire   [15:0] tmp59_cast_fu_2039_p1;
wire   [14:0] p_523_cast_cast_fu_1868_p1;
wire   [14:0] p_659_fu_1997_p2;
wire   [13:0] grp_fu_2703_p3;
wire   [14:0] p_571_cast_cast_fu_1888_p1;
wire   [14:0] tmp64_cast_fu_2054_p1;
wire   [12:0] p_635_cast_cast_fu_1987_p1;
wire   [12:0] p_625_cast_cast_fu_1966_p1;
wire   [12:0] p_577_cast_cast_fu_1909_p1;
wire   [12:0] tmp67_fu_2063_p2;
wire   [12:0] tmp66_fu_2069_p2;
wire   [13:0] tmp66_cast_fu_2075_p1;
wire   [13:0] tmp68_cast_fu_2079_p1;
wire   [15:0] p_231_cast_fu_2136_p1;
wire   [15:0] p_220_cast_fu_2133_p1;
wire   [15:0] tmp3_fu_2139_p2;
wire   [15:0] tmp2_fu_2145_p2;
wire   [15:0] tmp4_cast_fu_2150_p1;
wire   [15:0] p_248_fu_2153_p2;
wire   [16:0] p_248_cast_fu_2159_p1;
wire   [16:0] tmp6_cast_fu_2163_p1;
wire   [16:0] p_260_fu_2166_p2;
wire   [7:0] p_265_fu_2176_p1;
wire   [16:0] p_265_fu_2176_p2;
wire   [17:0] p_260_cast_fu_2172_p1;
wire   [17:0] p_265_cast_fu_2182_p1;
wire   [7:0] p_271_fu_2192_p1;
wire   [7:0] p_277_fu_2198_p1;
wire   [7:0] p_283_fu_2204_p1;
wire   [7:0] p_289_fu_2210_p1;
wire   [16:0] p_289_fu_2210_p2;
wire   [7:0] p_319_fu_2220_p1;
wire   [17:0] p_289_cast_cast_fu_2216_p1;
wire   [17:0] p_283_fu_2204_p2;
wire   [7:0] p_421_fu_2232_p1;
wire   [18:0] p_421_fu_2232_p2;
wire   [19:0] p_421_cast_cast_fu_2238_p1;
wire   [17:0] tmp29_cast_fu_2247_p1;
wire   [17:0] tmp28_fu_2250_p2;
//(* use_dsp48 = "no" *) 
wire   [19:0] tmp27_fu_2242_p2; // XXX
wire   [19:0] tmp28_cast_fu_2255_p1;
wire   [20:0] grp_fu_2773_p3;
wire   [20:0] grp_fu_2757_p3;
wire   [20:0] grp_fu_2746_p4;
wire   [21:0] tmp37_cast_fu_2274_p1;
wire   [21:0] tmp38_cast_fu_2277_p1;
wire   [19:0] grp_fu_2738_p3;
wire   [20:0] tmp42_cast_fu_2286_p1;
wire   [20:0] tmp43_cast_fu_2289_p1;
wire   [18:0] p_595_cast_cast_fu_2268_p1;
wire   [18:0] tmp49_cast_fu_2301_p1;
wire   [18:0] tmp48_fu_2304_p2;
wire   [19:0] tmp46_cast_fu_2298_p1;
wire   [19:0] tmp48_cast_fu_2310_p1;
wire   [19:0] tmp45_fu_2314_p2;
wire   [20:0] tmp41_fu_2292_p2;
wire   [20:0] tmp45_cast_fu_2320_p1;
wire   [16:0] tmp55_cast_fu_2333_p1;
wire   [16:0] tmp54_fu_2336_p2;
wire   [17:0] tmp53_cast_fu_2330_p1;
wire   [17:0] tmp54_cast_fu_2341_p1;
wire   [17:0] tmp52_fu_2345_p2;
wire   [16:0] tmp57_cast_fu_2355_p1;
wire   [16:0] tmp58_cast_fu_2358_p1;
wire   [16:0] tmp56_fu_2361_p2;
wire   [18:0] tmp52_cast_fu_2351_p1;
wire   [18:0] tmp56_cast_fu_2367_p1;
wire   [15:0] tmp62_cast_fu_2377_p1;
wire   [15:0] tmp63_cast_fu_2380_p1;
wire   [15:0] tmp61_fu_2383_p2;
wire   [15:0] tmp65_cast_fu_2389_p1;
wire   [15:0] tmp60_fu_2392_p2;
wire   [18:0] tmp51_fu_2371_p2;
wire   [18:0] tmp60_cast_fu_2398_p1;
wire   [18:0] p_266_cast_fu_2411_p1;
wire   [18:0] p_271_cast_fu_2414_p1;
wire   [18:0] tmp7_fu_2417_p2;
wire   [18:0] p_278_fu_2423_p2;
wire   [19:0] p_319_cast_fu_2432_p1;
wire   [19:0] p_278_cast_fu_2428_p1;
wire   [19:0] tmp9_fu_2435_p2;
wire   [19:0] tmp10_cast_fu_2441_p1;
wire   [19:0] tmp8_fu_2444_p2;
wire   [19:0] tmp11_cast_fu_2450_p1;
wire   [19:0] grp_fu_2598_p3;
wire   [20:0] grp_fu_2614_p3;
wire   [20:0] tmp15_cast_fu_2477_p1;
//(* use_dsp48 = "no" *) 
wire   [20:0] p_338_fu_2480_p2; // XXX
wire   [7:0] p_343_fu_2489_p1;
wire   [18:0] p_343_fu_2489_p2;
wire   [19:0] p_343_cast_cast_fu_2495_p1;
wire   [19:0] p_373_fu_2661_p2;
wire   [21:0] tmp18_cast_fu_2507_p1;
//(* use_dsp48 = "no" *) 
wire   [21:0] tmp16_fu_2510_p2; // XXX
wire   [21:0] tmp19_cast_fu_2515_p1;
wire   [21:0] p_380_fu_2518_p2;
wire   [22:0] tmp24_cast_fu_2531_p1;
//(* use_dsp48 = "no" *) 
wire   [22:0] tmp22_fu_2534_p2; // XXX
wire   [22:0] tmp26_cast_fu_2539_p1;
wire   [22:0] p_434_fu_2542_p2;
wire   [23:0] tmp34_cast_fu_2552_p1;
//(* use_dsp48 = "no" *) 
wire   [23:0] tmp32_fu_2555_p2; // XXX
wire   [23:0] tmp36_cast_fu_2560_p1;
wire   [23:0] tmp31_fu_2563_p2;
wire   [23:0] tmp40_cast_fu_2569_p1;
wire   [23:0] tmp30_fu_2572_p2;
wire   [23:0] tmp50_cast_fu_2578_p1;
wire   [23:0] p_676_fu_2581_p2;
wire   [11:0] grp_fu_2598_p0;
wire   [7:0] grp_fu_2598_p1;
wire   [13:0] grp_fu_2606_p0;
wire   [7:0] grp_fu_2606_p1;
wire   [22:0] grp_fu_2606_p2;
wire   [11:0] grp_fu_2614_p0;
wire   [7:0] grp_fu_2614_p1;
wire   [19:0] grp_fu_2614_p2;
wire   [11:0] p_481_fu_2623_p0;
wire   [7:0] p_481_fu_2623_p1;
wire   [12:0] p_493_fu_2629_p0;
wire   [7:0] p_493_fu_2629_p1;
wire   [12:0] p_433_fu_2635_p0;
wire   [7:0] p_433_fu_2635_p1;
wire   [12:0] p_499_fu_2641_p0;
wire   [7:0] p_499_fu_2641_p1;
wire   [11:0] p_427_fu_2647_p0;
wire   [7:0] p_427_fu_2647_p1;
wire   [12:0] grp_fu_2653_p0;
wire   [7:0] grp_fu_2653_p1;
wire   [20:0] grp_fu_2653_p2;
wire   [11:0] p_373_fu_2661_p0;
wire   [7:0] p_373_fu_2661_p1;
wire   [11:0] p_553_fu_2668_p0;
wire   [7:0] p_553_fu_2668_p1;
wire   [12:0] grp_fu_2674_p0;
wire   [7:0] grp_fu_2674_p1;
wire   [20:0] grp_fu_2681_p3;
wire   [11:0] grp_fu_2681_p0;
wire   [7:0] grp_fu_2681_p1;
wire   [12:0] grp_fu_2689_p0;
wire   [7:0] grp_fu_2689_p1;
wire   [21:0] grp_fu_2689_p2;
wire   [11:0] p_337_fu_2697_p0;
wire   [7:0] p_337_fu_2697_p1;
wire   [7:0] grp_fu_2703_p0;
wire   [7:0] grp_fu_2703_p1;
wire   [5:0] grp_fu_2703_p2;
wire   [7:0] grp_fu_2712_p0;
wire   [7:0] grp_fu_2712_p1;
wire   [6:0] grp_fu_2712_p2;
wire   [7:0] grp_fu_2721_p0;
wire   [7:0] grp_fu_2721_p1;
wire   [8:0] grp_fu_2721_p2;
wire   [7:0] grp_fu_2729_p0;
wire   [7:0] grp_fu_2729_p1;
wire   [9:0] grp_fu_2729_p2;
wire   [11:0] grp_fu_2738_p0;
wire   [7:0] grp_fu_2738_p1;
wire   [7:0] grp_fu_2746_p0;
wire   [7:0] grp_fu_2746_p1;
wire   [11:0] grp_fu_2746_p2;
wire   [19:0] grp_fu_2746_p3;
wire   [11:0] grp_fu_2757_p0;
wire   [7:0] grp_fu_2757_p1;
wire   [12:0] grp_fu_2765_p0;
wire   [7:0] grp_fu_2765_p1;
wire   [20:0] grp_fu_2765_p2;
wire   [12:0] grp_fu_2773_p0;
wire   [7:0] grp_fu_2773_p1;
wire   [7:0] grp_fu_2781_p0;
wire   [7:0] grp_fu_2781_p1;
wire   [10:0] grp_fu_2781_p2;
reg    ap_sig_cseq_ST_st12_fsm_2;
reg    ap_sig_bdd_2182;
reg    ap_sig_bdd_2187;
reg   [2:0] ap_NS_fsm;
wire   [19:0] grp_fu_2598_p10;
wire   [21:0] grp_fu_2606_p10;
wire   [23:0] grp_fu_2606_p20;
wire   [19:0] grp_fu_2614_p10;
wire   [20:0] grp_fu_2614_p20;
wire   [20:0] grp_fu_2653_p10;
wire   [21:0] grp_fu_2653_p20;
wire   [20:0] grp_fu_2674_p10;
wire   [19:0] grp_fu_2681_p10;
wire   [20:0] grp_fu_2689_p10;
wire   [22:0] grp_fu_2689_p20;
wire   [8:0] grp_fu_2703_p00;
wire   [8:0] grp_fu_2703_p10;
wire   [8:0] grp_fu_2712_p00;
wire   [8:0] grp_fu_2712_p10;
wire   [8:0] grp_fu_2721_p00;
wire   [8:0] grp_fu_2721_p10;
wire   [8:0] grp_fu_2729_p00;
wire   [8:0] grp_fu_2729_p10;
wire   [19:0] grp_fu_2738_p10;
wire   [8:0] grp_fu_2746_p00;
wire   [8:0] grp_fu_2746_p10;
wire   [20:0] grp_fu_2746_p30;
wire   [19:0] grp_fu_2757_p10;
wire   [20:0] grp_fu_2765_p10;
wire   [21:0] grp_fu_2765_p20;
wire   [20:0] grp_fu_2773_p10;
wire   [8:0] grp_fu_2781_p00;
wire   [8:0] grp_fu_2781_p10;
wire   [14:0] p_111_fu_1824_p10;
wire   [13:0] p_213_fu_1605_p10;
wire   [14:0] p_219_fu_1621_p10;
wire   [15:0] p_225_fu_1633_p10;
wire   [14:0] p_231_fu_1639_p10;
wire   [13:0] p_237_fu_1645_p10;
wire   [16:0] p_265_fu_2176_p10;
wire   [17:0] p_271_fu_2192_p10;
wire   [18:0] p_277_fu_2198_p10;
wire   [17:0] p_283_fu_2204_p10;
wire   [16:0] p_289_fu_2210_p10;
wire   [15:0] p_295_fu_1693_p10;
wire   [13:0] p_307_fu_1724_p10;
wire   [16:0] p_313_fu_1730_p10;
wire   [18:0] p_319_fu_2220_p10;
wire   [19:0] p_337_fu_2697_p10;
wire   [18:0] p_343_fu_2489_p10;
wire   [16:0] p_349_fu_1758_p10;
wire   [13:0] p_355_fu_1768_p10;
wire   [14:0] p_361_fu_1778_p10;
wire   [17:0] p_367_fu_1784_p10;
wire   [19:0] p_373_fu_2661_p10;
wire   [17:0] p_403_fu_1812_p10;
wire   [14:0] p_409_fu_1818_p10;
wire   [18:0] p_421_fu_2232_p10;
wire   [19:0] p_427_fu_2647_p10;
wire   [20:0] p_433_fu_2635_p10;
wire   [18:0] p_457_fu_1836_p10;
wire   [15:0] p_463_fu_1846_p10;
wire   [14:0] p_469_fu_1852_p10;
wire   [19:0] p_481_fu_2623_p10;
wire   [20:0] p_493_fu_2629_p10;
wire   [20:0] p_499_fu_2641_p10;
wire   [13:0] p_523_fu_1862_p10;
wire   [16:0] p_529_fu_1872_p10;
wire   [19:0] p_553_fu_2668_p10;
wire   [13:0] p_571_fu_1882_p10;
wire   [15:0] p_583_fu_1913_p10;
wire   [17:0] p_595_fu_1919_p10;
wire   [18:0] p_601_fu_1925_p10;
wire   [17:0] p_607_fu_1931_p10;
wire   [16:0] p_613_fu_1937_p10;
wire   [15:0] p_619_fu_1943_p10;
wire   [15:0] p_653_fu_1991_p10;
wire   [14:0] p_659_fu_1997_p10;
wire   [14:0] p_s_fu_1681_p10;


hls_target_mac_muladd_12ns_8ns_20ns_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
hls_target_mac_muladd_12ns_8ns_20ns_20_1_U25(
    .din0( grp_fu_2598_p0 ),
    .din1( grp_fu_2598_p1 ),
    .din2( p_337_reg_3399 ),
    .dout( grp_fu_2598_p3 )
);

hls_target_mac_muladd_14ns_8ns_23ns_24_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
hls_target_mac_muladd_14ns_8ns_23ns_24_1_U26(
    .din0( grp_fu_2606_p0 ),
    .din1( grp_fu_2606_p1 ),
    .din2( grp_fu_2606_p2 ),
    .dout( grp_fu_2606_p3 )
);

hls_target_mac_muladd_12ns_8ns_20ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 21 ))
hls_target_mac_muladd_12ns_8ns_20ns_21_1_U27(
    .din0( grp_fu_2614_p0 ),
    .din1( grp_fu_2614_p1 ),
    .din2( grp_fu_2614_p2 ),
    .dout( grp_fu_2614_p3 )
);

hls_target_mul_mul_12ns_8ns_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
hls_target_mul_mul_12ns_8ns_20_1_U28(
    .din0( p_481_fu_2623_p0 ),
    .din1( p_481_fu_2623_p1 ),
    .dout( p_481_fu_2623_p2 )
);

hls_target_mul_mul_13ns_8ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 21 ))
hls_target_mul_mul_13ns_8ns_21_1_U29(
    .din0( p_493_fu_2629_p0 ),
    .din1( p_493_fu_2629_p1 ),
    .dout( p_493_fu_2629_p2 )
);

hls_target_mul_mul_13ns_8ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 21 ))
hls_target_mul_mul_13ns_8ns_21_1_U30(
    .din0( p_433_fu_2635_p0 ),
    .din1( p_433_fu_2635_p1 ),
    .dout( p_433_fu_2635_p2 )
);

hls_target_mul_mul_13ns_8ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 21 ))
hls_target_mul_mul_13ns_8ns_21_1_U31(
    .din0( p_499_fu_2641_p0 ),
    .din1( p_499_fu_2641_p1 ),
    .dout( p_499_fu_2641_p2 )
);

hls_target_mul_mul_12ns_8ns_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
hls_target_mul_mul_12ns_8ns_20_1_U32(
    .din0( p_427_fu_2647_p0 ),
    .din1( p_427_fu_2647_p1 ),
    .dout( p_427_fu_2647_p2 )
);

hls_target_mac_muladd_13ns_8ns_21ns_22_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
hls_target_mac_muladd_13ns_8ns_21ns_22_1_U33(
    .din0( grp_fu_2653_p0 ),
    .din1( grp_fu_2653_p1 ),
    .din2( grp_fu_2653_p2 ),
    .dout( grp_fu_2653_p3 )
);

hls_target_mul_mul_12ns_8ns_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
hls_target_mul_mul_12ns_8ns_20_1_U34(
    .din0( p_373_fu_2661_p0 ),
    .din1( p_373_fu_2661_p1 ),
    .dout( p_373_fu_2661_p2 )
);

hls_target_mul_mul_12ns_8ns_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
hls_target_mul_mul_12ns_8ns_20_1_U35(
    .din0( p_553_fu_2668_p0 ),
    .din1( p_553_fu_2668_p1 ),
    .dout( p_553_fu_2668_p2 )
);

hls_target_mac_muladd_13ns_8ns_21ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
hls_target_mac_muladd_13ns_8ns_21ns_21_1_U36(
    .din0( grp_fu_2674_p0 ),
    .din1( grp_fu_2674_p1 ),
    .din2( grp_fu_2681_p3 ),
    .dout( grp_fu_2674_p3 )
);

hls_target_mac_muladd_12ns_8ns_21ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
hls_target_mac_muladd_12ns_8ns_21ns_21_1_U37(
    .din0( grp_fu_2681_p0 ),
    .din1( grp_fu_2681_p1 ),
    .din2( p_433_reg_3249 ),
    .dout( grp_fu_2681_p3 )
);

hls_target_mac_muladd_13ns_8ns_22ns_23_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
hls_target_mac_muladd_13ns_8ns_22ns_23_1_U38(
    .din0( grp_fu_2689_p0 ),
    .din1( grp_fu_2689_p1 ),
    .din2( grp_fu_2689_p2 ),
    .dout( grp_fu_2689_p3 )
);

hls_target_mul_mul_12ns_8ns_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
hls_target_mul_mul_12ns_8ns_20_1_U39(
    .din0( p_337_fu_2697_p0 ),
    .din1( p_337_fu_2697_p1 ),
    .dout( p_337_fu_2697_p2 )
);

hls_target_am_addmul_8ns_8ns_6ns_14_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
hls_target_am_addmul_8ns_8ns_6ns_14_1_U40(
    .din0( grp_fu_2703_p0 ),
    .din1( grp_fu_2703_p1 ),
    .din2( grp_fu_2703_p2 ),
    .dout( grp_fu_2703_p3 )
);

hls_target_am_addmul_8ns_8ns_7ns_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
hls_target_am_addmul_8ns_8ns_7ns_15_1_U41(
    .din0( grp_fu_2712_p0 ),
    .din1( grp_fu_2712_p1 ),
    .din2( grp_fu_2712_p2 ),
    .dout( grp_fu_2712_p3 )
);

hls_target_am_addmul_8ns_8ns_9ns_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 17 ))
hls_target_am_addmul_8ns_8ns_9ns_17_1_U42(
    .din0( grp_fu_2721_p0 ),
    .din1( grp_fu_2721_p1 ),
    .din2( grp_fu_2721_p2 ),
    .dout( grp_fu_2721_p3 )
);

hls_target_am_addmul_8ns_8ns_10ns_18_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
hls_target_am_addmul_8ns_8ns_10ns_18_1_U43(
    .din0( grp_fu_2729_p0 ),
    .din1( grp_fu_2729_p1 ),
    .din2( grp_fu_2729_p2 ),
    .dout( grp_fu_2729_p3 )
);

hls_target_mac_muladd_12ns_8ns_20ns_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
hls_target_mac_muladd_12ns_8ns_20ns_20_1_U44(
    .din0( grp_fu_2738_p0 ),
    .din1( grp_fu_2738_p1 ),
    .din2( p_553_reg_3274 ),
    .dout( grp_fu_2738_p3 )
);

hls_target_ama_addmuladd_8ns_8ns_12ns_20ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .din3_WIDTH( 20 ),
    .dout_WIDTH( 21 ))
hls_target_ama_addmuladd_8ns_8ns_12ns_20ns_21_1_U45(
    .din0( grp_fu_2746_p0 ),
    .din1( grp_fu_2746_p1 ),
    .din2( grp_fu_2746_p2 ),
    .din3( grp_fu_2746_p3 ),
    .dout( grp_fu_2746_p4 )
);

hls_target_mac_muladd_12ns_8ns_21ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
hls_target_mac_muladd_12ns_8ns_21ns_21_1_U46(
    .din0( grp_fu_2757_p0 ),
    .din1( grp_fu_2757_p1 ),
    .din2( p_499_reg_3269 ),
    .dout( grp_fu_2757_p3 )
);

hls_target_mac_muladd_13ns_8ns_21ns_22_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
hls_target_mac_muladd_13ns_8ns_21ns_22_1_U47(
    .din0( grp_fu_2765_p0 ),
    .din1( grp_fu_2765_p1 ),
    .din2( grp_fu_2765_p2 ),
    .dout( grp_fu_2765_p3 )
);

hls_target_mac_muladd_13ns_8ns_21ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
hls_target_mac_muladd_13ns_8ns_21ns_21_1_U48(
    .din0( grp_fu_2773_p0 ),
    .din1( grp_fu_2773_p1 ),
    .din2( p_493_reg_3264 ),
    .dout( grp_fu_2773_p3 )
);

hls_target_am_addmul_8ns_8ns_11ns_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
hls_target_am_addmul_8ns_8ns_11ns_19_1_U49(
    .din0( grp_fu_2781_p0 ),
    .din1( grp_fu_2781_p1 ),
    .din2( grp_fu_2781_p2 ),
    .dout( grp_fu_2781_p3 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_2) & ~ap_sig_bdd_2187)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(exitcond_flatten_fu_467_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_527)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (exitcond_flatten_fu_467_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_527) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(exitcond_flatten_fu_467_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_527)) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// arg_0_V_last_V_1_mVld assign process. ///
always @ (posedge ap_clk) begin : ap_ret_arg_0_V_last_V_1_mVld
    if (ap_rst == 1'b1) begin
        arg_0_V_last_V_1_mVld <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == arg_0_V_last_V_1_vld_in)) begin
            arg_0_V_last_V_1_mVld <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == arg_0_V_last_V_1_ack_out)) begin
            arg_0_V_last_V_1_mVld <= ap_const_logic_0;
        end
    end
end

/// arg_0_V_value_V_1_mVld assign process. ///
always @ (posedge ap_clk) begin : ap_ret_arg_0_V_value_V_1_mVld
    if (ap_rst == 1'b1) begin
        arg_0_V_value_V_1_mVld <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == arg_0_V_value_V_1_vld_in)) begin
            arg_0_V_value_V_1_mVld <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == arg_0_V_value_V_1_ack_out)) begin
            arg_0_V_value_V_1_mVld <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (exitcond_flatten_fu_467_p2 == ap_const_lv1_0))) begin
        indvar_flatten_reg_434 <= indvar_flatten_next_fu_473_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_527)) begin
        indvar_flatten_reg_434 <= ap_const_lv19_0;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (exitcond_flatten_fu_467_p2 == ap_const_lv1_0))) begin
        p_hw_output_1_x_scan_dim_0_reg_456 <= p_hw_output_1_x_scan_dim_0_1_fu_525_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_527)) begin
        p_hw_output_1_x_scan_dim_0_reg_456 <= ap_const_lv9_0;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_2790 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        p_hw_output_1_y_scan_dim_1_reg_445 <= p_hw_output_1_y_scan_dim_1_mi_reg_2799;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_527)) begin
        p_hw_output_1_y_scan_dim_1_reg_445 <= ap_const_lv10_0;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it1 <= exitcond_flatten_reg_2790;
        ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it1 <= tmp_last_V_reg_2804;
        exitcond_flatten_reg_2790 <= exitcond_flatten_fu_467_p2;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
        ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it2 <= ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it1;
        ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it3 <= ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it2;
        ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it4 <= ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it3;
        ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it5 <= ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it4;
        ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it6 <= ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it5;
        ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7 <= ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it6;
        ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8 <= ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7;
        ap_reg_ppstg_p_262_reg_2850_pp0_it2 <= p_262_reg_2850;
        ap_reg_ppstg_p_268_reg_2855_pp0_it2 <= p_268_reg_2855;
        ap_reg_ppstg_p_274_reg_2860_pp0_it2 <= p_274_reg_2860;
        ap_reg_ppstg_p_280_reg_2865_pp0_it2 <= p_280_reg_2865;
        ap_reg_ppstg_p_286_reg_2870_pp0_it2 <= p_286_reg_2870;
        ap_reg_ppstg_p_316_reg_2896_pp0_it2 <= p_316_reg_2896;
        ap_reg_ppstg_p_322_reg_2901_pp0_it2 <= p_322_reg_2901;
        ap_reg_ppstg_p_322_reg_2901_pp0_it3 <= ap_reg_ppstg_p_322_reg_2901_pp0_it2;
        ap_reg_ppstg_p_322_reg_2901_pp0_it4 <= ap_reg_ppstg_p_322_reg_2901_pp0_it3;
        ap_reg_ppstg_p_328_reg_2906_pp0_it2 <= p_328_reg_2906;
        ap_reg_ppstg_p_328_reg_2906_pp0_it3 <= ap_reg_ppstg_p_328_reg_2906_pp0_it2;
        ap_reg_ppstg_p_328_reg_2906_pp0_it4 <= ap_reg_ppstg_p_328_reg_2906_pp0_it3;
        ap_reg_ppstg_p_334_reg_2911_pp0_it2 <= p_334_reg_2911;
        ap_reg_ppstg_p_334_reg_2911_pp0_it3 <= ap_reg_ppstg_p_334_reg_2911_pp0_it2;
        ap_reg_ppstg_p_340_reg_2916_pp0_it2 <= p_340_reg_2916;
        ap_reg_ppstg_p_340_reg_2916_pp0_it3 <= ap_reg_ppstg_p_340_reg_2916_pp0_it2;
        ap_reg_ppstg_p_340_reg_2916_pp0_it4 <= ap_reg_ppstg_p_340_reg_2916_pp0_it3;
        ap_reg_ppstg_p_370_reg_2941_pp0_it2 <= p_370_reg_2941;
        ap_reg_ppstg_p_370_reg_2941_pp0_it3 <= ap_reg_ppstg_p_370_reg_2941_pp0_it2;
        ap_reg_ppstg_p_370_reg_2941_pp0_it4 <= ap_reg_ppstg_p_370_reg_2941_pp0_it3;
        ap_reg_ppstg_p_376_reg_2946_pp0_it2 <= p_376_reg_2946;
        ap_reg_ppstg_p_376_reg_2946_pp0_it3 <= ap_reg_ppstg_p_376_reg_2946_pp0_it2;
        ap_reg_ppstg_p_376_reg_2946_pp0_it4 <= ap_reg_ppstg_p_376_reg_2946_pp0_it3;
        ap_reg_ppstg_p_382_reg_2951_pp0_it2 <= p_382_reg_2951;
        ap_reg_ppstg_p_382_reg_2951_pp0_it3 <= ap_reg_ppstg_p_382_reg_2951_pp0_it2;
        ap_reg_ppstg_p_382_reg_2951_pp0_it4 <= ap_reg_ppstg_p_382_reg_2951_pp0_it3;
        ap_reg_ppstg_p_382_reg_2951_pp0_it5 <= ap_reg_ppstg_p_382_reg_2951_pp0_it4;
        ap_reg_ppstg_p_388_reg_2956_pp0_it2 <= p_388_reg_2956;
        ap_reg_ppstg_p_394_reg_2961_pp0_it2 <= p_394_reg_2961;
        ap_reg_ppstg_p_418_reg_2981_pp0_it2 <= p_418_reg_2981;
        ap_reg_ppstg_p_436_reg_2996_pp0_it2 <= p_436_reg_2996;
        ap_reg_ppstg_p_436_reg_2996_pp0_it3 <= ap_reg_ppstg_p_436_reg_2996_pp0_it2;
        ap_reg_ppstg_p_436_reg_2996_pp0_it4 <= ap_reg_ppstg_p_436_reg_2996_pp0_it3;
        ap_reg_ppstg_p_436_reg_2996_pp0_it5 <= ap_reg_ppstg_p_436_reg_2996_pp0_it4;
        ap_reg_ppstg_p_436_reg_2996_pp0_it6 <= ap_reg_ppstg_p_436_reg_2996_pp0_it5;
        ap_reg_ppstg_p_442_reg_3001_pp0_it2 <= p_442_reg_3001;
        ap_reg_ppstg_p_448_reg_3006_pp0_it2 <= p_448_reg_3006;
        ap_reg_ppstg_p_484_reg_3036_pp0_it2 <= p_484_reg_3036;
        ap_reg_ppstg_p_544_reg_3086_pp0_it2 <= p_544_reg_3086;
        ap_reg_ppstg_tmp11_reg_3229_pp0_it3 <= tmp11_reg_3229;
        ap_reg_ppstg_tmp19_reg_3234_pp0_it3 <= tmp19_reg_3234;
        ap_reg_ppstg_tmp19_reg_3234_pp0_it4 <= ap_reg_ppstg_tmp19_reg_3234_pp0_it3;
        ap_reg_ppstg_tmp19_reg_3234_pp0_it5 <= ap_reg_ppstg_tmp19_reg_3234_pp0_it4;
        ap_reg_ppstg_tmp24_reg_3364_pp0_it4 <= tmp24_reg_3364;
        ap_reg_ppstg_tmp24_reg_3364_pp0_it5 <= ap_reg_ppstg_tmp24_reg_3364_pp0_it4;
        ap_reg_ppstg_tmp24_reg_3364_pp0_it6 <= ap_reg_ppstg_tmp24_reg_3364_pp0_it5;
        ap_reg_ppstg_tmp26_reg_3369_pp0_it4 <= tmp26_reg_3369;
        ap_reg_ppstg_tmp26_reg_3369_pp0_it5 <= ap_reg_ppstg_tmp26_reg_3369_pp0_it4;
        ap_reg_ppstg_tmp26_reg_3369_pp0_it6 <= ap_reg_ppstg_tmp26_reg_3369_pp0_it5;
        ap_reg_ppstg_tmp34_reg_3374_pp0_it4 <= tmp34_reg_3374;
        ap_reg_ppstg_tmp34_reg_3374_pp0_it5 <= ap_reg_ppstg_tmp34_reg_3374_pp0_it4;
        ap_reg_ppstg_tmp34_reg_3374_pp0_it6 <= ap_reg_ppstg_tmp34_reg_3374_pp0_it5;
        ap_reg_ppstg_tmp34_reg_3374_pp0_it7 <= ap_reg_ppstg_tmp34_reg_3374_pp0_it6;
        ap_reg_ppstg_tmp36_reg_3379_pp0_it4 <= tmp36_reg_3379;
        ap_reg_ppstg_tmp36_reg_3379_pp0_it5 <= ap_reg_ppstg_tmp36_reg_3379_pp0_it4;
        ap_reg_ppstg_tmp36_reg_3379_pp0_it6 <= ap_reg_ppstg_tmp36_reg_3379_pp0_it5;
        ap_reg_ppstg_tmp36_reg_3379_pp0_it7 <= ap_reg_ppstg_tmp36_reg_3379_pp0_it6;
        ap_reg_ppstg_tmp40_reg_3384_pp0_it4 <= tmp40_reg_3384;
        ap_reg_ppstg_tmp40_reg_3384_pp0_it5 <= ap_reg_ppstg_tmp40_reg_3384_pp0_it4;
        ap_reg_ppstg_tmp40_reg_3384_pp0_it6 <= ap_reg_ppstg_tmp40_reg_3384_pp0_it5;
        ap_reg_ppstg_tmp40_reg_3384_pp0_it7 <= ap_reg_ppstg_tmp40_reg_3384_pp0_it6;
        ap_reg_ppstg_tmp50_reg_3389_pp0_it4 <= tmp50_reg_3389;
        ap_reg_ppstg_tmp50_reg_3389_pp0_it5 <= ap_reg_ppstg_tmp50_reg_3389_pp0_it4;
        ap_reg_ppstg_tmp50_reg_3389_pp0_it6 <= ap_reg_ppstg_tmp50_reg_3389_pp0_it5;
        ap_reg_ppstg_tmp50_reg_3389_pp0_it7 <= ap_reg_ppstg_tmp50_reg_3389_pp0_it6;
        ap_reg_ppstg_tmp_16_reg_3051_pp0_it2 <= tmp_16_reg_3051;
        ap_reg_ppstg_tmp_20_reg_3081_pp0_it2 <= tmp_20_reg_3081;
        ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it2 <= ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it1;
        ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it3 <= ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it2;
        ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it4 <= ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it3;
        ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it5 <= ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it4;
        ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it6 <= ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it5;
        ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it7 <= ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it6;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((ap_true == ap_true)) begin
        arg_0_V_last_V_1_areset_d <= ap_rst;
        arg_0_V_value_V_1_areset_d <= ap_rst;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == arg_0_V_last_V_1_vld_in) & (ap_const_logic_1 == arg_0_V_last_V_1_sRdy))) begin
        arg_0_V_last_V_1_data_reg <= ap_reg_ppstg_tmp_last_V_reg_2804_pp0_it7;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == arg_0_V_value_V_1_vld_in) & (ap_const_logic_1 == arg_0_V_value_V_1_sRdy))) begin
        arg_0_V_value_V_1_data_reg <= {{p_676_fu_2581_p2[ap_const_lv32_17 : ap_const_lv32_10]}};
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_2790 == ap_const_lv1_0) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        p_208_reg_3189 <= p_208_fu_1385_p2;
        p_210_reg_2814 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_17 : ap_const_lv32_10]}};
        p_216_reg_2819 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_1F : ap_const_lv32_18]}};
        p_222_reg_2824 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_27 : ap_const_lv32_20]}};
        p_228_reg_2829 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_2F : ap_const_lv32_28]}};
        p_234_reg_2834 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_37 : ap_const_lv32_30]}};
        p_250_reg_2839 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_4F : ap_const_lv32_48]}};
        p_256_reg_2845 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_57 : ap_const_lv32_50]}};
        p_262_reg_2850 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_5F : ap_const_lv32_58]}};
        p_268_reg_2855 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_67 : ap_const_lv32_60]}};
        p_274_reg_2860 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_6F : ap_const_lv32_68]}};
        p_280_reg_2865 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_77 : ap_const_lv32_70]}};
        p_286_reg_2870 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_7F : ap_const_lv32_78]}};
        p_292_reg_2875 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_87 : ap_const_lv32_80]}};
        p_298_reg_2880 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_8F : ap_const_lv32_88]}};
        p_304_reg_2886 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_97 : ap_const_lv32_90]}};
        p_310_reg_2891 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_9F : ap_const_lv32_98]}};
        p_316_reg_2896 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_A7 : ap_const_lv32_A0]}};
        p_322_reg_2901 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_AF : ap_const_lv32_A8]}};
        p_328_reg_2906 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_B7 : ap_const_lv32_B0]}};
        p_334_reg_2911 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_BF : ap_const_lv32_B8]}};
        p_340_reg_2916 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_C7 : ap_const_lv32_C0]}};
        p_346_reg_2921 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_CF : ap_const_lv32_C8]}};
        p_352_reg_2926 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_D7 : ap_const_lv32_D0]}};
        p_358_reg_2931 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_DF : ap_const_lv32_D8]}};
        p_364_reg_2936 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_E7 : ap_const_lv32_E0]}};
        p_370_reg_2941 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_EF : ap_const_lv32_E8]}};
        p_376_reg_2946 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_F7 : ap_const_lv32_F0]}};
        p_382_reg_2951 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_FF : ap_const_lv32_F8]}};
        p_388_reg_2956 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_107 : ap_const_lv32_100]}};
        p_394_reg_2961 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_10F : ap_const_lv32_108]}};
        p_400_reg_2966 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_117 : ap_const_lv32_110]}};
        p_406_reg_2971 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_11F : ap_const_lv32_118]}};
        p_412_reg_2976 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_127 : ap_const_lv32_120]}};
        p_418_reg_2981 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_12F : ap_const_lv32_128]}};
        p_424_reg_2986 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_137 : ap_const_lv32_130]}};
        p_430_reg_2991 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_13F : ap_const_lv32_138]}};
        p_436_reg_2996 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_147 : ap_const_lv32_140]}};
        p_442_reg_3001 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_14F : ap_const_lv32_148]}};
        p_448_reg_3006 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_157 : ap_const_lv32_150]}};
        p_454_reg_3011 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_15F : ap_const_lv32_158]}};
        p_460_reg_3016 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_167 : ap_const_lv32_160]}};
        p_466_reg_3021 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_16F : ap_const_lv32_168]}};
        p_478_reg_3031 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_17F : ap_const_lv32_178]}};
        p_484_reg_3036 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_187 : ap_const_lv32_180]}};
        p_490_reg_3041 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_18F : ap_const_lv32_188]}};
        p_496_reg_3046 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_197 : ap_const_lv32_190]}};
        p_520_reg_3066 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_1B7 : ap_const_lv32_1B0]}};
        p_526_reg_3071 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_1BF : ap_const_lv32_1B8]}};
        p_544_reg_3086 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_1D7 : ap_const_lv32_1D0]}};
        p_550_reg_3091 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_1DF : ap_const_lv32_1D8]}};
        p_568_reg_3106 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_1F7 : ap_const_lv32_1F0]}};
        p_574_reg_3111 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_1FF : ap_const_lv32_1F8]}};
        p_580_reg_3117 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_207 : ap_const_lv32_200]}};
        p_592_reg_3127 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_217 : ap_const_lv32_210]}};
        p_598_reg_3132 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_21F : ap_const_lv32_218]}};
        p_604_reg_3137 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_227 : ap_const_lv32_220]}};
        p_610_reg_3142 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_22F : ap_const_lv32_228]}};
        p_616_reg_3147 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_237 : ap_const_lv32_230]}};
        p_622_reg_3152 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_23F : ap_const_lv32_238]}};
        p_632_reg_3158 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_24F : ap_const_lv32_248]}};
        p_650_reg_3174 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_267 : ap_const_lv32_260]}};
        p_656_reg_3179 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_26F : ap_const_lv32_268]}};
        tmp5_reg_3194 <= tmp5_fu_1409_p2;
        tmp68_reg_3199 <= tmp68_fu_1443_p2;
        tmp_15_reg_3026 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_177 : ap_const_lv32_170]}};
        tmp_16_reg_3051 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_19F : ap_const_lv32_198]}};
        tmp_17_reg_3056 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_1A7 : ap_const_lv32_1A0]}};
        tmp_18_reg_3061 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_1AF : ap_const_lv32_1A8]}};
        tmp_19_reg_3076 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_1C7 : ap_const_lv32_1C0]}};
        tmp_20_reg_3081 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_1CF : ap_const_lv32_1C8]}};
        tmp_21_reg_3096 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_1E7 : ap_const_lv32_1E0]}};
        tmp_22_reg_3101 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_1EF : ap_const_lv32_1E8]}};
        tmp_23_reg_3122 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_20F : ap_const_lv32_208]}};
        tmp_24_reg_3164 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_257 : ap_const_lv32_250]}};
        tmp_25_reg_3169 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_25F : ap_const_lv32_258]}};
        tmp_26_reg_3184 <= {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_277 : ap_const_lv32_270]}};
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it1))) begin
        p_220_reg_3204 <= p_220_fu_1627_p2;
        p_225_reg_3209 <= p_225_fu_1633_p2;
        p_231_reg_3214 <= p_231_fu_1639_p2;
        p_403_reg_3239 <= p_403_fu_1812_p2;
        p_427_reg_3244 <= p_427_fu_2647_p2;
        p_433_reg_3249 <= p_433_fu_2635_p2;
        p_481_reg_3259 <= p_481_fu_2623_p2;
        p_493_reg_3264 <= p_493_fu_2629_p2;
        p_499_reg_3269 <= p_499_fu_2641_p2;
        p_553_reg_3274 <= p_553_fu_2668_p2;
        p_595_reg_3279 <= p_595_fu_1919_p2;
        p_613_reg_3284 <= p_613_fu_1937_p2;
        tmp11_reg_3229 <= tmp11_fu_1752_p2;
        tmp19_reg_3234 <= tmp19_fu_1806_p2;
        tmp29_reg_3254 <= tmp29_fu_1830_p2;
        tmp43_reg_3289 <= tmp43_fu_2006_p2;
        tmp46_reg_3294 <= tmp46_fu_2015_p2;
        tmp49_reg_3299 <= tmp49_fu_2021_p2;
        tmp4_reg_3219 <= tmp4_fu_1654_p2;
        tmp55_reg_3309 <= tmp55_fu_2027_p2;
        tmp57_reg_3314 <= tmp57_fu_2033_p2;
        tmp58_reg_3319 <= tmp58_fu_2042_p2;
        tmp62_reg_3324 <= tmp62_fu_2048_p2;
        tmp63_reg_3329 <= tmp63_fu_2057_p2;
        tmp65_reg_3334 <= tmp65_fu_2082_p2;
        tmp6_reg_3224 <= tmp6_fu_1687_p2;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it2))) begin
        p_266_reg_3339 <= p_266_fu_2186_p2;
        p_271_reg_3344 <= p_271_fu_2192_p2;
        p_277_reg_3349 <= p_277_fu_2198_p2;
        p_319_reg_3354 <= p_319_fu_2220_p2;
        tmp10_reg_3359 <= tmp10_fu_2226_p2;
        tmp26_reg_3369 <= tmp26_fu_2259_p2;
        tmp36_reg_3379 <= tmp36_fu_2280_p2;
        tmp40_reg_3384 <= tmp40_fu_2324_p2;
        tmp50_reg_3389 <= tmp50_fu_2402_p2;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it3))) begin
        p_320_reg_3394 <= p_320_fu_2453_p2;
        p_337_reg_3399 <= p_337_fu_2697_p2;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (exitcond_flatten_fu_467_p2 == ap_const_lv1_0))) begin
        p_hw_output_1_y_scan_dim_1_mi_reg_2799 <= p_hw_output_1_y_scan_dim_1_mi_fu_499_p3;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it4))) begin
        tmp17_reg_3404 <= grp_fu_2653_p3;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it4))) begin
        tmp18_reg_3409 <= tmp18_fu_2499_p2;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it5))) begin
        tmp23_reg_3414 <= grp_fu_2689_p3;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it2))) begin
        tmp24_reg_3364 <= grp_fu_2674_p3;
        tmp34_reg_3374 <= grp_fu_2765_p3;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it6))) begin
        tmp33_reg_3419 <= grp_fu_2606_p3;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it1))) begin
        tmp53_reg_3304 <= grp_fu_2721_p3;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (exitcond_flatten_fu_467_p2 == ap_const_lv1_0))) begin
        tmp_last_V_reg_2804 <= tmp_last_V_fu_519_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st12_fsm_2 or ap_sig_bdd_2187) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_2) & ~ap_sig_bdd_2187))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st12_fsm_2 or ap_sig_bdd_2187) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_2) & ~ap_sig_bdd_2187)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_1 assign process. ///
always @ (ap_sig_bdd_90) begin
    if (ap_sig_bdd_90) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st12_fsm_2 assign process. ///
always @ (ap_sig_bdd_2182) begin
    if (ap_sig_bdd_2182) begin
        ap_sig_cseq_ST_st12_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_22) begin
    if (ap_sig_bdd_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// arg_0_V_last_V_1_vld_in assign process. ///
always @ (arg_0_V_value_V_1_ack_in or ap_sig_bdd_98 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7 or ap_reg_ppiten_pp0_it8 or ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8 or ap_reg_ppiten_pp0_it9) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        arg_0_V_last_V_1_vld_in = ap_const_logic_1;
    end else begin
        arg_0_V_last_V_1_vld_in = ap_const_logic_0;
    end
end

/// arg_0_V_value_V_1_vld_in assign process. ///
always @ (arg_0_V_value_V_1_ack_in or ap_sig_bdd_98 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7 or ap_reg_ppiten_pp0_it8 or ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8 or ap_reg_ppiten_pp0_it9) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        arg_0_V_value_V_1_vld_in = ap_const_logic_1;
    end else begin
        arg_0_V_value_V_1_vld_in = ap_const_logic_0;
    end
end

/// p_hw_output_1_y_scan_dim_1_phi_fu_449_p4 assign process. ///
always @ (p_hw_output_1_y_scan_dim_1_reg_445 or exitcond_flatten_reg_2790 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or p_hw_output_1_y_scan_dim_1_mi_reg_2799) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_2790 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        p_hw_output_1_y_scan_dim_1_phi_fu_449_p4 = p_hw_output_1_y_scan_dim_1_mi_reg_2799;
    end else begin
        p_hw_output_1_y_scan_dim_1_phi_fu_449_p4 = p_hw_output_1_y_scan_dim_1_reg_445;
    end
end

/// p_p2_in_bounded_stencil_stream_V_value_V_read assign process. ///
always @ (arg_0_V_value_V_1_ack_in or exitcond_flatten_reg_2790 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_98 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7 or ap_reg_ppiten_pp0_it8 or ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8 or ap_reg_ppiten_pp0_it9) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_2790 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        p_p2_in_bounded_stencil_stream_V_value_V_read = ap_const_logic_1;
    end else begin
        p_p2_in_bounded_stencil_stream_V_value_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or arg_0_V_value_V_1_ack_in or exitcond_flatten_fu_467_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_98 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7 or ap_reg_ppiten_pp0_it8 or ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8 or ap_reg_ppiten_pp0_it9 or ap_sig_bdd_527 or ap_sig_bdd_2187) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_527) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(exitcond_flatten_fu_467_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_98 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it7) & (ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_0 == arg_0_V_value_V_1_ack_in) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_2790_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(exitcond_flatten_fu_467_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st12_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_st12_fsm_2 : 
        begin
            if (~ap_sig_bdd_2187) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_2;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_2182 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_2182 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_2187 assign process. ///
always @ (arg_0_V_value_V_1_sRdy or arg_0_V_last_V_1_sRdy) begin
    ap_sig_bdd_2187 = ((arg_0_V_value_V_1_sRdy == ap_const_logic_0) | (arg_0_V_last_V_1_sRdy == ap_const_logic_0));
end

/// ap_sig_bdd_22 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_22 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_527 assign process. ///
always @ (ap_start or ap_done_reg) begin
    ap_sig_bdd_527 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_90 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_90 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_98 assign process. ///
always @ (p_p2_in_bounded_stencil_stream_V_value_V_empty_n or exitcond_flatten_reg_2790) begin
    ap_sig_bdd_98 = ((p_p2_in_bounded_stencil_stream_V_value_V_empty_n == ap_const_logic_0) & (exitcond_flatten_reg_2790 == ap_const_lv1_0));
end
assign arg_0_TDATA = arg_0_V_value_V_1_data_reg;
assign arg_0_TLAST = arg_0_V_last_V_1_data_reg;
assign arg_0_TVALID = arg_0_V_last_V_1_mVld;
assign arg_0_V_last_V_1_ack_out = arg_0_TREADY;

/// arg_0_V_last_V_1_sRdy assign process. ///
always @ (arg_0_TREADY or arg_0_V_last_V_1_mVld or arg_0_V_last_V_1_areset_d) begin
    arg_0_V_last_V_1_sRdy = (~arg_0_V_last_V_1_areset_d & (arg_0_TREADY | ~arg_0_V_last_V_1_mVld));
end

/// arg_0_V_value_V_1_ack_in assign process. ///
always @ (arg_0_TREADY or arg_0_V_value_V_1_mVld or arg_0_V_value_V_1_areset_d) begin
    arg_0_V_value_V_1_ack_in = (~arg_0_V_value_V_1_areset_d & (arg_0_TREADY | ~arg_0_V_value_V_1_mVld));
end
assign arg_0_V_value_V_1_ack_out = arg_0_TREADY;

/// arg_0_V_value_V_1_sRdy assign process. ///
always @ (arg_0_TREADY or arg_0_V_value_V_1_mVld or arg_0_V_value_V_1_areset_d) begin
    arg_0_V_value_V_1_sRdy = (~arg_0_V_value_V_1_areset_d & (arg_0_TREADY | ~arg_0_V_value_V_1_mVld));
end
assign exitcond3_fu_485_p2 = (p_hw_output_1_x_scan_dim_0_reg_456 == ap_const_lv9_1E0? 1'b1: 1'b0);
assign exitcond_flatten_fu_467_p2 = (indvar_flatten_reg_434 == ap_const_lv19_4B000? 1'b1: 1'b0);
assign grp_fu_2598_p0 = ap_const_lv20_711;
assign grp_fu_2598_p1 = grp_fu_2598_p10;
assign grp_fu_2598_p10 = ap_reg_ppstg_p_328_reg_2906_pp0_it4;
assign grp_fu_2606_p0 = ap_const_lv22_1189;
assign grp_fu_2606_p1 = grp_fu_2606_p10;
assign grp_fu_2606_p10 = ap_reg_ppstg_p_436_reg_2996_pp0_it6;
assign grp_fu_2606_p2 = grp_fu_2606_p20;
assign grp_fu_2606_p20 = p_434_fu_2542_p2;
assign grp_fu_2614_p0 = ap_const_lv20_5B2;
assign grp_fu_2614_p1 = grp_fu_2614_p10;
assign grp_fu_2614_p10 = ap_reg_ppstg_p_322_reg_2901_pp0_it4;
assign grp_fu_2614_p2 = grp_fu_2614_p20;
assign grp_fu_2614_p20 = p_320_reg_3394;
assign grp_fu_2653_p0 = ap_const_lv21_B64;
assign grp_fu_2653_p1 = grp_fu_2653_p10;
assign grp_fu_2653_p10 = ap_reg_ppstg_p_376_reg_2946_pp0_it4;
assign grp_fu_2653_p2 = grp_fu_2653_p20;
assign grp_fu_2653_p20 = p_338_fu_2480_p2;
assign grp_fu_2674_p0 = ap_const_lv21_B64;
assign grp_fu_2674_p1 = grp_fu_2674_p10;
assign grp_fu_2674_p10 = ap_reg_ppstg_p_388_reg_2956_pp0_it2;
assign grp_fu_2681_p0 = ap_const_lv20_5B2;
assign grp_fu_2681_p1 = grp_fu_2681_p10;
assign grp_fu_2681_p10 = ap_reg_ppstg_p_394_reg_2961_pp0_it2;
assign grp_fu_2689_p0 = ap_const_lv21_E22;
assign grp_fu_2689_p1 = grp_fu_2689_p10;
assign grp_fu_2689_p10 = ap_reg_ppstg_p_382_reg_2951_pp0_it5;
assign grp_fu_2689_p2 = grp_fu_2689_p20;
assign grp_fu_2689_p20 = p_380_fu_2518_p2;
assign grp_fu_2703_p0 = grp_fu_2703_p00;
assign grp_fu_2703_p00 = tmp_26_reg_3184;
assign grp_fu_2703_p1 = grp_fu_2703_p10;
assign grp_fu_2703_p10 = tmp_24_reg_3164;
assign grp_fu_2703_p2 = ap_const_lv14_1B;
assign grp_fu_2712_p0 = grp_fu_2712_p00;
assign grp_fu_2712_p00 = tmp_25_reg_3169;
assign grp_fu_2712_p1 = grp_fu_2712_p10;
assign grp_fu_2712_p10 = tmp_18_reg_3061;
assign grp_fu_2712_p2 = ap_const_lv15_36;
assign grp_fu_2721_p0 = grp_fu_2721_p00;
assign grp_fu_2721_p00 = tmp_23_reg_3122;
assign grp_fu_2721_p1 = grp_fu_2721_p10;
assign grp_fu_2721_p10 = tmp_22_reg_3101;
assign grp_fu_2721_p2 = ap_const_lv17_F3;
assign grp_fu_2729_p0 = grp_fu_2729_p00;
assign grp_fu_2729_p00 = tmp_17_reg_3056;
assign grp_fu_2729_p1 = grp_fu_2729_p10;
assign grp_fu_2729_p10 = tmp_15_reg_3026;
assign grp_fu_2729_p2 = ap_const_lv18_1E6;
assign grp_fu_2738_p0 = ap_const_lv20_711;
assign grp_fu_2738_p1 = grp_fu_2738_p10;
assign grp_fu_2738_p10 = ap_reg_ppstg_p_544_reg_3086_pp0_it2;
assign grp_fu_2746_p0 = grp_fu_2746_p00;
assign grp_fu_2746_p00 = ap_reg_ppstg_tmp_20_reg_3081_pp0_it2;
assign grp_fu_2746_p1 = grp_fu_2746_p10;
assign grp_fu_2746_p10 = ap_reg_ppstg_tmp_16_reg_3051_pp0_it2;
assign grp_fu_2746_p2 = ap_const_lv20_5B2;
assign grp_fu_2746_p3 = grp_fu_2746_p30;
assign grp_fu_2746_p30 = p_481_reg_3259;
assign grp_fu_2757_p0 = ap_const_lv20_711;
assign grp_fu_2757_p1 = grp_fu_2757_p10;
assign grp_fu_2757_p10 = ap_reg_ppstg_p_448_reg_3006_pp0_it2;
assign grp_fu_2765_p0 = ap_const_lv21_E22;
assign grp_fu_2765_p1 = grp_fu_2765_p10;
assign grp_fu_2765_p10 = ap_reg_ppstg_p_442_reg_3001_pp0_it2;
assign grp_fu_2765_p2 = grp_fu_2765_p20;
assign grp_fu_2765_p20 = grp_fu_2773_p3;
assign grp_fu_2773_p0 = ap_const_lv21_B64;
assign grp_fu_2773_p1 = grp_fu_2773_p10;
assign grp_fu_2773_p10 = ap_reg_ppstg_p_484_reg_3036_pp0_it2;
assign grp_fu_2781_p0 = grp_fu_2781_p00;
assign grp_fu_2781_p00 = tmp_21_reg_3096;
assign grp_fu_2781_p1 = grp_fu_2781_p10;
assign grp_fu_2781_p10 = tmp_19_reg_3076;
assign grp_fu_2781_p2 = ap_const_lv19_2D9;
assign indvar_flatten_next_fu_473_p2 = (indvar_flatten_reg_434 + ap_const_lv19_1);
assign p_111_fu_1824_p1 = p_111_fu_1824_p10;
assign p_111_fu_1824_p10 = p_412_reg_2976;
assign p_111_fu_1824_p2 = (ap_const_lv15_43 * p_111_fu_1824_p1);
assign p_200_fu_531_p1 = p_p2_in_bounded_stencil_stream_V_value_V_dout[7:0];
assign p_201_cast_cast_fu_535_p1 = p_200_fu_531_p1;
assign p_204_fu_539_p4 = {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_F : ap_const_lv32_8]}};
assign p_205_cast1_cast_fu_549_p1 = p_204_fu_539_p4;
assign p_208_cast_fu_1602_p1 = p_208_reg_3189;
assign p_208_fu_1385_p2 = (p_shl_cast_fu_1371_p1 + tmp1_cast_fu_1381_p1);
assign p_213_fu_1605_p1 = p_213_fu_1605_p10;
assign p_213_fu_1605_p10 = p_210_reg_2814;
assign p_213_fu_1605_p2 = (ap_const_lv14_1B * p_213_fu_1605_p1);
assign p_214_cast_fu_1617_p1 = p_214_fu_1611_p2;
assign p_214_fu_1611_p2 = (p_208_cast_fu_1602_p1 + p_213_fu_1605_p2);
assign p_219_fu_1621_p1 = p_219_fu_1621_p10;
assign p_219_fu_1621_p10 = p_216_reg_2819;
assign p_219_fu_1621_p2 = (ap_const_lv15_36 * p_219_fu_1621_p1);
assign p_220_cast_fu_2133_p1 = p_220_reg_3204;
assign p_220_fu_1627_p2 = (p_214_cast_fu_1617_p1 + p_219_fu_1621_p2);
assign p_225_fu_1633_p1 = p_225_fu_1633_p10;
assign p_225_fu_1633_p10 = p_222_reg_2824;
assign p_225_fu_1633_p2 = (ap_const_lv16_43 * p_225_fu_1633_p1);
assign p_231_cast_fu_2136_p1 = p_231_reg_3214;
assign p_231_fu_1639_p1 = p_231_fu_1639_p10;
assign p_231_fu_1639_p10 = p_228_reg_2829;
assign p_231_fu_1639_p2 = (ap_const_lv15_36 * p_231_fu_1639_p1);
assign p_237_fu_1645_p1 = p_237_fu_1645_p10;
assign p_237_fu_1645_p10 = p_234_reg_2834;
assign p_237_fu_1645_p2 = (ap_const_lv14_1B * p_237_fu_1645_p1);
assign p_240_fu_603_p4 = {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_3F : ap_const_lv32_38]}};
assign p_241_cast1_fu_613_p1 = p_240_fu_603_p4;
assign p_243_fu_1403_p2 = (p_241_cast1_fu_613_p1 + p_shl1_cast_fu_1399_p1);
assign p_246_fu_617_p4 = {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
assign p_247_cast_cast_fu_627_p1 = p_246_fu_617_p4;
assign p_248_cast_fu_2159_p1 = p_248_fu_2153_p2;
assign p_248_fu_2153_p2 = (tmp2_fu_2145_p2 + tmp4_cast_fu_2150_p1);
assign p_251_cast1_fu_1464_p1 = p_250_reg_2839;
assign p_253_cast_cast_fu_1677_p1 = p_253_fu_1671_p2;
assign p_253_fu_1671_p2 = (p_251_cast1_fu_1464_p1 + p_shl9_cast_fu_1667_p1);
assign p_260_cast_fu_2172_p1 = p_260_fu_2166_p2;
assign p_260_fu_2166_p2 = (p_248_cast_fu_2159_p1 + tmp6_cast_fu_2163_p1);
assign p_265_cast_fu_2182_p1 = p_265_fu_2176_p2;
assign p_265_fu_2176_p1 = p_265_fu_2176_p10;
assign p_265_fu_2176_p10 = ap_reg_ppstg_p_262_reg_2850_pp0_it2;
assign p_265_fu_2176_p2 = (ap_const_lv17_F3 * p_265_fu_2176_p1);
assign p_266_cast_fu_2411_p1 = p_266_reg_3339;
assign p_266_fu_2186_p2 = (p_260_cast_fu_2172_p1 + p_265_cast_fu_2182_p1);
assign p_271_cast_fu_2414_p1 = p_271_reg_3344;
assign p_271_fu_2192_p1 = p_271_fu_2192_p10;
assign p_271_fu_2192_p10 = ap_reg_ppstg_p_268_reg_2855_pp0_it2;
assign p_271_fu_2192_p2 = (ap_const_lv18_1E6 * p_271_fu_2192_p1);
assign p_277_fu_2198_p1 = p_277_fu_2198_p10;
assign p_277_fu_2198_p10 = ap_reg_ppstg_p_274_reg_2860_pp0_it2;
assign p_277_fu_2198_p2 = (ap_const_lv19_25B * p_277_fu_2198_p1);
assign p_278_cast_fu_2428_p1 = p_278_fu_2423_p2;
assign p_278_fu_2423_p2 = (p_277_reg_3349 + tmp7_fu_2417_p2);
assign p_283_fu_2204_p1 = p_283_fu_2204_p10;
assign p_283_fu_2204_p10 = ap_reg_ppstg_p_280_reg_2865_pp0_it2;
assign p_283_fu_2204_p2 = (ap_const_lv18_1E6 * p_283_fu_2204_p1);
assign p_289_cast_cast_fu_2216_p1 = p_289_fu_2210_p2;
assign p_289_fu_2210_p1 = p_289_fu_2210_p10;
assign p_289_fu_2210_p10 = ap_reg_ppstg_p_286_reg_2870_pp0_it2;
assign p_289_fu_2210_p2 = (ap_const_lv17_F3 * p_289_fu_2210_p1);
assign p_295_cast_cast_fu_1699_p1 = p_295_fu_1693_p2;
assign p_295_fu_1693_p1 = p_295_fu_1693_p10;
assign p_295_fu_1693_p10 = p_292_reg_2875;
assign p_295_fu_1693_p2 = (ap_const_lv16_51 * p_295_fu_1693_p1);
assign p_299_cast1_fu_1473_p1 = p_298_reg_2880;
assign p_301_cast_cast_fu_1720_p1 = p_301_fu_1714_p2;
assign p_301_fu_1714_p2 = (p_299_cast1_fu_1473_p1 + p_shl8_cast_fu_1710_p1);
assign p_307_fu_1724_p1 = p_307_fu_1724_p10;
assign p_307_fu_1724_p10 = p_304_reg_2886;
assign p_307_fu_1724_p2 = (ap_const_lv14_1B * p_307_fu_1724_p1);
assign p_313_fu_1730_p1 = p_313_fu_1730_p10;
assign p_313_fu_1730_p10 = p_310_reg_2891;
assign p_313_fu_1730_p2 = (ap_const_lv17_F3 * p_313_fu_1730_p1);
assign p_319_cast_fu_2432_p1 = p_319_reg_3354;
assign p_319_fu_2220_p1 = p_319_fu_2220_p10;
assign p_319_fu_2220_p10 = ap_reg_ppstg_p_316_reg_2896_pp0_it2;
assign p_319_fu_2220_p2 = (ap_const_lv19_2D9 * p_319_fu_2220_p1);
assign p_320_fu_2453_p2 = (tmp8_fu_2444_p2 + tmp11_cast_fu_2450_p1);
assign p_337_fu_2697_p0 = ap_const_lv20_5B2;
assign p_337_fu_2697_p1 = p_337_fu_2697_p10;
assign p_337_fu_2697_p10 = ap_reg_ppstg_p_334_reg_2911_pp0_it3;
assign p_338_fu_2480_p2 = (grp_fu_2614_p3 + tmp15_cast_fu_2477_p1);
assign p_343_cast_cast_fu_2495_p1 = p_343_fu_2489_p2;
assign p_343_fu_2489_p1 = p_343_fu_2489_p10;
assign p_343_fu_2489_p10 = ap_reg_ppstg_p_340_reg_2916_pp0_it4;
assign p_343_fu_2489_p2 = (ap_const_lv19_2D9 * p_343_fu_2489_p1);
assign p_349_cast_cast_fu_1764_p1 = p_349_fu_1758_p2;
assign p_349_fu_1758_p1 = p_349_fu_1758_p10;
assign p_349_fu_1758_p10 = p_346_reg_2921;
assign p_349_fu_1758_p2 = (ap_const_lv17_F3 * p_349_fu_1758_p1);
assign p_355_cast_cast_fu_1774_p1 = p_355_fu_1768_p2;
assign p_355_fu_1768_p1 = p_355_fu_1768_p10;
assign p_355_fu_1768_p10 = p_352_reg_2926;
assign p_355_fu_1768_p2 = (ap_const_lv14_1B * p_355_fu_1768_p1);
assign p_361_fu_1778_p1 = p_361_fu_1778_p10;
assign p_361_fu_1778_p10 = p_358_reg_2931;
assign p_361_fu_1778_p2 = (ap_const_lv15_36 * p_361_fu_1778_p1);
assign p_367_fu_1784_p1 = p_367_fu_1784_p10;
assign p_367_fu_1784_p10 = p_364_reg_2936;
assign p_367_fu_1784_p2 = (ap_const_lv18_1E6 * p_367_fu_1784_p1);
assign p_373_fu_2661_p0 = ap_const_lv20_5B2;
assign p_373_fu_2661_p1 = p_373_fu_2661_p10;
assign p_373_fu_2661_p10 = ap_reg_ppstg_p_370_reg_2941_pp0_it4;
assign p_380_fu_2518_p2 = (tmp16_fu_2510_p2 + tmp19_cast_fu_2515_p1);
assign p_403_fu_1812_p1 = p_403_fu_1812_p10;
assign p_403_fu_1812_p10 = p_400_reg_2966;
assign p_403_fu_1812_p2 = (ap_const_lv18_1E6 * p_403_fu_1812_p1);
assign p_409_fu_1818_p1 = p_409_fu_1818_p10;
assign p_409_fu_1818_p10 = p_406_reg_2971;
assign p_409_fu_1818_p2 = (ap_const_lv15_36 * p_409_fu_1818_p1);
assign p_421_cast_cast_fu_2238_p1 = p_421_fu_2232_p2;
assign p_421_fu_2232_p1 = p_421_fu_2232_p10;
assign p_421_fu_2232_p10 = ap_reg_ppstg_p_418_reg_2981_pp0_it2;
assign p_421_fu_2232_p2 = (ap_const_lv19_25B * p_421_fu_2232_p1);
assign p_427_fu_2647_p0 = ap_const_lv20_711;
assign p_427_fu_2647_p1 = p_427_fu_2647_p10;
assign p_427_fu_2647_p10 = p_424_reg_2986;
assign p_433_fu_2635_p0 = ap_const_lv21_E22;
assign p_433_fu_2635_p1 = p_433_fu_2635_p10;
assign p_433_fu_2635_p10 = p_430_reg_2991;
assign p_434_fu_2542_p2 = (tmp22_fu_2534_p2 + tmp26_cast_fu_2539_p1);
assign p_457_cast_cast_fu_1842_p1 = p_457_fu_1836_p2;
assign p_457_fu_1836_p1 = p_457_fu_1836_p10;
assign p_457_fu_1836_p10 = p_454_reg_3011;
assign p_457_fu_1836_p2 = (ap_const_lv19_25B * p_457_fu_1836_p1);
assign p_463_fu_1846_p1 = p_463_fu_1846_p10;
assign p_463_fu_1846_p10 = p_460_reg_3016;
assign p_463_fu_1846_p2 = (ap_const_lv16_43 * p_463_fu_1846_p1);
assign p_469_cast_cast_fu_1858_p1 = p_469_fu_1852_p2;
assign p_469_fu_1852_p1 = p_469_fu_1852_p10;
assign p_469_fu_1852_p10 = p_466_reg_3021;
assign p_469_fu_1852_p2 = (ap_const_lv15_36 * p_469_fu_1852_p1);
assign p_481_fu_2623_p0 = ap_const_lv20_5B2;
assign p_481_fu_2623_p1 = p_481_fu_2623_p10;
assign p_481_fu_2623_p10 = p_478_reg_3031;
assign p_493_fu_2629_p0 = ap_const_lv21_E22;
assign p_493_fu_2629_p1 = p_493_fu_2629_p10;
assign p_493_fu_2629_p10 = p_490_reg_3041;
assign p_499_fu_2641_p0 = ap_const_lv21_B64;
assign p_499_fu_2641_p1 = p_499_fu_2641_p10;
assign p_499_fu_2641_p10 = p_496_reg_3046;
assign p_523_cast_cast_fu_1868_p1 = p_523_fu_1862_p2;
assign p_523_fu_1862_p1 = p_523_fu_1862_p10;
assign p_523_fu_1862_p10 = p_520_reg_3066;
assign p_523_fu_1862_p2 = (ap_const_lv14_1B * p_523_fu_1862_p1);
assign p_529_cast_cast_fu_1878_p1 = p_529_fu_1872_p2;
assign p_529_fu_1872_p1 = p_529_fu_1872_p10;
assign p_529_fu_1872_p10 = p_526_reg_3071;
assign p_529_fu_1872_p2 = (ap_const_lv17_F3 * p_529_fu_1872_p1);
assign p_553_fu_2668_p0 = ap_const_lv20_5B2;
assign p_553_fu_2668_p1 = p_553_fu_2668_p10;
assign p_553_fu_2668_p10 = p_550_reg_3091;
assign p_571_cast_cast_fu_1888_p1 = p_571_fu_1882_p2;
assign p_571_fu_1882_p1 = p_571_fu_1882_p10;
assign p_571_fu_1882_p10 = p_568_reg_3106;
assign p_571_fu_1882_p2 = (ap_const_lv14_1B * p_571_fu_1882_p1);
assign p_575_cast1_fu_1557_p1 = p_574_reg_3111;
assign p_577_cast_cast_fu_1909_p1 = p_577_fu_1903_p2;
assign p_577_fu_1903_p2 = (p_575_cast1_fu_1557_p1 + p_shl7_cast_fu_1899_p1);
assign p_583_fu_1913_p1 = p_583_fu_1913_p10;
assign p_583_fu_1913_p10 = p_580_reg_3117;
assign p_583_fu_1913_p2 = (ap_const_lv16_51 * p_583_fu_1913_p1);
assign p_595_cast_cast_fu_2268_p1 = p_595_reg_3279;
assign p_595_fu_1919_p1 = p_595_fu_1919_p10;
assign p_595_fu_1919_p10 = p_592_reg_3127;
assign p_595_fu_1919_p2 = (ap_const_lv18_1E6 * p_595_fu_1919_p1);
assign p_601_fu_1925_p1 = p_601_fu_1925_p10;
assign p_601_fu_1925_p10 = p_598_reg_3132;
assign p_601_fu_1925_p2 = (ap_const_lv19_25B * p_601_fu_1925_p1);
assign p_607_fu_1931_p1 = p_607_fu_1931_p10;
assign p_607_fu_1931_p10 = p_604_reg_3137;
assign p_607_fu_1931_p2 = (ap_const_lv18_1E6 * p_607_fu_1931_p1);
assign p_613_fu_1937_p1 = p_613_fu_1937_p10;
assign p_613_fu_1937_p10 = p_610_reg_3142;
assign p_613_fu_1937_p2 = (ap_const_lv17_F3 * p_613_fu_1937_p1);
assign p_619_fu_1943_p1 = p_619_fu_1943_p10;
assign p_619_fu_1943_p10 = p_616_reg_3147;
assign p_619_fu_1943_p2 = (ap_const_lv16_51 * p_619_fu_1943_p1);
assign p_623_cast1_fu_1581_p1 = p_622_reg_3152;
assign p_625_cast_cast_fu_1966_p1 = p_625_fu_1960_p2;
assign p_625_fu_1960_p2 = (p_623_cast1_fu_1581_p1 + p_shl6_cast_fu_1956_p1);
assign p_628_fu_1261_p4 = {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_247 : ap_const_lv32_240]}};
assign p_629_cast_cast_fu_1271_p1 = p_628_fu_1261_p4;
assign p_633_cast1_fu_1584_p1 = p_632_reg_3158;
assign p_635_cast_cast_fu_1987_p1 = p_635_fu_1981_p2;
assign p_635_fu_1981_p2 = (p_633_cast1_fu_1584_p1 + p_shl5_cast_fu_1977_p1);
assign p_653_fu_1991_p1 = p_653_fu_1991_p10;
assign p_653_fu_1991_p10 = p_650_reg_3174;
assign p_653_fu_1991_p2 = (ap_const_lv16_43 * p_653_fu_1991_p1);
assign p_659_fu_1997_p1 = p_659_fu_1997_p10;
assign p_659_fu_1997_p10 = p_656_reg_3179;
assign p_659_fu_1997_p2 = (ap_const_lv15_36 * p_659_fu_1997_p1);
assign p_668_fu_1335_p4 = {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_27F : ap_const_lv32_278]}};
assign p_669_cast1_fu_1345_p1 = p_668_fu_1335_p4;
assign p_671_fu_1427_p2 = (p_669_cast1_fu_1345_p1 + p_shl4_cast_fu_1423_p1);
assign p_674_fu_1349_p4 = {{p_p2_in_bounded_stencil_stream_V_value_V_dout[ap_const_lv32_287 : ap_const_lv32_280]}};
assign p_675_cast_cast_fu_1359_p1 = p_674_fu_1349_p4;
assign p_676_fu_2581_p2 = (tmp30_fu_2572_p2 + tmp50_cast_fu_2578_p1);
assign p_hw_output_1_x_scan_dim_0_1_fu_525_p2 = (ap_const_lv9_1 + p_hw_output_1_x_scan_dim_0_mi_fu_491_p3);
assign p_hw_output_1_x_scan_dim_0_mi_fu_491_p3 = ((exitcond3_fu_485_p2[0:0] === 1'b1) ? ap_const_lv9_0 : p_hw_output_1_x_scan_dim_0_reg_456);
assign p_hw_output_1_y_scan_dim_1_1_fu_479_p2 = (ap_const_lv10_1 + p_hw_output_1_y_scan_dim_1_phi_fu_449_p4);
assign p_hw_output_1_y_scan_dim_1_mi_fu_499_p3 = ((exitcond3_fu_485_p2[0:0] === 1'b1) ? p_hw_output_1_y_scan_dim_1_1_fu_479_p2 : p_hw_output_1_y_scan_dim_1_phi_fu_449_p4);
assign p_s_fu_1681_p1 = p_s_fu_1681_p10;
assign p_s_fu_1681_p10 = p_256_reg_2845;
assign p_s_fu_1681_p2 = (ap_const_lv15_51 * p_s_fu_1681_p1);
assign p_shl1_cast_fu_1399_p1 = p_shl1_fu_1391_p3;
assign p_shl1_fu_1391_p3 = {{p_240_fu_603_p4}, {ap_const_lv3_0}};
assign p_shl4_cast_fu_1423_p1 = p_shl4_fu_1415_p3;
assign p_shl4_fu_1415_p3 = {{p_668_fu_1335_p4}, {ap_const_lv3_0}};
assign p_shl5_cast_fu_1977_p1 = p_shl5_fu_1970_p3;
assign p_shl5_fu_1970_p3 = {{p_632_reg_3158}, {ap_const_lv3_0}};
assign p_shl6_cast_fu_1956_p1 = p_shl6_fu_1949_p3;
assign p_shl6_fu_1949_p3 = {{p_622_reg_3152}, {ap_const_lv3_0}};
assign p_shl7_cast_fu_1899_p1 = p_shl7_fu_1892_p3;
assign p_shl7_fu_1892_p3 = {{p_574_reg_3111}, {ap_const_lv3_0}};
assign p_shl8_cast_fu_1710_p1 = p_shl8_fu_1703_p3;
assign p_shl8_fu_1703_p3 = {{p_298_reg_2880}, {ap_const_lv3_0}};
assign p_shl9_cast_fu_1667_p1 = p_shl9_fu_1660_p3;
assign p_shl9_fu_1660_p3 = {{p_250_reg_2839}, {ap_const_lv3_0}};
assign p_shl_cast_fu_1371_p1 = p_shl_fu_1363_p3;
assign p_shl_fu_1363_p3 = {{p_204_fu_539_p4}, {ap_const_lv3_0}};
assign tmp10_cast_fu_2441_p1 = tmp10_reg_3359;
assign tmp10_fu_2226_p2 = (p_289_cast_cast_fu_2216_p1 + p_283_fu_2204_p2);
assign tmp11_cast_fu_2450_p1 = ap_reg_ppstg_tmp11_reg_3229_pp0_it3;
assign tmp11_fu_1752_p2 = (tmp12_fu_1736_p2 + tmp13_cast_fu_1748_p1);
assign tmp12_fu_1736_p2 = (p_295_cast_cast_fu_1699_p1 + p_313_fu_1730_p2);
assign tmp13_cast_fu_1748_p1 = tmp13_fu_1742_p2;
assign tmp13_fu_1742_p2 = (p_301_cast_cast_fu_1720_p1 + p_307_fu_1724_p2);
assign tmp15_cast_fu_2477_p1 = grp_fu_2598_p3;
assign tmp16_fu_2510_p2 = (tmp17_reg_3404 + tmp18_cast_fu_2507_p1);
assign tmp18_cast_fu_2507_p1 = tmp18_reg_3409;
assign tmp18_fu_2499_p2 = (p_343_cast_cast_fu_2495_p1 + p_373_fu_2661_p2);
assign tmp19_cast_fu_2515_p1 = ap_reg_ppstg_tmp19_reg_3234_pp0_it5;
assign tmp19_fu_1806_p2 = (tmp20_fu_1790_p2 + tmp21_cast_fu_1802_p1);
assign tmp1_cast_fu_1381_p1 = tmp1_fu_1375_p2;
assign tmp1_fu_1375_p2 = (p_201_cast_cast_fu_535_p1 + p_205_cast1_cast_fu_549_p1);
assign tmp20_fu_1790_p2 = (p_349_cast_cast_fu_1764_p1 + p_367_fu_1784_p2);
assign tmp21_cast_fu_1802_p1 = tmp21_fu_1796_p2;
assign tmp21_fu_1796_p2 = (p_355_cast_cast_fu_1774_p1 + p_361_fu_1778_p2);
assign tmp22_fu_2534_p2 = (tmp23_reg_3414 + tmp24_cast_fu_2531_p1);
assign tmp24_cast_fu_2531_p1 = ap_reg_ppstg_tmp24_reg_3364_pp0_it6;
assign tmp26_cast_fu_2539_p1 = ap_reg_ppstg_tmp26_reg_3369_pp0_it6;
assign tmp26_fu_2259_p2 = (tmp27_fu_2242_p2 + tmp28_cast_fu_2255_p1);
assign tmp27_fu_2242_p2 = (p_421_cast_cast_fu_2238_p1 + p_427_reg_3244);
assign tmp28_cast_fu_2255_p1 = tmp28_fu_2250_p2;
assign tmp28_fu_2250_p2 = (p_403_reg_3239 + tmp29_cast_fu_2247_p1);
assign tmp29_cast_fu_2247_p1 = tmp29_reg_3254;
assign tmp29_fu_1830_p2 = (p_409_fu_1818_p2 + p_111_fu_1824_p2);
assign tmp2_fu_2145_p2 = (p_225_reg_3209 + tmp3_fu_2139_p2);
assign tmp30_fu_2572_p2 = (tmp31_fu_2563_p2 + tmp40_cast_fu_2569_p1);
assign tmp31_fu_2563_p2 = (tmp32_fu_2555_p2 + tmp36_cast_fu_2560_p1);
assign tmp32_fu_2555_p2 = (tmp33_reg_3419 + tmp34_cast_fu_2552_p1);
assign tmp34_cast_fu_2552_p1 = ap_reg_ppstg_tmp34_reg_3374_pp0_it7;
assign tmp36_cast_fu_2560_p1 = ap_reg_ppstg_tmp36_reg_3379_pp0_it7;
assign tmp36_fu_2280_p2 = (tmp37_cast_fu_2274_p1 + tmp38_cast_fu_2277_p1);
assign tmp37_cast_fu_2274_p1 = grp_fu_2757_p3;
assign tmp38_cast_fu_2277_p1 = grp_fu_2746_p4;
assign tmp3_fu_2139_p2 = (p_231_cast_fu_2136_p1 + p_220_cast_fu_2133_p1);
assign tmp40_cast_fu_2569_p1 = ap_reg_ppstg_tmp40_reg_3384_pp0_it7;
assign tmp40_fu_2324_p2 = (tmp41_fu_2292_p2 + tmp45_cast_fu_2320_p1);
assign tmp41_fu_2292_p2 = (tmp42_cast_fu_2286_p1 + tmp43_cast_fu_2289_p1);
assign tmp42_cast_fu_2286_p1 = grp_fu_2738_p3;
assign tmp43_cast_fu_2289_p1 = tmp43_reg_3289;
assign tmp43_fu_2006_p2 = (p_457_cast_cast_fu_1842_p1 + tmp44_cast_fu_2003_p1);
assign tmp44_cast_fu_2003_p1 = grp_fu_2781_p3;
assign tmp45_cast_fu_2320_p1 = tmp45_fu_2314_p2;
assign tmp45_fu_2314_p2 = (tmp46_cast_fu_2298_p1 + tmp48_cast_fu_2310_p1);
assign tmp46_cast_fu_2298_p1 = tmp46_reg_3294;
assign tmp46_fu_2015_p2 = (p_601_fu_1925_p2 + tmp47_cast_fu_2012_p1);
assign tmp47_cast_fu_2012_p1 = grp_fu_2729_p3;
assign tmp48_cast_fu_2310_p1 = tmp48_fu_2304_p2;
assign tmp48_fu_2304_p2 = (p_595_cast_cast_fu_2268_p1 + tmp49_cast_fu_2301_p1);
assign tmp49_cast_fu_2301_p1 = tmp49_reg_3299;
assign tmp49_fu_2021_p2 = (p_529_cast_cast_fu_1878_p1 + p_607_fu_1931_p2);
assign tmp4_cast_fu_2150_p1 = tmp4_reg_3219;
assign tmp4_fu_1654_p2 = (p_237_fu_1645_p2 + tmp5_cast_fu_1651_p1);
assign tmp50_cast_fu_2578_p1 = ap_reg_ppstg_tmp50_reg_3389_pp0_it7;
assign tmp50_fu_2402_p2 = (tmp51_fu_2371_p2 + tmp60_cast_fu_2398_p1);
assign tmp51_fu_2371_p2 = (tmp52_cast_fu_2351_p1 + tmp56_cast_fu_2367_p1);
assign tmp52_cast_fu_2351_p1 = tmp52_fu_2345_p2;
assign tmp52_fu_2345_p2 = (tmp53_cast_fu_2330_p1 + tmp54_cast_fu_2341_p1);
assign tmp53_cast_fu_2330_p1 = tmp53_reg_3304;
assign tmp54_cast_fu_2341_p1 = tmp54_fu_2336_p2;
assign tmp54_fu_2336_p2 = (p_613_reg_3284 + tmp55_cast_fu_2333_p1);
assign tmp55_cast_fu_2333_p1 = tmp55_reg_3309;
assign tmp55_fu_2027_p2 = (p_583_fu_1913_p2 + p_463_fu_1846_p2);
assign tmp56_cast_fu_2367_p1 = tmp56_fu_2361_p2;
assign tmp56_fu_2361_p2 = (tmp57_cast_fu_2355_p1 + tmp58_cast_fu_2358_p1);
assign tmp57_cast_fu_2355_p1 = tmp57_reg_3314;
assign tmp57_fu_2033_p2 = (p_653_fu_1991_p2 + p_619_fu_1943_p2);
assign tmp58_cast_fu_2358_p1 = tmp58_reg_3319;
assign tmp58_fu_2042_p2 = (p_469_cast_cast_fu_1858_p1 + tmp59_cast_fu_2039_p1);
assign tmp59_cast_fu_2039_p1 = grp_fu_2712_p3;
assign tmp5_cast_fu_1651_p1 = tmp5_reg_3194;
assign tmp5_fu_1409_p2 = (p_247_cast_cast_fu_627_p1 + p_243_fu_1403_p2);
assign tmp60_cast_fu_2398_p1 = tmp60_fu_2392_p2;
assign tmp60_fu_2392_p2 = (tmp61_fu_2383_p2 + tmp65_cast_fu_2389_p1);
assign tmp61_fu_2383_p2 = (tmp62_cast_fu_2377_p1 + tmp63_cast_fu_2380_p1);
assign tmp62_cast_fu_2377_p1 = tmp62_reg_3324;
assign tmp62_fu_2048_p2 = (p_523_cast_cast_fu_1868_p1 + p_659_fu_1997_p2);
assign tmp63_cast_fu_2380_p1 = tmp63_reg_3329;
assign tmp63_fu_2057_p2 = (p_571_cast_cast_fu_1888_p1 + tmp64_cast_fu_2054_p1);
assign tmp64_cast_fu_2054_p1 = grp_fu_2703_p3;
assign tmp65_cast_fu_2389_p1 = tmp65_reg_3334;
assign tmp65_fu_2082_p2 = (tmp66_cast_fu_2075_p1 + tmp68_cast_fu_2079_p1);
assign tmp66_cast_fu_2075_p1 = tmp66_fu_2069_p2;
assign tmp66_fu_2069_p2 = (p_577_cast_cast_fu_1909_p1 + tmp67_fu_2063_p2);
assign tmp67_fu_2063_p2 = (p_635_cast_cast_fu_1987_p1 + p_625_cast_cast_fu_1966_p1);
assign tmp68_cast_fu_2079_p1 = tmp68_reg_3199;
assign tmp68_fu_1443_p2 = (p_671_fu_1427_p2 + tmp69_cast_fu_1439_p1);
assign tmp69_cast_fu_1439_p1 = tmp69_fu_1433_p2;
assign tmp69_fu_1433_p2 = (p_675_cast_cast_fu_1359_p1 + p_629_cast_cast_fu_1271_p1);
assign tmp6_cast_fu_2163_p1 = tmp6_reg_3224;
assign tmp6_fu_1687_p2 = (p_253_cast_cast_fu_1677_p1 + p_s_fu_1681_p2);
assign tmp7_fu_2417_p2 = (p_266_cast_fu_2411_p1 + p_271_cast_fu_2414_p1);
assign tmp8_fu_2444_p2 = (tmp9_fu_2435_p2 + tmp10_cast_fu_2441_p1);
assign tmp9_fu_2435_p2 = (p_319_cast_fu_2432_p1 + p_278_cast_fu_2428_p1);
assign tmp_5_fu_513_p2 = (p_hw_output_1_x_scan_dim_0_mi_fu_491_p3 == ap_const_lv9_1DF? 1'b1: 1'b0);
assign tmp_fu_507_p2 = (p_hw_output_1_y_scan_dim_1_mi_fu_499_p3 == ap_const_lv10_27F? 1'b1: 1'b0);
assign tmp_last_V_fu_519_p2 = (tmp_5_fu_513_p2 & tmp_fu_507_p2);


endmodule //hls_target_Loop_1_proc

