#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022ab526cb70 .scope module, "ClockDivider_tb" "ClockDivider_tb" 2 3;
 .timescale -9 -12;
v0000022ab526ac00_0 .var "clk_in", 0 0;
v0000022ab526ce90_0 .net "clk_out", 0 0, v0000022ab50d30a0_0;  1 drivers
S_0000022ab526cd00 .scope module, "uut" "ClockDivider" 2 7, 3 1 0, S_0000022ab526cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /OUTPUT 1 "clk_out";
P_0000022ab50d34a0 .param/l "DIVISOR" 0 3 6, +C4<00000001001100010010110100000000>;
P_0000022ab50d34d8 .param/l "INPUT_CLOCK_FREQ" 0 3 5, +C4<00000010011000100101101000000000>;
v0000022ab50d3670_0 .net "clk_in", 0 0, v0000022ab526ac00_0;  1 drivers
v0000022ab50d30a0_0 .var "clk_out", 0 0;
v0000022ab526ab60_0 .var "counter", 25 0;
E_0000022ab526bdb0 .event posedge, v0000022ab50d3670_0;
    .scope S_0000022ab526cd00;
T_0 ;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0000022ab526ab60_0, 0, 26;
    %end;
    .thread T_0;
    .scope S_0000022ab526cd00;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ab50d30a0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000022ab526cd00;
T_2 ;
    %wait E_0000022ab526bdb0;
    %load/vec4 v0000022ab526ab60_0;
    %pad/u 32;
    %cmpi/e 19999999, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0000022ab526ab60_0, 0;
    %load/vec4 v0000022ab50d30a0_0;
    %inv;
    %assign/vec4 v0000022ab50d30a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000022ab526ab60_0;
    %addi 1, 0, 26;
    %assign/vec4 v0000022ab526ab60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000022ab526cb70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ab526ac00_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000022ab526cb70;
T_4 ;
    %delay 12500, 0;
    %load/vec4 v0000022ab526ac00_0;
    %inv;
    %store/vec4 v0000022ab526ac00_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022ab526cb70;
T_5 ;
    %vpi_call 2 19 "$dumpfile", "build/clockdivider.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000022ab526cb70 {0 0 0};
    %vpi_call 2 21 "$monitor", "Time = %0t | clk_in = %b | clk_out = %b", $time, v0000022ab526ac00_0, v0000022ab526ce90_0 {0 0 0};
    %delay 3567587328, 232;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench\ClockDivider_tb.v";
    ".\rtl\modules\ClockDivider.v";
