	component CPU_System is
		port (
			clk_50                                    : in    std_logic                     := 'X';             -- clk
			dram_addr                                 : out   std_logic_vector(12 downto 0);                    -- addr
			dram_ba                                   : out   std_logic_vector(1 downto 0);                     -- ba
			dram_cas_n                                : out   std_logic;                                        -- cas_n
			dram_cke                                  : out   std_logic;                                        -- cke
			dram_cs_n                                 : out   std_logic;                                        -- cs_n
			dram_dq                                   : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			dram_dqm                                  : out   std_logic_vector(1 downto 0);                     -- dqm
			dram_ras_n                                : out   std_logic;                                        -- ras_n
			dram_we_n                                 : out   std_logic;                                        -- we_n
			dram_clk_clk                              : out   std_logic;                                        -- clk
			jtag_uart_0_avalon_jtag_slave_chipselect  : in    std_logic                     := 'X';             -- chipselect
			jtag_uart_0_avalon_jtag_slave_address     : in    std_logic                     := 'X';             -- address
			jtag_uart_0_avalon_jtag_slave_read_n      : in    std_logic                     := 'X';             -- read_n
			jtag_uart_0_avalon_jtag_slave_readdata    : out   std_logic_vector(31 downto 0);                    -- readdata
			jtag_uart_0_avalon_jtag_slave_write_n     : in    std_logic                     := 'X';             -- write_n
			jtag_uart_0_avalon_jtag_slave_writedata   : in    std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			jtag_uart_0_avalon_jtag_slave_waitrequest : out   std_logic;                                        -- waitrequest
			in_port_to_the_pio_input_0                : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			out_port_from_the_pio_output_0            : out   std_logic_vector(7 downto 0);                     -- export
			reset_reset_n                             : in    std_logic                     := 'X'              -- reset_n
		);
	end component CPU_System;

