# SPDX-FileCopyrightText: Copyright (c) 2025-2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
# SPDX-License-Identifier: Apache-2.0
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
import functools
import typing
from collections import namedtuple
from dataclasses import dataclass
from typing import Optional, Sequence

import numpy as np

from tilus import SharedLayout
from tilus.backends.emitter import BaseInstEmitter, register_emitter
from tilus.hidet.ir.dtypes import uint32, uint64
from tilus.hidet.ir.expr import Expr, Var, as_expr, cast, index_vars
from tilus.hidet.ir.primitives.cuda.copy_async_tensor import (
    cp_async_tensor_commit_group,
    cp_async_tensor_global_to_cluster_shared,
    cp_async_tensor_global_to_shared,
    cp_async_tensor_shared_to_global,
    cp_async_tensor_wait_group,
)
from tilus.hidet.ir.primitives.cuda.tensor_map import (
    CUtensorMapType,
    TensorMapDataType,
    TensorMapFloatOOBFill,
    TensorMapInterleave,
    TensorMapL2Promotion,
    TensorMapSwizzle,
    encode_tensor_map,
)
from tilus.hidet.ir.tools import rewrite, simplify
from tilus.hidet.ir.type import DataType, PointerType, TensorType, sizeof
from tilus.ir import GlobalLayout
from tilus.ir.inst import Instruction
from tilus.ir.instructions.cuda.cp_async_tensor import (
    CopyAsyncTensorCommitGroupInst,
    CopyAsyncTensorGlobalToSharedInst,
    CopyAsyncTensorSharedToGlobalInst,
    CopyAsyncTensorWaitGroupInst,
)
from tilus.ir.tensor import GlobalTensor, SharedTensor
from tilus.ir.utils.lineardec import LinearDecompositionError, decompose_linear
from tilus.ir.utils.veceval import vectorized_evaluate
from tilus.target import get_current_target, nvgpu_sm90


@dataclass(frozen=True, eq=False)
class GlobalTensorInfo:
    ptr: Expr
    shape: tuple[Expr, ...]
    strides: tuple[Expr, ...]


@dataclass(frozen=True, eq=False)
class SharedTensorInfo:
    addr: Expr
    shape: tuple[int, ...]
    swizzle: TensorMapSwizzle


def cast_ptr_if_needed(ptr: Var, dtype: DataType) -> Expr:
    if isinstance(ptr.type, PointerType) and ptr.type.base_type == dtype:
        return ptr
    else:
        return cast(ptr, ~dtype)


def get_strides(shape: Sequence[int]) -> tuple[int, ...]:
    strides = [1]
    for extent in reversed(shape[1:]):
        strides.append(strides[-1] * extent)
    return tuple(reversed(strides))


def log2(x: int) -> int:
    if x == 1:
        return 0
    elif (x & 1) == 0:
        return 1 + log2(x >> 1)
    else:
        raise ValueError("x is not a power of 2")


@functools.cache
def get_offset_grid_of_swizzled_layout(
    dtype_nbits: int, shape: tuple[int, ...], swizzle: TensorMapSwizzle
) -> Optional[np.ndarray]:
    range_indices: list[np.ndarray] = []
    for dim, extent in enumerate(shape):
        range_indices.append(np.arange(extent, dtype=np.int32))
    grid: tuple[np.ndarray, ...] = np.meshgrid(*range_indices, indexing="ij")
    axes: list[Var] = index_vars(len(shape))
    strides = get_strides(shape)
    offset = as_expr(sum(axes[i] * strides[i] for i in range(len(shape))))

    # offset regards the original data type pointer
    offset_grid: np.ndarray = vectorized_evaluate(expr=offset, var2value={axis: grid[i] for i, axis in enumerate(axes)})

    # c: bit count
    # d: start bit offset that will be applied the bitwise-xor
    # r: start bit offset that will be used to perform the bitwise-xor against
    # we use bit-address for genericity
    Swizzle = namedtuple("Swizzle", ["c", "d", "r"])

    # https://docs.nvidia.com/cuda/parallel-thread-execution/#tensor-swizzling-modes
    swizzles: list[Swizzle] = []
    if swizzle == TensorMapSwizzle.NONE:
        pass
    elif swizzle == TensorMapSwizzle.B32:
        swizzles.append(Swizzle(c=1, d=log2(128), r=log2(1024)))
    elif swizzle == TensorMapSwizzle.B64:
        swizzles.append(Swizzle(c=2, d=log2(128), r=log2(1024)))
    elif swizzle == TensorMapSwizzle.B128:
        swizzles.append(Swizzle(c=3, d=log2(128), r=log2(1024)))
    elif swizzle == TensorMapSwizzle.B128_ATOM_32B:
        swizzles.append(Swizzle(c=3, d=log2(256), r=log2(2048)))
    elif swizzle == TensorMapSwizzle.B128_ATOM_32B_FLIP_8B:
        swizzles.append(Swizzle(c=3, d=log2(256), r=log2(2048)))
        swizzles.append(Swizzle(c=1, d=log2(64), r=log2(512)))
    elif swizzle == TensorMapSwizzle.B128_ATOM_64B:
        swizzles.append(Swizzle(c=3, d=log2(512), r=log2(4096)))
    else:
        # unsupported swizzle
        return None

    # bit-offset
    offset_grid = offset_grid * dtype_nbits

    # apply swizzling
    for swz in swizzles:
        offset_grid = offset_grid ^ (((offset_grid >> swz.r) & ((1 << swz.c) - 1)) << swz.d)

    # convert back to dtype pointer offset
    if np.any(offset_grid & (dtype_nbits - 1)):
        # the offset is not aligned to the data type size
        return None

    offset_grid = offset_grid // dtype_nbits
    return offset_grid


class CopyAsyncTensorBaseEmitter(BaseInstEmitter):
    def assert_is_single_thread_or_warp_aligned(self, inst: Instruction, msg: str) -> None:
        # TMA copies are issued by one elected lane. single_thread() already
        # narrows execution to one lane; at warp scope, the TMA predicate elects
        # the leader lane.
        if self.current_num_threads == 1:
            return
        if self.current_num_threads != 32 or self.current_thread_group_begin % 32 != 0:
            raise ValueError(
                f"Instruction {inst} requires a single-thread or warp-aligned context "
                f"(num_threads==1, or thread_begin % 32 == 0 and num_threads == 32), "
                f"got thread_begin={self.current_thread_group_begin}, num_threads={self.current_num_threads}: {msg}."
            )

    @property
    def tma_predicate(self) -> Expr:
        # Inside single_thread() only one thread reaches the TMA call, so use
        # constant true. At warp scope, predicate the asm on the elected leader.
        if self.current_num_threads == 1:
            return uint32(1)
        return self.contexts.leader_lane_ctx.leader_lane

    def resolve_global_tensor_info(
        self, global_tensor: GlobalTensor, offsets: Sequence[Expr], dims: Sequence[int]
    ) -> GlobalTensorInfo:
        g_ctx = self.contexts.global_view_ctx

        # get the global tensor view
        if global_tensor not in g_ctx.tensor2view:
            raise ValueError("TMA only supports global tensors created by global_view with pointer as kernel parameter")

        view = g_ctx.tensor2view[global_tensor]

        # process the indexing
        assert len(offsets) == len(global_tensor.shape)
        layout: GlobalLayout = global_tensor.layout
        indexing_dims = [dim for dim in range(len(offsets)) if dim not in dims]
        remap: dict[Var, Expr] = {layout.axes[dim]: offsets[dim] for dim in indexing_dims}
        offset = rewrite(layout.offset, remap)

        # get the coordinates and coefficients
        coordinates = [layout.axes[dim] for dim in dims]
        try:
            coefficients = decompose_linear(offset, coordinates=coordinates)
        except LinearDecompositionError:
            raise ValueError("TMA only supports strided global tensors")
        coefficients = typing.cast(list[Expr], simplify(coefficients))

        # get the starting address of the tensor box that is being copied
        dtype = global_tensor.dtype
        constant_offset = simplify(coefficients[-1])
        ptr = cast_ptr_if_needed(view.ptr, dtype) + constant_offset
        shape = tuple(extent for i, extent in enumerate(global_tensor.shape) if i in dims)
        strides = tuple(coefficients[:-1])

        # rewrite the ptr, shape, and strides to grid-invariant form (so that they can be used in host code)
        ctx = self.contexts.invariant_ctx
        ptr = ctx.rewrite_to_grid_invariant(ptr)
        shape = tuple(ctx.rewrite_to_grid_invariant(s) for s in shape)
        strides = tuple(ctx.rewrite_to_grid_invariant(s) for s in strides)

        return GlobalTensorInfo(ptr=ptr, shape=shape, strides=strides)

    def resolve_shared_tensor_info(self, shared_tensor: SharedTensor) -> SharedTensorInfo:
        range_indices: list[np.ndarray] = []
        for dim, extent in enumerate(shared_tensor.shape):
            range_indices.append(np.arange(extent, dtype=np.int32))
        layout: SharedLayout = shared_tensor.layout

        offset_grid: np.ndarray = layout.as_numpy_grid()
        for swizzle in [
            TensorMapSwizzle.NONE,
            TensorMapSwizzle.B32,
            TensorMapSwizzle.B64,
            TensorMapSwizzle.B128,
            TensorMapSwizzle.B128_ATOM_32B,
            TensorMapSwizzle.B128_ATOM_32B_FLIP_8B,
            TensorMapSwizzle.B128_ATOM_64B,
        ]:
            swizzled_offset_grid = get_offset_grid_of_swizzled_layout(
                dtype_nbits=shared_tensor.dtype.nbits, shape=shared_tensor.shape, swizzle=swizzle
            )
            if swizzled_offset_grid is not None and np.array_equal(offset_grid, swizzled_offset_grid):
                return SharedTensorInfo(
                    addr=self.shared_tensor_shared_space_addr[shared_tensor], shape=shared_tensor.shape, swizzle=swizzle
                )
        raise NotImplementedError(
            "The shared tensor layout is not supported by TMA: \n"
            + f"Shared tensor: {shared_tensor.dtype.name}{list(shared_tensor.shape)}\n"
            + layout.visualize()
        )

    def resolve_shared_tensor_segments(
        self, shared_tensor: SharedTensor
    ) -> tuple[list[tuple[SharedTensorInfo, int]], int]:
        """Decompose a 2D shared tensor whose n-axis has been split by the layout.

        The selector into ``S`` row-major sub-blocks (``mode_shape=[bm, S, bn/S]``,
        ``mode_strides=[bn/S, bm*bn/S, 1]``) into ``S`` TMA-issuable boxes.

        Such layouts arise when ``store_shared`` mirrors the wgmma register-tile
        fragmentation (each warp's output spans ``bn/S`` columns and the warps
        are stacked along the n-axis at strided offsets). The aggregate layout
        is not one of the 7 hardware swizzle patterns, but each per-segment
        ``[bm, bn/S]`` sub-tile *is*, so we emit one TMA store per segment.

        Returns
        -------
        segments
            A list of ``(per_segment_info, segment_n_offset)`` pairs, in segment
            order. ``segment_n_offset`` is the column offset (in elements) of the
            sub-tile within the original n-axis, to be added to ``inst.offsets``
            on the segmented dim.
        seg_dim
            The shared-tensor dimension that has been segmented (always 1 for
            now; surfaced for future extension).
        """
        layout: SharedLayout = shared_tensor.layout

        if len(shared_tensor.shape) != 2 or len(layout.mode_shape) != 3:
            raise NotImplementedError("segmented decomposition only handles 2D layouts split into 3 modes")

        bm, bn = shared_tensor.shape
        m0, s, n_inner = layout.mode_shape
        sm, ss, sn = layout.mode_strides

        # Expected: dim 0 = [bm], dim 1 = [S, bn/S]; segments contiguous as
        # ``[bm, bn/S]`` row-major boxes stacked along n.
        if m0 != bm or s * n_inner != bn:
            raise NotImplementedError("mode shape does not segment the n-axis")
        if sn != 1 or sm != n_inner or ss != bm * n_inner:
            raise NotImplementedError("mode strides do not match contiguous [bm, bn/S] segments stacked along n")

        # Validate that each segment is a single TMA-supported swizzle box.
        per_segment_shape = (bm, n_inner)
        per_segment_layout = SharedLayout(
            shape=per_segment_shape,
            mode_shape=(bm, n_inner),
            mode_strides=(n_inner, 1),
            optional_swizzle=layout.optional_swizzle,
        )
        per_segment_grid = per_segment_layout.as_numpy_grid()

        chosen_swizzle: Optional[TensorMapSwizzle] = None
        for swizzle in [
            TensorMapSwizzle.NONE,
            TensorMapSwizzle.B32,
            TensorMapSwizzle.B64,
            TensorMapSwizzle.B128,
            TensorMapSwizzle.B128_ATOM_32B,
            TensorMapSwizzle.B128_ATOM_32B_FLIP_8B,
            TensorMapSwizzle.B128_ATOM_64B,
        ]:
            swizzled_grid = get_offset_grid_of_swizzled_layout(
                dtype_nbits=shared_tensor.dtype.nbits, shape=per_segment_shape, swizzle=swizzle
            )
            if swizzled_grid is not None and np.array_equal(per_segment_grid, swizzled_grid):
                chosen_swizzle = swizzle
                break

        if chosen_swizzle is None:
            raise NotImplementedError(
                "Segment layout does not match any TMA hardware swizzle: \n"
                + f"Per-segment shape: {shared_tensor.dtype.name}{list(per_segment_shape)}\n"
                + per_segment_layout.visualize()
            )

        base_addr = self.shared_tensor_shared_space_addr[shared_tensor]
        segment_nbytes = bm * n_inner * shared_tensor.dtype.nbytes
        segments: list[tuple[SharedTensorInfo, int]] = []
        for k in range(s):
            segments.append(
                (
                    SharedTensorInfo(
                        addr=base_addr + k * segment_nbytes,
                        shape=per_segment_shape,
                        swizzle=chosen_swizzle,
                    ),
                    k * n_inner,
                )
            )
        return segments, 1

    def declare_host_buffer(self, name: str, dtype: DataType, shape: Sequence[int]) -> Var:
        return self.host_builder.declare_var(name=name, tp=TensorType(dtype=dtype, shape=shape))

    def create_tensor_map(self, global_info: GlobalTensorInfo, shared_info: SharedTensorInfo, dtype: DataType) -> Var:
        tensor_map = self.host_builder.declare_var(name="tma_tensor_map", tp=CUtensorMapType)

        # rank
        rank = len(global_info.shape)

        # global shape
        shape_buf = self.declare_host_buffer(name="tma_shape", dtype=uint64, shape=[rank])
        rev_global_shape = list(reversed(global_info.shape))
        for i in range(rank):
            self.host_builder.buffer_store(shape_buf, indices=[i], value=as_expr(rev_global_shape[i]))

        # global strides
        strides_buf = self.declare_host_buffer(name="tma_strides", dtype=uint64, shape=[rank - 1])
        rev_global_strides = list(reversed(global_info.strides))
        self.host_builder.assertion(
            cond=rev_global_strides[0] == 1, msg="The last dimension of the global tensor must be contiguous"
        )
        for i in range(rank - 1):
            self.host_builder.buffer_store(
                strides_buf, indices=[i], value=as_expr(rev_global_strides[i + 1]) * sizeof(dtype)
            )

        # box shape
        box_shape_buf = self.declare_host_buffer(name="tma_box_shape", dtype=uint32, shape=[rank])
        rev_box_shape = list(reversed(shared_info.shape))
        for i in range(rank):
            self.host_builder.buffer_store(box_shape_buf, indices=[i], value=as_expr(rev_box_shape[i]))

        # element-wise strides
        elem_strides_buf = self.declare_host_buffer(name="tma_elem_strides", dtype=uint32, shape=[rank])
        for i in range(rank):
            self.host_builder.buffer_store(elem_strides_buf, indices=[i], value=uint32.one)

        # encode the tensor map
        self.host_builder.append(
            encode_tensor_map(
                tensor_map=~tensor_map,
                dtype=TensorMapDataType.from_dtype(dtype),
                rank=uint32(rank),
                tensor_ptr=global_info.ptr,
                shape=shape_buf,
                strides=strides_buf,
                box_shape=box_shape_buf,
                elem_strides=elem_strides_buf,
                interleave=TensorMapInterleave.NONE,
                swizzle=shared_info.swizzle,
                l2_promotion=TensorMapL2Promotion.B128,
                oob_fill=TensorMapFloatOOBFill.NONE,
            )
        )

        # ensure the tensor map is passed to the kernel
        self.append_extra_param(tensor_map)

        return tensor_map


@register_emitter(CopyAsyncTensorGlobalToSharedInst, target=nvgpu_sm90)
class CopyAsyncTensorGlobalToSharedInstEmitter(CopyAsyncTensorBaseEmitter):
    def emit(self, inst: CopyAsyncTensorGlobalToSharedInst) -> None:
        self.assert_is_single_thread_or_warp_aligned(inst, "TMA global to shared must be issued by one thread")
        global_tensor: GlobalTensor = inst.inputs[1].as_global_tensor()
        shared_tensor: SharedTensor = inst.inputs[0].as_shared_tensor()
        assert global_tensor.dtype == shared_tensor.dtype
        dtype: DataType = global_tensor.dtype

        global_tensor_info: GlobalTensorInfo = self.resolve_global_tensor_info(
            global_tensor, offsets=inst.offsets, dims=inst.dims
        )

        optional_multicast_mask = inst.multicast_mask
        predicate = self.tma_predicate
        # `.cta_group::{n}` is a Blackwell (sm_100+) PTX feature; ptxas rejects it on
        # sm_90a even though the IR always carries cta_group=1. Pass None on Hopper so
        # the inline asm template emits the unqualified TMA instruction.
        cta_group = inst.cta_group if get_current_target().properties.compute_capability >= (10, 0) else None

        # Resolve the shared destination as one TMA box, or fall back to per-segment
        # boxes for layouts that split a dim into stacked sub-boxes. This handles
        # block_k > swizzle-atom-width (e.g. block_k=128 with 128B swizzle splits
        # the contiguous dim into [S, atom] — what cuBLAS expresses with 4D TMA).
        try:
            shared_tensor_info: SharedTensorInfo = self.resolve_shared_tensor_info(shared_tensor)
            segments: list[tuple[SharedTensorInfo, int]] = [(shared_tensor_info, 0)]
            seg_dim: Optional[int] = None
        except NotImplementedError:
            segments, seg_dim = self.resolve_shared_tensor_segments(shared_tensor)

        # All segments share box shape and swizzle, so reuse one descriptor.
        first_info = segments[0][0]
        tensor_map = ~self.create_tensor_map(global_tensor_info, first_info, dtype)

        for info, segment_offset in segments:
            tensor_coords = list(inst.offsets)
            if seg_dim is not None and segment_offset != 0:
                global_seg_dim = inst.dims[seg_dim]
                tensor_coords[global_seg_dim] = tensor_coords[global_seg_dim] + segment_offset
            coords = list(reversed(tensor_coords))
            if optional_multicast_mask is None:
                self.append(
                    cp_async_tensor_global_to_shared(
                        dst=info.addr,
                        src_tensor_map=tensor_map,
                        coords=coords,
                        mbarrier=inst.mbarrier,
                        cta_group=cta_group,
                        cache_policy=inst.cache_policy,
                        predicate=predicate,
                    )
                )
            else:
                multicast_mask: Expr = optional_multicast_mask
                self.append(
                    cp_async_tensor_global_to_cluster_shared(
                        dst=info.addr,
                        src_tensor_map=tensor_map,
                        coords=coords,
                        mbarrier=inst.mbarrier,
                        multicast_mask=multicast_mask,
                        cta_group=cta_group,
                        cache_policy=inst.cache_policy,
                        predicate=predicate,
                    )
                )


@register_emitter(CopyAsyncTensorSharedToGlobalInst, target=nvgpu_sm90)
class CopyAsyncTensorSharedToGlobalInstEmitter(CopyAsyncTensorBaseEmitter):
    def emit(self, inst: CopyAsyncTensorSharedToGlobalInst) -> None:
        self.assert_is_single_thread_or_warp_aligned(inst, "TMA shared to global must be issued by one thread")
        global_tensor: GlobalTensor = inst.inputs[0].as_global_tensor()
        shared_tensor: SharedTensor = inst.inputs[1].as_shared_tensor()
        assert global_tensor.dtype == shared_tensor.dtype
        dtype: DataType = global_tensor.dtype

        global_tensor_info: GlobalTensorInfo = self.resolve_global_tensor_info(
            global_tensor, offsets=inst.offsets, dims=inst.dims
        )

        try:
            shared_tensor_info: SharedTensorInfo = self.resolve_shared_tensor_info(shared_tensor)
            segments: list[tuple[SharedTensorInfo, int]] = [(shared_tensor_info, 0)]
            seg_dim: Optional[int] = None
        except NotImplementedError:
            # Fall back to per-segment emission for layouts that split a dim
            # into stacked sub-boxes (typically the wgmma-fragment layout that
            # store_shared inherits when targeting sc[bm, bn]).
            segments, seg_dim = self.resolve_shared_tensor_segments(shared_tensor)

        # All segments share box shape and swizzle, so reuse one descriptor.
        first_info = segments[0][0]
        tensor_map = self.create_tensor_map(global_tensor_info, first_info, dtype)
        for info, segment_offset in segments:
            tensor_coords = list(inst.offsets)
            if seg_dim is not None and segment_offset != 0:
                # seg_dim indexes the *shared* dims; map it to the matching
                # global dim through inst.dims, then shift that coord.
                global_seg_dim = inst.dims[seg_dim]
                tensor_coords[global_seg_dim] = tensor_coords[global_seg_dim] + segment_offset
            self.append(
                cp_async_tensor_shared_to_global(
                    dst_tensor_map=~tensor_map,
                    src=info.addr,
                    coords=list(reversed(tensor_coords)),
                    cache_policy=inst.cache_policy,
                    predicate=self.tma_predicate,
                )
            )


@register_emitter(CopyAsyncTensorCommitGroupInst, target=nvgpu_sm90)
class CopyAsyncCommitGroupInstEmitter(BaseInstEmitter):
    def emit(self, inst: CopyAsyncTensorCommitGroupInst) -> None:
        self.append(cp_async_tensor_commit_group())


@register_emitter(CopyAsyncTensorWaitGroupInst, target=nvgpu_sm90)
class CopyAsyncWaitGroupInstEmitter(BaseInstEmitter):
    def emit(self, inst: CopyAsyncTensorWaitGroupInst) -> None:
        self.append(cp_async_tensor_wait_group(inst.n, read=inst.read))
