{"Source Block": ["oh/elink/dv/dv_elink.v@368:382@HdlStmProcess", "\t\t.s_axicfg_wdata\t\t(s_axicfg_wdata[31:0]),\n\t\t.s_axicfg_wstrb\t\t(s_axicfg_wstrb[3:0]),\n\t\t.s_axicfg_wvalid\t(s_axicfg_wvalid));\n\n   //Waveform dump\n   initial\n     begin\n        $dumpfile(\"test.vcd\");\n        $dumpvars(0, dv_elink);\n     end\n\n   \nendmodule // dv_elink\n// Local Variables:\n// verilog-library-directories:(\".\" \"../hdl\")\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[377, "`endif\n"]]}}