$date
	Fri Jan 10 16:41:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module F_A_test $end
$var wire 1 ! S $end
$var wire 1 " Co $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Ci $end
$scope module M $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 & t3 $end
$var wire 1 ' t2 $end
$var wire 1 ( t1 $end
$var wire 1 ! s $end
$scope module M0 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ' c $end
$var wire 1 ( s $end
$upscope $end
$scope module M1 $end
$var wire 1 ( a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5
0"
0!
0&
0(
0'
0%
0$
0#
#10
1!
1%
#15
1(
0%
1$
#20
1"
0!
1&
1%
#25
0"
1!
0&
0%
0$
1#
#30
1"
0!
1&
1%
#35
0&
0(
1'
0%
1$
#40
1!
1%
#45
