Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Nov 10 00:44:34 2025
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file echo_control_sets_placed.rpt
| Design       : echo
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              34 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              17 |            3 |
| Yes          | No                    | Yes                    |              20 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | uart_rx/bit_counter   | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | uart_tx/txbuff_0      | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | uart_tx/E[0]          | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | uart_rx/rxshift_reg_0 |                  |                3 |             17 |         5.67 |
|  clk_IBUF_BUFG |                       | reset_IBUF       |               10 |             34 |         3.40 |
+----------------+-----------------------+------------------+------------------+----------------+--------------+


