Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o Z:/Documents/PhD/Code/OH/sim_link_tracking_isim_beh.exe -prj Z:/Documents/PhD/Code/OH/sim_link_tracking_beh.prj work.sim_link_tracking 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "Z:/Documents/PhD/Code/OH/ipcore_dir/chipscope_icon.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OH/ipcore_dir/chipscope_vio.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OH/ipcore_dir/chipscope_ila.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OH/ipcore_dir/tracking_fifo.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OH/src/i2c_data.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OH/src/i2c_ctrl.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OH/src/user_package.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OH/src/i2c_master.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OH/src/vi2c_wrapper.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OH/src/tracking_readout.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OH/src/tracking_decoder.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OH/src/tracking_concentrator.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OH/src/vi2c_core.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OH/src/tracking_core.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OH/src/registers_core.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OH/src/registers.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OH/src/gtp_tx_mux.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OH/src/gtp_rx_mux.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OH/src/counter.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OH/src/link_tracking.vhd" into library work
Parsing VHDL file "Z:/Documents/PhD/Code/OH/src/sim/sim_link_tracking.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 124252 KB
Fuse CPU Usage: 436 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package user_package
Compiling package numeric_std
Compiling architecture behavioral of entity gtp_rx_mux [gtp_rx_mux_default]
Compiling architecture behavioral of entity gtp_tx_mux [gtp_tx_mux_default]
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behave of entity i2c_data [\i2c_data(1,12,1,0,1,0,1,0,1,0)\]
Compiling architecture behave of entity i2c_ctrl [i2c_ctrl_default]
Compiling architecture hierarchy of entity i2c_master [\i2c_master(1,0,1,0,1,0,1,0)\]
Compiling architecture behavioral of entity vi2c_wrapper [\vi2c_wrapper(160000000,1,0,1,0,...]
Compiling architecture behavioral of entity vi2c_core [\vi2c_core(1,0,1,0,1,0,1,0)\]
Compiling architecture rtl of entity registers_core [registers_core_default]
Compiling architecture behavioral of entity registers [registers_default]
Compiling architecture behavioral of entity counter [counter_default]
Compiling architecture behavioral of entity tracking_decoder [tracking_decoder_default]
Compiling architecture behavioral of entity tracking_concentrator [tracking_concentrator_default]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_as [\fifo_generator_v9_3_bhv_as(192,...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(0,0,5,...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(0,0,5,"Blan...]
Compiling architecture tracking_fifo_a of entity tracking_fifo [tracking_fifo_default]
Compiling architecture behavioral of entity tracking_readout [tracking_readout_default]
Compiling architecture behavioral of entity tracking_core [tracking_core_default]
Compiling architecture chipscope_icon_a of entity chipscope_icon [chipscope_icon_default]
Compiling architecture chipscope_vio_a of entity chipscope_vio [chipscope_vio_default]
Compiling architecture chipscope_ila_a of entity chipscope_ila [chipscope_ila_default]
Compiling architecture behavioral of entity link_tracking [link_tracking_default]
Compiling architecture behavior of entity sim_link_tracking
Time Resolution for simulation is 1ps.
Waiting for 15 sub-compilation(s) to finish...
Compiled 51 VHDL Units
Built simulation executable Z:/Documents/PhD/Code/OH/sim_link_tracking_isim_beh.exe
Fuse Memory Usage: 147340 KB
Fuse CPU Usage: 1153 ms
