// Seed: 905222246
module module_0;
  reg  id_1 = 1;
  tri1 id_2;
  assign module_2.type_0 = 0;
  assign module_1.id_2 = 0;
  assign id_2 = 1;
  always #1 id_1 <= #1 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
  final begin : LABEL_0
    if (1) id_1 <= id_2 + 1;
    id_1 = id_2;
    $display(1, 1);
    id_1 = 1;
  end
endmodule
program module_2 (
    output tri0 id_0
);
  module_0 modCall_1 ();
endprogram
