{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650151666249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650151666259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 20:27:46 2022 " "Processing started: Sat Apr 16 20:27:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650151666259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151666259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema1CD -c Problema1CD " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema1CD -c Problema1CD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151666260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650151667340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650151667340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7segs.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd7segs.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd7segs " "Found entity 1: bcd7segs" {  } { { "bcd7segs.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/bcd7segs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650151682674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151682674 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "binario_bcd.v(38) " "Verilog HDL Module Instantiation warning at binario_bcd.v(38): ignored dangling comma in List of Port Connections" {  } { { "binario_bcd.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/binario_bcd.v" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1650151682682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binario_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binario_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binario_bcd " "Found entity 1: binario_bcd" {  } { { "binario_bcd.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/binario_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650151682685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151682685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_subtrator_complemto1b.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_subtrator_complemto1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_subtrator_complemto1b " "Found entity 1: somador_subtrator_complemto1b" {  } { { "somador_subtrator_complemto1b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/somador_subtrator_complemto1b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650151682695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151682695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_subtrator_complemto7b.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_subtrator_complemto7b.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_subtrator_complemto7b " "Found entity 1: somador_subtrator_complemto7b" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/somador_subtrator_complemto7b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650151682706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151682706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_bcd_8_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_bcd_8_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_bcd_8_bits " "Found entity 1: comparador_bcd_8_bits" {  } { { "comparador_bcd_8_bits.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/comparador_bcd_8_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650151682718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151682718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_bcd_24_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_bcd_24_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_bcd_24_bits " "Found entity 1: comparador_bcd_24_bits" {  } { { "comparador_bcd_24_bits.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/comparador_bcd_24_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650151682728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151682728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/tristate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650151682738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151682738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "placar.v 1 1 " "Found 1 design units, including 1 entities, in source file placar.v" { { "Info" "ISGN_ENTITY_NAME" "1 placar " "Found entity 1: placar" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650151682749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151682749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pontuar.v 1 1 " "Found 1 design units, including 1 entities, in source file pontuar.v" { { "Info" "ISGN_ENTITY_NAME" "1 pontuar " "Found entity 1: pontuar" {  } { { "pontuar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/pontuar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650151682759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151682759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inv0 pontuar.v(7) " "Verilog HDL Implicit Net warning at pontuar.v(7): created implicit net for \"inv0\"" {  } { { "pontuar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/pontuar.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151682760 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inv1 pontuar.v(8) " "Verilog HDL Implicit Net warning at pontuar.v(8): created implicit net for \"inv1\"" {  } { { "pontuar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/pontuar.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151682760 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inv2 pontuar.v(9) " "Verilog HDL Implicit Net warning at pontuar.v(9): created implicit net for \"inv2\"" {  } { { "pontuar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/pontuar.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151682760 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(11) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(11): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/somador_subtrator_complemto7b.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151682761 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(12) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(12): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/somador_subtrator_complemto7b.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151682761 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(13) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(13): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/somador_subtrator_complemto7b.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151682761 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(14) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(14): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/somador_subtrator_complemto7b.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151682761 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(15) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(15): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/somador_subtrator_complemto7b.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151682762 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(16) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(16): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/somador_subtrator_complemto7b.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151682762 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(17) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(17): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/somador_subtrator_complemto7b.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151682762 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(35) " "Verilog HDL Instantiation warning at placar.v(35): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151682762 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(40) " "Verilog HDL Instantiation warning at placar.v(40): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151682762 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(43) " "Verilog HDL Instantiation warning at placar.v(43): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151682762 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(59) " "Verilog HDL Instantiation warning at placar.v(59): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151682763 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(61) " "Verilog HDL Instantiation warning at placar.v(61): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151682763 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(62) " "Verilog HDL Instantiation warning at placar.v(62): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151682763 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(65) " "Verilog HDL Instantiation warning at placar.v(65): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151682763 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(66) " "Verilog HDL Instantiation warning at placar.v(66): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151682763 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(67) " "Verilog HDL Instantiation warning at placar.v(67): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151682763 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(68) " "Verilog HDL Instantiation warning at placar.v(68): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151682763 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(69) " "Verilog HDL Instantiation warning at placar.v(69): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 69 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151682763 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(70) " "Verilog HDL Instantiation warning at placar.v(70): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 70 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151682763 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(71) " "Verilog HDL Instantiation warning at placar.v(71): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151682763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "placar " "Elaborating entity \"placar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650151682819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pontuar pontuar:comb_12 " "Elaborating entity \"pontuar\" for hierarchy \"pontuar:comb_12\"" {  } { { "placar.v" "comb_12" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151682838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_subtrator_complemto7b somador_subtrator_complemto7b:comb_13 " "Elaborating entity \"somador_subtrator_complemto7b\" for hierarchy \"somador_subtrator_complemto7b:comb_13\"" {  } { { "placar.v" "comb_13" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151682842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_subtrator_complemto1b somador_subtrator_complemto7b:comb_13\|somador_subtrator_complemto1b:comb_3 " "Elaborating entity \"somador_subtrator_complemto1b\" for hierarchy \"somador_subtrator_complemto7b:comb_13\|somador_subtrator_complemto1b:comb_3\"" {  } { { "somador_subtrator_complemto7b.v" "comb_3" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/somador_subtrator_complemto7b.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151682847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binario_bcd binario_bcd:comb_14 " "Elaborating entity \"binario_bcd\" for hierarchy \"binario_bcd:comb_14\"" {  } { { "placar.v" "comb_14" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151682857 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s0 binario_bcd.v(3) " "Output port \"s0\" at binario_bcd.v(3) has no driver" {  } { { "binario_bcd.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/binario_bcd.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650151682859 "|placar|binario_bcd:comb_14"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s1 binario_bcd.v(3) " "Output port \"s1\" at binario_bcd.v(3) has no driver" {  } { { "binario_bcd.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/binario_bcd.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650151682859 "|placar|binario_bcd:comb_14"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s2 binario_bcd.v(3) " "Output port \"s2\" at binario_bcd.v(3) has no driver" {  } { { "binario_bcd.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/binario_bcd.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650151682859 "|placar|binario_bcd:comb_14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_bcd_24_bits comparador_bcd_24_bits:comb_27 " "Elaborating entity \"comparador_bcd_24_bits\" for hierarchy \"comparador_bcd_24_bits:comb_27\"" {  } { { "placar.v" "comb_27" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151682861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_bcd_8_bits comparador_bcd_24_bits:comb_27\|comparador_bcd_8_bits:centena " "Elaborating entity \"comparador_bcd_8_bits\" for hierarchy \"comparador_bcd_24_bits:comb_27\|comparador_bcd_8_bits:centena\"" {  } { { "comparador_bcd_24_bits.v" "centena" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/comparador_bcd_24_bits.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151682865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7segs bcd7segs:comb_28 " "Elaborating entity \"bcd7segs\" for hierarchy \"bcd7segs:comb_28\"" {  } { { "placar.v" "comb_28" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151682871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:comb_30 " "Elaborating entity \"tristate\" for hierarchy \"tristate:comb_30\"" {  } { { "placar.v" "comb_30" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151682875 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "14 " "Ignored 14 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "14 " "Ignored 14 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1650151683019 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1650151683019 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "desl\[1\] VCC " "Pin \"desl\[1\]\" is stuck at VCC" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650151683935 "|placar|desl[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "desl\[0\] VCC " "Pin \"desl\[0\]\" is stuck at VCC" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650151683935 "|placar|desl[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650151683935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650151684241 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650151684241 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650151684241 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650151684241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650151684307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 20:28:04 2022 " "Processing ended: Sat Apr 16 20:28:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650151684307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650151684307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650151684307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151684307 ""}
