Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat May  7 16:18:27 2022
| Host         : md3hhm5c running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Uhr_timing_summary_routed.rpt -pb Uhr_timing_summary_routed.pb -rpx Uhr_timing_summary_routed.rpx -warn_on_violation
| Design       : Uhr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    249         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (249)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (694)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (249)
--------------------------
 There are 52 register/latch pins with no clock driven by root clock pin: clock_divider/zaehler_10kHz/C_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: clock_divider/zaehler_1Hz/C_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uhrzaehler/zaehler_hor_mod10/C_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: uhrzaehler/zaehler_min_mod10/C_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: uhrzaehler/zaehler_min_mod7/C_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: uhrzaehler/zaehler_sek_mod10/C_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: uhrzaehler/zaehler_sek_mod7/C_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (694)
--------------------------------------------------
 There are 694 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.210        0.000                      0                   33        0.122        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.210        0.000                      0                   33        0.122        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.210ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 3.485ns (60.864%)  route 2.241ns (39.136%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.518     5.757 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.807     6.564    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.688 r  clock_divider/zaehler_10kHz/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.688    clock_divider/zaehler_10kHz/counter1_carry_i_5_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.238 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.238    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.353    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.467    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.645 f  clock_divider/zaehler_10kHz/counter1_carry__2/CO[1]
                         net (fo=34, routed)          1.432     9.077    clock_divider/zaehler_10kHz/load
    SLICE_X42Y96         LUT2 (Prop_lut2_I1_O)        0.329     9.406 r  clock_divider/zaehler_10kHz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.406    clock_divider/zaehler_10kHz/counter[0]_i_5_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.939 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.291    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.408 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.408    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.525 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.965 r  clock_divider/zaehler_10kHz/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.965    clock_divider/zaehler_10kHz/counter_reg[28]_i_1_n_6
    SLICE_X42Y103        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.921    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y103        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[29]/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X42Y103        FDCE (Setup_fdce_C_D)        0.109    15.175    clock_divider/zaehler_10kHz/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  4.210    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 3.477ns (60.810%)  route 2.241ns (39.190%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.518     5.757 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.807     6.564    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.688 r  clock_divider/zaehler_10kHz/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.688    clock_divider/zaehler_10kHz/counter1_carry_i_5_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.238 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.238    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.353    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.467    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.645 f  clock_divider/zaehler_10kHz/counter1_carry__2/CO[1]
                         net (fo=34, routed)          1.432     9.077    clock_divider/zaehler_10kHz/load
    SLICE_X42Y96         LUT2 (Prop_lut2_I1_O)        0.329     9.406 r  clock_divider/zaehler_10kHz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.406    clock_divider/zaehler_10kHz/counter[0]_i_5_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.939 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.291    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.408 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.408    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.525 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.957 r  clock_divider/zaehler_10kHz/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.957    clock_divider/zaehler_10kHz/counter_reg[28]_i_1_n_4
    SLICE_X42Y103        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.921    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y103        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[31]/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X42Y103        FDCE (Setup_fdce_C_D)        0.109    15.175    clock_divider/zaehler_10kHz/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 3.401ns (60.282%)  route 2.241ns (39.718%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.518     5.757 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.807     6.564    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.688 r  clock_divider/zaehler_10kHz/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.688    clock_divider/zaehler_10kHz/counter1_carry_i_5_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.238 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.238    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.353    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.467    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.645 f  clock_divider/zaehler_10kHz/counter1_carry__2/CO[1]
                         net (fo=34, routed)          1.432     9.077    clock_divider/zaehler_10kHz/load
    SLICE_X42Y96         LUT2 (Prop_lut2_I1_O)        0.329     9.406 r  clock_divider/zaehler_10kHz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.406    clock_divider/zaehler_10kHz/counter[0]_i_5_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.939 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.291    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.408 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.408    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.525 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.881 r  clock_divider/zaehler_10kHz/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.881    clock_divider/zaehler_10kHz/counter_reg[28]_i_1_n_5
    SLICE_X42Y103        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.921    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y103        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[30]/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X42Y103        FDCE (Setup_fdce_C_D)        0.109    15.175    clock_divider/zaehler_10kHz/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 3.381ns (60.140%)  route 2.241ns (39.860%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.518     5.757 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.807     6.564    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.688 r  clock_divider/zaehler_10kHz/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.688    clock_divider/zaehler_10kHz/counter1_carry_i_5_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.238 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.238    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.353    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.467    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.645 f  clock_divider/zaehler_10kHz/counter1_carry__2/CO[1]
                         net (fo=34, routed)          1.432     9.077    clock_divider/zaehler_10kHz/load
    SLICE_X42Y96         LUT2 (Prop_lut2_I1_O)        0.329     9.406 r  clock_divider/zaehler_10kHz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.406    clock_divider/zaehler_10kHz/counter[0]_i_5_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.939 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.291    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.408 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.408    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.525 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  clock_divider/zaehler_10kHz/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.861    clock_divider/zaehler_10kHz/counter_reg[28]_i_1_n_7
    SLICE_X42Y103        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.921    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y103        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[28]/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X42Y103        FDCE (Setup_fdce_C_D)        0.109    15.175    clock_divider/zaehler_10kHz/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  4.314    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 3.368ns (60.048%)  route 2.241ns (39.952%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.518     5.757 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.807     6.564    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.688 r  clock_divider/zaehler_10kHz/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.688    clock_divider/zaehler_10kHz/counter1_carry_i_5_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.238 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.238    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.353    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.467    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.645 f  clock_divider/zaehler_10kHz/counter1_carry__2/CO[1]
                         net (fo=34, routed)          1.432     9.077    clock_divider/zaehler_10kHz/load
    SLICE_X42Y96         LUT2 (Prop_lut2_I1_O)        0.329     9.406 r  clock_divider/zaehler_10kHz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.406    clock_divider/zaehler_10kHz/counter[0]_i_5_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.939 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.291    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.408 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.408    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.525 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.848 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.848    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_6
    SLICE_X42Y102        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500    14.922    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y102        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[25]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X42Y102        FDCE (Setup_fdce_C_D)        0.109    15.176    clock_divider/zaehler_10kHz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 3.360ns (59.991%)  route 2.241ns (40.009%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.518     5.757 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.807     6.564    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.688 r  clock_divider/zaehler_10kHz/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.688    clock_divider/zaehler_10kHz/counter1_carry_i_5_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.238 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.238    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.353    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.467    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.645 f  clock_divider/zaehler_10kHz/counter1_carry__2/CO[1]
                         net (fo=34, routed)          1.432     9.077    clock_divider/zaehler_10kHz/load
    SLICE_X42Y96         LUT2 (Prop_lut2_I1_O)        0.329     9.406 r  clock_divider/zaehler_10kHz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.406    clock_divider/zaehler_10kHz/counter[0]_i_5_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.939 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.291    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.408 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.408    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.525 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.840 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.840    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_4
    SLICE_X42Y102        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500    14.922    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y102        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[27]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X42Y102        FDCE (Setup_fdce_C_D)        0.109    15.176    clock_divider/zaehler_10kHz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 3.284ns (59.441%)  route 2.241ns (40.560%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.518     5.757 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.807     6.564    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.688 r  clock_divider/zaehler_10kHz/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.688    clock_divider/zaehler_10kHz/counter1_carry_i_5_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.238 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.238    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.353    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.467    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.645 f  clock_divider/zaehler_10kHz/counter1_carry__2/CO[1]
                         net (fo=34, routed)          1.432     9.077    clock_divider/zaehler_10kHz/load
    SLICE_X42Y96         LUT2 (Prop_lut2_I1_O)        0.329     9.406 r  clock_divider/zaehler_10kHz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.406    clock_divider/zaehler_10kHz/counter[0]_i_5_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.939 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.291    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.408 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.408    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.525 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.764 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.764    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_5
    SLICE_X42Y102        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500    14.922    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y102        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[26]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X42Y102        FDCE (Setup_fdce_C_D)        0.109    15.176    clock_divider/zaehler_10kHz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 3.264ns (59.293%)  route 2.241ns (40.707%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.518     5.757 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.807     6.564    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.688 r  clock_divider/zaehler_10kHz/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.688    clock_divider/zaehler_10kHz/counter1_carry_i_5_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.238 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.238    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.353    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.467    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.645 f  clock_divider/zaehler_10kHz/counter1_carry__2/CO[1]
                         net (fo=34, routed)          1.432     9.077    clock_divider/zaehler_10kHz/load
    SLICE_X42Y96         LUT2 (Prop_lut2_I1_O)        0.329     9.406 r  clock_divider/zaehler_10kHz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.406    clock_divider/zaehler_10kHz/counter[0]_i_5_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.939 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.291    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.408 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.408    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.525 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.744 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.744    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_7
    SLICE_X42Y102        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500    14.922    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y102        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[24]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X42Y102        FDCE (Setup_fdce_C_D)        0.109    15.176    clock_divider/zaehler_10kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 3.251ns (59.197%)  route 2.241ns (40.803%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.518     5.757 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.807     6.564    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.688 r  clock_divider/zaehler_10kHz/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.688    clock_divider/zaehler_10kHz/counter1_carry_i_5_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.238 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.238    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.353    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.467    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.645 f  clock_divider/zaehler_10kHz/counter1_carry__2/CO[1]
                         net (fo=34, routed)          1.432     9.077    clock_divider/zaehler_10kHz/load
    SLICE_X42Y96         LUT2 (Prop_lut2_I1_O)        0.329     9.406 r  clock_divider/zaehler_10kHz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.406    clock_divider/zaehler_10kHz/counter[0]_i_5_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.939 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.291    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.408 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.408    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.731 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.731    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_6
    SLICE_X42Y101        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500    14.922    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y101        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[21]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X42Y101        FDCE (Setup_fdce_C_D)        0.109    15.176    clock_divider/zaehler_10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 3.243ns (59.137%)  route 2.241ns (40.863%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.239    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.518     5.757 f  clock_divider/zaehler_10kHz/counter_reg[7]/Q
                         net (fo=3, routed)           0.807     6.564    clock_divider/zaehler_10kHz/counter_reg[7]
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.688 r  clock_divider/zaehler_10kHz/counter1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.688    clock_divider/zaehler_10kHz/counter1_carry_i_5_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.238 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.238    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.353    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.467    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     7.645 f  clock_divider/zaehler_10kHz/counter1_carry__2/CO[1]
                         net (fo=34, routed)          1.432     9.077    clock_divider/zaehler_10kHz/load
    SLICE_X42Y96         LUT2 (Prop_lut2_I1_O)        0.329     9.406 r  clock_divider/zaehler_10kHz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.406    clock_divider/zaehler_10kHz/counter[0]_i_5_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.939 r  clock_divider/zaehler_10kHz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    clock_divider/zaehler_10kHz/counter_reg[0]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  clock_divider/zaehler_10kHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    clock_divider/zaehler_10kHz/counter_reg[4]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  clock_divider/zaehler_10kHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    clock_divider/zaehler_10kHz/counter_reg[8]_i_1_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.291    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.408 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.408    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.723 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.723    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_4
    SLICE_X42Y101        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500    14.922    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y101        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[23]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X42Y101        FDCE (Setup_fdce_C_D)        0.109    15.176    clock_divider/zaehler_10kHz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  4.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.360%)  route 0.149ns (28.640%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y99         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  clock_divider/zaehler_10kHz/counter_reg[15]/Q
                         net (fo=3, routed)           0.148     1.801    clock_divider/zaehler_10kHz/counter_reg[15]
    SLICE_X42Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.846 r  clock_divider/zaehler_10kHz/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.846    clock_divider/zaehler_10kHz/counter[12]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.955 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.955    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.008 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.008    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_7
    SLICE_X42Y100        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y100        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[16]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X42Y100        FDCE (Hold_fdce_C_D)         0.134     1.886    clock_divider/zaehler_10kHz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.058%)  route 0.149ns (27.942%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y99         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  clock_divider/zaehler_10kHz/counter_reg[15]/Q
                         net (fo=3, routed)           0.148     1.801    clock_divider/zaehler_10kHz/counter_reg[15]
    SLICE_X42Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.846 r  clock_divider/zaehler_10kHz/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.846    clock_divider/zaehler_10kHz/counter[12]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.955 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.955    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.021 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.021    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_5
    SLICE_X42Y100        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y100        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[18]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X42Y100        FDCE (Hold_fdce_C_D)         0.134     1.886    clock_divider/zaehler_10kHz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/C_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.446ns (87.986%)  route 0.061ns (12.014%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y98         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  clock_divider/zaehler_10kHz/counter_reg[9]/Q
                         net (fo=2, routed)           0.060     1.713    clock_divider/zaehler_10kHz/counter_reg[9]
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.758 r  clock_divider/zaehler_10kHz/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     1.758    clock_divider/zaehler_10kHz/counter1_carry_i_4_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.873 r  clock_divider/zaehler_10kHz/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.873    clock_divider/zaehler_10kHz/counter1_carry_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.912 r  clock_divider/zaehler_10kHz/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.912    clock_divider/zaehler_10kHz/counter1_carry__0_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.951 r  clock_divider/zaehler_10kHz/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.951    clock_divider/zaehler_10kHz/counter1_carry__1_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     1.995 r  clock_divider/zaehler_10kHz/counter1_carry__2/CO[1]
                         net (fo=34, routed)          0.000     1.995    clock_divider/zaehler_10kHz/load
    SLICE_X43Y101        FDCE                                         r  clock_divider/zaehler_10kHz/C_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X43Y101        FDCE                                         r  clock_divider/zaehler_10kHz/C_out_reg/C
                         clock pessimism             -0.245     1.752    
    SLICE_X43Y101        FDCE (Hold_fdce_C_D)         0.091     1.843    clock_divider/zaehler_10kHz/C_out_reg
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.407ns (73.214%)  route 0.149ns (26.786%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y99         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  clock_divider/zaehler_10kHz/counter_reg[15]/Q
                         net (fo=3, routed)           0.148     1.801    clock_divider/zaehler_10kHz/counter_reg[15]
    SLICE_X42Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.846 r  clock_divider/zaehler_10kHz/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.846    clock_divider/zaehler_10kHz/counter[12]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.955 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.955    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.044 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.044    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_6
    SLICE_X42Y100        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y100        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[17]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X42Y100        FDCE (Hold_fdce_C_D)         0.134     1.886    clock_divider/zaehler_10kHz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.409ns (73.310%)  route 0.149ns (26.689%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y99         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  clock_divider/zaehler_10kHz/counter_reg[15]/Q
                         net (fo=3, routed)           0.148     1.801    clock_divider/zaehler_10kHz/counter_reg[15]
    SLICE_X42Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.846 r  clock_divider/zaehler_10kHz/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.846    clock_divider/zaehler_10kHz/counter[12]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.955 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.955    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.046 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.046    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_4
    SLICE_X42Y100        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y100        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[19]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X42Y100        FDCE (Hold_fdce_C_D)         0.134     1.886    clock_divider/zaehler_10kHz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.411ns (73.406%)  route 0.149ns (26.594%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y99         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  clock_divider/zaehler_10kHz/counter_reg[15]/Q
                         net (fo=3, routed)           0.148     1.801    clock_divider/zaehler_10kHz/counter_reg[15]
    SLICE_X42Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.846 r  clock_divider/zaehler_10kHz/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.846    clock_divider/zaehler_10kHz/counter[12]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.955 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.955    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.995 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.048 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.048    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_7
    SLICE_X42Y101        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y101        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[20]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X42Y101        FDCE (Hold_fdce_C_D)         0.134     1.886    clock_divider/zaehler_10kHz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.424ns (74.009%)  route 0.149ns (25.991%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y99         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  clock_divider/zaehler_10kHz/counter_reg[15]/Q
                         net (fo=3, routed)           0.148     1.801    clock_divider/zaehler_10kHz/counter_reg[15]
    SLICE_X42Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.846 r  clock_divider/zaehler_10kHz/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.846    clock_divider/zaehler_10kHz/counter[12]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.955 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.955    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.995 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.061 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.061    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_5
    SLICE_X42Y101        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y101        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[22]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X42Y101        FDCE (Hold_fdce_C_D)         0.134     1.886    clock_divider/zaehler_10kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.447ns (75.012%)  route 0.149ns (24.988%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y99         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  clock_divider/zaehler_10kHz/counter_reg[15]/Q
                         net (fo=3, routed)           0.148     1.801    clock_divider/zaehler_10kHz/counter_reg[15]
    SLICE_X42Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.846 r  clock_divider/zaehler_10kHz/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.846    clock_divider/zaehler_10kHz/counter[12]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.955 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.955    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.995 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.084 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.084    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_6
    SLICE_X42Y101        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y101        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[21]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X42Y101        FDCE (Hold_fdce_C_D)         0.134     1.886    clock_divider/zaehler_10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.449ns (75.096%)  route 0.149ns (24.904%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y99         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  clock_divider/zaehler_10kHz/counter_reg[15]/Q
                         net (fo=3, routed)           0.148     1.801    clock_divider/zaehler_10kHz/counter_reg[15]
    SLICE_X42Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.846 r  clock_divider/zaehler_10kHz/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.846    clock_divider/zaehler_10kHz/counter[12]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.955 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.955    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.995 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.086 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.086    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_4
    SLICE_X42Y101        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y101        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[23]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X42Y101        FDCE (Hold_fdce_C_D)         0.134     1.886    clock_divider/zaehler_10kHz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 clock_divider/zaehler_10kHz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/zaehler_10kHz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.451ns (75.179%)  route 0.149ns (24.821%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.488    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y99         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  clock_divider/zaehler_10kHz/counter_reg[15]/Q
                         net (fo=3, routed)           0.148     1.801    clock_divider/zaehler_10kHz/counter_reg[15]
    SLICE_X42Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.846 r  clock_divider/zaehler_10kHz/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.846    clock_divider/zaehler_10kHz/counter[12]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.955 r  clock_divider/zaehler_10kHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.955    clock_divider/zaehler_10kHz/counter_reg[12]_i_1_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.995 r  clock_divider/zaehler_10kHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    clock_divider/zaehler_10kHz/counter_reg[16]_i_1_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.035 r  clock_divider/zaehler_10kHz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.035    clock_divider/zaehler_10kHz/counter_reg[20]_i_1_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.088 r  clock_divider/zaehler_10kHz/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.088    clock_divider/zaehler_10kHz/counter_reg[24]_i_1_n_7
    SLICE_X42Y102        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y102        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[24]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X42Y102        FDCE (Hold_fdce_C_D)         0.134     1.886    clock_divider/zaehler_10kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y101   clock_divider/zaehler_10kHz/C_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y96    clock_divider/zaehler_10kHz/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y98    clock_divider/zaehler_10kHz/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y98    clock_divider/zaehler_10kHz/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y99    clock_divider/zaehler_10kHz/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y99    clock_divider/zaehler_10kHz/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y99    clock_divider/zaehler_10kHz/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y99    clock_divider/zaehler_10kHz/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y100   clock_divider/zaehler_10kHz/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y101   clock_divider/zaehler_10kHz/C_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y101   clock_divider/zaehler_10kHz/C_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y96    clock_divider/zaehler_10kHz/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y96    clock_divider/zaehler_10kHz/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y98    clock_divider/zaehler_10kHz/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y98    clock_divider/zaehler_10kHz/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y98    clock_divider/zaehler_10kHz/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y98    clock_divider/zaehler_10kHz/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y99    clock_divider/zaehler_10kHz/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y99    clock_divider/zaehler_10kHz/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y101   clock_divider/zaehler_10kHz/C_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y101   clock_divider/zaehler_10kHz/C_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y96    clock_divider/zaehler_10kHz/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y96    clock_divider/zaehler_10kHz/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y98    clock_divider/zaehler_10kHz/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y98    clock_divider/zaehler_10kHz/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y98    clock_divider/zaehler_10kHz/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y98    clock_divider/zaehler_10kHz/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y99    clock_divider/zaehler_10kHz/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y99    clock_divider/zaehler_10kHz/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           710 Endpoints
Min Delay           710 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment7/Position_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg7_pos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.871ns  (logic 3.974ns (44.790%)  route 4.898ns (55.210%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  segment7/Position_reg[6]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment7/Position_reg[6]/Q
                         net (fo=1, routed)           4.898     5.354    seg7_pos_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.871 r  seg7_pos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.871    seg7_pos[6]
    K2                                                                r  seg7_pos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Position_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg7_pos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.828ns  (logic 4.168ns (61.045%)  route 2.660ns (38.955%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  segment7/Position_reg[2]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  segment7/Position_reg[2]/Q
                         net (fo=1, routed)           2.660     3.079    seg7_pos_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.749     6.828 r  seg7_pos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.828    seg7_pos[2]
    T9                                                                r  seg7_pos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Number_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg7_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.810ns  (logic 4.095ns (60.129%)  route 2.715ns (39.871%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE                         0.000     0.000 r  segment7/Number_out_reg[0]/C
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segment7/Number_out_reg[0]/Q
                         net (fo=1, routed)           2.715     3.233    seg7_output_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     6.810 r  seg7_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.810    seg7_output[0]
    T10                                                               r  seg7_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Number_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg7_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.793ns  (logic 4.073ns (59.965%)  route 2.720ns (40.035%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  segment7/Number_out_reg[1]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segment7/Number_out_reg[1]/Q
                         net (fo=1, routed)           2.720     3.238    seg7_output_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     6.793 r  seg7_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.793    seg7_output[1]
    R10                                                               r  seg7_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.699ns  (logic 1.467ns (21.905%)  route 5.232ns (78.095%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.232     6.699    clock_divider/zaehler_1Hz/reset_IBUF
    SLICE_X47Y103        FDCE                                         f  clock_divider/zaehler_1Hz/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.699ns  (logic 1.467ns (21.905%)  route 5.232ns (78.095%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.232     6.699    clock_divider/zaehler_1Hz/reset_IBUF
    SLICE_X47Y103        FDCE                                         f  clock_divider/zaehler_1Hz/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.699ns  (logic 1.467ns (21.905%)  route 5.232ns (78.095%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.232     6.699    clock_divider/zaehler_1Hz/reset_IBUF
    SLICE_X47Y103        FDCE                                         f  clock_divider/zaehler_1Hz/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.699ns  (logic 1.467ns (21.905%)  route 5.232ns (78.095%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.232     6.699    clock_divider/zaehler_1Hz/reset_IBUF
    SLICE_X47Y103        FDCE                                         f  clock_divider/zaehler_1Hz/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Position_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg7_pos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.661ns  (logic 4.008ns (60.172%)  route 2.653ns (39.828%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  segment7/Position_reg[3]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment7/Position_reg[3]/Q
                         net (fo=1, routed)           2.653     3.109    seg7_pos_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     6.661 r  seg7_pos_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.661    seg7_pos[3]
    J14                                                               r  seg7_pos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/Number_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg7_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.661ns  (logic 4.006ns (60.147%)  route 2.654ns (39.853%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE                         0.000     0.000 r  segment7/Number_out_reg[3]/C
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment7/Number_out_reg[3]/Q
                         net (fo=1, routed)           2.654     3.110    seg7_output_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     6.661 r  seg7_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.661    seg7_output[3]
    K13                                                               r  seg7_output[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment7/b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment7/Number_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.083%)  route 0.158ns (45.917%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE                         0.000     0.000 r  segment7/b_reg[0]/C
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment7/b_reg[0]/Q
                         net (fo=34, routed)          0.158     0.299    uhrzaehler/zaehler_hor_mod3/Q[0]
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.045     0.344 r  uhrzaehler/zaehler_hor_mod3/Number_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.344    segment7/D[1]
    SLICE_X2Y78          FDRE                                         r  segment7/Number_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment7/Number_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.461%)  route 0.162ns (46.539%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE                         0.000     0.000 r  segment7/b_reg[0]/C
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment7/b_reg[0]/Q
                         net (fo=34, routed)          0.162     0.303    uhrzaehler/zaehler_hor_mod3/Q[0]
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.045     0.348 r  uhrzaehler/zaehler_hor_mod3/Number_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.348    segment7/D[4]
    SLICE_X2Y78          FDRE                                         r  segment7/Number_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment7/b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment7/b_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE                         0.000     0.000 r  segment7/b_reg[1]/C
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  segment7/b_reg[1]/Q
                         net (fo=23, routed)          0.175     0.339    segment7/Q[1]
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  segment7/b[1]_i_1/O
                         net (fo=1, routed)           0.000     0.384    segment7/b1[1]
    SLICE_X6Y78          FDRE                                         r  segment7/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider/zaehler_1Hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE                         0.000     0.000 r  clock_divider/zaehler_1Hz/counter_reg[3]/C
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock_divider/zaehler_1Hz/counter_reg[3]/Q
                         net (fo=1, routed)           0.158     0.299    clock_divider/zaehler_1Hz/counter_reg_n_0_[3]
    SLICE_X47Y96         LUT2 (Prop_lut2_I0_O)        0.045     0.344 r  clock_divider/zaehler_1Hz/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     0.344    clock_divider/zaehler_1Hz/counter[0]_i_3__0_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.407 r  clock_divider/zaehler_1Hz/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.407    clock_divider/zaehler_1Hz/counter_reg[0]_i_1__0_n_4
    SLICE_X47Y96         FDCE                                         r  clock_divider/zaehler_1Hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider/zaehler_1Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE                         0.000     0.000 r  clock_divider/zaehler_1Hz/counter_reg[0]/C
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clock_divider/zaehler_1Hz/counter_reg[0]/Q
                         net (fo=1, routed)           0.156     0.297    clock_divider/zaehler_1Hz/counter_reg_n_0_[0]
    SLICE_X47Y96         LUT2 (Prop_lut2_I0_O)        0.045     0.342 r  clock_divider/zaehler_1Hz/counter[0]_i_6__1/O
                         net (fo=1, routed)           0.000     0.342    clock_divider/zaehler_1Hz/counter[0]_i_6__1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.412 r  clock_divider/zaehler_1Hz/counter_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.412    clock_divider/zaehler_1Hz/counter_reg[0]_i_1__0_n_7
    SLICE_X47Y96         FDCE                                         r  clock_divider/zaehler_1Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider/zaehler_1Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDCE                         0.000     0.000 r  clock_divider/zaehler_1Hz/counter_reg[15]/C
    SLICE_X47Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock_divider/zaehler_1Hz/counter_reg[15]/Q
                         net (fo=3, routed)           0.169     0.310    clock_divider/zaehler_1Hz/counter_reg[15]
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.355 r  clock_divider/zaehler_1Hz/counter[12]_i_2__0/O
                         net (fo=1, routed)           0.000     0.355    clock_divider/zaehler_1Hz/counter[12]_i_2__0_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  clock_divider/zaehler_1Hz/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.418    clock_divider/zaehler_1Hz/counter_reg[12]_i_1__0_n_4
    SLICE_X47Y99         FDCE                                         r  clock_divider/zaehler_1Hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider/zaehler_1Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE                         0.000     0.000 r  clock_divider/zaehler_1Hz/counter_reg[23]/C
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock_divider/zaehler_1Hz/counter_reg[23]/Q
                         net (fo=3, routed)           0.170     0.311    clock_divider/zaehler_1Hz/counter_reg[23]
    SLICE_X47Y101        LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  clock_divider/zaehler_1Hz/counter[20]_i_2__0/O
                         net (fo=1, routed)           0.000     0.356    clock_divider/zaehler_1Hz/counter[20]_i_2__0_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  clock_divider/zaehler_1Hz/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.419    clock_divider/zaehler_1Hz/counter_reg[20]_i_1__0_n_4
    SLICE_X47Y101        FDCE                                         r  clock_divider/zaehler_1Hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider/zaehler_1Hz/counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDCE                         0.000     0.000 r  clock_divider/zaehler_1Hz/counter_reg[7]/C
    SLICE_X47Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock_divider/zaehler_1Hz/counter_reg[7]/Q
                         net (fo=3, routed)           0.170     0.311    clock_divider/zaehler_1Hz/counter_reg[7]
    SLICE_X47Y97         LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  clock_divider/zaehler_1Hz/counter[4]_i_2__0/O
                         net (fo=1, routed)           0.000     0.356    clock_divider/zaehler_1Hz/counter[4]_i_2__0_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  clock_divider/zaehler_1Hz/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.419    clock_divider/zaehler_1Hz/counter_reg[4]_i_1__0_n_4
    SLICE_X47Y97         FDCE                                         r  clock_divider/zaehler_1Hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider/zaehler_1Hz/counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE                         0.000     0.000 r  clock_divider/zaehler_1Hz/counter_reg[19]/C
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock_divider/zaehler_1Hz/counter_reg[19]/Q
                         net (fo=3, routed)           0.170     0.311    clock_divider/zaehler_1Hz/counter_reg[19]
    SLICE_X47Y100        LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  clock_divider/zaehler_1Hz/counter[16]_i_2__0/O
                         net (fo=1, routed)           0.000     0.356    clock_divider/zaehler_1Hz/counter[16]_i_2__0_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  clock_divider/zaehler_1Hz/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.419    clock_divider/zaehler_1Hz/counter_reg[16]_i_1__0_n_4
    SLICE_X47Y100        FDCE                                         r  clock_divider/zaehler_1Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider/zaehler_1Hz/counter_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_divider/zaehler_1Hz/counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDCE                         0.000     0.000 r  clock_divider/zaehler_1Hz/counter_reg[27]/C
    SLICE_X47Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock_divider/zaehler_1Hz/counter_reg[27]/Q
                         net (fo=3, routed)           0.170     0.311    clock_divider/zaehler_1Hz/counter_reg[27]
    SLICE_X47Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  clock_divider/zaehler_1Hz/counter[24]_i_2__0/O
                         net (fo=1, routed)           0.000     0.356    clock_divider/zaehler_1Hz/counter[24]_i_2__0_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  clock_divider/zaehler_1Hz/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.419    clock_divider/zaehler_1Hz/counter_reg[24]_i_1__0_n_4
    SLICE_X47Y102        FDCE                                         r  clock_divider/zaehler_1Hz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.552ns  (logic 1.467ns (22.395%)  route 5.085ns (77.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.085     6.552    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X42Y103        FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499     4.921    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y103        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.552ns  (logic 1.467ns (22.395%)  route 5.085ns (77.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.085     6.552    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X42Y103        FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499     4.921    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y103        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.552ns  (logic 1.467ns (22.395%)  route 5.085ns (77.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.085     6.552    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X42Y103        FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499     4.921    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y103        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.552ns  (logic 1.467ns (22.395%)  route 5.085ns (77.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         5.085     6.552    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X42Y103        FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499     4.921    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y103        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.262ns  (logic 1.467ns (23.434%)  route 4.795ns (76.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         4.795     6.262    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X42Y102        FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500     4.922    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y102        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.262ns  (logic 1.467ns (23.434%)  route 4.795ns (76.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         4.795     6.262    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X42Y102        FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500     4.922    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y102        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.262ns  (logic 1.467ns (23.434%)  route 4.795ns (76.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         4.795     6.262    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X42Y102        FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500     4.922    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y102        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.262ns  (logic 1.467ns (23.434%)  route 4.795ns (76.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         4.795     6.262    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X42Y102        FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500     4.922    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y102        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.261ns  (logic 1.467ns (23.437%)  route 4.794ns (76.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         4.794     6.261    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X42Y100        FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500     4.922    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y100        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.261ns  (logic 1.467ns (23.437%)  route 4.794ns (76.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=263, routed)         4.794     6.261    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X42Y100        FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500     4.922    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y100        FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.102ns  (logic 0.235ns (11.201%)  route 1.866ns (88.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=263, routed)         1.866     2.102    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X42Y97         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.102ns  (logic 0.235ns (11.201%)  route 1.866ns (88.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=263, routed)         1.866     2.102    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X42Y97         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.102ns  (logic 0.235ns (11.201%)  route 1.866ns (88.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=263, routed)         1.866     2.102    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X42Y97         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.102ns  (logic 0.235ns (11.201%)  route 1.866ns (88.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=263, routed)         1.866     2.102    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X42Y97         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y97         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.174ns  (logic 0.235ns (10.827%)  route 1.939ns (89.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=263, routed)         1.939     2.174    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X42Y96         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.003    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y96         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.174ns  (logic 0.235ns (10.827%)  route 1.939ns (89.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=263, routed)         1.939     2.174    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X42Y96         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.003    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y96         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.174ns  (logic 0.235ns (10.827%)  route 1.939ns (89.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=263, routed)         1.939     2.174    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X42Y96         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.003    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y96         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.174ns  (logic 0.235ns (10.827%)  route 1.939ns (89.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=263, routed)         1.939     2.174    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X42Y96         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.003    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y96         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.175ns  (logic 0.235ns (10.824%)  route 1.939ns (89.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=263, routed)         1.939     2.175    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X42Y98         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y98         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock_divider/zaehler_10kHz/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.175ns  (logic 0.235ns (10.824%)  route 1.939ns (89.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=263, routed)         1.939     2.175    clock_divider/zaehler_10kHz/reset_IBUF
    SLICE_X42Y98         FDCE                                         f  clock_divider/zaehler_10kHz/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    clock_divider/zaehler_10kHz/clk_IBUF_BUFG
    SLICE_X42Y98         FDCE                                         r  clock_divider/zaehler_10kHz/counter_reg[11]/C





