// Seed: 3332747987
module module_0 (
    output wor id_0,
    output tri0 id_1,
    input tri1 id_2,
    output uwire id_3,
    output wand id_4,
    input tri1 id_5,
    input tri1 id_6,
    output supply1 id_7,
    input tri id_8
    , id_12,
    input tri id_9,
    input supply1 id_10
);
  assign id_1 = 1;
  assign id_3 = id_2 & 1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input wire id_2,
    output uwire id_3
);
  wire id_5;
  id_6 :
  assert property (@(1) 1)
  else id_1 = id_2;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_3,
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.type_16 = 0;
  bufif0 primCall (id_3, id_0, id_2);
endmodule
