Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c52258ec103d46d392cddf4345d6c81e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot axi_tb_behav xil_defaultlib.axi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 's_axis_data' [C:/Users/satyam/Desktop/Udemy/project_SPI/project_SPI.srcs/sim_1/new/axi_tb.v:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/satyam/Desktop/Udemy/project_SPI/project_SPI.srcs/sources_1/new/AXI.v" Line 1. Module AXI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXI
Compiling module xil_defaultlib.axi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi_tb_behav
