v 20110115 2
C 39500 39500 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
B 39500 39500 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53900 41000 5 10 0 0 0 0 1
graphical=1
L 57200 40300 57200 39700 15 0 0 0 -1 -1
T 53800 40100 15 8 1 0 0 0 1
FILE:
T 57300 40100 15 8 1 0 0 0 1
REVISION:
T 57300 39800 15 8 1 0 0 0 1
DRAWN BY: 
T 53800 39800 15 8 1 0 0 0 1
PAGE
T 55500 39800 15 8 1 0 0 0 1
OF
T 53800 40400 15 8 1 0 0 0 1
TITLE
B 53700 39700 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 53700 40300 61300 40300 15 0 0 0 -1 -1
L 39700 49500 39500 49500 15 0 0 0 -1 -1
L 39700 47500 39500 47500 15 0 0 0 -1 -1
L 39700 45500 39500 45500 15 0 0 0 -1 -1
L 39700 43500 39500 43500 15 0 0 0 -1 -1
L 39700 41500 39500 41500 15 0 0 0 -1 -1
L 41500 39700 41500 39500 15 0 0 0 -1 -1
L 43500 39700 43500 39500 15 0 0 0 -1 -1
L 45500 39700 45500 39500 15 0 0 0 -1 -1
L 47500 39700 47500 39500 15 0 0 0 -1 -1
L 49500 39700 49500 39500 15 0 0 0 -1 -1
L 51500 39700 51500 39500 15 0 0 0 -1 -1
L 53500 39700 53500 39500 15 0 0 0 -1 -1
L 55500 39700 55500 39500 15 0 0 0 -1 -1
B 39700 39700 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 39600 48500 15 8 1 0 0 4 1
E
T 39600 46500 15 8 1 0 0 4 1
D
T 39600 44500 15 8 1 0 0 4 1
C
T 39600 42500 15 8 1 0 0 4 1
B
T 39600 40500 15 8 1 0 0 4 1
A
T 40500 39600 15 8 1 0 0 4 1
1
T 42500 39600 15 8 1 0 0 4 1
2
T 44500 39600 15 8 1 0 0 4 1
3
T 46500 39600 15 8 1 0 0 4 1
4
T 48500 39600 15 8 1 0 0 4 1
5
T 50500 39600 15 8 1 0 0 4 1
6
T 52500 39600 15 8 1 0 0 4 1
7
T 54500 39600 15 8 1 0 0 4 1
8
L 39700 51500 39500 51500 15 0 0 0 -1 -1
L 39700 53500 39500 53500 15 0 0 0 -1 -1
L 39700 55500 39500 55500 15 0 0 0 -1 -1
T 39600 50500 15 8 1 0 0 4 1
F
T 39600 52500 15 8 1 0 0 4 1
G
T 39600 54500 15 8 1 0 0 4 1
H
T 39600 56000 15 8 1 0 0 4 1
I
L 61500 55500 61300 55500 15 0 0 0 -1 -1
L 61500 53500 61300 53500 15 0 0 0 -1 -1
L 61500 51500 61300 51500 15 0 0 0 -1 -1
L 61500 49500 61300 49500 15 0 0 0 -1 -1
L 61500 47500 61300 47500 15 0 0 0 -1 -1
L 61500 45500 61300 45500 15 0 0 0 -1 -1
L 61500 43500 61300 43500 15 0 0 0 -1 -1
L 61500 41500 61300 41500 15 0 0 0 -1 -1
T 61400 56000 15 8 1 0 0 4 1
I
T 61400 54500 15 8 1 0 0 4 1
H
T 61400 52500 15 8 1 0 0 4 1
G
T 61400 50500 15 8 1 0 0 4 1
F
T 61400 48500 15 8 1 0 0 4 1
E
T 61400 46500 15 8 1 0 0 4 1
D
T 61400 44500 15 8 1 0 0 4 1
C
T 61400 42500 15 8 1 0 0 4 1
B
T 61400 40500 15 8 1 0 0 4 1
A
L 59500 39700 59500 39500 15 0 0 0 -1 -1
L 57500 39700 57500 39500 15 0 0 0 -1 -1
T 60500 39600 15 8 1 0 0 4 1
11
T 58500 39600 15 8 1 0 0 4 1
10
T 56500 39600 15 8 1 0 0 4 1
9
L 41500 56500 41500 56300 15 0 0 0 -1 -1
L 43500 56500 43500 56300 15 0 0 0 -1 -1
L 45500 56500 45500 56300 15 0 0 0 -1 -1
L 47500 56500 47500 56300 15 0 0 0 -1 -1
L 49500 56500 49500 56300 15 0 0 0 -1 -1
L 51500 56500 51500 56300 15 0 0 0 -1 -1
L 53500 56500 53500 56300 15 0 0 0 -1 -1
L 55500 56500 55500 56300 15 0 0 0 -1 -1
L 57500 56500 57500 56300 15 0 0 0 -1 -1
L 59500 56500 59500 56300 15 0 0 0 -1 -1
T 40500 56400 15 8 1 0 0 4 1
1
T 42500 56400 15 8 1 0 0 4 1
2
T 44500 56400 15 8 1 0 0 4 1
3
T 46500 56400 15 8 1 0 0 4 1
4
T 48500 56400 15 8 1 0 0 4 1
5
T 50500 56400 15 8 1 0 0 4 1
6
T 52500 56400 15 8 1 0 0 4 1
7
T 54500 56400 15 8 1 0 0 4 1
8
T 56500 56400 15 8 1 0 0 4 1
9
T 58500 56400 15 8 1 0 0 4 1
10
T 60500 56400 15 8 1 0 0 4 1
11
]
{
T 58300 39800 5 10 1 1 0 0 1
author=Mark Haun
T 54400 40100 5 10 1 1 0 0 1
file=pandadaq_pg3.sch
}
T 58150 52450 9 10 1 0 0 6 1
FPGA JTAG
N 55850 55050 54500 55050 4
{
T 55750 55050 5 10 1 1 0 6 1
netname=FPGA_TMS
}
N 56000 54850 52700 54850 4
{
T 55650 54850 5 10 1 1 0 6 1
netname=FPGA_TDI
}
N 57150 54150 54700 54150 4
{
T 55750 54150 5 10 1 1 0 6 1
netname=FPGA_TDO
}
N 55850 54650 52950 54650 4
{
T 55750 54650 5 10 1 1 0 6 1
netname=FPGA_TCK
}
C 56900 52400 1 0 1 EMBEDDEDgnd-1.sym
[
T 56600 52450 8 10 0 0 0 6 1
net=GND:1
L 56820 52410 56780 52410 3 0 0 0 -1 -1
L 56845 52450 56755 52450 3 0 0 0 -1 -1
L 56900 52500 56700 52500 3 0 0 0 -1 -1
P 56800 52500 56800 52700 1 0 1
{
T 56742 52561 5 4 0 1 0 6 1
pinnumber=1
T 56742 52561 5 4 0 0 0 6 1
pinseq=1
T 56742 52561 5 4 0 1 0 6 1
pinlabel=1
T 56742 52561 5 4 0 1 0 6 1
pintype=pwr
}
]
N 57150 53350 56800 53350 4
N 56800 53350 56800 52700 4
C 53300 42050 1 180 1 EMBEDDEDled-3.sym
[
T 54250 41600 5 10 0 0 180 6 1
numslots=0
T 54250 41500 5 10 0 0 180 6 1
description=Generic LED
L 53700 41550 53750 41575 3 0 0 0 -1 -1
L 53700 41550 53725 41600 3 0 0 0 -1 -1
L 53600 41550 53650 41575 3 0 0 0 -1 -1
L 53600 41550 53625 41600 3 0 0 0 -1 -1
L 53700 41650 53600 41550 3 0 0 0 -1 -1
L 53800 41650 53700 41550 3 0 0 0 -1 -1
T 53750 41500 8 10 0 1 180 6 1
refdes=D301
L 53900 41850 54000 41850 3 0 0 0 -1 -1
L 53500 41850 53600 41850 3 0 0 0 -1 -1
P 54200 41850 54000 41850 1 0 0
{
T 54100 41900 5 8 0 1 0 6 1
pinnumber=2
T 54700 41900 9 8 0 1 0 6 1
pinlabel=ANODE
T 54300 41700 5 8 0 0 0 2 1
pintype=pas
T 54300 41800 5 8 0 0 0 2 1
pinseq=2
}
P 53300 41850 53500 41850 1 0 0
{
T 53500 41900 5 8 0 1 0 6 1
pinnumber=1
T 54100 41400 9 8 0 1 0 6 1
pinlabel=CATHODE
T 54200 41200 5 8 0 0 0 6 1
pintype=pas
T 53900 41100 5 8 0 0 0 6 1
pinseq=1
}
L 53600 42050 53600 41650 3 0 0 0 -1 -1
L 53600 41850 53900 41650 3 0 0 0 -1 -1
T 54250 41400 5 10 0 0 180 6 1
device=LED
L 53900 42050 53600 41850 3 0 0 0 -1 -1
L 53900 42050 53900 41650 3 0 0 0 -1 -1
]
{
T 54250 41400 5 10 0 0 180 6 1
device=LED
T 54100 42100 5 10 1 1 0 6 1
refdes=LED301
T 53300 42050 5 10 0 0 180 6 1
footprint=0805.fp
T 53250 41600 5 10 1 1 0 0 1
comment=red
T 53300 42050 5 10 0 1 0 0 1
model=OSRAM LH R974-LP-1
}
T 54500 41750 9 10 1 0 0 0 1
FPGA CFG
N 56200 52950 57150 52950 4
N 55250 47450 54050 47450 4
N 55250 48950 54050 48950 4
N 55250 46950 54050 46950 4
N 55250 48700 54050 48700 4
N 45950 53850 45950 54650 4
N 49200 53850 49200 54650 4
N 47450 53850 47450 54650 4
N 47200 53850 47200 54650 4
N 54050 46700 55250 46700 4
N 54050 47700 55250 47700 4
N 44950 53850 44950 55050 4
N 45700 54650 45700 53850 4
N 45450 54650 45450 53850 4
T 54400 40500 9 10 1 0 0 0 1
Panda DAQ: FPGA
T 54400 39800 9 10 1 0 0 0 1
3
T 55900 39800 9 10 1 0 0 0 1
4
T 58300 40100 9 10 1 0 0 0 1
A
N 42250 46500 43150 46500 4
C 47100 54650 1 270 1 EMBEDDEDoutput-1.sym
[
L 47100 55350 47100 54850 3 0 0 0 -1 -1
L 47200 55450 47100 55350 3 0 0 0 -1 -1
L 47300 55350 47200 55450 3 0 0 0 -1 -1
L 47300 54850 47300 55350 3 0 0 0 -1 -1
L 47300 54850 47100 54850 3 0 0 0 -1 -1
P 47200 54650 47200 54850 1 0 0
{
T 47150 54900 5 6 0 0 270 6 1
pinseq=1
T 47150 54900 5 6 0 1 270 6 1
pinnumber=1
}
T 47400 54750 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 47400 54750 5 10 0 0 270 6 1
device=OUTPUT
T 47300 55800 5 10 1 1 90 6 1
value=JB0
T 47100 54650 5 10 0 1 90 6 1
net=JB0:1
}
C 50550 54050 1 90 0 EMBEDDEDoutput-1.sym
[
L 50550 54750 50550 54250 3 0 0 0 -1 -1
L 50450 54850 50550 54750 3 0 0 0 -1 -1
L 50350 54750 50450 54850 3 0 0 0 -1 -1
L 50350 54250 50350 54750 3 0 0 0 -1 -1
L 50350 54250 50550 54250 3 0 0 0 -1 -1
P 50450 54050 50450 54250 1 0 0
{
T 50500 54300 5 6 0 0 90 0 1
pinseq=1
T 50500 54300 5 6 0 1 90 0 1
pinnumber=1
}
T 50250 54150 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 50250 54150 5 10 0 0 90 0 1
device=OUTPUT
T 50550 54900 5 10 1 1 90 0 1
value=JC0
T 50550 54050 5 10 0 1 270 0 1
net=JC0:1
}
C 55250 49100 1 0 0 EMBEDDEDoutput-1.sym
[
L 55950 49100 55450 49100 3 0 0 0 -1 -1
L 56050 49200 55950 49100 3 0 0 0 -1 -1
L 55950 49300 56050 49200 3 0 0 0 -1 -1
L 55450 49300 55950 49300 3 0 0 0 -1 -1
L 55450 49300 55450 49100 3 0 0 0 -1 -1
P 55250 49200 55450 49200 1 0 0
{
T 55500 49150 5 6 0 0 0 0 1
pinseq=1
T 55500 49150 5 6 0 1 0 0 1
pinnumber=1
}
T 55350 49400 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 49400 5 10 0 0 0 0 1
device=OUTPUT
T 56100 49150 5 10 1 1 0 0 1
value=JD0/AD1_OS0
T 55250 49100 5 10 0 1 180 0 1
net=JD0:1
}
C 50100 54650 1 270 1 EMBEDDEDoutput-1.sym
[
L 50100 55350 50100 54850 3 0 0 0 -1 -1
L 50200 55450 50100 55350 3 0 0 0 -1 -1
L 50300 55350 50200 55450 3 0 0 0 -1 -1
L 50300 54850 50300 55350 3 0 0 0 -1 -1
L 50300 54850 50100 54850 3 0 0 0 -1 -1
P 50200 54650 50200 54850 1 0 0
{
T 50150 54900 5 6 0 0 270 6 1
pinseq=1
T 50150 54900 5 6 0 1 270 6 1
pinnumber=1
}
T 50400 54750 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 50400 54750 5 10 0 0 270 6 1
device=OUTPUT
T 50300 55800 5 10 1 1 90 6 1
value=JB7
T 50100 54650 5 10 0 1 90 6 1
net=JB7:1
}
C 52550 54050 1 90 0 EMBEDDEDoutput-1.sym
[
L 52550 54750 52550 54250 3 0 0 0 -1 -1
L 52450 54850 52550 54750 3 0 0 0 -1 -1
L 52350 54750 52450 54850 3 0 0 0 -1 -1
L 52350 54250 52350 54750 3 0 0 0 -1 -1
L 52350 54250 52550 54250 3 0 0 0 -1 -1
P 52450 54050 52450 54250 1 0 0
{
T 52500 54300 5 6 0 0 90 0 1
pinseq=1
T 52500 54300 5 6 0 1 90 0 1
pinnumber=1
}
T 52250 54150 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 52250 54150 5 10 0 0 90 0 1
device=OUTPUT
T 52550 54900 5 10 1 1 90 0 1
value=JC7/AD2_\_STBY\_
T 52550 54050 5 10 0 1 270 0 1
net=JC7:1
}
C 55250 46350 1 0 0 EMBEDDEDoutput-1.sym
[
L 55950 46350 55450 46350 3 0 0 0 -1 -1
L 56050 46450 55950 46350 3 0 0 0 -1 -1
L 55950 46550 56050 46450 3 0 0 0 -1 -1
L 55450 46550 55950 46550 3 0 0 0 -1 -1
L 55450 46550 55450 46350 3 0 0 0 -1 -1
P 55250 46450 55450 46450 1 0 0
{
T 55500 46400 5 6 0 0 0 0 1
pinseq=1
T 55500 46400 5 6 0 1 0 0 1
pinnumber=1
}
T 55350 46650 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 46650 5 10 0 0 0 0 1
device=OUTPUT
T 56150 46400 5 10 1 1 0 0 1
value=JD7/AD1_DOUTA
T 55250 46350 5 10 0 1 180 0 1
net=JD7:1
}
N 44700 53850 44700 54550 4
N 49450 53850 49450 54650 4
N 48450 53850 48450 54650 4
N 45200 54650 45200 53850 4
N 44200 54650 44200 53850 4
C 48350 54650 1 270 1 EMBEDDEDoutput-1.sym
[
L 48350 55350 48350 54850 3 0 0 0 -1 -1
L 48450 55450 48350 55350 3 0 0 0 -1 -1
L 48550 55350 48450 55450 3 0 0 0 -1 -1
L 48550 54850 48550 55350 3 0 0 0 -1 -1
L 48550 54850 48350 54850 3 0 0 0 -1 -1
P 48450 54650 48450 54850 1 0 0
{
T 48400 54900 5 6 0 1 270 6 1
pinnumber=1
T 48400 54900 5 6 0 0 270 6 1
pinseq=1
}
T 48650 54750 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 48650 54750 5 10 0 0 270 6 1
device=OUTPUT
T 48550 55800 5 10 1 1 90 6 1
value=JB1
T 48350 54650 5 10 0 1 90 6 1
net=JB1:1
}
C 49100 54650 1 270 1 EMBEDDEDoutput-1.sym
[
L 49100 55350 49100 54850 3 0 0 0 -1 -1
L 49200 55450 49100 55350 3 0 0 0 -1 -1
L 49300 55350 49200 55450 3 0 0 0 -1 -1
L 49300 54850 49300 55350 3 0 0 0 -1 -1
L 49300 54850 49100 54850 3 0 0 0 -1 -1
P 49200 54650 49200 54850 1 0 0
{
T 49150 54900 5 6 0 1 270 6 1
pinnumber=1
T 49150 54900 5 6 0 0 270 6 1
pinseq=1
}
T 49400 54750 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 49400 54750 5 10 0 0 270 6 1
device=OUTPUT
T 49300 55800 5 10 1 1 90 6 1
value=JB2
T 49100 54650 5 10 0 1 90 6 1
net=JB2:1
}
C 47350 54650 1 270 1 EMBEDDEDoutput-1.sym
[
L 47350 55350 47350 54850 3 0 0 0 -1 -1
L 47450 55450 47350 55350 3 0 0 0 -1 -1
L 47550 55350 47450 55450 3 0 0 0 -1 -1
L 47550 54850 47550 55350 3 0 0 0 -1 -1
L 47550 54850 47350 54850 3 0 0 0 -1 -1
P 47450 54650 47450 54850 1 0 0
{
T 47400 54900 5 6 0 1 270 6 1
pinnumber=1
T 47400 54900 5 6 0 0 270 6 1
pinseq=1
}
T 47650 54750 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 47650 54750 5 10 0 0 270 6 1
device=OUTPUT
T 47550 55800 5 10 1 1 90 6 1
value=JB4
T 47350 54650 5 10 0 1 90 6 1
net=JB4:1
}
C 48600 54650 1 270 1 EMBEDDEDoutput-1.sym
[
L 48600 55350 48600 54850 3 0 0 0 -1 -1
L 48700 55450 48600 55350 3 0 0 0 -1 -1
L 48800 55350 48700 55450 3 0 0 0 -1 -1
L 48800 54850 48800 55350 3 0 0 0 -1 -1
L 48800 54850 48600 54850 3 0 0 0 -1 -1
P 48700 54650 48700 54850 1 0 0
{
T 48650 54900 5 6 0 1 270 6 1
pinnumber=1
T 48650 54900 5 6 0 0 270 6 1
pinseq=1
}
T 48900 54750 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 48900 54750 5 10 0 0 270 6 1
device=OUTPUT
T 48800 55800 5 10 1 1 90 6 1
value=JB5
T 48600 54650 5 10 0 1 90 6 1
net=JB5:1
}
C 49350 54650 1 270 1 EMBEDDEDoutput-1.sym
[
P 49450 54650 49450 54850 1 0 0
{
T 49400 54900 5 6 0 0 270 6 1
pinseq=1
T 49400 54900 5 6 0 1 270 6 1
pinnumber=1
}
L 49550 54850 49350 54850 3 0 0 0 -1 -1
L 49550 54850 49550 55350 3 0 0 0 -1 -1
L 49550 55350 49450 55450 3 0 0 0 -1 -1
L 49450 55450 49350 55350 3 0 0 0 -1 -1
L 49350 55350 49350 54850 3 0 0 0 -1 -1
T 49650 54750 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 49650 54750 5 10 0 0 270 6 1
device=OUTPUT
T 49550 55800 5 10 1 1 90 6 1
value=JB6
T 49350 54650 5 10 0 1 90 6 1
net=JB6:1
}
C 49850 54650 1 270 1 EMBEDDEDoutput-1.sym
[
P 49950 54650 49950 54850 1 0 0
{
T 49900 54900 5 6 0 0 270 6 1
pinseq=1
T 49900 54900 5 6 0 1 270 6 1
pinnumber=1
}
L 50050 54850 49850 54850 3 0 0 0 -1 -1
L 50050 54850 50050 55350 3 0 0 0 -1 -1
L 50050 55350 49950 55450 3 0 0 0 -1 -1
L 49950 55450 49850 55350 3 0 0 0 -1 -1
L 49850 55350 49850 54850 3 0 0 0 -1 -1
T 50150 54750 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 50150 54750 5 10 0 0 270 6 1
device=OUTPUT
T 50050 55800 5 10 1 1 90 6 1
value=JB3
T 49850 54650 5 10 0 1 90 6 1
net=JB3:1
}
C 50800 54050 1 90 0 EMBEDDEDoutput-1.sym
[
L 50800 54750 50800 54250 3 0 0 0 -1 -1
L 50700 54850 50800 54750 3 0 0 0 -1 -1
L 50600 54750 50700 54850 3 0 0 0 -1 -1
L 50600 54250 50600 54750 3 0 0 0 -1 -1
L 50600 54250 50800 54250 3 0 0 0 -1 -1
P 50700 54050 50700 54250 1 0 0
{
T 50750 54300 5 6 0 1 90 0 1
pinnumber=1
T 50750 54300 5 6 0 0 90 0 1
pinseq=1
}
T 50500 54150 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 50500 54150 5 10 0 0 90 0 1
device=OUTPUT
T 50800 54900 5 10 1 1 90 0 1
value=JC4
T 50800 54050 5 10 0 1 270 0 1
net=JC4:1
}
C 51050 54050 1 90 0 EMBEDDEDoutput-1.sym
[
L 51050 54750 51050 54250 3 0 0 0 -1 -1
L 50950 54850 51050 54750 3 0 0 0 -1 -1
L 50850 54750 50950 54850 3 0 0 0 -1 -1
L 50850 54250 50850 54750 3 0 0 0 -1 -1
L 50850 54250 51050 54250 3 0 0 0 -1 -1
P 50950 54050 50950 54250 1 0 0
{
T 51000 54300 5 6 0 1 90 0 1
pinnumber=1
T 51000 54300 5 6 0 0 90 0 1
pinseq=1
}
T 50750 54150 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 50750 54150 5 10 0 0 90 0 1
device=OUTPUT
T 51050 54900 5 10 1 1 90 0 1
value=JC1
T 51050 54050 5 10 0 1 270 0 1
net=JC1:1
}
C 51300 54050 1 90 0 EMBEDDEDoutput-1.sym
[
L 51300 54750 51300 54250 3 0 0 0 -1 -1
L 51200 54850 51300 54750 3 0 0 0 -1 -1
L 51100 54750 51200 54850 3 0 0 0 -1 -1
L 51100 54250 51100 54750 3 0 0 0 -1 -1
L 51100 54250 51300 54250 3 0 0 0 -1 -1
P 51200 54050 51200 54250 1 0 0
{
T 51250 54300 5 6 0 1 90 0 1
pinnumber=1
T 51250 54300 5 6 0 0 90 0 1
pinseq=1
}
T 51000 54150 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 51000 54150 5 10 0 0 90 0 1
device=OUTPUT
T 51300 54900 5 10 1 1 90 0 1
value=JC5
T 51300 54050 5 10 0 1 270 0 1
net=JC5:1
}
C 51550 54050 1 90 0 EMBEDDEDoutput-1.sym
[
P 51450 54050 51450 54250 1 0 0
{
T 51500 54300 5 6 0 0 90 0 1
pinseq=1
T 51500 54300 5 6 0 1 90 0 1
pinnumber=1
}
L 51350 54250 51550 54250 3 0 0 0 -1 -1
L 51350 54250 51350 54750 3 0 0 0 -1 -1
L 51350 54750 51450 54850 3 0 0 0 -1 -1
L 51450 54850 51550 54750 3 0 0 0 -1 -1
L 51550 54750 51550 54250 3 0 0 0 -1 -1
T 51250 54150 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 51250 54150 5 10 0 0 90 0 1
device=OUTPUT
T 51550 54900 5 10 1 1 90 0 1
value=JC2/AD2_OS0
T 51550 54050 5 10 0 1 270 0 1
net=JC2:1
}
C 52300 54050 1 90 0 EMBEDDEDoutput-1.sym
[
P 52200 54050 52200 54250 1 0 0
{
T 52250 54300 5 6 0 0 90 0 1
pinseq=1
T 52250 54300 5 6 0 1 90 0 1
pinnumber=1
}
L 52100 54250 52300 54250 3 0 0 0 -1 -1
L 52100 54250 52100 54750 3 0 0 0 -1 -1
L 52100 54750 52200 54850 3 0 0 0 -1 -1
L 52200 54850 52300 54750 3 0 0 0 -1 -1
L 52300 54750 52300 54250 3 0 0 0 -1 -1
T 52000 54150 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 52000 54150 5 10 0 0 90 0 1
device=OUTPUT
T 52300 54900 5 10 1 1 90 0 1
value=JC3/AD2_OS2
T 52300 54050 5 10 0 1 270 0 1
net=JC3:1
}
C 51800 54050 1 90 0 EMBEDDEDoutput-1.sym
[
L 51800 54750 51800 54250 3 0 0 0 -1 -1
L 51700 54850 51800 54750 3 0 0 0 -1 -1
L 51600 54750 51700 54850 3 0 0 0 -1 -1
L 51600 54250 51600 54750 3 0 0 0 -1 -1
L 51600 54250 51800 54250 3 0 0 0 -1 -1
P 51700 54050 51700 54250 1 0 0
{
T 51750 54300 5 6 0 1 90 0 1
pinnumber=1
T 51750 54300 5 6 0 0 90 0 1
pinseq=1
}
T 51500 54150 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 51500 54150 5 10 0 0 90 0 1
device=OUTPUT
T 51800 54900 5 10 1 1 90 0 1
value=JC6/AD2_OS1
T 51800 54050 5 10 0 1 270 0 1
net=JC6:1
}
C 55250 48850 1 0 0 EMBEDDEDoutput-1.sym
[
L 55950 48850 55450 48850 3 0 0 0 -1 -1
L 56050 48950 55950 48850 3 0 0 0 -1 -1
L 55950 49050 56050 48950 3 0 0 0 -1 -1
L 55450 49050 55950 49050 3 0 0 0 -1 -1
L 55450 49050 55450 48850 3 0 0 0 -1 -1
P 55250 48950 55450 48950 1 0 0
{
T 55500 48900 5 6 0 1 0 0 1
pinnumber=1
T 55500 48900 5 6 0 0 0 0 1
pinseq=1
}
T 55350 49150 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 49150 5 10 0 0 0 0 1
device=OUTPUT
T 57300 49050 5 10 1 1 180 0 1
value=JD4/AD1_OS1
T 55250 48850 5 10 0 1 180 0 1
net=JD4:1
}
C 55250 47350 1 0 0 EMBEDDEDoutput-1.sym
[
L 55950 47350 55450 47350 3 0 0 0 -1 -1
L 56050 47450 55950 47350 3 0 0 0 -1 -1
L 55950 47550 56050 47450 3 0 0 0 -1 -1
L 55450 47550 55950 47550 3 0 0 0 -1 -1
L 55450 47550 55450 47350 3 0 0 0 -1 -1
P 55250 47450 55450 47450 1 0 0
{
T 55500 47400 5 6 0 1 0 0 1
pinnumber=1
T 55500 47400 5 6 0 0 0 0 1
pinseq=1
}
T 55350 47650 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 47650 5 10 0 0 0 0 1
device=OUTPUT
T 57600 47550 5 10 1 1 180 0 1
value=JD2/AD1_RANGE
T 55250 47350 5 10 0 1 180 0 1
net=JD2:1
}
C 55250 48600 1 0 0 EMBEDDEDoutput-1.sym
[
L 55950 48600 55450 48600 3 0 0 0 -1 -1
L 56050 48700 55950 48600 3 0 0 0 -1 -1
L 55950 48800 56050 48700 3 0 0 0 -1 -1
L 55450 48800 55950 48800 3 0 0 0 -1 -1
L 55450 48800 55450 48600 3 0 0 0 -1 -1
P 55250 48700 55450 48700 1 0 0
{
T 55500 48650 5 6 0 1 0 0 1
pinnumber=1
T 55500 48650 5 6 0 0 0 0 1
pinseq=1
}
T 55350 48900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 48900 5 10 0 0 0 0 1
device=OUTPUT
T 57300 48800 5 10 1 1 180 0 1
value=JD1/AD1_OS2
T 55250 48600 5 10 0 1 180 0 1
net=JD1:1
}
C 55250 47600 1 0 0 EMBEDDEDoutput-1.sym
[
L 55950 47600 55450 47600 3 0 0 0 -1 -1
L 56050 47700 55950 47600 3 0 0 0 -1 -1
L 55950 47800 56050 47700 3 0 0 0 -1 -1
L 55450 47800 55950 47800 3 0 0 0 -1 -1
L 55450 47800 55450 47600 3 0 0 0 -1 -1
P 55250 47700 55450 47700 1 0 0
{
T 55500 47650 5 6 0 1 0 0 1
pinnumber=1
T 55500 47650 5 6 0 0 0 0 1
pinseq=1
}
T 55350 47900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 47900 5 10 0 0 0 0 1
device=OUTPUT
T 57450 47800 5 10 1 1 180 0 1
value=JD5/AD1_\_STBY\_
T 55250 47600 5 10 0 1 180 0 1
net=JD5:1
}
C 55250 46850 1 0 0 EMBEDDEDoutput-1.sym
[
P 55250 46950 55450 46950 1 0 0
{
T 55500 46900 5 6 0 0 0 0 1
pinseq=1
T 55500 46900 5 6 0 1 0 0 1
pinnumber=1
}
L 55450 47050 55450 46850 3 0 0 0 -1 -1
L 55450 47050 55950 47050 3 0 0 0 -1 -1
L 55950 47050 56050 46950 3 0 0 0 -1 -1
L 56050 46950 55950 46850 3 0 0 0 -1 -1
L 55950 46850 55450 46850 3 0 0 0 -1 -1
T 55350 47150 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 47150 5 10 0 0 0 0 1
device=OUTPUT
T 57200 47050 5 10 1 1 180 0 1
value=JD6/AD1_\_CS\_
T 55250 46850 5 10 0 1 180 0 1
net=JD6:1
}
C 55250 46600 1 0 0 EMBEDDEDoutput-1.sym
[
P 55250 46700 55450 46700 1 0 0
{
T 55500 46650 5 6 0 0 0 0 1
pinseq=1
T 55500 46650 5 6 0 1 0 0 1
pinnumber=1
}
L 55450 46800 55450 46600 3 0 0 0 -1 -1
L 55450 46800 55950 46800 3 0 0 0 -1 -1
L 55950 46800 56050 46700 3 0 0 0 -1 -1
L 56050 46700 55950 46600 3 0 0 0 -1 -1
L 55950 46600 55450 46600 3 0 0 0 -1 -1
T 55350 46900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 46900 5 10 0 0 0 0 1
device=OUTPUT
T 57450 46800 5 10 1 1 180 0 1
value=JD3/AD1_BUSY
T 55250 46600 5 10 0 1 180 0 1
net=JD3:1
}
C 43050 42850 1 0 0 xc6slx9.sym
{
T 53750 53650 5 10 1 1 0 6 1
refdes=U301
T 48750 48075 5 10 0 0 0 0 1
device=XC6SLX9
T 48750 49075 5 10 0 0 0 0 1
footprint=LQFP144_20.fp
}
N 50200 54650 50200 53850 4
N 49950 53850 49950 54650 4
N 48700 54650 48700 53850 4
N 55250 46450 54050 46450 4
N 54050 49200 55250 49200 4
C 41250 54450 1 0 0 1.2V-plus-1.sym
C 41800 54450 1 0 0 2.5V-plus-1.sym
C 42350 54450 1 0 0 3.3V-plus-1.sym
N 42550 54450 49700 54450 4
N 46450 54450 46450 53850 4
N 49700 53850 49700 54450 4
N 42850 42650 42850 54300 4
N 42000 54300 47950 54300 4
N 47950 54300 47950 53850 4
N 41450 54450 41450 54150 4
N 41450 54150 48200 54150 4
N 47700 53850 47700 54000 4
N 43000 54000 54200 54000 4
N 48200 53850 48200 54150 4
N 48950 53850 48950 54450 4
N 46200 53850 46200 54000 4
N 51950 53850 51950 54000 4
N 50450 53850 50450 54050 4
N 50700 53850 50700 54050 4
N 50950 53850 50950 54050 4
N 51200 53850 51200 54050 4
N 51450 53850 51450 54050 4
N 51700 53850 51700 54050 4
N 52200 53850 52200 54050 4
N 52450 53850 52450 54050 4
N 54200 43650 54200 54000 4
N 54050 52700 54200 52700 4
N 54050 49700 54200 49700 4
N 54050 48450 54200 48450 4
N 54050 44950 54200 44950 4
N 43000 42800 43000 54650 4
N 43000 46750 43150 46750 4
N 43150 49750 43000 49750 4
N 43150 52250 43000 52250 4
N 43150 44000 42850 44000 4
N 42700 42500 42700 54150 4
N 43150 46000 42700 46000 4
N 43150 48250 42700 48250 4
N 41050 54650 41050 54000 4
N 41050 54000 42550 54000 4
N 42550 42350 42550 54000 4
N 43150 45250 42550 45250 4
N 43150 48500 42550 48500 4
N 43150 52000 42550 52000 4
N 43000 42800 52000 42800 4
N 52000 42950 52000 42800 4
N 48500 42950 48500 42800 4
N 47250 42950 47250 42800 4
N 42850 42650 54350 42650 4
N 48250 42950 48250 42650 4
N 42700 42500 54500 42500 4
N 42550 42350 54350 42350 4
N 50750 42950 50750 42350 4
N 48000 42950 48000 42500 4
N 45500 42950 45500 42350 4
N 54350 42650 54350 48200 4
N 54050 48200 54350 48200 4
N 54500 42500 54500 47950 4
N 54050 47950 54500 47950 4
N 50000 42950 50000 42350 4
N 52250 42950 52250 42350 4
N 42250 46250 43150 46250 4
N 42250 45750 43150 45750 4
N 42250 45500 43150 45500 4
N 42250 45000 43150 45000 4
N 42250 44750 43150 44750 4
N 42250 44500 43150 44500 4
N 42250 44250 43150 44250 4
N 42250 47000 43150 47000 4
N 42250 47250 43150 47250 4
N 42250 47500 43150 47500 4
N 42250 47750 43150 47750 4
N 42250 48750 43150 48750 4
N 42250 49000 43150 49000 4
N 42250 49250 43150 49250 4
N 42250 50000 43150 50000 4
N 42250 50250 43150 50250 4
N 42250 50500 43150 50500 4
N 42250 50750 43150 50750 4
N 42250 51000 43150 51000 4
N 42250 51250 43150 51250 4
N 42250 51500 43150 51500 4
N 42250 51750 43150 51750 4
N 42250 52500 43150 52500 4
N 43150 48000 42850 48000 4
N 54050 43950 55250 43950 4
N 54050 44450 55250 44450 4
N 52750 42950 52750 41900 4
N 44750 42950 44750 41850 4
N 44250 42950 44250 41850 4
N 52500 42950 52500 41900 4
N 51250 42950 51250 42200 4
N 51000 42950 51000 42200 4
N 44500 42950 44500 41850 4
N 46950 53850 46950 54650 4
N 52700 53850 52700 54850 4
N 52950 53850 52950 54650 4
N 54050 52200 54700 52200 4
N 54700 52200 54700 54150 4
N 54050 52450 54500 52450 4
N 54500 52450 54500 55050 4
C 55250 51850 1 0 0 EMBEDDEDoutput-1.sym
[
P 55250 51950 55450 51950 1 0 0
{
T 55500 51900 5 6 0 0 0 0 1
pinseq=1
T 55500 51900 5 6 0 1 0 0 1
pinnumber=1
}
L 55450 52050 55450 51850 3 0 0 0 -1 -1
L 55450 52050 55950 52050 3 0 0 0 -1 -1
L 55950 52050 56050 51950 3 0 0 0 -1 -1
L 56050 51950 55950 51850 3 0 0 0 -1 -1
L 55950 51850 55450 51850 3 0 0 0 -1 -1
T 55350 52150 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 52150 5 10 0 0 0 0 1
device=OUTPUT
T 56100 51900 5 10 1 1 0 0 1
value=AD2_RANGE
T 55250 51850 5 10 0 1 180 0 1
net=AD2_RANGE:1
}
C 55250 51600 1 0 0 EMBEDDEDoutput-1.sym
[
P 55250 51700 55450 51700 1 0 0
{
T 55500 51650 5 6 0 0 0 0 1
pinseq=1
T 55500 51650 5 6 0 1 0 0 1
pinnumber=1
}
L 55450 51800 55450 51600 3 0 0 0 -1 -1
L 55450 51800 55950 51800 3 0 0 0 -1 -1
L 55950 51800 56050 51700 3 0 0 0 -1 -1
L 56050 51700 55950 51600 3 0 0 0 -1 -1
L 55950 51600 55450 51600 3 0 0 0 -1 -1
T 55350 51900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 51900 5 10 0 0 0 0 1
device=OUTPUT
T 56100 51650 5 10 1 1 0 0 1
value=ADx_CONVSTA
T 55250 51600 5 10 0 1 180 0 1
net=ADx_CONVSTA:1
}
C 55250 51100 1 0 0 EMBEDDEDoutput-1.sym
[
P 55250 51200 55450 51200 1 0 0
{
T 55500 51150 5 6 0 0 0 0 1
pinseq=1
T 55500 51150 5 6 0 1 0 0 1
pinnumber=1
}
L 55450 51300 55450 51100 3 0 0 0 -1 -1
L 55450 51300 55950 51300 3 0 0 0 -1 -1
L 55950 51300 56050 51200 3 0 0 0 -1 -1
L 56050 51200 55950 51100 3 0 0 0 -1 -1
L 55950 51100 55450 51100 3 0 0 0 -1 -1
T 55350 51400 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 51400 5 10 0 0 0 0 1
device=OUTPUT
T 56100 51150 5 10 1 1 0 0 1
value=ADx_CONVSTB
T 55250 51100 5 10 0 1 180 0 1
net=ADx_CONVSTB:1
}
C 55250 50850 1 0 0 EMBEDDEDoutput-1.sym
[
P 55250 50950 55450 50950 1 0 0
{
T 55500 50900 5 6 0 0 0 0 1
pinseq=1
T 55500 50900 5 6 0 1 0 0 1
pinnumber=1
}
L 55450 51050 55450 50850 3 0 0 0 -1 -1
L 55450 51050 55950 51050 3 0 0 0 -1 -1
L 55950 51050 56050 50950 3 0 0 0 -1 -1
L 56050 50950 55950 50850 3 0 0 0 -1 -1
L 55950 50850 55450 50850 3 0 0 0 -1 -1
T 55350 51150 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 51150 5 10 0 0 0 0 1
device=OUTPUT
T 56100 50900 5 10 1 1 0 0 1
value=ADx_RESET
T 55250 50850 5 10 0 1 180 0 1
net=ADx_RESET:1
}
C 55250 50600 1 0 0 EMBEDDEDoutput-1.sym
[
P 55250 50700 55450 50700 1 0 0
{
T 55500 50650 5 6 0 0 0 0 1
pinseq=1
T 55500 50650 5 6 0 1 0 0 1
pinnumber=1
}
L 55450 50800 55450 50600 3 0 0 0 -1 -1
L 55450 50800 55950 50800 3 0 0 0 -1 -1
L 55950 50800 56050 50700 3 0 0 0 -1 -1
L 56050 50700 55950 50600 3 0 0 0 -1 -1
L 55950 50600 55450 50600 3 0 0 0 -1 -1
T 55350 50900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 50900 5 10 0 0 0 0 1
device=OUTPUT
T 56100 50650 5 10 1 1 0 0 1
value=ADx_SCLK
T 55250 50600 5 10 0 1 180 0 1
net=ADx_SCLK:1
}
C 55250 50350 1 0 0 EMBEDDEDoutput-1.sym
[
P 55250 50450 55450 50450 1 0 0
{
T 55500 50400 5 6 0 0 0 0 1
pinseq=1
T 55500 50400 5 6 0 1 0 0 1
pinnumber=1
}
L 55450 50550 55450 50350 3 0 0 0 -1 -1
L 55450 50550 55950 50550 3 0 0 0 -1 -1
L 55950 50550 56050 50450 3 0 0 0 -1 -1
L 56050 50450 55950 50350 3 0 0 0 -1 -1
L 55950 50350 55450 50350 3 0 0 0 -1 -1
T 55350 50650 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 50650 5 10 0 0 0 0 1
device=OUTPUT
T 56100 50400 5 10 1 1 0 0 1
value=AD2_\_CS\_
T 55250 50350 5 10 0 1 180 0 1
net=AD2_NCS:1
}
C 55250 50100 1 0 0 EMBEDDEDoutput-1.sym
[
P 55250 50200 55450 50200 1 0 0
{
T 55500 50150 5 6 0 0 0 0 1
pinseq=1
T 55500 50150 5 6 0 1 0 0 1
pinnumber=1
}
L 55450 50300 55450 50100 3 0 0 0 -1 -1
L 55450 50300 55950 50300 3 0 0 0 -1 -1
L 55950 50300 56050 50200 3 0 0 0 -1 -1
L 56050 50200 55950 50100 3 0 0 0 -1 -1
L 55950 50100 55450 50100 3 0 0 0 -1 -1
T 55350 50400 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 50400 5 10 0 0 0 0 1
device=OUTPUT
T 56100 50150 5 10 1 1 0 0 1
value=AD2_BUSY
T 55250 50100 5 10 0 1 180 0 1
net=AD2_BUSY:1
}
C 55250 49850 1 0 0 EMBEDDEDoutput-1.sym
[
P 55250 49950 55450 49950 1 0 0
{
T 55500 49900 5 6 0 0 0 0 1
pinseq=1
T 55500 49900 5 6 0 1 0 0 1
pinnumber=1
}
L 55450 50050 55450 49850 3 0 0 0 -1 -1
L 55450 50050 55950 50050 3 0 0 0 -1 -1
L 55950 50050 56050 49950 3 0 0 0 -1 -1
L 56050 49950 55950 49850 3 0 0 0 -1 -1
L 55950 49850 55450 49850 3 0 0 0 -1 -1
T 55350 50150 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 50150 5 10 0 0 0 0 1
device=OUTPUT
T 56100 49900 5 10 1 1 0 0 1
value=AD2_DOUTA
T 55250 49850 5 10 0 1 180 0 1
net=AD2_DOUTA:1
}
C 55250 49350 1 0 0 EMBEDDEDoutput-1.sym
[
P 55250 49450 55450 49450 1 0 0
{
T 55500 49400 5 6 0 0 0 0 1
pinseq=1
T 55500 49400 5 6 0 1 0 0 1
pinnumber=1
}
L 55450 49550 55450 49350 3 0 0 0 -1 -1
L 55450 49550 55950 49550 3 0 0 0 -1 -1
L 55950 49550 56050 49450 3 0 0 0 -1 -1
L 56050 49450 55950 49350 3 0 0 0 -1 -1
L 55950 49350 55450 49350 3 0 0 0 -1 -1
T 55350 49650 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 49650 5 10 0 0 0 0 1
device=OUTPUT
T 56100 49400 5 10 1 1 0 0 1
value=AD2_DOUTB
T 55250 49350 5 10 0 1 180 0 1
net=AD2_DOUTB:1
}
N 55250 51950 54050 51950 4
N 54050 51700 55250 51700 4
N 55250 51200 54050 51200 4
N 54050 50950 55250 50950 4
N 55250 50700 54050 50700 4
N 54050 50450 55250 50450 4
N 55250 50200 54050 50200 4
N 54050 49950 55250 49950 4
N 55250 49450 54050 49450 4
N 54050 47200 54650 47200 4
N 54650 44700 54650 51450 4
N 54050 51450 54650 51450 4
C 54750 51300 1 0 0 3.3V-plus-1.sym
N 54950 51300 54650 51300 4
C 55250 46100 1 0 0 EMBEDDEDoutput-1.sym
[
P 55250 46200 55450 46200 1 0 0
{
T 55500 46150 5 6 0 0 0 0 1
pinseq=1
T 55500 46150 5 6 0 1 0 0 1
pinnumber=1
}
L 55450 46300 55450 46100 3 0 0 0 -1 -1
L 55450 46300 55950 46300 3 0 0 0 -1 -1
L 55950 46300 56050 46200 3 0 0 0 -1 -1
L 56050 46200 55950 46100 3 0 0 0 -1 -1
L 55950 46100 55450 46100 3 0 0 0 -1 -1
T 55350 46400 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 46400 5 10 0 0 0 0 1
device=OUTPUT
T 56150 46150 5 10 1 1 0 0 1
value=AD1_DOUTB
T 55250 46100 5 10 0 1 180 0 1
net=AD1_DOUTB:1
}
C 55250 45850 1 0 0 EMBEDDEDoutput-1.sym
[
P 55250 45950 55450 45950 1 0 0
{
T 55500 45900 5 6 0 0 0 0 1
pinseq=1
T 55500 45900 5 6 0 1 0 0 1
pinnumber=1
}
L 55450 46050 55450 45850 3 0 0 0 -1 -1
L 55450 46050 55950 46050 3 0 0 0 -1 -1
L 55950 46050 56050 45950 3 0 0 0 -1 -1
L 56050 45950 55950 45850 3 0 0 0 -1 -1
L 55950 45850 55450 45850 3 0 0 0 -1 -1
T 55350 46150 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 46150 5 10 0 0 0 0 1
device=OUTPUT
T 56150 45900 5 10 1 1 0 0 1
value=DA_DIN
T 55250 45850 5 10 0 1 180 0 1
net=DA_DIN:1
}
C 55250 45600 1 0 0 EMBEDDEDoutput-1.sym
[
P 55250 45700 55450 45700 1 0 0
{
T 55500 45650 5 6 0 0 0 0 1
pinseq=1
T 55500 45650 5 6 0 1 0 0 1
pinnumber=1
}
L 55450 45800 55450 45600 3 0 0 0 -1 -1
L 55450 45800 55950 45800 3 0 0 0 -1 -1
L 55950 45800 56050 45700 3 0 0 0 -1 -1
L 56050 45700 55950 45600 3 0 0 0 -1 -1
L 55950 45600 55450 45600 3 0 0 0 -1 -1
T 55350 45900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 45900 5 10 0 0 0 0 1
device=OUTPUT
T 56150 45650 5 10 1 1 0 0 1
value=DA_SCLK
T 55250 45600 5 10 0 1 180 0 1
net=DA_SCLK:1
}
C 55250 45350 1 0 0 EMBEDDEDoutput-1.sym
[
P 55250 45450 55450 45450 1 0 0
{
T 55500 45400 5 6 0 0 0 0 1
pinseq=1
T 55500 45400 5 6 0 1 0 0 1
pinnumber=1
}
L 55450 45550 55450 45350 3 0 0 0 -1 -1
L 55450 45550 55950 45550 3 0 0 0 -1 -1
L 55950 45550 56050 45450 3 0 0 0 -1 -1
L 56050 45450 55950 45350 3 0 0 0 -1 -1
L 55950 45350 55450 45350 3 0 0 0 -1 -1
T 55350 45650 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 45650 5 10 0 0 0 0 1
device=OUTPUT
T 56150 45400 5 10 1 1 0 0 1
value=DA_\_LDAC\_
T 55250 45350 5 10 0 1 180 0 1
net=DA_NLDAC:1
}
C 55250 45100 1 0 0 EMBEDDEDoutput-1.sym
[
P 55250 45200 55450 45200 1 0 0
{
T 55500 45150 5 6 0 0 0 0 1
pinseq=1
T 55500 45150 5 6 0 1 0 0 1
pinnumber=1
}
L 55450 45300 55450 45100 3 0 0 0 -1 -1
L 55450 45300 55950 45300 3 0 0 0 -1 -1
L 55950 45300 56050 45200 3 0 0 0 -1 -1
L 56050 45200 55950 45100 3 0 0 0 -1 -1
L 55950 45100 55450 45100 3 0 0 0 -1 -1
T 55350 45400 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 45400 5 10 0 0 0 0 1
device=OUTPUT
T 56150 45150 5 10 1 1 0 0 1
value=DA_\_SYNC\_
T 55250 45100 5 10 0 1 180 0 1
net=DA_NSYNC:1
}
N 54050 46200 55250 46200 4
N 55250 45950 54050 45950 4
N 54050 45700 55250 45700 4
N 55250 45450 54050 45450 4
N 54050 45200 55250 45200 4
N 54050 44700 54650 44700 4
C 51400 42200 1 270 0 EMBEDDEDoutput-1.sym
[
T 51700 42100 5 10 0 0 270 0 1
device=OUTPUT
P 51500 42200 51500 42000 1 0 0
{
T 51450 41950 5 6 0 1 270 0 1
pinnumber=1
T 51450 41950 5 6 0 0 270 0 1
pinseq=1
}
L 51600 42000 51400 42000 3 0 0 0 -1 -1
L 51600 42000 51600 41500 3 0 0 0 -1 -1
L 51600 41500 51500 41400 3 0 0 0 -1 -1
L 51500 41400 51400 41500 3 0 0 0 -1 -1
L 51400 41500 51400 42000 3 0 0 0 -1 -1
]
{
T 51700 42100 5 10 0 0 270 0 1
device=OUTPUT
T 51400 41300 5 10 1 1 270 0 1
value=GPS_SDA
T 51400 42200 5 10 0 1 90 0 1
net=GPS_SDA:1
}
N 49750 42950 49750 42200 4
N 50250 42200 50250 42950 4
N 50500 42950 50500 42200 4
N 51500 42200 51500 42950 4
N 51750 42950 51750 42200 4
N 47750 42950 47750 42200 4
N 47500 42950 47500 42800 4
C 49150 42200 1 270 0 EMBEDDEDoutput-1.sym
[
P 49250 42200 49250 42000 1 0 0
{
T 49200 41950 5 6 0 0 270 0 1
pinseq=1
T 49200 41950 5 6 0 1 270 0 1
pinnumber=1
}
L 49350 42000 49150 42000 3 0 0 0 -1 -1
L 49350 42000 49350 41500 3 0 0 0 -1 -1
L 49350 41500 49250 41400 3 0 0 0 -1 -1
L 49250 41400 49150 41500 3 0 0 0 -1 -1
L 49150 41500 49150 42000 3 0 0 0 -1 -1
T 49450 42100 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 49450 42100 5 10 0 0 270 0 1
device=OUTPUT
T 49150 41300 5 10 1 1 270 0 1
value=JE0
T 49150 42200 5 10 0 1 90 0 1
net=JE0:1
}
C 45900 42200 1 270 0 EMBEDDEDoutput-1.sym
[
L 45900 41500 45900 42000 3 0 0 0 -1 -1
L 46000 41400 45900 41500 3 0 0 0 -1 -1
L 46100 41500 46000 41400 3 0 0 0 -1 -1
L 46100 42000 46100 41500 3 0 0 0 -1 -1
L 46100 42000 45900 42000 3 0 0 0 -1 -1
P 46000 42200 46000 42000 1 0 0
{
T 45950 41950 5 6 0 1 270 0 1
pinnumber=1
T 45950 41950 5 6 0 0 270 0 1
pinseq=1
}
T 46200 42100 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 46200 42100 5 10 0 0 270 0 1
device=OUTPUT
T 45900 41300 5 10 1 1 270 0 1
value=JE2
T 45900 42200 5 10 0 1 90 0 1
net=JE2:1
}
C 45150 41850 1 270 0 EMBEDDEDoutput-1.sym
[
L 45150 41150 45150 41650 3 0 0 0 -1 -1
L 45250 41050 45150 41150 3 0 0 0 -1 -1
L 45350 41150 45250 41050 3 0 0 0 -1 -1
L 45350 41650 45350 41150 3 0 0 0 -1 -1
L 45350 41650 45150 41650 3 0 0 0 -1 -1
P 45250 41850 45250 41650 1 0 0
{
T 45200 41600 5 6 0 1 270 0 1
pinnumber=1
T 45200 41600 5 6 0 0 270 0 1
pinseq=1
}
T 45450 41750 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 45450 41750 5 10 0 0 270 0 1
device=OUTPUT
T 45150 40950 5 10 1 1 270 0 1
value=JE3
T 45150 41850 5 10 0 1 90 0 1
net=JE3:1
}
C 46900 42200 1 270 0 EMBEDDEDoutput-1.sym
[
L 46900 41500 46900 42000 3 0 0 0 -1 -1
L 47000 41400 46900 41500 3 0 0 0 -1 -1
L 47100 41500 47000 41400 3 0 0 0 -1 -1
L 47100 42000 47100 41500 3 0 0 0 -1 -1
L 47100 42000 46900 42000 3 0 0 0 -1 -1
P 47000 42200 47000 42000 1 0 0
{
T 46950 41950 5 6 0 1 270 0 1
pinnumber=1
T 46950 41950 5 6 0 0 270 0 1
pinseq=1
}
T 47200 42100 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 47200 42100 5 10 0 0 270 0 1
device=OUTPUT
T 46900 41300 5 10 1 1 270 0 1
value=JE4
T 46900 42200 5 10 0 1 90 0 1
net=JE4:1
}
C 46150 42200 1 270 0 EMBEDDEDoutput-1.sym
[
L 46150 41500 46150 42000 3 0 0 0 -1 -1
L 46250 41400 46150 41500 3 0 0 0 -1 -1
L 46350 41500 46250 41400 3 0 0 0 -1 -1
L 46350 42000 46350 41500 3 0 0 0 -1 -1
L 46350 42000 46150 42000 3 0 0 0 -1 -1
P 46250 42200 46250 42000 1 0 0
{
T 46200 41950 5 6 0 1 270 0 1
pinnumber=1
T 46200 41950 5 6 0 0 270 0 1
pinseq=1
}
T 46450 42100 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 46450 42100 5 10 0 0 270 0 1
device=OUTPUT
T 46150 41300 5 10 1 1 270 0 1
value=JE5
T 46150 42200 5 10 0 1 90 0 1
net=JE5:1
}
C 45650 42200 1 270 0 EMBEDDEDoutput-1.sym
[
L 45650 41500 45650 42000 3 0 0 0 -1 -1
L 45750 41400 45650 41500 3 0 0 0 -1 -1
L 45850 41500 45750 41400 3 0 0 0 -1 -1
L 45850 42000 45850 41500 3 0 0 0 -1 -1
L 45850 42000 45650 42000 3 0 0 0 -1 -1
P 45750 42200 45750 42000 1 0 0
{
T 45700 41950 5 6 0 1 270 0 1
pinnumber=1
T 45700 41950 5 6 0 0 270 0 1
pinseq=1
}
T 45950 42100 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 45950 42100 5 10 0 0 270 0 1
device=OUTPUT
T 45650 41300 5 10 1 1 270 0 1
value=JE6
T 45650 42200 5 10 0 1 90 0 1
net=JE6:1
}
C 44900 41850 1 270 0 EMBEDDEDoutput-1.sym
[
L 44900 41150 44900 41650 3 0 0 0 -1 -1
L 45000 41050 44900 41150 3 0 0 0 -1 -1
L 45100 41150 45000 41050 3 0 0 0 -1 -1
L 45100 41650 45100 41150 3 0 0 0 -1 -1
L 45100 41650 44900 41650 3 0 0 0 -1 -1
P 45000 41850 45000 41650 1 0 0
{
T 44950 41600 5 6 0 1 270 0 1
pinnumber=1
T 44950 41600 5 6 0 0 270 0 1
pinseq=1
}
T 45200 41750 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 45200 41750 5 10 0 0 270 0 1
device=OUTPUT
T 44900 40950 5 10 1 1 270 0 1
value=JE7
T 44900 41850 5 10 0 1 90 0 1
net=JE7:1
}
N 45000 42950 45000 41850 4
N 45250 42950 45250 41850 4
N 45750 42200 45750 42950 4
N 46000 42950 46000 42200 4
N 46250 42200 46250 42950 4
N 46500 42950 46500 42200 4
N 44200 54650 43900 54650 4
C 43250 53700 1 0 0 gnd-1.sym
N 49500 42200 49500 42950 4
N 49250 42200 49250 42950 4
C 51150 42200 1 270 0 EMBEDDEDoutput-1.sym
[
P 51250 42200 51250 42000 1 0 0
{
T 51200 41950 5 6 0 1 270 0 1
pinnumber=1
T 51200 41950 5 6 0 0 270 0 1
pinseq=1
}
L 51350 42000 51150 42000 3 0 0 0 -1 -1
L 51350 42000 51350 41500 3 0 0 0 -1 -1
L 51350 41500 51250 41400 3 0 0 0 -1 -1
L 51250 41400 51150 41500 3 0 0 0 -1 -1
L 51150 41500 51150 42000 3 0 0 0 -1 -1
T 51450 42100 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 51450 42100 5 10 0 0 270 0 1
device=OUTPUT
T 51150 41300 5 10 1 1 270 0 1
value=MCSPI1_SIMO
T 51150 42200 5 10 0 1 90 0 1
net=MCSPI1_SIMO:1
}
C 50900 42200 1 270 0 EMBEDDEDoutput-1.sym
[
P 51000 42200 51000 42000 1 0 0
{
T 50950 41950 5 6 0 1 270 0 1
pinnumber=1
T 50950 41950 5 6 0 0 270 0 1
pinseq=1
}
L 51100 42000 50900 42000 3 0 0 0 -1 -1
L 51100 42000 51100 41500 3 0 0 0 -1 -1
L 51100 41500 51000 41400 3 0 0 0 -1 -1
L 51000 41400 50900 41500 3 0 0 0 -1 -1
L 50900 41500 50900 42000 3 0 0 0 -1 -1
T 51200 42100 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 51200 42100 5 10 0 0 270 0 1
device=OUTPUT
T 50900 41300 5 10 1 1 270 0 1
value=MCSPI1_CS0
T 50900 42200 5 10 0 1 90 0 1
net=MCSPI1_CS0:1
}
C 46650 42200 1 270 0 EMBEDDEDoutput-1.sym
[
P 46750 42200 46750 42000 1 0 0
{
T 46700 41950 5 6 0 1 270 0 1
pinnumber=1
T 46700 41950 5 6 0 0 270 0 1
pinseq=1
}
L 46850 42000 46650 42000 3 0 0 0 -1 -1
L 46850 42000 46850 41500 3 0 0 0 -1 -1
L 46850 41500 46750 41400 3 0 0 0 -1 -1
L 46750 41400 46650 41500 3 0 0 0 -1 -1
L 46650 41500 46650 42000 3 0 0 0 -1 -1
T 46950 42100 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 46950 42100 5 10 0 0 270 0 1
device=OUTPUT
T 46650 41300 5 10 1 1 270 0 1
value=MCSPI1_SOMI
T 46650 42200 5 10 0 1 90 0 1
net=MCSPI1_SOMI:1
}
C 52400 41900 1 270 0 EMBEDDEDoutput-1.sym
[
P 52500 41900 52500 41700 1 0 0
{
T 52450 41650 5 6 0 1 270 0 1
pinnumber=1
T 52450 41650 5 6 0 0 270 0 1
pinseq=1
}
L 52600 41700 52400 41700 3 0 0 0 -1 -1
L 52600 41700 52600 41200 3 0 0 0 -1 -1
L 52600 41200 52500 41100 3 0 0 0 -1 -1
L 52500 41100 52400 41200 3 0 0 0 -1 -1
L 52400 41200 52400 41700 3 0 0 0 -1 -1
T 52700 41800 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 52700 41800 5 10 0 0 270 0 1
device=OUTPUT
T 52400 41000 5 10 1 1 270 0 1
value=MCSPI1_CLK
T 52400 41900 5 10 0 1 90 0 1
net=MCSPI1_CLK:1
}
C 44400 41850 1 270 0 EMBEDDEDoutput-1.sym
[
L 44400 41150 44400 41650 3 0 0 0 -1 -1
L 44500 41050 44400 41150 3 0 0 0 -1 -1
L 44600 41150 44500 41050 3 0 0 0 -1 -1
L 44600 41650 44600 41150 3 0 0 0 -1 -1
L 44600 41650 44400 41650 3 0 0 0 -1 -1
P 44500 41850 44500 41650 1 0 0
{
T 44450 41600 5 6 0 0 270 0 1
pinseq=1
T 44450 41600 5 6 0 1 270 0 1
pinnumber=1
}
T 44700 41750 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 44700 41750 5 10 0 0 270 0 1
device=OUTPUT
T 44400 40950 5 10 1 1 270 0 1
value=MCSPI1_CS1
T 44400 41850 5 10 0 1 90 0 1
net=MCSPI1_CS1:1
}
C 42250 48650 1 0 1 EMBEDDEDoutput-1.sym
[
L 41550 48650 42050 48650 3 0 0 0 -1 -1
L 41450 48750 41550 48650 3 0 0 0 -1 -1
L 41550 48850 41450 48750 3 0 0 0 -1 -1
L 42050 48850 41550 48850 3 0 0 0 -1 -1
L 42050 48850 42050 48650 3 0 0 0 -1 -1
P 42250 48750 42050 48750 1 0 0
{
T 42000 48700 5 6 0 1 0 6 1
pinnumber=1
T 42000 48700 5 6 0 0 0 6 1
pinseq=1
}
T 42150 48950 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 48950 5 10 0 0 0 6 1
device=OUTPUT
T 41350 48650 5 10 1 1 0 6 1
value=GPMC_AD13
T 42250 48650 5 10 0 1 180 6 1
net=GPMC_AD13:1
}
C 47650 42200 1 270 0 EMBEDDEDoutput-1.sym
[
P 47750 42200 47750 42000 1 0 0
{
T 47700 41950 5 6 0 1 270 0 1
pinnumber=1
T 47700 41950 5 6 0 0 270 0 1
pinseq=1
}
L 47850 42000 47650 42000 3 0 0 0 -1 -1
L 47850 42000 47850 41500 3 0 0 0 -1 -1
L 47850 41500 47750 41400 3 0 0 0 -1 -1
L 47750 41400 47650 41500 3 0 0 0 -1 -1
L 47650 41500 47650 42000 3 0 0 0 -1 -1
T 47950 42100 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 47950 42100 5 10 0 0 270 0 1
device=OUTPUT
T 47650 41300 5 10 1 1 270 0 1
value=FPGA_CLK
T 47650 42200 5 10 0 1 90 0 1
net=FPGA_CLK:1
}
C 52650 41900 1 270 0 EMBEDDEDoutput-1.sym
[
P 52750 41900 52750 41700 1 0 0
{
T 52700 41650 5 6 0 1 270 0 1
pinnumber=1
T 52700 41650 5 6 0 0 270 0 1
pinseq=1
}
L 52850 41700 52650 41700 3 0 0 0 -1 -1
L 52850 41700 52850 41200 3 0 0 0 -1 -1
L 52850 41200 52750 41100 3 0 0 0 -1 -1
L 52750 41100 52650 41200 3 0 0 0 -1 -1
L 52650 41200 52650 41700 3 0 0 0 -1 -1
T 52950 41800 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 52950 41800 5 10 0 0 270 0 1
device=OUTPUT
T 52650 41000 5 10 1 1 270 0 1
value=FPGA_DONE
T 52650 41900 5 10 0 1 90 0 1
net=FPGA_DONE:1
}
C 44150 41850 1 270 0 EMBEDDEDoutput-1.sym
[
L 44150 41150 44150 41650 3 0 0 0 -1 -1
L 44250 41050 44150 41150 3 0 0 0 -1 -1
L 44350 41150 44250 41050 3 0 0 0 -1 -1
L 44350 41650 44350 41150 3 0 0 0 -1 -1
L 44350 41650 44150 41650 3 0 0 0 -1 -1
P 44250 41850 44250 41650 1 0 0
{
T 44200 41600 5 6 0 1 270 0 1
pinnumber=1
T 44200 41600 5 6 0 0 270 0 1
pinseq=1
}
T 44450 41750 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 44450 41750 5 10 0 0 270 0 1
device=OUTPUT
T 44150 40950 5 10 1 1 270 0 1
value=FPGA_PROG
T 44150 41850 5 10 0 1 90 0 1
net=FPGA_PROG:1
}
C 55250 43850 1 0 0 EMBEDDEDoutput-1.sym
[
L 55950 43850 55450 43850 3 0 0 0 -1 -1
L 56050 43950 55950 43850 3 0 0 0 -1 -1
L 55950 44050 56050 43950 3 0 0 0 -1 -1
L 55450 44050 55950 44050 3 0 0 0 -1 -1
L 55450 44050 55450 43850 3 0 0 0 -1 -1
P 55250 43950 55450 43950 1 0 0
{
T 55500 43900 5 6 0 0 0 0 1
pinseq=1
T 55500 43900 5 6 0 1 0 0 1
pinnumber=1
}
T 55350 44150 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 44150 5 10 0 0 0 0 1
device=OUTPUT
T 56150 43850 5 10 1 1 0 0 1
value=FPGA_SUSPEND
T 55250 43850 5 10 0 1 180 0 1
net=FPGA_SUSPEND:1
}
C 55250 44350 1 0 0 EMBEDDEDoutput-1.sym
[
L 55950 44350 55450 44350 3 0 0 0 -1 -1
L 56050 44450 55950 44350 3 0 0 0 -1 -1
L 55950 44550 56050 44450 3 0 0 0 -1 -1
L 55450 44550 55950 44550 3 0 0 0 -1 -1
L 55450 44550 55450 44350 3 0 0 0 -1 -1
P 55250 44450 55450 44450 1 0 0
{
T 55500 44400 5 6 0 0 0 0 1
pinseq=1
T 55500 44400 5 6 0 1 0 0 1
pinnumber=1
}
T 55350 44650 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 55350 44650 5 10 0 0 0 0 1
device=OUTPUT
T 56150 44350 5 10 1 1 0 0 1
value=FPGA_AWAKE
T 55250 44350 5 10 0 1 180 0 1
net=FPGA_AWAKE:1
}
C 44650 41850 1 270 0 EMBEDDEDoutput-1.sym
[
L 44650 41150 44650 41650 3 0 0 0 -1 -1
L 44750 41050 44650 41150 3 0 0 0 -1 -1
L 44850 41150 44750 41050 3 0 0 0 -1 -1
L 44850 41650 44850 41150 3 0 0 0 -1 -1
L 44850 41650 44650 41650 3 0 0 0 -1 -1
P 44750 41850 44750 41650 1 0 0
{
T 44700 41600 5 6 0 0 270 0 1
pinseq=1
T 44700 41600 5 6 0 1 270 0 1
pinnumber=1
}
T 44950 41750 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 44950 41750 5 10 0 0 270 0 1
device=OUTPUT
T 44650 40950 5 10 1 1 270 0 1
value=FPGA_INIT
T 44650 41850 5 10 0 1 90 0 1
net=FPGA_INIT:1
}
N 43250 42050 43100 42050 4
N 43100 41950 43100 42350 4
N 43250 41950 43100 41950 4
N 55100 43650 55100 43950 4
C 56000 52950 1 0 0 2.5V-plus-1.sym
C 51950 41150 1 270 0 capacitor-1.sym
{
T 52650 40950 5 10 0 0 270 0 1
device=CAPACITOR
T 51500 40000 5 10 1 1 0 0 1
refdes=C301
T 52850 40950 5 10 0 0 270 0 1
symversion=0.1
T 51500 39800 5 10 1 1 0 0 1
value=0.1 uF
T 51950 41150 5 10 0 0 270 0 1
footprint=0603.fp
T 51950 41150 5 10 0 1 0 0 1
model=TDK C1608X7R1C104K
}
C 52050 39950 1 0 0 gnd-1.sym
C 46400 42200 1 270 0 EMBEDDEDoutput-1.sym
[
T 46700 42100 5 10 0 0 270 0 1
device=OUTPUT
L 46400 41500 46400 42000 3 0 0 0 -1 -1
L 46500 41400 46400 41500 3 0 0 0 -1 -1
L 46600 41500 46500 41400 3 0 0 0 -1 -1
L 46600 42000 46600 41500 3 0 0 0 -1 -1
L 46600 42000 46400 42000 3 0 0 0 -1 -1
P 46500 42200 46500 42000 1 0 0
{
T 46450 41950 5 6 0 0 270 0 1
pinseq=1
T 46450 41950 5 6 0 1 270 0 1
pinnumber=1
}
]
{
T 46700 42100 5 10 0 0 270 0 1
device=OUTPUT
T 46400 41300 5 10 1 1 270 0 1
value=JE1
T 46400 42200 5 10 0 1 90 0 1
net=JE1:1
}
N 47000 42200 47000 42950 4
N 49000 42950 49000 42200 4
C 48900 42200 1 270 0 EMBEDDEDoutput-1.sym
[
T 49200 42100 5 10 0 0 270 0 1
device=OUTPUT
L 48900 41500 48900 42000 3 0 0 0 -1 -1
L 49000 41400 48900 41500 3 0 0 0 -1 -1
L 49100 41500 49000 41400 3 0 0 0 -1 -1
L 49100 42000 49100 41500 3 0 0 0 -1 -1
L 49100 42000 48900 42000 3 0 0 0 -1 -1
P 49000 42200 49000 42000 1 0 0
{
T 48950 41950 5 6 0 1 270 0 1
pinnumber=1
T 48950 41950 5 6 0 0 270 0 1
pinseq=1
}
]
{
T 49200 42100 5 10 0 0 270 0 1
device=OUTPUT
T 48900 41300 5 10 1 1 270 0 1
value=FPGA_OCXO
T 48900 42200 5 10 0 1 90 0 1
net=FPGA_OCXO:1
}
N 48750 42950 48750 42800 4
N 43150 52750 42250 52750 4
N 54900 45350 54350 45350 4
C 55900 54550 1 0 0 rpack4.sym
{
T 55995 57650 5 10 0 0 0 0 1
device=rpack4
T 55995 57450 5 10 0 0 0 0 1
footprint=CTS_742C_08
T 56145 55300 5 10 1 1 0 0 1
refdes=RP301
T 56150 55100 5 10 1 1 0 0 1
value=100
T 55900 54550 5 10 0 1 0 0 1
model=CTS 742C083101JPTR
}
N 56000 54950 55850 54950 4
N 55850 54950 55850 55050 4
N 56000 54750 55850 54750 4
N 55850 54750 55850 54650 4
N 56700 54950 57150 54950 4
N 56700 54850 56900 54850 4
N 56700 54750 56800 54750 4
N 56800 54750 56800 53750 4
N 57150 53750 56800 53750 4
N 57150 54550 56900 54550 4
N 56900 54550 56900 54850 4
N 52150 42050 52500 42050 4
N 52750 42050 53150 42050 4
N 53150 41350 53150 42050 4
N 53300 41850 53150 41850 4
C 43150 41850 1 0 0 rpack2.sym
{
T 43245 44950 5 10 0 0 0 0 1
device=rpack2
T 43245 44750 5 10 0 0 0 0 1
footprint=CTS_742C_04
T 43270 42150 5 10 1 1 0 0 1
refdes=RP302
T 43450 41700 5 10 1 1 0 0 1
value=4.7k
T 43150 41850 5 10 0 1 0 0 1
model=CTS 742C043472JPTR
}
N 46700 53850 46700 54650 4
C 43000 54550 1 0 0 resistor-1.sym
{
T 43300 54950 5 10 0 0 0 0 1
device=RESISTOR
T 43550 55100 5 10 1 1 180 0 1
refdes=R303
T 43100 54800 5 10 1 1 0 0 1
value=1k
T 43000 54550 5 10 0 1 270 0 1
footprint=0805.fp
}
C 55000 44450 1 90 0 resistor-1.sym
{
T 54600 44750 5 10 0 0 90 0 1
device=RESISTOR
T 55500 44950 5 10 1 1 180 0 1
refdes=R304
T 55050 44600 5 10 1 1 0 0 1
value=10k
T 55000 44450 5 10 0 1 0 0 1
footprint=0805.fp
}
C 55100 43750 1 180 0 resistor-1.sym
{
T 54800 43350 5 10 0 0 180 0 1
device=RESISTOR
T 55100 43400 5 10 1 1 180 0 1
refdes=R305
T 54650 43050 5 10 1 1 0 0 1
value=10k
T 55100 43750 5 10 0 1 0 0 1
footprint=0805.fp
}
C 52250 41150 1 90 0 resistor-1.sym
{
T 51850 41450 5 10 0 0 90 0 1
device=RESISTOR
T 52300 42250 5 10 1 1 180 0 1
refdes=R307
T 51850 41900 5 10 1 1 0 0 1
value=150
T 52250 41150 5 10 0 1 0 0 1
footprint=0603.fp
}
C 57150 52750 1 0 0 header6.sym
{
T 57150 54750 5 10 0 1 0 0 1
device=HEADER6
T 57450 55250 5 10 1 1 0 0 1
refdes=J301
T 57150 52750 5 10 0 1 0 0 1
footprint=JUMPER6.fp
T 57150 52750 5 10 0 1 0 0 1
comment=optional (JTAG)
}
N 44450 53850 44450 54950 4
N 43950 41950 44750 41950 4
N 43950 42050 44250 42050 4
C 42250 52650 1 0 1 EMBEDDEDoutput-1.sym
[
L 41550 52650 42050 52650 3 0 0 0 -1 -1
L 41450 52750 41550 52650 3 0 0 0 -1 -1
L 41550 52850 41450 52750 3 0 0 0 -1 -1
L 42050 52850 41550 52850 3 0 0 0 -1 -1
L 42050 52850 42050 52650 3 0 0 0 -1 -1
P 42250 52750 42050 52750 1 0 0
{
T 42000 52700 5 6 0 1 0 6 1
pinnumber=1
T 42000 52700 5 6 0 0 0 6 1
pinseq=1
}
T 42150 52950 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 52950 5 10 0 0 0 6 1
device=OUTPUT
T 41350 52650 5 10 1 1 0 6 1
value=GPMC_AD4
T 42250 52650 5 10 0 1 180 6 1
net=GPMC_AD4:1
}
C 42250 52400 1 0 1 EMBEDDEDoutput-1.sym
[
L 41550 52400 42050 52400 3 0 0 0 -1 -1
L 41450 52500 41550 52400 3 0 0 0 -1 -1
L 41550 52600 41450 52500 3 0 0 0 -1 -1
L 42050 52600 41550 52600 3 0 0 0 -1 -1
L 42050 52600 42050 52400 3 0 0 0 -1 -1
P 42250 52500 42050 52500 1 0 0
{
T 42000 52450 5 6 0 1 0 6 1
pinnumber=1
T 42000 52450 5 6 0 0 0 6 1
pinseq=1
}
T 42150 52700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 52700 5 10 0 0 0 6 1
device=OUTPUT
T 41350 52400 5 10 1 1 0 6 1
value=GPMC_AD3
T 42250 52400 5 10 0 1 180 6 1
net=GPMC_AD3:1
}
C 42250 51650 1 0 1 EMBEDDEDoutput-1.sym
[
P 42250 51750 42050 51750 1 0 0
{
T 42000 51700 5 6 0 0 0 6 1
pinseq=1
T 42000 51700 5 6 0 1 0 6 1
pinnumber=1
}
L 42050 51850 42050 51650 3 0 0 0 -1 -1
L 42050 51850 41550 51850 3 0 0 0 -1 -1
L 41550 51850 41450 51750 3 0 0 0 -1 -1
L 41450 51750 41550 51650 3 0 0 0 -1 -1
L 41550 51650 42050 51650 3 0 0 0 -1 -1
T 42150 51950 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 51950 5 10 0 0 0 6 1
device=OUTPUT
T 41350 51650 5 10 1 1 0 6 1
value=GPMC_AD2
T 42250 51650 5 10 0 1 180 6 1
net=GPMC_AD2:1
}
C 42250 51400 1 0 1 EMBEDDEDoutput-1.sym
[
P 42250 51500 42050 51500 1 0 0
{
T 42000 51450 5 6 0 0 0 6 1
pinseq=1
T 42000 51450 5 6 0 1 0 6 1
pinnumber=1
}
L 42050 51600 42050 51400 3 0 0 0 -1 -1
L 42050 51600 41550 51600 3 0 0 0 -1 -1
L 41550 51600 41450 51500 3 0 0 0 -1 -1
L 41450 51500 41550 51400 3 0 0 0 -1 -1
L 41550 51400 42050 51400 3 0 0 0 -1 -1
T 42150 51700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 51700 5 10 0 0 0 6 1
device=OUTPUT
T 41350 51400 5 10 1 1 0 6 1
value=GPMC_AD1
T 42250 51400 5 10 0 1 180 6 1
net=GPMC_AD1:1
}
C 42250 51150 1 0 1 EMBEDDEDoutput-1.sym
[
P 42250 51250 42050 51250 1 0 0
{
T 42000 51200 5 6 0 1 0 6 1
pinnumber=1
T 42000 51200 5 6 0 0 0 6 1
pinseq=1
}
L 42050 51350 42050 51150 3 0 0 0 -1 -1
L 42050 51350 41550 51350 3 0 0 0 -1 -1
L 41550 51350 41450 51250 3 0 0 0 -1 -1
L 41450 51250 41550 51150 3 0 0 0 -1 -1
L 41550 51150 42050 51150 3 0 0 0 -1 -1
T 42150 51450 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 51450 5 10 0 0 0 6 1
device=OUTPUT
T 41350 51150 5 10 1 1 0 6 1
value=GPMC_AD0
T 42250 51150 5 10 0 1 180 6 1
net=GPMC_AD0:1
}
C 42250 50900 1 0 1 EMBEDDEDoutput-1.sym
[
L 41550 50900 42050 50900 3 0 0 0 -1 -1
L 41450 51000 41550 50900 3 0 0 0 -1 -1
L 41550 51100 41450 51000 3 0 0 0 -1 -1
L 42050 51100 41550 51100 3 0 0 0 -1 -1
L 42050 51100 42050 50900 3 0 0 0 -1 -1
P 42250 51000 42050 51000 1 0 0
{
T 42000 50950 5 6 0 1 0 6 1
pinnumber=1
T 42000 50950 5 6 0 0 0 6 1
pinseq=1
}
T 42150 51200 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 51200 5 10 0 0 0 6 1
device=OUTPUT
T 41350 50900 5 10 1 1 0 6 1
value=GPMC_\_WE\_
T 42250 50900 5 10 0 1 180 6 1
net=GPMC_NWE:1
}
C 42250 50650 1 0 1 EMBEDDEDoutput-1.sym
[
L 41550 50650 42050 50650 3 0 0 0 -1 -1
L 41450 50750 41550 50650 3 0 0 0 -1 -1
L 41550 50850 41450 50750 3 0 0 0 -1 -1
L 42050 50850 41550 50850 3 0 0 0 -1 -1
L 42050 50850 42050 50650 3 0 0 0 -1 -1
P 42250 50750 42050 50750 1 0 0
{
T 42000 50700 5 6 0 1 0 6 1
pinnumber=1
T 42000 50700 5 6 0 0 0 6 1
pinseq=1
}
T 42150 50950 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 50950 5 10 0 0 0 6 1
device=OUTPUT
T 41350 50650 5 10 1 1 0 6 1
value=GPMC_\_OE\_
T 42250 50650 5 10 0 1 180 6 1
net=GPMC_NOE:1
}
C 42250 50400 1 0 1 EMBEDDEDoutput-1.sym
[
L 41550 50400 42050 50400 3 0 0 0 -1 -1
L 41450 50500 41550 50400 3 0 0 0 -1 -1
L 41550 50600 41450 50500 3 0 0 0 -1 -1
L 42050 50600 41550 50600 3 0 0 0 -1 -1
L 42050 50600 42050 50400 3 0 0 0 -1 -1
P 42250 50500 42050 50500 1 0 0
{
T 42000 50450 5 6 0 0 0 6 1
pinseq=1
T 42000 50450 5 6 0 1 0 6 1
pinnumber=1
}
T 42150 50700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 50700 5 10 0 0 0 6 1
device=OUTPUT
T 41350 50400 5 10 1 1 0 6 1
value=GPMC_AD15
T 42250 50400 5 10 0 1 180 6 1
net=GPMC_AD15:1
}
C 42250 50150 1 0 1 EMBEDDEDoutput-1.sym
[
L 41550 50150 42050 50150 3 0 0 0 -1 -1
L 41450 50250 41550 50150 3 0 0 0 -1 -1
L 41550 50350 41450 50250 3 0 0 0 -1 -1
L 42050 50350 41550 50350 3 0 0 0 -1 -1
L 42050 50350 42050 50150 3 0 0 0 -1 -1
P 42250 50250 42050 50250 1 0 0
{
T 42000 50200 5 6 0 1 0 6 1
pinnumber=1
T 42000 50200 5 6 0 0 0 6 1
pinseq=1
}
T 42150 50450 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 50450 5 10 0 0 0 6 1
device=OUTPUT
T 41350 50150 5 10 1 1 0 6 1
value=GPMC_AD5
T 42250 50150 5 10 0 1 180 6 1
net=GPMC_AD5:1
}
C 42250 49900 1 0 1 EMBEDDEDoutput-1.sym
[
L 41550 49900 42050 49900 3 0 0 0 -1 -1
L 41450 50000 41550 49900 3 0 0 0 -1 -1
L 41550 50100 41450 50000 3 0 0 0 -1 -1
L 42050 50100 41550 50100 3 0 0 0 -1 -1
L 42050 50100 42050 49900 3 0 0 0 -1 -1
P 42250 50000 42050 50000 1 0 0
{
T 42000 49950 5 6 0 1 0 6 1
pinnumber=1
T 42000 49950 5 6 0 0 0 6 1
pinseq=1
}
T 42150 50200 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 50200 5 10 0 0 0 6 1
device=OUTPUT
T 41350 49900 5 10 1 1 0 6 1
value=GPMC_AD6
T 42250 49900 5 10 0 1 180 6 1
net=GPMC_AD6:1
}
C 42250 49400 1 0 1 EMBEDDEDoutput-1.sym
[
L 41550 49400 42050 49400 3 0 0 0 -1 -1
L 41450 49500 41550 49400 3 0 0 0 -1 -1
L 41550 49600 41450 49500 3 0 0 0 -1 -1
L 42050 49600 41550 49600 3 0 0 0 -1 -1
L 42050 49600 42050 49400 3 0 0 0 -1 -1
P 42250 49500 42050 49500 1 0 0
{
T 42000 49450 5 6 0 0 0 6 1
pinseq=1
T 42000 49450 5 6 0 1 0 6 1
pinnumber=1
}
T 42150 49700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 49700 5 10 0 0 0 6 1
device=OUTPUT
T 41350 49450 5 10 1 1 0 6 1
value=GPMC_AD7
T 42250 49400 5 10 0 1 180 6 1
net=GPMC_AD7:1
}
C 42250 49350 1 180 0 EMBEDDEDoutput-1.sym
[
L 41550 49350 42050 49350 3 0 0 0 -1 -1
L 41450 49250 41550 49350 3 0 0 0 -1 -1
L 41550 49150 41450 49250 3 0 0 0 -1 -1
L 42050 49150 41550 49150 3 0 0 0 -1 -1
L 42050 49150 42050 49350 3 0 0 0 -1 -1
P 42250 49250 42050 49250 1 0 0
{
T 42000 49300 5 6 0 1 180 0 1
pinnumber=1
T 42000 49300 5 6 0 0 180 0 1
pinseq=1
}
T 42150 49050 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 42150 49050 5 10 0 0 180 0 1
device=OUTPUT
T 41350 49350 5 10 1 1 180 0 1
value=GPIO_140
T 42250 49350 5 10 0 1 0 0 1
net=GPIO_140:1
}
C 42250 48900 1 0 1 EMBEDDEDoutput-1.sym
[
L 41550 48900 42050 48900 3 0 0 0 -1 -1
L 41450 49000 41550 48900 3 0 0 0 -1 -1
L 41550 49100 41450 49000 3 0 0 0 -1 -1
L 42050 49100 41550 49100 3 0 0 0 -1 -1
L 42050 49100 42050 48900 3 0 0 0 -1 -1
P 42250 49000 42050 49000 1 0 0
{
T 42000 48950 5 6 0 0 0 6 1
pinseq=1
T 42000 48950 5 6 0 1 0 6 1
pinnumber=1
}
T 42150 49200 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 49200 5 10 0 0 0 6 1
device=OUTPUT
T 41350 48950 5 10 1 1 0 6 1
value=GPMC_AD14
T 42250 48900 5 10 0 1 180 6 1
net=GPMC_AD14:1
}
C 42250 47650 1 0 1 EMBEDDEDoutput-1.sym
[
L 41550 47650 42050 47650 3 0 0 0 -1 -1
L 41450 47750 41550 47650 3 0 0 0 -1 -1
L 41550 47850 41450 47750 3 0 0 0 -1 -1
L 42050 47850 41550 47850 3 0 0 0 -1 -1
L 42050 47850 42050 47650 3 0 0 0 -1 -1
P 42250 47750 42050 47750 1 0 0
{
T 42000 47700 5 6 0 0 0 6 1
pinseq=1
T 42000 47700 5 6 0 1 0 6 1
pinnumber=1
}
T 42150 47950 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 47950 5 10 0 0 0 6 1
device=OUTPUT
T 41350 47650 5 10 1 1 0 6 1
value=GPMC_\_CS1\_
T 42250 47650 5 10 0 1 180 6 1
net=GPMC_NCS1:1
}
C 42250 47400 1 0 1 EMBEDDEDoutput-1.sym
[
L 41550 47400 42050 47400 3 0 0 0 -1 -1
L 41450 47500 41550 47400 3 0 0 0 -1 -1
L 41550 47600 41450 47500 3 0 0 0 -1 -1
L 42050 47600 41550 47600 3 0 0 0 -1 -1
L 42050 47600 42050 47400 3 0 0 0 -1 -1
P 42250 47500 42050 47500 1 0 0
{
T 42000 47450 5 6 0 0 0 6 1
pinseq=1
T 42000 47450 5 6 0 1 0 6 1
pinnumber=1
}
T 42150 47700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 47700 5 10 0 0 0 6 1
device=OUTPUT
T 41350 47400 5 10 1 1 0 6 1
value=GPMC_\_CS0\_
T 42250 47400 5 10 0 1 180 6 1
net=GPMC_NCS0:1
}
C 42250 47150 1 0 1 EMBEDDEDoutput-1.sym
[
L 41550 47150 42050 47150 3 0 0 0 -1 -1
L 41450 47250 41550 47150 3 0 0 0 -1 -1
L 41550 47350 41450 47250 3 0 0 0 -1 -1
L 42050 47350 41550 47350 3 0 0 0 -1 -1
L 42050 47350 42050 47150 3 0 0 0 -1 -1
P 42250 47250 42050 47250 1 0 0
{
T 42000 47200 5 6 0 0 0 6 1
pinseq=1
T 42000 47200 5 6 0 1 0 6 1
pinnumber=1
}
T 42150 47450 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 47450 5 10 0 0 0 6 1
device=OUTPUT
T 41350 47150 5 10 1 1 0 6 1
value=GPMC_ALE
T 42250 47150 5 10 0 1 180 6 1
net=GPMC_ALE:1
}
C 42250 46900 1 0 1 EMBEDDEDoutput-1.sym
[
P 42250 47000 42050 47000 1 0 0
{
T 42000 46950 5 6 0 0 0 6 1
pinseq=1
T 42000 46950 5 6 0 1 0 6 1
pinnumber=1
}
L 42050 47100 42050 46900 3 0 0 0 -1 -1
L 42050 47100 41550 47100 3 0 0 0 -1 -1
L 41550 47100 41450 47000 3 0 0 0 -1 -1
L 41450 47000 41550 46900 3 0 0 0 -1 -1
L 41550 46900 42050 46900 3 0 0 0 -1 -1
T 42150 47200 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 47200 5 10 0 0 0 6 1
device=OUTPUT
T 41350 46900 5 10 1 1 0 6 1
value=GPMC_\_BE0\_
T 42250 46900 5 10 0 1 180 6 1
net=GPMC_NBE0:1
}
C 42250 46400 1 0 1 EMBEDDEDoutput-1.sym
[
L 41550 46400 42050 46400 3 0 0 0 -1 -1
L 41450 46500 41550 46400 3 0 0 0 -1 -1
L 41550 46600 41450 46500 3 0 0 0 -1 -1
L 42050 46600 41550 46600 3 0 0 0 -1 -1
L 42050 46600 42050 46400 3 0 0 0 -1 -1
P 42250 46500 42050 46500 1 0 0
{
T 42000 46450 5 6 0 0 0 6 1
pinseq=1
T 42000 46450 5 6 0 1 0 6 1
pinnumber=1
}
T 42150 46700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 46700 5 10 0 0 0 6 1
device=OUTPUT
T 41350 46400 5 10 1 1 0 6 1
value=GPMC_CLK
T 42250 46400 5 10 0 1 180 6 1
net=GPMC_CLK:1
}
C 42250 46150 1 0 1 EMBEDDEDoutput-1.sym
[
L 41550 46150 42050 46150 3 0 0 0 -1 -1
L 41450 46250 41550 46150 3 0 0 0 -1 -1
L 41550 46350 41450 46250 3 0 0 0 -1 -1
L 42050 46350 41550 46350 3 0 0 0 -1 -1
L 42050 46350 42050 46150 3 0 0 0 -1 -1
P 42250 46250 42050 46250 1 0 0
{
T 42000 46200 5 6 0 0 0 6 1
pinseq=1
T 42000 46200 5 6 0 1 0 6 1
pinnumber=1
}
T 42150 46450 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 46450 5 10 0 0 0 6 1
device=OUTPUT
T 41350 46150 5 10 1 1 0 6 1
value=GPMC_AD11
T 42250 46150 5 10 0 1 180 6 1
net=GPMC_AD11:1
}
C 42250 45400 1 0 1 EMBEDDEDoutput-1.sym
[
P 42250 45500 42050 45500 1 0 0
{
T 42000 45450 5 6 0 0 0 6 1
pinseq=1
T 42000 45450 5 6 0 1 0 6 1
pinnumber=1
}
L 42050 45600 42050 45400 3 0 0 0 -1 -1
L 42050 45600 41550 45600 3 0 0 0 -1 -1
L 41550 45600 41450 45500 3 0 0 0 -1 -1
L 41450 45500 41550 45400 3 0 0 0 -1 -1
L 41550 45400 42050 45400 3 0 0 0 -1 -1
T 42150 45700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 45700 5 10 0 0 0 6 1
device=OUTPUT
T 41350 45400 5 10 1 1 0 6 1
value=GPMC_AD10
T 42250 45400 5 10 0 1 180 6 1
net=GPMC_AD10:1
}
C 42250 44900 1 0 1 EMBEDDEDoutput-1.sym
[
P 42250 45000 42050 45000 1 0 0
{
T 42000 44950 5 6 0 0 0 6 1
pinseq=1
T 42000 44950 5 6 0 1 0 6 1
pinnumber=1
}
L 42050 45100 42050 44900 3 0 0 0 -1 -1
L 42050 45100 41550 45100 3 0 0 0 -1 -1
L 41550 45100 41450 45000 3 0 0 0 -1 -1
L 41450 45000 41550 44900 3 0 0 0 -1 -1
L 41550 44900 42050 44900 3 0 0 0 -1 -1
T 42150 45200 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 45200 5 10 0 0 0 6 1
device=OUTPUT
T 41350 44900 5 10 1 1 0 6 1
value=GPMC_WAIT0
T 42250 44900 5 10 0 1 180 6 1
net=GPMC_WAIT0:1
}
C 42250 44650 1 0 1 EMBEDDEDoutput-1.sym
[
P 42250 44750 42050 44750 1 0 0
{
T 42000 44700 5 6 0 1 0 6 1
pinnumber=1
T 42000 44700 5 6 0 0 0 6 1
pinseq=1
}
L 42050 44850 42050 44650 3 0 0 0 -1 -1
L 42050 44850 41550 44850 3 0 0 0 -1 -1
L 41550 44850 41450 44750 3 0 0 0 -1 -1
L 41450 44750 41550 44650 3 0 0 0 -1 -1
L 41550 44650 42050 44650 3 0 0 0 -1 -1
T 42150 44950 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 44950 5 10 0 0 0 6 1
device=OUTPUT
T 41350 44650 5 10 1 1 0 6 1
value=GPMC_AD9
T 42250 44650 5 10 0 1 180 6 1
net=GPMC_AD9:1
}
C 42250 44400 1 0 1 EMBEDDEDoutput-1.sym
[
L 41550 44400 42050 44400 3 0 0 0 -1 -1
L 41450 44500 41550 44400 3 0 0 0 -1 -1
L 41550 44600 41450 44500 3 0 0 0 -1 -1
L 42050 44600 41550 44600 3 0 0 0 -1 -1
L 42050 44600 42050 44400 3 0 0 0 -1 -1
P 42250 44500 42050 44500 1 0 0
{
T 42000 44450 5 6 0 1 0 6 1
pinnumber=1
T 42000 44450 5 6 0 0 0 6 1
pinseq=1
}
T 42150 44700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 44700 5 10 0 0 0 6 1
device=OUTPUT
T 41350 44400 5 10 1 1 0 6 1
value=GPMC_AD12
T 42250 44400 5 10 0 1 180 6 1
net=GPMC_AD12:1
}
C 42250 44150 1 0 1 EMBEDDEDoutput-1.sym
[
P 42250 44250 42050 44250 1 0 0
{
T 42000 44200 5 6 0 1 0 6 1
pinnumber=1
T 42000 44200 5 6 0 0 0 6 1
pinseq=1
}
L 42050 44350 42050 44150 3 0 0 0 -1 -1
L 42050 44350 41550 44350 3 0 0 0 -1 -1
L 41550 44350 41450 44250 3 0 0 0 -1 -1
L 41450 44250 41550 44150 3 0 0 0 -1 -1
L 41550 44150 42050 44150 3 0 0 0 -1 -1
T 42150 44450 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 42150 44450 5 10 0 0 0 6 1
device=OUTPUT
T 41350 44150 5 10 1 1 0 6 1
value=GPMC_AD8
T 42250 44150 5 10 0 1 180 6 1
net=GPMC_AD8:1
}
C 42250 45850 1 180 0 EMBEDDEDoutput-1.sym
[
P 42250 45750 42050 45750 1 0 0
{
T 42000 45800 5 6 0 0 180 0 1
pinseq=1
T 42000 45800 5 6 0 1 180 0 1
pinnumber=1
}
L 42050 45650 42050 45850 3 0 0 0 -1 -1
L 42050 45650 41550 45650 3 0 0 0 -1 -1
L 41550 45650 41450 45750 3 0 0 0 -1 -1
L 41450 45750 41550 45850 3 0 0 0 -1 -1
L 41550 45850 42050 45850 3 0 0 0 -1 -1
T 42150 45550 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 42150 45550 5 10 0 0 180 0 1
device=OUTPUT
T 41350 45800 5 10 1 1 180 0 1
value=GPIO_54
T 42250 45850 5 10 0 1 0 0 1
net=GPIO_54:1
}
N 42250 49500 43150 49500 4
C 41150 54650 1 90 0 EMBEDDEDoutput-1.sym
[
P 41050 54650 41050 54850 1 0 0
{
T 41100 54900 5 6 0 1 90 0 1
pinnumber=1
T 41100 54900 5 6 0 0 90 0 1
pinseq=1
}
L 40950 54850 41150 54850 3 0 0 0 -1 -1
L 40950 54850 40950 55350 3 0 0 0 -1 -1
L 40950 55350 41050 55450 3 0 0 0 -1 -1
L 41050 55450 41150 55350 3 0 0 0 -1 -1
L 41150 55350 41150 54850 3 0 0 0 -1 -1
T 40850 54750 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 40850 54750 5 10 0 0 90 0 1
device=OUTPUT
T 42300 55200 5 10 1 1 180 0 1
value=PANDA_1V8
T 41150 54650 5 10 0 1 270 0 1
net=PANDA_1V8:1
}
N 42000 54450 42000 54300 4
C 49650 42200 1 270 0 EMBEDDEDoutput-1.sym
[
P 49750 42200 49750 42000 1 0 0
{
T 49700 41950 5 6 0 1 270 0 1
pinnumber=1
T 49700 41950 5 6 0 0 270 0 1
pinseq=1
}
L 49850 42000 49650 42000 3 0 0 0 -1 -1
L 49850 42000 49850 41500 3 0 0 0 -1 -1
L 49850 41500 49750 41400 3 0 0 0 -1 -1
L 49750 41400 49650 41500 3 0 0 0 -1 -1
L 49650 41500 49650 42000 3 0 0 0 -1 -1
T 49950 42100 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 49950 42100 5 10 0 0 270 0 1
device=OUTPUT
T 49650 41300 5 10 1 1 270 0 1
value=GPS_1PPS
T 49650 42200 5 10 0 1 90 0 1
net=GPS_1PPS:1
}
C 49400 42200 1 270 0 EMBEDDEDoutput-1.sym
[
L 49400 41500 49400 42000 3 0 0 0 -1 -1
L 49500 41400 49400 41500 3 0 0 0 -1 -1
L 49600 41500 49500 41400 3 0 0 0 -1 -1
L 49600 42000 49600 41500 3 0 0 0 -1 -1
L 49600 42000 49400 42000 3 0 0 0 -1 -1
P 49500 42200 49500 42000 1 0 0
{
T 49450 41950 5 6 0 1 270 0 1
pinnumber=1
T 49450 41950 5 6 0 0 270 0 1
pinseq=1
}
T 49700 42100 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 49700 42100 5 10 0 0 270 0 1
device=OUTPUT
T 49400 41300 5 10 1 1 270 0 1
value=GPS_EXTINT
T 49400 42200 5 10 0 1 90 0 1
net=GPS_EXTINT:1
}
C 50400 42200 1 270 0 EMBEDDEDoutput-1.sym
[
P 50500 42200 50500 42000 1 0 0
{
T 50450 41950 5 6 0 1 270 0 1
pinnumber=1
T 50450 41950 5 6 0 0 270 0 1
pinseq=1
}
L 50600 42000 50400 42000 3 0 0 0 -1 -1
L 50600 42000 50600 41500 3 0 0 0 -1 -1
L 50600 41500 50500 41400 3 0 0 0 -1 -1
L 50500 41400 50400 41500 3 0 0 0 -1 -1
L 50400 41500 50400 42000 3 0 0 0 -1 -1
T 50700 42100 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 50700 42100 5 10 0 0 270 0 1
device=OUTPUT
T 50400 41300 5 10 1 1 270 0 1
value=GPS_SCL
T 50400 42200 5 10 0 1 90 0 1
net=GPS_SCL:1
}
C 50150 42200 1 270 0 EMBEDDEDoutput-1.sym
[
L 50150 41500 50150 42000 3 0 0 0 -1 -1
L 50250 41400 50150 41500 3 0 0 0 -1 -1
L 50350 41500 50250 41400 3 0 0 0 -1 -1
L 50350 42000 50350 41500 3 0 0 0 -1 -1
L 50350 42000 50150 42000 3 0 0 0 -1 -1
P 50250 42200 50250 42000 1 0 0
{
T 50200 41950 5 6 0 0 270 0 1
pinseq=1
T 50200 41950 5 6 0 1 270 0 1
pinnumber=1
}
T 50450 42100 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 50450 42100 5 10 0 0 270 0 1
device=OUTPUT
T 50200 41300 5 10 1 1 270 0 1
value=GPS_TXRDY
T 50150 42200 5 10 0 1 90 0 1
net=GPS_TXRDY:1
}
C 51650 42200 1 270 0 EMBEDDEDoutput-1.sym
[
L 51650 41500 51650 42000 3 0 0 0 -1 -1
L 51750 41400 51650 41500 3 0 0 0 -1 -1
L 51850 41500 51750 41400 3 0 0 0 -1 -1
L 51850 42000 51850 41500 3 0 0 0 -1 -1
L 51850 42000 51650 42000 3 0 0 0 -1 -1
P 51750 42200 51750 42000 1 0 0
{
T 51700 41950 5 6 0 0 270 0 1
pinseq=1
T 51700 41950 5 6 0 1 270 0 1
pinnumber=1
}
T 51950 42100 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 51950 42100 5 10 0 0 270 0 1
device=OUTPUT
T 51700 41300 5 10 1 1 270 0 1
value=GPS_RESV
T 51650 42200 5 10 0 1 90 0 1
net=GPS_RESV:1
}
N 54350 41350 54350 42350 4
N 54350 41850 54200 41850 4
C 54200 41450 1 180 0 resistor-1.sym
{
T 53900 41050 5 10 0 0 180 0 1
device=RESISTOR
T 54950 41550 5 10 1 1 180 0 1
refdes=R306
T 54500 41200 5 10 1 1 0 0 1
value=1k
T 54200 41450 5 10 0 1 0 0 1
footprint=0805.fp
}
N 54350 41350 54200 41350 4
N 53300 41350 53150 41350 4
C 44200 56050 1 180 0 resistor-1.sym
{
T 43900 55650 5 10 0 0 180 0 1
device=RESISTOR
T 42350 55650 5 10 1 1 0 0 1
refdes=R301
T 42650 55600 5 10 1 1 180 0 1
value=0
T 44200 56050 5 10 0 1 90 0 1
footprint=0603.fp
T 44200 56050 5 10 1 1 0 0 1
comment=3.3V series resistor for LED
}
C 44450 56250 1 180 0 resistor-1.sym
{
T 44150 55850 5 10 0 0 180 0 1
device=RESISTOR
T 42350 56100 5 10 1 1 0 0 1
refdes=R302
T 42650 56050 5 10 1 1 180 0 1
value=0
T 44450 56250 5 10 0 1 90 0 1
footprint=0603.fp
T 44450 56250 5 10 1 1 0 0 1
comment=3.3V series resistor for LED
}
C 46850 54650 1 270 1 EMBEDDEDoutput-1.sym
[
T 47150 54750 5 10 0 0 270 6 1
device=OUTPUT
P 46950 54650 46950 54850 1 0 0
{
T 46900 54900 5 6 0 1 270 6 1
pinnumber=1
T 46900 54900 5 6 0 0 270 6 1
pinseq=1
}
L 47050 54850 46850 54850 3 0 0 0 -1 -1
L 47050 54850 47050 55350 3 0 0 0 -1 -1
L 47050 55350 46950 55450 3 0 0 0 -1 -1
L 46950 55450 46850 55350 3 0 0 0 -1 -1
L 46850 55350 46850 54850 3 0 0 0 -1 -1
]
{
T 47150 54750 5 10 0 0 270 6 1
device=OUTPUT
T 47050 55800 5 10 1 1 90 6 1
value=JA7
T 46850 54650 5 10 0 1 90 6 1
net=JA7:1
}
C 46600 54650 1 270 1 EMBEDDEDoutput-1.sym
[
T 46900 54750 5 10 0 0 270 6 1
device=OUTPUT
P 46700 54650 46700 54850 1 0 0
{
T 46650 54900 5 6 0 1 270 6 1
pinnumber=1
T 46650 54900 5 6 0 0 270 6 1
pinseq=1
}
L 46800 54850 46600 54850 3 0 0 0 -1 -1
L 46800 54850 46800 55350 3 0 0 0 -1 -1
L 46800 55350 46700 55450 3 0 0 0 -1 -1
L 46700 55450 46600 55350 3 0 0 0 -1 -1
L 46600 55350 46600 54850 3 0 0 0 -1 -1
]
{
T 46900 54750 5 10 0 0 270 6 1
device=OUTPUT
T 46800 55800 5 10 1 1 90 6 1
value=JA6
T 46600 54650 5 10 0 1 90 6 1
net=JA6:1
}
C 45850 54650 1 270 1 EMBEDDEDoutput-1.sym
[
T 46150 54750 5 10 0 0 270 6 1
device=OUTPUT
P 45950 54650 45950 54850 1 0 0
{
T 45900 54900 5 6 0 1 270 6 1
pinnumber=1
T 45900 54900 5 6 0 0 270 6 1
pinseq=1
}
L 46050 54850 45850 54850 3 0 0 0 -1 -1
L 46050 54850 46050 55350 3 0 0 0 -1 -1
L 46050 55350 45950 55450 3 0 0 0 -1 -1
L 45950 55450 45850 55350 3 0 0 0 -1 -1
L 45850 55350 45850 54850 3 0 0 0 -1 -1
]
{
T 46150 54750 5 10 0 0 270 6 1
device=OUTPUT
T 46050 55800 5 10 1 1 90 6 1
value=JA5
T 45850 54650 5 10 0 1 90 6 1
net=JA5:1
}
C 45600 54650 1 270 1 EMBEDDEDoutput-1.sym
[
T 45900 54750 5 10 0 0 270 6 1
device=OUTPUT
L 45600 55350 45600 54850 3 0 0 0 -1 -1
L 45700 55450 45600 55350 3 0 0 0 -1 -1
L 45800 55350 45700 55450 3 0 0 0 -1 -1
L 45800 54850 45800 55350 3 0 0 0 -1 -1
L 45800 54850 45600 54850 3 0 0 0 -1 -1
P 45700 54650 45700 54850 1 0 0
{
T 45650 54900 5 6 0 1 270 6 1
pinnumber=1
T 45650 54900 5 6 0 0 270 6 1
pinseq=1
}
]
{
T 45900 54750 5 10 0 0 270 6 1
device=OUTPUT
T 45800 55800 5 10 1 1 90 6 1
value=JA4
T 45600 54650 5 10 0 1 90 6 1
net=JA4:1
}
C 45350 54650 1 270 1 EMBEDDEDoutput-1.sym
[
T 45650 54750 5 10 0 0 270 6 1
device=OUTPUT
L 45350 55350 45350 54850 3 0 0 0 -1 -1
L 45450 55450 45350 55350 3 0 0 0 -1 -1
L 45550 55350 45450 55450 3 0 0 0 -1 -1
L 45550 54850 45550 55350 3 0 0 0 -1 -1
L 45550 54850 45350 54850 3 0 0 0 -1 -1
P 45450 54650 45450 54850 1 0 0
{
T 45400 54900 5 6 0 0 270 6 1
pinseq=1
T 45400 54900 5 6 0 1 270 6 1
pinnumber=1
}
]
{
T 45650 54750 5 10 0 0 270 6 1
device=OUTPUT
T 45550 55800 5 10 1 1 90 6 1
value=JA3
T 45350 54650 5 10 0 1 90 6 1
net=JA3:1
}
C 45100 54650 1 270 1 EMBEDDEDoutput-1.sym
[
T 45400 54750 5 10 0 0 270 6 1
device=OUTPUT
L 45100 55350 45100 54850 3 0 0 0 -1 -1
L 45200 55450 45100 55350 3 0 0 0 -1 -1
L 45300 55350 45200 55450 3 0 0 0 -1 -1
L 45300 54850 45300 55350 3 0 0 0 -1 -1
L 45300 54850 45100 54850 3 0 0 0 -1 -1
P 45200 54650 45200 54850 1 0 0
{
T 45150 54900 5 6 0 0 270 6 1
pinseq=1
T 45150 54900 5 6 0 1 270 6 1
pinnumber=1
}
]
{
T 45400 54750 5 10 0 0 270 6 1
device=OUTPUT
T 45300 55800 5 10 1 1 90 6 1
value=JA2
T 45100 54650 5 10 0 1 90 6 1
net=JA2:1
}
C 44850 55050 1 270 1 EMBEDDEDoutput-1.sym
[
T 45150 55150 5 10 0 0 270 6 1
device=OUTPUT
L 44850 55750 44850 55250 3 0 0 0 -1 -1
L 44950 55850 44850 55750 3 0 0 0 -1 -1
L 45050 55750 44950 55850 3 0 0 0 -1 -1
L 45050 55250 45050 55750 3 0 0 0 -1 -1
L 45050 55250 44850 55250 3 0 0 0 -1 -1
P 44950 55050 44950 55250 1 0 0
{
T 44900 55300 5 6 0 0 270 6 1
pinseq=1
T 44900 55300 5 6 0 1 270 6 1
pinnumber=1
}
]
{
T 45150 55150 5 10 0 0 270 6 1
device=OUTPUT
T 44950 56050 5 10 1 1 180 6 1
value=JA1
T 44850 55050 5 10 0 1 90 6 1
net=JA1:1
}
N 42850 54450 42850 56150 4
N 42850 55950 43300 55950 4
N 43550 56150 42850 56150 4
C 44500 54550 1 270 1 EMBEDDEDled-3.sym
[
T 45150 55500 5 10 0 0 270 6 1
device=LED
T 45050 55000 8 10 0 1 270 6 1
refdes=D302
T 45050 55500 5 10 0 0 270 6 1
description=Generic LED
T 44950 55500 5 10 0 0 270 6 1
numslots=0
L 44500 55150 44900 55150 3 0 0 0 -1 -1
L 44500 55150 44700 54850 3 0 0 0 -1 -1
L 44700 54850 44900 55150 3 0 0 0 -1 -1
L 44500 54850 44900 54850 3 0 0 0 -1 -1
P 44700 54550 44700 54750 1 0 0
{
T 45450 55150 5 8 0 0 90 6 1
pinseq=1
T 45350 55450 5 8 0 0 90 6 1
pintype=pas
T 45150 55350 9 8 0 1 90 6 1
pinlabel=CATHODE
T 44650 54750 5 8 0 1 90 6 1
pinnumber=1
}
P 44700 55450 44700 55250 1 0 0
{
T 44750 55550 5 8 0 0 90 2 1
pinseq=2
T 44850 55550 5 8 0 0 90 2 1
pintype=pas
T 44650 55950 9 8 0 1 90 6 1
pinlabel=ANODE
T 44650 55350 5 8 0 1 90 6 1
pinnumber=2
}
L 44700 54750 44700 54850 3 0 0 0 -1 -1
L 44700 55150 44700 55250 3 0 0 0 -1 -1
L 44900 55050 45000 54950 3 0 0 0 -1 -1
L 44900 54950 45000 54850 3 0 0 0 -1 -1
L 45000 54850 44950 54875 3 0 0 0 -1 -1
L 45000 54850 44975 54900 3 0 0 0 -1 -1
L 45000 54950 44950 54975 3 0 0 0 -1 -1
L 45000 54950 44975 55000 3 0 0 0 -1 -1
]
{
T 45150 55500 5 10 0 0 270 6 1
device=LED
T 44650 54750 5 10 1 1 90 6 1
refdes=LED302
T 44500 54550 5 10 0 0 270 6 1
footprint=0805.fp
T 44850 54300 5 10 1 1 90 0 1
comment=green
T 44500 54550 5 10 0 1 0 0 1
model=OSRAM LT M673-N1R2-25-Z
}
C 44650 54950 1 90 0 EMBEDDEDled-3.sym
[
T 44200 55900 5 10 0 0 270 8 1
numslots=0
T 44100 55900 5 10 0 0 270 8 1
description=Generic LED
T 44100 55400 8 10 0 1 270 8 1
refdes=D303
T 44000 55900 5 10 0 0 270 8 1
device=LED
L 44150 55350 44175 55400 3 0 0 0 -1 -1
L 44150 55350 44200 55375 3 0 0 0 -1 -1
L 44150 55250 44175 55300 3 0 0 0 -1 -1
L 44150 55250 44200 55275 3 0 0 0 -1 -1
L 44250 55350 44150 55250 3 0 0 0 -1 -1
L 44250 55450 44150 55350 3 0 0 0 -1 -1
L 44450 55550 44450 55650 3 0 0 0 -1 -1
L 44450 55150 44450 55250 3 0 0 0 -1 -1
P 44450 55850 44450 55650 1 0 0
{
T 44500 55750 5 8 0 1 90 8 1
pinnumber=2
T 44500 56350 9 8 0 1 90 8 1
pinlabel=ANODE
T 44300 55950 5 8 0 0 90 0 1
pintype=pas
T 44400 55950 5 8 0 0 90 0 1
pinseq=2
}
P 44450 54950 44450 55150 1 0 0
{
T 44500 55150 5 8 0 1 90 8 1
pinnumber=1
T 44000 55750 9 8 0 1 90 8 1
pinlabel=CATHODE
T 43800 55850 5 8 0 0 90 8 1
pintype=pas
T 43700 55550 5 8 0 0 90 8 1
pinseq=1
}
L 44650 55250 44250 55250 3 0 0 0 -1 -1
L 44450 55250 44250 55550 3 0 0 0 -1 -1
L 44650 55550 44450 55250 3 0 0 0 -1 -1
L 44650 55550 44250 55550 3 0 0 0 -1 -1
]
{
T 44000 55900 5 10 0 0 270 8 1
device=LED
T 43750 55600 5 10 1 1 180 8 1
refdes=LED303
T 44650 54950 5 10 0 0 270 8 1
footprint=0805.fp
T 44400 55900 5 10 1 1 180 0 1
comment=blue
T 44650 54950 5 10 0 1 0 0 1
model=OSRAM LB M673-L1N2-35-Z
}
N 44450 55950 44200 55950 4
C 43800 54650 1 270 1 EMBEDDEDoutput-1.sym
[
T 44100 54750 5 10 0 0 270 6 1
device=OUTPUT
P 43900 54650 43900 54850 1 0 0
{
T 43850 54900 5 6 0 0 270 6 1
pinseq=1
T 43850 54900 5 6 0 1 270 6 1
pinnumber=1
}
L 44000 54850 43800 54850 3 0 0 0 -1 -1
L 44000 54850 44000 55350 3 0 0 0 -1 -1
L 44000 55350 43900 55450 3 0 0 0 -1 -1
L 43900 55450 43800 55350 3 0 0 0 -1 -1
L 43800 55350 43800 54850 3 0 0 0 -1 -1
]
{
T 44100 54750 5 10 0 0 270 6 1
device=OUTPUT
T 43450 55400 5 10 1 1 180 6 1
value=JA0
T 43800 54650 5 10 0 1 90 6 1
net=JA0:1
}
N 44450 56150 44700 56150 4
N 44700 56150 44700 55450 4
N 44450 55950 44450 55850 4
N 46750 42950 46750 42200 4
