INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/antho/Desktop/EGEE 446/shift_register/shift_register.srcs/sources_1/new/shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/antho/Desktop/EGEE 446/shift_register/shift_register.srcs/sources_1/new/circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/antho/Desktop/EGEE 446/shift_register/shift_register.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
