Info: Importing module top
Info: Rule checker, verifying imported design
Info: Checksum: 0x2b72cccd

Info: constrained 'CLK' to bel 'X12/Y31/io1'
Info: constrained 'RX' to bel 'X13/Y0/io1'
Info: constrained 'TX' to bel 'X15/Y0/io0'
Info: constrained 'BTN_N' to bel 'X16/Y0/io0'
Info: constrained 'LEDR_N' to bel 'X17/Y0/io0'
Info: constrained 'LEDG_N' to bel 'X13/Y31/io0'
Info: constrained 'LED1' to bel 'X18/Y31/io0'
Info: constrained 'LED2' to bel 'X18/Y31/io1'
Info: constrained 'LED3' to bel 'X19/Y31/io1'
Info: constrained 'LED4' to bel 'X19/Y31/io0'
Info: constrained 'LED5' to bel 'X18/Y0/io1'
Info: constrained 'BTN1' to bel 'X19/Y0/io1'
Info: constrained 'BTN2' to bel 'X21/Y0/io1'
Info: constrained 'BTN3' to bel 'X22/Y0/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     3687 LCs used as LUT4 only
Info:      559 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      599 LCs used as DFF only
Info: Packing carries..
Info:       21 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 1214)
Info: promoting reset_SB_LUT4_I3_O [reset] (fanout 84)
Info: promoting cpu0.div_go [reset] (fanout 68)
Info: promoting cpu0.r[0]_SB_DFFESR_Q_R [reset] (fanout 24)
Info: promoting cpu0.r[2]_SB_DFFESR_Q_30_R_SB_LUT4_O_I1_SB_LUT4_I2_1_O [reset] (fanout 24)
Info: promoting cpu0.div0.step_SB_LUT4_I2_O [cen] (fanout 66)
Info: promoting cpu0.alu0.cmp_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_LUT4_I2_O [cen] (fanout 65)
Info: promoting cpu0.div0.step_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:       34 LCs used to legalise carry chains.
Info: Checksum: 0xe38ccfdc

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x54cc1ffe

Info: Device utilisation:
Info: 	         ICESTORM_LC:  4902/ 5280    92%
Info: 	        ICESTORM_RAM:    26/   30    86%
Info: 	               SB_IO:    14/   96    14%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     4/    8    50%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     4/    4   100%

Info: Placed 14 cells based on constraints.
Info: Creating initial placement for remaining 4944 cells.
Info:   initial placement placed 500/4944 cells
Info:   initial placement placed 1000/4944 cells
Info:   initial placement placed 1500/4944 cells
Info:   initial placement placed 2000/4944 cells
Info:   initial placement placed 2500/4944 cells
Info:   initial placement placed 3000/4944 cells
Info:   initial placement placed 3500/4944 cells
Info:   initial placement placed 4000/4944 cells
Info:   initial placement placed 4500/4944 cells
Info:   initial placement placed 4944/4944 cells
Info: Initial placement time 2.26s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 4731, wirelen = 137342
Info:   at iteration #5: temp = 0.062500, timing cost = 6468, wirelen = 138007
Info:   at iteration #10: temp = 0.020503, timing cost = 6238, wirelen = 134806
Info:   at iteration #15: temp = 0.014239, timing cost = 5062, wirelen = 131244
Info:   at iteration #20: temp = 0.011598, timing cost = 5652, wirelen = 130890
Info:   at iteration #25: temp = 0.009446, timing cost = 6680, wirelen = 127847
Info:   at iteration #30: temp = 0.007694, timing cost = 5995, wirelen = 128029
Info:   at iteration #35: temp = 0.005954, timing cost = 6163, wirelen = 128306
Info:   at iteration #40: temp = 0.004849, timing cost = 6399, wirelen = 126251
Info:   at iteration #45: temp = 0.003752, timing cost = 7306, wirelen = 126091
Info:   at iteration #50: temp = 0.002903, timing cost = 5539, wirelen = 128628
Info:   at iteration #55: temp = 0.002247, timing cost = 6822, wirelen = 127544
Info:   at iteration #60: temp = 0.001738, timing cost = 6026, wirelen = 127269
Info:   at iteration #65: temp = 0.001345, timing cost = 6824, wirelen = 125528
Info:   at iteration #70: temp = 0.001041, timing cost = 6244, wirelen = 126066
Info:   at iteration #75: temp = 0.000848, timing cost = 6364, wirelen = 125013
Info:   at iteration #80: temp = 0.000656, timing cost = 6188, wirelen = 123884
Info:   at iteration #85: temp = 0.000534, timing cost = 6967, wirelen = 122721
Info:   at iteration #90: temp = 0.000413, timing cost = 5745, wirelen = 122825
Info:   at iteration #95: temp = 0.000354, timing cost = 6086, wirelen = 120678
Info:   at iteration #100: temp = 0.000274, timing cost = 4974, wirelen = 120585
Info:   at iteration #105: temp = 0.000235, timing cost = 6438, wirelen = 118793
Info:   at iteration #110: temp = 0.000202, timing cost = 5550, wirelen = 115439
Info:   at iteration #115: temp = 0.000173, timing cost = 6550, wirelen = 113367
Info:   at iteration #120: temp = 0.000148, timing cost = 6553, wirelen = 110786
Info:   at iteration #125: temp = 0.000121, timing cost = 5729, wirelen = 110100
Info:   at iteration #130: temp = 0.000109, timing cost = 6298, wirelen = 105625
Info:   at iteration #135: temp = 0.000098, timing cost = 6207, wirelen = 100266
Info:   at iteration #140: temp = 0.000093, timing cost = 5333, wirelen = 97064
Info:   at iteration #145: temp = 0.000084, timing cost = 6212, wirelen = 92033
Info:   at iteration #150: temp = 0.000076, timing cost = 6580, wirelen = 89877
Info:   at iteration #155: temp = 0.000072, timing cost = 5664, wirelen = 85302
Info:   at iteration #160: temp = 0.000069, timing cost = 5576, wirelen = 81130
Info:   at iteration #165: temp = 0.000069, timing cost = 5159, wirelen = 74574
Info:   at iteration #170: temp = 0.000065, timing cost = 4974, wirelen = 72082
Info:   at iteration #175: temp = 0.000062, timing cost = 4785, wirelen = 69466
Info:   at iteration #180: temp = 0.000059, timing cost = 5576, wirelen = 64702
Info:   at iteration #185: temp = 0.000056, timing cost = 5471, wirelen = 62294
Info:   at iteration #190: temp = 0.000053, timing cost = 5354, wirelen = 58891
Info:   at iteration #195: temp = 0.000050, timing cost = 5900, wirelen = 56519
Info: Legalising relative constraints...
Info:     moved 246 cells, 142 unplaced (after legalising chains)
Info:        average distance 1.576276
Info:        maximum distance 5.099020
Info:     moved 396 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 3.049586
Info:        maximum distance 15.556349
Info:   at iteration #200: temp = 0.000048, timing cost = 5700, wirelen = 51701
Info:   at iteration #205: temp = 0.000048, timing cost = 4238, wirelen = 47995
Info:   at iteration #210: temp = 0.000048, timing cost = 4903, wirelen = 45273
Info:   at iteration #215: temp = 0.000046, timing cost = 5619, wirelen = 43122
Info:   at iteration #220: temp = 0.000043, timing cost = 5473, wirelen = 40851
Info:   at iteration #225: temp = 0.000041, timing cost = 4330, wirelen = 39449
Info:   at iteration #230: temp = 0.000039, timing cost = 4275, wirelen = 37457
Info:   at iteration #235: temp = 0.000037, timing cost = 4601, wirelen = 35856
Info:   at iteration #240: temp = 0.000033, timing cost = 4253, wirelen = 34326
Info:   at iteration #245: temp = 0.000032, timing cost = 4622, wirelen = 33171
Info:   at iteration #250: temp = 0.000029, timing cost = 4849, wirelen = 32007
Info:   at iteration #255: temp = 0.000026, timing cost = 4360, wirelen = 31168
Info:   at iteration #260: temp = 0.000023, timing cost = 4527, wirelen = 30020
Info:   at iteration #265: temp = 0.000021, timing cost = 4531, wirelen = 29060
Info:   at iteration #270: temp = 0.000019, timing cost = 4020, wirelen = 28207
Info:   at iteration #275: temp = 0.000012, timing cost = 3778, wirelen = 27212
Info:   at iteration #280: temp = 0.000010, timing cost = 3946, wirelen = 26112
Info:   at iteration #285: temp = 0.000005, timing cost = 3756, wirelen = 25528
Info:   at iteration #290: temp = 0.000002, timing cost = 3699, wirelen = 25345
Info:   at iteration #295: temp = 0.000001, timing cost = 3689, wirelen = 25257
Info:   at iteration #300: temp = 0.000000, timing cost = 3680, wirelen = 25212
Info:   at iteration #305: temp = 0.000000, timing cost = 3677, wirelen = 25211
Info:   at iteration #310: temp = 0.000000, timing cost = 3680, wirelen = 25197
Info:   at iteration #315: temp = 0.000000, timing cost = 3680, wirelen = 25192
Info:   at iteration #315: temp = 0.000000, timing cost = 3680, wirelen = 25193 
Info: SA placement time 99.74s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 14.23 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET       -> posedge CLK$SB_IO_IN_$glb_clk: 55.86 ns
Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 15.04 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET      : 41.15 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 6.78 ns

Info: Slack histogram:
Info:  legend: * represents 13 endpoint(s)
Info:          + represents [1,13) endpoint(s)
Info: [ 13035,  16393) |****+
Info: [ 16393,  19751) |***************+
Info: [ 19751,  23109) |***************+
Info: [ 23109,  26467) |***+
Info: [ 26467,  29825) |+
Info: [ 29825,  33183) |******+
Info: [ 33183,  36541) |****************************+
Info: [ 36541,  39899) |*************************************+
Info: [ 39899,  43257) |***************************************+
Info: [ 43257,  46615) |*****************+
Info: [ 46615,  49973) |*********+
Info: [ 49973,  53331) |****+
Info: [ 53331,  56689) |*****+
Info: [ 56689,  60047) |**********+
Info: [ 60047,  63405) |*******************+
Info: [ 63405,  66763) |*****************+
Info: [ 66763,  70121) |*************************+
Info: [ 70121,  73479) |************************************************************ 
Info: [ 73479,  76837) |***************************************+
Info: [ 76837,  80195) |***********************************************+
Info: Checksum: 0x8d74ed14

Info: Routing..
Info: Setting up routing queue.
Info: Routing 17389 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |       17        982 |   17   982 |     16408
Info:       2000 |       34       1965 |   17   983 |     15457
Info:       3000 |      126       2873 |   92   908 |     14572
Info:       4000 |      247       3752 |  121   879 |     13783
Info:       5000 |      428       4571 |  181   819 |     13020
Info:       6000 |      690       5309 |  262   738 |     12371
Info:       7000 |      949       6050 |  259   741 |     11756
Info:       8000 |     1300       6699 |  351   649 |     11240
Info:       9000 |     1516       7483 |  216   784 |     10524
Info:      10000 |     1832       8167 |  316   684 |     10043
Info:      11000 |     1988       9011 |  156   844 |      9308
Info:      12000 |     2398       9601 |  410   590 |      9002
Info:      13000 |     2845      10154 |  447   553 |      8725
Info:      14000 |     3325      10674 |  480   520 |      8526
Info:      15000 |     3814      11185 |  489   511 |      8301
Info:      16000 |     4280      11719 |  466   534 |      8096
Info:      17000 |     4762      12237 |  482   518 |      7878
Info:      18000 |     5174      12825 |  412   588 |      7628
Info:      19000 |     5654      13345 |  480   520 |      7388
Info:      20000 |     6119      13880 |  465   535 |      7146
Info:      21000 |     6631      14368 |  512   488 |      6982
Info:      22000 |     7100      14899 |  469   531 |      6856
Info:      23000 |     7595      15404 |  495   505 |      6638
Info:      24000 |     8061      15938 |  466   534 |      6448
Info:      25000 |     8593      16406 |  532   468 |      6328
Info:      26000 |     9138      16861 |  545   455 |      6178
Info:      27000 |     9669      17330 |  531   469 |      6039
Info:      28000 |    10153      17846 |  484   516 |      5882
Info:      29000 |    10649      18350 |  496   504 |      5662
Info:      30000 |    11100      18899 |  451   549 |      5419
Info:      31000 |    11584      19415 |  484   516 |      5277
Info:      32000 |    12052      19947 |  468   532 |      5060
Info:      33000 |    12559      20440 |  507   493 |      4883
Info:      34000 |    13095      20904 |  536   464 |      4748
Info:      35000 |    13614      21385 |  519   481 |      4531
Info:      36000 |    14049      21950 |  435   565 |      4222
Info:      37000 |    14562      22437 |  513   487 |      4031
Info:      38000 |    15064      22935 |  502   498 |      3808
Info:      39000 |    15461      23538 |  397   603 |      3517
Info:      40000 |    15915      24084 |  454   546 |      3267
Info:      41000 |    16475      24524 |  560   440 |      3194
Info:      42000 |    16915      25084 |  440   560 |      2873
Info:      43000 |    17408      25591 |  493   507 |      2640
Info:      44000 |    17930      26069 |  522   478 |      2501
Info:      45000 |    18486      26513 |  556   444 |      2417
Info:      46000 |    19045      26954 |  559   441 |      2351
Info:      47000 |    19631      27368 |  586   414 |      2269
Info:      48000 |    20202      27797 |  571   429 |      2165
Info:      49000 |    20779      28220 |  577   423 |      2108
Info:      50000 |    21301      28698 |  522   478 |      2030
Info:      51000 |    21794      29205 |  493   507 |      1960
Info:      52000 |    22316      29683 |  522   478 |      1901
Info:      53000 |    22853      30146 |  537   463 |      1813
Info:      54000 |    23308      30691 |  455   545 |      1639
Info:      55000 |    23822      31177 |  514   486 |      1498
Info:      56000 |    24386      31613 |  564   436 |      1439
Info:      57000 |    25005      31994 |  619   381 |      1418
Info:      58000 |    25630      32369 |  625   375 |      1382
Info:      59000 |    26213      32786 |  583   417 |      1366
Info:      60000 |    26776      33223 |  563   437 |      1378
Info:      61000 |    27269      33730 |  493   507 |      1406
Info:      62000 |    27875      34124 |  606   394 |      1339
Info:      63000 |    28401      34598 |  526   474 |      1257
Info:      64000 |    28951      35048 |  550   450 |      1208
Info:      65000 |    29453      35546 |  502   498 |      1002
Info:      66000 |    29742      36257 |  289   711 |       420
Info:      67000 |    30184      36815 |  442   558 |       221
Info:      68000 |    30639      37360 |  455   545 |        92
Info:      68380 |    30841      37539 |  202   179 |         0
Info: Routing complete.
Info: Route time 32.39s
Info: Checksum: 0xc5120ed0

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source cpu0.instruction_SB_DFFESR_Q_5_DFFLC.O
Info:  4.8  6.2    Net cpu0.R1[0] budget -3.554000 ns (17,25) -> (22,16)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  7.4  Source cpu0.alu0.b_not_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8  9.2    Net cpu0.alu0.b_not_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 budget -3.032000 ns (22,16) -> (21,16)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:  1.2 10.4  Source cpu0.alu0.b_not_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 12.1    Net cpu0.alu0.b_not_SB_LUT4_O_4_I1_SB_LUT4_O_I0 budget -2.799000 ns (21,16) -> (22,16)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_4_I1_SB_LUT4_O_LC.I0
Info:  1.3 13.4  Source cpu0.alu0.b_not_SB_LUT4_O_4_I1_SB_LUT4_O_LC.O
Info:  1.8 15.2    Net cpu0.alu0.b_not_SB_LUT4_O_4_I1 budget -2.802000 ns (22,16) -> (21,16)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_4_LC.I1
Info:  1.2 16.4  Source cpu0.alu0.b_not_SB_LUT4_O_4_LC.O
Info:  4.7 21.1    Net cpu0.alu0.b_not[1] budget -2.288000 ns (21,16) -> (8,15)
Info:                Sink cpu0.alu0.a_SB_LUT4_O_30_LC.I3
Info:  0.9 22.0  Source cpu0.alu0.a_SB_LUT4_O_30_LC.O
Info:  3.0 24.9    Net cpu0.alu_a[1] budget -1.718000 ns (8,15) -> (9,19)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_19_LC.I1
Info:  0.7 25.6  Source cpu0.alu0.sub_SB_LUT4_O_19_LC.COUT
Info:  0.0 25.6    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[2] budget 0.000000 ns (9,19) -> (9,19)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_8_LC.CIN
Info:  0.3 25.9  Source cpu0.alu0.sub_SB_LUT4_O_8_LC.COUT
Info:  0.0 25.9    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[3] budget 0.000000 ns (9,19) -> (9,19)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_6_LC.CIN
Info:  0.3 26.2  Source cpu0.alu0.sub_SB_LUT4_O_6_LC.COUT
Info:  0.0 26.2    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[4] budget 0.000000 ns (9,19) -> (9,19)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_5_LC.CIN
Info:  0.3 26.4  Source cpu0.alu0.sub_SB_LUT4_O_5_LC.COUT
Info:  0.0 26.4    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[5] budget 0.000000 ns (9,19) -> (9,19)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_4_LC.CIN
Info:  0.3 26.7  Source cpu0.alu0.sub_SB_LUT4_O_4_LC.COUT
Info:  0.0 26.7    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[6] budget 0.000000 ns (9,19) -> (9,19)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_3_LC.CIN
Info:  0.3 27.0  Source cpu0.alu0.sub_SB_LUT4_O_3_LC.COUT
Info:  0.0 27.0    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[7] budget 0.000000 ns (9,19) -> (9,19)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_2_LC.CIN
Info:  0.3 27.3  Source cpu0.alu0.sub_SB_LUT4_O_2_LC.COUT
Info:  0.6 27.8    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[8] budget 0.560000 ns (9,19) -> (9,20)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_1_LC.CIN
Info:  0.3 28.1  Source cpu0.alu0.sub_SB_LUT4_O_1_LC.COUT
Info:  0.0 28.1    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[9] budget 0.000000 ns (9,20) -> (9,20)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_LC.CIN
Info:  0.3 28.4  Source cpu0.alu0.sub_SB_LUT4_O_LC.COUT
Info:  0.0 28.4    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[10] budget 0.000000 ns (9,20) -> (9,20)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_29_LC.CIN
Info:  0.3 28.7  Source cpu0.alu0.sub_SB_LUT4_O_29_LC.COUT
Info:  0.0 28.7    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[11] budget 0.000000 ns (9,20) -> (9,20)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_28_LC.CIN
Info:  0.3 28.9  Source cpu0.alu0.sub_SB_LUT4_O_28_LC.COUT
Info:  0.0 28.9    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[12] budget 0.000000 ns (9,20) -> (9,20)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_27_LC.CIN
Info:  0.3 29.2  Source cpu0.alu0.sub_SB_LUT4_O_27_LC.COUT
Info:  0.0 29.2    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[13] budget 0.000000 ns (9,20) -> (9,20)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_26_LC.CIN
Info:  0.3 29.5  Source cpu0.alu0.sub_SB_LUT4_O_26_LC.COUT
Info:  0.0 29.5    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[14] budget 0.000000 ns (9,20) -> (9,20)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_25_LC.CIN
Info:  0.3 29.8  Source cpu0.alu0.sub_SB_LUT4_O_25_LC.COUT
Info:  0.0 29.8    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[15] budget 0.000000 ns (9,20) -> (9,20)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_24_LC.CIN
Info:  0.3 30.0  Source cpu0.alu0.sub_SB_LUT4_O_24_LC.COUT
Info:  0.6 30.6    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[16] budget 0.560000 ns (9,20) -> (9,21)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_23_LC.CIN
Info:  0.3 30.9  Source cpu0.alu0.sub_SB_LUT4_O_23_LC.COUT
Info:  0.0 30.9    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[17] budget 0.000000 ns (9,21) -> (9,21)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_22_LC.CIN
Info:  0.3 31.2  Source cpu0.alu0.sub_SB_LUT4_O_22_LC.COUT
Info:  0.0 31.2    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[18] budget 0.000000 ns (9,21) -> (9,21)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_21_LC.CIN
Info:  0.3 31.4  Source cpu0.alu0.sub_SB_LUT4_O_21_LC.COUT
Info:  0.0 31.4    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[19] budget 0.000000 ns (9,21) -> (9,21)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_20_LC.CIN
Info:  0.3 31.7  Source cpu0.alu0.sub_SB_LUT4_O_20_LC.COUT
Info:  0.0 31.7    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[20] budget 0.000000 ns (9,21) -> (9,21)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_18_LC.CIN
Info:  0.3 32.0  Source cpu0.alu0.sub_SB_LUT4_O_18_LC.COUT
Info:  0.0 32.0    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[21] budget 0.000000 ns (9,21) -> (9,21)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_17_LC.CIN
Info:  0.3 32.3  Source cpu0.alu0.sub_SB_LUT4_O_17_LC.COUT
Info:  0.0 32.3    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[22] budget 0.000000 ns (9,21) -> (9,21)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_16_LC.CIN
Info:  0.3 32.6  Source cpu0.alu0.sub_SB_LUT4_O_16_LC.COUT
Info:  0.0 32.6    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[23] budget 0.000000 ns (9,21) -> (9,21)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_15_LC.CIN
Info:  0.3 32.8  Source cpu0.alu0.sub_SB_LUT4_O_15_LC.COUT
Info:  0.6 33.4    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[24] budget 0.560000 ns (9,21) -> (9,22)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_14_LC.CIN
Info:  0.3 33.7  Source cpu0.alu0.sub_SB_LUT4_O_14_LC.COUT
Info:  0.0 33.7    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[25] budget 0.000000 ns (9,22) -> (9,22)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_13_LC.CIN
Info:  0.3 33.9  Source cpu0.alu0.sub_SB_LUT4_O_13_LC.COUT
Info:  0.0 33.9    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[26] budget 0.000000 ns (9,22) -> (9,22)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_12_LC.CIN
Info:  0.3 34.2  Source cpu0.alu0.sub_SB_LUT4_O_12_LC.COUT
Info:  0.0 34.2    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[27] budget 0.000000 ns (9,22) -> (9,22)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_11_LC.CIN
Info:  0.3 34.5  Source cpu0.alu0.sub_SB_LUT4_O_11_LC.COUT
Info:  0.0 34.5    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[28] budget 0.000000 ns (9,22) -> (9,22)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_10_LC.CIN
Info:  0.3 34.8  Source cpu0.alu0.sub_SB_LUT4_O_10_LC.COUT
Info:  0.0 34.8    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[29] budget 0.000000 ns (9,22) -> (9,22)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_9_LC.CIN
Info:  0.3 35.1  Source cpu0.alu0.sub_SB_LUT4_O_9_LC.COUT
Info:  0.0 35.1    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[30] budget 0.000000 ns (9,22) -> (9,22)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_7_LC.CIN
Info:  0.3 35.3  Source cpu0.alu0.sub_SB_LUT4_O_7_LC.COUT
Info:  0.7 36.0    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[31] budget 0.660000 ns (9,22) -> (9,22)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_O_LC.I3
Info:  0.9 36.9  Source cpu0.alu0.cmp_SB_LUT4_O_LC.O
Info:  1.8 38.6    Net cpu0.alu0.cmp[10] budget -0.113000 ns (9,22) -> (8,21)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3 39.9  Source cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 41.7    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 budget 0.145000 ns (8,21) -> (8,21)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:  0.9 42.5  Source cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 44.3    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 budget -0.682000 ns (8,21) -> (8,20)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 45.6  Source cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 48.5    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 budget -0.331000 ns (8,20) -> (5,18)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:  1.2 49.8  Source cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 51.5    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 budget -0.900000 ns (5,18) -> (4,17)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3 52.8  Source cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 54.6    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0 budget 0.394000 ns (4,17) -> (4,18)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_LC.I0
Info:  1.3 55.8  Source cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_LC.O
Info:  4.2 60.1    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3 budget -0.172000 ns (4,18) -> (17,18)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_LC.I3
Info:  0.9 60.9  Source cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_LC.O
Info:  2.3 63.2    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O budget 0.375000 ns (17,18) -> (17,18)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_LC.I2
Info:  1.2 64.4  Source cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_LC.O
Info:  3.6 68.0    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O budget 0.070000 ns (17,18) -> (22,24)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_LC.I3
Info:  0.9 68.9  Source cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_LC.O
Info:  3.0 71.9    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O budget -0.094000 ns (22,24) -> (22,21)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_31_D_SB_LUT4_O_LC.I2
Info:  1.2 73.1  Setup cpu0.r[15]_SB_DFFE_Q_31_D_SB_LUT4_O_LC.I2
Info: 28.1 ns logic, 44.9 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_DSP.O_0
Info:  3.0  3.1    Net cpu0.alu0.mult_al_bh[0] budget 0.000000 ns (0,15) -> (1,13)
Info:                Sink cpu0.alu0.mult_al_bl_SB_CARRY_I0_15$CARRY.I2
Info:  0.6  3.7  Source cpu0.alu0.mult_al_bl_SB_CARRY_I0_15$CARRY.COUT
Info:  0.0  3.7    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  3.9  Source cpu0.alu0.mult64_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  3.9    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  4.2  Source cpu0.alu0.mult64_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.2    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  4.5  Source cpu0.alu0.mult64_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.5    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  4.8  Source cpu0.alu0.mult64_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.8    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.1  Source cpu0.alu0.mult64_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.1    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.3  Source cpu0.alu0.mult64_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.3    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.6  Source cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6  6.2    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8] budget 0.560000 ns (1,13) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_36_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.4  Source cpu0.alu0.mult64_SB_LUT4_O_36_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  6.4    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.7  Source cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  6.7    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.0  Source cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.0    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.3  Source cpu0.alu0.mult64_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.3    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.6  Source cpu0.alu0.mult64_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.6    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.8  Source cpu0.alu0.mult64_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.8    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.1  Source cpu0.alu0.mult64_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  8.1    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.4  Source cpu0.alu0.mult64_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6  8.9    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16] budget 0.560000 ns (1,14) -> (1,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3  9.2  Source cpu0.alu0.mult64_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0  9.2    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17] budget 0.000000 ns (1,15) -> (1,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3  9.5  Source cpu0.alu0.mult64_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0  9.5    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18] budget 0.000000 ns (1,15) -> (1,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3  9.8  Source cpu0.alu0.mult64_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0  9.8    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19] budget 0.000000 ns (1,15) -> (1,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.1  Source cpu0.alu0.mult64_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.1    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20] budget 0.000000 ns (1,15) -> (1,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.3  Source cpu0.alu0.mult64_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.3    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21] budget 0.000000 ns (1,15) -> (1,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.6  Source cpu0.alu0.mult64_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.6    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22] budget 0.000000 ns (1,15) -> (1,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.9  Source cpu0.alu0.mult64_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.9    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23] budget 0.000000 ns (1,15) -> (1,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 11.2  Source cpu0.alu0.mult64_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  1.2 12.4    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24] budget 1.220000 ns (1,15) -> (1,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 13.3  Source cpu0.alu0.mult64_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.4 15.7    Net cpu0.alu0.mult64_SB_LUT4_O_21_I2_SB_LUT4_O_I2 budget 1.106000 ns (1,16) -> (1,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_22_I1_SB_LUT4_O_LC.I2
Info:  1.2 16.9  Source cpu0.alu0.mult64_SB_LUT4_O_22_I1_SB_LUT4_O_LC.O
Info:  3.0 19.8    Net cpu0.alu0.mult64_SB_LUT4_O_22_I1 budget 0.295000 ns (1,18) -> (3,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_22_LC.I1
Info:  0.7 20.5  Source cpu0.alu0.mult64_SB_LUT4_O_22_LC.COUT
Info:  0.6 21.1    Net cpu0.alu0.mult64_SB_LUT4_O_43_I1_SB_CARRY_I0_CO[41] budget 0.560000 ns (3,16) -> (3,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_21_LC.CIN
Info:  0.3 21.3  Source cpu0.alu0.mult64_SB_LUT4_O_21_LC.COUT
Info:  0.0 21.3    Net cpu0.alu0.mult64_SB_LUT4_O_43_I1_SB_CARRY_I0_CO[42] budget 0.000000 ns (3,17) -> (3,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_20_LC.CIN
Info:  0.3 21.6  Source cpu0.alu0.mult64_SB_LUT4_O_20_LC.COUT
Info:  0.0 21.6    Net cpu0.alu0.mult64_SB_LUT4_O_43_I1_SB_CARRY_I0_CO[43] budget 0.000000 ns (3,17) -> (3,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_19_LC.CIN
Info:  0.3 21.9  Source cpu0.alu0.mult64_SB_LUT4_O_19_LC.COUT
Info:  0.0 21.9    Net cpu0.alu0.mult64_SB_LUT4_O_43_I1_SB_CARRY_I0_CO[44] budget 0.000000 ns (3,17) -> (3,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_18_LC.CIN
Info:  0.3 22.2  Source cpu0.alu0.mult64_SB_LUT4_O_18_LC.COUT
Info:  0.0 22.2    Net cpu0.alu0.mult64_SB_LUT4_O_43_I1_SB_CARRY_I0_CO[45] budget 0.000000 ns (3,17) -> (3,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_17_LC.CIN
Info:  0.3 22.4  Source cpu0.alu0.mult64_SB_LUT4_O_17_LC.COUT
Info:  0.0 22.4    Net cpu0.alu0.mult64_SB_LUT4_O_43_I1_SB_CARRY_I0_CO[46] budget 0.000000 ns (3,17) -> (3,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_16_LC.CIN
Info:  0.3 22.7  Source cpu0.alu0.mult64_SB_LUT4_O_16_LC.COUT
Info:  0.0 22.7    Net cpu0.alu0.mult64_SB_LUT4_O_43_I1_SB_CARRY_I0_CO[47] budget 0.000000 ns (3,17) -> (3,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_15_LC.CIN
Info:  0.3 23.0  Source cpu0.alu0.mult64_SB_LUT4_O_15_LC.COUT
Info:  0.0 23.0    Net cpu0.alu0.mult64_SB_LUT4_O_43_I1_SB_CARRY_I0_CO[48] budget 0.000000 ns (3,17) -> (3,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_14_LC.CIN
Info:  0.3 23.3  Source cpu0.alu0.mult64_SB_LUT4_O_14_LC.COUT
Info:  0.6 23.8    Net cpu0.alu0.mult64_SB_LUT4_O_43_I1_SB_CARRY_I0_CO[49] budget 0.560000 ns (3,17) -> (3,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_13_LC.CIN
Info:  0.3 24.1  Source cpu0.alu0.mult64_SB_LUT4_O_13_LC.COUT
Info:  0.0 24.1    Net cpu0.alu0.mult64_SB_LUT4_O_43_I1_SB_CARRY_I0_CO[50] budget 0.000000 ns (3,18) -> (3,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_12_LC.CIN
Info:  0.3 24.4  Source cpu0.alu0.mult64_SB_LUT4_O_12_LC.COUT
Info:  0.0 24.4    Net cpu0.alu0.mult64_SB_LUT4_O_43_I1_SB_CARRY_I0_CO[51] budget 0.000000 ns (3,18) -> (3,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_11_LC.CIN
Info:  0.3 24.7  Source cpu0.alu0.mult64_SB_LUT4_O_11_LC.COUT
Info:  0.0 24.7    Net cpu0.alu0.mult64_SB_LUT4_O_43_I1_SB_CARRY_I0_CO[52] budget 0.000000 ns (3,18) -> (3,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_10_LC.CIN
Info:  0.3 24.9  Source cpu0.alu0.mult64_SB_LUT4_O_10_LC.COUT
Info:  0.0 24.9    Net cpu0.alu0.mult64_SB_LUT4_O_43_I1_SB_CARRY_I0_CO[53] budget 0.000000 ns (3,18) -> (3,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_9_LC.CIN
Info:  0.3 25.2  Source cpu0.alu0.mult64_SB_LUT4_O_9_LC.COUT
Info:  0.7 25.9    Net cpu0.alu0.mult64_SB_LUT4_O_43_I1_SB_CARRY_I0_CO[54] budget 0.660000 ns (3,18) -> (3,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_8_LC.I3
Info:  0.9 26.8  Source cpu0.alu0.mult64_SB_LUT4_O_8_LC.O
Info:  3.0 29.7    Net cpu0.alu0.mult64[54] budget 0.505000 ns (3,18) -> (4,15)
Info:                Sink cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3 31.0  Source cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.0 34.0    Net cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 budget -3.403000 ns (4,15) -> (8,15)
Info:                Sink cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 35.3  Source cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 37.0    Net cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 budget -0.055000 ns (8,15) -> (9,14)
Info:                Sink cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 38.3  Source cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 40.0    Net cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 budget -1.270000 ns (9,14) -> (10,14)
Info:                Sink cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 41.3  Source cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 43.1    Net cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -0.905000 ns (10,14) -> (9,13)
Info:                Sink cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 44.3  Source cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.1 47.3    Net cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -0.471000 ns (9,13) -> (8,18)
Info:                Sink cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 48.2  Source cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 50.0    Net cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -0.656000 ns (8,18) -> (9,18)
Info:                Sink cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 50.8  Source cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 53.8    Net cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.174000 ns (9,18) -> (5,18)
Info:                Sink cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 54.7  Source cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 57.7    Net cpu0.r[14]_SB_DFFE_Q_2_D_SB_LUT4_O_I3 budget -0.214000 ns (5,18) -> (2,20)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_LC.I3
Info:  0.8 58.5  Setup cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_LC.I3
Info: 24.1 ns logic, 34.4 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source RX$sb_io.D_IN_0
Info:  4.1  4.1    Net RX$SB_IO_IN budget 23.971001 ns (13,0) -> (5,6)
Info:                Sink uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2  5.3  Source uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  7.1    Net uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I3 budget 7.298000 ns (5,6) -> (5,6)
Info:                Sink uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_LC.I1
Info:  1.2  8.3  Source uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_LC.O
Info:  5.7 14.1    Net uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I1_O budget 7.492000 ns (5,6) -> (15,19)
Info:                Sink uart0.rx_samples_SB_DFFESR_Q_D_SB_LUT4_O_LC.I0
Info:  1.2 15.3  Setup uart0.rx_samples_SB_DFFESR_Q_D_SB_LUT4_O_LC.I0
Info: 3.7 ns logic, 11.6 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source cpu0.instruction_SB_DFFESR_Q_DFFLC.O
Info:  3.6  5.0    Net cpu0.R0[2] budget -3.500000 ns (16,23) -> (21,24)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_30_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2  6.2  Source cpu0.alu0.b_SB_LUT4_O_30_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8  8.0    Net cpu0.alu0.b_SB_LUT4_O_30_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 budget -3.921000 ns (21,24) -> (21,24)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_30_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3  9.3  Source cpu0.alu0.b_SB_LUT4_O_30_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 11.0    Net cpu0.alu0.b_SB_LUT4_O_30_I3_SB_LUT4_O_I1 budget -2.469000 ns (21,24) -> (21,23)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_30_I3_SB_LUT4_O_LC.I1
Info:  1.2 12.3  Source cpu0.alu0.b_SB_LUT4_O_30_I3_SB_LUT4_O_LC.O
Info:  2.3 14.6    Net cpu0.alu0.b_SB_LUT4_O_30_I3 budget -3.342000 ns (21,23) -> (22,23)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_30_LC.I3
Info:  0.9 15.4  Source cpu0.alu0.b_SB_LUT4_O_30_LC.O
Info:  4.0 19.5    Net cpu0.alu_b[0] budget -1.736000 ns (22,23) -> (10,19)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_30_I2_SB_LUT4_O_LC.I3
Info:  0.9 20.3  Source cpu0.alu0.sub_SB_LUT4_O_30_I2_SB_LUT4_O_LC.O
Info:  4.2 24.6    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_CARRY_I1_CO[1] budget 3.798000 ns (10,19) -> (4,8)
Info:                Sink $nextpnr_ICESTORM_LC_3.I1
Info:  0.7 25.2  Source $nextpnr_ICESTORM_LC_3.COUT
Info:  0.0 25.2    Net $nextpnr_ICESTORM_LC_3$O budget 0.000000 ns (4,8) -> (4,8)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_3_LC.CIN
Info:  0.3 25.5  Source cpu0.alu0.invertshift_SB_LUT4_O_3_LC.COUT
Info:  0.0 25.5    Net cpu0.alu0.invertshift_SB_LUT4_O_I3[2] budget 0.000000 ns (4,8) -> (4,8)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_2_LC.CIN
Info:  0.3 25.8  Source cpu0.alu0.invertshift_SB_LUT4_O_2_LC.COUT
Info:  0.7 26.5    Net cpu0.alu0.invertshift_SB_LUT4_O_I3[3] budget 0.660000 ns (4,8) -> (4,8)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_1_LC.I3
Info:  0.9 27.3  Source cpu0.alu0.invertshift_SB_LUT4_O_1_LC.O
Info:  1.8 29.1    Net cpu0.alu0.invertshift[3] budget 3.326000 ns (4,8) -> (3,9)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_I3_4_LC.I3
Info:  0.9 30.0  Source cpu0.alu0.invertshift_SB_LUT4_I3_4_LC.O
Info:  3.0 32.9    Net cpu0.alu0.invertshift_SB_LUT4_I3_4_O budget 3.402000 ns (3,9) -> (1,11)
Info:                Sink cpu0.alu0.mult_al_bh_SB_MAC16_O_B_15_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 34.2  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_B_15_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 36.0    Net cpu0.alu0.mult_al_bh_SB_MAC16_O_B_15_SB_LUT4_O_I2 budget 4.301000 ns (1,11) -> (1,12)
Info:                Sink cpu0.alu0.mult_al_bh_SB_MAC16_O_B_15_SB_LUT4_O_LC.I2
Info:  1.2 37.2  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_B_15_SB_LUT4_O_LC.O
Info:  4.2 41.4    Net cpu0.alu0.mult_al_bh_SB_MAC16_O_B_15 budget 4.387000 ns (1,12) -> (0,23)
Info:                Sink cpu0.alu0.mult_ah_bh_SB_MAC16_O_DSP.B_0
Info:  0.1 41.5  Setup cpu0.alu0.mult_ah_bh_SB_MAC16_O_DSP.B_0
Info: 12.5 ns logic, 29.1 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source LEDG_N_SB_DFF_Q_D_SB_LUT4_O_LC.O
Info:  5.6  7.0    Net LEDG_N$SB_IO_OUT budget 81.943001 ns (12,9) -> (13,31)
Info:                Sink LEDG_N$sb_io.D_OUT_0
Info: 1.4 ns logic, 5.6 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 13.69 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET       -> posedge CLK$SB_IO_IN_$glb_clk: 58.49 ns
Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 15.29 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET      : 41.52 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 7.04 ns

Info: Slack histogram:
Info:  legend: * represents 12 endpoint(s)
Info:          + represents [1,12) endpoint(s)
Info: [ 10266,  13762) |******+
Info: [ 13762,  17258) |*****************+
Info: [ 17258,  20754) |**************+
Info: [ 20754,  24250) |**+
Info: [ 24250,  27746) |+
Info: [ 27746,  31242) |**********+
Info: [ 31242,  34738) |**********************+
Info: [ 34738,  38234) |*************************************+
Info: [ 38234,  41730) |*********************************************+
Info: [ 41730,  45226) |*********************+
Info: [ 45226,  48722) |********+
Info: [ 48722,  52218) |********+
Info: [ 52218,  55714) |****+
Info: [ 55714,  59210) |**********+
Info: [ 59210,  62706) |*****************+
Info: [ 62706,  66202) |*****************+
Info: [ 66202,  69698) |*****************************+
Info: [ 69698,  73194) |*************************************************+
Info: [ 73194,  76690) |************************************************************ 
Info: [ 76690,  80186) |**************************************************+
