01:10:08 DEBUG : Logs will be stored at '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/IDE.log'.
01:10:09 INFO  : Launching XSCT server: xsct -n  -interactive /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/temp_xsdb_launch_script.tcl
01:10:09 INFO  : Registering command handlers for Vitis TCF services
01:10:09 INFO  : Platform repository initialization has completed.
01:10:11 INFO  : XSCT server has started successfully.
01:10:11 INFO  : Successfully done setting XSCT server connection channel  
01:10:11 INFO  : plnx-install-location is set to ''
01:10:11 INFO  : Successfully done query RDI_DATADIR 
01:10:11 INFO  : Successfully done setting workspace for the tool. 
01:11:20 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:11:20 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
01:11:20 WARN  : An unexpected exception occurred in the module 'platform project logging'
01:11:20 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:11:32 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:17:46 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:17:46 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
01:17:49 INFO  : Checking for BSP changes to sync application flags for project 'Hyperspectral'...
01:17:58 INFO  : Updating application flags with new BSP settings...
01:17:58 INFO  : Successfully updated application flags for project Hyperspectral.
01:19:25 INFO  : Checking for BSP changes to sync application flags for project 'Hyperspectral'...
01:19:31 INFO  : Checking for BSP changes to sync application flags for project 'Hyperspectral'...
01:28:11 DEBUG : Logs will be stored at '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/IDE.log'.
01:28:15 INFO  : Launching XSCT server: xsct -n  -interactive /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/temp_xsdb_launch_script.tcl
01:28:20 INFO  : XSCT server has started successfully.
01:28:20 INFO  : plnx-install-location is set to ''
01:28:20 INFO  : Successfully done setting XSCT server connection channel  
01:28:20 INFO  : Successfully done setting workspace for the tool. 
01:28:23 INFO  : Platform repository initialization has completed.
01:28:23 INFO  : Registering command handlers for Vitis TCF services
01:32:37 DEBUG : Logs will be stored at '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/IDE.log'.
01:32:37 INFO  : Launching XSCT server: xsct -n  -interactive /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/temp_xsdb_launch_script.tcl
01:32:38 INFO  : Platform repository initialization has completed.
01:32:38 INFO  : Registering command handlers for Vitis TCF services
01:32:39 INFO  : XSCT server has started successfully.
01:32:39 INFO  : plnx-install-location is set to ''
01:32:39 INFO  : Successfully done setting XSCT server connection channel  
01:32:39 INFO  : Successfully done query RDI_DATADIR 
01:32:39 INFO  : Successfully done setting workspace for the tool. 
01:35:49 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:35:49 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
01:35:52 INFO  : Checking for BSP changes to sync application flags for project 'Hyperspectral'...
01:38:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:27 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
01:38:27 INFO  : 'jtag frequency' command is executed.
01:38:27 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
01:38:27 INFO  : Context for 'APU' is selected.
01:38:27 INFO  : System reset is completed.
01:38:30 INFO  : 'after 3000' command is executed.
01:38:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
01:38:34 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/Hyperspectral/_ide/bitstream/design_1_wrapper.bit"
01:38:34 INFO  : Context for 'APU' is selected.
01:38:34 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:38:34 INFO  : 'configparams force-mem-access 1' command is executed.
01:38:34 INFO  : Context for 'APU' is selected.
01:38:34 INFO  : Boot mode is read from the target.
01:38:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:38:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:38:35 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
01:38:35 INFO  : 'set bp_38_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
01:38:36 INFO  : 'con -block -timeout 60' command is executed.
01:38:36 INFO  : 'bpremove $bp_38_35_fsbl_bp' command is executed.
01:38:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:38:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:38:36 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/Hyperspectral/Debug/Hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
01:38:36 INFO  : 'configparams force-mem-access 0' command is executed.
01:38:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/Hyperspectral/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_38_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/Hyperspectral/Debug/Hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

01:38:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:38:36 INFO  : 'con' command is executed.
01:38:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

01:38:36 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/Hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
01:39:53 INFO  : Disconnected from the channel tcfchan#3.
01:41:29 DEBUG : Logs will be stored at '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/IDE.log'.
01:41:30 INFO  : Launching XSCT server: xsct -n  -interactive /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/temp_xsdb_launch_script.tcl
01:41:31 INFO  : Platform repository initialization has completed.
01:41:31 INFO  : Registering command handlers for Vitis TCF services
01:41:32 INFO  : XSCT server has started successfully.
01:41:32 INFO  : plnx-install-location is set to ''
01:41:32 INFO  : Successfully done setting XSCT server connection channel  
01:41:32 INFO  : Successfully done query RDI_DATADIR 
01:41:32 INFO  : Successfully done setting workspace for the tool. 
01:41:53 INFO  : No changes in MSS file content so sources will not be generated.
01:42:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:42:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
01:42:26 INFO  : 'jtag frequency' command is executed.
01:42:26 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
01:42:26 INFO  : Context for 'APU' is selected.
01:42:26 INFO  : System reset is completed.
01:42:29 INFO  : 'after 3000' command is executed.
01:42:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
01:42:33 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/Hyperspectral/_ide/bitstream/design_1_wrapper.bit"
01:42:33 INFO  : Context for 'APU' is selected.
01:42:34 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:42:34 INFO  : 'configparams force-mem-access 1' command is executed.
01:42:34 INFO  : Context for 'APU' is selected.
01:42:34 INFO  : Boot mode is read from the target.
01:42:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:42:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:42:34 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
01:42:34 INFO  : 'set bp_42_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
01:42:36 INFO  : 'con -block -timeout 60' command is executed.
01:42:36 INFO  : 'bpremove $bp_42_34_fsbl_bp' command is executed.
01:42:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:42:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:42:36 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/Hyperspectral/Debug/Hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
01:42:36 INFO  : 'configparams force-mem-access 0' command is executed.
01:42:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/Hyperspectral/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_42_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/Hyperspectral/Debug/Hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

01:42:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:42:36 INFO  : 'con' command is executed.
01:42:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

01:42:36 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/Hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
01:43:33 INFO  : Disconnected from the channel tcfchan#1.
01:43:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:43:43 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:44:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:44:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
01:44:19 INFO  : 'jtag frequency' command is executed.
01:44:19 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
01:44:19 INFO  : Context for 'APU' is selected.
01:44:20 INFO  : System reset is completed.
01:44:23 INFO  : 'after 3000' command is executed.
01:44:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
01:44:26 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/Hyperspectral/_ide/bitstream/design_1_wrapper.bit"
01:44:26 INFO  : Context for 'APU' is selected.
01:44:26 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:44:26 INFO  : 'configparams force-mem-access 1' command is executed.
01:44:26 INFO  : Context for 'APU' is selected.
01:44:26 INFO  : Boot mode is read from the target.
01:44:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:44:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:44:26 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
01:44:26 INFO  : 'set bp_44_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
01:44:27 INFO  : 'con -block -timeout 60' command is executed.
01:44:27 INFO  : 'bpremove $bp_44_26_fsbl_bp' command is executed.
01:44:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:44:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:44:28 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/Hyperspectral/Debug/Hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
01:44:28 INFO  : 'configparams force-mem-access 0' command is executed.
01:44:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/Hyperspectral/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_44_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/Hyperspectral/Debug/Hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

01:44:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:44:28 INFO  : 'con' command is executed.
01:44:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

01:44:28 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/Hyperspectral_system/_ide/scripts/debugger_hyperspectral-default_2.tcl'
01:45:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:45:54 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
01:45:54 INFO  : 'jtag frequency' command is executed.
01:45:54 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
01:45:54 INFO  : Context for 'APU' is selected.
01:45:55 INFO  : System reset is completed.
01:45:58 INFO  : 'after 3000' command is executed.
01:45:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
01:46:01 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/Hyperspectral/_ide/bitstream/design_1_wrapper.bit"
01:46:01 INFO  : Context for 'APU' is selected.
01:46:01 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:46:01 INFO  : 'configparams force-mem-access 1' command is executed.
01:46:01 INFO  : Context for 'APU' is selected.
01:46:01 INFO  : Boot mode is read from the target.
01:46:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:46:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:46:07 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
01:46:07 INFO  : 'set bp_46_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
01:46:08 INFO  : 'con -block -timeout 60' command is executed.
01:46:08 INFO  : 'bpremove $bp_46_7_fsbl_bp' command is executed.
01:46:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:46:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:46:08 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
01:46:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/Hyperspectral/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_46_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/Hyperspectral/Debug/Hyperspectral.elf
----------------End of Script----------------

01:46:08 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
01:46:29 INFO  : Disconnected from the channel tcfchan#2.
05:56:06 DEBUG : Logs will be stored at '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/IDE.log'.
05:56:09 INFO  : Launching XSCT server: xsct -n  -interactive /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/temp_xsdb_launch_script.tcl
05:56:13 INFO  : XSCT server has started successfully.
05:56:16 INFO  : Platform repository initialization has completed.
05:56:16 INFO  : Registering command handlers for Vitis TCF services
05:56:18 INFO  : plnx-install-location is set to ''
05:56:18 INFO  : Successfully done setting XSCT server connection channel  
05:56:18 INFO  : Successfully done query RDI_DATADIR 
05:56:18 INFO  : Successfully done setting workspace for the tool. 
