<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OpenPtf: QUADSPI_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenPtf
   &#160;<span id="projectnumber">0.1</span>
   </div>
   <div id="projectbrief">Open General purpose Low Level softwaer platform for MCUs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">QUADSPI_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32l476xx.html">Stm32l476xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>QUAD Serial Peripheral Interface.  
 <a href="struct_q_u_a_d_s_p_i___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32l476xx_8h_source.html">stm32l476xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_q_u_a_d_s_p_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6225cb8f4938f98204d11afaffd41c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_q_u_a_d_s_p_i___type_def.html#af6225cb8f4938f98204d11afaffd41c9">DCR</a></td></tr>
<tr class="separator:af6225cb8f4938f98204d11afaffd41c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_q_u_a_d_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d5cc7f32884945503dd29f8f6cbb415"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_q_u_a_d_s_p_i___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a></td></tr>
<tr class="separator:a5d5cc7f32884945503dd29f8f6cbb415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a651b3980342dcf21d301d29621dcf4f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_q_u_a_d_s_p_i___type_def.html#a651b3980342dcf21d301d29621dcf4f6">DLR</a></td></tr>
<tr class="separator:a651b3980342dcf21d301d29621dcf4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e1322e27c40bf91d172f9673f205c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_q_u_a_d_s_p_i___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>
<tr class="separator:a5e1322e27c40bf91d172f9673f205c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac50357d1ebac2949d27bfc4855e6a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_q_u_a_d_s_p_i___type_def.html#a2ac50357d1ebac2949d27bfc4855e6a4">AR</a></td></tr>
<tr class="separator:a2ac50357d1ebac2949d27bfc4855e6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d4126533b52183ef8105af2e526bd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_q_u_a_d_s_p_i___type_def.html#a53d4126533b52183ef8105af2e526bd0">ABR</a></td></tr>
<tr class="separator:a53d4126533b52183ef8105af2e526bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_q_u_a_d_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="separator:a3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7327d5955c8e4e3eb689a7ad2a1fa219"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_q_u_a_d_s_p_i___type_def.html#a7327d5955c8e4e3eb689a7ad2a1fa219">PSMKR</a></td></tr>
<tr class="separator:a7327d5955c8e4e3eb689a7ad2a1fa219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a986e18db58469e5dd0e756b2b405b805"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_q_u_a_d_s_p_i___type_def.html#a986e18db58469e5dd0e756b2b405b805">PSMAR</a></td></tr>
<tr class="separator:a986e18db58469e5dd0e756b2b405b805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9e54bfb9deb2d92de2c3f62d33793da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_q_u_a_d_s_p_i___type_def.html#aa9e54bfb9deb2d92de2c3f62d33793da">PIR</a></td></tr>
<tr class="separator:aa9e54bfb9deb2d92de2c3f62d33793da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae060e16fd0b193203ddead99622260c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_q_u_a_d_s_p_i___type_def.html#ae060e16fd0b193203ddead99622260c1">LPTR</a></td></tr>
<tr class="separator:ae060e16fd0b193203ddead99622260c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>QUAD Serial Peripheral Interface. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a53d4126533b52183ef8105af2e526bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53d4126533b52183ef8105af2e526bd0">&#9670;&nbsp;</a></span>ABR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ABR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Alternate Bytes register, Address offset: 0x1C </p>

</div>
</div>
<a id="a2ac50357d1ebac2949d27bfc4855e6a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ac50357d1ebac2949d27bfc4855e6a4">&#9670;&nbsp;</a></span>AR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Address register, Address offset: 0x18 </p>

</div>
</div>
<a id="a5e1322e27c40bf91d172f9673f205c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e1322e27c40bf91d172f9673f205c97">&#9670;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Communication Configuration register, Address offset: 0x14 </p>

</div>
</div>
<a id="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Control register, Address offset: 0x00 </p>

</div>
</div>
<a id="af6225cb8f4938f98204d11afaffd41c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6225cb8f4938f98204d11afaffd41c9">&#9670;&nbsp;</a></span>DCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Device Configuration register, Address offset: 0x04 </p>

</div>
</div>
<a id="a651b3980342dcf21d301d29621dcf4f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a651b3980342dcf21d301d29621dcf4f6">&#9670;&nbsp;</a></span>DLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Data Length register, Address offset: 0x10 </p>

</div>
</div>
<a id="a3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&nbsp;</a></span>DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Data register, Address offset: 0x20 </p>

</div>
</div>
<a id="a5d5cc7f32884945503dd29f8f6cbb415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d5cc7f32884945503dd29f8f6cbb415">&#9670;&nbsp;</a></span>FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Flag Clear register, Address offset: 0x0C </p>

</div>
</div>
<a id="ae060e16fd0b193203ddead99622260c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae060e16fd0b193203ddead99622260c1">&#9670;&nbsp;</a></span>LPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Low Power Timeout register, Address offset: 0x30 </p>

</div>
</div>
<a id="aa9e54bfb9deb2d92de2c3f62d33793da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9e54bfb9deb2d92de2c3f62d33793da">&#9670;&nbsp;</a></span>PIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Polling Interval register, Address offset: 0x2C </p>

</div>
</div>
<a id="a986e18db58469e5dd0e756b2b405b805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a986e18db58469e5dd0e756b2b405b805">&#9670;&nbsp;</a></span>PSMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Polling Status Match register, Address offset: 0x28 </p>

</div>
</div>
<a id="a7327d5955c8e4e3eb689a7ad2a1fa219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7327d5955c8e4e3eb689a7ad2a1fa219">&#9670;&nbsp;</a></span>PSMKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSMKR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Polling Status Mask register, Address offset: 0x24 </p>

</div>
</div>
<a id="af6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&nbsp;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUADSPI Status register, Address offset: 0x08 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/vineet/Workspace/OpenPtf (copy)/src/Drivers/CMSIS/Device/ST/STM32L4xx/Include/<a class="el" href="stm32l476xx_8h_source.html">stm32l476xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
