/*
 * Copyright (C) 2020 UNISOC Technologies Co., Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 ********************************************************************
 * Auto generated c code from ASIC Documentation, PLEASE DONOT EDIT *
 ********************************************************************
 */

#ifndef _UMP9622_GLB_H
#define _UMP9622_GLB_H

#define CTL_UMP9622_BASE_ANA_GLB		ANA_UMP9622_REGS_GLB_BASE

#define REG_ANA_UMP9622_CHIP_ID_LOW                         (CTL_UMP9622_BASE_ANA_GLB + 0x0000)
#define REG_ANA_UMP9622_CHIP_ID_HIGH                        (CTL_UMP9622_BASE_ANA_GLB + 0x0004)
#define REG_ANA_UMP9622_MODULE_EN0                          (CTL_UMP9622_BASE_ANA_GLB + 0x0008)
#define REG_ANA_UMP9622_ARM_CLK_EN0                         (CTL_UMP9622_BASE_ANA_GLB + 0x000C)
#define REG_ANA_UMP9622_RESERVED_REG1                       (CTL_UMP9622_BASE_ANA_GLB + 0x0010)
#define REG_ANA_UMP9622_SOFT_RST0                           (CTL_UMP9622_BASE_ANA_GLB + 0x0014)
#define REG_ANA_UMP9622_ARCH_EN                             (CTL_UMP9622_BASE_ANA_GLB + 0x0018)
#define REG_ANA_UMP9622_MCU_WR_PROT_VALUE                   (CTL_UMP9622_BASE_ANA_GLB + 0x001C)
#define REG_ANA_UMP9622_PWR_OFF_SEQ_CTRL                    (CTL_UMP9622_BASE_ANA_GLB + 0x0020)
#define REG_ANA_UMP9622_DEBUG_REG0                          (CTL_UMP9622_BASE_ANA_GLB + 0x0024)
#define REG_ANA_UMP9622_DEBUG_REG1                          (CTL_UMP9622_BASE_ANA_GLB + 0x0028)
#define REG_ANA_UMP9622_ADI_ACK_BIT_OPT_CTRL                (CTL_UMP9622_BASE_ANA_GLB + 0x002C)
#define REG_ANA_UMP9622_RESERVED_REG6                       (CTL_UMP9622_BASE_ANA_GLB + 0x0030)
#define REG_ANA_UMP9622_RESERVED_REG7                       (CTL_UMP9622_BASE_ANA_GLB + 0x0034)
#define REG_ANA_UMP9622_RESERVED_REG8                       (CTL_UMP9622_BASE_ANA_GLB + 0x0038)
#define REG_ANA_UMP9622_RESERVED_REG9                       (CTL_UMP9622_BASE_ANA_GLB + 0x003C)
#define REG_ANA_UMP9622_RESERVED_REG10                      (CTL_UMP9622_BASE_ANA_GLB + 0x0040)
#define REG_ANA_UMP9622_RESERVED_REG11                      (CTL_UMP9622_BASE_ANA_GLB + 0x0044)
#define REG_ANA_UMP9622_RESERVED_REG12                      (CTL_UMP9622_BASE_ANA_GLB + 0x0048)
#define REG_ANA_UMP9622_LDO_RTC_CTRL                        (CTL_UMP9622_BASE_ANA_GLB + 0x004C)
#define REG_ANA_UMP9622_RESERVED_REG13                      (CTL_UMP9622_BASE_ANA_GLB + 0x0050)
#define REG_ANA_UMP9622_RESERVED_REG14                      (CTL_UMP9622_BASE_ANA_GLB + 0x0054)
#define REG_ANA_UMP9622_RESERVED_REG15                      (CTL_UMP9622_BASE_ANA_GLB + 0x0058)
#define REG_ANA_UMP9622_RESERVED_REG16                      (CTL_UMP9622_BASE_ANA_GLB + 0x005C)
#define REG_ANA_UMP9622_RESERVED_REG17                      (CTL_UMP9622_BASE_ANA_GLB + 0x0060)
#define REG_ANA_UMP9622_SLP_CTRL                            (CTL_UMP9622_BASE_ANA_GLB + 0x0064)
#define REG_ANA_UMP9622_RESERVED_REG23                      (CTL_UMP9622_BASE_ANA_GLB + 0x0068)
#define REG_ANA_UMP9622_RESERVED_REG18                      (CTL_UMP9622_BASE_ANA_GLB + 0x006C)
#define REG_ANA_UMP9622_RESERVED_REG19                      (CTL_UMP9622_BASE_ANA_GLB + 0x0070)
#define REG_ANA_UMP9622_RESERVED_REG20                      (CTL_UMP9622_BASE_ANA_GLB + 0x0074)
#define REG_ANA_UMP9622_RESERVED_REG21                      (CTL_UMP9622_BASE_ANA_GLB + 0x0078)
#define REG_ANA_UMP9622_DCXO_SW_CTRL                        (CTL_UMP9622_BASE_ANA_GLB + 0x007C)
#define REG_ANA_UMP9622_TSX_CTRL0                           (CTL_UMP9622_BASE_ANA_GLB + 0x0080)
#define REG_ANA_UMP9622_RESERVED_REG24                      (CTL_UMP9622_BASE_ANA_GLB + 0x0084)
#define REG_ANA_UMP9622_RC1M_CAL_CTRL                       (CTL_UMP9622_BASE_ANA_GLB + 0x0088)
#define REG_ANA_UMP9622_TSX_CTRL3                           (CTL_UMP9622_BASE_ANA_GLB + 0x008C)
#define REG_ANA_UMP9622_TSX_CTRL4                           (CTL_UMP9622_BASE_ANA_GLB + 0x0090)
#define REG_ANA_UMP9622_TSX_CTRL5                           (CTL_UMP9622_BASE_ANA_GLB + 0x0094)
#define REG_ANA_UMP9622_TSX_CTRL6                           (CTL_UMP9622_BASE_ANA_GLB + 0x0098)
#define REG_ANA_UMP9622_TSX_CTRL7                           (CTL_UMP9622_BASE_ANA_GLB + 0x009C)
#define REG_ANA_UMP9622_TSX_CTRL8                           (CTL_UMP9622_BASE_ANA_GLB + 0x00A0)
#define REG_ANA_UMP9622_TSX_CTRL9                           (CTL_UMP9622_BASE_ANA_GLB + 0x00A4)
#define REG_ANA_UMP9622_TSX_CTRL10                          (CTL_UMP9622_BASE_ANA_GLB + 0x00A8)
#define REG_ANA_UMP9622_TSX_CTRL11                          (CTL_UMP9622_BASE_ANA_GLB + 0x00AC)
#define REG_ANA_UMP9622_TSX_CTRL12                          (CTL_UMP9622_BASE_ANA_GLB + 0x00B0)
#define REG_ANA_UMP9622_TSX_CTRL13                          (CTL_UMP9622_BASE_ANA_GLB + 0x00B4)
#define REG_ANA_UMP9622_TSX_CTRL14                          (CTL_UMP9622_BASE_ANA_GLB + 0x00B8)
#define REG_ANA_UMP9622_TSX_CTRL15                          (CTL_UMP9622_BASE_ANA_GLB + 0x00BC)
#define REG_ANA_UMP9622_EXT_XTL_RX_CTRL0                    (CTL_UMP9622_BASE_ANA_GLB + 0x00C0)
#define REG_ANA_UMP9622_EXT_XTL_RX_CTRL1                    (CTL_UMP9622_BASE_ANA_GLB + 0x00C4)
#define REG_ANA_UMP9622_RESERVED_REG_CORE                   (CTL_UMP9622_BASE_ANA_GLB + 0x00C8)
#define REG_ANA_UMP9622_RESERVED_REG_RTC                    (CTL_UMP9622_BASE_ANA_GLB + 0x00CC)
#define REG_ANA_UMP9622_CLK32KLESS_CTRL0                    (CTL_UMP9622_BASE_ANA_GLB + 0x00D0)
#define REG_ANA_UMP9622_CLK32KLESS_CTRL1                    (CTL_UMP9622_BASE_ANA_GLB + 0x00D4)
#define REG_ANA_UMP9622_CLK32KLESS_CTRL2                    (CTL_UMP9622_BASE_ANA_GLB + 0x00D8)
#define REG_ANA_UMP9622_CLK32KLESS_CTRL3                    (CTL_UMP9622_BASE_ANA_GLB + 0x00DC)
#define REG_ANA_UMP9622_XTL_WAIT_CTRL0                      (CTL_UMP9622_BASE_ANA_GLB + 0x00E0)
#define REG_ANA_UMP9622_RESERVED_REG30                      (CTL_UMP9622_BASE_ANA_GLB + 0x00E4)
#define REG_ANA_UMP9622_EXT_XTL_RX_CTRL2                    (CTL_UMP9622_BASE_ANA_GLB + 0x00E8)
#define REG_ANA_UMP9622_TSX_WR_PROT_VALUE                   (CTL_UMP9622_BASE_ANA_GLB + 0x00EC)
#define REG_ANA_UMP9622_LOW_PWR_CLK32K_CTRL                 (CTL_UMP9622_BASE_ANA_GLB + 0x00F0)
#define REG_ANA_UMP9622_POR_CTRL                            (CTL_UMP9622_BASE_ANA_GLB + 0x00F4)
#define REG_ANA_UMP9622_TSEN_CTRL0                          (CTL_UMP9622_BASE_ANA_GLB + 0x00F8)
#define REG_ANA_UMP9622_TSEN_CTRL1                          (CTL_UMP9622_BASE_ANA_GLB + 0x00FC)
#define REG_ANA_UMP9622_TSEN_CTRL2                          (CTL_UMP9622_BASE_ANA_GLB + 0x0100)
#define REG_ANA_UMP9622_TSEN_CTRL3                          (CTL_UMP9622_BASE_ANA_GLB + 0x0104)
#define REG_ANA_UMP9622_TSEN_CTRL4                          (CTL_UMP9622_BASE_ANA_GLB + 0x0108)
#define REG_ANA_UMP9622_TSEN_CTRL5                          (CTL_UMP9622_BASE_ANA_GLB + 0x010C)
#define REG_ANA_UMP9622_TSEN_CTRL6                          (CTL_UMP9622_BASE_ANA_GLB + 0x0110)
#define REG_ANA_UMP9622_TSEN_CTRL7                          (CTL_UMP9622_BASE_ANA_GLB + 0x0114)

/* bits definitions for REG_ANA_UMP9622_CHIP_ID_LOW, [0x00002000] */
#define BIT_ANA_UMP9622_CHIP_ID_LOW(x)                      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_ANA_UMP9622_CHIP_ID_HIGH, [0x00002004] */
#define BIT_ANA_UMP9622_CHIP_ID_HIGH(x)                     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_ANA_UMP9622_MODULE_EN0, [0x00002008] */
#define BIT_ANA_UMP9622_PINREG_EN                           ( BIT(8) )
#define BIT_ANA_UMP9622_CAL_EN                              ( BIT(0) )

/* bits definitions for REG_ANA_UMP9622_ARM_CLK_EN0, [0x0000200C] */
#define BIT_ANA_UMP9622_CLK_CAL_EN                          ( BIT(2) )
#define BIT_ANA_UMP9622_CLK_TSEN_ADC_EN                     ( BIT(0) )

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG1, [0x00002010] */

/* bits definitions for REG_ANA_UMP9622_SOFT_RST0, [0x00002014] */
#define BIT_ANA_UMP9622_CAL_SOFT_RST                        ( BIT(0) )

/* bits definitions for REG_ANA_UMP9622_ARCH_EN, [0x00002018] */
#define BIT_ANA_UMP9622_ARCH_EN                             ( BIT(0) )

/* bits definitions for REG_ANA_UMP9622_MCU_WR_PROT_VALUE, [0x0000201C] */
#define BIT_ANA_UMP9622_MCU_WR_PROT                         ( BIT(15) )
#define BIT_ANA_UMP9622_MCU_WR_PROT_VALUE(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )

/* bits definitions for REG_ANA_UMP9622_PWR_OFF_SEQ_CTRL, [0x00002020] */
#define BIT_ANA_UMP9622_PWR_OFF_SEQ_EN                      ( BIT(0) )

/* bits definitions for REG_ANA_UMP9622_DEBUG_REG0, [0x00002024] */
#define BIT_ANA_UMP9622_DBG_CALCULATION_DONE                ( BIT(12) )
#define BIT_ANA_UMP9622_DBG_CALIBRATION_CNT_FULL            ( BIT(11) )
#define BIT_ANA_UMP9622_DBG_CURRENT_STATE(x)                ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_ANA_UMP9622_DBG_CBANK_RESET_EN                  ( BIT(7) )
#define BIT_ANA_UMP9622_DBG_RC_32K_AUTO_SEL                 ( BIT(6) )
#define BIT_ANA_UMP9622_DBG_XTL_EN                          ( BIT(5) )
#define BIT_ANA_UMP9622_DBG_OSC_EN                          ( BIT(4) )
#define BIT_ANA_UMP9622_DBG_DCXO_32K_EN                     ( BIT(3) )
#define BIT_ANA_UMP9622_DBG_DCXO_PD                         ( BIT(2) )
#define BIT_ANA_UMP9622_DBG_DCXO_LP_EN                      ( BIT(1) )
#define BIT_ANA_UMP9622_DBG_CLK_26M_RTC_EN                  ( BIT(0) )

/* bits definitions for REG_ANA_UMP9622_DEBUG_REG1, [0x00002028] */
#define BIT_ANA_UMP9622_DBG_TSX_XO_WAKEUP_N                 ( BIT(10) )
#define BIT_ANA_UMP9622_DBG_C2R_SLP_DCXO_PD_EN              ( BIT(9) )
#define BIT_ANA_UMP9622_DBG_C2R_SLP_DCXO_LP_EN              ( BIT(8) )
#define BIT_ANA_UMP9622_DBG_SLP_DCXO_26M_REF_OUT3           ( BIT(7) )
#define BIT_ANA_UMP9622_DBG_SLP_DCXO_26M_REF_OUT2           ( BIT(6) )
#define BIT_ANA_UMP9622_DBG_SLP_DCXO_26M_REF_OUT1           ( BIT(5) )
#define BIT_ANA_UMP9622_DBG_SLP_DCXO_26M_REF_OUT0           ( BIT(4) )
#define BIT_ANA_UMP9622_DBG_DCXO_26M_REF_OUT3_WAKEUP        ( BIT(3) )
#define BIT_ANA_UMP9622_DBG_DCXO_26M_REF_OUT2_WAKEUP        ( BIT(2) )
#define BIT_ANA_UMP9622_DBG_DCXO_26M_REF_OUT1_WAKEUP        ( BIT(1) )
#define BIT_ANA_UMP9622_DBG_DCXO_26M_REF_OUT0_WAKEUP        ( BIT(0) )

/* bits definitions for REG_ANA_UMP9622_ADI_ACK_BIT_OPT_CTRL, [0x0000202C] */
#define BIT_ANA_UMP9622_ACK_BIT_OPT                         ( BIT(0) )

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG6, [0x00002030] */

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG7, [0x00002034] */

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG8, [0x00002038] */

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG9, [0x0000203C] */

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG10, [0x00002040] */

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG11, [0x00002044] */

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG12, [0x00002048] */

/* bits definitions for REG_ANA_UMP9622_LDO_RTC_CTRL, [0x0000204C] */
#define BIT_ANA_UMP9622_RC1M_CAL(x)                         ( (x) << 9  & (BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_ANA_UMP9622_RC1M_POWERSEL                       ( BIT(8) )
#define BIT_ANA_UMP9622_RC_OSC_EN                           ( BIT(0) )

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG13, [0x00002050] */

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG14, [0x00002054] */

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG15, [0x00002058] */

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG16, [0x0000205C] */

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG17, [0x00002060] */

/* bits definitions for REG_ANA_UMP9622_SLP_CTRL, [0x00002064] */
#define BIT_ANA_UMP9622_SLP_IO_EN                           ( BIT(1) )
#define BIT_ANA_UMP9622_SLP_LDO_PD_EN                       ( BIT(0) )

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG23, [0x00002068] */

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG18, [0x0000206C] */

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG19, [0x00002070] */

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG20, [0x00002074] */

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG21, [0x00002078] */

/* bits definitions for REG_ANA_UMP9622_DCXO_SW_CTRL, [0x0000207C] */
#define BIT_ANA_UMP9622_CLK_RX_256K_SEL                     ( BIT(3) )
#define BIT_ANA_UMP9622_CLK_DCXO_32K_SW_ON                  ( BIT(2) )
#define BIT_ANA_UMP9622_CLK_DCXO_256K_SW_ON                 ( BIT(1) )
#define BIT_ANA_UMP9622_CLK_DCXO_SW_CTRL                    ( BIT(0) )

/* bits definitions for REG_ANA_UMP9622_TSX_CTRL0, [0x00002080] */
#define BIT_ANA_UMP9622_SLP_DCXO_26M_REF_OUT3_EN            ( BIT(8) )
#define BIT_ANA_UMP9622_SLP_DCXO_26M_REF_OUT2_EN            ( BIT(7) )
#define BIT_ANA_UMP9622_SLP_DCXO_26M_REF_OUT1_EN            ( BIT(6) )
#define BIT_ANA_UMP9622_SLP_DCXO_26M_REF_OUT0_EN            ( BIT(5) )
#define BIT_ANA_UMP9622_DCXO_26M_REF_OUT_EN(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG24, [0x00002084] */

/* bits definitions for REG_ANA_UMP9622_RC1M_CAL_CTRL, [0x00002088] */
#define BIT_ANA_UMP9622_OPT_RC1M_SW_MODE_EN                 ( BIT(4) )
#define BIT_ANA_UMP9622_OPT_RC1M_SW_MODE                    ( BIT(3) )
#define BIT_ANA_UMP9622_RC1M_CAL_SW_EN                      ( BIT(2) )
#define BIT_ANA_UMP9622_RC1M_CAL_SW_CTRL                    ( BIT(1) )
#define BIT_ANA_UMP9622_RC1M_CAL_SW_CLK_ON                  ( BIT(0) )

/* bits definitions for REG_ANA_UMP9622_TSX_CTRL3, [0x0000208C] */
#define BIT_ANA_UMP9622_SLP_DCXO_LP_EN                      ( BIT(15) )
#define BIT_ANA_UMP9622_SLP_DCXO_PD_EN                      ( BIT(14) )
#define BIT_ANA_UMP9622_DCXO_CORE_AML_CAL_EN                ( BIT(3) )

/* bits definitions for REG_ANA_UMP9622_TSX_CTRL4, [0x00002090] */
#define BIT_ANA_UMP9622_DCXO_26M_REF_BUF2_DRV_LEVEL_CTRL(x) ( (x) << 13 & (BIT(13)|BIT(14)|BIT(15)) )
#define BIT_ANA_UMP9622_DCXO_26M_REF_BUF3_DRV_LEVEL_CTRL(x) ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)) )
#define BIT_ANA_UMP9622_DCXO_32K_DIV_MODE_SEL               ( BIT(9) )
#define BIT_ANA_UMP9622_DCXO_32K_CLKIN_26M_INV_CTRL         ( BIT(8) )
#define BIT_ANA_UMP9622_DCXO_CORE_AML_CTRL(x)               ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9622_DCXO_CORE_AML_CAL_OK_FLAG           ( BIT(3) )
#define BIT_ANA_UMP9622_TCXO_MODE                           ( BIT(1) )
#define BIT_ANA_UMP9622_DCXO_SCEN_DET_EN                    ( BIT(0) )

/* bits definitions for REG_ANA_UMP9622_TSX_CTRL5, [0x00002094] */
#define BIT_ANA_UMP9622_DCXO_CORE_AML_CAL_CTRL_HP(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_ANA_UMP9622_TSX_CTRL6, [0x00002098] */
#define BIT_ANA_UMP9622_DCXO_CORE_AML_CAL_CTRL_LP(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_ANA_UMP9622_TSX_CTRL7, [0x0000209C] */

/* bits definitions for REG_ANA_UMP9622_TSX_CTRL8, [0x000020A0] */
#define BIT_ANA_UMP9622_DCXO_CORE_GM_HELPER_HP              ( BIT(0) )

/* bits definitions for REG_ANA_UMP9622_TSX_CTRL9, [0x000020A4] */
#define BIT_ANA_UMP9622_DCXO_CORE_GM_HELPER_LP              ( BIT(0) )

/* bits definitions for REG_ANA_UMP9622_TSX_CTRL10, [0x000020A8] */
#define BIT_ANA_UMP9622_DCXO_CORE_CBANK_HP(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_ANA_UMP9622_TSX_CTRL11, [0x000020AC] */
#define BIT_ANA_UMP9622_DCXO_CORE_CBANK_LP(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_ANA_UMP9622_TSX_CTRL12, [0x000020B0] */
#define BIT_ANA_UMP9622_DCXO_32K_FRAC_DIV_RATIO_CTRL_HP(x)  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)) )

/* bits definitions for REG_ANA_UMP9622_TSX_CTRL13, [0x000020B4] */
#define BIT_ANA_UMP9622_DCXO_32K_FRAC_DIV_RATIO_CTRL_LP(x)  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)) )

/* bits definitions for REG_ANA_UMP9622_TSX_CTRL14, [0x000020B8] */
#define BIT_ANA_UMP9622_DCXO_CORE_BUF_MODE_SEL              ( BIT(15) )
#define BIT_ANA_UMP9622_DCXO_26M_REF_BUF2_DIV_MODE_SEL      ( BIT(14) )
#define BIT_ANA_UMP9622_DCXO_26M_REF_BUF3_DIV_MODE_SEL      ( BIT(13) )
#define BIT_ANA_UMP9622_DCXO_LP_CAL_EN                      ( BIT(11) )
#define BIT_ANA_UMP9622_DCXO_26M_REF_BUF_OUTPUT_BYPASS(x)   ( (x) << 6  & (BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BIT_ANA_UMP9622_DCXO_26M_REF_BUF0_DRV_LEVEL_CTRL(x) ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)) )
#define BIT_ANA_UMP9622_DCXO_26M_REF_BUF1_DRV_LEVEL_CTRL(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_ANA_UMP9622_TSX_CTRL15, [0x000020BC] */
#define BIT_ANA_UMP9622_DCXO_CRYSTAL_FLAG(x)                ( (x) << 13 & (BIT(13)|BIT(14)) )
#define BIT_ANA_UMP9622_RTC_MODE                            ( BIT(12) )
#define BIT_ANA_UMP9622_CLK_256K_EN                         ( BIT(11) )
#define BIT_ANA_UMP9622_DCXO_THM_ARCH_SEL                   ( BIT(10) )
#define BIT_ANA_UMP9622_DCXO_THM_RES_SHORT                  ( BIT(9) )
#define BIT_ANA_UMP9622_DCXO_AC_COUPLE_BUF_SEL              ( BIT(8) )
#define BIT_ANA_UMP9622_DCXO_PD                             ( BIT(7) )
#define BIT_ANA_UMP9622_DCXO_CORE_BIAS_HP_WIDTH_SEL         ( BIT(6) )
#define BIT_ANA_UMP9622_DCXO_CORE_BIAS_HP_NW_IBIAS_EN       ( BIT(5) )
#define BIT_ANA_UMP9622_DCXO_CBANK_CFIX_SEL(x)              ( (x) << 3  & (BIT(3)|BIT(4)) )
#define BIT_ANA_UMP9622_DCXO_26M_REF_BUF0_DIV_MODE_SEL      ( BIT(1) )
#define BIT_ANA_UMP9622_DCXO_26M_REF_BUF1_DIV_MODE_SEL      ( BIT(0) )

/* bits definitions for REG_ANA_UMP9622_EXT_XTL_RX_CTRL0, [0x000020C0] */
#define BIT_ANA_UMP9622_EXT_XTL_RX_IO_WAKEUP_EN             ( BIT(15) )
#define BIT_ANA_UMP9622_EXT_XTL_RX_ODD_PARITY               ( BIT(14) )
#define BIT_ANA_UMP9622_EXT_XTL_RX_CAP_SEL(x)               ( (x) << 12 & (BIT(12)|BIT(13)) )
#define BIT_ANA_UMP9622_EXT_XTL_RX_FORCE_MODE               ( BIT(11) )
#define BIT_ANA_UMP9622_EXT_XTL_RX_DEBUG_MODE               ( BIT(10) )
#define BIT_ANA_UMP9622_EXT_XTL_RX_DEBUG_SEND               ( BIT(9) )
#define BIT_ANA_UMP9622_EXT_XTL_RX_DEBUG_DATA(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_ANA_UMP9622_EXT_XTL_RX_CTRL1, [0x000020C4] */
#define BIT_ANA_UMP9622_EXT_XTL_RX_DATA(x)                  ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_ANA_UMP9622_EXT_XTL_RX_ALL_RDY                  ( BIT(10) )
#define BIT_ANA_UMP9622_EXT_XTL_RX_MSB_RDY                  ( BIT(9) )
#define BIT_ANA_UMP9622_EXT_XTL_RX_ERROR_FLAG               ( BIT(8) )

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG_CORE, [0x000020C8] */
#define BIT_ANA_UMP9622_RESERVED_CORE(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG_RTC, [0x000020CC] */
#define BIT_ANA_UMP9622_RESERVED_RTC(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_ANA_UMP9622_CLK32KLESS_CTRL0, [0x000020D0] */
#define BIT_ANA_UMP9622_XO_LOW_CUR_FLAG                     ( BIT(13) )
#define BIT_ANA_UMP9622_XO_LOW_CUR_FLAG_CLR                 ( BIT(9) )
#define BIT_ANA_UMP9622_XO_LOW_CUR_CNT_CLR                  ( BIT(8) )
#define BIT_ANA_UMP9622_RC_32K_SEL                          ( BIT(1) )
#define BIT_ANA_UMP9622_RTC_RC_OSC_EN                       ( BIT(0) )

/* bits definitions for REG_ANA_UMP9622_CLK32KLESS_CTRL1, [0x000020D4] */

/* bits definitions for REG_ANA_UMP9622_CLK32KLESS_CTRL2, [0x000020D8] */
#define BIT_ANA_UMP9622_XO_LOW_CUR_CNT_LOW(x)               ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_ANA_UMP9622_CLK32KLESS_CTRL3, [0x000020DC] */
#define BIT_ANA_UMP9622_XO_LOW_CUR_CNT_HIGH(x)              ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_ANA_UMP9622_XTL_WAIT_CTRL0, [0x000020E0] */
#define BIT_ANA_UMP9622_XTL_EN                              ( BIT(8) )

/* bits definitions for REG_ANA_UMP9622_RESERVED_REG30, [0x000020E4] */

/* bits definitions for REG_ANA_UMP9622_EXT_XTL_RX_CTRL2, [0x000020E8] */
#define BIT_ANA_UMP9622_EXT_XTL_RX_ENCODE_DATA(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_ANA_UMP9622_TSX_WR_PROT_VALUE, [0x000020EC] */
#define BIT_ANA_UMP9622_TSX_WR_PROT                         ( BIT(15) )
#define BIT_ANA_UMP9622_TSX_WR_PROT_VALUE(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )

/* bits definitions for REG_ANA_UMP9622_LOW_PWR_CLK32K_CTRL, [0x000020F0] */
#define BIT_ANA_UMP9622_AUTO_SWITCH_TO_RC_EN                ( BIT(15) )
#define BIT_ANA_UMP9622_MONITOR_ACCURACY(x)                 ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_ANA_UMP9622_TIME_BETWEEN_CALIBRATION(x)         ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)|BIT(10)) )
#define BIT_ANA_UMP9622_TIME_FOR_CALIBRATION(x)             ( (x) << 5  & (BIT(5)|BIT(6)) )
#define BIT_ANA_UMP9622_TIME_FOR_DCXO_STABLE(x)             ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)|BIT(4)) )
#define BIT_ANA_UMP9622_LOW_PWR_CLK32K_EN                   ( BIT(0) )

/* bits definitions for REG_ANA_UMP9622_POR_CTRL, [0x000020F4] */
#define BIT_ANA_UMP9622_POR_VDDDCXO_N                       ( BIT(6) )
#define BIT_ANA_UMP9622_POR_DVDD_V(x)                       ( (x) << 2  & (BIT(2)|BIT(3)) )
#define BIT_ANA_UMP9622_POR_VDDDCXO_V(x)                    ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_ANA_UMP9622_TSEN_CTRL0, [0x000020F8] */
#define BIT_ANA_UMP9622_TSEN_CLKSEL(x)                      ( (x) << 11 & (BIT(11)|BIT(12)) )
#define BIT_ANA_UMP9622_TSEN_CHOP_CLKSEL(x)                 ( (x) << 9  & (BIT(9)|BIT(10)) )
#define BIT_ANA_UMP9622_TSEN_ADCLDO_V(x)                    ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_ANA_UMP9622_TSEN_CLK_SRC_SEL                    ( BIT(4) )
#define BIT_ANA_UMP9622_TSEN_CLK_DUTY_CRC_EN                ( BIT(3) )
#define BIT_ANA_UMP9622_TSEN_CLK_PHASE_SEL(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_ANA_UMP9622_TSEN_CTRL1, [0x000020FC] */
#define BIT_ANA_UMP9622_TSEN_DATA_EDGE_SEL                  ( BIT(15) )
#define BIT_ANA_UMP9622_TSEN_INPUT_EN                       ( BIT(13) )
#define BIT_ANA_UMP9622_TSEN_UGBUF_CHOP_EN                  ( BIT(10) )
#define BIT_ANA_UMP9622_TSEN_SDADC_CHOP_EN                  ( BIT(9) )
#define BIT_ANA_UMP9622_UGBUF_CTRL                          ( BIT(8) )
#define BIT_ANA_UMP9622_TSEN_SDADC_EN(x)                    ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9622_CLK_26M_TSEN_EN(x)                  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_ANA_UMP9622_TSEN_CTRL2, [0x00002100] */
#define BIT_ANA_UMP9622_BG_RBIAS_MODE                       ( BIT(11) )
#define BIT_ANA_UMP9622_TSEN_VREF_SEL                       ( BIT(10) )
#define BIT_ANA_UMP9622_TSEN_CH_DCXO_BJT_SEL                ( BIT(9) )
#define BIT_ANA_UMP9622_TSEN_CLK_SOFT_RST                   ( BIT(8) )
#define BIT_ANA_UMP9622_TSEN_CH_THM_SEL                     ( BIT(7) )
#define BIT_ANA_UMP9622_TSEN_CLK_PHASE_MODE_SEL             ( BIT(6) )
#define BIT_ANA_UMP9622_TSEN_SDADC_CTRL1(x)                 ( (x) << 2  & (BIT(2)|BIT(3)|BIT(4)|BIT(5)) )
#define BIT_ANA_UMP9622_TSEN_INPUT_RC_EN                    ( BIT(1) )
#define BIT_ANA_UMP9622_CLK_TSEN_SEL                        ( BIT(0) )

/* bits definitions for REG_ANA_UMP9622_TSEN_CTRL3, [0x00002104] */
#define BIT_ANA_UMP9622_TSEN_ADCLDO_EN(x)                   ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_ANA_UMP9622_TSEN_UGBUF_EN(x)                    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_ANA_UMP9622_TSEN_EN(x)                          ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9622_TSEN_SEL_CH                         ( BIT(3) )
#define BIT_ANA_UMP9622_TSEN_TIME_SEL(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_ANA_UMP9622_TSEN_CTRL4, [0x00002108] */
#define BIT_ANA_UMP9622_TSEN_OUT_LOW(x)                     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_ANA_UMP9622_TSEN_CTRL5, [0x0000210C] */
#define BIT_ANA_UMP9622_OSC_OUT_LOW(x)                      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_ANA_UMP9622_TSEN_CTRL6, [0x00002110] */
#define BIT_ANA_UMP9622_AUTO_SEL_HIGH(x)                    ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)) )
#define BIT_ANA_UMP9622_AUTO_SEL_LOW(x)                     ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_ANA_UMP9622_TSEN_SEL_EN(x)                      ( (x) << 6  & (BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9622_OSC_OUT_HIGH(x)                     ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)) )
#define BIT_ANA_UMP9622_TSEN_OUT_HIGH(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_ANA_UMP9622_TSEN_CTRL7, [0x00002114] */
#define BIT_ANA_UMP9622_TSEN_ADCLDO_V_RSLT(x)               ( (x) << 6  & (BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BIT_ANA_UMP9622_TSEN_ADCLDO_V_WAIT(x)               ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)) )
#define BIT_ANA_UMP9622_TSEN_ADCLDO_V_DONE                  ( BIT(2) )
#define BIT_ANA_UMP9622_TSEN_ADCLDO_V_OVFL                  ( BIT(1) )
#define BIT_ANA_UMP9622_TSEN_ADCLDO_V_CALB                  ( BIT(0) )

/* vars definitions for controller CTL_ANA */

#endif /* _UMP9622_GLB_H */
