--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/other/t_bohlen/projects/climber/system/climber/climber.ise
-intstyle ise -v 3 -s 4 -xml zbt_6111_sample zbt_6111_sample.ncd -o
zbt_6111_sample.twr zbt_6111_sample.pcf -ucf
/afs/athena.mit.edu/user/other/t_bohlen/projects/climber/system/sources/labkit.ucf

Design file:              zbt_6111_sample.ncd
Physical constraint file: zbt_6111_sample.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button_enter |    4.263(R)|   -0.523(R)|clk               |   0.000|
ram0_data<0> |   -1.779(R)|    2.051(R)|clk               |   0.000|
ram0_data<1> |   -2.512(R)|    2.784(R)|clk               |   0.000|
ram0_data<2> |   -1.843(R)|    2.115(R)|clk               |   0.000|
ram0_data<3> |   -2.073(R)|    2.345(R)|clk               |   0.000|
ram0_data<4> |   -1.813(R)|    2.085(R)|clk               |   0.000|
ram0_data<5> |   -2.503(R)|    2.775(R)|clk               |   0.000|
ram0_data<6> |   -2.635(R)|    2.907(R)|clk               |   0.000|
ram0_data<7> |   -2.510(R)|    2.782(R)|clk               |   0.000|
ram0_data<8> |   -2.283(R)|    2.555(R)|clk               |   0.000|
ram0_data<9> |   -1.006(R)|    1.278(R)|clk               |   0.000|
ram0_data<10>|   -1.928(R)|    2.200(R)|clk               |   0.000|
ram0_data<11>|   -1.720(R)|    1.992(R)|clk               |   0.000|
ram0_data<12>|   -1.906(R)|    2.178(R)|clk               |   0.000|
ram0_data<13>|   -1.937(R)|    2.209(R)|clk               |   0.000|
ram0_data<14>|   -1.869(R)|    2.141(R)|clk               |   0.000|
ram0_data<15>|   -2.222(R)|    2.494(R)|clk               |   0.000|
ram0_data<16>|   -2.027(R)|    2.299(R)|clk               |   0.000|
ram0_data<17>|   -2.514(R)|    2.786(R)|clk               |   0.000|
ram0_data<18>|   -2.596(R)|    2.868(R)|clk               |   0.000|
ram0_data<19>|   -2.572(R)|    2.844(R)|clk               |   0.000|
ram0_data<20>|   -2.554(R)|    2.826(R)|clk               |   0.000|
ram0_data<21>|   -2.378(R)|    2.650(R)|clk               |   0.000|
ram0_data<22>|   -2.189(R)|    2.461(R)|clk               |   0.000|
ram0_data<23>|   -2.370(R)|    2.642(R)|clk               |   0.000|
ram0_data<24>|   -2.067(R)|    2.339(R)|clk               |   0.000|
ram0_data<25>|   -2.162(R)|    2.434(R)|clk               |   0.000|
ram0_data<26>|   -2.190(R)|    2.462(R)|clk               |   0.000|
ram0_data<27>|   -2.451(R)|    2.723(R)|clk               |   0.000|
ram0_data<28>|   -1.966(R)|    2.238(R)|clk               |   0.000|
ram0_data<29>|   -1.923(R)|    2.195(R)|clk               |   0.000|
ram0_data<30>|   -2.678(R)|    2.950(R)|clk               |   0.000|
ram0_data<31>|   -2.328(R)|    2.600(R)|clk               |   0.000|
switch<0>    |    1.680(R)|    0.913(R)|clk               |   0.000|
switch<1>    |    1.025(R)|    2.087(R)|clk               |   0.000|
switch<6>    |    0.139(R)|    1.901(R)|clk               |   0.000|
switch<7>    |    1.921(R)|    3.541(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock tv_in_line_clock1
---------------+------------+------------+-----------------------+--------+
               |  Setup to  |  Hold to   |                       | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)      | Phase  |
---------------+------------+------------+-----------------------+--------+
tv_in_ycrcb<10>|    5.457(R)|   -0.312(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<11>|    5.027(R)|   -0.057(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<12>|    4.302(R)|    0.889(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<13>|    3.739(R)|    0.618(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<14>|    4.045(R)|    0.926(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<15>|    4.303(R)|    1.739(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<16>|    4.299(R)|    0.044(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<17>|    4.812(R)|    0.526(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<18>|    4.088(R)|    0.365(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<19>|    5.842(R)|   -0.618(R)|tv_in_line_clock1_BUFGP|   0.000|
---------------+------------+------------+-----------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
Q                 |   14.360(R)|rc/ram_clock      |   0.000|
                  |   14.360(F)|rc/ram_clock      |   0.000|
clock_feedback_out|   12.597(R)|rc/ram_clock      |   0.000|
                  |   12.597(F)|rc/ram_clock      |   0.000|
disp_ce_b         |   10.860(R)|clk               |   0.000|
disp_clock        |   12.316(R)|clk               |   0.000|
disp_data_out     |   11.282(R)|clk               |   0.000|
disp_reset_b      |   10.723(R)|clk               |   0.000|
disp_rs           |   10.403(R)|clk               |   0.000|
led<1>            |   17.510(R)|clk               |   0.000|
led<2>            |   18.353(R)|clk               |   0.000|
led<3>            |   18.308(R)|clk               |   0.000|
led<4>            |   18.757(R)|clk               |   0.000|
led<5>            |   19.127(R)|clk               |   0.000|
led<6>            |   20.247(R)|clk               |   0.000|
led<7>            |   15.804(R)|clk               |   0.000|
ram0_address<0>   |   18.276(R)|clk               |   0.000|
ram0_address<1>   |   19.377(R)|clk               |   0.000|
ram0_address<2>   |   18.668(R)|clk               |   0.000|
ram0_address<3>   |   18.974(R)|clk               |   0.000|
ram0_address<4>   |   18.518(R)|clk               |   0.000|
ram0_address<5>   |   18.139(R)|clk               |   0.000|
ram0_address<6>   |   19.390(R)|clk               |   0.000|
ram0_address<7>   |   19.110(R)|clk               |   0.000|
ram0_address<8>   |   17.922(R)|clk               |   0.000|
ram0_address<9>   |   19.001(R)|clk               |   0.000|
ram0_address<10>  |   17.969(R)|clk               |   0.000|
ram0_address<11>  |   17.135(R)|clk               |   0.000|
ram0_address<12>  |   17.240(R)|clk               |   0.000|
ram0_address<13>  |   16.704(R)|clk               |   0.000|
ram0_address<14>  |   16.729(R)|clk               |   0.000|
ram0_address<15>  |   16.476(R)|clk               |   0.000|
ram0_address<16>  |   16.632(R)|clk               |   0.000|
ram0_address<17>  |   18.555(R)|clk               |   0.000|
ram0_address<18>  |   16.714(R)|clk               |   0.000|
ram0_clk          |   12.494(R)|rc/ram_clock      |   0.000|
                  |   12.494(F)|rc/ram_clock      |   0.000|
ram0_data<0>      |   11.429(R)|clk               |   0.000|
ram0_data<1>      |   10.738(R)|clk               |   0.000|
ram0_data<2>      |   11.027(R)|clk               |   0.000|
ram0_data<3>      |   10.744(R)|clk               |   0.000|
ram0_data<4>      |   11.131(R)|clk               |   0.000|
ram0_data<5>      |   10.871(R)|clk               |   0.000|
ram0_data<6>      |   10.817(R)|clk               |   0.000|
ram0_data<7>      |   10.924(R)|clk               |   0.000|
ram0_data<8>      |    9.830(R)|clk               |   0.000|
ram0_data<9>      |   12.314(R)|clk               |   0.000|
ram0_data<10>     |   11.137(R)|clk               |   0.000|
ram0_data<11>     |   12.326(R)|clk               |   0.000|
ram0_data<12>     |   11.146(R)|clk               |   0.000|
ram0_data<13>     |   11.850(R)|clk               |   0.000|
ram0_data<14>     |   11.559(R)|clk               |   0.000|
ram0_data<15>     |   11.408(R)|clk               |   0.000|
ram0_data<16>     |    9.396(R)|clk               |   0.000|
ram0_data<17>     |    9.892(R)|clk               |   0.000|
ram0_data<18>     |   10.179(R)|clk               |   0.000|
ram0_data<19>     |   10.529(R)|clk               |   0.000|
ram0_data<20>     |   10.823(R)|clk               |   0.000|
ram0_data<21>     |   10.467(R)|clk               |   0.000|
ram0_data<22>     |   11.363(R)|clk               |   0.000|
ram0_data<23>     |   10.475(R)|clk               |   0.000|
ram0_data<24>     |   11.367(R)|clk               |   0.000|
ram0_data<25>     |   11.953(R)|clk               |   0.000|
ram0_data<26>     |    9.984(R)|clk               |   0.000|
ram0_data<27>     |   10.718(R)|clk               |   0.000|
ram0_data<28>     |   10.232(R)|clk               |   0.000|
ram0_data<29>     |   11.616(R)|clk               |   0.000|
ram0_data<30>     |   10.463(R)|clk               |   0.000|
ram0_data<31>     |   11.608(R)|clk               |   0.000|
ram0_data<32>     |   11.342(R)|clk               |   0.000|
ram0_data<33>     |   11.329(R)|clk               |   0.000|
ram0_data<34>     |   11.949(R)|clk               |   0.000|
ram0_data<35>     |   10.126(R)|clk               |   0.000|
ram0_we_b         |   15.835(R)|clk               |   0.000|
vga_out_blank_b   |   12.228(R)|clk               |   0.000|
vga_out_blue<0>   |   15.424(R)|clk               |   0.000|
vga_out_blue<1>   |   15.444(R)|clk               |   0.000|
vga_out_blue<2>   |   16.956(R)|clk               |   0.000|
vga_out_blue<3>   |   15.091(R)|clk               |   0.000|
vga_out_blue<4>   |   14.926(R)|clk               |   0.000|
vga_out_blue<5>   |   14.264(R)|clk               |   0.000|
vga_out_blue<6>   |   12.570(R)|clk               |   0.000|
vga_out_blue<7>   |   13.045(R)|clk               |   0.000|
vga_out_green<0>  |   15.783(R)|clk               |   0.000|
vga_out_green<1>  |   16.340(R)|clk               |   0.000|
vga_out_green<2>  |   15.386(R)|clk               |   0.000|
vga_out_green<3>  |   15.047(R)|clk               |   0.000|
vga_out_green<4>  |   18.635(R)|clk               |   0.000|
vga_out_green<5>  |   17.680(R)|clk               |   0.000|
vga_out_green<6>  |   18.429(R)|clk               |   0.000|
vga_out_green<7>  |   15.281(R)|clk               |   0.000|
vga_out_hsync     |   12.260(R)|clk               |   0.000|
vga_out_red<0>    |   15.402(R)|clk               |   0.000|
vga_out_red<1>    |   15.387(R)|clk               |   0.000|
vga_out_red<2>    |   18.494(R)|clk               |   0.000|
vga_out_red<3>    |   18.135(R)|clk               |   0.000|
vga_out_red<4>    |   18.611(R)|clk               |   0.000|
vga_out_red<5>    |   17.012(R)|clk               |   0.000|
vga_out_red<6>    |   19.002(R)|clk               |   0.000|
vga_out_red<7>    |   15.559(R)|clk               |   0.000|
vga_out_vsync     |   13.219(R)|clk               |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |    9.903|         |         |         |
tv_in_line_clock1|    2.831|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tv_in_line_clock1
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |    9.227|         |         |         |
tv_in_line_clock1|    7.488|         |         |         |
-----------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |tv_in_clock        |   13.637|
clock_27mhz    |vga_out_pixel_clock|   11.479|
switch<0>      |led<0>             |    6.389|
switch<7>      |led<2>             |   13.169|
switch<7>      |led<3>             |   13.124|
switch<7>      |led<4>             |   14.433|
switch<7>      |led<5>             |   13.943|
switch<7>      |led<6>             |   14.551|
switch<7>      |led<7>             |   12.976|
switch<7>      |ram0_address<0>    |   11.744|
switch<7>      |ram0_address<1>    |   12.121|
switch<7>      |ram0_address<2>    |   11.402|
switch<7>      |ram0_address<3>    |   11.518|
switch<7>      |ram0_address<4>    |   10.762|
switch<7>      |ram0_address<5>    |   11.173|
switch<7>      |ram0_address<6>    |   12.242|
switch<7>      |ram0_address<7>    |   11.664|
switch<7>      |ram0_address<8>    |   13.036|
switch<7>      |ram0_address<9>    |   12.681|
switch<7>      |ram0_address<10>   |   12.673|
switch<7>      |ram0_address<11>   |   11.764|
switch<7>      |ram0_address<12>   |   12.352|
switch<7>      |ram0_address<13>   |   11.202|
switch<7>      |ram0_address<14>   |   11.545|
switch<7>      |ram0_address<15>   |   11.972|
switch<7>      |ram0_address<16>   |   11.448|
switch<7>      |ram0_address<17>   |   13.268|
switch<7>      |ram0_address<18>   |   13.399|
switch<7>      |ram0_we_b          |   10.649|
---------------+-------------------+---------+


Analysis completed Wed Dec  4 14:07:17 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



