Classic Timing Analyzer report for CourseProject
Sat May 05 00:06:51 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'HIT'
  8. Clock Setup: 'cache_bus_is_busy'
  9. Clock Setup: 'fetch_strob'
 10. Clock Setup: 'submit_cache_bus'
 11. Clock Hold: 'cache_bus_is_busy'
 12. Clock Hold: 'fetch_strob'
 13. tsu
 14. tco
 15. tpd
 16. th
 17. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------+-------------------+--------------+
; Type                             ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                    ; To                                                                                      ; From Clock        ; To Clock          ; Failed Paths ;
+----------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------+-------------------+--------------+
; Worst-case tsu                   ; N/A                                      ; None          ; 3.886 ns                                       ; cache_data[0]                                                                           ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; --                ; HIT               ; 0            ;
; Worst-case tco                   ; N/A                                      ; None          ; 10.279 ns                                      ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; instruction_address[3]                                                                  ; HIT               ; --                ; 0            ;
; Worst-case tpd                   ; N/A                                      ; None          ; 10.048 ns                                      ; start_address[1]                                                                        ; instruction_address[3]                                                                  ; --                ; --                ; 0            ;
; Worst-case th                    ; N/A                                      ; None          ; -2.870 ns                                      ; cache_data[2]                                                                           ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                           ; --                ; HIT               ; 0            ;
; Clock Setup: 'submit_cache_bus'  ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53                                                                                  ; inst53                                                                                  ; submit_cache_bus  ; submit_cache_bus  ; 0            ;
; Clock Setup: 'fetch_strob'       ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53                                                                                  ; inst53                                                                                  ; fetch_strob       ; fetch_strob       ; 0            ;
; Clock Setup: 'cache_bus_is_busy' ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53                                                                                  ; inst53                                                                                  ; cache_bus_is_busy ; cache_bus_is_busy ; 0            ;
; Clock Setup: 'HIT'               ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; HIT               ; HIT               ; 0            ;
; Clock Setup: 'clk'               ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; clk               ; clk               ; 0            ;
; Clock Hold: 'fetch_strob'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53                                                                                  ; inst53                                                                                  ; fetch_strob       ; fetch_strob       ; 1            ;
; Clock Hold: 'cache_bus_is_busy'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53                                                                                  ; inst53                                                                                  ; cache_bus_is_busy ; cache_bus_is_busy ; 1            ;
; Total number of failed paths     ;                                          ;               ;                                                ;                                                                                         ;                                                                                         ;                   ;                   ; 2            ;
+----------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------+-------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                               ;
+-------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name   ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; HIT               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; cache_bus_is_busy ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; fetch_strob       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; submit_cache_bus  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                    ; To                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.620 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.620 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 1.620 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.620 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.341 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.341 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 1.341 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.341 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'HIT'                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                    ; To                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; HIT        ; HIT      ; None                        ; None                      ; 1.620 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; HIT        ; HIT      ; None                        ; None                      ; 1.620 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; HIT        ; HIT      ; None                        ; None                      ; 1.620 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; HIT        ; HIT      ; None                        ; None                      ; 1.620 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; HIT        ; HIT      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; HIT        ; HIT      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; HIT        ; HIT      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; HIT        ; HIT      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; HIT        ; HIT      ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; HIT        ; HIT      ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; HIT        ; HIT      ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; HIT        ; HIT      ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; HIT        ; HIT      ; None                        ; None                      ; 1.341 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; HIT        ; HIT      ; None                        ; None                      ; 1.341 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; HIT        ; HIT      ; None                        ; None                      ; 1.341 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; HIT        ; HIT      ; None                        ; None                      ; 1.341 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                           ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                          ; HIT        ; HIT      ; None                        ; None                      ; 0.567 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                          ; HIT        ; HIT      ; None                        ; None                      ; 0.563 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                           ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                          ; HIT        ; HIT      ; None                        ; None                      ; 0.515 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                           ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                          ; HIT        ; HIT      ; None                        ; None                      ; 0.510 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                          ; lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                          ; HIT        ; HIT      ; None                        ; None                      ; 0.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                           ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                          ; HIT        ; HIT      ; None                        ; None                      ; 0.506 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                          ; lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                          ; HIT        ; HIT      ; None                        ; None                      ; 0.428 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                          ; lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                          ; HIT        ; HIT      ; None                        ; None                      ; 0.425 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                           ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                          ; HIT        ; HIT      ; None                        ; None                      ; 0.425 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                          ; lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                          ; HIT        ; HIT      ; None                        ; None                      ; 0.425 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                          ; lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                          ; HIT        ; HIT      ; None                        ; None                      ; 0.424 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                          ; lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                          ; HIT        ; HIT      ; None                        ; None                      ; 0.422 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                          ; lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                          ; HIT        ; HIT      ; None                        ; None                      ; 0.420 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                           ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                          ; HIT        ; HIT      ; None                        ; None                      ; 0.416 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                          ; lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                          ; HIT        ; HIT      ; None                        ; None                      ; 0.414 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                           ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                          ; HIT        ; HIT      ; None                        ; None                      ; 0.411 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cache_bus_is_busy'                                                                                                                                                                     ;
+-------+------------------------------------------------+--------+--------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock        ; To Clock          ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; inst53 ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; inst48 ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+--------+--------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'fetch_strob'                                                                                                                                                               ;
+-------+------------------------------------------------+--------+--------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; inst53 ; fetch_strob ; fetch_strob ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; inst48 ; fetch_strob ; fetch_strob ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+--------+--------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'submit_cache_bus'                                                                                                                                                                    ;
+-------+------------------------------------------------+--------+--------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock       ; To Clock         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; inst48 ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; inst53 ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+--------+--------+------------------+------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cache_bus_is_busy'                                                                                                                                                         ;
+------------------------------------------+--------+--------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To     ; From Clock        ; To Clock          ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+--------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53 ; cache_bus_is_busy ; cache_bus_is_busy ; None                       ; None                       ; 0.396 ns                 ;
+------------------------------------------+--------+--------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'fetch_strob'                                                                                                                                                   ;
+------------------------------------------+--------+--------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To     ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+--------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53 ; fetch_strob ; fetch_strob ; None                       ; None                       ; 0.396 ns                 ;
+------------------------------------------+--------+--------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                          ;
+-------+--------------+------------+---------------+-----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From          ; To                                            ; To Clock ;
+-------+--------------+------------+---------------+-----------------------------------------------+----------+
; N/A   ; None         ; 3.886 ns   ; cache_data[0] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] ; HIT      ;
; N/A   ; None         ; 3.432 ns   ; cache_data[3] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] ; HIT      ;
; N/A   ; None         ; 3.296 ns   ; cache_data[1] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1] ; HIT      ;
; N/A   ; None         ; 3.260 ns   ; cache_data[4] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] ; HIT      ;
; N/A   ; None         ; 3.216 ns   ; cache_data[5] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5] ; HIT      ;
; N/A   ; None         ; 3.215 ns   ; cache_data[7] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7] ; HIT      ;
; N/A   ; None         ; 3.132 ns   ; cache_data[6] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6] ; HIT      ;
; N/A   ; None         ; 3.109 ns   ; cache_data[2] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] ; HIT      ;
+-------+--------------+------------+---------------+-----------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                      ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+------------------------+-------------------+
; Slack ; Required tco ; Actual tco ; From                                                                                    ; To                     ; From Clock        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+------------------------+-------------------+
; N/A   ; None         ; 10.279 ns  ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; instruction_address[3] ; HIT               ;
; N/A   ; None         ; 10.227 ns  ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; instruction_address[3] ; HIT               ;
; N/A   ; None         ; 10.208 ns  ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; instruction_address[3] ; HIT               ;
; N/A   ; None         ; 10.090 ns  ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; instruction_address[3] ; clk               ;
; N/A   ; None         ; 10.075 ns  ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; instruction_address[3] ; HIT               ;
; N/A   ; None         ; 10.038 ns  ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; instruction_address[3] ; clk               ;
; N/A   ; None         ; 10.019 ns  ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; instruction_address[3] ; clk               ;
; N/A   ; None         ; 9.886 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; instruction_address[3] ; clk               ;
; N/A   ; None         ; 9.816 ns   ; inst53                                                                                  ; job_is_done            ; fetch_strob       ;
; N/A   ; None         ; 9.770 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; instruction_address[0] ; HIT               ;
; N/A   ; None         ; 9.718 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; instruction_address[0] ; HIT               ;
; N/A   ; None         ; 9.716 ns   ; inst53                                                                                  ; job_is_done            ; submit_cache_bus  ;
; N/A   ; None         ; 9.699 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; instruction_address[0] ; HIT               ;
; N/A   ; None         ; 9.697 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; instruction_address[5] ; HIT               ;
; N/A   ; None         ; 9.645 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; instruction_address[5] ; HIT               ;
; N/A   ; None         ; 9.626 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; instruction_address[5] ; HIT               ;
; N/A   ; None         ; 9.581 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; instruction_address[0] ; clk               ;
; N/A   ; None         ; 9.566 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; instruction_address[0] ; HIT               ;
; N/A   ; None         ; 9.529 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; instruction_address[0] ; clk               ;
; N/A   ; None         ; 9.510 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; instruction_address[0] ; clk               ;
; N/A   ; None         ; 9.508 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; instruction_address[5] ; clk               ;
; N/A   ; None         ; 9.493 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; instruction_address[5] ; HIT               ;
; N/A   ; None         ; 9.492 ns   ; inst53                                                                                  ; job_is_done            ; cache_bus_is_busy ;
; N/A   ; None         ; 9.456 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; instruction_address[5] ; clk               ;
; N/A   ; None         ; 9.437 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; instruction_address[5] ; clk               ;
; N/A   ; None         ; 9.377 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; instruction_address[0] ; clk               ;
; N/A   ; None         ; 9.304 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; instruction_address[5] ; clk               ;
; N/A   ; None         ; 9.169 ns   ; inst48                                                                                  ; job_is_done            ; fetch_strob       ;
; N/A   ; None         ; 9.134 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; instruction_address[1] ; HIT               ;
; N/A   ; None         ; 9.105 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; instruction_address[6] ; HIT               ;
; N/A   ; None         ; 9.082 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; instruction_address[1] ; HIT               ;
; N/A   ; None         ; 9.069 ns   ; inst48                                                                                  ; job_is_done            ; submit_cache_bus  ;
; N/A   ; None         ; 9.063 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; instruction_address[1] ; HIT               ;
; N/A   ; None         ; 9.053 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; instruction_address[6] ; HIT               ;
; N/A   ; None         ; 9.034 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; instruction_address[6] ; HIT               ;
; N/A   ; None         ; 9.030 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; instruction_address[4] ; HIT               ;
; N/A   ; None         ; 8.997 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; job_is_done            ; HIT               ;
; N/A   ; None         ; 8.978 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; instruction_address[4] ; HIT               ;
; N/A   ; None         ; 8.959 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; instruction_address[4] ; HIT               ;
; N/A   ; None         ; 8.955 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; instruction_address[2] ; HIT               ;
; N/A   ; None         ; 8.945 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; instruction_address[1] ; clk               ;
; N/A   ; None         ; 8.930 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; instruction_address[1] ; HIT               ;
; N/A   ; None         ; 8.916 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; instruction_address[6] ; clk               ;
; N/A   ; None         ; 8.903 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; instruction_address[2] ; HIT               ;
; N/A   ; None         ; 8.901 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; instruction_address[6] ; HIT               ;
; N/A   ; None         ; 8.893 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; instruction_address[1] ; clk               ;
; N/A   ; None         ; 8.884 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; instruction_address[2] ; HIT               ;
; N/A   ; None         ; 8.874 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; instruction_address[1] ; clk               ;
; N/A   ; None         ; 8.864 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; instruction_address[6] ; clk               ;
; N/A   ; None         ; 8.845 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; instruction_address[6] ; clk               ;
; N/A   ; None         ; 8.845 ns   ; inst48                                                                                  ; job_is_done            ; cache_bus_is_busy ;
; N/A   ; None         ; 8.841 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; instruction_address[4] ; clk               ;
; N/A   ; None         ; 8.839 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; job_is_done            ; HIT               ;
; N/A   ; None         ; 8.826 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; instruction_address[4] ; HIT               ;
; N/A   ; None         ; 8.824 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; job_is_done            ; HIT               ;
; N/A   ; None         ; 8.808 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; job_is_done            ; clk               ;
; N/A   ; None         ; 8.789 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; instruction_address[4] ; clk               ;
; N/A   ; None         ; 8.770 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; instruction_address[4] ; clk               ;
; N/A   ; None         ; 8.766 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; instruction_address[2] ; clk               ;
; N/A   ; None         ; 8.751 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; instruction_address[2] ; HIT               ;
; N/A   ; None         ; 8.741 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; instruction_address[1] ; clk               ;
; N/A   ; None         ; 8.718 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; job_is_done            ; HIT               ;
; N/A   ; None         ; 8.714 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; instruction_address[2] ; clk               ;
; N/A   ; None         ; 8.712 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; instruction_address[6] ; clk               ;
; N/A   ; None         ; 8.695 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; instruction_address[2] ; clk               ;
; N/A   ; None         ; 8.650 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] ; job_is_done            ; clk               ;
; N/A   ; None         ; 8.637 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; instruction_address[4] ; clk               ;
; N/A   ; None         ; 8.635 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] ; job_is_done            ; clk               ;
; N/A   ; None         ; 8.562 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; instruction_address[2] ; clk               ;
; N/A   ; None         ; 8.529 ns   ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] ; job_is_done            ; clk               ;
; N/A   ; None         ; 7.605 ns   ; inst48                                                                                  ; set_cache_bus_busy     ; fetch_strob       ;
; N/A   ; None         ; 7.505 ns   ; inst48                                                                                  ; set_cache_bus_busy     ; submit_cache_bus  ;
; N/A   ; None         ; 7.420 ns   ; inst48                                                                                  ; read_strob             ; fetch_strob       ;
; N/A   ; None         ; 7.320 ns   ; inst48                                                                                  ; read_strob             ; submit_cache_bus  ;
; N/A   ; None         ; 7.281 ns   ; inst48                                                                                  ; set_cache_bus_busy     ; cache_bus_is_busy ;
; N/A   ; None         ; 7.096 ns   ; inst48                                                                                  ; read_strob             ; cache_bus_is_busy ;
; N/A   ; None         ; 6.869 ns   ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                          ; operand_1_address[3]   ; HIT               ;
; N/A   ; None         ; 6.594 ns   ; lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                          ; operand_1_address[5]   ; HIT               ;
; N/A   ; None         ; 6.225 ns   ; lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                          ; operand_1_address[6]   ; HIT               ;
; N/A   ; None         ; 6.069 ns   ; lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                          ; command[0]             ; HIT               ;
; N/A   ; None         ; 5.967 ns   ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                           ; operand_2_address[1]   ; HIT               ;
; N/A   ; None         ; 5.959 ns   ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                          ; operand_2_address[3]   ; HIT               ;
; N/A   ; None         ; 5.904 ns   ; lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                          ; command[1]             ; HIT               ;
; N/A   ; None         ; 5.900 ns   ; lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                          ; command[4]             ; HIT               ;
; N/A   ; None         ; 5.842 ns   ; lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                          ; command[3]             ; HIT               ;
; N/A   ; None         ; 5.835 ns   ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                           ; operand_2_address[2]   ; HIT               ;
; N/A   ; None         ; 5.822 ns   ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                          ; operand_1_address[1]   ; HIT               ;
; N/A   ; None         ; 5.770 ns   ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                          ; operand_1_address[0]   ; HIT               ;
; N/A   ; None         ; 5.665 ns   ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                           ; operand_2_address[0]   ; HIT               ;
; N/A   ; None         ; 5.647 ns   ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                          ; operand_2_address[5]   ; HIT               ;
; N/A   ; None         ; 5.647 ns   ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                          ; operand_1_address[2]   ; HIT               ;
; N/A   ; None         ; 5.626 ns   ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                          ; operand_2_address[6]   ; HIT               ;
; N/A   ; None         ; 5.605 ns   ; lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                          ; command[2]             ; HIT               ;
; N/A   ; None         ; 5.529 ns   ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                          ; operand_2_address[4]   ; HIT               ;
; N/A   ; None         ; 5.340 ns   ; lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                          ; operand_1_address[4]   ; HIT               ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+------------------------+-------------------+


+-----------------------------------------------------------------------------------------+
; tpd                                                                                     ;
+-------+-------------------+-----------------+------------------+------------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From             ; To                     ;
+-------+-------------------+-----------------+------------------+------------------------+
; N/A   ; None              ; 10.048 ns       ; start_address[1] ; instruction_address[3] ;
; N/A   ; None              ; 9.971 ns        ; start_address[4] ; instruction_address[5] ;
; N/A   ; None              ; 9.910 ns        ; fetch_strob      ; job_is_done            ;
; N/A   ; None              ; 9.466 ns        ; start_address[1] ; instruction_address[5] ;
; N/A   ; None              ; 9.384 ns        ; start_address[2] ; instruction_address[3] ;
; N/A   ; None              ; 9.379 ns        ; start_address[4] ; instruction_address[6] ;
; N/A   ; None              ; 9.297 ns        ; start_address[3] ; instruction_address[3] ;
; N/A   ; None              ; 9.269 ns        ; start_address[4] ; instruction_address[4] ;
; N/A   ; None              ; 9.215 ns        ; start_address[0] ; instruction_address[3] ;
; N/A   ; None              ; 8.881 ns        ; start_address[1] ; instruction_address[1] ;
; N/A   ; None              ; 8.874 ns        ; start_address[1] ; instruction_address[6] ;
; N/A   ; None              ; 8.865 ns        ; start_address[6] ; instruction_address[6] ;
; N/A   ; None              ; 8.802 ns        ; start_address[2] ; instruction_address[5] ;
; N/A   ; None              ; 8.799 ns        ; start_address[1] ; instruction_address[4] ;
; N/A   ; None              ; 8.743 ns        ; start_address[3] ; instruction_address[5] ;
; N/A   ; None              ; 8.724 ns        ; start_address[1] ; instruction_address[2] ;
; N/A   ; None              ; 8.692 ns        ; start_address[0] ; instruction_address[0] ;
; N/A   ; None              ; 8.633 ns        ; start_address[0] ; instruction_address[5] ;
; N/A   ; None              ; 8.577 ns        ; start_address[5] ; instruction_address[5] ;
; N/A   ; None              ; 8.394 ns        ; submit_cache_bus ; set_cache_bus_busy     ;
; N/A   ; None              ; 8.210 ns        ; start_address[2] ; instruction_address[6] ;
; N/A   ; None              ; 8.151 ns        ; start_address[3] ; instruction_address[6] ;
; N/A   ; None              ; 8.135 ns        ; start_address[2] ; instruction_address[4] ;
; N/A   ; None              ; 8.076 ns        ; start_address[3] ; instruction_address[4] ;
; N/A   ; None              ; 8.070 ns        ; start_address[0] ; instruction_address[1] ;
; N/A   ; None              ; 8.041 ns        ; start_address[0] ; instruction_address[6] ;
; N/A   ; None              ; 8.032 ns        ; start_address[2] ; instruction_address[2] ;
; N/A   ; None              ; 8.020 ns        ; start_address[5] ; instruction_address[6] ;
; N/A   ; None              ; 7.966 ns        ; start_address[0] ; instruction_address[4] ;
; N/A   ; None              ; 7.891 ns        ; start_address[0] ; instruction_address[2] ;
; N/A   ; None              ; 6.583 ns        ; fetch_strob      ; request_cache_bus      ;
; N/A   ; None              ; 6.550 ns        ; clk              ; clk_out                ;
+-------+-------------------+-----------------+------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                 ;
+---------------+-------------+-----------+---------------+-----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From          ; To                                            ; To Clock ;
+---------------+-------------+-----------+---------------+-----------------------------------------------+----------+
; N/A           ; None        ; -2.870 ns ; cache_data[2] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] ; HIT      ;
; N/A           ; None        ; -2.893 ns ; cache_data[6] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6] ; HIT      ;
; N/A           ; None        ; -2.976 ns ; cache_data[7] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7] ; HIT      ;
; N/A           ; None        ; -2.977 ns ; cache_data[5] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5] ; HIT      ;
; N/A           ; None        ; -3.021 ns ; cache_data[4] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4] ; HIT      ;
; N/A           ; None        ; -3.057 ns ; cache_data[1] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1] ; HIT      ;
; N/A           ; None        ; -3.193 ns ; cache_data[3] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] ; HIT      ;
; N/A           ; None        ; -3.647 ns ; cache_data[0] ; lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] ; HIT      ;
+---------------+-------------+-----------+---------------+-----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat May 05 00:06:49 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CourseProject -c CourseProject --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "HIT" is an undefined clock
    Info: Assuming node "cache_bus_is_busy" is an undefined clock
    Info: Assuming node "fetch_strob" is an undefined clock
    Info: Assuming node "submit_cache_bus" is an undefined clock
Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst59" as buffer
    Info: Detected ripple clock "inst53" as buffer
    Info: Detected gated clock "inst56" as buffer
    Info: Detected ripple clock "inst48" as buffer
    Info: Detected ripple clock "lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[3]" as buffer
    Info: Detected gated clock "lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout" as buffer
    Info: Detected ripple clock "lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]" as buffer
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]" and destination register "lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.620 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 6; REG Node = 'lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]'
            Info: 2: + IC(0.285 ns) + CELL(0.366 ns) = 0.651 ns; Loc. = LCCOMB_X1_Y6_N8; Fanout = 5; COMB Node = 'inst5~0'
            Info: 3: + IC(0.223 ns) + CELL(0.746 ns) = 1.620 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 6; REG Node = 'lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.112 ns ( 68.64 % )
            Info: Total interconnect delay = 0.508 ns ( 31.36 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.572 ns
                Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U18; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.873 ns) + CELL(0.053 ns) = 1.736 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 4; COMB Node = 'lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
                Info: 3: + IC(0.218 ns) + CELL(0.618 ns) = 2.572 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 6; REG Node = 'lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]'
                Info: Total cell delay = 1.481 ns ( 57.58 % )
                Info: Total interconnect delay = 1.091 ns ( 42.42 % )
            Info: - Longest clock path from clock "clk" to source register is 2.572 ns
                Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U18; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.873 ns) + CELL(0.053 ns) = 1.736 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 4; COMB Node = 'lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
                Info: 3: + IC(0.218 ns) + CELL(0.618 ns) = 2.572 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 6; REG Node = 'lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]'
                Info: Total cell delay = 1.481 ns ( 57.58 % )
                Info: Total interconnect delay = 1.091 ns ( 42.42 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "HIT" Internal fmax is restricted to 500.0 MHz between source register "lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]" and destination register "lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.620 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 6; REG Node = 'lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]'
            Info: 2: + IC(0.285 ns) + CELL(0.366 ns) = 0.651 ns; Loc. = LCCOMB_X1_Y6_N8; Fanout = 5; COMB Node = 'inst5~0'
            Info: 3: + IC(0.223 ns) + CELL(0.746 ns) = 1.620 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 6; REG Node = 'lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.112 ns ( 68.64 % )
            Info: Total interconnect delay = 0.508 ns ( 31.36 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "HIT" to destination register is 2.761 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'HIT'
                Info: 2: + IC(0.846 ns) + CELL(0.225 ns) = 1.925 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 4; COMB Node = 'lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
                Info: 3: + IC(0.218 ns) + CELL(0.618 ns) = 2.761 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 6; REG Node = 'lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]'
                Info: Total cell delay = 1.697 ns ( 61.46 % )
                Info: Total interconnect delay = 1.064 ns ( 38.54 % )
            Info: - Longest clock path from clock "HIT" to source register is 2.761 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'HIT'
                Info: 2: + IC(0.846 ns) + CELL(0.225 ns) = 1.925 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 4; COMB Node = 'lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
                Info: 3: + IC(0.218 ns) + CELL(0.618 ns) = 2.761 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 6; REG Node = 'lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]'
                Info: Total cell delay = 1.697 ns ( 61.46 % )
                Info: Total interconnect delay = 1.064 ns ( 38.54 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "cache_bus_is_busy" Internal fmax is restricted to 500.0 MHz between source register "inst53" and destination register "inst53"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.396 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'
            Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'inst53~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'
            Info: Total cell delay = 0.396 ns ( 100.00 % )
        Info: - Smallest clock skew is -1.162 ns
            Info: + Shortest clock path from clock "cache_bus_is_busy" to destination register is 2.493 ns
                Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U22; Fanout = 2; CLK Node = 'cache_bus_is_busy'
                Info: 2: + IC(0.606 ns) + CELL(0.228 ns) = 1.664 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 1; COMB Node = 'inst59'
                Info: 3: + IC(0.211 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'
                Info: Total cell delay = 1.676 ns ( 67.23 % )
                Info: Total interconnect delay = 0.817 ns ( 32.77 % )
            Info: - Longest clock path from clock "cache_bus_is_busy" to source register is 3.655 ns
                Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U22; Fanout = 2; CLK Node = 'cache_bus_is_busy'
                Info: 2: + IC(0.568 ns) + CELL(0.053 ns) = 1.451 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 1; COMB Node = 'inst56'
                Info: 3: + IC(0.303 ns) + CELL(0.712 ns) = 2.466 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 30; REG Node = 'inst48'
                Info: 4: + IC(0.307 ns) + CELL(0.053 ns) = 2.826 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 1; COMB Node = 'inst59'
                Info: 5: + IC(0.211 ns) + CELL(0.618 ns) = 3.655 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'
                Info: Total cell delay = 2.266 ns ( 62.00 % )
                Info: Total interconnect delay = 1.389 ns ( 38.00 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "fetch_strob" Internal fmax is restricted to 500.0 MHz between source register "inst53" and destination register "inst53"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.396 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'
            Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'inst53~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'
            Info: Total cell delay = 0.396 ns ( 100.00 % )
        Info: - Smallest clock skew is -1.306 ns
            Info: + Shortest clock path from clock "fetch_strob" to destination register is 2.673 ns
                Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_T17; Fanout = 4; CLK Node = 'fetch_strob'
                Info: 2: + IC(0.819 ns) + CELL(0.225 ns) = 1.844 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 1; COMB Node = 'inst59'
                Info: 3: + IC(0.211 ns) + CELL(0.618 ns) = 2.673 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'
                Info: Total cell delay = 1.643 ns ( 61.47 % )
                Info: Total interconnect delay = 1.030 ns ( 38.53 % )
            Info: - Longest clock path from clock "fetch_strob" to source register is 3.979 ns
                Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_T17; Fanout = 4; CLK Node = 'fetch_strob'
                Info: 2: + IC(0.821 ns) + CELL(0.154 ns) = 1.775 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 1; COMB Node = 'inst56'
                Info: 3: + IC(0.303 ns) + CELL(0.712 ns) = 2.790 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 30; REG Node = 'inst48'
                Info: 4: + IC(0.307 ns) + CELL(0.053 ns) = 3.150 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 1; COMB Node = 'inst59'
                Info: 5: + IC(0.211 ns) + CELL(0.618 ns) = 3.979 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'
                Info: Total cell delay = 2.337 ns ( 58.73 % )
                Info: Total interconnect delay = 1.642 ns ( 41.27 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "submit_cache_bus" Internal fmax is restricted to 500.0 MHz between source register "inst48" and destination register "inst48"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.396 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 30; REG Node = 'inst48'
            Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X2_Y6_N8; Fanout = 1; COMB Node = 'inst48~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 30; REG Node = 'inst48'
            Info: Total cell delay = 0.396 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "submit_cache_bus" to destination register is 2.596 ns
                Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 2; CLK Node = 'submit_cache_bus'
                Info: 2: + IC(0.593 ns) + CELL(0.272 ns) = 1.675 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 1; COMB Node = 'inst56'
                Info: 3: + IC(0.303 ns) + CELL(0.618 ns) = 2.596 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 30; REG Node = 'inst48'
                Info: Total cell delay = 1.700 ns ( 65.49 % )
                Info: Total interconnect delay = 0.896 ns ( 34.51 % )
            Info: - Longest clock path from clock "submit_cache_bus" to source register is 2.596 ns
                Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 2; CLK Node = 'submit_cache_bus'
                Info: 2: + IC(0.593 ns) + CELL(0.272 ns) = 1.675 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 1; COMB Node = 'inst56'
                Info: 3: + IC(0.303 ns) + CELL(0.618 ns) = 2.596 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 30; REG Node = 'inst48'
                Info: Total cell delay = 1.700 ns ( 65.49 % )
                Info: Total interconnect delay = 0.896 ns ( 34.51 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "cache_bus_is_busy" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "cache_bus_is_busy" (Hold time is 821 ps)
    Info: + Largest clock skew is 1.162 ns
        Info: + Longest clock path from clock "cache_bus_is_busy" to destination register is 3.655 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U22; Fanout = 2; CLK Node = 'cache_bus_is_busy'
            Info: 2: + IC(0.568 ns) + CELL(0.053 ns) = 1.451 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 1; COMB Node = 'inst56'
            Info: 3: + IC(0.303 ns) + CELL(0.712 ns) = 2.466 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 30; REG Node = 'inst48'
            Info: 4: + IC(0.307 ns) + CELL(0.053 ns) = 2.826 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.211 ns) + CELL(0.618 ns) = 3.655 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'
            Info: Total cell delay = 2.266 ns ( 62.00 % )
            Info: Total interconnect delay = 1.389 ns ( 38.00 % )
        Info: - Shortest clock path from clock "cache_bus_is_busy" to source register is 2.493 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U22; Fanout = 2; CLK Node = 'cache_bus_is_busy'
            Info: 2: + IC(0.606 ns) + CELL(0.228 ns) = 1.664 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 1; COMB Node = 'inst59'
            Info: 3: + IC(0.211 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'
            Info: Total cell delay = 1.676 ns ( 67.23 % )
            Info: Total interconnect delay = 0.817 ns ( 32.77 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "fetch_strob" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "fetch_strob" (Hold time is 965 ps)
    Info: + Largest clock skew is 1.306 ns
        Info: + Longest clock path from clock "fetch_strob" to destination register is 3.979 ns
            Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_T17; Fanout = 4; CLK Node = 'fetch_strob'
            Info: 2: + IC(0.821 ns) + CELL(0.154 ns) = 1.775 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 1; COMB Node = 'inst56'
            Info: 3: + IC(0.303 ns) + CELL(0.712 ns) = 2.790 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 30; REG Node = 'inst48'
            Info: 4: + IC(0.307 ns) + CELL(0.053 ns) = 3.150 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.211 ns) + CELL(0.618 ns) = 3.979 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'
            Info: Total cell delay = 2.337 ns ( 58.73 % )
            Info: Total interconnect delay = 1.642 ns ( 41.27 % )
        Info: - Shortest clock path from clock "fetch_strob" to source register is 2.673 ns
            Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_T17; Fanout = 4; CLK Node = 'fetch_strob'
            Info: 2: + IC(0.819 ns) + CELL(0.225 ns) = 1.844 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 1; COMB Node = 'inst59'
            Info: 3: + IC(0.211 ns) + CELL(0.618 ns) = 2.673 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'
            Info: Total cell delay = 1.643 ns ( 61.47 % )
            Info: Total interconnect delay = 1.030 ns ( 38.53 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'
        Info: Total cell delay = 0.396 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]" (data pin = "cache_data[0]", clock pin = "HIT") is 3.886 ns
    Info: + Longest pin to register delay is 6.274 ns
        Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_A18; Fanout = 1; PIN Node = 'cache_data[0]'
        Info: 2: + IC(5.088 ns) + CELL(0.309 ns) = 6.274 ns; Loc. = LCFF_X22_Y5_N29; Fanout = 1; REG Node = 'lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.186 ns ( 18.90 % )
        Info: Total interconnect delay = 5.088 ns ( 81.10 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "HIT" to destination register is 2.478 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'HIT'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'HIT~clkctrl'
        Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X22_Y5_N29; Fanout = 1; REG Node = 'lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.472 ns ( 59.40 % )
        Info: Total interconnect delay = 1.006 ns ( 40.60 % )
Info: tco from clock "HIT" to destination pin "instruction_address[3]" through register "lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]" is 10.279 ns
    Info: + Longest clock path from clock "HIT" to source register is 2.761 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'HIT'
        Info: 2: + IC(0.846 ns) + CELL(0.225 ns) = 1.925 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 4; COMB Node = 'lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
        Info: 3: + IC(0.218 ns) + CELL(0.618 ns) = 2.761 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 6; REG Node = 'lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.697 ns ( 61.46 % )
        Info: Total interconnect delay = 1.064 ns ( 38.54 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 7.424 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 6; REG Node = 'lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]'
        Info: 2: + IC(0.528 ns) + CELL(0.228 ns) = 0.756 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 2; COMB Node = 'lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3]'
        Info: 3: + IC(1.813 ns) + CELL(0.516 ns) = 3.085 ns; Loc. = LCCOMB_X19_Y4_N16; Fanout = 2; COMB Node = 'lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~2'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 3.120 ns; Loc. = LCCOMB_X19_Y4_N18; Fanout = 2; COMB Node = 'lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~6'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 3.155 ns; Loc. = LCCOMB_X19_Y4_N20; Fanout = 2; COMB Node = 'lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10'
        Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 3.280 ns; Loc. = LCCOMB_X19_Y4_N22; Fanout = 1; COMB Node = 'lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~13'
        Info: 7: + IC(2.156 ns) + CELL(1.988 ns) = 7.424 ns; Loc. = PIN_C13; Fanout = 0; PIN Node = 'instruction_address[3]'
        Info: Total cell delay = 2.927 ns ( 39.43 % )
        Info: Total interconnect delay = 4.497 ns ( 60.57 % )
Info: Longest tpd from source pin "start_address[1]" to destination pin "instruction_address[3]" is 10.048 ns
    Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 2; PIN Node = 'start_address[1]'
    Info: 2: + IC(4.575 ns) + CELL(0.350 ns) = 5.744 ns; Loc. = LCCOMB_X19_Y4_N18; Fanout = 2; COMB Node = 'lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~6'
    Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.779 ns; Loc. = LCCOMB_X19_Y4_N20; Fanout = 2; COMB Node = 'lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10'
    Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 5.904 ns; Loc. = LCCOMB_X19_Y4_N22; Fanout = 1; COMB Node = 'lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~13'
    Info: 5: + IC(2.156 ns) + CELL(1.988 ns) = 10.048 ns; Loc. = PIN_C13; Fanout = 0; PIN Node = 'instruction_address[3]'
    Info: Total cell delay = 3.317 ns ( 33.01 % )
    Info: Total interconnect delay = 6.731 ns ( 66.99 % )
Info: th for register "lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]" (data pin = "cache_data[2]", clock pin = "HIT") is -2.870 ns
    Info: + Longest clock path from clock "HIT" to destination register is 2.478 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'HIT'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'HIT~clkctrl'
        Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X22_Y5_N25; Fanout = 1; REG Node = 'lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 1.472 ns ( 59.40 % )
        Info: Total interconnect delay = 1.006 ns ( 40.60 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.497 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 1; PIN Node = 'cache_data[2]'
        Info: 2: + IC(4.480 ns) + CELL(0.053 ns) = 5.342 ns; Loc. = LCCOMB_X22_Y5_N24; Fanout = 1; COMB Node = 'lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.497 ns; Loc. = LCFF_X22_Y5_N25; Fanout = 1; REG Node = 'lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 1.017 ns ( 18.50 % )
        Info: Total interconnect delay = 4.480 ns ( 81.50 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Sat May 05 00:06:51 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


