// Seed: 3202830343
`define pp_1 0
`timescale 1ps / 1ps
module module_0 (
    input id_1,
    input logic id_2
    , id_3#(
        .id_4(1)
    ),
    input logic id_5,
    output logic id_6,
    output logic id_7,
    input id_8,
    output id_9,
    input logic id_10,
    input id_11,
    output id_12,
    output logic id_13#(.id_14(1'b0)),
    input id_15,
    output id_16,
    input id_17,
    input id_18,
    input id_19,
    output id_20,
    input id_21,
    output id_22,
    output logic id_23,
    input logic id_24,
    input id_25,
    input id_26,
    input id_27,
    input id_28
);
  type_39(
      .id_0(1)
  );
  assign id_10 = 1'b0 && id_1;
  always id_12 = id_26;
  logic id_29, id_30 = id_25;
  assign id_18 = id_19;
endmodule
