

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Jul 18 03:26:00 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  184135755|  184135755| 1.841 sec | 1.841 sec |  184135755|  184135755|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+----------+----------+----------+-----------+-----------+------+----------+
        |           |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_B_x    |  92031000|  92031000|   7669250|          -|          -|    12|    no    |
        | + l_y     |   7669248|   7669248|      9986|          -|          -|   768|    no    |
        |  ++ l_r   |      9984|      9984|        13|          -|          -|   768|    no    |
        |- l_C_x_0  |  92031000|  92031000|   7669250|          -|          -|    12|    no    |
        | + l_y_0   |   7669248|   7669248|      9986|          -|          -|   768|    no    |
        |  ++ l_r1  |      9984|      9984|        13|          -|          -|   768|    no    |
        |- l_D_x_1  |     73752|     73752|      6146|          -|          -|    12|    no    |
        | + l_y_1   |      6144|      6144|         8|          -|          -|   768|    no    |
        +-----------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    481|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |       64|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    367|    -|
|Register         |        -|      -|     621|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       64|      5|     969|   1559|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       22|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |top_fadd_32ns_32nbkb_U1  |top_fadd_32ns_32nbkb  |        0|      2|  205|  390|    0|
    |top_fmul_32ns_32ncud_U2  |top_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    | Memory| Module| BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |B_U    |top_B  |       32|  0|   0|    0|  9216|   32|     1|       294912|
    |C_U    |top_B  |       32|  0|   0|    0|  9216|   32|     1|       294912|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |       |       64|  0|   0|    0| 18432|   64|     2|       589824|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln30_fu_433_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln31_fu_438_p2   |     +    |      0|  0|  28|          21|          21|
    |add_ln39_fu_403_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln50_fu_570_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln51_fu_575_p2   |     +    |      0|  0|  28|          21|          21|
    |add_ln59_fu_540_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln67_fu_647_p2   |     +    |      0|  0|  21|          15|          15|
    |r1_fu_556_p2         |     +    |      0|  0|  14|          10|           1|
    |r_fu_419_p2          |     +    |      0|  0|  14|          10|           1|
    |x_0_fu_458_p2        |     +    |      0|  0|  13|           4|           1|
    |x_1_fu_595_p2        |     +    |      0|  0|  13|           4|           1|
    |x_fu_321_p2          |     +    |      0|  0|  13|           4|           1|
    |y_0_fu_500_p2        |     +    |      0|  0|  14|          10|           1|
    |y_1_fu_637_p2        |     +    |      0|  0|  14|          10|           1|
    |y_fu_363_p2          |     +    |      0|  0|  14|          10|           1|
    |sub_ln30_fu_351_p2   |     -    |      0|  0|  21|          15|          15|
    |sub_ln31_fu_397_p2   |     -    |      0|  0|  28|          21|          21|
    |sub_ln50_fu_488_p2   |     -    |      0|  0|  21|          15|          15|
    |sub_ln51_fu_534_p2   |     -    |      0|  0|  28|          21|          21|
    |sub_ln67_fu_625_p2   |     -    |      0|  0|  21|          15|          15|
    |icmp_ln23_fu_315_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln24_fu_357_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln28_fu_413_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln43_fu_452_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln44_fu_494_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln48_fu_550_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln62_fu_589_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln63_fu_631_p2  |   icmp   |      0|  0|  13|          10|          10|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 481|         328|         274|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |B_address0     |   15|          3|   14|         42|
    |C_address0     |   15|          3|   14|         42|
    |ap_NS_fsm      |  181|         41|    1|         41|
    |grp_fu_288_p0  |   15|          3|   32|         96|
    |grp_fu_288_p1  |   21|          4|   32|        128|
    |grp_fu_294_p1  |   15|          3|   32|         96|
    |r1_0_reg_255   |    9|          2|   10|         20|
    |r_0_reg_196    |    9|          2|   10|         20|
    |v0_address0    |   15|          3|   14|         42|
    |v13_reg_207    |    9|          2|   32|         64|
    |v25_reg_242    |    9|          2|   32|         64|
    |x_0_0_reg_220  |    9|          2|    4|          8|
    |x_0_3_reg_174  |    9|          2|    4|          8|
    |x_1_0_reg_266  |    9|          2|    4|          8|
    |y_0_0_reg_231  |    9|          2|   10|         20|
    |y_0_4_reg_185  |    9|          2|   10|         20|
    |y_1_0_reg_277  |    9|          2|   10|         20|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  367|         80|  265|        739|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |B_addr_reg_685     |  14|   0|   14|          0|
    |C_addr_1_reg_745   |  14|   0|   14|          0|
    |add_ln30_reg_698   |  15|   0|   15|          0|
    |add_ln50_reg_758   |  15|   0|   15|          0|
    |ap_CS_fsm          |  40|   0|   40|          0|
    |r1_0_reg_255       |  10|   0|   10|          0|
    |r1_reg_753         |  10|   0|   10|          0|
    |r_0_reg_196        |  10|   0|   10|          0|
    |r_reg_693          |  10|   0|   10|          0|
    |reg_298            |  32|   0|   32|          0|
    |reg_303            |  32|   0|   32|          0|
    |reg_308            |  32|   0|   32|          0|
    |sext_ln67_reg_799  |  64|   0|   64|          0|
    |sub_ln30_reg_666   |   7|   0|   15|          8|
    |sub_ln31_reg_680   |  13|   0|   21|          8|
    |sub_ln50_reg_726   |   7|   0|   15|          8|
    |sub_ln51_reg_740   |  13|   0|   21|          8|
    |sub_ln67_reg_786   |   7|   0|   15|          8|
    |v11_reg_713        |  32|   0|   32|          0|
    |v13_reg_207        |  32|   0|   32|          0|
    |v23_reg_773        |  32|   0|   32|          0|
    |v25_reg_242        |  32|   0|   32|          0|
    |v30_reg_814        |  32|   0|   32|          0|
    |v31_reg_819        |  32|   0|   32|          0|
    |x_0_0_reg_220      |   4|   0|    4|          0|
    |x_0_3_reg_174      |   4|   0|    4|          0|
    |x_0_reg_721        |   4|   0|    4|          0|
    |x_1_0_reg_266      |   4|   0|    4|          0|
    |x_1_reg_781        |   4|   0|    4|          0|
    |x_reg_661          |   4|   0|    4|          0|
    |y_0_0_reg_231      |  10|   0|   10|          0|
    |y_0_4_reg_185      |  10|   0|   10|          0|
    |y_0_reg_735        |  10|   0|   10|          0|
    |y_1_0_reg_277      |  10|   0|   10|          0|
    |y_1_reg_794        |  10|   0|   10|          0|
    |y_reg_675          |  10|   0|   10|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 621|   0|  661|         40|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start     |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done      | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle      | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready     | out |    1| ap_ctrl_hs |      top     | return value |
|v0_address0  | out |   14|  ap_memory |      v0      |     array    |
|v0_ce0       | out |    1|  ap_memory |      v0      |     array    |
|v0_q0        |  in |   32|  ap_memory |      v0      |     array    |
|v1_address0  | out |   20|  ap_memory |      v1      |     array    |
|v1_ce0       | out |    1|  ap_memory |      v1      |     array    |
|v1_q0        |  in |   32|  ap_memory |      v1      |     array    |
|v2_address0  | out |   20|  ap_memory |      v2      |     array    |
|v2_ce0       | out |    1|  ap_memory |      v2      |     array    |
|v2_q0        |  in |   32|  ap_memory |      v2      |     array    |
|v3_address0  | out |   14|  ap_memory |      v3      |     array    |
|v3_ce0       | out |    1|  ap_memory |      v3      |     array    |
|v3_we0       | out |    1|  ap_memory |      v3      |     array    |
|v3_d0        | out |   32|  ap_memory |      v3      |     array    |
+-------------+-----+-----+------------+--------------+--------------+

