

================================================================
== Vitis HLS Report for 'histogram'
================================================================
* Date:           Thu May 22 09:23:40 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.272 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    10243|    10243|  51.215 us|  51.215 us|  10244|  10244|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_6_1  |    10241|    10241|         3|          1|          1|  10240|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      139|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      124|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      124|      193|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln6_fu_110_p2       |         +|   0|  0|  21|          14|           1|
    |add_ln8_fu_155_p2       |         +|   0|  0|  39|          32|           1|
    |ap_condition_100        |       and|   0|  0|   2|           1|           1|
    |ap_condition_101        |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_134_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln6_fu_104_p2      |      icmp|   0|  0|  12|          14|          14|
    |reuse_select_fu_148_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 139|         128|         116|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   14|         28|
    |i_fu_52                  |   9|          2|   14|         28|
    |reuse_addr_reg_fu_44     |   9|          2|   64|        128|
    |reuse_reg_fu_48          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  126|        252|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |addr_cmp_reg_203                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |hist_addr_reg_197                 |   8|   0|    8|          0|
    |i_fu_52                           |  14|   0|   14|          0|
    |reuse_addr_reg_fu_44              |  64|   0|   64|          0|
    |reuse_reg_fu_48                   |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 124|   0|  124|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|in_r_address0  |  out|   14|   ap_memory|          in_r|         array|
|in_r_ce0       |  out|    1|   ap_memory|          in_r|         array|
|in_r_q0        |   in|   32|   ap_memory|          in_r|         array|
|hist_address0  |  out|    8|   ap_memory|          hist|         array|
|hist_ce0       |  out|    1|   ap_memory|          hist|         array|
|hist_we0       |  out|    1|   ap_memory|          hist|         array|
|hist_d0        |  out|   32|   ap_memory|          hist|         array|
|hist_address1  |  out|    8|   ap_memory|          hist|         array|
|hist_ce1       |  out|    1|   ap_memory|          hist|         array|
|hist_q1        |   in|   32|   ap_memory|          hist|         array|
+---------------+-----+-----+------------+--------------+--------------+

