============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Oct 08 2025  11:35:30 pm
  Module:                 neuron_intra_Nbits
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (8315 ps) Setup Check with Pin Out_reg[14]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[27]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[14]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     128                  
     Required Time:=    9872                  
      Launch Clock:-       0                  
         Data Path:-    1557                  
             Slack:=    8315                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  acc_reg[27]/CK -       -     R     (arrival)     47    -     0     0       0    (-,-) 
  acc_reg[27]/Q  -       CK->Q F     SDFFRHQX1      2  3.7   104   248     248    (-,-) 
  g1548__6783/Y  -       A->Y  F     OR4X1          1  2.3    92   344     592    (-,-) 
  g1538__8428/Y  -       D->Y  F     OR4X1          1  2.4    94   264     857    (-,-) 
  g1498__5115/Y  -       C->Y  R     NOR3X1         1  2.5   221   180    1037    (-,-) 
  g1497__1881/Y  -       A1->Y R     AO21X4        15 22.6   153   335    1372    (-,-) 
  g1490__1617/Y  -       B->Y  F     NAND2X1        1  2.4   173   185    1557    (-,-) 
  Out_reg[14]/D  <<<     -     F     DFFRHQX1       1    -     -     0    1557    (-,-) 
#---------------------------------------------------------------------------------------

