###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Thu May 20 16:44:57 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[15]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.077
  Arrival Time                  0.166
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[15] ^ |                       | 0.039 |        |   0.150 |    0.061 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.040 |  0.001 |   0.151 |    0.062 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 | I2_7 ^ -> ZN_7 v     | nem_ohmux_invd2_4i_8b | 0.025 |  0.025 |   0.176 |    0.087 | 
     | sb_wide/out_1_0_id1_bar_reg_15_   |                      | DFQD0BWP40            | 0.028 | -0.010 |   0.166 |    0.077 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.035 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.034 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.028 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.030 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.123 | 
     | sb_wide/out_1_0_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.103 | 0.001 |   0.035 |    0.124 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[15]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.077
  Arrival Time                  0.167
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[15] ^ |                       | 0.039 |        |   0.150 |    0.060 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.040 |  0.001 |   0.151 |    0.060 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_7 ^ -> ZN_7 v     | nem_ohmux_invd2_4i_8b | 0.024 |  0.026 |   0.177 |    0.087 | 
     | sb_wide/out_2_0_id1_bar_reg_15_   |                      | DFQD0BWP40            | 0.027 | -0.010 |   0.167 |    0.077 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.034 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.033 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.029 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.031 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.124 | 
     | sb_wide/out_2_0_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.103 | 0.000 |   0.034 |    0.124 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_14_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[14]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.077
  Arrival Time                  0.167
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[14] ^ |                       | 0.041 |        |   0.151 |    0.060 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.042 |  0.001 |   0.152 |    0.061 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_6 ^ -> ZN_6 v     | nem_ohmux_invd2_4i_8b | 0.024 |  0.025 |   0.177 |    0.087 | 
     | sb_wide/out_2_0_id1_bar_reg_14_   |                      | DFQD0BWP40            | 0.027 | -0.010 |   0.167 |    0.077 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.034 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.033 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.030 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.031 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.124 | 
     | sb_wide/out_2_0_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.103 | 0.000 |   0.034 |    0.124 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_11_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[11]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.076
  Arrival Time                  0.168
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[11] ^ |                       | 0.041 |        |   0.151 |    0.060 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.042 |  0.001 |   0.152 |    0.061 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_3 ^ -> ZN_3 v     | nem_ohmux_invd2_4i_8b | 0.026 |  0.026 |   0.178 |    0.086 | 
     | sb_wide/out_2_0_id1_bar_reg_11_   |                      | DFQD0BWP40            | 0.029 | -0.010 |   0.168 |    0.076 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.033 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.032 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.031 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.032 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.125 | 
     | sb_wide/out_2_0_id1_bar_reg_11_            |             | DFQD0BWP40   | 0.103 | 0.000 |   0.034 |    0.125 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[13]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.077
  Arrival Time                  0.168
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[13] ^ |                       | 0.042 |        |   0.151 |    0.059 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.042 |  0.002 |   0.153 |    0.061 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_5 ^ -> ZN_5 v     | nem_ohmux_invd2_4i_8b | 0.024 |  0.025 |   0.178 |    0.087 | 
     | sb_wide/out_2_0_id1_bar_reg_13_   |                      | DFQD0BWP40            | 0.027 | -0.010 |   0.168 |    0.077 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.033 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.032 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.031 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.032 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.125 | 
     | sb_wide/out_2_0_id1_bar_reg_13_            |             | DFQD0BWP40   | 0.103 | 0.000 |   0.034 |    0.125 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_7_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[7]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.077
  Arrival Time                  0.169
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[7] ^ |                       | 0.040 |        |   0.150 |    0.058 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.040 |  0.002 |   0.152 |    0.060 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_7 ^ -> ZN_7 v    | nem_ohmux_invd2_4i_8b | 0.026 |  0.026 |   0.179 |    0.087 | 
     | sb_wide/out_1_1_id1_bar_reg_7_   |                     | DFQD0BWP40            | 0.029 | -0.010 |   0.169 |    0.077 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.032 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.031 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.031 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.069 | 0.004 |  -0.057 |    0.035 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.091 |   0.035 |    0.127 | 
     | sb_wide/out_1_1_id1_bar_reg_7_             |             | DFQD0BWP40   | 0.100 | 0.000 |   0.035 |    0.127 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_6_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[6]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.076
  Arrival Time                  0.168
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[6] ^ |                       | 0.040 |        |   0.150 |    0.058 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.040 |  0.002 |   0.152 |    0.060 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_6 ^ -> ZN_6 v    | nem_ohmux_invd2_4i_8b | 0.027 |  0.027 |   0.179 |    0.087 | 
     | sb_wide/out_1_1_id1_bar_reg_6_   |                     | DFQD0BWP40            | 0.030 | -0.010 |   0.168 |    0.076 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.032 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.031 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.031 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.069 | 0.004 |  -0.057 |    0.036 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.091 |   0.035 |    0.127 | 
     | sb_wide/out_1_1_id1_bar_reg_6_             |             | DFQD0BWP40   | 0.100 | 0.000 |   0.035 |    0.127 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_3_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[3]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.077
  Arrival Time                  0.169
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[3] ^ |                       | 0.042 |        |   0.151 |    0.059 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.042 |  0.001 |   0.153 |    0.060 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_3 ^ -> ZN_3 v    | nem_ohmux_invd2_4i_8b | 0.026 |  0.027 |   0.179 |    0.087 | 
     | sb_wide/out_1_1_id1_bar_reg_3_   |                     | DFQD0BWP40            | 0.029 | -0.010 |   0.169 |    0.077 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.032 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.031 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.031 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.069 | 0.004 |  -0.057 |    0.036 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.091 |   0.035 |    0.127 | 
     | sb_wide/out_1_1_id1_bar_reg_3_             |             | DFQD0BWP40   | 0.100 | 0.001 |   0.035 |    0.128 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_9_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[9]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.077
  Arrival Time                  0.170
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[9] ^ |                       | 0.041 |        |   0.151 |    0.059 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 |                     | nem_ohmux_invd2_4i_8b | 0.042 |  0.002 |   0.154 |    0.061 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 | I2_1 ^ -> ZN_1 v    | nem_ohmux_invd2_4i_8b | 0.026 |  0.027 |   0.180 |    0.088 | 
     | sb_wide/out_1_0_id1_bar_reg_9_    |                     | DFQD0BWP40            | 0.028 | -0.010 |   0.170 |    0.077 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.032 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.031 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.032 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.034 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.127 | 
     | sb_wide/out_1_0_id1_bar_reg_9_             |             | DFQD0BWP40   | 0.103 | 0.001 |   0.035 |    0.128 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_11_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[11]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.077
  Arrival Time                  0.170
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[11] ^ |                       | 0.041 |        |   0.151 |    0.058 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.042 |  0.001 |   0.152 |    0.059 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 | I2_3 ^ -> ZN_3 v     | nem_ohmux_invd2_4i_8b | 0.026 |  0.028 |   0.180 |    0.087 | 
     | sb_wide/out_1_0_id1_bar_reg_11_   |                      | DFQD0BWP40            | 0.029 | -0.010 |   0.170 |    0.077 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.031 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.031 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.032 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.034 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.127 | 
     | sb_wide/out_1_0_id1_bar_reg_11_            |             | DFQD0BWP40   | 0.103 | 0.001 |   0.035 |    0.128 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_14_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[14]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.077
  Arrival Time                  0.170
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[14] ^ |                       | 0.041 |        |   0.151 |    0.058 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.042 |  0.001 |   0.152 |    0.059 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 | I2_6 ^ -> ZN_6 v     | nem_ohmux_invd2_4i_8b | 0.029 |  0.028 |   0.180 |    0.087 | 
     | sb_wide/out_1_0_id1_bar_reg_14_   |                      | DFQD0BWP40            | 0.032 | -0.010 |   0.170 |    0.077 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.031 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.030 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.032 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.034 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.127 | 
     | sb_wide/out_1_0_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.103 | 0.001 |   0.035 |    0.128 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_8_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[8]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.076
  Arrival Time                  0.169
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[8] ^ |                       | 0.042 |        |   0.151 |    0.058 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                     | nem_ohmux_invd2_4i_8b | 0.043 |  0.001 |   0.153 |    0.060 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_0 ^ -> ZN_0 v    | nem_ohmux_invd2_4i_8b | 0.026 |  0.027 |   0.180 |    0.086 | 
     | sb_wide/out_2_0_id1_bar_reg_8_    |                     | DFQD0BWP40            | 0.029 | -0.010 |   0.169 |    0.076 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.031 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.030 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.032 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.034 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.127 | 
     | sb_wide/out_2_0_id1_bar_reg_8_             |             | DFQD0BWP40   | 0.103 | 0.000 |   0.034 |    0.127 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_12_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[12]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.077
  Arrival Time                  0.170
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[12] ^ |                       | 0.042 |        |   0.151 |    0.058 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.042 |  0.001 |   0.152 |    0.059 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 | I2_4 ^ -> ZN_4 v     | nem_ohmux_invd2_4i_8b | 0.027 |  0.029 |   0.181 |    0.087 | 
     | sb_wide/out_1_0_id1_bar_reg_12_   |                      | DFQD0BWP40            | 0.030 | -0.010 |   0.170 |    0.077 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.031 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.030 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.032 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.035 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.127 | 
     | sb_wide/out_1_0_id1_bar_reg_12_            |             | DFQD0BWP40   | 0.103 | 0.001 |   0.035 |    0.128 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[2]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.076
  Arrival Time                  0.170
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[2] ^ |                       | 0.044 |        |   0.152 |    0.059 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.044 |  0.000 |   0.153 |    0.059 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_2 ^ -> ZN_2 v    | nem_ohmux_invd2_4i_8b | 0.027 |  0.027 |   0.180 |    0.087 | 
     | sb_wide/out_1_1_id1_bar_reg_2_   |                     | DFQD0BWP40            | 0.030 | -0.010 |   0.170 |    0.076 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.031 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.030 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.032 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.069 | 0.004 |  -0.057 |    0.037 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.091 |   0.035 |    0.128 | 
     | sb_wide/out_1_1_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.100 | 0.001 |   0.035 |    0.129 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_10_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[10]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.076
  Arrival Time                  0.169
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[10] ^ |                       | 0.042 |        |   0.151 |    0.058 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.042 |  0.001 |   0.152 |    0.059 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_2 ^ -> ZN_2 v     | nem_ohmux_invd2_4i_8b | 0.026 |  0.027 |   0.180 |    0.086 | 
     | sb_wide/out_2_0_id1_bar_reg_10_   |                      | DFQD0BWP40            | 0.030 | -0.010 |   0.169 |    0.076 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.031 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.030 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.033 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.034 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.127 | 
     | sb_wide/out_2_0_id1_bar_reg_10_            |             | DFQD0BWP40   | 0.103 | 0.000 |   0.034 |    0.127 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_8_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[8]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.077
  Arrival Time                  0.170
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[8] ^ |                       | 0.042 |        |   0.151 |    0.058 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 |                     | nem_ohmux_invd2_4i_8b | 0.043 |  0.001 |   0.153 |    0.059 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 | I2_0 ^ -> ZN_0 v    | nem_ohmux_invd2_4i_8b | 0.026 |  0.028 |   0.180 |    0.087 | 
     | sb_wide/out_1_0_id1_bar_reg_8_    |                     | DFQD0BWP40            | 0.029 | -0.010 |   0.170 |    0.077 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.031 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.030 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.033 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.035 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.128 | 
     | sb_wide/out_1_0_id1_bar_reg_8_             |             | DFQD0BWP40   | 0.103 | 0.000 |   0.034 |    0.128 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_9_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[9]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.076
  Arrival Time                  0.170
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[9] ^ |                       | 0.041 |        |   0.151 |    0.057 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                     | nem_ohmux_invd2_4i_8b | 0.042 |  0.003 |   0.154 |    0.060 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_1 ^ -> ZN_1 v    | nem_ohmux_invd2_4i_8b | 0.025 |  0.027 |   0.181 |    0.086 | 
     | sb_wide/out_2_0_id1_bar_reg_9_    |                     | DFQD0BWP40            | 0.027 | -0.010 |   0.170 |    0.076 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.030 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.029 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.033 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.035 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.128 | 
     | sb_wide/out_2_0_id1_bar_reg_9_             |             | DFQD0BWP40   | 0.103 | 0.000 |   0.034 |    0.128 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_12_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[12]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.076
  Arrival Time                  0.170
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[12] ^ |                       | 0.042 |        |   0.151 |    0.057 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.042 |  0.001 |   0.152 |    0.058 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I2_4 ^ -> ZN_4 v     | nem_ohmux_invd2_4i_8b | 0.026 |  0.028 |   0.180 |    0.086 | 
     | sb_wide/out_2_0_id1_bar_reg_12_   |                      | DFQD0BWP40            | 0.029 | -0.010 |   0.170 |    0.076 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.030 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.029 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.033 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.035 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.128 | 
     | sb_wide/out_2_0_id1_bar_reg_12_            |             | DFQD0BWP40   | 0.103 | 0.000 |   0.034 |    0.128 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_10_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[10]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.076
  Arrival Time                  0.170
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[10] ^ |                       | 0.042 |        |   0.151 |    0.057 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.042 |  0.001 |   0.152 |    0.058 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 | I2_2 ^ -> ZN_2 v     | nem_ohmux_invd2_4i_8b | 0.029 |  0.028 |   0.180 |    0.086 | 
     | sb_wide/out_1_0_id1_bar_reg_10_   |                      | DFQD0BWP40            | 0.032 | -0.010 |   0.170 |    0.076 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.030 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.029 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.033 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.036 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.129 | 
     | sb_wide/out_1_0_id1_bar_reg_10_            |             | DFQD0BWP40   | 0.103 | 0.000 |   0.035 |    0.129 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_4_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[4]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.076
  Arrival Time                  0.171
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[4] ^ |                       | 0.045 |        |   0.153 |    0.058 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.045 |  0.000 |   0.153 |    0.058 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_4 ^ -> ZN_4 v    | nem_ohmux_invd2_4i_8b | 0.027 |  0.028 |   0.181 |    0.086 | 
     | sb_wide/out_1_1_id1_bar_reg_4_   |                     | DFQD0BWP40            | 0.030 | -0.010 |   0.171 |    0.076 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.030 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.029 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.034 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.069 | 0.004 |  -0.057 |    0.038 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.091 |   0.035 |    0.129 | 
     | sb_wide/out_1_1_id1_bar_reg_4_             |             | DFQD0BWP40   | 0.100 | 0.000 |   0.035 |    0.130 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_5_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[5]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.077
  Arrival Time                  0.172
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[5] ^ |                       | 0.044 |        |   0.152 |    0.057 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.045 |  0.002 |   0.154 |    0.059 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_5 ^ -> ZN_5 v    | nem_ohmux_invd2_4i_8b | 0.025 |  0.028 |   0.182 |    0.087 | 
     | sb_wide/out_1_1_id1_bar_reg_5_   |                     | DFQD0BWP40            | 0.028 | -0.010 |   0.172 |    0.077 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.029 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.028 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.034 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.069 | 0.004 |  -0.057 |    0.038 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.091 |   0.035 |    0.130 | 
     | sb_wide/out_1_1_id1_bar_reg_5_             |             | DFQD0BWP40   | 0.100 | 0.000 |   0.035 |    0.130 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[13]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.076
  Arrival Time                  0.172
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[13] ^ |                       | 0.042 |        |   0.151 |    0.055 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.042 |  0.002 |   0.153 |    0.057 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 | I2_5 ^ -> ZN_5 v     | nem_ohmux_invd2_4i_8b | 0.030 |  0.030 |   0.183 |    0.087 | 
     | sb_wide/out_1_0_id1_bar_reg_13_   |                      | DFQD0BWP40            | 0.033 | -0.011 |   0.172 |    0.076 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.028 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.027 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.035 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.037 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.130 | 
     | sb_wide/out_1_0_id1_bar_reg_13_            |             | DFQD0BWP40   | 0.103 | 0.001 |   0.035 |    0.131 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[1]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.076
  Arrival Time                  0.174
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[1] ^ |                       | 0.045 |        |   0.152 |    0.055 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.045 |  0.002 |   0.155 |    0.058 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_1 ^ -> ZN_1 v    | nem_ohmux_invd2_4i_8b | 0.027 |  0.029 |   0.184 |    0.087 | 
     | sb_wide/out_1_1_id1_bar_reg_1_   |                     | DFQD0BWP40            | 0.030 | -0.010 |   0.174 |    0.076 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.027 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.026 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.036 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.069 | 0.004 |  -0.057 |    0.040 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.091 |   0.035 |    0.132 | 
     | sb_wide/out_1_1_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.100 | 0.001 |   0.035 |    0.132 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[15]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.171
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[15] ^ |                       | 0.044 |        |   0.152 |    0.055 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.044 | -0.000 |   0.152 |    0.054 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_7 ^ -> ZN_7 v     | nem_ohmux_invd2_4i_8b | 0.034 |  0.031 |   0.182 |    0.085 | 
     | sb_wide/out_1_1_id1_bar_reg_15_   |                      | DFQD0BWP40            | 0.038 | -0.011 |   0.171 |    0.074 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.027 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.026 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.036 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.069 | 0.004 |  -0.057 |    0.041 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.091 |   0.035 |    0.132 | 
     | sb_wide/out_1_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.100 | 0.001 |   0.035 |    0.133 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[0]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.075
  Arrival Time                  0.173
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[0] ^ |                       | 0.045 |        |   0.152 |    0.054 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.045 |  0.002 |   0.155 |    0.057 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_0 ^ -> ZN_0 v    | nem_ohmux_invd2_4i_8b | 0.030 |  0.029 |   0.183 |    0.085 | 
     | sb_wide/out_1_1_id1_bar_reg_0_   |                     | DFQD0BWP40            | 0.034 | -0.010 |   0.173 |    0.075 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.026 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.025 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.037 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.069 | 0.004 |  -0.057 |    0.041 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.091 |   0.035 |    0.133 | 
     | sb_wide/out_1_1_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.100 | 0.000 |   0.035 |    0.133 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_7_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[7]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.174
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[7] ^ |                       | 0.045 |        |   0.153 |    0.052 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.045 |  0.001 |   0.154 |    0.054 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_7 ^ -> ZN_7 v    | nem_ohmux_invd2_4i_8b | 0.034 |  0.031 |   0.185 |    0.084 | 
     | sb_wide/out_2_0_id1_bar_reg_7_   |                     | DFQD0BWP40            | 0.037 | -0.011 |   0.174 |    0.074 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.024 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.023 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.039 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.041 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.134 | 
     | sb_wide/out_2_0_id1_bar_reg_7_             |             | DFQD0BWP40   | 0.103 | 0.000 |   0.034 |    0.134 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_10_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[10]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.174
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[10] ^ |                       | 0.048 |        |   0.154 |    0.053 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.048 | -0.001 |   0.152 |    0.052 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_2 ^ -> ZN_2 v     | nem_ohmux_invd2_4i_8b | 0.035 |  0.033 |   0.185 |    0.085 | 
     | sb_wide/out_1_1_id1_bar_reg_10_   |                      | DFQD0BWP40            | 0.039 | -0.011 |   0.174 |    0.074 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.024 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.023 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.040 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.069 | 0.004 |  -0.057 |    0.044 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.091 |   0.035 |    0.135 | 
     | sb_wide/out_1_1_id1_bar_reg_10_            |             | DFQD0BWP40   | 0.100 | 0.001 |   0.035 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_7_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[7]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.076
  Arrival Time                  0.176
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[7] ^ |                       | 0.045 |        |   0.153 |    0.052 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.045 |  0.002 |   0.154 |    0.054 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 | I2_7 ^ -> ZN_7 v    | nem_ohmux_invd2_4i_8b | 0.032 |  0.032 |   0.186 |    0.086 | 
     | sb_wide/out_1_0_id1_bar_reg_7_   |                     | DFQD0BWP40            | 0.035 | -0.010 |   0.176 |    0.076 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.024 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.023 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.040 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.042 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.135 | 
     | sb_wide/out_1_0_id1_bar_reg_7_             |             | DFQD0BWP40   | 0.103 | 0.001 |   0.035 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_5_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[5]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.075
  Arrival Time                  0.177
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[5] ^ |                       | 0.046 |        |   0.153 |    0.052 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.047 |  0.003 |   0.156 |    0.055 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 | I2_5 ^ -> ZN_5 v    | nem_ohmux_invd2_4i_8b | 0.032 |  0.031 |   0.187 |    0.086 | 
     | sb_wide/out_1_0_id1_bar_reg_5_   |                     | DFQD0BWP40            | 0.035 | -0.010 |   0.177 |    0.075 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.023 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.022 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.040 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.043 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.135 | 
     | sb_wide/out_1_0_id1_bar_reg_5_             |             | DFQD0BWP40   | 0.103 | 0.001 |   0.035 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[1]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.076
  Arrival Time                  0.178
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[1] ^ |                       | 0.046 |        |   0.153 |    0.051 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.047 |  0.003 |   0.156 |    0.054 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 | I2_1 ^ -> ZN_1 v    | nem_ohmux_invd2_4i_8b | 0.031 |  0.032 |   0.188 |    0.086 | 
     | sb_wide/out_1_0_id1_bar_reg_1_   |                     | DFQD0BWP40            | 0.035 | -0.010 |   0.178 |    0.076 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.022 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.021 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.042 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.044 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.137 | 
     | sb_wide/out_1_0_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.103 | 0.001 |   0.035 |    0.137 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin test_pe/test_opt_reg_f/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_f/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_f/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.011
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.053
= Required Time                -0.008
  Arrival Time                  0.094
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.234 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.233 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.195 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.083 |   -0.186 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.045 | 0.009 |  -0.083 |   -0.186 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.042 | 0.041 |  -0.042 |   -0.145 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.042 | 0.000 |  -0.042 |   -0.145 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.056 |   -0.047 | 
     | test_pe/test_opt_reg_f/U3                 |              | CKND1BWP40                      | 0.015 | 0.000 |   0.056 |   -0.047 | 
     | test_pe/test_opt_reg_f/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.016 | 0.014 |   0.070 |   -0.033 | 
     | test_pe/test_opt_reg_f/U7                 |              | AOI22D0BWP40                    | 0.016 | 0.000 |   0.070 |   -0.033 | 
     | test_pe/test_opt_reg_f/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.033 | 0.024 |   0.094 |   -0.008 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.033 | 0.000 |   0.094 |   -0.008 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.048 |       |  -0.124 |   -0.021 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |   -0.021 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.040 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.049 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.063 | 0.008 |  -0.054 |    0.049 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.063 | 0.065 |   0.011 |    0.113 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.063 | 0.000 |   0.011 |    0.114 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[0]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.076
  Arrival Time                  0.179
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[0] ^ |                       | 0.046 |        |   0.153 |    0.050 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.046 |  0.003 |   0.156 |    0.053 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 | I2_0 ^ -> ZN_0 v    | nem_ohmux_invd2_4i_8b | 0.032 |  0.033 |   0.189 |    0.086 | 
     | sb_wide/out_1_0_id1_bar_reg_0_   |                     | DFQD0BWP40            | 0.035 | -0.010 |   0.179 |    0.076 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.021 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.020 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.042 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.044 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.137 | 
     | sb_wide/out_1_0_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.103 | 0.001 |   0.035 |    0.138 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T4[0]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.172
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T4[0] ^ |                       | 0.043 |        |   0.150 |    0.048 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.043 |  0.004 |   0.154 |    0.051 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_4i_8b | 0.026 |  0.028 |   0.182 |    0.079 | 
     | sb_wide/out_1_4_id1_bar_reg_0_   |                     | DFQD0BWP40            | 0.029 | -0.010 |   0.172 |    0.069 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.021 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.020 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.061 |  -0.062 |    0.041 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.064 | 0.009 |  -0.053 |    0.050 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.085 |   0.032 |    0.135 | 
     | sb_wide/out_1_4_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.077 | 0.001 |   0.032 |    0.135 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_7_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[7]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.169
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[7] ^ |                       | 0.040 |        |   0.150 |    0.047 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.040 |  0.002 |   0.152 |    0.049 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_7 ^ -> ZN_7 v    | nem_ohmux_invd2_4i_8b | 0.029 |  0.027 |   0.179 |    0.076 | 
     | sb_wide/out_0_1_id1_bar_reg_7_   |                     | DFQD0BWP40            | 0.032 | -0.010 |   0.169 |    0.066 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.021 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.020 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.042 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.070 | 0.008 |  -0.053 |    0.050 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.083 |   0.031 |    0.134 | 
     | sb_wide/out_0_1_id1_bar_reg_7_             |             | DFQD0BWP40   | 0.072 | 0.001 |   0.031 |    0.134 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_3_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[3]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.075
  Arrival Time                  0.178
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[3] ^ |                       | 0.048 |        |   0.154 |    0.051 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.048 |  0.004 |   0.157 |    0.054 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 | I2_3 ^ -> ZN_3 v    | nem_ohmux_invd2_4i_8b | 0.033 |  0.031 |   0.189 |    0.086 | 
     | sb_wide/out_1_0_id1_bar_reg_3_   |                     | DFQD0BWP40            | 0.037 | -0.011 |   0.178 |    0.075 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.021 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.020 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.042 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.044 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.137 | 
     | sb_wide/out_1_0_id1_bar_reg_3_             |             | DFQD0BWP40   | 0.103 | 0.001 |   0.035 |    0.138 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[13]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.177
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[13] ^ |                       | 0.043 |        |   0.152 |    0.048 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.043 |  0.003 |   0.154 |    0.051 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_5 ^ -> ZN_5 v     | nem_ohmux_invd2_4i_8b | 0.034 |  0.033 |   0.188 |    0.085 | 
     | sb_wide/out_1_1_id1_bar_reg_13_   |                      | DFQD0BWP40            | 0.038 | -0.010 |   0.177 |    0.074 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.021 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.020 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.042 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.069 | 0.004 |  -0.057 |    0.046 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.091 |   0.035 |    0.138 | 
     | sb_wide/out_1_1_id1_bar_reg_13_            |             | DFQD0BWP40   | 0.100 | 0.001 |   0.035 |    0.138 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_3_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[3]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.169
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[3] ^ |                       | 0.042 |        |   0.151 |    0.048 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.042 |  0.001 |   0.152 |    0.048 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_3 ^ -> ZN_3 v    | nem_ohmux_invd2_4i_8b | 0.029 |  0.028 |   0.180 |    0.076 | 
     | sb_wide/out_0_1_id1_bar_reg_3_   |                     | DFQD0BWP40            | 0.032 | -0.011 |   0.169 |    0.066 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.021 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.020 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.043 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.070 | 0.008 |  -0.053 |    0.051 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.083 |   0.031 |    0.134 | 
     | sb_wide/out_0_1_id1_bar_reg_3_             |             | DFQD0BWP40   | 0.072 | 0.001 |   0.031 |    0.135 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin test_pe/test_opt_reg_e/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_e/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_e/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.011
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.053
= Required Time                -0.007
  Arrival Time                  0.097
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.235 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.234 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.196 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.083 |   -0.187 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.045 | 0.009 |  -0.083 |   -0.187 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.042 | 0.041 |  -0.042 |   -0.146 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.042 | 0.000 |  -0.042 |   -0.146 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.100 |   0.057 |   -0.046 | 
     | test_pe/test_opt_reg_e/U3                 |              | CKND1BWP40                      | 0.017 | 0.000 |   0.057 |   -0.046 | 
     | test_pe/test_opt_reg_e/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.019 | 0.016 |   0.074 |   -0.030 | 
     | test_pe/test_opt_reg_e/U7                 |              | AOI22D0BWP40                    | 0.019 | 0.000 |   0.074 |   -0.030 | 
     | test_pe/test_opt_reg_e/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.025 | 0.023 |   0.097 |   -0.007 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.025 | 0.000 |   0.097 |   -0.007 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.048 |       |  -0.124 |   -0.021 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |   -0.020 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.041 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.050 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.063 | 0.008 |  -0.054 |    0.050 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.063 | 0.065 |   0.011 |    0.114 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.063 | 0.000 |   0.011 |    0.114 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_6_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[6]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.073
  Arrival Time                  0.176
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[6] ^ |                       | 0.043 |        |   0.152 |    0.048 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.043 |  0.002 |   0.154 |    0.050 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_6 ^ -> ZN_6 v    | nem_ohmux_invd2_4i_8b | 0.037 |  0.033 |   0.187 |    0.084 | 
     | sb_wide/out_2_0_id1_bar_reg_6_   |                     | DFQD0BWP40            | 0.041 | -0.011 |   0.176 |    0.073 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.021 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.020 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.043 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.044 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.137 | 
     | sb_wide/out_2_0_id1_bar_reg_6_             |             | DFQD0BWP40   | 0.103 | 0.000 |   0.034 |    0.138 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_6_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[6]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.178
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[6] ^ |                       | 0.043 |        |   0.152 |    0.048 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.043 |  0.003 |   0.154 |    0.051 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 | I2_6 ^ -> ZN_6 v    | nem_ohmux_invd2_4i_8b | 0.035 |  0.035 |   0.189 |    0.085 | 
     | sb_wide/out_1_0_id1_bar_reg_6_   |                     | DFQD0BWP40            | 0.038 | -0.011 |   0.178 |    0.074 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.020 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.020 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.043 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.045 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.138 | 
     | sb_wide/out_1_0_id1_bar_reg_6_             |             | DFQD0BWP40   | 0.103 | 0.001 |   0.035 |    0.139 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_7_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T4[7]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.172
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T4[7] ^ |                       | 0.047 |        |   0.153 |    0.049 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.047 |  0.001 |   0.154 |    0.051 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd2_4i_8b | 0.027 |  0.028 |   0.183 |    0.079 | 
     | sb_wide/out_1_4_id1_bar_reg_7_   |                     | DFQD0BWP40            | 0.030 | -0.010 |   0.172 |    0.069 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.020 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.020 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.061 |  -0.062 |    0.042 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.064 | 0.009 |  -0.053 |    0.051 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.085 |   0.032 |    0.136 | 
     | sb_wide/out_1_4_id1_bar_reg_7_             |             | DFQD0BWP40   | 0.077 | 0.001 |   0.032 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_14_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[14]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.178
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[14] ^ |                       | 0.045 |        |   0.152 |    0.048 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.046 |  0.004 |   0.156 |    0.052 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_6 ^ -> ZN_6 v     | nem_ohmux_invd2_4i_8b | 0.035 |  0.033 |   0.189 |    0.085 | 
     | sb_wide/out_1_1_id1_bar_reg_14_   |                      | DFQD0BWP40            | 0.039 | -0.011 |   0.178 |    0.074 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.020 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.019 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.043 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.069 | 0.004 |  -0.057 |    0.047 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.091 |   0.035 |    0.139 | 
     | sb_wide/out_1_1_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.100 | 0.001 |   0.035 |    0.139 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_9_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[9]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.178
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[9] ^ |                       | 0.047 |        |   0.154 |    0.049 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                     | nem_ohmux_invd2_4i_8b | 0.048 |  0.001 |   0.155 |    0.050 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_1 ^ -> ZN_1 v    | nem_ohmux_invd2_4i_8b | 0.036 |  0.034 |   0.189 |    0.084 | 
     | sb_wide/out_1_1_id1_bar_reg_9_    |                     | DFQD0BWP40            | 0.040 | -0.011 |   0.178 |    0.074 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.020 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.019 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.043 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.069 | 0.004 |  -0.057 |    0.048 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.091 |   0.035 |    0.139 | 
     | sb_wide/out_1_1_id1_bar_reg_9_             |             | DFQD0BWP40   | 0.100 | 0.001 |   0.035 |    0.140 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[2]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.075
  Arrival Time                  0.179
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[2] ^ |                       | 0.047 |        |   0.153 |    0.049 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.048 |  0.004 |   0.157 |    0.053 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 | I2_2 ^ -> ZN_2 v    | nem_ohmux_invd2_4i_8b | 0.031 |  0.033 |   0.190 |    0.086 | 
     | sb_wide/out_1_0_id1_bar_reg_2_   |                     | DFQD0BWP40            | 0.034 | -0.011 |   0.179 |    0.075 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.020 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.019 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.043 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.046 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.139 | 
     | sb_wide/out_1_0_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.103 | 0.000 |   0.035 |    0.139 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_11_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[11]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.073
  Arrival Time                  0.178
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                       |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+-----------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[11] ^ |                       | 0.046 |        |   0.153 |    0.048 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                      | nem_ohmux_invd2_4i_8b | 0.047 |  0.002 |   0.155 |    0.050 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_3 ^ -> ZN_3 v     | nem_ohmux_invd2_4i_8b | 0.038 |  0.033 |   0.188 |    0.083 | 
     | sb_wide/out_1_1_id1_bar_reg_11_   |                      | DFQD0BWP40            | 0.042 | -0.010 |   0.178 |    0.073 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.019 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.018 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.044 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.069 | 0.004 |  -0.057 |    0.048 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.091 |   0.035 |    0.140 | 
     | sb_wide/out_1_1_id1_bar_reg_11_            |             | DFQD0BWP40   | 0.100 | 0.001 |   0.035 |    0.140 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[0]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.073
  Arrival Time                  0.178
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[0] ^ |                       | 0.046 |        |   0.153 |    0.048 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.046 |  0.003 |   0.156 |    0.051 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_0 ^ -> ZN_0 v    | nem_ohmux_invd2_4i_8b | 0.036 |  0.032 |   0.188 |    0.083 | 
     | sb_wide/out_2_0_id1_bar_reg_0_   |                     | DFQD0BWP40            | 0.040 | -0.010 |   0.178 |    0.073 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.019 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.018 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.044 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.045 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.138 | 
     | sb_wide/out_2_0_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.103 | 0.000 |   0.034 |    0.139 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_6_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T1[6]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.171
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[6] ^ |                       | 0.040 |        |   0.150 |    0.045 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.040 |  0.002 |   0.152 |    0.047 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_6 ^ -> ZN_6 v    | nem_ohmux_invd2_4i_8b | 0.029 |  0.029 |   0.181 |    0.076 | 
     | sb_wide/out_0_1_id1_bar_reg_6_   |                     | DFQD0BWP40            | 0.032 | -0.010 |   0.171 |    0.066 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.019 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.018 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.044 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.070 | 0.008 |  -0.053 |    0.052 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.083 |   0.031 |    0.136 | 
     | sb_wide/out_0_1_id1_bar_reg_6_             |             | DFQD0BWP40   | 0.072 | 0.001 |   0.031 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[1]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.179
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[1] ^ |                       | 0.046 |        |   0.153 |    0.048 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.047 |  0.003 |   0.156 |    0.051 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_1 ^ -> ZN_1 v    | nem_ohmux_invd2_4i_8b | 0.032 |  0.033 |   0.190 |    0.085 | 
     | sb_wide/out_2_0_id1_bar_reg_1_   |                     | DFQD0BWP40            | 0.035 | -0.010 |   0.179 |    0.074 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.019 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.018 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.044 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.046 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.139 | 
     | sb_wide/out_2_0_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.103 | 0.000 |   0.034 |    0.139 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S3_T0[2]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.074
  Arrival Time                  0.179
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[2] ^ |                       | 0.047 |        |   0.153 |    0.048 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.048 |  0.004 |   0.157 |    0.052 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_2 ^ -> ZN_2 v    | nem_ohmux_invd2_4i_8b | 0.032 |  0.032 |   0.190 |    0.085 | 
     | sb_wide/out_2_0_id1_bar_reg_2_   |                     | DFQD0BWP40            | 0.036 | -0.010 |   0.179 |    0.074 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.019 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.018 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.044 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.046 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.139 | 
     | sb_wide/out_2_0_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.103 | 0.000 |   0.034 |    0.139 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_4_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S0_T4[4]                (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.174
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                       |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+-----------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T4[4] ^ |                       | 0.047 |        |   0.153 |    0.048 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 |                     | nem_ohmux_invd2_4i_8b | 0.048 |  0.002 |   0.155 |    0.050 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd2_4i_8b | 0.028 |  0.029 |   0.184 |    0.079 | 
     | sb_wide/out_1_4_id1_bar_reg_4_   |                     | DFQD0BWP40            | 0.031 | -0.010 |   0.174 |    0.068 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |   -0.019 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |   -0.018 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.061 |  -0.062 |    0.043 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.064 | 0.009 |  -0.053 |    0.052 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.085 |   0.032 |    0.137 | 
     | sb_wide/out_1_4_id1_bar_reg_4_             |             | DFQD0BWP40   | 0.077 | 0.001 |   0.032 |    0.138 | 
     +--------------------------------------------------------------------------------------------------------------+ 

