module very_optimizable (
	input wire a, b, c, d,
	output wire first,
);
	
	assign first = (a & !b & c & !d) | (a & !b & !c & d) | (!a & b & c & !d) | (!a & b & !c & d);
	
endmodule
