library IEEE;
use IEEE.std_logic_1164.ALL;

library work;
use work.my_types.ALL;
use work.my_components.ALL;

entity mips_cpu is
	port(Clk: in std_logic);

end mips_cpu;