<root><simulation><result_generated_time />2023-05-13 00:31:18<layer><layer_spec />{'B': 1, 'K': 96, 'C': 576, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 55296, 'I': 112896, 'O': 18816}<total_data_reuse />{'W': 196, 'I': 96.0, 'O': 576}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'K_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [8, 1, 1], 'O': [128, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 32)], [('C', 8), ('K', 4)]], [], []]<I />[[[('K', 32)], [('K', 4)]], [[], [('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('K', 32)], [('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('OX', 7), ('OY', 14)], [('C', 72)], []]<I />[[], [('OX', 2), ('OX', 7), ('OY', 14), ('C', 72)], []]<O />[[], [('OX', 2), ('OX', 7), ('OY', 14), ('C', 72)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 196, 1, 1], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [8.0, 1, 72, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 589824, 589824], 'I': [8, 903168, 903168], 'O': [8, 200704, 200704], 'O_partial': [8, 200704, 0], 'O_final': [0, 0, 200704]}<actual_mem_utilization_individual />{'W': [0.02, 0.02, 0.0], 'I': [0.02, 0.03, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.05, 0.0], 'I': [0.02, 0.05, 0.0], 'O': [0.02, 0.05, 0.0]}<effective_mem_size_bit />{'W': [8, 8192, 589824], 'I': [8, 12544, 903168], 'O': [8, 200704, 200704], 'O_partial': [8, 200704, 0], 'O_final': [0, 0, 200704]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 8, 1, 1], 'O': [1024, 128, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [8, 8, 1, 1], 'O': [128, 128, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[55296, 55296], [55296, 55296], [55296, 0]]<I />[[112896, 112896], [112896, 112896], [112896, 0]]<O />[[(1335936, 1354752), (1354752, 1335936)], [(1335936, 1354752), (18816, 0)], [(0, 18816), (0, 0)]]<O_partial />[[(1335936, 1354752), (1354752, 1335936)], [(1335936, 1354752), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (18816, 0)], [(0, 18816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[6912, 6912], [864, 864], [216, 0]]<I />[[14112, 14112], [1764, 1764], [441, 0]]<O />[[(166992, 169344), (169344, 166992)], [(20874, 21168), (294, 0)], [(0, 74), (0, 0)]]<O_partial />[([166992, 169344], [169344, 166992]), ([20874, 21168], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [294, 0]), ([0, 74], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />0</mac_count></basic_info><energy><total_energy />23697842.3<mem_energy_breakdown><W />[4.8, 171.2, 287.7]<I />[9.9, 349.6, 587.3]<O />[235.6, 4195.2, 97.9]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />0.0<total />23691903.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4372<utilization_without_data_loading />0.4807<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.4372<mac_utilize_temporal_without_data_loading />0.4807</mac_array_utilization><latency><latency_cycle_with_data_loading />32277<latency_cycle_without_data_loading />29360<ideal_computing_cycle />14112<data_loading><load_cycle_total />2917<load_cycle_individual />{'W': [16, 1152, 0], 'I': [1, 1764, 0]}<load_cycle_combined />{'W': 1152, 'I': 1764}</data_loading><mem_stalling><mem_stall_cycle_total />15248<mem_stall_cycle_individual />{'W': [[-14111], [-13916, -12780], [-14112, -14112]], 'I': [[-14111], [-14111, -14111], [-14112, -14112]], 'O': [[-14112], [-14112, 14112], [-13720, -14014]]}<mem_stall_cycle_shared />{'W': [[-14111], [-13916, 15248], [0, 0]], 'I': [[-14111], [-14111, 15248], [0, 0]], 'O': [[-14112], [-14112, 14112], [-13720, -14014]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 589824, 589824], 'I': [8, 903168, 903168], 'O': [8, 200704, 200704], 'O_partial': [8, 200704, 0], 'O_final': [0, 0, 200704]}<data_size_each_level_total />{'W': [8192, 589824, 589824], 'I': [64, 903168, 903168], 'O': [1024, 200704, 200704]}<loop_cycles_each_level />{'W': [196, 14112, 14112], 'I': [1, 14112, 14112], 'O': [1, 14112, 14112]}<top_ir_loop_size />{'W': [196, 1, 1], 'I': [1, 1, 1], 'O': [1, 72, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [41.8, 41.8], [41.8, 41.8]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [1024.0, 14.2], [14.2, 14.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 41.8], [41.8, 41.8]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 14.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [41.8, 41.8], [41.8, 0]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 0]], 'O': [[8.0, 8.0], [1024.0, 14.2], [14.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [1144.0, 1129.8], [105.8, 14.2]], 'I': [[8.0, 8.0], [1144.0, 1129.8], [105.8, 14.2]], 'O': [[8.0, 8.0], [1144.0, 1129.8], [105.8, 14.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 14112], [196, 196, 72], [14112, 14112, 1]], 'I': [[1, 1, 14112], [1, 1, 14112], [14112, 14112, 1]], 'O': [[1, 1, 14112], [1, 1, 14112], [14112, 14112, 1]]}<trans_time_real />{'W': [[0, 1, 14112], [[0, 196, 72], [16, 196, 72]], [[1152, 14112, 1], [288, 14112, 1]]], 'I': [[0, 1, 14112], [[0, 1, 14112], [0, 1, 14112]], [[1764, 14112, 1], [441, 14112, 1]]], 'O': [[0, 1, 14112], [[0, 1, 14112], [2, 1, 14112]], [[392, 14112, 1], [98, 14112, 1]]]}<single_stall_cycle />{'W': [[-1], [-196, -180], [-12960, -13824]], 'I': [[-1], [-1, -1], [-12348, -13671]], 'O': [[-1], [-1, 1], [-13720, -14014]]}<single_stall_count />{'W': [14111, 71, 0], 'I': [14111, 14111, 0], 'O': [14112, 14112, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [392, 0]}, 1: {'W': [1136, 0], 'I': [0, 0], 'O': [14112, 392]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-14112, -14112], [-13720, -14112]], 1: [[1136, -14112], [0, -13720]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1.963</simulation></root>