04/08/04 13:18:14 2476: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/08/04 13:18:15 2476: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/08/04 13:18:15 2476: WARNING: WARNING: Detected keyword %OPEN% in port got replaced!
04/08/04 13:18:15 2476: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
04/08/04 13:18:15 2476: autoconnecting single signal %OPEN% to bus port open_in_bus_10
04/08/04 13:18:15 2476: autoconnecting single signal %OPEN% to bus port open_bus_9
04/08/04 13:18:15 2476: autoreducing port type for signal %OPEN% to std_ulogic
04/08/04 13:18:15 2476: autoconnecting single signal %OPEN% to bus port open_part13
04/08/04 13:18:16 2476: WARNING: File open-mixed.xls already exists! Contents will be changed
04/08/04 13:18:17 2476: WARNING: Rotating 3 old sheets of CONF!
04/08/04 13:18:22 2476: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/08/04 13:18:22 2476: WARNING: Rotating 3 old sheets of DIFF_CONN!
04/08/04 13:18:25 2476: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/08/04 13:18:25 2476: WARNING: Rotating 3 old sheets of DIFF_HIER!
04/08/04 13:18:27 2476: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

04/08/04 13:18:27 2476: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

04/08/04 13:18:27 2476: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

04/08/04 13:18:28 2476: Info: unchanged file inst_t_e.v
04/08/04 13:18:28 2476: WARNING: ============= SUMMARY =================
04/08/04 13:18:28 2476: WARNING: SUM: Summary of checks and created items:
04/08/04 13:18:28 2476: WARNING: SUM: checkforce 0
04/08/04 13:18:28 2476: WARNING: SUM: checkunique 0
04/08/04 13:18:28 2476: WARNING: SUM: checkwarn 0
04/08/04 13:18:28 2476: WARNING: SUM: cmacros 0
04/08/04 13:18:28 2476: WARNING: SUM: conn 4
04/08/04 13:18:28 2476: WARNING: SUM: errors 0
04/08/04 13:18:28 2476: WARNING: SUM: genport 0
04/08/04 13:18:28 2476: WARNING: SUM: hdlfiles 1
04/08/04 13:18:28 2476: WARNING: SUM: inst 9
04/08/04 13:18:28 2476: WARNING: SUM: multdriver 1
04/08/04 13:18:29 2476: WARNING: SUM: nodriver 0
04/08/04 13:18:29 2476: WARNING: SUM: noload 0
04/08/04 13:18:29 2476: WARNING: SUM: openports 0
04/08/04 13:18:29 2476: WARNING: SUM: warnings 2
04/08/04 13:18:29 2476: WARNING: SUM: === Number of parsed input tables: ===
04/08/04 13:18:29 2476: WARNING: SUM: conf 0
04/08/04 13:18:29 2476: WARNING: SUM: hier 1
04/08/04 13:18:29 2476: WARNING: SUM: conn 1
04/08/04 13:18:29 2476: WARNING: SUM: io 0
04/08/04 13:18:29 2476: WARNING: SUM: i2c 0
04/08/04 13:18:29 2476: WARNING: SUM: Number of changes in intermediate: 0
04/08/04 13:18:29 2476: WARNING: SUM: Number of changed files: 0
04/08/04 15:09:06 1704: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/08/04 15:09:06 1704: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/08/04 15:09:06 1704: WARNING: WARNING: Detected keyword %OPEN% in port got replaced!
04/08/04 15:09:06 1704: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
04/08/04 15:09:07 1704: autoconnecting single signal %OPEN% to bus port open_in_bus_10
04/08/04 15:09:07 1704: autoconnecting single signal %OPEN% to bus port open_bus_9
04/08/04 15:09:07 1704: autoreducing port type for signal %OPEN% to std_ulogic
04/08/04 15:09:07 1704: autoconnecting single signal %OPEN% to bus port open_part13
04/08/04 15:09:07 1704: WARNING: File open-mixed.xls already exists! Contents will be changed
04/08/04 15:09:08 1704: WARNING: Rotating 3 old sheets of CONF!
04/08/04 15:09:12 1704: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/08/04 15:09:12 1704: WARNING: Rotating 3 old sheets of DIFF_CONN!
04/08/04 15:09:16 1704: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/08/04 15:09:16 1704: WARNING: Rotating 3 old sheets of DIFF_HIER!
04/08/04 15:09:18 1704: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

04/08/04 15:09:18 1704: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

04/08/04 15:09:18 1704: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

04/08/04 15:09:18 1704: Info: unchanged file inst_t_e.v
04/08/04 15:09:18 1704: WARNING: ============= SUMMARY =================
04/08/04 15:09:18 1704: WARNING: SUM: Summary of checks and created items:
04/08/04 15:09:18 1704: WARNING: SUM: checkforce 0
04/08/04 15:09:18 1704: WARNING: SUM: checkunique 0
04/08/04 15:09:18 1704: WARNING: SUM: checkwarn 0
04/08/04 15:09:18 1704: WARNING: SUM: cmacros 0
04/08/04 15:09:18 1704: WARNING: SUM: conn 4
04/08/04 15:09:18 1704: WARNING: SUM: errors 0
04/08/04 15:09:18 1704: WARNING: SUM: genport 0
04/08/04 15:09:19 1704: WARNING: SUM: hdlfiles 1
04/08/04 15:09:19 1704: WARNING: SUM: inst 9
04/08/04 15:09:19 1704: WARNING: SUM: multdriver 1
04/08/04 15:09:19 1704: WARNING: SUM: nodriver 0
04/08/04 15:09:19 1704: WARNING: SUM: noload 0
04/08/04 15:09:19 1704: WARNING: SUM: openports 0
04/08/04 15:09:19 1704: WARNING: SUM: warnings 2
04/08/04 15:09:19 1704: WARNING: SUM: === Number of parsed input tables: ===
04/08/04 15:09:19 1704: WARNING: SUM: conf 0
04/08/04 15:09:19 1704: WARNING: SUM: hier 1
04/08/04 15:09:19 1704: WARNING: SUM: conn 1
04/08/04 15:09:19 1704: WARNING: SUM: io 0
04/08/04 15:09:19 1704: WARNING: SUM: i2c 0
04/08/04 15:09:19 1704: WARNING: SUM: Number of changes in intermediate: 0
04/08/04 15:09:20 1704: WARNING: SUM: Number of changed files: 0
04/08/04 16:06:28 2276: Reading worksheet CONN of /cygdrive/h/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
04/08/04 16:06:29 2276: Reading worksheet HIER of /cygdrive/h/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
04/08/04 16:06:29 2276: WARNING: WARNING: Detected keyword %OPEN% in port got replaced!
04/08/04 16:06:29 2276: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
04/08/04 16:06:29 2276: autoconnecting single signal %OPEN% to bus port open_in_bus_10
04/08/04 16:06:29 2276: autoconnecting single signal %OPEN% to bus port open_bus_9
04/08/04 16:06:29 2276: autoreducing port type for signal %OPEN% to std_ulogic
04/08/04 16:06:29 2276: autoconnecting single signal %OPEN% to bus port open_part13
04/08/04 16:06:31 2276: Reading worksheet CONN of /cygdrive/h/work/mix_new/mix/test/xls_input/open/verilog/open-mixed.xls
04/08/04 16:06:33 2276: Reading worksheet HIER of /cygdrive/h/work/mix_new/mix/test/xls_input/open/verilog/open-mixed.xls
04/08/04 16:06:34 2276: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

04/08/04 16:06:34 2276: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

04/08/04 16:06:34 2276: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

04/08/04 16:06:34 2276: Info: unchanged file inst_t_e.v
04/08/04 16:06:34 2276: WARNING: ============= SUMMARY =================
04/08/04 16:06:34 2276: WARNING: SUM: Summary of checks and created items:
04/08/04 16:06:34 2276: WARNING: SUM: checkforce 0
04/08/04 16:06:34 2276: WARNING: SUM: checkunique 0
04/08/04 16:06:34 2276: WARNING: SUM: checkwarn 0
04/08/04 16:06:34 2276: WARNING: SUM: cmacros 0
04/08/04 16:06:34 2276: WARNING: SUM: conn 4
04/08/04 16:06:35 2276: WARNING: SUM: errors 0
04/08/04 16:06:35 2276: WARNING: SUM: genport 0
04/08/04 16:06:35 2276: WARNING: SUM: hdlfiles 1
04/08/04 16:06:35 2276: WARNING: SUM: inst 9
04/08/04 16:06:35 2276: WARNING: SUM: multdriver 1
04/08/04 16:06:35 2276: WARNING: SUM: nodriver 0
04/08/04 16:06:35 2276: WARNING: SUM: noload 0
04/08/04 16:06:35 2276: WARNING: SUM: openports 0
04/08/04 16:06:35 2276: WARNING: SUM: warnings 2
04/08/04 16:06:35 2276: WARNING: SUM: === Number of parsed input tables: ===
04/08/04 16:06:35 2276: WARNING: SUM: conf 0
04/08/04 16:06:35 2276: WARNING: SUM: hier 1
04/08/04 16:06:35 2276: WARNING: SUM: conn 1
04/08/04 16:06:36 2276: WARNING: SUM: io 0
04/08/04 16:06:36 2276: WARNING: SUM: i2c 0
04/08/04 16:06:36 2276: WARNING: SUM: Number of changes in intermediate: 0
04/08/04 16:06:36 2276: WARNING: SUM: Number of changed files: 0
04/08/05 19:14:29 720: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/08/05 19:14:29 720: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/08/05 19:14:30 720: WARNING: WARNING: Detected keyword %OPEN% in port got replaced!
04/08/05 19:14:30 720: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
04/08/05 19:14:30 720: autoconnecting single signal %OPEN% to bus port open_in_bus_10
04/08/05 19:14:30 720: autoconnecting single signal %OPEN% to bus port open_bus_9
04/08/05 19:14:30 720: autoreducing port type for signal %OPEN% to std_ulogic
04/08/05 19:14:30 720: autoconnecting single signal %OPEN% to bus port open_part13
04/08/05 19:14:31 720: WARNING: File open-mixed.xls already exists! Contents will be changed
04/08/05 19:14:32 720: WARNING: Rotating 3 old sheets of CONF!
04/08/05 19:14:36 720: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/08/05 19:14:36 720: WARNING: Rotating 3 old sheets of DIFF_CONN!
04/08/05 19:14:40 720: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/08/05 19:14:40 720: WARNING: Rotating 3 old sheets of DIFF_HIER!
04/08/05 19:14:42 720: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

04/08/05 19:14:42 720: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

04/08/05 19:14:42 720: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

04/08/05 19:14:42 720: Info: unchanged file inst_t_e.v
04/08/05 19:14:42 720: WARNING: ============= SUMMARY =================
04/08/05 19:14:42 720: WARNING: SUM: Summary of checks and created items:
04/08/05 19:14:42 720: WARNING: SUM: checkforce 0
04/08/05 19:14:42 720: WARNING: SUM: checkunique 0
04/08/05 19:14:42 720: WARNING: SUM: checkwarn 0
04/08/05 19:14:42 720: WARNING: SUM: cmacros 0
04/08/05 19:14:42 720: WARNING: SUM: conn 4
04/08/05 19:14:42 720: WARNING: SUM: errors 0
04/08/05 19:14:42 720: WARNING: SUM: genport 0
04/08/05 19:14:42 720: WARNING: SUM: hdlfiles 1
04/08/05 19:14:42 720: WARNING: SUM: inst 9
04/08/05 19:14:42 720: WARNING: SUM: multdriver 1
04/08/05 19:14:42 720: WARNING: SUM: nodriver 0
04/08/05 19:14:42 720: WARNING: SUM: noload 0
04/08/05 19:14:42 720: WARNING: SUM: openports 0
04/08/05 19:14:42 720: WARNING: SUM: warnings 2
04/08/05 19:14:42 720: WARNING: SUM: === Number of parsed input tables: ===
04/08/05 19:14:42 720: WARNING: SUM: conf 0
04/08/05 19:14:42 720: WARNING: SUM: hier 1
04/08/05 19:14:42 720: WARNING: SUM: conn 1
04/08/05 19:14:42 720: WARNING: SUM: io 0
04/08/05 19:14:42 720: WARNING: SUM: i2c 0
04/08/05 19:14:42 720: WARNING: SUM: Number of changes in intermediate: 0
04/08/05 19:14:42 720: WARNING: SUM: Number of changed files: 0
04/08/09 11:01:40 2180: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/08/09 11:01:40 2180: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/08/09 11:01:41 2180: WARNING: WARNING: Detected keyword %OPEN% in port got replaced!
04/08/09 11:01:41 2180: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
04/08/09 11:01:41 2180: autoconnecting single signal %OPEN% to bus port open_in_bus_10
04/08/09 11:01:41 2180: autoconnecting single signal %OPEN% to bus port open_bus_9
04/08/09 11:01:41 2180: autoreducing port type for signal %OPEN% to std_ulogic
04/08/09 11:01:41 2180: autoconnecting single signal %OPEN% to bus port open_part13
04/08/09 11:01:42 2180: WARNING: File open-mixed.xls already exists! Contents will be changed
04/08/09 11:01:42 2180: WARNING: Rotating 3 old sheets of CONF!
04/08/09 11:01:46 2180: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/08/09 11:01:46 2180: WARNING: Rotating 3 old sheets of DIFF_CONN!
04/08/09 11:01:50 2180: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/08/09 11:01:50 2180: WARNING: Rotating 3 old sheets of DIFF_HIER!
04/08/09 11:01:52 2180: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

04/08/09 11:01:52 2180: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

04/08/09 11:01:52 2180: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

04/08/09 11:01:52 2180: Info: unchanged file inst_t_e.v
04/08/09 11:01:52 2180: WARNING: ============= SUMMARY =================
04/08/09 11:01:52 2180: WARNING: SUM: Summary of checks and created items:
04/08/09 11:01:52 2180: WARNING: SUM: checkforce 0
04/08/09 11:01:52 2180: WARNING: SUM: checkunique 0
04/08/09 11:01:52 2180: WARNING: SUM: checkwarn 0
04/08/09 11:01:52 2180: WARNING: SUM: cmacros 0
04/08/09 11:01:52 2180: WARNING: SUM: conn 4
04/08/09 11:01:52 2180: WARNING: SUM: errors 0
04/08/09 11:01:53 2180: WARNING: SUM: genport 0
04/08/09 11:01:53 2180: WARNING: SUM: hdlfiles 1
04/08/09 11:01:53 2180: WARNING: SUM: inst 9
04/08/09 11:01:53 2180: WARNING: SUM: multdriver 1
04/08/09 11:01:53 2180: WARNING: SUM: nodriver 0
04/08/09 11:01:53 2180: WARNING: SUM: noload 0
04/08/09 11:01:53 2180: WARNING: SUM: openports 0
04/08/09 11:01:53 2180: WARNING: SUM: warnings 2
04/08/09 11:01:53 2180: WARNING: SUM: === Number of parsed input tables: ===
04/08/09 11:01:53 2180: WARNING: SUM: conf 0
04/08/09 11:01:53 2180: WARNING: SUM: hier 1
04/08/09 11:01:53 2180: WARNING: SUM: conn 1
04/08/09 11:01:54 2180: WARNING: SUM: io 0
04/08/09 11:01:54 2180: WARNING: SUM: i2c 0
04/08/09 11:01:54 2180: WARNING: SUM: Number of changes in intermediate: 0
04/08/09 11:01:54 2180: WARNING: SUM: Number of changed files: 0
04/08/09 14:33:54 2252: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/08/09 14:33:54 2252: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/08/09 14:33:54 2252: WARNING: WARNING: Detected keyword %OPEN% in port got replaced!
04/08/09 14:33:55 2252: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
04/08/09 14:33:55 2252: autoconnecting single signal %OPEN% to bus port open_in_bus_10
04/08/09 14:33:55 2252: autoconnecting single signal %OPEN% to bus port open_bus_9
04/08/09 14:33:55 2252: autoreducing port type for signal %OPEN% to std_ulogic
04/08/09 14:33:55 2252: autoconnecting single signal %OPEN% to bus port open_part13
04/08/09 14:33:55 2252: WARNING: File open-mixed.xls already exists! Contents will be changed
04/08/09 14:33:56 2252: WARNING: Rotating 3 old sheets of CONF!
04/08/09 14:34:00 2252: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/08/09 14:34:00 2252: WARNING: Rotating 3 old sheets of DIFF_CONN!
04/08/09 14:34:03 2252: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/08/09 14:34:03 2252: WARNING: Rotating 3 old sheets of DIFF_HIER!
04/08/09 14:34:05 2252: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

04/08/09 14:34:05 2252: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

04/08/09 14:34:05 2252: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

04/08/09 14:34:05 2252: Info: unchanged file inst_t_e.v
04/08/09 14:34:05 2252: WARNING: ============= SUMMARY =================
04/08/09 14:34:06 2252: WARNING: SUM: Summary of checks and created items:
04/08/09 14:34:06 2252: WARNING: SUM: checkforce 0
04/08/09 14:34:06 2252: WARNING: SUM: checkunique 0
04/08/09 14:34:06 2252: WARNING: SUM: checkwarn 0
04/08/09 14:34:06 2252: WARNING: SUM: cmacros 0
04/08/09 14:34:06 2252: WARNING: SUM: conn 4
04/08/09 14:34:06 2252: WARNING: SUM: errors 0
04/08/09 14:34:06 2252: WARNING: SUM: genport 0
04/08/09 14:34:06 2252: WARNING: SUM: hdlfiles 1
04/08/09 14:34:06 2252: WARNING: SUM: inst 9
04/08/09 14:34:07 2252: WARNING: SUM: multdriver 1
04/08/09 14:34:07 2252: WARNING: SUM: nodriver 0
04/08/09 14:34:07 2252: WARNING: SUM: noload 0
04/08/09 14:34:07 2252: WARNING: SUM: openports 0
04/08/09 14:34:07 2252: WARNING: SUM: warnings 2
04/08/09 14:34:07 2252: WARNING: SUM: === Number of parsed input tables: ===
04/08/09 14:34:07 2252: WARNING: SUM: conf 0
04/08/09 14:34:07 2252: WARNING: SUM: hier 1
04/08/09 14:34:07 2252: WARNING: SUM: conn 1
04/08/09 14:34:07 2252: WARNING: SUM: io 0
04/08/09 14:34:07 2252: WARNING: SUM: i2c 0
04/08/09 14:34:07 2252: WARNING: SUM: Number of changes in intermediate: 0
04/08/09 14:34:08 2252: WARNING: SUM: Number of changed files: 0
04/08/09 17:02:07 2312: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/08/09 17:02:08 2312: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/08/09 17:02:08 2312: WARNING: WARNING: Detected keyword %OPEN% in port got replaced!
04/08/09 17:02:08 2312: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
04/08/09 17:02:08 2312: autoconnecting single signal %OPEN% to bus port open_in_bus_10
04/08/09 17:02:08 2312: autoconnecting single signal %OPEN% to bus port open_bus_9
04/08/09 17:02:08 2312: autoreducing port type for signal %OPEN% to std_ulogic
04/08/09 17:02:08 2312: autoconnecting single signal %OPEN% to bus port open_part13
04/08/09 17:02:09 2312: WARNING: File open-mixed.xls already exists! Contents will be changed
04/08/09 17:02:10 2312: WARNING: Rotating 3 old sheets of CONF!
04/08/09 17:02:14 2312: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/08/09 17:02:15 2312: WARNING: Rotating 3 old sheets of DIFF_CONN!
04/08/09 17:02:19 2312: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/08/09 17:02:19 2312: WARNING: Rotating 3 old sheets of DIFF_HIER!
04/08/09 17:02:21 2312: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

04/08/09 17:02:21 2312: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

04/08/09 17:02:21 2312: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

04/08/09 17:02:21 2312: Info: unchanged file inst_t_e.v
04/08/09 17:02:21 2312: WARNING: ============= SUMMARY =================
04/08/09 17:02:21 2312: WARNING: SUM: Summary of checks and created items:
04/08/09 17:02:21 2312: WARNING: SUM: checkforce 0
04/08/09 17:02:21 2312: WARNING: SUM: checkunique 0
04/08/09 17:02:22 2312: WARNING: SUM: checkwarn 0
04/08/09 17:02:22 2312: WARNING: SUM: cmacros 0
04/08/09 17:02:22 2312: WARNING: SUM: conn 4
04/08/09 17:02:22 2312: WARNING: SUM: errors 0
04/08/09 17:02:22 2312: WARNING: SUM: genport 0
04/08/09 17:02:22 2312: WARNING: SUM: hdlfiles 1
04/08/09 17:02:22 2312: WARNING: SUM: inst 9
04/08/09 17:02:22 2312: WARNING: SUM: multdriver 1
04/08/09 17:02:22 2312: WARNING: SUM: nodriver 0
04/08/09 17:02:22 2312: WARNING: SUM: noload 0
04/08/09 17:02:22 2312: WARNING: SUM: openports 0
04/08/09 17:02:22 2312: WARNING: SUM: warnings 2
04/08/09 17:02:23 2312: WARNING: SUM: === Number of parsed input tables: ===
04/08/09 17:02:23 2312: WARNING: SUM: conf 0
04/08/09 17:02:23 2312: WARNING: SUM: hier 1
04/08/09 17:02:23 2312: WARNING: SUM: conn 1
04/08/09 17:02:23 2312: WARNING: SUM: io 0
04/08/09 17:02:23 2312: WARNING: SUM: i2c 0
04/08/09 17:02:23 2312: WARNING: SUM: Number of changes in intermediate: 0
04/08/09 17:02:23 2312: WARNING: SUM: Number of changed files: 0
04/08/17 14:22:01 2104: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/08/17 14:22:01 2104: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/08/17 14:22:02 2104: WARNING: WARNING: Detected keyword %OPEN% in port got replaced!
04/08/17 14:22:02 2104: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
04/08/17 14:22:02 2104: autoconnecting single signal %OPEN% to bus port open_in_bus_10
04/08/17 14:22:02 2104: autoconnecting single signal %OPEN% to bus port open_bus_9
04/08/17 14:22:02 2104: autoreducing port type for signal %OPEN% to std_ulogic
04/08/17 14:22:02 2104: autoconnecting single signal %OPEN% to bus port open_part13
04/08/17 14:22:03 2104: WARNING: File open-mixed.xls already exists! Contents will be changed
04/08/17 14:22:04 2104: WARNING: Rotating 3 old sheets of CONF!
04/08/17 14:22:08 2104: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/08/17 14:22:09 2104: WARNING: Rotating 3 old sheets of DIFF_CONN!
04/08/17 14:22:13 2104: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/08/17 14:22:13 2104: WARNING: Rotating 3 old sheets of DIFF_HIER!
04/08/17 14:22:14 2104: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

04/08/17 14:22:14 2104: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

04/08/17 14:22:14 2104: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

04/08/17 14:22:15 2104: Info: unchanged file inst_t_e.v
04/08/17 14:22:15 2104: WARNING: ============= SUMMARY =================
04/08/17 14:22:15 2104: WARNING: SUM: Summary of checks and created items:
04/08/17 14:22:15 2104: WARNING: SUM: checkforce 0
04/08/17 14:22:15 2104: WARNING: SUM: checkunique 0
04/08/17 14:22:15 2104: WARNING: SUM: checkwarn 0
04/08/17 14:22:15 2104: WARNING: SUM: cmacros 0
04/08/17 14:22:16 2104: WARNING: SUM: conn 4
04/08/17 14:22:16 2104: WARNING: SUM: errors 0
04/08/17 14:22:16 2104: WARNING: SUM: genport 0
04/08/17 14:22:16 2104: WARNING: SUM: hdlfiles 1
04/08/17 14:22:16 2104: WARNING: SUM: inst 9
04/08/17 14:22:16 2104: WARNING: SUM: multdriver 1
04/08/17 14:22:16 2104: WARNING: SUM: nodriver 0
04/08/17 14:22:16 2104: WARNING: SUM: noload 0
04/08/17 14:22:16 2104: WARNING: SUM: openports 0
04/08/17 14:22:16 2104: WARNING: SUM: warnings 2
04/08/17 14:22:17 2104: WARNING: SUM: === Number of parsed input tables: ===
04/08/17 14:22:17 2104: WARNING: SUM: conf 0
04/08/17 14:22:17 2104: WARNING: SUM: hier 1
04/08/17 14:22:17 2104: WARNING: SUM: conn 1
04/08/17 14:22:17 2104: WARNING: SUM: io 0
04/08/17 14:22:17 2104: WARNING: SUM: i2c 0
04/08/17 14:22:17 2104: WARNING: SUM: Number of changes in intermediate: 0
04/08/17 14:22:17 2104: WARNING: SUM: Number of changed files: 0
04/08/17 18:00:28 1824: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/08/17 18:00:28 1824: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/08/17 18:00:29 1824: WARNING: WARNING: Detected keyword %OPEN% in port got replaced!
04/08/17 18:00:29 1824: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
04/08/17 18:00:29 1824: autoconnecting single signal %OPEN% to bus port open_in_bus_10
04/08/17 18:00:29 1824: autoconnecting single signal %OPEN% to bus port open_bus_9
04/08/17 18:00:29 1824: autoreducing port type for signal %OPEN% to std_ulogic
04/08/17 18:00:29 1824: autoconnecting single signal %OPEN% to bus port open_part13
04/08/17 18:00:31 1824: WARNING: File open-mixed.xls already exists! Contents will be changed
04/08/17 18:00:33 1824: WARNING: Rotating 3 old sheets of CONF!
04/08/17 18:00:38 1824: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/08/17 18:00:39 1824: WARNING: Rotating 3 old sheets of DIFF_CONN!
04/08/17 18:00:45 1824: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/08/17 18:00:45 1824: WARNING: Rotating 3 old sheets of DIFF_HIER!
04/08/17 18:00:47 1824: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

04/08/17 18:00:47 1824: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

04/08/17 18:00:47 1824: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

04/08/17 18:00:47 1824: Info: unchanged file inst_t_e.v
04/08/17 18:00:47 1824: WARNING: ============= SUMMARY =================
04/08/17 18:00:47 1824: WARNING: SUM: Summary of checks and created items:
04/08/17 18:00:47 1824: WARNING: SUM: checkforce 0
04/08/17 18:00:47 1824: WARNING: SUM: checkunique 0
04/08/17 18:00:47 1824: WARNING: SUM: checkwarn 0
04/08/17 18:00:47 1824: WARNING: SUM: cmacros 0
04/08/17 18:00:47 1824: WARNING: SUM: conn 4
04/08/17 18:00:47 1824: WARNING: SUM: errors 0
04/08/17 18:00:47 1824: WARNING: SUM: genport 0
04/08/17 18:00:47 1824: WARNING: SUM: hdlfiles 1
04/08/17 18:00:47 1824: WARNING: SUM: inst 9
04/08/17 18:00:47 1824: WARNING: SUM: multdriver 1
04/08/17 18:00:47 1824: WARNING: SUM: nodriver 0
04/08/17 18:00:47 1824: WARNING: SUM: noload 0
04/08/17 18:00:47 1824: WARNING: SUM: openports 0
04/08/17 18:00:47 1824: WARNING: SUM: warnings 2
04/08/17 18:00:47 1824: WARNING: SUM: === Number of parsed input tables: ===
04/08/17 18:00:47 1824: WARNING: SUM: conf 0
04/08/17 18:00:47 1824: WARNING: SUM: hier 1
04/08/17 18:00:47 1824: WARNING: SUM: conn 1
04/08/17 18:00:47 1824: WARNING: SUM: io 0
04/08/17 18:00:47 1824: WARNING: SUM: i2c 0
04/08/17 18:00:47 1824: WARNING: SUM: Number of changes in intermediate: 0
04/08/17 18:00:47 1824: WARNING: SUM: Number of changed files: 0
04/08/18 11:10:06 2096: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/08/18 11:10:06 2096: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/08/18 11:10:07 2096: WARNING: WARNING: Detected keyword %OPEN% in port got replaced!
04/08/18 11:10:07 2096: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
04/08/18 11:10:07 2096: autoconnecting single signal %OPEN% to bus port open_in_bus_10
04/08/18 11:10:07 2096: autoconnecting single signal %OPEN% to bus port open_bus_9
04/08/18 11:10:07 2096: autoreducing port type for signal %OPEN% to std_ulogic
04/08/18 11:10:07 2096: autoconnecting single signal %OPEN% to bus port open_part13
04/08/18 11:10:07 2096: WARNING: File open-mixed.xls already exists! Contents will be changed
04/08/18 11:10:08 2096: WARNING: Rotating 3 old sheets of CONF!
04/08/18 11:10:12 2096: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/08/18 11:10:12 2096: WARNING: Rotating 3 old sheets of DIFF_CONN!
04/08/18 11:10:16 2096: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/08/18 11:10:16 2096: WARNING: Rotating 3 old sheets of DIFF_HIER!
04/08/18 11:10:17 2096: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

04/08/18 11:10:17 2096: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

04/08/18 11:10:17 2096: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

04/08/18 11:10:17 2096: Info: unchanged file inst_t_e.v
04/08/18 11:10:17 2096: WARNING: ============= SUMMARY =================
04/08/18 11:10:17 2096: WARNING: SUM: Summary of checks and created items:
04/08/18 11:10:18 2096: WARNING: SUM: checkforce 0
04/08/18 11:10:18 2096: WARNING: SUM: checkunique 0
04/08/18 11:10:18 2096: WARNING: SUM: checkwarn 0
04/08/18 11:10:18 2096: WARNING: SUM: cmacros 0
04/08/18 11:10:18 2096: WARNING: SUM: conn 4
04/08/18 11:10:18 2096: WARNING: SUM: errors 0
04/08/18 11:10:18 2096: WARNING: SUM: genport 0
04/08/18 11:10:18 2096: WARNING: SUM: hdlfiles 1
04/08/18 11:10:18 2096: WARNING: SUM: inst 9
04/08/18 11:10:18 2096: WARNING: SUM: multdriver 1
04/08/18 11:10:18 2096: WARNING: SUM: nodriver 0
04/08/18 11:10:19 2096: WARNING: SUM: noload 0
04/08/18 11:10:19 2096: WARNING: SUM: openports 0
04/08/18 11:10:19 2096: WARNING: SUM: warnings 2
04/08/18 11:10:19 2096: WARNING: SUM: === Number of parsed input tables: ===
04/08/18 11:10:19 2096: WARNING: SUM: conf 0
04/08/18 11:10:19 2096: WARNING: SUM: hier 1
04/08/18 11:10:19 2096: WARNING: SUM: conn 1
04/08/18 11:10:19 2096: WARNING: SUM: io 0
04/08/18 11:10:20 2096: WARNING: SUM: i2c 0
04/08/18 11:10:20 2096: WARNING: SUM: Number of changes in intermediate: 0
04/08/18 11:10:20 2096: WARNING: SUM: Number of changed files: 0
04/08/18 12:58:52 2260: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/08/18 12:58:52 2260: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/08/18 12:58:53 2260: WARNING: WARNING: Detected keyword %OPEN% in port got replaced!
04/08/18 12:58:53 2260: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
04/08/18 12:58:53 2260: autoconnecting single signal %OPEN% to bus port open_in_bus_10
04/08/18 12:58:53 2260: autoconnecting single signal %OPEN% to bus port open_bus_9
04/08/18 12:58:53 2260: autoreducing port type for signal %OPEN% to std_ulogic
04/08/18 12:58:53 2260: autoconnecting single signal %OPEN% to bus port open_part13
04/08/18 12:58:54 2260: WARNING: File open-mixed.xls already exists! Contents will be changed
04/08/18 12:58:54 2260: WARNING: Rotating 3 old sheets of CONF!
04/08/18 12:58:59 2260: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/08/18 12:58:59 2260: WARNING: Rotating 3 old sheets of DIFF_CONN!
04/08/18 12:59:02 2260: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/08/18 12:59:02 2260: WARNING: Rotating 3 old sheets of DIFF_HIER!
04/08/18 12:59:03 2260: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

04/08/18 12:59:03 2260: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

04/08/18 12:59:03 2260: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

04/08/18 12:59:04 2260: Info: unchanged file inst_t_e.v
04/08/18 12:59:04 2260: WARNING: ============= SUMMARY =================
04/08/18 12:59:04 2260: WARNING: SUM: Summary of checks and created items:
04/08/18 12:59:04 2260: WARNING: SUM: checkforce 0
04/08/18 12:59:04 2260: WARNING: SUM: checkunique 0
04/08/18 12:59:04 2260: WARNING: SUM: checkwarn 0
04/08/18 12:59:04 2260: WARNING: SUM: cmacros 0
04/08/18 12:59:04 2260: WARNING: SUM: conn 4
04/08/18 12:59:04 2260: WARNING: SUM: errors 0
04/08/18 12:59:04 2260: WARNING: SUM: genport 0
04/08/18 12:59:04 2260: WARNING: SUM: hdlfiles 1
04/08/18 12:59:04 2260: WARNING: SUM: inst 9
04/08/18 12:59:05 2260: WARNING: SUM: multdriver 1
04/08/18 12:59:05 2260: WARNING: SUM: nodriver 0
04/08/18 12:59:05 2260: WARNING: SUM: noload 0
04/08/18 12:59:05 2260: WARNING: SUM: openports 0
04/08/18 12:59:05 2260: WARNING: SUM: warnings 2
04/08/18 12:59:05 2260: WARNING: SUM: === Number of parsed input tables: ===
04/08/18 12:59:05 2260: WARNING: SUM: conf 0
04/08/18 12:59:05 2260: WARNING: SUM: hier 1
04/08/18 12:59:05 2260: WARNING: SUM: conn 1
04/08/18 12:59:05 2260: WARNING: SUM: io 0
04/08/18 12:59:05 2260: WARNING: SUM: i2c 0
04/08/18 12:59:05 2260: WARNING: SUM: Number of changes in intermediate: 0
04/08/18 12:59:05 2260: WARNING: SUM: Number of changed files: 0
04/11/10 09:18:13 2636: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/11/10 09:18:14 2636: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/11/10 09:18:14 2636: WARNING: WARNING: Detected keyword %OPEN% in port got replaced!
04/11/10 09:18:14 2636: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
04/11/10 09:18:14 2636: autoconnecting single signal %OPEN% to bus port open_in_bus_10
04/11/10 09:18:14 2636: autoconnecting single signal %OPEN% to bus port open_bus_9
04/11/10 09:18:14 2636: autoreducing port type for signal %OPEN% to std_ulogic
04/11/10 09:18:14 2636: autoconnecting single signal %OPEN% to bus port open_part13
04/11/10 09:18:15 2636: WARNING: File open-mixed.xls already exists! Contents will be changed
04/11/10 09:18:15 2636: WARNING: Rotating 3 old sheets of CONF!
04/11/10 09:18:20 2636: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/11/10 09:18:20 2636: WARNING: Rotating 3 old sheets of DIFF_CONN!
04/11/10 09:18:24 2636: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/11/10 09:18:24 2636: WARNING: Rotating 3 old sheets of DIFF_HIER!
04/11/10 09:18:26 2636: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

04/11/10 09:18:26 2636: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

04/11/10 09:18:26 2636: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

04/11/10 09:18:26 2636: WARNING: Info: file inst_t_e.v has changes!
04/11/10 09:18:26 2636: WARNING: ============= SUMMARY =================
04/11/10 09:18:26 2636: WARNING: SUM: Summary of checks and created items:
04/11/10 09:18:26 2636: WARNING: SUM: checkforce 0
04/11/10 09:18:26 2636: WARNING: SUM: checkunique 0
04/11/10 09:18:26 2636: WARNING: SUM: checkwarn 0
04/11/10 09:18:27 2636: WARNING: SUM: cmacros 0
04/11/10 09:18:27 2636: WARNING: SUM: conn 4
04/11/10 09:18:27 2636: WARNING: SUM: errors 0
04/11/10 09:18:27 2636: WARNING: SUM: genport 0
04/11/10 09:18:27 2636: WARNING: SUM: hdlfiles 1
04/11/10 09:18:27 2636: WARNING: SUM: inst 9
04/11/10 09:18:27 2636: WARNING: SUM: multdriver 1
04/11/10 09:18:27 2636: WARNING: SUM: nodriver 0
04/11/10 09:18:27 2636: WARNING: SUM: noload 0
04/11/10 09:18:27 2636: WARNING: SUM: openports 0
04/11/10 09:18:27 2636: WARNING: SUM: warnings 2
04/11/10 09:18:27 2636: WARNING: SUM: === Number of parsed input tables: ===
04/11/10 09:18:27 2636: WARNING: SUM: conf 0
04/11/10 09:18:27 2636: WARNING: SUM: hier 1
04/11/10 09:18:28 2636: WARNING: SUM: conn 1
04/11/10 09:18:28 2636: WARNING: SUM: io 0
04/11/10 09:18:28 2636: WARNING: SUM: i2c 0
04/11/10 09:18:28 2636: WARNING: SUM: Number of changes in intermediate: 0
04/11/10 09:18:28 2636: WARNING: SUM: Number of changed files: 1
04/11/10 09:56:50 1452: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/11/10 09:56:51 1452: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/11/10 09:56:51 1452: WARNING: WARNING: Detected keyword %OPEN% in port got replaced!
04/11/10 09:56:51 1452: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
04/11/10 09:56:51 1452: autoconnecting single signal %OPEN% to bus port open_in_bus_10
04/11/10 09:56:51 1452: autoconnecting single signal %OPEN% to bus port open_bus_9
04/11/10 09:56:51 1452: autoreducing port type for signal %OPEN% to std_ulogic
04/11/10 09:56:51 1452: autoconnecting single signal %OPEN% to bus port open_part13
04/11/10 09:56:52 1452: WARNING: File open-mixed.xls already exists! Contents will be changed
04/11/10 09:56:52 1452: WARNING: Rotating 3 old sheets of CONF!
04/11/10 09:56:57 1452: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/11/10 09:56:57 1452: WARNING: Rotating 3 old sheets of DIFF_CONN!
04/11/10 09:57:01 1452: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/11/10 09:57:01 1452: WARNING: Rotating 3 old sheets of DIFF_HIER!
04/11/10 09:57:02 1452: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

04/11/10 09:57:02 1452: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

04/11/10 09:57:02 1452: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

04/11/10 09:57:02 1452: Info: unchanged file inst_t_e.v
04/11/10 09:57:03 1452: WARNING: ============= SUMMARY =================
04/11/10 09:57:03 1452: WARNING: SUM: Summary of checks and created items:
04/11/10 09:57:03 1452: WARNING: SUM: checkforce 0
04/11/10 09:57:03 1452: WARNING: SUM: checkunique 0
04/11/10 09:57:03 1452: WARNING: SUM: checkwarn 0
04/11/10 09:57:03 1452: WARNING: SUM: cmacros 0
04/11/10 09:57:03 1452: WARNING: SUM: conn 4
04/11/10 09:57:03 1452: WARNING: SUM: errors 0
04/11/10 09:57:03 1452: WARNING: SUM: genport 0
04/11/10 09:57:03 1452: WARNING: SUM: hdlfiles 1
04/11/10 09:57:03 1452: WARNING: SUM: inst 9
04/11/10 09:57:03 1452: WARNING: SUM: multdriver 1
04/11/10 09:57:03 1452: WARNING: SUM: nodriver 0
04/11/10 09:57:03 1452: WARNING: SUM: noload 0
04/11/10 09:57:03 1452: WARNING: SUM: openports 0
04/11/10 09:57:03 1452: WARNING: SUM: warnings 2
04/11/10 09:57:03 1452: WARNING: SUM: === Number of parsed input tables: ===
04/11/10 09:57:03 1452: WARNING: SUM: conf 0
04/11/10 09:57:03 1452: WARNING: SUM: hier 1
04/11/10 09:57:03 1452: WARNING: SUM: conn 1
04/11/10 09:57:04 1452: WARNING: SUM: io 0
04/11/10 09:57:04 1452: WARNING: SUM: i2c 0
04/11/10 09:57:04 1452: WARNING: SUM: Number of changes in intermediate: 0
04/11/10 09:57:04 1452: WARNING: SUM: Number of changed files: 0
04/11/10 14:44:10 2128: Reading worksheet CONN of /cygdrive/h/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/11/10 14:44:10 2128: Reading worksheet HIER of /cygdrive/h/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/11/10 14:44:11 2128: WARNING: WARNING: Detected keyword %OPEN% in port got replaced!
04/11/10 14:44:11 2128: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
04/11/10 14:44:11 2128: autoconnecting single signal %OPEN% to bus port open_in_bus_10
04/11/10 14:44:11 2128: autoconnecting single signal %OPEN% to bus port open_bus_9
04/11/10 14:44:11 2128: autoreducing port type for signal %OPEN% to std_ulogic
04/11/10 14:44:11 2128: autoconnecting single signal %OPEN% to bus port open_part13
04/11/10 14:44:13 2128: Reading worksheet CONN of /cygdrive/h/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/11/10 14:44:16 2128: Reading worksheet HIER of /cygdrive/h/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/11/10 14:44:16 2128: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

04/11/10 14:44:16 2128: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

04/11/10 14:44:16 2128: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

04/11/10 14:44:16 2128: Info: unchanged file inst_t_e.v
04/11/10 14:44:17 2128: WARNING: ============= SUMMARY =================
04/11/10 14:44:17 2128: WARNING: SUM: Summary of checks and created items:
04/11/10 14:44:17 2128: WARNING: SUM: checkforce 0
04/11/10 14:44:17 2128: WARNING: SUM: checkunique 0
04/11/10 14:44:17 2128: WARNING: SUM: checkwarn 0
04/11/10 14:44:17 2128: WARNING: SUM: cmacros 0
04/11/10 14:44:17 2128: WARNING: SUM: conn 4
04/11/10 14:44:17 2128: WARNING: SUM: errors 0
04/11/10 14:44:17 2128: WARNING: SUM: genport 0
04/11/10 14:44:17 2128: WARNING: SUM: hdlfiles 1
04/11/10 14:44:17 2128: WARNING: SUM: inst 9
04/11/10 14:44:17 2128: WARNING: SUM: multdriver 1
04/11/10 14:44:17 2128: WARNING: SUM: nodriver 0
04/11/10 14:44:17 2128: WARNING: SUM: noload 0
04/11/10 14:44:17 2128: WARNING: SUM: openports 0
04/11/10 14:44:17 2128: WARNING: SUM: warnings 2
04/11/10 14:44:17 2128: WARNING: SUM: === Number of parsed input tables: ===
04/11/10 14:44:18 2128: WARNING: SUM: conf 0
04/11/10 14:44:18 2128: WARNING: SUM: hier 1
04/11/10 14:44:18 2128: WARNING: SUM: conn 1
04/11/10 14:44:18 2128: WARNING: SUM: io 0
04/11/10 14:44:18 2128: WARNING: SUM: i2c 0
04/11/10 14:44:18 2128: WARNING: SUM: Number of changes in intermediate: 0
04/11/10 14:44:18 2128: WARNING: SUM: Number of changed files: 0
04/11/10 17:13:47 2744: Reading worksheet CONN of /cygdrive/h/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/11/10 17:13:48 2744: Reading worksheet HIER of /cygdrive/h/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
04/11/10 17:13:48 2744: WARNING: WARNING: Detected keyword %OPEN% in port got replaced!
04/11/10 17:13:48 2744: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
04/11/10 17:13:48 2744: autoconnecting single signal %OPEN% to bus port open_in_bus_10
04/11/10 17:13:48 2744: autoconnecting single signal %OPEN% to bus port open_bus_9
04/11/10 17:13:48 2744: autoreducing port type for signal %OPEN% to std_ulogic
04/11/10 17:13:48 2744: autoconnecting single signal %OPEN% to bus port open_part13
04/11/10 17:13:50 2744: Reading worksheet CONN of /cygdrive/h/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/11/10 17:13:53 2744: Reading worksheet HIER of /cygdrive/h/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
04/11/10 17:13:53 2744: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

04/11/10 17:13:53 2744: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

04/11/10 17:13:53 2744: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

04/11/10 17:13:53 2744: Info: unchanged file inst_t_e.v
04/11/10 17:13:54 2744: WARNING: ============= SUMMARY =================
04/11/10 17:13:54 2744: WARNING: SUM: Summary of checks and created items:
04/11/10 17:13:54 2744: WARNING: SUM: checkforce 0
04/11/10 17:13:54 2744: WARNING: SUM: checkunique 0
04/11/10 17:13:54 2744: WARNING: SUM: checkwarn 0
04/11/10 17:13:54 2744: WARNING: SUM: cmacros 0
04/11/10 17:13:54 2744: WARNING: SUM: conn 4
04/11/10 17:13:54 2744: WARNING: SUM: errors 0
04/11/10 17:13:54 2744: WARNING: SUM: genport 0
04/11/10 17:13:54 2744: WARNING: SUM: hdlfiles 1
04/11/10 17:13:54 2744: WARNING: SUM: inst 9
04/11/10 17:13:54 2744: WARNING: SUM: multdriver 1
04/11/10 17:13:54 2744: WARNING: SUM: nodriver 0
04/11/10 17:13:54 2744: WARNING: SUM: noload 0
04/11/10 17:13:54 2744: WARNING: SUM: openports 0
04/11/10 17:13:54 2744: WARNING: SUM: warnings 2
04/11/10 17:13:54 2744: WARNING: SUM: === Number of parsed input tables: ===
04/11/10 17:13:54 2744: WARNING: SUM: conf 0
04/11/10 17:13:54 2744: WARNING: SUM: hier 1
04/11/10 17:13:54 2744: WARNING: SUM: conn 1
04/11/10 17:13:55 2744: WARNING: SUM: io 0
04/11/10 17:13:55 2744: WARNING: SUM: i2c 0
04/11/10 17:13:55 2744: WARNING: SUM: Number of changes in intermediate: 0
04/11/10 17:13:55 2744: WARNING: SUM: Number of changed files: 0
05/01/13 10:15:16 1928: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
05/01/13 10:15:16 1928: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
05/01/13 10:15:17 1928: WARNING: WARNING: reducing signal %OPEN_5% from mode std_ulogic_vector to std_ulogic!
05/01/13 10:15:17 1928: WARNING: WARNING: reducing signal %OPEN_6% from mode std_ulogic_vector to std_ulogic!
05/01/13 10:15:17 1928: WARNING: WARNING: Detected keyword %OPEN_3% in port got extended!
05/01/13 10:15:17 1928: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
05/01/13 10:15:17 1928: Autoexpand port open_part13 from std_ulogic to vector type!
05/01/13 10:15:18 1928: WARNING: File open-mixed.xls already exists! Contents will be changed
05/01/13 10:15:19 1928: WARNING: Rotating 3 old sheets of CONF!
05/01/13 10:15:22 1928: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
05/01/13 10:15:23 1928: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/01/13 10:15:27 1928: WARNING: INFO: Detected 15 changes in intermediate sheet CONN, in file open-mixed.xls
05/01/13 10:15:29 1928: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
05/01/13 10:15:30 1928: WARNING: Rotating 3 old sheets of DIFF_HIER!
05/01/13 10:15:31 1928: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

05/01/13 10:15:31 1928: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

05/01/13 10:15:31 1928: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

05/01/13 10:15:31 1928: Signal %OPEN_13% does not have a load in instance inst_t!
05/01/13 10:15:31 1928: Signal %OPEN_11% does not have a load in instance inst_t!
05/01/13 10:15:31 1928: Signal %OPEN_7% does not have a load in instance inst_t!
05/01/13 10:15:31 1928: Signal %OPEN_4% does not have a load in instance inst_t!
05/01/13 10:15:31 1928: Signal %OPEN_3% does not have a load in instance inst_t!
05/01/13 10:15:31 1928: Signal %OPEN_10% does not have a load in instance inst_t!
05/01/13 10:15:31 1928: Signal %OPEN_0% does not have a load in instance inst_t!
05/01/13 10:15:31 1928: Warning: Signal %OPEN_9% does not have a driver in instance inst_t!
05/01/13 10:15:31 1928: Warning: Signal %OPEN_8% does not have a driver in instance inst_t!
05/01/13 10:15:31 1928: Signal %OPEN_5% does not have a load in instance inst_t!
05/01/13 10:15:31 1928: Signal %OPEN_6% does not have a load in instance inst_t!
05/01/13 10:15:31 1928: Signal %OPEN_2% does not have a load in instance inst_t!
05/01/13 10:15:31 1928: Signal %OPEN_1% does not have a load in instance inst_t!
05/01/13 10:15:31 1928: Signal %OPEN_12% does not have a load in instance inst_t!
05/01/13 10:15:31 1928: Signal %OPEN_14% does not have a load in instance inst_t!
05/01/13 10:15:32 1928: WARNING: Info: file inst_t_e.v has changes!
05/01/13 10:15:32 1928: WARNING: ============= SUMMARY =================
05/01/13 10:15:32 1928: WARNING: SUM: Summary of checks and created items:
05/01/13 10:15:32 1928: WARNING: SUM: checkforce 0
05/01/13 10:15:32 1928: WARNING: SUM: checkunique 0
05/01/13 10:15:32 1928: WARNING: SUM: checkwarn 0
05/01/13 10:15:32 1928: WARNING: SUM: cmacros 0
05/01/13 10:15:32 1928: WARNING: SUM: conn 18
05/01/13 10:15:32 1928: WARNING: SUM: errors 0
05/01/13 10:15:32 1928: WARNING: SUM: genport 0
05/01/13 10:15:32 1928: WARNING: SUM: hdlfiles 1
05/01/13 10:15:32 1928: WARNING: SUM: inst 9
05/01/13 10:15:32 1928: WARNING: SUM: multdriver 0
05/01/13 10:15:32 1928: WARNING: SUM: nodriver 2
05/01/13 10:15:32 1928: WARNING: SUM: noload 13
05/01/13 10:15:32 1928: WARNING: SUM: openports 0
05/01/13 10:15:33 1928: WARNING: SUM: warnings 4
05/01/13 10:15:33 1928: WARNING: SUM: === Number of parsed input tables: ===
05/01/13 10:15:33 1928: WARNING: SUM: conf 0
05/01/13 10:15:33 1928: WARNING: SUM: hier 1
05/01/13 10:15:33 1928: WARNING: SUM: conn 1
05/01/13 10:15:33 1928: WARNING: SUM: io 0
05/01/13 10:15:33 1928: WARNING: SUM: i2c 0
05/01/13 10:15:33 1928: WARNING: SUM: Number of changes in intermediate: 15
05/01/13 10:15:33 1928: WARNING: SUM: Number of changed files: 1
05/01/13 19:09:24 1908: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
05/01/13 19:09:24 1908: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/../../open.xls
05/01/13 19:09:25 1908: WARNING: WARNING: reducing signal %OPEN_5% from mode std_ulogic_vector to std_ulogic!
05/01/13 19:09:25 1908: WARNING: WARNING: reducing signal %OPEN_6% from mode std_ulogic_vector to std_ulogic!
05/01/13 19:09:25 1908: WARNING: WARNING: Detected keyword %OPEN_3% in port got extended!
05/01/13 19:09:25 1908: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
05/01/13 19:09:25 1908: Autoexpand port open_part13 from std_ulogic to vector type!
05/01/13 19:09:27 1908: WARNING: File open-mixed.xls already exists! Contents will be changed
05/01/13 19:09:28 1908: WARNING: Rotating 3 old sheets of CONF!
05/01/13 19:09:35 1908: Reading worksheet CONN of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
05/01/13 19:09:36 1908: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/01/13 19:09:40 1908: WARNING: INFO: Detected 15 changes in intermediate sheet CONN, in file open-mixed.xls
05/01/13 19:09:45 1908: Reading worksheet HIER of H:/work/mix_new/MIX/test/xls_input/open/verilog/open-mixed.xls
05/01/13 19:09:45 1908: WARNING: Rotating 3 old sheets of DIFF_HIER!
05/01/13 19:09:47 1908: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

05/01/13 19:09:47 1908: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

05/01/13 19:09:47 1908: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

05/01/13 19:12:59 1908: Signal %OPEN_13% does not have a load in instance inst_t!
05/01/13 19:12:59 1908: Signal %OPEN_11% does not have a load in instance inst_t!
05/01/13 19:12:59 1908: Signal %OPEN_7% does not have a load in instance inst_t!
05/01/13 19:12:59 1908: Signal %OPEN_4% does not have a load in instance inst_t!
05/01/13 19:12:59 1908: Signal %OPEN_3% does not have a load in instance inst_t!
05/01/13 19:12:59 1908: Signal %OPEN_10% does not have a load in instance inst_t!
05/01/13 19:12:59 1908: Signal %OPEN_0% does not have a load in instance inst_t!
05/01/13 19:12:59 1908: Warning: Signal %OPEN_9% does not have a driver in instance inst_t!
05/01/13 19:12:59 1908: Warning: Signal %OPEN_8% does not have a driver in instance inst_t!
05/01/13 19:12:59 1908: Signal %OPEN_5% does not have a load in instance inst_t!
05/01/13 19:12:59 1908: Signal %OPEN_6% does not have a load in instance inst_t!
05/01/13 19:12:59 1908: Signal %OPEN_2% does not have a load in instance inst_t!
05/01/13 19:12:59 1908: Signal %OPEN_1% does not have a load in instance inst_t!
05/01/13 19:12:59 1908: Signal %OPEN_12% does not have a load in instance inst_t!
05/01/13 19:12:59 1908: Signal %OPEN_14% does not have a load in instance inst_t!
05/01/13 19:13:00 1908: WARNING: Info: file inst_t_e.v has changes!
05/01/13 19:13:00 1908: WARNING: ============= SUMMARY =================
05/01/13 19:13:00 1908: WARNING: SUM: Summary of checks and created items:
05/01/13 19:13:00 1908: WARNING: SUM: checkforce 0
05/01/13 19:13:00 1908: WARNING: SUM: checkunique 0
05/01/13 19:13:00 1908: WARNING: SUM: checkwarn 0
05/01/13 19:13:00 1908: WARNING: SUM: cmacros 0
05/01/13 19:13:00 1908: WARNING: SUM: conn 18
05/01/13 19:13:00 1908: WARNING: SUM: errors 0
05/01/13 19:13:00 1908: WARNING: SUM: genport 0
05/01/13 19:13:00 1908: WARNING: SUM: hdlfiles 1
05/01/13 19:13:00 1908: WARNING: SUM: inst 9
05/01/13 19:13:00 1908: WARNING: SUM: multdriver 0
05/01/13 19:13:00 1908: WARNING: SUM: nodriver 2
05/01/13 19:13:00 1908: WARNING: SUM: noload 13
05/01/13 19:13:00 1908: WARNING: SUM: openports 0
05/01/13 19:13:00 1908: WARNING: SUM: warnings 4
05/01/13 19:13:00 1908: WARNING: SUM: === Number of parsed input tables: ===
05/01/13 19:13:00 1908: WARNING: SUM: conf 0
05/01/13 19:13:00 1908: WARNING: SUM: hier 1
05/01/13 19:13:00 1908: WARNING: SUM: conn 1
05/01/13 19:13:00 1908: WARNING: SUM: io 0
05/01/13 19:13:00 1908: WARNING: SUM: i2c 0
05/01/13 19:13:00 1908: WARNING: SUM: Number of changes in intermediate: 15
05/01/13 19:13:00 1908: WARNING: SUM: Number of changed files: 1
05/01/21 08:13:06 1056: Reading worksheet CONN of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/21 08:13:06 1056: Reading worksheet HIER of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/21 08:13:07 1056: WARNING: WARNING: reducing signal %OPEN_5% from mode std_ulogic_vector to std_ulogic!
05/01/21 08:13:08 1056: WARNING: WARNING: reducing signal %OPEN_6% from mode std_ulogic_vector to std_ulogic!
05/01/21 08:13:08 1056: WARNING: WARNING: Detected keyword %OPEN_3% in port got extended!
05/01/21 08:13:08 1056: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
05/01/21 08:13:08 1056: Autoexpand port open_part13 from std_ulogic to vector type!
05/01/21 08:13:12 1056: WARNING: File open-mixed.xls already exists! Contents will be changed
05/01/21 08:13:14 1056: WARNING: Rotating 3 old sheets of CONF!
05/01/21 08:13:18 1056: Reading worksheet CONN of h:/work/mix_new/mix/test/xls_input/open/verilog/open-mixed.xls
05/01/21 08:13:20 1056: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/21 08:13:20 1056: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/01/21 08:13:25 1056: WARNING: INFO: Detected 15 changes in intermediate sheet CONN, in file open-mixed.xls
05/01/21 08:13:28 1056: Reading worksheet HIER of h:/work/mix_new/mix/test/xls_input/open/verilog/open-mixed.xls
05/01/21 08:13:28 1056: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/21 08:13:28 1056: WARNING: Rotating 3 old sheets of DIFF_HIER!
05/01/21 08:13:31 1056: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

05/01/21 08:13:31 1056: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

05/01/21 08:13:31 1056: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

05/01/21 08:13:31 1056: Signal %OPEN_13% does not have a load in instance inst_t!
05/01/21 08:13:31 1056: Signal %OPEN_11% does not have a load in instance inst_t!
05/01/21 08:13:31 1056: Signal %OPEN_7% does not have a load in instance inst_t!
05/01/21 08:13:31 1056: Signal %OPEN_4% does not have a load in instance inst_t!
05/01/21 08:13:31 1056: Signal %OPEN_3% does not have a load in instance inst_t!
05/01/21 08:13:31 1056: Signal %OPEN_10% does not have a load in instance inst_t!
05/01/21 08:13:31 1056: Signal %OPEN_0% does not have a load in instance inst_t!
05/01/21 08:13:31 1056: Warning: Signal %OPEN_9% does not have a driver in instance inst_t!
05/01/21 08:13:31 1056: Warning: Signal %OPEN_8% does not have a driver in instance inst_t!
05/01/21 08:13:31 1056: Signal %OPEN_5% does not have a load in instance inst_t!
05/01/21 08:13:31 1056: Signal %OPEN_6% does not have a load in instance inst_t!
05/01/21 08:13:31 1056: Signal %OPEN_2% does not have a load in instance inst_t!
05/01/21 08:13:31 1056: Signal %OPEN_1% does not have a load in instance inst_t!
05/01/21 08:13:31 1056: Signal %OPEN_12% does not have a load in instance inst_t!
05/01/21 08:13:31 1056: Signal %OPEN_14% does not have a load in instance inst_t!
05/01/21 08:13:32 1056: WARNING: Info: file inst_t_e.v has changes!
05/01/21 08:13:32 1056: WARNING: ============= SUMMARY =================
05/01/21 08:13:32 1056: WARNING: SUM: Summary of checks and created items:
05/01/21 08:13:32 1056: WARNING: SUM: checkforce 0
05/01/21 08:13:32 1056: WARNING: SUM: checkunique 0
05/01/21 08:13:32 1056: WARNING: SUM: checkwarn 0
05/01/21 08:13:32 1056: WARNING: SUM: cmacros 0
05/01/21 08:13:32 1056: WARNING: SUM: conn 18
05/01/21 08:13:32 1056: WARNING: SUM: errors 2
05/01/21 08:13:32 1056: WARNING: SUM: genport 0
05/01/21 08:13:32 1056: WARNING: SUM: hdlfiles 1
05/01/21 08:13:32 1056: WARNING: SUM: inst 9
05/01/21 08:13:32 1056: WARNING: SUM: multdriver 0
05/01/21 08:13:32 1056: WARNING: SUM: nodriver 2
05/01/21 08:13:32 1056: WARNING: SUM: noload 13
05/01/21 08:13:32 1056: WARNING: SUM: openports 0
05/01/21 08:13:32 1056: WARNING: SUM: warnings 4
05/01/21 08:13:32 1056: WARNING: SUM: === Number of parsed input tables: ===
05/01/21 08:13:32 1056: WARNING: SUM: conf 0
05/01/21 08:13:32 1056: WARNING: SUM: hier 1
05/01/21 08:13:32 1056: WARNING: SUM: conn 1
05/01/21 08:13:32 1056: WARNING: SUM: io 0
05/01/21 08:13:32 1056: WARNING: SUM: i2c 0
05/01/21 08:13:32 1056: WARNING: SUM: Number of changes in intermediate: 15
05/01/21 08:13:32 1056: WARNING: SUM: Number of changed files: 1
05/01/21 09:00:46 2320: Reading worksheet CONN of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/21 09:00:46 2320: Reading worksheet HIER of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/21 09:00:47 2320: WARNING: WARNING: reducing signal %OPEN_5% from mode std_ulogic_vector to std_ulogic!
05/01/21 09:00:47 2320: WARNING: WARNING: reducing signal %OPEN_6% from mode std_ulogic_vector to std_ulogic!
05/01/21 09:00:47 2320: WARNING: WARNING: Detected keyword %OPEN_3% in port got extended!
05/01/21 09:00:47 2320: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
05/01/21 09:00:47 2320: Autoexpand port open_part13 from std_ulogic to vector type!
05/01/21 09:00:49 2320: WARNING: File open-mixed.xls already exists! Contents will be changed
05/01/21 09:00:50 2320: WARNING: Rotating 3 old sheets of CONF!
05/01/21 09:00:55 2320: Reading worksheet CONN of h:/work/mix_new/mix/test/xls_input/open/verilog/open-mixed.xls
05/01/21 09:00:55 2320: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/21 09:00:55 2320: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/01/21 09:00:59 2320: WARNING: INFO: Detected 15 changes in intermediate sheet CONN, in file open-mixed.xls
05/01/21 09:01:01 2320: Reading worksheet HIER of h:/work/mix_new/mix/test/xls_input/open/verilog/open-mixed.xls
05/01/21 09:01:01 2320: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/21 09:01:01 2320: WARNING: Rotating 3 old sheets of DIFF_HIER!
05/01/21 09:01:03 2320: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

05/01/21 09:01:03 2320: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

05/01/21 09:01:03 2320: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

05/01/21 09:01:03 2320: Signal %OPEN_13% does not have a load in instance inst_t!
05/01/21 09:01:03 2320: Signal %OPEN_11% does not have a load in instance inst_t!
05/01/21 09:01:03 2320: Signal %OPEN_7% does not have a load in instance inst_t!
05/01/21 09:01:03 2320: Signal %OPEN_4% does not have a load in instance inst_t!
05/01/21 09:01:03 2320: Signal %OPEN_3% does not have a load in instance inst_t!
05/01/21 09:01:03 2320: Signal %OPEN_10% does not have a load in instance inst_t!
05/01/21 09:01:03 2320: Signal %OPEN_0% does not have a load in instance inst_t!
05/01/21 09:01:03 2320: Warning: Signal %OPEN_9% does not have a driver in instance inst_t!
05/01/21 09:01:03 2320: Warning: Signal %OPEN_8% does not have a driver in instance inst_t!
05/01/21 09:01:03 2320: Signal %OPEN_5% does not have a load in instance inst_t!
05/01/21 09:01:03 2320: Signal %OPEN_6% does not have a load in instance inst_t!
05/01/21 09:01:03 2320: Signal %OPEN_2% does not have a load in instance inst_t!
05/01/21 09:01:03 2320: Signal %OPEN_1% does not have a load in instance inst_t!
05/01/21 09:01:03 2320: Signal %OPEN_12% does not have a load in instance inst_t!
05/01/21 09:01:03 2320: Signal %OPEN_14% does not have a load in instance inst_t!
05/01/21 09:01:03 2320: WARNING: Info: file inst_t_e.v has changes!
05/01/21 09:01:03 2320: WARNING: ============= SUMMARY =================
05/01/21 09:01:03 2320: WARNING: SUM: Summary of checks and created items:
05/01/21 09:01:03 2320: WARNING: SUM: checkforce 0
05/01/21 09:01:03 2320: WARNING: SUM: checkunique 0
05/01/21 09:01:03 2320: WARNING: SUM: checkwarn 0
05/01/21 09:01:03 2320: WARNING: SUM: cmacros 0
05/01/21 09:01:03 2320: WARNING: SUM: conn 18
05/01/21 09:01:03 2320: WARNING: SUM: errors 2
05/01/21 09:01:03 2320: WARNING: SUM: genport 0
05/01/21 09:01:03 2320: WARNING: SUM: hdlfiles 1
05/01/21 09:01:03 2320: WARNING: SUM: inst 9
05/01/21 09:01:03 2320: WARNING: SUM: multdriver 0
05/01/21 09:01:03 2320: WARNING: SUM: nodriver 2
05/01/21 09:01:03 2320: WARNING: SUM: noload 13
05/01/21 09:01:03 2320: WARNING: SUM: openports 0
05/01/21 09:01:03 2320: WARNING: SUM: warnings 4
05/01/21 09:01:03 2320: WARNING: SUM: === Number of parsed input tables: ===
05/01/21 09:01:03 2320: WARNING: SUM: conf 0
05/01/21 09:01:03 2320: WARNING: SUM: hier 1
05/01/21 09:01:03 2320: WARNING: SUM: conn 1
05/01/21 09:01:03 2320: WARNING: SUM: io 0
05/01/21 09:01:03 2320: WARNING: SUM: i2c 0
05/01/21 09:01:03 2320: WARNING: SUM: Number of changes in intermediate: 15
05/01/21 09:01:03 2320: WARNING: SUM: Number of changed files: 1
05/01/21 23:15:08 1684: Reading worksheet CONN of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/21 23:15:09 1684: Reading worksheet HIER of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/21 23:15:12 1684: WARNING: WARNING: reducing signal %OPEN_5% from mode std_ulogic_vector to std_ulogic!
05/01/21 23:15:12 1684: WARNING: WARNING: reducing signal %OPEN_6% from mode std_ulogic_vector to std_ulogic!
05/01/21 23:15:12 1684: WARNING: WARNING: Detected keyword %OPEN_3% in port got extended!
05/01/21 23:15:12 1684: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
05/01/21 23:15:12 1684: Autoexpand port open_part13 from std_ulogic to vector type!
05/01/21 23:15:18 1684: WARNING: File open-mixed.xls already exists! Contents will be changed
05/01/21 23:15:19 1684: WARNING: Rotating 3 old sheets of CONF!
05/01/21 23:15:27 1684: Reading worksheet CONN of h:/work/mix_new/mix/test/xls_input/open/verilog/open-mixed.xls
05/01/21 23:15:27 1684: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/21 23:15:27 1684: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/01/21 23:15:32 1684: WARNING: INFO: Detected 15 changes in intermediate sheet CONN, in file open-mixed.xls
05/01/21 23:15:38 1684: Reading worksheet HIER of h:/work/mix_new/mix/test/xls_input/open/verilog/open-mixed.xls
05/01/21 23:15:38 1684: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/21 23:15:38 1684: WARNING: Rotating 3 old sheets of DIFF_HIER!
05/01/21 23:15:40 1684: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

05/01/21 23:15:40 1684: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

05/01/21 23:15:40 1684: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

05/01/22 11:33:58 1684: Signal %OPEN_13% does not have a load in instance inst_t!
05/01/22 11:33:58 1684: Signal %OPEN_11% does not have a load in instance inst_t!
05/01/22 11:33:58 1684: Signal %OPEN_7% does not have a load in instance inst_t!
05/01/22 11:33:58 1684: Signal %OPEN_4% does not have a load in instance inst_t!
05/01/22 11:33:58 1684: Signal %OPEN_3% does not have a load in instance inst_t!
05/01/22 11:33:58 1684: Signal %OPEN_10% does not have a load in instance inst_t!
05/01/22 11:33:58 1684: Signal %OPEN_0% does not have a load in instance inst_t!
05/01/22 11:33:58 1684: Warning: Signal %OPEN_9% does not have a driver in instance inst_t!
05/01/22 11:33:58 1684: Warning: Signal %OPEN_8% does not have a driver in instance inst_t!
05/01/22 11:33:58 1684: Signal %OPEN_5% does not have a load in instance inst_t!
05/01/22 11:33:58 1684: Signal %OPEN_6% does not have a load in instance inst_t!
05/01/22 11:33:58 1684: Signal %OPEN_2% does not have a load in instance inst_t!
05/01/22 11:33:58 1684: Signal %OPEN_1% does not have a load in instance inst_t!
05/01/22 11:33:58 1684: Signal %OPEN_12% does not have a load in instance inst_t!
05/01/22 11:33:58 1684: Signal %OPEN_14% does not have a load in instance inst_t!
05/01/22 11:33:58 1684: WARNING: Info: file inst_t_e.v has changes!
05/01/22 11:33:59 1684: WARNING: ============= SUMMARY =================
05/01/22 11:33:59 1684: WARNING: SUM: Summary of checks and created items:
05/01/22 11:33:59 1684: WARNING: SUM: checkforce 0
05/01/22 11:33:59 1684: WARNING: SUM: checkunique 0
05/01/22 11:33:59 1684: WARNING: SUM: checkwarn 0
05/01/22 11:33:59 1684: WARNING: SUM: cmacros 0
05/01/22 11:33:59 1684: WARNING: SUM: conn 18
05/01/22 11:33:59 1684: WARNING: SUM: errors 2
05/01/22 11:33:59 1684: WARNING: SUM: genport 0
05/01/22 11:33:59 1684: WARNING: SUM: hdlfiles 1
05/01/22 11:33:59 1684: WARNING: SUM: inst 9
05/01/22 11:33:59 1684: WARNING: SUM: multdriver 0
05/01/22 11:33:59 1684: WARNING: SUM: nodriver 2
05/01/22 11:33:59 1684: WARNING: SUM: noload 13
05/01/22 11:33:59 1684: WARNING: SUM: openports 0
05/01/22 11:33:59 1684: WARNING: SUM: warnings 4
05/01/22 11:33:59 1684: WARNING: SUM: === Number of parsed input tables: ===
05/01/22 11:33:59 1684: WARNING: SUM: conf 0
05/01/22 11:33:59 1684: WARNING: SUM: hier 1
05/01/22 11:33:59 1684: WARNING: SUM: conn 1
05/01/22 11:33:59 1684: WARNING: SUM: io 0
05/01/22 11:33:59 1684: WARNING: SUM: i2c 0
05/01/22 11:33:59 1684: WARNING: SUM: Number of changes in intermediate: 15
05/01/22 11:33:59 1684: WARNING: SUM: Number of changed files: 1
05/01/22 11:36:55 2520: Reading worksheet CONN of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/22 11:36:56 2520: Reading worksheet HIER of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/22 11:36:59 2520: WARNING: WARNING: reducing signal %OPEN_5% from mode std_ulogic_vector to std_ulogic!
05/01/22 11:36:59 2520: WARNING: WARNING: reducing signal %OPEN_6% from mode std_ulogic_vector to std_ulogic!
05/01/22 11:36:59 2520: WARNING: WARNING: Detected keyword %OPEN_3% in port got extended!
05/01/22 11:36:59 2520: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
05/01/22 11:37:00 2520: Autoexpand port open_part13 from std_ulogic to vector type!
05/01/22 11:37:12 2520: WARNING: File open-mixed.xls already exists! Contents will be changed
05/01/22 11:37:29 2520: WARNING: Rotating 3 old sheets of CONF!
05/01/22 11:37:42 2520: Reading worksheet CONN of h:/work/mix_new/mix/test/xls_input/open/verilog/open-mixed.xls
05/01/22 11:37:42 2520: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/22 11:37:42 2520: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/01/22 11:37:48 2520: WARNING: INFO: Detected 15 changes in intermediate sheet CONN, in file open-mixed.xls
05/01/22 11:37:53 2520: Reading worksheet HIER of h:/work/mix_new/mix/test/xls_input/open/verilog/open-mixed.xls
05/01/22 11:37:53 2520: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/22 11:37:53 2520: WARNING: Rotating 3 old sheets of DIFF_HIER!
05/01/22 11:43:56 2520: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

05/01/22 11:43:56 2520: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

05/01/22 11:43:56 2520: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

05/01/22 11:48:48 2592: Reading worksheet CONN of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/22 11:48:50 2592: Reading worksheet HIER of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/22 11:48:52 2592: WARNING: WARNING: reducing signal %OPEN_5% from mode std_ulogic_vector to std_ulogic!
05/01/22 11:48:52 2592: WARNING: WARNING: reducing signal %OPEN_6% from mode std_ulogic_vector to std_ulogic!
05/01/22 11:48:52 2592: WARNING: WARNING: Detected keyword %OPEN_3% in port got extended!
05/01/22 11:48:52 2592: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
05/01/22 11:48:52 2592: Autoexpand port open_part13 from std_ulogic to vector type!
05/01/22 11:48:57 2592: WARNING: File open-mixed.xls already exists! Contents will be changed
05/01/22 11:48:58 2592: WARNING: Rotating 3 old sheets of CONF!
05/01/22 11:49:05 2592: Reading worksheet CONN of h:/work/mix_new/mix/test/xls_input/open/verilog/open-mixed.xls
05/01/22 11:49:06 2592: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/22 11:49:06 2592: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/01/22 11:49:12 2592: WARNING: INFO: Detected 15 changes in intermediate sheet CONN, in file open-mixed.xls
05/01/22 11:49:19 2592: Reading worksheet HIER of h:/work/mix_new/mix/test/xls_input/open/verilog/open-mixed.xls
05/01/22 11:49:19 2592: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/22 11:49:19 2592: WARNING: Rotating 3 old sheets of DIFF_HIER!
05/01/22 11:49:24 2592: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

05/01/22 11:49:24 2592: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

05/01/22 11:49:24 2592: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

05/01/22 12:29:28 1996: Reading worksheet CONN of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/22 12:29:30 1996: Reading worksheet HIER of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/22 12:29:32 1996: WARNING: WARNING: reducing signal %OPEN_5% from type std_ulogic_vector to std_ulogic!
05/01/22 12:29:33 1996: WARNING: WARNING: reducing signal %OPEN_6% from type std_ulogic_vector to std_ulogic!
05/01/22 12:29:33 1996: WARNING: WARNING: Detected keyword %OPEN_3% in port got extended!
05/01/22 12:29:33 1996: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
05/01/22 12:29:33 1996: Autoexpand port open_part13 from std_ulogic to vector type!
05/01/22 12:29:38 1996: WARNING: File open-mixed.xls already exists! Contents will be changed
05/01/22 12:29:39 1996: WARNING: Rotating 3 old sheets of CONF!
05/01/22 12:29:48 1996: Reading worksheet CONN of h:/work/mix_new/mix/test/xls_input/open/verilog/open-mixed.xls
05/01/22 12:29:49 1996: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/22 12:29:49 1996: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/01/22 12:29:56 1996: WARNING: INFO: Detected 15 changes in intermediate sheet CONN, in file open-mixed.xls
05/01/22 12:30:02 1996: Reading worksheet HIER of h:/work/mix_new/mix/test/xls_input/open/verilog/open-mixed.xls
05/01/22 12:30:02 1996: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/22 12:30:02 1996: WARNING: Rotating 3 old sheets of DIFF_HIER!
05/01/22 12:30:04 1996: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

05/01/22 12:30:04 1996: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

05/01/22 12:30:04 1996: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

05/01/22 12:34:19 1996: Signal %OPEN_13% does not have a load in instance inst_t!
05/01/22 12:34:19 1996: Signal %OPEN_11% does not have a load in instance inst_t!
05/01/22 12:34:19 1996: Signal %OPEN_7% does not have a load in instance inst_t!
05/01/22 12:34:19 1996: Signal %OPEN_4% does not have a load in instance inst_t!
05/01/22 12:34:19 1996: Signal %OPEN_3% does not have a load in instance inst_t!
05/01/22 12:34:19 1996: Signal %OPEN_10% does not have a load in instance inst_t!
05/01/22 12:34:19 1996: Signal %OPEN_0% does not have a load in instance inst_t!
05/01/22 12:34:19 1996: Warning: Signal %OPEN_9% does not have a driver in instance inst_t!
05/01/22 12:34:19 1996: Warning: Signal %OPEN_8% does not have a driver in instance inst_t!
05/01/22 12:34:19 1996: Signal %OPEN_5% does not have a load in instance inst_t!
05/01/22 12:34:19 1996: Signal %OPEN_6% does not have a load in instance inst_t!
05/01/22 12:34:19 1996: Signal %OPEN_2% does not have a load in instance inst_t!
05/01/22 12:34:19 1996: Signal %OPEN_1% does not have a load in instance inst_t!
05/01/22 12:34:19 1996: Signal %OPEN_12% does not have a load in instance inst_t!
05/01/22 12:34:19 1996: Signal %OPEN_14% does not have a load in instance inst_t!
05/01/22 12:34:20 1996: WARNING: Info: file inst_t_e.v has changes!
05/01/22 12:34:20 1996: WARNING: ============= SUMMARY =================
05/01/22 12:34:20 1996: WARNING: SUM: Summary of checks and created items:
05/01/22 12:34:20 1996: WARNING: SUM: checkforce 0
05/01/22 12:34:20 1996: WARNING: SUM: checkunique 0
05/01/22 12:34:20 1996: WARNING: SUM: checkwarn 0
05/01/22 12:34:20 1996: WARNING: SUM: cmacros 0
05/01/22 12:34:20 1996: WARNING: SUM: conn 18
05/01/22 12:34:20 1996: WARNING: SUM: errors 2
05/01/22 12:34:20 1996: WARNING: SUM: genport 0
05/01/22 12:34:20 1996: WARNING: SUM: hdlfiles 1
05/01/22 12:34:20 1996: WARNING: SUM: inst 9
05/01/22 12:34:20 1996: WARNING: SUM: multdriver 0
05/01/22 12:34:20 1996: WARNING: SUM: nodriver 2
05/01/22 12:34:20 1996: WARNING: SUM: noload 13
05/01/22 12:34:20 1996: WARNING: SUM: openports 0
05/01/22 12:34:20 1996: WARNING: SUM: warnings 4
05/01/22 12:34:20 1996: WARNING: SUM: === Number of parsed input tables: ===
05/01/22 12:34:20 1996: WARNING: SUM: conf 0
05/01/22 12:34:20 1996: WARNING: SUM: hier 1
05/01/22 12:34:20 1996: WARNING: SUM: conn 1
05/01/22 12:34:20 1996: WARNING: SUM: io 0
05/01/22 12:34:20 1996: WARNING: SUM: i2c 0
05/01/22 12:34:20 1996: WARNING: SUM: Number of changes in intermediate: 15
05/01/22 12:34:20 1996: WARNING: SUM: Number of changed files: 1
05/01/24 18:21:08 2560: Reading worksheet CONN of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/24 18:21:09 2560: Reading worksheet HIER of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/24 18:21:10 2560: WARNING: WARNING: reducing signal %OPEN_5% from type std_ulogic_vector to std_ulogic!
05/01/24 18:21:11 2560: WARNING: WARNING: reducing signal %OPEN_6% from type std_ulogic_vector to std_ulogic!
05/01/24 18:21:11 2560: WARNING: WARNING: Detected keyword %OPEN_3% in port got extended!
05/01/24 18:21:11 2560: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
05/01/24 18:21:11 2560: Autoexpand port open_part13 from std_ulogic to vector type!
05/01/24 18:21:16 2560: WARNING: File open-mixed.xls already exists! Contents will be changed
05/01/24 18:21:17 2560: WARNING: Rotating 3 old sheets of CONF!
05/01/24 18:21:22 2560: Reading worksheet CONN of h:/work/mix_new/mix/test/xls_input/open/verilog/open-mixed.xls
05/01/24 18:21:23 2560: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/24 18:21:23 2560: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/01/24 18:21:34 2560: WARNING: INFO: Detected 15 changes in intermediate sheet CONN, in file open-mixed.xls
05/01/24 18:21:37 2560: Reading worksheet HIER of h:/work/mix_new/mix/test/xls_input/open/verilog/open-mixed.xls
05/01/24 18:21:37 2560: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/24 18:21:37 2560: WARNING: Rotating 3 old sheets of DIFF_HIER!
05/01/24 18:21:39 2560: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

05/01/24 18:21:39 2560: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

05/01/24 18:21:39 2560: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

05/01/24 18:21:40 2560: Signal %OPEN_13% does not have a load in instance inst_t!
05/01/24 18:21:40 2560: Signal %OPEN_11% does not have a load in instance inst_t!
05/01/24 18:21:40 2560: Signal %OPEN_7% does not have a load in instance inst_t!
05/01/24 18:21:40 2560: Signal %OPEN_4% does not have a load in instance inst_t!
05/01/24 18:21:40 2560: Signal %OPEN_3% does not have a load in instance inst_t!
05/01/24 18:21:40 2560: Signal %OPEN_10% does not have a load in instance inst_t!
05/01/24 18:21:40 2560: Signal %OPEN_0% does not have a load in instance inst_t!
05/01/24 18:21:40 2560: Warning: Signal %OPEN_9% does not have a driver in instance inst_t!
05/01/24 18:21:40 2560: Warning: Signal %OPEN_8% does not have a driver in instance inst_t!
05/01/24 18:21:40 2560: Signal %OPEN_5% does not have a load in instance inst_t!
05/01/24 18:21:40 2560: Signal %OPEN_6% does not have a load in instance inst_t!
05/01/24 18:21:40 2560: Signal %OPEN_2% does not have a load in instance inst_t!
05/01/24 18:21:40 2560: Signal %OPEN_1% does not have a load in instance inst_t!
05/01/24 18:21:40 2560: Signal %OPEN_12% does not have a load in instance inst_t!
05/01/24 18:21:40 2560: Signal %OPEN_14% does not have a load in instance inst_t!
05/01/24 18:21:40 2560: WARNING: Info: file inst_t_e.v has changes!
05/01/24 18:21:41 2560: WARNING: ============= SUMMARY =================
05/01/24 18:21:41 2560: WARNING: SUM: Summary of checks and created items:
05/01/24 18:21:41 2560: WARNING: SUM: checkforce 0
05/01/24 18:21:41 2560: WARNING: SUM: checkunique 0
05/01/24 18:21:41 2560: WARNING: SUM: checkwarn 0
05/01/24 18:21:41 2560: WARNING: SUM: cmacros 0
05/01/24 18:21:41 2560: WARNING: SUM: conn 18
05/01/24 18:21:41 2560: WARNING: SUM: errors 2
05/01/24 18:21:41 2560: WARNING: SUM: genport 0
05/01/24 18:21:41 2560: WARNING: SUM: hdlfiles 1
05/01/24 18:21:41 2560: WARNING: SUM: inst 9
05/01/24 18:21:41 2560: WARNING: SUM: multdriver 0
05/01/24 18:21:41 2560: WARNING: SUM: nodriver 2
05/01/24 18:21:41 2560: WARNING: SUM: noload 13
05/01/24 18:21:41 2560: WARNING: SUM: openports 0
05/01/24 18:21:41 2560: WARNING: SUM: warnings 4
05/01/24 18:21:41 2560: WARNING: SUM: === Number of parsed input tables: ===
05/01/24 18:21:41 2560: WARNING: SUM: conf 0
05/01/24 18:21:41 2560: WARNING: SUM: hier 1
05/01/24 18:21:41 2560: WARNING: SUM: conn 1
05/01/24 18:21:41 2560: WARNING: SUM: io 0
05/01/24 18:21:41 2560: WARNING: SUM: i2c 0
05/01/24 18:21:41 2560: WARNING: SUM: Number of changes in intermediate: 15
05/01/24 18:21:41 2560: WARNING: SUM: Number of changed files: 1
05/01/27 08:13:48 1992: Reading worksheet CONN of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/27 08:13:48 1992: Reading worksheet HIER of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/27 08:13:49 1992: WARNING: WARNING: reducing signal %OPEN_5% from type std_ulogic_vector to std_ulogic!
05/01/27 08:13:49 1992: WARNING: WARNING: reducing signal %OPEN_6% from type std_ulogic_vector to std_ulogic!
05/01/27 08:13:49 1992: WARNING: WARNING: Detected keyword %OPEN_3% in port got extended!
05/01/27 08:13:49 1992: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
05/01/27 08:13:49 1992: Autoexpand port open_part13 from std_ulogic to vector type!
05/01/27 08:13:50 1992: WARNING: File open-mixed.xls already exists! Contents will be changed
05/01/27 08:13:51 1992: WARNING: Rotating 3 old sheets of CONF!
05/01/27 08:13:55 1992: Reading worksheet CONN of h:/work/mix_new/mix/test/xls_input/open/verilog/open-mixed.xls
05/01/27 08:13:55 1992: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/27 08:13:55 1992: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/01/27 08:13:59 1992: WARNING: INFO: Detected 15 changes in intermediate sheet CONN, in file open-mixed.xls
05/01/27 08:14:02 1992: Reading worksheet HIER of h:/work/mix_new/mix/test/xls_input/open/verilog/open-mixed.xls
05/01/27 08:14:02 1992: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/27 08:14:02 1992: WARNING: Rotating 3 old sheets of DIFF_HIER!
05/01/27 08:14:03 1992: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

05/01/27 08:14:03 1992: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

05/01/27 08:14:03 1992: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

05/01/27 08:14:04 1992: Signal %OPEN_13% does not have a load in instance inst_t!
05/01/27 08:14:04 1992: Signal %OPEN_11% does not have a load in instance inst_t!
05/01/27 08:14:04 1992: Signal %OPEN_7% does not have a load in instance inst_t!
05/01/27 08:14:04 1992: Signal %OPEN_4% does not have a load in instance inst_t!
05/01/27 08:14:04 1992: Signal %OPEN_3% does not have a load in instance inst_t!
05/01/27 08:14:04 1992: Signal %OPEN_10% does not have a load in instance inst_t!
05/01/27 08:14:04 1992: Signal %OPEN_0% does not have a load in instance inst_t!
05/01/27 08:14:04 1992: Warning: Signal %OPEN_9% does not have a driver in instance inst_t!
05/01/27 08:14:04 1992: Warning: Signal %OPEN_8% does not have a driver in instance inst_t!
05/01/27 08:14:04 1992: Signal %OPEN_5% does not have a load in instance inst_t!
05/01/27 08:14:04 1992: Signal %OPEN_6% does not have a load in instance inst_t!
05/01/27 08:14:04 1992: Signal %OPEN_2% does not have a load in instance inst_t!
05/01/27 08:14:04 1992: Signal %OPEN_1% does not have a load in instance inst_t!
05/01/27 08:14:04 1992: Signal %OPEN_12% does not have a load in instance inst_t!
05/01/27 08:14:04 1992: Signal %OPEN_14% does not have a load in instance inst_t!
05/01/27 08:14:04 1992: WARNING: Info: file inst_t_e.v has changes!
05/01/27 08:14:04 1992: WARNING: ============= SUMMARY =================
05/01/27 08:14:04 1992: WARNING: SUM: Summary of checks and created items:
05/01/27 08:14:04 1992: WARNING: SUM: checkforce 0
05/01/27 08:14:04 1992: WARNING: SUM: checkunique 0
05/01/27 08:14:04 1992: WARNING: SUM: checkwarn 0
05/01/27 08:14:04 1992: WARNING: SUM: cmacros 0
05/01/27 08:14:04 1992: WARNING: SUM: conn 18
05/01/27 08:14:04 1992: WARNING: SUM: errors 2
05/01/27 08:14:04 1992: WARNING: SUM: genport 0
05/01/27 08:14:04 1992: WARNING: SUM: hdlfiles 1
05/01/27 08:14:04 1992: WARNING: SUM: inst 9
05/01/27 08:14:04 1992: WARNING: SUM: multdriver 0
05/01/27 08:14:05 1992: WARNING: SUM: nodriver 2
05/01/27 08:14:05 1992: WARNING: SUM: noload 13
05/01/27 08:14:05 1992: WARNING: SUM: openports 0
05/01/27 08:14:05 1992: WARNING: SUM: warnings 4
05/01/27 08:14:05 1992: WARNING: SUM: === Number of parsed input tables: ===
05/01/27 08:14:05 1992: WARNING: SUM: conf 0
05/01/27 08:14:05 1992: WARNING: SUM: hier 1
05/01/27 08:14:05 1992: WARNING: SUM: conn 1
05/01/27 08:14:05 1992: WARNING: SUM: io 0
05/01/27 08:14:05 1992: WARNING: SUM: i2c 0
05/01/27 08:14:05 1992: WARNING: SUM: Number of changes in intermediate: 15
05/01/27 08:14:05 1992: WARNING: SUM: Number of changed files: 1
05/01/27 08:16:05 1776: Reading worksheet CONN of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/27 08:16:05 1776: Reading worksheet HIER of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/27 08:16:06 1776: WARNING: WARNING: reducing signal %OPEN_5% from type std_ulogic_vector to std_ulogic!
05/01/27 08:16:06 1776: WARNING: WARNING: reducing signal %OPEN_6% from type std_ulogic_vector to std_ulogic!
05/01/27 08:16:06 1776: WARNING: WARNING: Detected keyword %OPEN_3% in port got extended!
05/01/27 08:16:06 1776: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
05/01/27 08:16:06 1776: Autoexpand port open_part13 from std_ulogic to vector type!
05/01/27 08:16:07 1776: WARNING: File open-mixed.xls already exists! Contents will be changed
05/01/27 08:16:08 1776: WARNING: Rotating 3 old sheets of CONF!
05/01/27 08:16:12 1776: Reading worksheet CONN of h:/work/mix_new/mix/test/xls_input/open/verilog/open-mixed.xls
05/01/27 08:16:12 1776: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/27 08:16:13 1776: WARNING: Rotating 3 old sheets of DIFF_CONN!
05/01/27 08:16:17 1776: WARNING: INFO: Detected 15 changes in intermediate sheet CONN, in file open-mixed.xls
05/01/27 08:16:20 1776: Reading worksheet HIER of h:/work/mix_new/mix/test/xls_input/open/verilog/open-mixed.xls
05/01/27 08:16:20 1776: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/27 08:16:20 1776: WARNING: Rotating 3 old sheets of DIFF_HIER!
05/01/27 08:16:21 1776: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

05/01/27 08:16:21 1776: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

05/01/27 08:16:21 1776: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

05/01/27 08:16:22 1776: Signal %OPEN_13% does not have a load in instance inst_t!
05/01/27 08:16:22 1776: Signal %OPEN_11% does not have a load in instance inst_t!
05/01/27 08:16:22 1776: Signal %OPEN_7% does not have a load in instance inst_t!
05/01/27 08:16:22 1776: Signal %OPEN_4% does not have a load in instance inst_t!
05/01/27 08:16:22 1776: Signal %OPEN_3% does not have a load in instance inst_t!
05/01/27 08:16:22 1776: Signal %OPEN_10% does not have a load in instance inst_t!
05/01/27 08:16:22 1776: Signal %OPEN_0% does not have a load in instance inst_t!
05/01/27 08:16:22 1776: Warning: Signal %OPEN_9% does not have a driver in instance inst_t!
05/01/27 08:16:22 1776: Warning: Signal %OPEN_8% does not have a driver in instance inst_t!
05/01/27 08:16:22 1776: Signal %OPEN_5% does not have a load in instance inst_t!
05/01/27 08:16:22 1776: Signal %OPEN_6% does not have a load in instance inst_t!
05/01/27 08:16:22 1776: Signal %OPEN_2% does not have a load in instance inst_t!
05/01/27 08:16:22 1776: Signal %OPEN_1% does not have a load in instance inst_t!
05/01/27 08:16:22 1776: Signal %OPEN_12% does not have a load in instance inst_t!
05/01/27 08:16:22 1776: Signal %OPEN_14% does not have a load in instance inst_t!
05/01/27 08:16:22 1776: WARNING: Info: file inst_t_e.v has changes!
05/01/27 08:16:22 1776: WARNING: ============= SUMMARY =================
05/01/27 08:16:22 1776: WARNING: SUM: Summary of checks and created items:
05/01/27 08:16:22 1776: WARNING: SUM: checkforce 0
05/01/27 08:16:22 1776: WARNING: SUM: checkunique 0
05/01/27 08:16:22 1776: WARNING: SUM: checkwarn 0
05/01/27 08:16:22 1776: WARNING: SUM: cmacros 0
05/01/27 08:16:22 1776: WARNING: SUM: conn 18
05/01/27 08:16:22 1776: WARNING: SUM: errors 2
05/01/27 08:16:22 1776: WARNING: SUM: genport 0
05/01/27 08:16:22 1776: WARNING: SUM: hdlfiles 1
05/01/27 08:16:23 1776: WARNING: SUM: inst 9
05/01/27 08:16:23 1776: WARNING: SUM: multdriver 0
05/01/27 08:16:23 1776: WARNING: SUM: nodriver 2
05/01/27 08:16:23 1776: WARNING: SUM: noload 13
05/01/27 08:16:23 1776: WARNING: SUM: openports 0
05/01/27 08:16:23 1776: WARNING: SUM: warnings 4
05/01/27 08:16:23 1776: WARNING: SUM: === Number of parsed input tables: ===
05/01/27 08:16:23 1776: WARNING: SUM: conf 0
05/01/27 08:16:23 1776: WARNING: SUM: hier 1
05/01/27 08:16:23 1776: WARNING: SUM: conn 1
05/01/27 08:16:23 1776: WARNING: SUM: io 0
05/01/27 08:16:24 1776: WARNING: SUM: i2c 0
05/01/27 08:16:24 1776: WARNING: SUM: Number of changes in intermediate: 15
05/01/27 08:16:24 1776: WARNING: SUM: Number of changed files: 1
05/01/27 08:19:12 1860: Reading worksheet CONN of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/27 08:19:13 1860: Reading worksheet HIER of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/27 08:19:14 1860: WARNING: WARNING: reducing signal %OPEN_5% from type std_ulogic_vector to std_ulogic!
05/01/27 08:19:14 1860: WARNING: WARNING: reducing signal %OPEN_6% from type std_ulogic_vector to std_ulogic!
05/01/27 08:19:14 1860: WARNING: WARNING: Detected keyword %OPEN_3% in port got extended!
05/01/27 08:19:14 1860: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
05/01/27 08:19:14 1860: Autoexpand port open_part13 from std_ulogic to vector type!
05/01/27 08:19:23 1860: WARNING: File open-mixed.xls already exists! Contents will be changed
05/01/27 08:19:24 1860: WARNING: Rotating 3 old sheets of CONF!
05/01/27 08:19:28 1860: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/27 08:19:28 1860: WARNING: Rotating 3 old sheets of CONN!
05/01/27 08:19:30 1860: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/27 08:19:30 1860: WARNING: Rotating 3 old sheets of HIER!
05/01/27 08:19:33 1860: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

05/01/27 08:19:33 1860: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

05/01/27 08:19:33 1860: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

05/01/27 08:19:34 1860: Signal %OPEN_13% does not have a load in instance inst_t!
05/01/27 08:19:34 1860: Signal %OPEN_11% does not have a load in instance inst_t!
05/01/27 08:19:34 1860: Signal %OPEN_7% does not have a load in instance inst_t!
05/01/27 08:19:34 1860: Signal %OPEN_4% does not have a load in instance inst_t!
05/01/27 08:19:35 1860: Signal %OPEN_3% does not have a load in instance inst_t!
05/01/27 08:19:35 1860: Signal %OPEN_10% does not have a load in instance inst_t!
05/01/27 08:19:35 1860: Signal %OPEN_0% does not have a load in instance inst_t!
05/01/27 08:19:35 1860: Warning: Signal %OPEN_9% does not have a driver in instance inst_t!
05/01/27 08:19:35 1860: Warning: Signal %OPEN_8% does not have a driver in instance inst_t!
05/01/27 08:19:35 1860: Signal %OPEN_5% does not have a load in instance inst_t!
05/01/27 08:19:35 1860: Signal %OPEN_6% does not have a load in instance inst_t!
05/01/27 08:19:35 1860: Signal %OPEN_2% does not have a load in instance inst_t!
05/01/27 08:19:35 1860: Signal %OPEN_1% does not have a load in instance inst_t!
05/01/27 08:19:35 1860: Signal %OPEN_12% does not have a load in instance inst_t!
05/01/27 08:19:35 1860: Signal %OPEN_14% does not have a load in instance inst_t!
05/01/27 08:19:36 1860: WARNING: ============= SUMMARY =================
05/01/27 08:19:36 1860: WARNING: SUM: Summary of checks and created items:
05/01/27 08:19:36 1860: WARNING: SUM: checkforce 0
05/01/27 08:19:36 1860: WARNING: SUM: checkunique 0
05/01/27 08:19:37 1860: WARNING: SUM: checkwarn 0
05/01/27 08:19:37 1860: WARNING: SUM: cmacros 0
05/01/27 08:19:37 1860: WARNING: SUM: conn 18
05/01/27 08:19:37 1860: WARNING: SUM: errors 2
05/01/27 08:19:37 1860: WARNING: SUM: genport 0
05/01/27 08:19:38 1860: WARNING: SUM: hdlfiles 1
05/01/27 08:19:38 1860: WARNING: SUM: inst 9
05/01/27 08:19:38 1860: WARNING: SUM: multdriver 0
05/01/27 08:19:38 1860: WARNING: SUM: nodriver 2
05/01/27 08:19:38 1860: WARNING: SUM: noload 13
05/01/27 08:19:39 1860: WARNING: SUM: openports 0
05/01/27 08:19:39 1860: WARNING: SUM: warnings 4
05/01/27 08:19:39 1860: WARNING: SUM: === Number of parsed input tables: ===
05/01/27 08:19:39 1860: WARNING: SUM: conf 0
05/01/27 08:19:40 1860: WARNING: SUM: hier 1
05/01/27 08:19:40 1860: WARNING: SUM: conn 1
05/01/27 08:19:40 1860: WARNING: SUM: io 0
05/01/27 08:19:40 1860: WARNING: SUM: i2c 0
05/01/27 08:22:06 2176: Reading worksheet CONN of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/27 08:22:07 2176: Reading worksheet HIER of h:/work/mix_new/mix/test/xls_input/open/verilog/../../open.xls
05/01/27 08:22:08 2176: WARNING: WARNING: reducing signal %OPEN_5% from type std_ulogic_vector to std_ulogic!
05/01/27 08:22:08 2176: WARNING: WARNING: reducing signal %OPEN_6% from type std_ulogic_vector to std_ulogic!
05/01/27 08:22:08 2176: WARNING: WARNING: Detected keyword %OPEN_3% in port got extended!
05/01/27 08:22:09 2176: WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
05/01/27 08:22:09 2176: Autoexpand port open_part13 from std_ulogic to vector type!
05/01/27 08:22:52 2176: WARNING: File open-mixed.xls already exists! Contents will be changed
05/01/27 08:22:55 2176: WARNING: Rotating 3 old sheets of CONF!
05/01/27 08:23:01 2176: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/27 08:23:01 2176: WARNING: Rotating 3 old sheets of CONN!
05/01/27 08:23:04 2176: WARNING: ERROR: workbook open-mixed.xls with different path (H:\work\mix_new\mix\test\xls_input\open\verilog) already opened!
05/01/27 08:23:04 2176: WARNING: Rotating 3 old sheets of HIER!
05/01/27 08:23:06 2176: WARNING: Removing old and and diff sheets in file: open-mixed.xls
05/01/27 08:23:07 2176: WARNING: ERROR: workbook with different path already opened!
05/01/27 08:23:09 2176: INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

05/01/27 08:23:09 2176: INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

05/01/27 08:23:09 2176: INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

05/01/27 08:23:09 2176: Signal %OPEN_13% does not have a load in instance inst_t!
05/01/27 08:23:09 2176: Signal %OPEN_11% does not have a load in instance inst_t!
05/01/27 08:23:09 2176: Signal %OPEN_7% does not have a load in instance inst_t!
05/01/27 08:23:09 2176: Signal %OPEN_4% does not have a load in instance inst_t!
05/01/27 08:23:09 2176: Signal %OPEN_3% does not have a load in instance inst_t!
05/01/27 08:23:09 2176: Signal %OPEN_10% does not have a load in instance inst_t!
05/01/27 08:23:09 2176: Signal %OPEN_0% does not have a load in instance inst_t!
05/01/27 08:23:09 2176: Warning: Signal %OPEN_9% does not have a driver in instance inst_t!
05/01/27 08:23:09 2176: Warning: Signal %OPEN_8% does not have a driver in instance inst_t!
05/01/27 08:23:09 2176: Signal %OPEN_5% does not have a load in instance inst_t!
05/01/27 08:23:10 2176: Signal %OPEN_6% does not have a load in instance inst_t!
05/01/27 08:23:10 2176: Signal %OPEN_2% does not have a load in instance inst_t!
05/01/27 08:23:10 2176: Signal %OPEN_1% does not have a load in instance inst_t!
05/01/27 08:23:10 2176: Signal %OPEN_12% does not have a load in instance inst_t!
05/01/27 08:23:10 2176: Signal %OPEN_14% does not have a load in instance inst_t!
05/01/27 08:23:10 2176: WARNING: ============= SUMMARY =================
05/01/27 08:23:10 2176: WARNING: SUM: Summary of checks and created items:
05/01/27 08:23:10 2176: WARNING: SUM: checkforce 0
05/01/27 08:23:10 2176: WARNING: SUM: checkunique 0
05/01/27 08:23:11 2176: WARNING: SUM: checkwarn 0
05/01/27 08:23:11 2176: WARNING: SUM: cmacros 0
05/01/27 08:23:11 2176: WARNING: SUM: conn 18
05/01/27 08:23:11 2176: WARNING: SUM: errors 3
05/01/27 08:23:11 2176: WARNING: SUM: genport 0
05/01/27 08:23:11 2176: WARNING: SUM: hdlfiles 1
05/01/27 08:23:12 2176: WARNING: SUM: inst 9
05/01/27 08:23:12 2176: WARNING: SUM: multdriver 0
05/01/27 08:23:12 2176: WARNING: SUM: nodriver 2
05/01/27 08:23:12 2176: WARNING: SUM: noload 13
05/01/27 08:23:12 2176: WARNING: SUM: openports 0
05/01/27 08:23:12 2176: WARNING: SUM: warnings 4
05/01/27 08:23:13 2176: WARNING: SUM: === Number of parsed input tables: ===
05/01/27 08:23:13 2176: WARNING: SUM: conf 0
05/01/27 08:23:13 2176: WARNING: SUM: hier 1
05/01/27 08:23:13 2176: WARNING: SUM: conn 1
05/01/27 08:23:13 2176: WARNING: SUM: io 0
05/01/27 08:23:13 2176: WARNING: SUM: i2c 0
