
                                 PrimeTime (R)

               Version P-2019.03-SP2 for linux64 - May 30, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
#################################################
# Primetime 
# Script for static timing analysis
# MS 7/2015
#################################################
#################################################
# Units are defined in the .lib file
# time: ns
#################################################
## Global
set sh_enable_page_mode true
false
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
## Setting files/paths
set verilog_files  {../../dc/FIR_core/FIR_core.nl.v }
../../dc/FIR_core/FIR_core.nl.v 
set my_toplevel FIR_core
FIR_core
set search_path ". /courses/ee6321/share/ibm13rflpvt/synopsys/"
. /courses/ee6321/share/ibm13rflpvt/synopsys/
set link_path "* scx3_cmos8rf_lpvt_tt_1p2v_25c.db" 
* scx3_cmos8rf_lpvt_tt_1p2v_25c.db
## Read design
read_db "scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
1
read_verilog $verilog_files
1
link_design -keep_sub_designs $my_toplevel
Loading verilog file '/homes/user/stud/fall23/yl5334/FIR_filter/dc/FIR_core/FIR_core.nl.v'
Warning: -keep_sub_design option of link_design will be made obsolete and removed from future releases of PrimeTime starting with the 2017.12 release. (PT-007)
Linking design FIR_core...
Warning: Unable to resolve reference to 'memory' in 'FIR_core'. (LNK-005)
Information: Creating black box for cmem_sram_array/memory... (LNK-043)
Information: 476 (90.32%) library cells are unused in library scx3_cmos8rf_lpvt_tt_1p2v_25c..... (LNK-045)
Information: total 476 library cells are unused (LNK-046)
Design 'FIR_core' was successfully linked.
Information: There are 18317 leaf cells, ports, hiers and 19859 nets in the design (LNK-047)
1
## Timing Constraints
source ./timing.tcl
Warning: Collection '_sel3 ([get_clocks  { {clk1} }])' has inappropriate type (clock). (SEL-002)
Error: Nothing matched for port_list (SEL-005)
Warning: Collection '_sel6 ([get_clocks  { {clk2} }])' has inappropriate type (clock). (SEL-002)
Error: Nothing matched for port_list (SEL-005)
Information: Loading library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' data due to accessing lib cells not linked in the current design. (LNK-041)
Warning: Setting input delay on clock port (clk1) relative to a clock (clk1) defined at the same port. Command is ignored. (UITE-489)
Warning: Cannot set input delay on a clock port (clk2) that does not fanout to any data sink. (UITE-485)
Warning: Cannot set input delay on a clock port (clk1) that does not fanout to any data sink. (UITE-485)
Warning: Setting input delay on clock port (clk2) relative to a clock (clk2) defined at the same port. Command is ignored. (UITE-489)
###################################################
## Run STA 
###################################################
set rpt_file "./FIR_core.rpt"
./FIR_core.rpt
check_timing
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: Expanding clock 'clk2' to base period of 100000.000 (old period was 1000.000, added 198 edges). (PTE-016)
Information: Checking 'no_input_delay'.
Information: Checking 'no_driving_cell'.
Information: Checking 'unconstrained_endpoints'.
Warning: There are 22 endpoints which are not constrained for maximum delay.

Information: Checking 'unexpandable_clocks'.
Information: Checking 'latch_fanout'.
Information: Checking 'no_clock'.
Warning: There are 19 register clock pins with no clock.

Information: Checking 'partial_input_delay'.
Information: Checking 'generic'.
Information: Checking 'loops'.
Information: Checking 'generated_clocks'.
Information: Checking 'pulse_clock_non_pulse_clock_merge'.
Information: Checking 'pll_configuration'.
0
report_design >> ${rpt_file}
report_reference >> ${rpt_file}
report_constraint >> ${rpt_file}
report_constraint -all_violators -significant_digits 4 >> ${rpt_file}
report_timing -significant_digits 4 -delay_type min_max >> ${rpt_file}
## Power analysis
set power_analysis_mode "time_based"
time_based
read_vcd "../../qsim_dc/FIR_core/FIR_core.vcd" -strip_path "testbench/uut"

======================================================================
Summary:
Total number of nets = 19859
Number of annotated nets = 19859 (100.00%)
Total number of leaf cells = 18254
Number of fully annotated leaf cells = 18254 (100.00%)
======================================================================

1
report_switching_activity >> ${rpt_file}
report_switching_activity -list_not_annotated >> ${rpt_file}
update_power
Warning: The hierarchical cell 'cmem_sram_array' is an empty cell (PWR-278)
Information: Running time_based power analysis... (PWR-601)
Information: The waveform options are:
		File name:	primetime_px.fsdb
		File format:	fsdb
		Time interval:	0.001ns
		Hierarchical level:	all

Information: Power analysis is running, please wait ...

Information: analysis is done for time window (0ns - 1.0005e+06ns)

Information: Total simulation time = 1000500.000000 ns
1
report_power >> ${rpt_file}
report_power -hierarchy  >> ${rpt_file}
write_sdf -context verilog "./ALU.sdf"
Warning: The sum of the setup and hold values in the cell 'x_local_reg_11_' for the arc between pins 'GN' and 'D' is negative, which is not allowed. To make it positive, the minimum hold value has been adjusted from -0.206887 to -0.159428.  (SDF-036)
Warning: The sum of the setup and hold values in the cell 'x_local_reg_12_' for the arc between pins 'GN' and 'D' is negative, which is not allowed. To make it positive, the minimum hold value has been adjusted from -0.206887 to -0.159426.  (SDF-036)
Warning: The sum of the setup and hold values in the cell 'x_local_reg_13_' for the arc between pins 'GN' and 'D' is negative, which is not allowed. To make it positive, the minimum hold value has been adjusted from -0.206866 to -0.159426.  (SDF-036)
Warning: The sum of the setup and hold values in the cell 'x_local_reg_14_' for the arc between pins 'GN' and 'D' is negative, which is not allowed. To make it positive, the minimum hold value has been adjusted from -0.206887 to -0.159426.  (SDF-036)
Warning: The sum of the setup and hold values in the cell 'x_local_reg_15_' for the arc between pins 'GN' and 'D' is negative, which is not allowed. To make it positive, the minimum hold value has been adjusted from -0.206880 to -0.159426.  (SDF-036)
Warning: The sum of the setup and hold values in the cell 'adder_multipe_ALU_out_t_reg_31_' for the arc between pins 'CK' and 'D' is negative, which is not allowed. To make it positive, the minimum hold value has been adjusted from -0.350319 to -0.340991.  (SDF-036)
Warning: The sum of the setup and hold values in the cell 'S_reg_1_0' for the arc between pins 'G' and 'D' is negative, which is not allowed. To make it positive, the minimum hold value has been adjusted from 0.002488 to 0.006813.  (SDF-036)
1
# Exiting primetime
quit
Information: Defining new variable 'clk_period_1'. (CMD-041)
Information: Defining new variable 'clk_period_2'. (CMD-041)
Information: Defining new variable 'rpt_file'. (CMD-041)
Information: Defining new variable 'clk_name_1'. (CMD-041)
Information: Defining new variable 'clk_name_2'. (CMD-041)
Information: Defining new variable 'clk_uncertainty'. (CMD-041)
Information: Defining new variable 'clk_port_1'. (CMD-041)
Information: Defining new variable 'clk_port_2'. (CMD-041)
Information: Defining new variable 'my_toplevel'. (CMD-041)
Information: Defining new variable 'typical_wire_load'. (CMD-041)
Information: Defining new variable 'typical_output_delay'. (CMD-041)
Information: Defining new variable 'verilog_files'. (CMD-041)
Information: Defining new variable 'typical_input_delay'. (CMD-041)
Information: Defining new variable 'clk_transition'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 1295.88 MB
CPU usage for this session: 28 seconds 
Elapsed time for this session: 25 seconds
Diagnostics summary: 2 errors, 17 warnings, 22 informationals

Thank you for using pt_shell!
