<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_fpga\impl\gwsynthesis\exemple_fpga.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Mylan\Documents\TER\exemple_fpga\exemple_fpga\src\exemple_fpga.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.05</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NS-LV4CQN48C7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NS-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jun 16 15:00:25 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>134</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>66</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>400.000</td>
<td>2.500
<td>0.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
<td>2.500(MHz)</td>
<td>115.567(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>391.347</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_18_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.621</td>
</tr>
<tr>
<td>2</td>
<td>391.347</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_19_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.621</td>
</tr>
<tr>
<td>3</td>
<td>391.347</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_20_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.621</td>
</tr>
<tr>
<td>4</td>
<td>391.347</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_21_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.621</td>
</tr>
<tr>
<td>5</td>
<td>391.347</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_22_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.621</td>
</tr>
<tr>
<td>6</td>
<td>391.347</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_23_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.621</td>
</tr>
<tr>
<td>7</td>
<td>391.347</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_24_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.621</td>
</tr>
<tr>
<td>8</td>
<td>391.347</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_25_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.621</td>
</tr>
<tr>
<td>9</td>
<td>391.347</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_26_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.621</td>
</tr>
<tr>
<td>10</td>
<td>391.347</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_27_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.621</td>
</tr>
<tr>
<td>11</td>
<td>391.347</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_28_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.621</td>
</tr>
<tr>
<td>12</td>
<td>391.347</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_29_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.621</td>
</tr>
<tr>
<td>13</td>
<td>391.358</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_31_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.610</td>
</tr>
<tr>
<td>14</td>
<td>391.358</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_30_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.610</td>
</tr>
<tr>
<td>15</td>
<td>391.892</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_1_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.076</td>
</tr>
<tr>
<td>16</td>
<td>391.892</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_2_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.076</td>
</tr>
<tr>
<td>17</td>
<td>391.892</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_3_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.076</td>
</tr>
<tr>
<td>18</td>
<td>391.892</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_4_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.076</td>
</tr>
<tr>
<td>19</td>
<td>391.892</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_5_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.076</td>
</tr>
<tr>
<td>20</td>
<td>391.892</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_6_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.076</td>
</tr>
<tr>
<td>21</td>
<td>391.892</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_7_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.076</td>
</tr>
<tr>
<td>22</td>
<td>391.892</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_8_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.076</td>
</tr>
<tr>
<td>23</td>
<td>391.892</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_9_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.076</td>
</tr>
<tr>
<td>24</td>
<td>391.892</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_10_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.076</td>
</tr>
<tr>
<td>25</td>
<td>391.892</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_11_s0/RESET</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.076</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.524</td>
<td>divider/tmp_s2/Q</td>
<td>divider/tmp_s2/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>divider/count_0_s0/Q</td>
<td>divider/count_0_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.541</td>
<td>divider/count_2_s0/Q</td>
<td>divider/count_2_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>4</td>
<td>0.541</td>
<td>divider/count_6_s0/Q</td>
<td>divider/count_6_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>5</td>
<td>0.541</td>
<td>divider/count_8_s0/Q</td>
<td>divider/count_8_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>6</td>
<td>0.541</td>
<td>divider/count_12_s0/Q</td>
<td>divider/count_12_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>7</td>
<td>0.541</td>
<td>divider/count_14_s0/Q</td>
<td>divider/count_14_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>8</td>
<td>0.541</td>
<td>divider/count_18_s0/Q</td>
<td>divider/count_18_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>9</td>
<td>0.541</td>
<td>divider/count_20_s0/Q</td>
<td>divider/count_20_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>10</td>
<td>0.541</td>
<td>divider/count_24_s0/Q</td>
<td>divider/count_24_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>11</td>
<td>0.541</td>
<td>divider/count_26_s0/Q</td>
<td>divider/count_26_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>12</td>
<td>0.541</td>
<td>divider/count_30_s0/Q</td>
<td>divider/count_30_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>13</td>
<td>0.632</td>
<td>divider/count_1_s0/Q</td>
<td>divider/count_1_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.632</td>
</tr>
<tr>
<td>14</td>
<td>0.713</td>
<td>divider/count_5_s0/Q</td>
<td>divider/count_5_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.713</td>
</tr>
<tr>
<td>15</td>
<td>0.713</td>
<td>divider/count_7_s0/Q</td>
<td>divider/count_7_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.713</td>
</tr>
<tr>
<td>16</td>
<td>0.713</td>
<td>divider/count_13_s0/Q</td>
<td>divider/count_13_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.713</td>
</tr>
<tr>
<td>17</td>
<td>0.713</td>
<td>divider/count_19_s0/Q</td>
<td>divider/count_19_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.713</td>
</tr>
<tr>
<td>18</td>
<td>0.713</td>
<td>divider/count_25_s0/Q</td>
<td>divider/count_25_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.713</td>
</tr>
<tr>
<td>19</td>
<td>0.715</td>
<td>divider/count_3_s0/Q</td>
<td>divider/count_3_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>20</td>
<td>0.715</td>
<td>divider/count_4_s0/Q</td>
<td>divider/count_4_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>21</td>
<td>0.715</td>
<td>divider/count_16_s0/Q</td>
<td>divider/count_16_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>22</td>
<td>0.715</td>
<td>divider/count_17_s0/Q</td>
<td>divider/count_17_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>23</td>
<td>0.715</td>
<td>divider/count_28_s0/Q</td>
<td>divider/count_28_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>24</td>
<td>0.715</td>
<td>divider/count_29_s0/Q</td>
<td>divider/count_29_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>25</td>
<td>0.716</td>
<td>divider/count_15_s0/Q</td>
<td>divider/count_15_s0/D</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.716</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>198.582</td>
<td>199.508</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
<td>divider/count_30_s0</td>
</tr>
<tr>
<td>2</td>
<td>198.582</td>
<td>199.508</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
<td>divider/count_28_s0</td>
</tr>
<tr>
<td>3</td>
<td>198.582</td>
<td>199.508</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
<td>divider/count_24_s0</td>
</tr>
<tr>
<td>4</td>
<td>198.582</td>
<td>199.508</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
<td>divider/count_16_s0</td>
</tr>
<tr>
<td>5</td>
<td>198.582</td>
<td>199.508</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
<td>divider/count_31_s0</td>
</tr>
<tr>
<td>6</td>
<td>198.582</td>
<td>199.508</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
<td>divider/count_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>198.582</td>
<td>199.508</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
<td>divider/count_17_s0</td>
</tr>
<tr>
<td>8</td>
<td>198.582</td>
<td>199.508</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
<td>divider/count_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>198.582</td>
<td>199.508</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
<td>divider/count_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>198.582</td>
<td>199.508</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
<td>divider/count_25_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>9.382</td>
<td>2.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">divider/count_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>divider/count_18_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>divider/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 26.861%; route: 5.966, 69.200%; tC2Q: 0.340, 3.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>9.382</td>
<td>2.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" font-weight:bold;">divider/count_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>divider/count_19_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>divider/count_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 26.861%; route: 5.966, 69.200%; tC2Q: 0.340, 3.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>9.382</td>
<td>2.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">divider/count_20_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>divider/count_20_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>divider/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 26.861%; route: 5.966, 69.200%; tC2Q: 0.340, 3.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>9.382</td>
<td>2.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td style=" font-weight:bold;">divider/count_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td>divider/count_21_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[1][B]</td>
<td>divider/count_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 26.861%; route: 5.966, 69.200%; tC2Q: 0.340, 3.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>9.382</td>
<td>2.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td style=" font-weight:bold;">divider/count_22_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>divider/count_22_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>divider/count_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 26.861%; route: 5.966, 69.200%; tC2Q: 0.340, 3.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>9.382</td>
<td>2.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">divider/count_23_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>divider/count_23_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>divider/count_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 26.861%; route: 5.966, 69.200%; tC2Q: 0.340, 3.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>9.382</td>
<td>2.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">divider/count_24_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>divider/count_24_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>divider/count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 26.861%; route: 5.966, 69.200%; tC2Q: 0.340, 3.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>9.382</td>
<td>2.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">divider/count_25_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>divider/count_25_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>divider/count_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 26.861%; route: 5.966, 69.200%; tC2Q: 0.340, 3.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>9.382</td>
<td>2.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">divider/count_26_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>divider/count_26_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>divider/count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 26.861%; route: 5.966, 69.200%; tC2Q: 0.340, 3.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>9.382</td>
<td>2.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td style=" font-weight:bold;">divider/count_27_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>divider/count_27_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>divider/count_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 26.861%; route: 5.966, 69.200%; tC2Q: 0.340, 3.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>9.382</td>
<td>2.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td style=" font-weight:bold;">divider/count_28_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>divider/count_28_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>divider/count_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 26.861%; route: 5.966, 69.200%; tC2Q: 0.340, 3.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>9.382</td>
<td>2.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td style=" font-weight:bold;">divider/count_29_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>divider/count_29_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>divider/count_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 26.861%; route: 5.966, 69.200%; tC2Q: 0.340, 3.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>9.371</td>
<td>2.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" font-weight:bold;">divider/count_31_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>divider/count_31_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>divider/count_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 26.895%; route: 5.955, 69.161%; tC2Q: 0.340, 3.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>9.371</td>
<td>2.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">divider/count_30_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>divider/count_30_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>divider/count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 26.895%; route: 5.955, 69.161%; tC2Q: 0.340, 3.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>8.837</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" font-weight:bold;">divider/count_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>divider/count_1_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>divider/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 28.673%; route: 5.421, 67.122%; tC2Q: 0.340, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>8.837</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">divider/count_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>divider/count_2_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>divider/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 28.673%; route: 5.421, 67.122%; tC2Q: 0.340, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>8.837</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" font-weight:bold;">divider/count_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td>divider/count_3_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[1][B]</td>
<td>divider/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 28.673%; route: 5.421, 67.122%; tC2Q: 0.340, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>8.837</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" font-weight:bold;">divider/count_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>divider/count_4_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>divider/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 28.673%; route: 5.421, 67.122%; tC2Q: 0.340, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>8.837</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" font-weight:bold;">divider/count_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>divider/count_5_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>divider/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 28.673%; route: 5.421, 67.122%; tC2Q: 0.340, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>8.837</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">divider/count_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>divider/count_6_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>divider/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 28.673%; route: 5.421, 67.122%; tC2Q: 0.340, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>8.837</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" font-weight:bold;">divider/count_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>divider/count_7_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>divider/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 28.673%; route: 5.421, 67.122%; tC2Q: 0.340, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>8.837</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">divider/count_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>divider/count_8_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>divider/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 28.673%; route: 5.421, 67.122%; tC2Q: 0.340, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>8.837</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" font-weight:bold;">divider/count_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>divider/count_9_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>divider/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 28.673%; route: 5.421, 67.122%; tC2Q: 0.340, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>8.837</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" font-weight:bold;">divider/count_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>divider/count_10_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>divider/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 28.673%; route: 5.421, 67.122%; tC2Q: 0.340, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>400.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>divider/n50_s8/I0</td>
</tr>
<tr>
<td>3.303</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">divider/n50_s8/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>divider/n50_s2/I1</td>
</tr>
<tr>
<td>4.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">divider/n50_s2/F</td>
</tr>
<tr>
<td>6.116</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>divider/n50_s11/I1</td>
</tr>
<tr>
<td>6.902</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">divider/n50_s11/F</td>
</tr>
<tr>
<td>8.837</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" font-weight:bold;">divider/count_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>divider/count_11_s0/CLK</td>
</tr>
<tr>
<td>400.729</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>divider/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.316, 28.673%; route: 5.421, 67.122%; tC2Q: 0.340, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/tmp_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/tmp_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>divider/tmp_s2/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">divider/tmp_s2/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>divider/n52_s3/I0</td>
</tr>
<tr>
<td>1.066</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" background: #97FFFF;">divider/n52_s3/F</td>
</tr>
<tr>
<td>1.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">divider/tmp_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>divider/tmp_s2/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>divider/tmp_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/n41_s2/I0</td>
</tr>
<tr>
<td>1.066</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">divider/n41_s2/F</td>
</tr>
<tr>
<td>1.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">divider/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>divider/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>divider/count_2_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">divider/count_2_s0/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>divider/n39_s/I1</td>
</tr>
<tr>
<td>1.082</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">divider/n39_s/SUM</td>
</tr>
<tr>
<td>1.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">divider/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>divider/count_2_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>divider/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>divider/count_6_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">divider/count_6_s0/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>divider/n35_s/I1</td>
</tr>
<tr>
<td>1.082</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">divider/n35_s/SUM</td>
</tr>
<tr>
<td>1.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">divider/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>divider/count_6_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>divider/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>divider/count_8_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">divider/count_8_s0/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>divider/n33_s/I1</td>
</tr>
<tr>
<td>1.082</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">divider/n33_s/SUM</td>
</tr>
<tr>
<td>1.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">divider/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>divider/count_8_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>divider/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>divider/count_12_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td style=" font-weight:bold;">divider/count_12_s0/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>divider/n29_s/I1</td>
</tr>
<tr>
<td>1.082</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">divider/n29_s/SUM</td>
</tr>
<tr>
<td>1.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" font-weight:bold;">divider/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>divider/count_12_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>divider/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>divider/count_14_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">divider/count_14_s0/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>divider/n27_s/I1</td>
</tr>
<tr>
<td>1.082</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">divider/n27_s/SUM</td>
</tr>
<tr>
<td>1.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">divider/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>divider/count_14_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>divider/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>divider/count_18_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">divider/count_18_s0/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C13[0][A]</td>
<td>divider/n23_s/I1</td>
</tr>
<tr>
<td>1.082</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" background: #97FFFF;">divider/n23_s/SUM</td>
</tr>
<tr>
<td>1.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">divider/count_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>divider/count_18_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>divider/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>divider/count_20_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">divider/count_20_s0/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td>divider/n21_s/I1</td>
</tr>
<tr>
<td>1.082</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">divider/n21_s/SUM</td>
</tr>
<tr>
<td>1.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">divider/count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>divider/count_20_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>divider/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>divider/count_24_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">divider/count_24_s0/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C14[0][A]</td>
<td>divider/n17_s/I1</td>
</tr>
<tr>
<td>1.082</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" background: #97FFFF;">divider/n17_s/SUM</td>
</tr>
<tr>
<td>1.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">divider/count_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>divider/count_24_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>divider/count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>divider/count_26_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">divider/count_26_s0/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C14[1][A]</td>
<td>divider/n15_s/I1</td>
</tr>
<tr>
<td>1.082</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">divider/n15_s/SUM</td>
</tr>
<tr>
<td>1.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">divider/count_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>divider/count_26_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>divider/count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>divider/count_30_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">divider/count_30_s0/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td>divider/n11_s/I1</td>
</tr>
<tr>
<td>1.082</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">divider/n11_s/SUM</td>
</tr>
<tr>
<td>1.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">divider/count_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>divider/count_30_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>divider/count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>divider/count_1_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td style=" font-weight:bold;">divider/count_1_s0/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>divider/n40_s/I0</td>
</tr>
<tr>
<td>1.173</td>
<td>0.383</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">divider/n40_s/SUM</td>
</tr>
<tr>
<td>1.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" font-weight:bold;">divider/count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>divider/count_1_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>divider/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.383, 60.631%; route: 0.002, 0.277%; tC2Q: 0.247, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>divider/count_5_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td style=" font-weight:bold;">divider/count_5_s0/Q</td>
</tr>
<tr>
<td>0.962</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>divider/n36_s/I1</td>
</tr>
<tr>
<td>1.254</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">divider/n36_s/SUM</td>
</tr>
<tr>
<td>1.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" font-weight:bold;">divider/count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>divider/count_5_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>divider/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.964%; route: 0.174, 24.379%; tC2Q: 0.247, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>divider/count_7_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td style=" font-weight:bold;">divider/count_7_s0/Q</td>
</tr>
<tr>
<td>0.962</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>divider/n34_s/I1</td>
</tr>
<tr>
<td>1.254</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">divider/n34_s/SUM</td>
</tr>
<tr>
<td>1.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" font-weight:bold;">divider/count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>divider/count_7_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>divider/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.964%; route: 0.174, 24.379%; tC2Q: 0.247, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>divider/count_13_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td style=" font-weight:bold;">divider/count_13_s0/Q</td>
</tr>
<tr>
<td>0.962</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>divider/n28_s/I1</td>
</tr>
<tr>
<td>1.254</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">divider/n28_s/SUM</td>
</tr>
<tr>
<td>1.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" font-weight:bold;">divider/count_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>divider/count_13_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>divider/count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.964%; route: 0.174, 24.379%; tC2Q: 0.247, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>divider/count_19_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C13[0][B]</td>
<td style=" font-weight:bold;">divider/count_19_s0/Q</td>
</tr>
<tr>
<td>0.962</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[0][B]</td>
<td>divider/n22_s/I1</td>
</tr>
<tr>
<td>1.254</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">divider/n22_s/SUM</td>
</tr>
<tr>
<td>1.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" font-weight:bold;">divider/count_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>divider/count_19_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>divider/count_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.964%; route: 0.174, 24.379%; tC2Q: 0.247, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>divider/count_25_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">divider/count_25_s0/Q</td>
</tr>
<tr>
<td>0.962</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[0][B]</td>
<td>divider/n16_s/I1</td>
</tr>
<tr>
<td>1.254</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" background: #97FFFF;">divider/n16_s/SUM</td>
</tr>
<tr>
<td>1.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">divider/count_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>divider/count_25_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>divider/count_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.964%; route: 0.174, 24.379%; tC2Q: 0.247, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td>divider/count_3_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td style=" font-weight:bold;">divider/count_3_s0/Q</td>
</tr>
<tr>
<td>0.965</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>divider/n38_s/I1</td>
</tr>
<tr>
<td>1.256</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">divider/n38_s/SUM</td>
</tr>
<tr>
<td>1.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" font-weight:bold;">divider/count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td>divider/count_3_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[1][B]</td>
<td>divider/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>divider/count_4_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td style=" font-weight:bold;">divider/count_4_s0/Q</td>
</tr>
<tr>
<td>0.965</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>divider/n37_s/I1</td>
</tr>
<tr>
<td>1.256</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">divider/n37_s/SUM</td>
</tr>
<tr>
<td>1.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" font-weight:bold;">divider/count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>divider/count_4_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>divider/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td>divider/count_16_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C12[2][A]</td>
<td style=" font-weight:bold;">divider/count_16_s0/Q</td>
</tr>
<tr>
<td>0.965</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C12[2][A]</td>
<td>divider/n25_s/I1</td>
</tr>
<tr>
<td>1.256</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td style=" background: #97FFFF;">divider/n25_s/SUM</td>
</tr>
<tr>
<td>1.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td style=" font-weight:bold;">divider/count_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td>divider/count_16_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[2][A]</td>
<td>divider/count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td>divider/count_17_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C12[2][B]</td>
<td style=" font-weight:bold;">divider/count_17_s0/Q</td>
</tr>
<tr>
<td>0.965</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C12[2][B]</td>
<td>divider/n24_s/I1</td>
</tr>
<tr>
<td>1.256</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td style=" background: #97FFFF;">divider/n24_s/SUM</td>
</tr>
<tr>
<td>1.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td style=" font-weight:bold;">divider/count_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td>divider/count_17_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[2][B]</td>
<td>divider/count_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>divider/count_28_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C14[2][A]</td>
<td style=" font-weight:bold;">divider/count_28_s0/Q</td>
</tr>
<tr>
<td>0.965</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C14[2][A]</td>
<td>divider/n13_s/I1</td>
</tr>
<tr>
<td>1.256</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td style=" background: #97FFFF;">divider/n13_s/SUM</td>
</tr>
<tr>
<td>1.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td style=" font-weight:bold;">divider/count_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>divider/count_28_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>divider/count_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>divider/count_29_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C14[2][B]</td>
<td style=" font-weight:bold;">divider/count_29_s0/Q</td>
</tr>
<tr>
<td>0.965</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C14[2][B]</td>
<td>divider/n12_s/I1</td>
</tr>
<tr>
<td>1.256</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">divider/n12_s/SUM</td>
</tr>
<tr>
<td>1.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td style=" font-weight:bold;">divider/count_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>divider/count_29_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>divider/count_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>divider/count_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>divider/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][B]</td>
<td>divider/count_15_s0/CLK</td>
</tr>
<tr>
<td>0.788</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C12[1][B]</td>
<td style=" font-weight:bold;">divider/count_15_s0/Q</td>
</tr>
<tr>
<td>0.965</td>
<td>0.177</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][B]</td>
<td>divider/n26_s/I1</td>
</tr>
<tr>
<td>1.257</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][B]</td>
<td style=" background: #97FFFF;">divider/n26_s/SUM</td>
</tr>
<tr>
<td>1.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][B]</td>
<td style=" font-weight:bold;">divider/count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R21C0</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][B]</td>
<td>divider/count_15_s0/CLK</td>
</tr>
<tr>
<td>0.541</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[1][B]</td>
<td>divider/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.803%; route: 0.177, 24.676%; tC2Q: 0.247, 34.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>198.582</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>199.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>divider/count_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>201.034</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>divider/count_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>divider/count_30_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>198.582</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>199.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>divider/count_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>201.034</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>divider/count_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>divider/count_28_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>198.582</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>199.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>divider/count_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>201.034</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>divider/count_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>divider/count_24_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>198.582</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>199.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>divider/count_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>201.034</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>divider/count_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>divider/count_16_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>198.582</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>199.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>divider/count_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>201.034</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>divider/count_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>divider/count_31_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>198.582</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>199.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>divider/count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>201.034</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>divider/count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>divider/count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>198.582</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>199.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>divider/count_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>201.034</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>divider/count_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>divider/count_17_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>198.582</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>199.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>divider/count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>201.034</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>divider/count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>divider/count_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>198.582</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>199.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>divider/count_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>201.034</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>divider/count_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>divider/count_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>198.582</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>199.508</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>divider/count_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>201.034</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>divider/count_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_gen/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_gen/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>400.541</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>divider/count_25_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>33</td>
<td>clock</td>
<td>391.347</td>
<td>1.034</td>
</tr>
<tr>
<td>32</td>
<td>n50_16</td>
<td>391.347</td>
<td>3.037</td>
</tr>
<tr>
<td>3</td>
<td>count[0]</td>
<td>391.347</td>
<td>1.438</td>
</tr>
<tr>
<td>2</td>
<td>tmp_5</td>
<td>398.894</td>
<td>1.560</td>
</tr>
<tr>
<td>2</td>
<td>count[29]</td>
<td>393.758</td>
<td>0.311</td>
</tr>
<tr>
<td>2</td>
<td>count[30]</td>
<td>393.984</td>
<td>0.251</td>
</tr>
<tr>
<td>2</td>
<td>count[31]</td>
<td>394.111</td>
<td>0.255</td>
</tr>
<tr>
<td>2</td>
<td>count[28]</td>
<td>393.732</td>
<td>0.311</td>
</tr>
<tr>
<td>2</td>
<td>count[13]</td>
<td>393.390</td>
<td>0.311</td>
</tr>
<tr>
<td>2</td>
<td>count[21]</td>
<td>393.630</td>
<td>0.255</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C27</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R17C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R17C5</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
