{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666997812195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666997812197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 16:56:52 2022 " "Processing started: Fri Oct 28 16:56:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666997812197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997812197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997812197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666997812812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666997812812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtracter.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtracter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtracter " "Found entity 1: subtracter" {  } { { "subtracter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/subtracter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997822071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997822071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_magnitud_to_complement.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_magnitud_to_complement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_magnitud_to_complement " "Found entity 1: sign_magnitud_to_complement" {  } { { "sign_magnitud_to_complement.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/sign_magnitud_to_complement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997822076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997822076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftr.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifR " "Found entity 1: shifR" {  } { { "shiftR.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/shiftR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997822079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997822079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftl.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifL " "Found entity 1: shifL" {  } { { "shiftL.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/shiftL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997822084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997822084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a Operations.sv(1) " "Verilog HDL Declaration information at Operations.sv(1): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "Operations.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/Operations.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666997822089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b Operations.sv(1) " "Verilog HDL Declaration information at Operations.sv(1): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "Operations.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/Operations.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666997822090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operations.sv 1 1 " "Found 1 design units, including 1 entities, in source file operations.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Operations " "Found entity 1: Operations" {  } { { "Operations.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/Operations.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997822090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997822090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_9_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_9_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9_1 " "Found entity 1: mux_9_1" {  } { { "mux_9_1.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/mux_9_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997822096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997822096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997822098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997822098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/mod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997822103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997822103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a FlagsM.sv(1) " "Verilog HDL Declaration information at FlagsM.sv(1): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/FlagsM.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666997822107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b FlagsM.sv(1) " "Verilog HDL Declaration information at FlagsM.sv(1): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/FlagsM.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666997822107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlagsM " "Found entity 1: FlagsM" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/FlagsM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997822108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997822108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/division.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997822114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997822114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complement_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file complement_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complement_2_to_sign_magnitud " "Found entity 1: complement_2_to_sign_magnitud" {  } { { "complement_2.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/complement_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997822119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997822119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_xor " "Found entity 1: bitwise_xor" {  } { { "bitwise_xor.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/bitwise_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997822121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997822121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_or " "Found entity 1: bitwise_or" {  } { { "bitwise_or.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/bitwise_or.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997822124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997822124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_and " "Found entity 1: bitwise_and" {  } { { "bitwise_and.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/bitwise_and.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997822126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997822126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666997822127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666997822127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997822128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997822128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997822133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997822133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666997822195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Operations Operations:myOperations " "Elaborating entity \"Operations\" for hierarchy \"Operations:myOperations\"" {  } { { "ALU.sv" "myOperations" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/ALU.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666997822255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_magnitud_to_complement Operations:myOperations\|sign_magnitud_to_complement:to_comp_1 " "Elaborating entity \"sign_magnitud_to_complement\" for hierarchy \"Operations:myOperations\|sign_magnitud_to_complement:to_comp_1\"" {  } { { "Operations.sv" "to_comp_1" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/Operations.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666997822265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Operations:myOperations\|adder:myadder " "Elaborating entity \"adder\" for hierarchy \"Operations:myOperations\|adder:myadder\"" {  } { { "Operations.sv" "myadder" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/Operations.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666997822274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtracter Operations:myOperations\|subtracter:mysubstracter " "Elaborating entity \"subtracter\" for hierarchy \"Operations:myOperations\|subtracter:mysubstracter\"" {  } { { "Operations.sv" "mysubstracter" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/Operations.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666997822280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier Operations:myOperations\|multiplier:mymultiplier " "Elaborating entity \"multiplier\" for hierarchy \"Operations:myOperations\|multiplier:mymultiplier\"" {  } { { "Operations.sv" "mymultiplier" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/Operations.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666997822285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division Operations:myOperations\|division:mydiv " "Elaborating entity \"division\" for hierarchy \"Operations:myOperations\|division:mydiv\"" {  } { { "Operations.sv" "mydiv" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/Operations.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666997822292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod Operations:myOperations\|mod:mymod " "Elaborating entity \"mod\" for hierarchy \"Operations:myOperations\|mod:mymod\"" {  } { { "Operations.sv" "mymod" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/Operations.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666997822298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifL Operations:myOperations\|shifL:myshiftL " "Elaborating entity \"shifL\" for hierarchy \"Operations:myOperations\|shifL:myshiftL\"" {  } { { "Operations.sv" "myshiftL" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/Operations.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666997822303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifR Operations:myOperations\|shifR:myshiftR " "Elaborating entity \"shifR\" for hierarchy \"Operations:myOperations\|shifR:myshiftR\"" {  } { { "Operations.sv" "myshiftR" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/Operations.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666997822311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_and Operations:myOperations\|bitwise_and:myand " "Elaborating entity \"bitwise_and\" for hierarchy \"Operations:myOperations\|bitwise_and:myand\"" {  } { { "Operations.sv" "myand" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/Operations.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666997822316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_or Operations:myOperations\|bitwise_or:myor " "Elaborating entity \"bitwise_or\" for hierarchy \"Operations:myOperations\|bitwise_or:myor\"" {  } { { "Operations.sv" "myor" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/Operations.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666997822322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_xor Operations:myOperations\|bitwise_xor:myxor " "Elaborating entity \"bitwise_xor\" for hierarchy \"Operations:myOperations\|bitwise_xor:myxor\"" {  } { { "Operations.sv" "myxor" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/Operations.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666997822328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complement_2_to_sign_magnitud Operations:myOperations\|complement_2_to_sign_magnitud:to_mag_1 " "Elaborating entity \"complement_2_to_sign_magnitud\" for hierarchy \"Operations:myOperations\|complement_2_to_sign_magnitud:to_mag_1\"" {  } { { "Operations.sv" "to_mag_1" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/Operations.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666997822334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9_1 mux_9_1:myMux " "Elaborating entity \"mux_9_1\" for hierarchy \"mux_9_1:myMux\"" {  } { { "ALU.sv" "myMux" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/ALU.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666997822341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagsM FlagsM:myFlags " "Elaborating entity \"FlagsM\" for hierarchy \"FlagsM:myFlags\"" {  } { { "ALU.sv" "myFlags" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/ALU.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666997822348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 FlagsM.sv(7) " "Verilog HDL assignment warning at FlagsM.sv(7): truncated value with size 7 to match size of target (6)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/FlagsM.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666997822349 "|ALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 FlagsM.sv(13) " "Verilog HDL assignment warning at FlagsM.sv(13): truncated value with size 7 to match size of target (6)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/FlagsM.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666997822349 "|ALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 6 FlagsM.sv(20) " "Verilog HDL assignment warning at FlagsM.sv(20): truncated value with size 12 to match size of target (6)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/FlagsM.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666997822349 "|ALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 FlagsM.sv(27) " "Verilog HDL assignment warning at FlagsM.sv(27): truncated value with size 7 to match size of target (6)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/FlagsM.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666997822349 "|ALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 FlagsM.sv(34) " "Verilog HDL assignment warning at FlagsM.sv(34): truncated value with size 7 to match size of target (6)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/FlagsM.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666997822349 "|ALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 FlagsM.sv(42) " "Verilog HDL assignment warning at FlagsM.sv(42): truncated value with size 7 to match size of target (6)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/FlagsM.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666997822349 "|ALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 FlagsM.sv(49) " "Verilog HDL assignment warning at FlagsM.sv(49): truncated value with size 7 to match size of target (6)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/FlagsM.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666997822350 "|ALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 FlagsM.sv(56) " "Verilog HDL assignment warning at FlagsM.sv(56): truncated value with size 7 to match size of target (6)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/FlagsM.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666997822350 "|ALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 FlagsM.sv(63) " "Verilog HDL assignment warning at FlagsM.sv(63): truncated value with size 7 to match size of target (6)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/FlagsM.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666997822350 "|ALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 FlagsM.sv(70) " "Verilog HDL assignment warning at FlagsM.sv(70): truncated value with size 7 to match size of target (6)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/FlagsM.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666997822350 "|ALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 FlagsM.sv(78) " "Verilog HDL assignment warning at FlagsM.sv(78): truncated value with size 7 to match size of target (6)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/FlagsM.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666997822350 "|ALU|FlagsM:myFlags"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Operations:myOperations\|division:mydiv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Operations:myOperations\|division:mydiv\|Div0\"" {  } { { "division.sv" "Div0" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/division.sv" 3 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666997823039 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Operations:myOperations\|mod:mymod\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Operations:myOperations\|mod:mymod\|Mod0\"" {  } { { "mod.sv" "Mod0" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/mod.sv" 3 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666997823039 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1666997823039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Operations:myOperations\|division:mydiv\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Operations:myOperations\|division:mydiv\|lpm_divide:Div0\"" {  } { { "division.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/division.sv" 3 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666997823262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Operations:myOperations\|division:mydiv\|lpm_divide:Div0 " "Instantiated megafunction \"Operations:myOperations\|division:mydiv\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666997823262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666997823262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666997823262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666997823262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666997823262 ""}  } { { "division.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/division.sv" 3 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666997823262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tno.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tno.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tno " "Found entity 1: lpm_divide_tno" {  } { { "db/lpm_divide_tno.tdf" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/db/lpm_divide_tno.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997823355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997823355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_6ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_6ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_6ag " "Found entity 1: abs_divider_6ag" {  } { { "db/abs_divider_6ag.tdf" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/db/abs_divider_6ag.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997823375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997823375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/db/alt_u_div_sse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997823395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997823395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_ln9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_ln9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_ln9 " "Found entity 1: lpm_abs_ln9" {  } { { "db/lpm_abs_ln9.tdf" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/db/lpm_abs_ln9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997823419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997823419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Operations:myOperations\|mod:mymod\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Operations:myOperations\|mod:mymod\|lpm_divide:Mod0\"" {  } { { "mod.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/mod.sv" 3 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666997823456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Operations:myOperations\|mod:mymod\|lpm_divide:Mod0 " "Instantiated megafunction \"Operations:myOperations\|mod:mymod\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666997823457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666997823457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666997823457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666997823457 ""}  } { { "mod.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/mod.sv" 3 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666997823457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/db/lpm_divide_82m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997823499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997823499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666997823515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997823515 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1666997823661 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666997823977 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/output_files/Processor.map.smsg " "Generated suppressed messages file C:/TEC/Segundo Semestre 2022/taller/Proyecto/ProyectoQuartus/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997824413 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666997824666 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666997824666 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "296 " "Implemented 296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666997824986 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666997824986 ""} { "Info" "ICUT_CUT_TM_LCELLS" "269 " "Implemented 269 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666997824986 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1666997824986 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666997824986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666997825012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 16:57:05 2022 " "Processing ended: Fri Oct 28 16:57:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666997825012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666997825012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666997825012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666997825012 ""}
