// Seed: 1179221036
module module_0 (
    input  uwire id_0,
    input  wand  id_1,
    output tri1  id_2,
    output wor   id_3
);
  assign id_3 = 1;
  wire id_5;
  assign id_3 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output uwire id_2,
    input wor id_3,
    output tri1 id_4,
    input wand id_5
    , id_7
);
  reg id_8;
  module_0(
      id_5, id_5, id_4, id_1
  );
  always @(posedge 1 & -id_3 or posedge 1) id_8 <= id_8 - id_7;
  final $display(1'b0);
endmodule
