
arm_synth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000005e8  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  000005e8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000040  20000434  00000a1c  00020434  2**2
                  ALLOC
  3 .stack        00000404  20000474  00000a5c  00020434  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002045c  2**0
                  CONTENTS, READONLY
  6 .debug_info   00004a94  00000000  00000000  000204b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000522  00000000  00000000  00024f49  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000011f  00000000  00000000  0002546b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000000a0  00000000  00000000  0002558a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000060  00000000  00000000  0002562a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0000e7c8  00000000  00000000  0002568a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00001a4c  00000000  00000000  00033e52  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0005cf37  00000000  00000000  0003589e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000002b0  00000000  00000000  000927d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
   0:	78 08 00 20 05 03 00 00 01 03 00 00 01 03 00 00     x.. ............
	...
  2c:	01 03 00 00 00 00 00 00 00 00 00 00 01 03 00 00     ................
  3c:	01 03 00 00 01 03 00 00 01 03 00 00 01 03 00 00     ................
  4c:	01 03 00 00 01 03 00 00 01 03 00 00 01 03 00 00     ................
  5c:	01 03 00 00 01 03 00 00 01 03 00 00 01 03 00 00     ................
  6c:	01 03 00 00 01 03 00 00 01 03 00 00 01 03 00 00     ................
  7c:	01 03 00 00 01 03 00 00 01 03 00 00 01 03 00 00     ................

0000008c <__do_global_dtors_aux>:
  8c:	b510      	push	{r4, lr}
  8e:	4c06      	ldr	r4, [pc, #24]	; (a8 <__do_global_dtors_aux+0x1c>)
  90:	7823      	ldrb	r3, [r4, #0]
  92:	2b00      	cmp	r3, #0
  94:	d107      	bne.n	a6 <__do_global_dtors_aux+0x1a>
  96:	4b05      	ldr	r3, [pc, #20]	; (ac <__do_global_dtors_aux+0x20>)
  98:	2b00      	cmp	r3, #0
  9a:	d002      	beq.n	a2 <__do_global_dtors_aux+0x16>
  9c:	4804      	ldr	r0, [pc, #16]	; (b0 <__do_global_dtors_aux+0x24>)
  9e:	e000      	b.n	a2 <__do_global_dtors_aux+0x16>
  a0:	bf00      	nop
  a2:	2301      	movs	r3, #1
  a4:	7023      	strb	r3, [r4, #0]
  a6:	bd10      	pop	{r4, pc}
  a8:	20000434 	.word	0x20000434
  ac:	00000000 	.word	0x00000000
  b0:	000005e8 	.word	0x000005e8

000000b4 <frame_dummy>:
  b4:	4b08      	ldr	r3, [pc, #32]	; (d8 <frame_dummy+0x24>)
  b6:	b510      	push	{r4, lr}
  b8:	2b00      	cmp	r3, #0
  ba:	d003      	beq.n	c4 <frame_dummy+0x10>
  bc:	4907      	ldr	r1, [pc, #28]	; (dc <frame_dummy+0x28>)
  be:	4808      	ldr	r0, [pc, #32]	; (e0 <frame_dummy+0x2c>)
  c0:	e000      	b.n	c4 <frame_dummy+0x10>
  c2:	bf00      	nop
  c4:	4807      	ldr	r0, [pc, #28]	; (e4 <frame_dummy+0x30>)
  c6:	6803      	ldr	r3, [r0, #0]
  c8:	2b00      	cmp	r3, #0
  ca:	d100      	bne.n	ce <frame_dummy+0x1a>
  cc:	bd10      	pop	{r4, pc}
  ce:	4b06      	ldr	r3, [pc, #24]	; (e8 <frame_dummy+0x34>)
  d0:	2b00      	cmp	r3, #0
  d2:	d0fb      	beq.n	cc <frame_dummy+0x18>
  d4:	4798      	blx	r3
  d6:	e7f9      	b.n	cc <frame_dummy+0x18>
  d8:	00000000 	.word	0x00000000
  dc:	20000438 	.word	0x20000438
  e0:	000005e8 	.word	0x000005e8
  e4:	000005e8 	.word	0x000005e8
  e8:	00000000 	.word	0x00000000

000000ec <setupADC>:
#include "sam.h"
#include "dh_adc.h"
void setupADC(void) {
  ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  ee:	46c6      	mov	lr, r8
  f0:	b500      	push	{lr}
  
	/* Enable the APB clock for the ADC. */
	PM->APBCMASK.reg |= PM_APBCMASK_ADC;
  f2:	4a69      	ldr	r2, [pc, #420]	; (298 <setupADC+0x1ac>)
  f4:	6a11      	ldr	r1, [r2, #32]
  f6:	2380      	movs	r3, #128	; 0x80
  f8:	005b      	lsls	r3, r3, #1
  fa:	430b      	orrs	r3, r1
  fc:	6213      	str	r3, [r2, #32]
  
	/* Enable GCLK0 (48Mhz) for the ADC */
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_CLKEN |
  fe:	4a67      	ldr	r2, [pc, #412]	; (29c <setupADC+0x1b0>)
 100:	4b67      	ldr	r3, [pc, #412]	; (2a0 <setupADC+0x1b4>)
 102:	805a      	strh	r2, [r3, #2]
                      GCLK_CLKCTRL_GEN_GCLK0 |
                      GCLK_CLKCTRL_ID_ADC;
  
	/* Wait for bus synchronization. */
	while (GCLK->STATUS.bit.SYNCBUSY) {};
 104:	001a      	movs	r2, r3
 106:	7853      	ldrb	r3, [r2, #1]
 108:	09db      	lsrs	r3, r3, #7
 10a:	d1fc      	bne.n	106 <setupADC+0x1a>

	/* Reset the ADC. */
	ADC->CTRLA.bit.ENABLE = 0;
 10c:	4a65      	ldr	r2, [pc, #404]	; (2a4 <setupADC+0x1b8>)
 10e:	7813      	ldrb	r3, [r2, #0]
 110:	2102      	movs	r1, #2
 112:	438b      	bics	r3, r1
 114:	7013      	strb	r3, [r2, #0]
	while (ADC->STATUS.bit.SYNCBUSY) {};
 116:	7e53      	ldrb	r3, [r2, #25]
 118:	09db      	lsrs	r3, r3, #7
 11a:	d1fc      	bne.n	116 <setupADC+0x2a>
	ADC->CTRLA.bit.SWRST = 1;
 11c:	4a61      	ldr	r2, [pc, #388]	; (2a4 <setupADC+0x1b8>)
 11e:	7813      	ldrb	r3, [r2, #0]
 120:	2101      	movs	r1, #1
 122:	430b      	orrs	r3, r1
 124:	7013      	strb	r3, [r2, #0]
	while (ADC->CTRLA.bit.SWRST || ADC->STATUS.bit.SYNCBUSY) {};
 126:	7813      	ldrb	r3, [r2, #0]
 128:	07db      	lsls	r3, r3, #31
 12a:	d4fc      	bmi.n	126 <setupADC+0x3a>
 12c:	7e53      	ldrb	r3, [r2, #25]
 12e:	09db      	lsrs	r3, r3, #7
 130:	d1f9      	bne.n	126 <setupADC+0x3a>

  /* Load factory calibration. */
	uint32_t bias = (*((uint32_t *) ADC_FUSES_BIASCAL_ADDR) & ADC_FUSES_BIASCAL_Msk) >> ADC_FUSES_BIASCAL_Pos;
 132:	4b5d      	ldr	r3, [pc, #372]	; (2a8 <setupADC+0x1bc>)
 134:	681a      	ldr	r2, [r3, #0]
 136:	0691      	lsls	r1, r2, #26
 138:	0f49      	lsrs	r1, r1, #29
	uint32_t linearity = (*((uint32_t *) ADC_FUSES_LINEARITY_0_ADDR) & ADC_FUSES_LINEARITY_0_Msk) >> ADC_FUSES_LINEARITY_0_Pos;
 13a:	4b5c      	ldr	r3, [pc, #368]	; (2ac <setupADC+0x1c0>)
 13c:	681c      	ldr	r4, [r3, #0]
 13e:	0ee4      	lsrs	r4, r4, #27
	linearity |= ((*((uint32_t *) ADC_FUSES_LINEARITY_1_ADDR) & ADC_FUSES_LINEARITY_1_Msk) >> ADC_FUSES_LINEARITY_1_Pos) << 5;
 140:	0152      	lsls	r2, r2, #5
 142:	23ff      	movs	r3, #255	; 0xff
 144:	4013      	ands	r3, r2
 146:	431c      	orrs	r4, r3
  
  /* Wait for bus synchronization. */
	while (ADC->STATUS.bit.SYNCBUSY) {};
 148:	4a56      	ldr	r2, [pc, #344]	; (2a4 <setupADC+0x1b8>)
 14a:	7e53      	ldrb	r3, [r2, #25]
 14c:	09db      	lsrs	r3, r3, #7
 14e:	d1fc      	bne.n	14a <setupADC+0x5e>
  
  /* Write the calibration data. */
	ADC->CALIB.reg = ADC_CALIB_BIAS_CAL(bias) | ADC_CALIB_LINEARITY_CAL(linearity);
 150:	020b      	lsls	r3, r1, #8
 152:	4323      	orrs	r3, r4
 154:	4a53      	ldr	r2, [pc, #332]	; (2a4 <setupADC+0x1b8>)
 156:	8513      	strh	r3, [r2, #40]	; 0x28
  
  /* Wait for bus synchronization. */
	while (ADC->STATUS.bit.SYNCBUSY) {};
 158:	7e53      	ldrb	r3, [r2, #25]
 15a:	09db      	lsrs	r3, r3, #7
 15c:	d1fc      	bne.n	158 <setupADC+0x6c>
  
  /* Use the internal VCC reference. This is 1/2 of what's on VCCA.
     since VCCA is typically 3.3v, this is 1.65v.
  */
	ADC->REFCTRL.reg = ADC_REFCTRL_REFSEL_INTVCC1;
 15e:	4b51      	ldr	r3, [pc, #324]	; (2a4 <setupADC+0x1b8>)
 160:	2202      	movs	r2, #2
 162:	705a      	strb	r2, [r3, #1]
  

	ADC->AVGCTRL.reg = DH_ADC_NUM_SAMPS | DH_ADC_ADJRES; //tweak later for N/R if it's an issue
 164:	2533      	movs	r5, #51	; 0x33
 166:	709d      	strb	r5, [r3, #2]
  
	// prescale div and resolution
	ADC->CTRLB.reg = DH_ADC_PRESCALER_DIV |
 168:	320e      	adds	r2, #14
 16a:	4690      	mov	r8, r2
 16c:	2010      	movs	r0, #16
 16e:	809a      	strh	r2, [r3, #4]
  
     - MUXNEG_GND means that the ADC should compare the input value to GND.
  
     - MUXPOS_PINx means that the ADC should read from pin x
	*/
	ADC->INPUTCTRL.reg = 
 170:	4a4f      	ldr	r2, [pc, #316]	; (2b0 <setupADC+0x1c4>)
 172:	611a      	str	r2, [r3, #16]
		ADC_INPUTCTRL_GAIN_DIV2 |
		ADC_INPUTCTRL_MUXNEG_GND |
		ADC_INPUTCTRL_MUXPOS_PIN0; //Will be updated regularly
	  
	//set sample time to change input impedance
	ADC->SAMPCTRL.reg = ADC_SAMPCTRL_SAMPLEN(1);
 174:	2101      	movs	r1, #1
 176:	2201      	movs	r2, #1
 178:	70d9      	strb	r1, [r3, #3]
  
	/* Set  __ as an input pin. */
	PORT->Group[0].DIRCLR.reg |= PORT_PA02;
 17a:	4b4e      	ldr	r3, [pc, #312]	; (2b4 <setupADC+0x1c8>)
 17c:	685f      	ldr	r7, [r3, #4]
 17e:	2404      	movs	r4, #4
 180:	46a4      	mov	ip, r4
 182:	4327      	orrs	r7, r4
 184:	605f      	str	r7, [r3, #4]
  
	/* Enable the peripheral multiplexer for pins. */
	PORT->Group[0].PINCFG[2].reg |= PORT_PINCFG_PMUXEN;
 186:	2742      	movs	r7, #66	; 0x42
 188:	5ddc      	ldrb	r4, [r3, r7]
 18a:	4314      	orrs	r4, r2
 18c:	b2e4      	uxtb	r4, r4
 18e:	55dc      	strb	r4, [r3, r7]
	PORT->Group[0].PMUX[2 >> 1].reg = PORT_PMUX_PMUXE_B;
 190:	3f11      	subs	r7, #17
 192:	55d9      	strb	r1, [r3, r7]
	PORT->Group[0].DIRCLR.reg |= PORT_PA02;
 194:	685c      	ldr	r4, [r3, #4]
 196:	4666      	mov	r6, ip
 198:	4334      	orrs	r4, r6
 19a:	605c      	str	r4, [r3, #4]
	
	PORT->Group[0].PINCFG[3].reg |= PORT_PINCFG_PMUXEN;
 19c:	2443      	movs	r4, #67	; 0x43
 19e:	46a4      	mov	ip, r4
 1a0:	5d1c      	ldrb	r4, [r3, r4]
 1a2:	4314      	orrs	r4, r2
 1a4:	b2e4      	uxtb	r4, r4
 1a6:	4666      	mov	r6, ip
 1a8:	559c      	strb	r4, [r3, r6]
	PORT->Group[0].PMUX[3 >> 1].reg = PORT_PMUX_PMUXO_B;
 1aa:	55d8      	strb	r0, [r3, r7]
	PORT->Group[0].DIRCLR.reg |= PORT_PA03;
 1ac:	685c      	ldr	r4, [r3, #4]
 1ae:	3f29      	subs	r7, #41	; 0x29
 1b0:	433c      	orrs	r4, r7
 1b2:	605c      	str	r4, [r3, #4]
	
	PORT->Group[0].PINCFG[4].reg |= PORT_PINCFG_PMUXEN;
 1b4:	373c      	adds	r7, #60	; 0x3c
 1b6:	5ddc      	ldrb	r4, [r3, r7]
 1b8:	4314      	orrs	r4, r2
 1ba:	b2e4      	uxtb	r4, r4
 1bc:	55dc      	strb	r4, [r3, r7]
	PORT->Group[0].PMUX[4 >> 1].reg = PORT_PMUX_PMUXE_B;
 1be:	3f12      	subs	r7, #18
 1c0:	55d9      	strb	r1, [r3, r7]
	PORT->Group[0].DIRCLR.reg |= PORT_PA04;
 1c2:	685c      	ldr	r4, [r3, #4]
 1c4:	4646      	mov	r6, r8
 1c6:	4326      	orrs	r6, r4
 1c8:	605e      	str	r6, [r3, #4]
	
	PORT->Group[0].PINCFG[5].reg |= PORT_PINCFG_PMUXEN;
 1ca:	2645      	movs	r6, #69	; 0x45
 1cc:	5d9c      	ldrb	r4, [r3, r6]
 1ce:	4314      	orrs	r4, r2
 1d0:	b2e4      	uxtb	r4, r4
 1d2:	559c      	strb	r4, [r3, r6]
	PORT->Group[0].PMUX[5 >> 1].reg = PORT_PMUX_PMUXO_B;
 1d4:	55d8      	strb	r0, [r3, r7]
	PORT->Group[0].DIRCLR.reg |= PORT_PA05;
 1d6:	685c      	ldr	r4, [r3, #4]
 1d8:	3e25      	subs	r6, #37	; 0x25
 1da:	4334      	orrs	r4, r6
 1dc:	605c      	str	r4, [r3, #4]
	
	PORT->Group[0].PINCFG[6].reg |= PORT_PINCFG_PMUXEN;
 1de:	3626      	adds	r6, #38	; 0x26
 1e0:	5d9c      	ldrb	r4, [r3, r6]
 1e2:	4314      	orrs	r4, r2
 1e4:	b2e4      	uxtb	r4, r4
 1e6:	559c      	strb	r4, [r3, r6]
	PORT->Group[0].PMUX[6 >> 1].reg = PORT_PMUX_PMUXE_B;
 1e8:	5559      	strb	r1, [r3, r5]
	PORT->Group[0].DIRCLR.reg |= PORT_PA06;
 1ea:	685c      	ldr	r4, [r3, #4]
 1ec:	3e06      	subs	r6, #6
 1ee:	4334      	orrs	r4, r6
 1f0:	605c      	str	r4, [r3, #4]
	
	PORT->Group[0].PINCFG[7].reg |= PORT_PINCFG_PMUXEN;
 1f2:	3607      	adds	r6, #7
 1f4:	5d9c      	ldrb	r4, [r3, r6]
 1f6:	4314      	orrs	r4, r2
 1f8:	b2e4      	uxtb	r4, r4
 1fa:	559c      	strb	r4, [r3, r6]
	PORT->Group[0].PMUX[7 >> 1].reg = PORT_PMUX_PMUXO_B;
 1fc:	5558      	strb	r0, [r3, r5]
	PORT->Group[0].DIRCLR.reg |= PORT_PA07;
 1fe:	685c      	ldr	r4, [r3, #4]
 200:	354d      	adds	r5, #77	; 0x4d
 202:	432c      	orrs	r4, r5
 204:	605c      	str	r4, [r3, #4]
	
	//
	
	PORT->Group[0].PINCFG[10].reg |= PORT_PINCFG_PMUXEN;
 206:	3d36      	subs	r5, #54	; 0x36
 208:	5d5c      	ldrb	r4, [r3, r5]
 20a:	4314      	orrs	r4, r2
 20c:	b2e4      	uxtb	r4, r4
 20e:	555c      	strb	r4, [r3, r5]
	PORT->Group[0].PMUX[10 >> 1].reg = PORT_PMUX_PMUXE_B;
 210:	3d15      	subs	r5, #21
 212:	5559      	strb	r1, [r3, r5]
	PORT->Group[0].DIRCLR.reg |= PORT_PA10;
 214:	685e      	ldr	r6, [r3, #4]
 216:	2480      	movs	r4, #128	; 0x80
 218:	00e4      	lsls	r4, r4, #3
 21a:	4334      	orrs	r4, r6
 21c:	605c      	str	r4, [r3, #4]
	
	PORT->Group[0].PINCFG[11].reg |= PORT_PINCFG_PMUXEN;
 21e:	264b      	movs	r6, #75	; 0x4b
 220:	5d9c      	ldrb	r4, [r3, r6]
 222:	4314      	orrs	r4, r2
 224:	b2e4      	uxtb	r4, r4
 226:	559c      	strb	r4, [r3, r6]
	PORT->Group[0].PMUX[11 >> 1].reg = PORT_PMUX_PMUXO_B;
 228:	5558      	strb	r0, [r3, r5]
	PORT->Group[0].DIRCLR.reg |= PORT_PA11;
 22a:	685d      	ldr	r5, [r3, #4]
 22c:	2480      	movs	r4, #128	; 0x80
 22e:	0124      	lsls	r4, r4, #4
 230:	432c      	orrs	r4, r5
 232:	605c      	str	r4, [r3, #4]
	
	PORT->Group[0].PINCFG[14].reg |= PORT_PINCFG_PMUXEN;
 234:	254e      	movs	r5, #78	; 0x4e
 236:	5d5c      	ldrb	r4, [r3, r5]
 238:	4314      	orrs	r4, r2
 23a:	b2e4      	uxtb	r4, r4
 23c:	555c      	strb	r4, [r3, r5]
	PORT->Group[0].PMUX[14 >> 1].reg = PORT_PMUX_PMUXE_B;
 23e:	2437      	movs	r4, #55	; 0x37
 240:	5519      	strb	r1, [r3, r4]
	PORT->Group[0].DIRCLR.reg |= PORT_PA14;
 242:	685d      	ldr	r5, [r3, #4]
 244:	2180      	movs	r1, #128	; 0x80
 246:	01c9      	lsls	r1, r1, #7
 248:	4329      	orrs	r1, r5
 24a:	6059      	str	r1, [r3, #4]
	
	PORT->Group[0].PINCFG[15].reg |= PORT_PINCFG_PMUXEN;
 24c:	254f      	movs	r5, #79	; 0x4f
 24e:	5d59      	ldrb	r1, [r3, r5]
 250:	430a      	orrs	r2, r1
 252:	b2d2      	uxtb	r2, r2
 254:	555a      	strb	r2, [r3, r5]
	PORT->Group[0].PMUX[15 >> 1].reg = PORT_PMUX_PMUXO_B;
 256:	5518      	strb	r0, [r3, r4]
	PORT->Group[0].DIRCLR.reg |= PORT_PA15;
 258:	6859      	ldr	r1, [r3, #4]
 25a:	2280      	movs	r2, #128	; 0x80
 25c:	0212      	lsls	r2, r2, #8
 25e:	430a      	orrs	r2, r1
 260:	605a      	str	r2, [r3, #4]
  
	/* Wait for bus synchronization. */
	while (ADC->STATUS.bit.SYNCBUSY) {};
 262:	4a10      	ldr	r2, [pc, #64]	; (2a4 <setupADC+0x1b8>)
 264:	7e53      	ldrb	r3, [r2, #25]
 266:	09db      	lsrs	r3, r3, #7
 268:	d1fc      	bne.n	264 <setupADC+0x178>
  
	/* Enable the ADC. */
	ADC->CTRLA.bit.ENABLE = 1;
 26a:	4a0e      	ldr	r2, [pc, #56]	; (2a4 <setupADC+0x1b8>)
 26c:	7813      	ldrb	r3, [r2, #0]
 26e:	2102      	movs	r1, #2
 270:	430b      	orrs	r3, r1
 272:	7013      	strb	r3, [r2, #0]
	
	
	// run a conversion and throw it away to buffer the output / prevent bad data

	while (ADC->STATUS.bit.SYNCBUSY) {};
 274:	7e53      	ldrb	r3, [r2, #25]
 276:	09db      	lsrs	r3, r3, #7
 278:	d1fc      	bne.n	274 <setupADC+0x188>
		
	/* Start the ADC using a software trigger. */
	ADC->SWTRIG.bit.START = 1;
 27a:	4a0a      	ldr	r2, [pc, #40]	; (2a4 <setupADC+0x1b8>)
 27c:	7b13      	ldrb	r3, [r2, #12]
 27e:	2102      	movs	r1, #2
 280:	430b      	orrs	r3, r1
 282:	7313      	strb	r3, [r2, #12]
		
	/* Wait for the result ready flag to be set. */
	while (ADC->INTFLAG.bit.RESRDY == 0);
 284:	7e13      	ldrb	r3, [r2, #24]
 286:	07db      	lsls	r3, r3, #31
 288:	d5fc      	bpl.n	284 <setupADC+0x198>
		
	/* Clear the flag. */
	ADC->INTFLAG.reg = ADC_INTFLAG_RESRDY;
 28a:	2201      	movs	r2, #1
 28c:	4b05      	ldr	r3, [pc, #20]	; (2a4 <setupADC+0x1b8>)
 28e:	761a      	strb	r2, [r3, #24]
};
 290:	bc04      	pop	{r2}
 292:	4690      	mov	r8, r2
 294:	bdf0      	pop	{r4, r5, r6, r7, pc}
 296:	46c0      	nop			; (mov r8, r8)
 298:	40000400 	.word	0x40000400
 29c:	00004013 	.word	0x00004013
 2a0:	40000c00 	.word	0x40000c00
 2a4:	42002000 	.word	0x42002000
 2a8:	00806024 	.word	0x00806024
 2ac:	00806020 	.word	0x00806020
 2b0:	0f001800 	.word	0x0f001800
 2b4:	41004400 	.word	0x41004400

000002b8 <setADCInput>:

void setADCInput(uint8_t pinNum) {
	while (ADC->STATUS.bit.SYNCBUSY) {};
 2b8:	4a05      	ldr	r2, [pc, #20]	; (2d0 <setADCInput+0x18>)
 2ba:	7e53      	ldrb	r3, [r2, #25]
 2bc:	09db      	lsrs	r3, r3, #7
 2be:	d1fc      	bne.n	2ba <setADCInput+0x2>
	ADC->INPUTCTRL.reg =
		ADC_INPUTCTRL_GAIN_DIV2 |
		ADC_INPUTCTRL_MUXNEG_GND |
		ADC_INPUTCTRL_MUXPOS(pinNum);
 2c0:	331f      	adds	r3, #31
 2c2:	4003      	ands	r3, r0
		ADC_INPUTCTRL_MUXNEG_GND |
 2c4:	4803      	ldr	r0, [pc, #12]	; (2d4 <setADCInput+0x1c>)
 2c6:	4318      	orrs	r0, r3
	ADC->INPUTCTRL.reg =
 2c8:	4b01      	ldr	r3, [pc, #4]	; (2d0 <setADCInput+0x18>)
 2ca:	6118      	str	r0, [r3, #16]
};
 2cc:	4770      	bx	lr
 2ce:	46c0      	nop			; (mov r8, r8)
 2d0:	42002000 	.word	0x42002000
 2d4:	0f001800 	.word	0x0f001800

000002d8 <readADC>:

//func to read ADC
uint32_t readADC (void) {
	/* Wait for bus synchronization. */
	while (ADC->STATUS.bit.SYNCBUSY) {};
 2d8:	4a08      	ldr	r2, [pc, #32]	; (2fc <readADC+0x24>)
 2da:	7e53      	ldrb	r3, [r2, #25]
 2dc:	09db      	lsrs	r3, r3, #7
 2de:	d1fc      	bne.n	2da <readADC+0x2>
	
	/* Start the ADC using a software trigger. */
	ADC->SWTRIG.bit.START = 1;
 2e0:	4a06      	ldr	r2, [pc, #24]	; (2fc <readADC+0x24>)
 2e2:	7b13      	ldrb	r3, [r2, #12]
 2e4:	2102      	movs	r1, #2
 2e6:	430b      	orrs	r3, r1
 2e8:	7313      	strb	r3, [r2, #12]
	
	/* Wait for the result ready flag to be set. */
	while (ADC->INTFLAG.bit.RESRDY == 0);
 2ea:	7e13      	ldrb	r3, [r2, #24]
 2ec:	07db      	lsls	r3, r3, #31
 2ee:	d5fc      	bpl.n	2ea <readADC+0x12>
	
	/* Clear the flag. */
	ADC->INTFLAG.reg = ADC_INTFLAG_RESRDY;
 2f0:	4b02      	ldr	r3, [pc, #8]	; (2fc <readADC+0x24>)
 2f2:	2201      	movs	r2, #1
 2f4:	761a      	strb	r2, [r3, #24]
	
	/* Read the value. */
	return ADC->RESULT.reg;
 2f6:	8b58      	ldrh	r0, [r3, #26]
 2f8:	b280      	uxth	r0, r0
 2fa:	4770      	bx	lr
 2fc:	42002000 	.word	0x42002000

00000300 <Dummy_Handler>:
 300:	e7fe      	b.n	300 <Dummy_Handler>
	...

00000304 <Reset_Handler>:
 304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 306:	4a2a      	ldr	r2, [pc, #168]	; (3b0 <Reset_Handler+0xac>)
 308:	4b2a      	ldr	r3, [pc, #168]	; (3b4 <Reset_Handler+0xb0>)
 30a:	429a      	cmp	r2, r3
 30c:	d011      	beq.n	332 <Reset_Handler+0x2e>
 30e:	001a      	movs	r2, r3
 310:	4b29      	ldr	r3, [pc, #164]	; (3b8 <Reset_Handler+0xb4>)
 312:	429a      	cmp	r2, r3
 314:	d20d      	bcs.n	332 <Reset_Handler+0x2e>
 316:	4a29      	ldr	r2, [pc, #164]	; (3bc <Reset_Handler+0xb8>)
 318:	3303      	adds	r3, #3
 31a:	1a9b      	subs	r3, r3, r2
 31c:	089b      	lsrs	r3, r3, #2
 31e:	3301      	adds	r3, #1
 320:	009b      	lsls	r3, r3, #2
 322:	2200      	movs	r2, #0
 324:	4823      	ldr	r0, [pc, #140]	; (3b4 <Reset_Handler+0xb0>)
 326:	4922      	ldr	r1, [pc, #136]	; (3b0 <Reset_Handler+0xac>)
 328:	588c      	ldr	r4, [r1, r2]
 32a:	5084      	str	r4, [r0, r2]
 32c:	3204      	adds	r2, #4
 32e:	429a      	cmp	r2, r3
 330:	d1fa      	bne.n	328 <Reset_Handler+0x24>
 332:	4a23      	ldr	r2, [pc, #140]	; (3c0 <Reset_Handler+0xbc>)
 334:	4b23      	ldr	r3, [pc, #140]	; (3c4 <Reset_Handler+0xc0>)
 336:	429a      	cmp	r2, r3
 338:	d20a      	bcs.n	350 <Reset_Handler+0x4c>
 33a:	43d3      	mvns	r3, r2
 33c:	4921      	ldr	r1, [pc, #132]	; (3c4 <Reset_Handler+0xc0>)
 33e:	185b      	adds	r3, r3, r1
 340:	2103      	movs	r1, #3
 342:	438b      	bics	r3, r1
 344:	3304      	adds	r3, #4
 346:	189b      	adds	r3, r3, r2
 348:	2100      	movs	r1, #0
 34a:	c202      	stmia	r2!, {r1}
 34c:	4293      	cmp	r3, r2
 34e:	d1fc      	bne.n	34a <Reset_Handler+0x46>
 350:	4a1d      	ldr	r2, [pc, #116]	; (3c8 <Reset_Handler+0xc4>)
 352:	21ff      	movs	r1, #255	; 0xff
 354:	4b1d      	ldr	r3, [pc, #116]	; (3cc <Reset_Handler+0xc8>)
 356:	438b      	bics	r3, r1
 358:	6093      	str	r3, [r2, #8]
 35a:	39fd      	subs	r1, #253	; 0xfd
 35c:	2390      	movs	r3, #144	; 0x90
 35e:	005b      	lsls	r3, r3, #1
 360:	4a1b      	ldr	r2, [pc, #108]	; (3d0 <Reset_Handler+0xcc>)
 362:	50d1      	str	r1, [r2, r3]
 364:	4a1b      	ldr	r2, [pc, #108]	; (3d4 <Reset_Handler+0xd0>)
 366:	78d3      	ldrb	r3, [r2, #3]
 368:	2503      	movs	r5, #3
 36a:	43ab      	bics	r3, r5
 36c:	2402      	movs	r4, #2
 36e:	4323      	orrs	r3, r4
 370:	70d3      	strb	r3, [r2, #3]
 372:	78d3      	ldrb	r3, [r2, #3]
 374:	270c      	movs	r7, #12
 376:	43bb      	bics	r3, r7
 378:	2608      	movs	r6, #8
 37a:	4333      	orrs	r3, r6
 37c:	70d3      	strb	r3, [r2, #3]
 37e:	4b16      	ldr	r3, [pc, #88]	; (3d8 <Reset_Handler+0xd4>)
 380:	7b98      	ldrb	r0, [r3, #14]
 382:	2230      	movs	r2, #48	; 0x30
 384:	4390      	bics	r0, r2
 386:	2220      	movs	r2, #32
 388:	4310      	orrs	r0, r2
 38a:	7398      	strb	r0, [r3, #14]
 38c:	7b99      	ldrb	r1, [r3, #14]
 38e:	43b9      	bics	r1, r7
 390:	4331      	orrs	r1, r6
 392:	7399      	strb	r1, [r3, #14]
 394:	7b9a      	ldrb	r2, [r3, #14]
 396:	43aa      	bics	r2, r5
 398:	4322      	orrs	r2, r4
 39a:	739a      	strb	r2, [r3, #14]
 39c:	4a0f      	ldr	r2, [pc, #60]	; (3dc <Reset_Handler+0xd8>)
 39e:	6853      	ldr	r3, [r2, #4]
 3a0:	2180      	movs	r1, #128	; 0x80
 3a2:	430b      	orrs	r3, r1
 3a4:	6053      	str	r3, [r2, #4]
 3a6:	4b0e      	ldr	r3, [pc, #56]	; (3e0 <Reset_Handler+0xdc>)
 3a8:	4798      	blx	r3
 3aa:	4b0e      	ldr	r3, [pc, #56]	; (3e4 <Reset_Handler+0xe0>)
 3ac:	4798      	blx	r3
 3ae:	e7fe      	b.n	3ae <Reset_Handler+0xaa>
 3b0:	000005e8 	.word	0x000005e8
 3b4:	20000000 	.word	0x20000000
 3b8:	20000434 	.word	0x20000434
 3bc:	20000004 	.word	0x20000004
 3c0:	20000434 	.word	0x20000434
 3c4:	20000474 	.word	0x20000474
 3c8:	e000ed00 	.word	0xe000ed00
 3cc:	00000000 	.word	0x00000000
 3d0:	41007000 	.word	0x41007000
 3d4:	41005000 	.word	0x41005000
 3d8:	41004800 	.word	0x41004800
 3dc:	41004000 	.word	0x41004000
 3e0:	00000421 	.word	0x00000421
 3e4:	000003f9 	.word	0x000003f9

000003e8 <SystemInit>:
 3e8:	4a01      	ldr	r2, [pc, #4]	; (3f0 <SystemInit+0x8>)
 3ea:	4b02      	ldr	r3, [pc, #8]	; (3f4 <SystemInit+0xc>)
 3ec:	601a      	str	r2, [r3, #0]
 3ee:	4770      	bx	lr
 3f0:	000f4240 	.word	0x000f4240
 3f4:	20000000 	.word	0x20000000

000003f8 <main>:
#include "sam.h"
#include "dh_synth.h"


int main(void)
{
 3f8:	b570      	push	{r4, r5, r6, lr}
    /* Initialize the SAM system */
    SystemInit();
 3fa:	4b05      	ldr	r3, [pc, #20]	; (410 <STACK_SIZE+0x10>)
 3fc:	4798      	blx	r3
    
    //user init
    setupADC();
 3fe:	4b05      	ldr	r3, [pc, #20]	; (414 <STACK_SIZE+0x14>)
 400:	4798      	blx	r3

    while (1) {
		
		uint16_t adcRes[DH_CONTROL_NUM] = {0,0,0,0};
		//for(uint8_t i = 0; i<DH_CONTROL_NUM; i++) {
		setADCInput(2);
 402:	4d05      	ldr	r5, [pc, #20]	; (418 <STACK_SIZE+0x18>)
		adcRes[0] = readADC();
 404:	4c05      	ldr	r4, [pc, #20]	; (41c <STACK_SIZE+0x1c>)
		setADCInput(2);
 406:	2002      	movs	r0, #2
 408:	47a8      	blx	r5
		adcRes[0] = readADC();
 40a:	47a0      	blx	r4
 40c:	e7fb      	b.n	406 <STACK_SIZE+0x6>
 40e:	46c0      	nop			; (mov r8, r8)
 410:	000003e9 	.word	0x000003e9
 414:	000000ed 	.word	0x000000ed
 418:	000002b9 	.word	0x000002b9
 41c:	000002d9 	.word	0x000002d9

00000420 <__libc_init_array>:
 420:	b570      	push	{r4, r5, r6, lr}
 422:	4e0d      	ldr	r6, [pc, #52]	; (458 <__libc_init_array+0x38>)
 424:	4d0d      	ldr	r5, [pc, #52]	; (45c <__libc_init_array+0x3c>)
 426:	2400      	movs	r4, #0
 428:	1bad      	subs	r5, r5, r6
 42a:	10ad      	asrs	r5, r5, #2
 42c:	d005      	beq.n	43a <__libc_init_array+0x1a>
 42e:	00a3      	lsls	r3, r4, #2
 430:	58f3      	ldr	r3, [r6, r3]
 432:	3401      	adds	r4, #1
 434:	4798      	blx	r3
 436:	42a5      	cmp	r5, r4
 438:	d1f9      	bne.n	42e <__libc_init_array+0xe>
 43a:	f000 f8c3 	bl	5c4 <_init>
 43e:	4e08      	ldr	r6, [pc, #32]	; (460 <__libc_init_array+0x40>)
 440:	4d08      	ldr	r5, [pc, #32]	; (464 <__libc_init_array+0x44>)
 442:	2400      	movs	r4, #0
 444:	1bad      	subs	r5, r5, r6
 446:	10ad      	asrs	r5, r5, #2
 448:	d005      	beq.n	456 <__libc_init_array+0x36>
 44a:	00a3      	lsls	r3, r4, #2
 44c:	58f3      	ldr	r3, [r6, r3]
 44e:	3401      	adds	r4, #1
 450:	4798      	blx	r3
 452:	42a5      	cmp	r5, r4
 454:	d1f9      	bne.n	44a <__libc_init_array+0x2a>
 456:	bd70      	pop	{r4, r5, r6, pc}
 458:	000005d0 	.word	0x000005d0
 45c:	000005d0 	.word	0x000005d0
 460:	000005d0 	.word	0x000005d0
 464:	000005d8 	.word	0x000005d8

00000468 <register_fini>:
 468:	4b03      	ldr	r3, [pc, #12]	; (478 <register_fini+0x10>)
 46a:	b510      	push	{r4, lr}
 46c:	2b00      	cmp	r3, #0
 46e:	d002      	beq.n	476 <register_fini+0xe>
 470:	4802      	ldr	r0, [pc, #8]	; (47c <register_fini+0x14>)
 472:	f000 f805 	bl	480 <atexit>
 476:	bd10      	pop	{r4, pc}
 478:	00000000 	.word	0x00000000
 47c:	00000491 	.word	0x00000491

00000480 <atexit>:
 480:	b510      	push	{r4, lr}
 482:	0001      	movs	r1, r0
 484:	2300      	movs	r3, #0
 486:	2200      	movs	r2, #0
 488:	2000      	movs	r0, #0
 48a:	f000 f81f 	bl	4cc <__register_exitproc>
 48e:	bd10      	pop	{r4, pc}

00000490 <__libc_fini_array>:
 490:	b570      	push	{r4, r5, r6, lr}
 492:	4b09      	ldr	r3, [pc, #36]	; (4b8 <__libc_fini_array+0x28>)
 494:	4c09      	ldr	r4, [pc, #36]	; (4bc <__libc_fini_array+0x2c>)
 496:	1ae4      	subs	r4, r4, r3
 498:	10a4      	asrs	r4, r4, #2
 49a:	d009      	beq.n	4b0 <__libc_fini_array+0x20>
 49c:	4a08      	ldr	r2, [pc, #32]	; (4c0 <__libc_fini_array+0x30>)
 49e:	18a5      	adds	r5, r4, r2
 4a0:	00ad      	lsls	r5, r5, #2
 4a2:	18ed      	adds	r5, r5, r3
 4a4:	682b      	ldr	r3, [r5, #0]
 4a6:	3c01      	subs	r4, #1
 4a8:	4798      	blx	r3
 4aa:	3d04      	subs	r5, #4
 4ac:	2c00      	cmp	r4, #0
 4ae:	d1f9      	bne.n	4a4 <__libc_fini_array+0x14>
 4b0:	f000 f892 	bl	5d8 <_fini>
 4b4:	bd70      	pop	{r4, r5, r6, pc}
 4b6:	46c0      	nop			; (mov r8, r8)
 4b8:	000005e4 	.word	0x000005e4
 4bc:	000005e8 	.word	0x000005e8
 4c0:	3fffffff 	.word	0x3fffffff

000004c4 <__retarget_lock_acquire_recursive>:
 4c4:	4770      	bx	lr
 4c6:	46c0      	nop			; (mov r8, r8)

000004c8 <__retarget_lock_release_recursive>:
 4c8:	4770      	bx	lr
 4ca:	46c0      	nop			; (mov r8, r8)

000004cc <__register_exitproc>:
 4cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 4ce:	464e      	mov	r6, r9
 4d0:	4645      	mov	r5, r8
 4d2:	46de      	mov	lr, fp
 4d4:	4657      	mov	r7, sl
 4d6:	b5e0      	push	{r5, r6, r7, lr}
 4d8:	4d36      	ldr	r5, [pc, #216]	; (5b4 <__register_exitproc+0xe8>)
 4da:	b083      	sub	sp, #12
 4dc:	0006      	movs	r6, r0
 4de:	6828      	ldr	r0, [r5, #0]
 4e0:	4698      	mov	r8, r3
 4e2:	000f      	movs	r7, r1
 4e4:	4691      	mov	r9, r2
 4e6:	f7ff ffed 	bl	4c4 <__retarget_lock_acquire_recursive>
 4ea:	4b33      	ldr	r3, [pc, #204]	; (5b8 <__register_exitproc+0xec>)
 4ec:	681c      	ldr	r4, [r3, #0]
 4ee:	23a4      	movs	r3, #164	; 0xa4
 4f0:	005b      	lsls	r3, r3, #1
 4f2:	58e0      	ldr	r0, [r4, r3]
 4f4:	2800      	cmp	r0, #0
 4f6:	d052      	beq.n	59e <__register_exitproc+0xd2>
 4f8:	6843      	ldr	r3, [r0, #4]
 4fa:	2b1f      	cmp	r3, #31
 4fc:	dc13      	bgt.n	526 <__register_exitproc+0x5a>
 4fe:	1c5a      	adds	r2, r3, #1
 500:	9201      	str	r2, [sp, #4]
 502:	2e00      	cmp	r6, #0
 504:	d128      	bne.n	558 <__register_exitproc+0x8c>
 506:	9a01      	ldr	r2, [sp, #4]
 508:	3302      	adds	r3, #2
 50a:	009b      	lsls	r3, r3, #2
 50c:	6042      	str	r2, [r0, #4]
 50e:	501f      	str	r7, [r3, r0]
 510:	6828      	ldr	r0, [r5, #0]
 512:	f7ff ffd9 	bl	4c8 <__retarget_lock_release_recursive>
 516:	2000      	movs	r0, #0
 518:	b003      	add	sp, #12
 51a:	bc3c      	pop	{r2, r3, r4, r5}
 51c:	4690      	mov	r8, r2
 51e:	4699      	mov	r9, r3
 520:	46a2      	mov	sl, r4
 522:	46ab      	mov	fp, r5
 524:	bdf0      	pop	{r4, r5, r6, r7, pc}
 526:	4b25      	ldr	r3, [pc, #148]	; (5bc <__register_exitproc+0xf0>)
 528:	2b00      	cmp	r3, #0
 52a:	d03d      	beq.n	5a8 <__register_exitproc+0xdc>
 52c:	20c8      	movs	r0, #200	; 0xc8
 52e:	0040      	lsls	r0, r0, #1
 530:	e000      	b.n	534 <__register_exitproc+0x68>
 532:	bf00      	nop
 534:	2800      	cmp	r0, #0
 536:	d037      	beq.n	5a8 <__register_exitproc+0xdc>
 538:	22a4      	movs	r2, #164	; 0xa4
 53a:	2300      	movs	r3, #0
 53c:	0052      	lsls	r2, r2, #1
 53e:	58a1      	ldr	r1, [r4, r2]
 540:	6043      	str	r3, [r0, #4]
 542:	6001      	str	r1, [r0, #0]
 544:	50a0      	str	r0, [r4, r2]
 546:	3240      	adds	r2, #64	; 0x40
 548:	5083      	str	r3, [r0, r2]
 54a:	3204      	adds	r2, #4
 54c:	5083      	str	r3, [r0, r2]
 54e:	3301      	adds	r3, #1
 550:	9301      	str	r3, [sp, #4]
 552:	2300      	movs	r3, #0
 554:	2e00      	cmp	r6, #0
 556:	d0d6      	beq.n	506 <__register_exitproc+0x3a>
 558:	009a      	lsls	r2, r3, #2
 55a:	4692      	mov	sl, r2
 55c:	4482      	add	sl, r0
 55e:	464a      	mov	r2, r9
 560:	2188      	movs	r1, #136	; 0x88
 562:	4654      	mov	r4, sl
 564:	5062      	str	r2, [r4, r1]
 566:	22c4      	movs	r2, #196	; 0xc4
 568:	0052      	lsls	r2, r2, #1
 56a:	4691      	mov	r9, r2
 56c:	4481      	add	r9, r0
 56e:	464a      	mov	r2, r9
 570:	3987      	subs	r1, #135	; 0x87
 572:	4099      	lsls	r1, r3
 574:	6812      	ldr	r2, [r2, #0]
 576:	468b      	mov	fp, r1
 578:	430a      	orrs	r2, r1
 57a:	4694      	mov	ip, r2
 57c:	464a      	mov	r2, r9
 57e:	4661      	mov	r1, ip
 580:	6011      	str	r1, [r2, #0]
 582:	2284      	movs	r2, #132	; 0x84
 584:	4641      	mov	r1, r8
 586:	0052      	lsls	r2, r2, #1
 588:	50a1      	str	r1, [r4, r2]
 58a:	2e02      	cmp	r6, #2
 58c:	d1bb      	bne.n	506 <__register_exitproc+0x3a>
 58e:	0002      	movs	r2, r0
 590:	465c      	mov	r4, fp
 592:	328d      	adds	r2, #141	; 0x8d
 594:	32ff      	adds	r2, #255	; 0xff
 596:	6811      	ldr	r1, [r2, #0]
 598:	430c      	orrs	r4, r1
 59a:	6014      	str	r4, [r2, #0]
 59c:	e7b3      	b.n	506 <__register_exitproc+0x3a>
 59e:	0020      	movs	r0, r4
 5a0:	304d      	adds	r0, #77	; 0x4d
 5a2:	30ff      	adds	r0, #255	; 0xff
 5a4:	50e0      	str	r0, [r4, r3]
 5a6:	e7a7      	b.n	4f8 <__register_exitproc+0x2c>
 5a8:	6828      	ldr	r0, [r5, #0]
 5aa:	f7ff ff8d 	bl	4c8 <__retarget_lock_release_recursive>
 5ae:	2001      	movs	r0, #1
 5b0:	4240      	negs	r0, r0
 5b2:	e7b1      	b.n	518 <__register_exitproc+0x4c>
 5b4:	20000430 	.word	0x20000430
 5b8:	000005c0 	.word	0x000005c0
 5bc:	00000000 	.word	0x00000000

000005c0 <_global_impure_ptr>:
 5c0:	20000008                                ... 

000005c4 <_init>:
 5c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 5c6:	46c0      	nop			; (mov r8, r8)
 5c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 5ca:	bc08      	pop	{r3}
 5cc:	469e      	mov	lr, r3
 5ce:	4770      	bx	lr

000005d0 <__init_array_start>:
 5d0:	00000469 	.word	0x00000469

000005d4 <__frame_dummy_init_array_entry>:
 5d4:	000000b5                                ....

000005d8 <_fini>:
 5d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 5da:	46c0      	nop			; (mov r8, r8)
 5dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 5de:	bc08      	pop	{r3}
 5e0:	469e      	mov	lr, r3
 5e2:	4770      	bx	lr

000005e4 <__fini_array_start>:
 5e4:	0000008d 	.word	0x0000008d
