/// Auto-generated register definitions for CAN0
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::can0 {

// ============================================================================
// CAN0 - Controller Area Network 0
// Base Address: 0x400B4000
// ============================================================================

/// CAN0 Register Structure
struct CAN0_Registers {

    /// Mode Register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MR;

    /// Interrupt Enable Register
    /// Offset: 0x0004
    /// Access: write-only
    volatile uint32_t IER;

    /// Interrupt Disable Register
    /// Offset: 0x0008
    /// Access: write-only
    volatile uint32_t IDR;

    /// Interrupt Mask Register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t IMR;

    /// Status Register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t SR;

    /// Baudrate Register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t BR;

    /// Timer Register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t TIM;

    /// Timestamp Register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t TIMESTP;

    /// Error Counter Register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECR;

    /// Transfer Command Register
    /// Offset: 0x0024
    /// Access: write-only
    volatile uint32_t TCR;

    /// Abort Command Register
    /// Offset: 0x0028
    /// Access: write-only
    volatile uint32_t ACR;
    uint8_t RESERVED_002C[184]; ///< Reserved

    /// Write Protect Mode Register
    /// Offset: 0x00E4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t WPMR;

    /// Write Protect Status Register
    /// Offset: 0x00E8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t WPSR;
    uint8_t RESERVED_00EC[276]; ///< Reserved

    /// Mailbox Mode Register (MB = 0)
    /// Offset: 0x0200
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MMR0;

    /// Mailbox Acceptance Mask Register (MB = 0)
    /// Offset: 0x0204
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MAM0;

    /// Mailbox ID Register (MB = 0)
    /// Offset: 0x0208
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MID0;

    /// Mailbox Family ID Register (MB = 0)
    /// Offset: 0x020C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MFID0;

    /// Mailbox Status Register (MB = 0)
    /// Offset: 0x0210
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MSR0;

    /// Mailbox Data Low Register (MB = 0)
    /// Offset: 0x0214
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MDL0;

    /// Mailbox Data High Register (MB = 0)
    /// Offset: 0x0218
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MDH0;

    /// Mailbox Control Register (MB = 0)
    /// Offset: 0x021C
    /// Access: write-only
    volatile uint32_t MCR0;

    /// Mailbox Mode Register (MB = 1)
    /// Offset: 0x0220
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MMR1;

    /// Mailbox Acceptance Mask Register (MB = 1)
    /// Offset: 0x0224
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MAM1;

    /// Mailbox ID Register (MB = 1)
    /// Offset: 0x0228
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MID1;

    /// Mailbox Family ID Register (MB = 1)
    /// Offset: 0x022C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MFID1;

    /// Mailbox Status Register (MB = 1)
    /// Offset: 0x0230
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MSR1;

    /// Mailbox Data Low Register (MB = 1)
    /// Offset: 0x0234
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MDL1;

    /// Mailbox Data High Register (MB = 1)
    /// Offset: 0x0238
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MDH1;

    /// Mailbox Control Register (MB = 1)
    /// Offset: 0x023C
    /// Access: write-only
    volatile uint32_t MCR1;

    /// Mailbox Mode Register (MB = 2)
    /// Offset: 0x0240
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MMR2;

    /// Mailbox Acceptance Mask Register (MB = 2)
    /// Offset: 0x0244
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MAM2;

    /// Mailbox ID Register (MB = 2)
    /// Offset: 0x0248
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MID2;

    /// Mailbox Family ID Register (MB = 2)
    /// Offset: 0x024C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MFID2;

    /// Mailbox Status Register (MB = 2)
    /// Offset: 0x0250
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MSR2;

    /// Mailbox Data Low Register (MB = 2)
    /// Offset: 0x0254
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MDL2;

    /// Mailbox Data High Register (MB = 2)
    /// Offset: 0x0258
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MDH2;

    /// Mailbox Control Register (MB = 2)
    /// Offset: 0x025C
    /// Access: write-only
    volatile uint32_t MCR2;

    /// Mailbox Mode Register (MB = 3)
    /// Offset: 0x0260
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MMR3;

    /// Mailbox Acceptance Mask Register (MB = 3)
    /// Offset: 0x0264
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MAM3;

    /// Mailbox ID Register (MB = 3)
    /// Offset: 0x0268
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MID3;

    /// Mailbox Family ID Register (MB = 3)
    /// Offset: 0x026C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MFID3;

    /// Mailbox Status Register (MB = 3)
    /// Offset: 0x0270
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MSR3;

    /// Mailbox Data Low Register (MB = 3)
    /// Offset: 0x0274
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MDL3;

    /// Mailbox Data High Register (MB = 3)
    /// Offset: 0x0278
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MDH3;

    /// Mailbox Control Register (MB = 3)
    /// Offset: 0x027C
    /// Access: write-only
    volatile uint32_t MCR3;

    /// Mailbox Mode Register (MB = 4)
    /// Offset: 0x0280
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MMR4;

    /// Mailbox Acceptance Mask Register (MB = 4)
    /// Offset: 0x0284
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MAM4;

    /// Mailbox ID Register (MB = 4)
    /// Offset: 0x0288
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MID4;

    /// Mailbox Family ID Register (MB = 4)
    /// Offset: 0x028C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MFID4;

    /// Mailbox Status Register (MB = 4)
    /// Offset: 0x0290
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MSR4;

    /// Mailbox Data Low Register (MB = 4)
    /// Offset: 0x0294
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MDL4;

    /// Mailbox Data High Register (MB = 4)
    /// Offset: 0x0298
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MDH4;

    /// Mailbox Control Register (MB = 4)
    /// Offset: 0x029C
    /// Access: write-only
    volatile uint32_t MCR4;

    /// Mailbox Mode Register (MB = 5)
    /// Offset: 0x02A0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MMR5;

    /// Mailbox Acceptance Mask Register (MB = 5)
    /// Offset: 0x02A4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MAM5;

    /// Mailbox ID Register (MB = 5)
    /// Offset: 0x02A8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MID5;

    /// Mailbox Family ID Register (MB = 5)
    /// Offset: 0x02AC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MFID5;

    /// Mailbox Status Register (MB = 5)
    /// Offset: 0x02B0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MSR5;

    /// Mailbox Data Low Register (MB = 5)
    /// Offset: 0x02B4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MDL5;

    /// Mailbox Data High Register (MB = 5)
    /// Offset: 0x02B8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MDH5;

    /// Mailbox Control Register (MB = 5)
    /// Offset: 0x02BC
    /// Access: write-only
    volatile uint32_t MCR5;

    /// Mailbox Mode Register (MB = 6)
    /// Offset: 0x02C0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MMR6;

    /// Mailbox Acceptance Mask Register (MB = 6)
    /// Offset: 0x02C4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MAM6;

    /// Mailbox ID Register (MB = 6)
    /// Offset: 0x02C8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MID6;

    /// Mailbox Family ID Register (MB = 6)
    /// Offset: 0x02CC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MFID6;

    /// Mailbox Status Register (MB = 6)
    /// Offset: 0x02D0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MSR6;

    /// Mailbox Data Low Register (MB = 6)
    /// Offset: 0x02D4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MDL6;

    /// Mailbox Data High Register (MB = 6)
    /// Offset: 0x02D8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MDH6;

    /// Mailbox Control Register (MB = 6)
    /// Offset: 0x02DC
    /// Access: write-only
    volatile uint32_t MCR6;

    /// Mailbox Mode Register (MB = 7)
    /// Offset: 0x02E0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MMR7;

    /// Mailbox Acceptance Mask Register (MB = 7)
    /// Offset: 0x02E4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MAM7;

    /// Mailbox ID Register (MB = 7)
    /// Offset: 0x02E8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MID7;

    /// Mailbox Family ID Register (MB = 7)
    /// Offset: 0x02EC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MFID7;

    /// Mailbox Status Register (MB = 7)
    /// Offset: 0x02F0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MSR7;

    /// Mailbox Data Low Register (MB = 7)
    /// Offset: 0x02F4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MDL7;

    /// Mailbox Data High Register (MB = 7)
    /// Offset: 0x02F8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MDH7;

    /// Mailbox Control Register (MB = 7)
    /// Offset: 0x02FC
    /// Access: write-only
    volatile uint32_t MCR7;
};

static_assert(sizeof(CAN0_Registers) >= 768, "CAN0_Registers size mismatch");

/// CAN0 peripheral instance
constexpr CAN0_Registers* CAN0 = 
    reinterpret_cast<CAN0_Registers*>(0x400B4000);

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::can0
