# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 207 \
    name input_1_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_1_0_0_V \
    op interface \
    ports { input_1_0_0_V_address0 { O 5 vector } input_1_0_0_V_ce0 { O 1 bit } input_1_0_0_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_1_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 208 \
    name input_1_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_1_1_0_V \
    op interface \
    ports { input_1_1_0_V_address0 { O 5 vector } input_1_1_0_V_ce0 { O 1 bit } input_1_1_0_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_1_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 209 \
    name input_1_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_1_2_0_V \
    op interface \
    ports { input_1_2_0_V_address0 { O 5 vector } input_1_2_0_V_ce0 { O 1 bit } input_1_2_0_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_1_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 210 \
    name input_1_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_1_3_0_V \
    op interface \
    ports { input_1_3_0_V_address0 { O 5 vector } input_1_3_0_V_ce0 { O 1 bit } input_1_3_0_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_1_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 211 \
    name input_1_4_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_1_4_0_V \
    op interface \
    ports { input_1_4_0_V_address0 { O 5 vector } input_1_4_0_V_ce0 { O 1 bit } input_1_4_0_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_1_4_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 212 \
    name input_1_5_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_1_5_0_V \
    op interface \
    ports { input_1_5_0_V_address0 { O 5 vector } input_1_5_0_V_ce0 { O 1 bit } input_1_5_0_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_1_5_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 213 \
    name input_1_6_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_1_6_0_V \
    op interface \
    ports { input_1_6_0_V_address0 { O 5 vector } input_1_6_0_V_ce0 { O 1 bit } input_1_6_0_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_1_6_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 214 \
    name input_1_7_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_1_7_0_V \
    op interface \
    ports { input_1_7_0_V_address0 { O 5 vector } input_1_7_0_V_ce0 { O 1 bit } input_1_7_0_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_1_7_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 215 \
    name input_1_8_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_1_8_0_V \
    op interface \
    ports { input_1_8_0_V_address0 { O 5 vector } input_1_8_0_V_ce0 { O 1 bit } input_1_8_0_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_1_8_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 216 \
    name input_1_9_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_1_9_0_V \
    op interface \
    ports { input_1_9_0_V_address0 { O 5 vector } input_1_9_0_V_ce0 { O 1 bit } input_1_9_0_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_1_9_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 217 \
    name input_1_10_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_1_10_0_V \
    op interface \
    ports { input_1_10_0_V_address0 { O 5 vector } input_1_10_0_V_ce0 { O 1 bit } input_1_10_0_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_1_10_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 218 \
    name input_1_11_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_1_11_0_V \
    op interface \
    ports { input_1_11_0_V_address0 { O 5 vector } input_1_11_0_V_ce0 { O 1 bit } input_1_11_0_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_1_11_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 219 \
    name input_1_12_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_1_12_0_V \
    op interface \
    ports { input_1_12_0_V_address0 { O 5 vector } input_1_12_0_V_ce0 { O 1 bit } input_1_12_0_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_1_12_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 220 \
    name input_1_13_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_1_13_0_V \
    op interface \
    ports { input_1_13_0_V_address0 { O 5 vector } input_1_13_0_V_ce0 { O 1 bit } input_1_13_0_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_1_13_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 221 \
    name input_1_14_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_1_14_0_V \
    op interface \
    ports { input_1_14_0_V_address0 { O 5 vector } input_1_14_0_V_ce0 { O 1 bit } input_1_14_0_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_1_14_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 222 \
    name input_1_15_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_1_15_0_V \
    op interface \
    ports { input_1_15_0_V_address0 { O 5 vector } input_1_15_0_V_ce0 { O 1 bit } input_1_15_0_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_1_15_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 223 \
    name input_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_2_0_V \
    op interface \
    ports { input_2_0_V_address0 { O 8 vector } input_2_0_V_ce0 { O 1 bit } input_2_0_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 224 \
    name input_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_2_1_V \
    op interface \
    ports { input_2_1_V_address0 { O 8 vector } input_2_1_V_ce0 { O 1 bit } input_2_1_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 225 \
    name input_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_2_2_V \
    op interface \
    ports { input_2_2_V_address0 { O 8 vector } input_2_2_V_ce0 { O 1 bit } input_2_2_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 226 \
    name input_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_2_3_V \
    op interface \
    ports { input_2_3_V_address0 { O 8 vector } input_2_3_V_ce0 { O 1 bit } input_2_3_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 227 \
    name input_2_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_2_4_V \
    op interface \
    ports { input_2_4_V_address0 { O 8 vector } input_2_4_V_ce0 { O 1 bit } input_2_4_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_2_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 228 \
    name input_2_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_2_5_V \
    op interface \
    ports { input_2_5_V_address0 { O 8 vector } input_2_5_V_ce0 { O 1 bit } input_2_5_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_2_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 229 \
    name input_2_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_2_6_V \
    op interface \
    ports { input_2_6_V_address0 { O 8 vector } input_2_6_V_ce0 { O 1 bit } input_2_6_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_2_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 230 \
    name input_2_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_2_7_V \
    op interface \
    ports { input_2_7_V_address0 { O 8 vector } input_2_7_V_ce0 { O 1 bit } input_2_7_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_2_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 231 \
    name input_2_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_2_8_V \
    op interface \
    ports { input_2_8_V_address0 { O 8 vector } input_2_8_V_ce0 { O 1 bit } input_2_8_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_2_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 232 \
    name input_2_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_2_9_V \
    op interface \
    ports { input_2_9_V_address0 { O 8 vector } input_2_9_V_ce0 { O 1 bit } input_2_9_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_2_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 233 \
    name input_2_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_2_10_V \
    op interface \
    ports { input_2_10_V_address0 { O 8 vector } input_2_10_V_ce0 { O 1 bit } input_2_10_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_2_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 234 \
    name input_2_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_2_11_V \
    op interface \
    ports { input_2_11_V_address0 { O 8 vector } input_2_11_V_ce0 { O 1 bit } input_2_11_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_2_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 235 \
    name input_2_12_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_2_12_V \
    op interface \
    ports { input_2_12_V_address0 { O 8 vector } input_2_12_V_ce0 { O 1 bit } input_2_12_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_2_12_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 236 \
    name input_2_13_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_2_13_V \
    op interface \
    ports { input_2_13_V_address0 { O 8 vector } input_2_13_V_ce0 { O 1 bit } input_2_13_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_2_13_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 237 \
    name input_2_14_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_2_14_V \
    op interface \
    ports { input_2_14_V_address0 { O 8 vector } input_2_14_V_ce0 { O 1 bit } input_2_14_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_2_14_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 238 \
    name input_2_15_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_2_15_V \
    op interface \
    ports { input_2_15_V_address0 { O 8 vector } input_2_15_V_ce0 { O 1 bit } input_2_15_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_2_15_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 239 \
    name output_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename output_0_V \
    op interface \
    ports { output_0_V_address0 { O 6 vector } output_0_V_ce0 { O 1 bit } output_0_V_we0 { O 1 bit } output_0_V_d0 { O 40 vector } output_0_V_q0 { I 40 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_0_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


