Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Mar  4 10:14:26 2021
| Host         : soc running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file fourier_transform_v1_0_utilization_placed.rpt -pb fourier_transform_v1_0_utilization_placed.pb
| Design       : fourier_transform_v1_0
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 2178 |     0 |    274080 |  0.79 |
|   LUT as Logic             | 1592 |     0 |    274080 |  0.58 |
|   LUT as Memory            |  586 |     0 |    144000 |  0.41 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |  586 |     0 |           |       |
| CLB Registers              | 3650 |     0 |    548160 |  0.67 |
|   Register as Flip Flop    | 3519 |     0 |    548160 |  0.64 |
|   Register as Latch        |  131 |     0 |    548160 |  0.02 |
| CARRY8                     |   69 |     0 |     34260 |  0.20 |
| F7 Muxes                   |   87 |     0 |    137040 |  0.06 |
| F8 Muxes                   |   37 |     0 |     68520 |  0.05 |
| F9 Muxes                   |    0 |     0 |     34260 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 149   |          Yes |           - |        Reset |
| 50    |          Yes |         Set |            - |
| 3451  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       |  504 |     0 |     34260 |  1.47 |
|   CLBL                                    |  216 |     0 |           |       |
|   CLBM                                    |  288 |     0 |           |       |
| LUT as Logic                              | 1592 |     0 |    274080 |  0.58 |
|   using O5 output only                    |   35 |       |           |       |
|   using O6 output only                    |  894 |       |           |       |
|   using O5 and O6                         |  663 |       |           |       |
| LUT as Memory                             |  586 |     0 |    144000 |  0.41 |
|   LUT as Distributed RAM                  |    0 |     0 |           |       |
|   LUT as Shift Register                   |  586 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |  353 |       |           |       |
|     using O5 and O6                       |  233 |       |           |       |
| LUT Flip Flop Pairs                       | 1627 |     0 |    274080 |  0.59 |
|   fully used LUT-FF pairs                 |  598 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  827 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  906 |       |           |       |
| Unique Control Sets                       |   67 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    4 |     0 |       912 |  0.44 |
|   RAMB36/FIFO*    |    0 |     0 |       912 |  0.00 |
|   RAMB18          |    8 |     0 |      1824 |  0.44 |
|     RAMB18E2 only |    8 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   40 |     0 |      2520 |  1.59 |
|   DSP48E2 only |   40 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  122 |     0 |       328 | 37.20 |
| HPIOB_M          |   59 |     0 |        96 | 61.46 |
|   INPUT          |   25 |       |           |       |
|   OUTPUT         |   34 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |   59 |     0 |        96 | 61.46 |
|   INPUT          |   24 |       |           |       |
|   OUTPUT         |   35 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |        60 |  0.00 |
| HPIOB_SNGL       |    4 |     0 |        16 | 25.00 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       404 |  0.50 |
|   BUFGCE             |    2 |     0 |       116 |  1.72 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3451 |            Register |
| LUT3     | 1157 |                 CLB |
| SRL16E   |  800 |                 CLB |
| LUT2     |  412 |                 CLB |
| LUT6     |  307 |                 CLB |
| LUT4     |  212 |                 CLB |
| LUT5     |  133 |                 CLB |
| LDCE     |  131 |            Register |
| MUXF7    |   87 |                 CLB |
| OBUF     |   73 |                 I/O |
| CARRY8   |   69 |                 CLB |
| FDSE     |   50 |            Register |
| INBUF    |   49 |                 I/O |
| IBUFCTRL |   49 |              Others |
| DSP48E2  |   40 |          Arithmetic |
| MUXF8    |   37 |                 CLB |
| LUT1     |   34 |                 CLB |
| SRLC32E  |   19 |                 CLB |
| FDCE     |   18 |            Register |
| RAMB18E2 |    8 |           Block Ram |
| BUFGCE   |    2 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| fft_fixed_fixed18_to_float_0 |    2 |
| fft_fixed_float_to_fixed18_0 |    1 |
| fft_fixed_fft_0              |    1 |
+------------------------------+------+


