INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/acham/Documents/GitHub/RISCV32-SingleCycle-NonPipelined-Processor/RISCV32I-SingleCycleProcessor.srcs/sources_1/new/InstructionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/acham/Documents/GitHub/RISCV32-SingleCycle-NonPipelined-Processor/RISCV32I-SingleCycleProcessor.srcs/sim_1/new/InstructionMemory_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
