{
  "sha": "b6143d31625b3869a6715c7479cf665272162b6f",
  "node_id": "C_kwDOANOeidoAKGI2MTQzZDMxNjI1YjM4NjlhNjcxNWM3NDc5Y2Y2NjUyNzIxNjJiNmY",
  "commit": {
    "author": {
      "name": "Mike Frysinger",
      "email": "vapier@gentoo.org",
      "date": "2021-10-31T04:42:35Z"
    },
    "committer": {
      "name": "Mike Frysinger",
      "email": "vapier@gentoo.org",
      "date": "2021-10-31T04:46:28Z"
    },
    "message": "sim: silence stamp touch rules\n\nWe pretty much never care about these stamp touches, so silence them.\nAlso switch to using $@ when it makes sense.",
    "tree": {
      "sha": "184a9364dd09e60881ab953afcfc6f76c38e5756",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/184a9364dd09e60881ab953afcfc6f76c38e5756"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/b6143d31625b3869a6715c7479cf665272162b6f",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/b6143d31625b3869a6715c7479cf665272162b6f",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/b6143d31625b3869a6715c7479cf665272162b6f",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/b6143d31625b3869a6715c7479cf665272162b6f/comments",
  "author": {
    "login": "vapier",
    "id": 176950,
    "node_id": "MDQ6VXNlcjE3Njk1MA==",
    "avatar_url": "https://avatars.githubusercontent.com/u/176950?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/vapier",
    "html_url": "https://github.com/vapier",
    "followers_url": "https://api.github.com/users/vapier/followers",
    "following_url": "https://api.github.com/users/vapier/following{/other_user}",
    "gists_url": "https://api.github.com/users/vapier/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/vapier/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/vapier/subscriptions",
    "organizations_url": "https://api.github.com/users/vapier/orgs",
    "repos_url": "https://api.github.com/users/vapier/repos",
    "events_url": "https://api.github.com/users/vapier/events{/privacy}",
    "received_events_url": "https://api.github.com/users/vapier/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "vapier",
    "id": 176950,
    "node_id": "MDQ6VXNlcjE3Njk1MA==",
    "avatar_url": "https://avatars.githubusercontent.com/u/176950?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/vapier",
    "html_url": "https://github.com/vapier",
    "followers_url": "https://api.github.com/users/vapier/followers",
    "following_url": "https://api.github.com/users/vapier/following{/other_user}",
    "gists_url": "https://api.github.com/users/vapier/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/vapier/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/vapier/subscriptions",
    "organizations_url": "https://api.github.com/users/vapier/orgs",
    "repos_url": "https://api.github.com/users/vapier/repos",
    "events_url": "https://api.github.com/users/vapier/events{/privacy}",
    "received_events_url": "https://api.github.com/users/vapier/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "4f2b181ecbcf53b75e0fb4dedaaf28499e0befb3",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/4f2b181ecbcf53b75e0fb4dedaaf28499e0befb3",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/4f2b181ecbcf53b75e0fb4dedaaf28499e0befb3"
    }
  ],
  "stats": {
    "total": 96,
    "additions": 48,
    "deletions": 48
  },
  "files": [
    {
      "sha": "e50e5c5de7aa5f28ae07819049f231f6f0f1876f",
      "filename": "sim/bpf/Makefile.in",
      "status": "modified",
      "additions": 8,
      "deletions": 8,
      "changes": 16,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/b6143d31625b3869a6715c7479cf665272162b6f/sim/bpf/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/b6143d31625b3869a6715c7479cf665272162b6f/sim/bpf/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/bpf/Makefile.in?ref=b6143d31625b3869a6715c7479cf665272162b6f",
      "patch": "@@ -89,7 +89,7 @@ stamp-arch: $(CGEN_COMMON_DEPS) $(CGEN_ARCH_SCM)\n \t\tmach=bpf cpu=bpfbf \\\n \t\tarchfile=$(srcdir)/../../cpu/bpf.cpu \\\n \t\tFLAGS=\"with-scache\"\n-\ttouch $@\n+\t$(SILENCE) touch $@\n $(srcdir)/arch.h $(srcdir)/arch.c $(srcdir)/cpuall.h: $(CGEN_MAINT) stamp-arch\n \t@true\n \n@@ -99,7 +99,7 @@ stamp-cpu: $(CGEN_COMMON_DEPS) $(CGEN_CPU_SCM)\n \t\tarchfile=$(srcdir)/../../cpu/bpf.cpu \\\n \t\tFLAGS=\"with-multiple-isa with-scache\"\n \trm -f $(srcdir)/model.c\n-\ttouch $@\n+\t$(SILENCE) touch $@\n $(srcdir)/cpu.h $(srcdir)/cpu.c $(srcdir)/model.c: $(CGEN_MAINT) stamp-cpu\n \t@true\n \n@@ -121,7 +121,7 @@ stamp-defs-le: $(CGEN_COMMON_DEPS) $(CGEN_CPU_SCM)\n \t\tarchfile=$(srcdir)/../../cpu/bpf.cpu \\\n \t\tFLAGS=\"with-scache\" \\\n                 SUFFIX=\"-le\"\n-\ttouch $@\n+\t$(SILENCE) touch $@\n $(srcdir)/defs-le.h: $(CGEN_MAINT) stamp-defs-le\n \t@true\n \n@@ -132,7 +132,7 @@ stamp-defs-be: $(CGEN_COMMON_DEPS) $(CGEN_CPU_SCM)\n \t\tarchfile=$(srcdir)/../../cpu/bpf.cpu \\\n \t\tFLAGS=\"with-scache\" \\\n                 SUFFIX=\"-be\"\n-\ttouch $@\n+\t$(SILENCE) touch $@\n $(srcdir)/defs-be.h: $(CGEN_MAINT) stamp-defs-be\n \t@true\n \n@@ -143,7 +143,7 @@ stamp-decode-le: $(CGEN_COMMON_DEPS) $(CGEN_CPU_SCM) $(GEN_DECODE_SCM)\n \t\tFLAGS=\"with-scache\" \\\n                 SUFFIX=\"-le\" \\\n \t\tEXTRAFILES=\"$(CGEN_CPU_SEM)\"\n-\ttouch $@\n+\t$(SILENCE) touch $@\n $(srcdir)/sem-le.c $(srcdir)/decode-le.c $(srcdir)/decode-le.h: \\\n               $(CGEN_MAINT) stamp-decode-le\n \t@true\n@@ -156,7 +156,7 @@ stamp-decode-be: $(CGEN_COMMON_DEPS) $(CGEN_CPU_SCM) $(GEN_DECODE_SCM)\n \t\tFLAGS=\"with-scache\" \\\n                 SUFFIX=\"-be\" \\\n \t\tEXTRAFILES=\"$(CGEN_CPU_SEM)\"\n-\ttouch $@\n+\t$(SILENCE) touch $@\n $(srcdir)/sem-be.c $(srcdir)/decode-be.c $(srcdir)/decode-be.h: \\\n               $(CGEN_MAINT) stamp-decode-be\n \t@true\n@@ -171,7 +171,7 @@ stamp-mloop-le: $(srcdir)/../common/genmloop.sh mloop.in Makefile\n                 -infile $(srcdir)/mloop.in -outfile-suffix -le\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change eng-le.hin eng-le.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change mloop-le.cin mloop-le.c\n-\ttouch $@\n+\t$(SILENCE) touch $@\n mloop-le.c eng-le.h: stamp-mloop-le\n \t@true\n \n@@ -181,7 +181,7 @@ stamp-mloop-be: $(srcdir)/../common/genmloop.sh mloop.in Makefile\n                 -infile $(srcdir)/mloop.in -outfile-suffix -be\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change eng-be.hin eng-be.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change mloop-be.cin mloop-be.c\n-\ttouch $@\n+\t$(SILENCE) touch $@\n mloop-be.c eng-be.h: stamp-mloop-be\n \t@true\n "
    },
    {
      "sha": "ced77f4b2ccabc3a9a10a11ee8cb2f348282e186",
      "filename": "sim/common/Make-common.in",
      "status": "modified",
      "additions": 3,
      "deletions": 3,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/b6143d31625b3869a6715c7479cf665272162b6f/sim/common/Make-common.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/b6143d31625b3869a6715c7479cf665272162b6f/sim/common/Make-common.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/common/Make-common.in?ref=b6143d31625b3869a6715c7479cf665272162b6f",
      "patch": "@@ -266,7 +266,7 @@ stamp-tvals: gentmap\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-tvals.h targ-vals.h\n \t./gentmap -c >tmp-tmap.c\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-tmap.c targ-map.c\n-\ttouch stamp-tvals\n+\t$(SILENCE) touch $@\n \n #\n # Rules for building sim-* components.  Triggered by listing the corresponding\n@@ -425,7 +425,7 @@ stamp-hw: Makefile.in $(srccom)/Make-common.in $(config.status) Makefile\n \techo \"  NULL,\" >> tmp-hw.h\n \techo \"};\" >> tmp-hw.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-hw.h hw-config.h\n-\t@echo stamp > stamp-hw\n+\t$(SILENCE) touch $@\n \n test-hw-events: $(srccom)/hw-events.c libsim.a\n \t$(CC) $(ALL_CFLAGS) -DMAIN -o test-hw-events$(EXEEXT) \\\n@@ -451,7 +451,7 @@ stamp-modules: Makefile $(SIM_OBJS:.o=.c)\n \t) >$@.tmp\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change $@.tmp modules.c\n \t@rm -f $@.l-tmp $@.tmp\n-\ttouch $@\n+\t$(SILENCE) touch $@\n \n # CGEN support.\n "
    },
    {
      "sha": "d47fe71865d36abf656e637c6ea878260db7d166",
      "filename": "sim/cris/Makefile.in",
      "status": "modified",
      "additions": 5,
      "deletions": 5,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/b6143d31625b3869a6715c7479cf665272162b6f/sim/cris/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/b6143d31625b3869a6715c7479cf665272162b6f/sim/cris/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/cris/Makefile.in?ref=b6143d31625b3869a6715c7479cf665272162b6f",
      "patch": "@@ -75,7 +75,7 @@ stamp-v10fmloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile\n \t\t-cpu crisv10f -infile $(srcdir)/mloop.in\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change eng.hin engv10.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change mloop.cin mloopv10f.c\n-\ttouch stamp-v10fmloop\n+\t$(SILENCE) touch $@\n \n # CRISV32 objs\n \n@@ -94,7 +94,7 @@ stamp-v32fmloop: stamp-v10fmloop $(srcdir)/../common/genmloop.sh mloop.in Makefi\n \t\t-cpu crisv32f -infile $(srcdir)/mloop.in\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change eng.hin engv32.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change mloop.cin mloopv32f.c\n-\ttouch stamp-v32fmloop\n+\t$(SILENCE) touch $@\n \n cris-clean:\n \tfor v in 10 32; do \\\n@@ -111,7 +111,7 @@ stamp-arch: $(CGEN_READ_SCM) $(CGEN_ARCH_SCM) $(CPU_DIR)/cris.cpu Makefile\n \t$(MAKE) cgen-arch $(CGEN_FLAGS_TO_PASS) mach=crisv10,crisv32 \\\n \t  archfile=$(CPU_DIR)/cris.cpu \\\n \t  FLAGS=\"with-scache with-profile=fn\"\n-\ttouch stamp-arch\n+\t$(SILENCE) touch $@\n arch.h arch.c cpuall.h: $(CGEN_MAINT) stamp-arch\n \n # The sed-hack is supposed to be temporary, until we get CGEN to emit it.\n@@ -120,13 +120,13 @@ stamp-v10fcpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(CPU_DIR)/cr\n \t  archfile=$(CPU_DIR)/cris.cpu \\\n \t  cpu=crisv10f mach=crisv10 SUFFIX=v10 FLAGS=\"with-scache with-profile=fn\" EXTRAFILES=\"$(CGEN_CPU_SEMSW)\"\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change $(srcdir)/semv10-switch.c $(srcdir)/semcrisv10f-switch.c\n-\ttouch stamp-v10fcpu\n+\t$(SILENCE) touch $@\n cpuv10.h cpuv10.c semcrisv10f-switch.c modelv10.c decodev10.c decodev10.h: $(CGEN_MAINT) stamp-v10fcpu\n \n stamp-v32fcpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(CPU_DIR)/cris.cpu Makefile\n \t$(MAKE) cgen-cpu-decode $(CGEN_FLAGS_TO_PASS) \\\n \t  archfile=$(CPU_DIR)/cris.cpu \\\n \t  cpu=crisv32f mach=crisv32 SUFFIX=v32 FLAGS=\"with-scache with-profile=fn\" EXTRAFILES=\"$(CGEN_CPU_SEMSW)\"\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change $(srcdir)/semv32-switch.c $(srcdir)/semcrisv32f-switch.c\n-\ttouch stamp-v32fcpu\n+\t$(SILENCE) touch $@\n cpuv32.h cpuv32.c semcrisv32f-switch.c modelv32.c decodev32.c decodev32.h: $(CGEN_MAINT) stamp-v32fcpu"
    },
    {
      "sha": "640da02ab6aca0ddaeb1978863760618fe82c5fa",
      "filename": "sim/frv/Makefile.in",
      "status": "modified",
      "additions": 3,
      "deletions": 3,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/b6143d31625b3869a6715c7479cf665272162b6f/sim/frv/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/b6143d31625b3869a6715c7479cf665272162b6f/sim/frv/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/frv/Makefile.in?ref=b6143d31625b3869a6715c7479cf665272162b6f",
      "patch": "@@ -62,7 +62,7 @@ stamp-mloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile\n \t\t-cpu frvbf -infile $(srcdir)/mloop.in\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change eng.hin eng.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change mloop.cin mloop.c\n-\ttouch stamp-mloop\n+\t$(SILENCE) touch $@\n \n frv-clean:\n \trm -f mloop.c eng.h stamp-mloop\n@@ -73,7 +73,7 @@ stamp-arch: $(CGEN_READ_SCM) $(CGEN_ARCH_SCM) $(srcdir)/../../cpu/frv.cpu\n \t$(MAKE) cgen-arch $(CGEN_FLAGS_TO_PASS) mach=all \\\n \t  archfile=$(srcdir)/../../cpu/frv.cpu \\\n \t  FLAGS=\"with-scache\"\n-\ttouch stamp-arch\n+\t$(SILENCE) touch $@\n arch.h arch.c cpuall.h: $(CGEN_MAINT) stamp-arch\n #\t@true\n \n@@ -83,6 +83,6 @@ stamp-cpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(srcdir)/../../c\n \t  archfile=$(srcdir)/../../cpu/frv.cpu \\\n \t  FLAGS=\"with-scache with-profile=fn with-generic-write with-parallel-only\" \\\n \t  EXTRAFILES=\"$(CGEN_CPU_SEM)\"\n-\ttouch stamp-cpu\n+\t$(SILENCE) touch $@\n cpu.h sem.c model.c decode.c decode.h: $(CGEN_MAINT) stamp-cpu\n #\t@true"
    },
    {
      "sha": "bbc659049ae8a620188cba514f70773bb1c48011",
      "filename": "sim/iq2000/Makefile.in",
      "status": "modified",
      "additions": 3,
      "deletions": 3,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/b6143d31625b3869a6715c7479cf665272162b6f/sim/iq2000/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/b6143d31625b3869a6715c7479cf665272162b6f/sim/iq2000/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/iq2000/Makefile.in?ref=b6143d31625b3869a6715c7479cf665272162b6f",
      "patch": "@@ -62,7 +62,7 @@ stamp-mloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile\n \t\t-cpu iq2000bf -infile $(srcdir)/mloop.in\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change eng.hin eng.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change mloop.cin mloop.c\n-\ttouch stamp-mloop\n+\t$(SILENCE) touch $@\n \n iq2000-clean:\n \trm -f mloop.c eng.h stamp-mloop\n@@ -73,7 +73,7 @@ stamp-arch: $(CGEN_READ_SCM) $(CGEN_ARCH_SCM) $(CPU_DIR)/iq2000.cpu Makefile\n \t$(MAKE) cgen-arch $(CGEN_FLAGS_TO_PASS) mach=iq2000 \\\n \t  archfile=$(CPU_DIR)/iq2000.cpu \\\n \t  FLAGS=\"with-scache with-profile=fn\"\n-\ttouch stamp-arch\n+\t$(SILENCE) touch $@\n arch.h arch.c cpuall.h: $(CGEN_MAINT) stamp-arch\n \t@true\n \n@@ -83,6 +83,6 @@ stamp-cpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(CPU_DIR)/iq2000\n \t  archfile=$(CPU_DIR)/iq2000.cpu \\\n \t  FLAGS=\"with-scache with-profile=fn\" \\\n \t  EXTRAFILES=\"$(CGEN_CPU_SEM) $(CGEN_CPU_SEMSW)\"\n-\ttouch stamp-cpu\n+\t$(SILENCE) touch $@\n cpu.h sem.c sem-switch.c model.c decode.c decode.h: $(CGEN_MAINT) stamp-cpu\n \t@true"
    },
    {
      "sha": "587039cc161890107e4a1be4cf9c307e23da2da3",
      "filename": "sim/lm32/Makefile.in",
      "status": "modified",
      "additions": 3,
      "deletions": 3,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/b6143d31625b3869a6715c7479cf665272162b6f/sim/lm32/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/b6143d31625b3869a6715c7479cf665272162b6f/sim/lm32/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/lm32/Makefile.in?ref=b6143d31625b3869a6715c7479cf665272162b6f",
      "patch": "@@ -43,7 +43,7 @@ stamp-mloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile\n \t\t-cpu lm32bf -infile $(srcdir)/mloop.in\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change eng.hin eng.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change mloop.cin mloop.c\n-\ttouch stamp-mloop\n+\t$(SILENCE) touch $@\n \n lm32-clean:\n \trm -f mloop.c eng.h stamp-mloop\n@@ -54,7 +54,7 @@ stamp-arch: $(CGEN_READ_SCM) $(CGEN_ARCH_SCM) $(CPU_DIR)/lm32.cpu\n \t$(MAKE) cgen-arch $(CGEN_FLAGS_TO_PASS) mach=all \\\n \t  archfile=$(CPU_DIR)/lm32.cpu \\\n \t  FLAGS=\"with-scache with-profile=fn\"\n-\ttouch stamp-arch\n+\t$(SILENCE) touch $@\n arch.h arch.c cpuall.h: $(CGEN_MAINT) stamp-arch\n \n stamp-cpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(CPU_DIR)/lm32.cpu\n@@ -63,5 +63,5 @@ stamp-cpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(CPU_DIR)/lm32.c\n \t  archfile=$(CPU_DIR)/lm32.cpu \\\n \t  FLAGS=\"with-scache with-profile=fn\" \\\n \t  EXTRAFILES=\"$(CGEN_CPU_SEM) $(CGEN_CPU_SEMSW)\"\n-\ttouch stamp-cpu\n+\t$(SILENCE) touch $@\n cpu.h sem.c sem-switch.c model.c decode.c decode.h: $(CGEN_MAINT) stamp-cpu"
    },
    {
      "sha": "9add7f88c56090489049763b4d698383940b8174",
      "filename": "sim/m32r/Makefile.in",
      "status": "modified",
      "additions": 7,
      "deletions": 7,
      "changes": 14,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/b6143d31625b3869a6715c7479cf665272162b6f/sim/m32r/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/b6143d31625b3869a6715c7479cf665272162b6f/sim/m32r/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/m32r/Makefile.in?ref=b6143d31625b3869a6715c7479cf665272162b6f",
      "patch": "@@ -64,7 +64,7 @@ stamp-mloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile\n \t\t-cpu m32rbf -infile $(srcdir)/mloop.in\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change eng.hin eng.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change mloop.cin mloop.c\n-\ttouch stamp-mloop\n+\t$(SILENCE) touch $@\n \n # M32RX objs\n \n@@ -81,7 +81,7 @@ stamp-xmloop: $(srcdir)/../common/genmloop.sh mloopx.in Makefile\n \t\t-outfile-suffix x\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change engx.hin engx.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change mloopx.cin mloopx.c\n-\ttouch stamp-xmloop\n+\t$(SILENCE) touch $@\n \n # M32R2 objs\n \n@@ -98,7 +98,7 @@ stamp-2mloop: $(srcdir)/../common/genmloop.sh mloop2.in Makefile\n \t\t-outfile-suffix 2\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change eng2.hin eng2.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change mloop2.cin mloop2.c\n-\ttouch stamp-2mloop\n+\t$(SILENCE) touch $@\n \n m32r-clean:\n \trm -f mloop.c eng.h stamp-mloop\n@@ -115,7 +115,7 @@ stamp-arch: $(CGEN_READ_SCM) $(CGEN_ARCH_SCM) $(CPU_DIR)/m32r.cpu Makefile\n \t$(MAKE) cgen-arch $(CGEN_FLAGS_TO_PASS) mach=all \\\n \t  archfile=$(CPU_DIR)/m32r.cpu \\\n \t  FLAGS=\"with-scache with-profile=fn\"\n-\ttouch stamp-arch\n+\t$(SILENCE) touch $@\n $(srcdir)/arch.h $(srcdir)/arch.c $(srcdir)/cpuall.h: $(CGEN_MAINT) stamp-arch\n \t@true\n \n@@ -125,7 +125,7 @@ stamp-cpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(CPU_DIR)/m32r.c\n \t  archfile=$(CPU_DIR)/m32r.cpu \\\n \t  FLAGS=\"with-scache with-profile=fn\" \\\n \t  EXTRAFILES=\"$(CGEN_CPU_SEM) $(CGEN_CPU_SEMSW)\"\n-\ttouch stamp-cpu\n+\t$(SILENCE) touch $@\n $(srcdir)/cpu.h $(srcdir)/sem.c $(srcdir)/sem-switch.c $(srcdir)/model.c $(srcdir)/decode.c $(srcdir)/decode.h: $(CGEN_MAINT) stamp-cpu\n \t@true\n \n@@ -135,7 +135,7 @@ stamp-xcpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(CPU_DIR)/m32r.\n \t  archfile=$(CPU_DIR)/m32r.cpu \\\n \t  FLAGS=\"with-scache with-profile=fn\" \\\n \t  EXTRAFILES=\"$(CGEN_CPU_SEMSW)\"\n-\ttouch stamp-xcpu\n+\t$(SILENCE) touch $@\n $(srcdir)/cpux.h $(srcdir)/semx-switch.c $(srcdir)/modelx.c $(srcdir)/decodex.c $(srcdir)/decodex.h: $(CGEN_MAINT) stamp-xcpu\n \t@true\n \n@@ -145,6 +145,6 @@ stamp-2cpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(CPU_DIR)/m32r.\n \t  archfile=$(CPU_DIR)/m32r.cpu \\\n \t  FLAGS=\"with-scache with-profile=fn\" \\\n \t  EXTRAFILES=\"$(CGEN_CPU_SEMSW)\"\n-\ttouch stamp-2cpu\n+\t$(SILENCE) touch $@\n $(srcdir)/cpu2.h $(srcdir)/sem2-switch.c $(srcdir)/model2.c $(srcdir)/decode2.c $(srcdir)/decode2.h: $(CGEN_MAINT) stamp-2cpu\n \t@true"
    },
    {
      "sha": "3c56c34e0bf61426c9dddeddf8cd2f1b10d45f55",
      "filename": "sim/mips/Makefile.in",
      "status": "modified",
      "additions": 6,
      "deletions": 6,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/b6143d31625b3869a6715c7479cf665272162b6f/sim/mips/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/b6143d31625b3869a6715c7479cf665272162b6f/sim/mips/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/mips/Makefile.in?ref=b6143d31625b3869a6715c7479cf665272162b6f",
      "patch": "@@ -179,7 +179,7 @@ tmp-igen: $(IGEN_INSN) $(IGEN_DC) $(IGEN) $(IGEN_INCLUDE)\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-engine.h engine.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-engine.c engine.c\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-irun.c irun.c\n-\ttouch tmp-igen\n+\t$(SILENCE) touch $@\n \n BUILT_SRC_FROM_M16 = \\\n \tm16_icache.h \\\n@@ -292,7 +292,7 @@ tmp-m16: $(IGEN_INSN) $(IGEN_DC) $(IGEN) $(IGEN_INCLUDE)\n \t\t#\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-itable.h itable.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-itable.c itable.c\n-\ttouch tmp-m16\n+\t$(SILENCE) touch $@\n \n BUILT_SRC_FROM_MICROMIPS = \\\n \tmicromips16_icache.h \\\n@@ -451,7 +451,7 @@ tmp-micromips: $(IGEN_INSN) $(IGEN_DC) $(IGEN) $(IGEN_INCLUDE)\n \t\t#\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-itable.h itable.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-itable.c itable.c\n-\ttouch tmp-micromips\n+\t$(SILENCE) touch $@\n \n BUILT_SRC_FROM_MULTI = @sim_multi_src@\n SIM_MULTI_IGEN_CONFIGS = @sim_multi_igen_configs@\n@@ -527,7 +527,7 @@ tmp-mach-multi: $(IGEN_INSN) $(IGEN_DC) $(IGEN) $(IGEN_INCLUDE)\n \t  $(SHELL) $(srcdir)/../../move-if-change tmp-engine.c \\\n \t\t\t\t\t\t  $${p}_engine.c ; \\\n \tdone\n-\ttouch tmp-mach-multi\n+\t$(SILENCE) touch $@\n tmp-itable-multi: $(IGEN_INSN) $(IGEN_DC) $(IGEN) $(IGEN_INCLUDE)\n \t$(IGEN_RUN) \\\n \t\t$(IGEN_TRACE) \\\n@@ -545,7 +545,7 @@ tmp-itable-multi: $(IGEN_INSN) $(IGEN_DC) $(IGEN) $(IGEN_INCLUDE)\n \t\t#\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-itable.h itable.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-itable.c itable.c\n-\ttouch tmp-itable-multi\n+\t$(SILENCE) touch $@\n tmp-run-multi: $(srcdir)/m16run.c $(srcdir)/micromipsrun.c\n \tfor t in $(SIM_MULTI_IGEN_CONFIGS); do \\\n \t  case $${t} in \\\n@@ -580,7 +580,7 @@ tmp-run-multi: $(srcdir)/m16run.c $(srcdir)/micromipsrun.c\n              ;;\\\n \t  esac \\\n \tdone\n-\ttouch tmp-run-multi\n+\t$(SILENCE) touch $@\n \n clean-extra:\n \trm -f $(BUILT_SRC_FROM_GEN)"
    },
    {
      "sha": "7475234350fc80ad5dc64dd5a9dbab0e0f2c8c9c",
      "filename": "sim/mn10300/Makefile.in",
      "status": "modified",
      "additions": 1,
      "deletions": 1,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/b6143d31625b3869a6715c7479cf665272162b6f/sim/mn10300/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/b6143d31625b3869a6715c7479cf665272162b6f/sim/mn10300/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/mn10300/Makefile.in?ref=b6143d31625b3869a6715c7479cf665272162b6f",
      "patch": "@@ -104,4 +104,4 @@ tmp-igen: $(IGEN_INSN) $(IGEN_INSN_INC) $(IGEN_DC) $(IGEN)\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-engine.h engine.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-engine.c engine.c\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-irun.c irun.c\n-\ttouch tmp-igen\n+\t$(SILENCE) touch $@"
    },
    {
      "sha": "e6fb632cf911f6aba069cc54c694e8159435da37",
      "filename": "sim/or1k/Makefile.in",
      "status": "modified",
      "additions": 3,
      "deletions": 3,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/b6143d31625b3869a6715c7479cf665272162b6f/sim/or1k/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/b6143d31625b3869a6715c7479cf665272162b6f/sim/or1k/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/or1k/Makefile.in?ref=b6143d31625b3869a6715c7479cf665272162b6f",
      "patch": "@@ -77,7 +77,7 @@ stamp-mloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile\n \t\t-cpu or1k32bf -infile $(srcdir)/mloop.in\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change eng.hin eng.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change mloop.cin mloop.c\n-\ttouch stamp-mloop\n+\t$(SILENCE) touch $@\n or1k.o: or1k.c $(OR1K32BF_INCLUDE_DEPS)\n \t$(COMPILE) $<\n \t$(POSTCOMPILE)\n@@ -112,7 +112,7 @@ stamp-arch: $(CGEN_READ_SCM) $(CGEN_ARCH_SCM) $(OR1K_CGEN_DEPS)\n \t  mach=or32,or32nd \\\n \t  archfile=$(CPU_DIR)/or1k.cpu \\\n \t  FLAGS=\"with-scache\"\n-\ttouch $@\n+\t$(SILENCE) touch $@\n $(srcdir)/arch.h $(srcdir)/arch.c $(srcdir)/cpuall.h: $(CGEN_MAINT) stamp-arch\n \t@true\n \n@@ -123,6 +123,6 @@ stamp-cpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(OR1K_CGEN_DEPS)\n \t  archfile=$(CPU_DIR)/or1k.cpu \\\n \t  FLAGS=\"with-scache\" \\\n \t  EXTRAFILES=\"$(CGEN_CPU_SEM) $(CGEN_CPU_SEMSW)\"\n-\ttouch $@\n+\t$(SILENCE) touch $@\n $(srcdir)/cpu.h $(srcdir)/cpu.c $(srcdir)/model.c $(srcdir)/sem.c $(srcdir)/sem-switch.c $(srcdir)/decode.c $(srcdir)/decode.h: $(CGEN_MAINT) stamp-cpu\n \t@true"
    },
    {
      "sha": "29f4010d3d18abbd1e719752297598ef99ae4789",
      "filename": "sim/ppc/Makefile.in",
      "status": "modified",
      "additions": 5,
      "deletions": 5,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/b6143d31625b3869a6715c7479cf665272162b6f/sim/ppc/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/b6143d31625b3869a6715c7479cf665272162b6f/sim/ppc/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/ppc/Makefile.in?ref=b6143d31625b3869a6715c7479cf665272162b6f",
      "patch": "@@ -636,7 +636,7 @@ defines.h: tmp-defines; @true\n tmp-defines: config.h Makefile\n \tsed -n -e '/^#define HAVE_/s/ 1$$/\",/' -e '/^#define HAVE_/s//\"HAVE_/p' < config.h > tmp-defines.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-defines.h defines.h\n-\ttouch tmp-defines\n+\t$(SILENCE) touch $@\n \n #\n # Rules to create the built c source code files\n@@ -649,7 +649,7 @@ tmp-dgen: dgen ppc-spr-table $(srcroot)/move-if-change\n \t\t-n spreg.c -p  tmp-spreg.c\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-spreg.h spreg.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-spreg.c spreg.c\n-\ttouch tmp-dgen\n+\t$(SILENCE) touch $@\n \n tmp-igen: igen $(srcdir)/ppc-instructions $(srcdir)/altivec.igen $(srcdir)/e500.igen $(IGEN_OPCODE_RULES) $(srcroot)/move-if-change tmp-ld-decode tmp-ld-cache tmp-ld-insn tmp-filter\n \t$(IGEN) $(IGEN_FLAGS) \\\n@@ -679,7 +679,7 @@ tmp-igen: igen $(srcdir)/ppc-instructions $(srcdir)/altivec.igen $(srcdir)/e500.\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-model.c model.c\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-support.h support.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-support.c support.c\n-\ttouch tmp-igen\n+\t$(SILENCE) touch $@\n \n # NOTE: Some versions of make don't handle files created as side-effects\n # uncomment the below if that is the case.\n@@ -785,7 +785,7 @@ tmp-hw: Makefile $(HW_SRC) $(srcroot)/move-if-change\n \t\t> tmp-hw.c\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-hw.h hw.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-hw.c hw.c\n-\ttouch tmp-hw\n+\t$(SILENCE) touch $@\n \n hw_cpu.o: hw_cpu.c $(DEVICE_TABLE_H) $(HW_CPU_H) $(INTERRUPTS_H) $(CPU_H)\n hw_com.o: hw_com.c $(DEVICE_TABLE_H)\n@@ -828,7 +828,7 @@ tmp-pk: Makefile $(PACKAGE_SRC) $(srcroot)/move-if-change\n \t\t-e 's/$$/_create_instance;/' \\\n \t\t> tmp-pk.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-pk.h pk.h\n-\ttouch tmp-pk\n+\t$(SILENCE) touch $@\n \n pk_disklabel.o: pk_disklabel.c $(DEVICE_TABLE_H) $(PK_H)\n # ignore this line, it stops make from getting confused"
    },
    {
      "sha": "37b65b3ebf68f3de61fed2d561c18ef6d5b76afe",
      "filename": "sim/v850/Makefile.in",
      "status": "modified",
      "additions": 1,
      "deletions": 1,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/b6143d31625b3869a6715c7479cf665272162b6f/sim/v850/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/b6143d31625b3869a6715c7479cf665272162b6f/sim/v850/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/v850/Makefile.in?ref=b6143d31625b3869a6715c7479cf665272162b6f",
      "patch": "@@ -102,7 +102,7 @@ tmp-igen: $(IGEN_INSN) $(IGEN_DC) $(IGEN)\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-engine.h engine.h\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-engine.c engine.c\n \t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-irun.c irun.c\n-\ttouch tmp-igen\n+\t$(SILENCE) touch $@\n \n clean-extra: clean-igen\n \trm -f table.c simops.h gencode"
    }
  ]
}