{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641714671636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641714671636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 09 18:51:11 2022 " "Processing started: Sun Jan 09 18:51:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641714671636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641714671636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off button_counter_with_sw_debounce -c button_counter_with_sw_debounce " "Command: quartus_map --read_settings_files=on --write_settings_files=off button_counter_with_sw_debounce -c button_counter_with_sw_debounce" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641714671636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641714672006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641714672006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dudbo/documents/intelfpga/fpga_learning/cyclone_iv/switch_debounce/tb_button.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dudbo/documents/intelfpga/fpga_learning/cyclone_iv/switch_debounce/tb_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_button " "Found entity 1: tb_button" {  } { { "../switch_debounce/tb_button.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/switch_debounce/tb_button.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641714678774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641714678774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dudbo/documents/intelfpga/fpga_learning/cyclone_iv/switch_debounce/switch_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dudbo/documents/intelfpga/fpga_learning/cyclone_iv/switch_debounce/switch_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_debounce " "Found entity 1: switch_debounce" {  } { { "../switch_debounce/switch_debounce.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/switch_debounce/switch_debounce.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641714678776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641714678776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dudbo/documents/intelfpga/fpga_learning/cyclone_iv/switch_debounce/d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dudbo/documents/intelfpga/fpga_learning/cyclone_iv/switch_debounce/d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "../switch_debounce/d_ff.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/switch_debounce/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641714678778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641714678778 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_divider.v(8) " "Verilog HDL information at clk_divider.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "../switch_debounce/clk_divider.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/switch_debounce/clk_divider.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1641714678780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dudbo/documents/intelfpga/fpga_learning/cyclone_iv/switch_debounce/clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dudbo/documents/intelfpga/fpga_learning/cyclone_iv/switch_debounce/clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "../switch_debounce/clk_divider.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/switch_debounce/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641714678780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641714678780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dudbo/documents/intelfpga/fpga_learning/cyclone_iv/clk_counter_switch_dp/seven_segment_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dudbo/documents/intelfpga/fpga_learning/cyclone_iv/clk_counter_switch_dp/seven_segment_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_disp " "Found entity 1: seven_segment_disp" {  } { { "../clk_counter_switch_dp/seven_segment_disp.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/clk_counter_switch_dp/seven_segment_disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641714678782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641714678782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_counter_with_sw_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file button_counter_with_sw_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_counter_with_sw_debounce " "Found entity 1: button_counter_with_sw_debounce" {  } { { "button_counter_with_sw_debounce.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/button_counter_with_sw_debounce/button_counter_with_sw_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641714678784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641714678784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "button_counter_with_sw_debounce " "Elaborating entity \"button_counter_with_sw_debounce\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641714678811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_disp seven_segment_disp:disp " "Elaborating entity \"seven_segment_disp\" for hierarchy \"seven_segment_disp:disp\"" {  } { { "button_counter_with_sw_debounce.v" "disp" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/button_counter_with_sw_debounce/button_counter_with_sw_debounce.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641714678822 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neg_bcd seven_segment_disp.v(4) " "Verilog HDL or VHDL warning at seven_segment_disp.v(4): object \"neg_bcd\" assigned a value but never read" {  } { { "../clk_counter_switch_dp/seven_segment_disp.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/clk_counter_switch_dp/seven_segment_disp.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641714678822 "|button_counter_with_sw_debounce|seven_segment_disp:disp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_debounce switch_debounce:debounce " "Elaborating entity \"switch_debounce\" for hierarchy \"switch_debounce:debounce\"" {  } { { "button_counter_with_sw_debounce.v" "debounce" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/button_counter_with_sw_debounce/button_counter_with_sw_debounce.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641714678823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider switch_debounce:debounce\|clk_divider:U0 " "Elaborating entity \"clk_divider\" for hierarchy \"switch_debounce:debounce\|clk_divider:U0\"" {  } { { "../switch_debounce/switch_debounce.v" "U0" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/switch_debounce/switch_debounce.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641714678825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff switch_debounce:debounce\|d_ff:D0 " "Elaborating entity \"d_ff\" for hierarchy \"switch_debounce:debounce\|d_ff:D0\"" {  } { { "../switch_debounce/switch_debounce.v" "D0" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/switch_debounce/switch_debounce.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641714678826 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_segment GND " "Pin \"n_segment\" is stuck at GND" {  } { { "button_counter_with_sw_debounce.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/button_counter_with_sw_debounce/button_counter_with_sw_debounce.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641714679143 "|button_counter_with_sw_debounce|n_segment"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641714679143 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641714679199 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/button_counter_with_sw_debounce/output_files/button_counter_with_sw_debounce.map.smsg " "Generated suppressed messages file C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/button_counter_with_sw_debounce/output_files/button_counter_with_sw_debounce.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641714679476 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641714679558 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641714679558 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641714679602 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641714679602 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641714679602 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641714679602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641714679627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 09 18:51:19 2022 " "Processing ended: Sun Jan 09 18:51:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641714679627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641714679627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641714679627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641714679627 ""}
