
<html><head><title>Routing in Automatic Mode</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="parula" />
<meta name="CreateDate" content="2023-10-05" />
<meta name="CreateTime" content="1696517531" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the use model and procedures for the automated chip assembly routing technologies" />
<meta name="DocTitle" content="Virtuoso Automated Chip Assembly Routing Flow Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Routing in Automatic Mode" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="ChipAssemblyrouting" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-05" />
<meta name="ModifiedTime" content="1696517531" />
<meta name="NextFile" content="chipAssembly_tk_Generating_Shields.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Layout" />
<meta name="PrevFile" content="chipAssembly_tk_Checking_Routability_of_the_Placed_Layout.html" />
<meta name="c_product" content="Virtuoso Layout Suite" />
<meta name="Product" content="Virtuoso Layout Suite" />
<meta name="ProductFamily" content="Virtuoso Layout Suite" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Automated Chip Assembly Routing Flow Guide -- Routing in Automatic Mode" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Standard Cell Routing,Routing Environment,Device Routing,Chip Routing,Automatic Device Placement and Routing" />
<meta name="prod_subfeature" content="Routing,Chip,Standard Cell" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="ChipAssemblyroutingIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="ChipAssemblyroutingTOC.html">Contents</a></li><li><a class="prev" href="chipAssembly_tk_Checking_Routability_of_the_Placed_Layout.html" title="Checking Layout Routability in Chip Assembly">Checking Layout Routability in ...</a></li><li style="float: right;"><a class="viewPrint" href="ChipAssemblyrouting.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chipAssembly_tk_Generating_Shields.html" title="Generating Shields">Generating Shields</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Automated Chip Assembly Routing Flow Guide<br />Product Version IC23.1, October 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:tk_Routing_in_Automatic_Mode" title="Routing in Automatic Mode"></a><h2>
<a id="pgfId-1201625"></a><a id="18341"></a>Routing in Automatic Mode</h2>

<p>
<a id="pgfId-1201765"></a>The <em>Auto</em> mode of Chip Assembly routing is the most appropriate routing style for channel type of designs. To obtain a clean result and high quality of results, global, detail, and optimize routing steps are all required, with 3, 10, and 3 passes, respectively. Depending on the design size, the PDK, the floorplan, and the constraints, the number of passes can be adjusted.</p>
<p>
<a id="pgfId-1201902"></a>To run the router:</p>
<ol><li>
<a id="pgfId-1201956"></a>Open a design in Layout MXL. </li><li>
<a id="pgfId-1210251"></a>Select the nets of interest from the Navigator assistant. </li><li>
<a id="pgfId-1201957"></a>Choose <em>Window</em> &#8211; <em>Assistants</em> &#8211; <em>Routing</em>. <br />
<a id="pgfId-1211167"></a>Alternatively, right-click anywhere on the layout window menu bar and choose <em>Assistants</em> &#8211; <em>Routing</em>.</li><li>
<a id="pgfId-1201958"></a>In the Routing assistant, click the <em>Route</em> tab.<br />
<a id="pgfId-1210409"></a><div class="webflare-div-image">
<img width="635" height="510" src="images/chipAssembly-8.gif" /></div></li><li>
<a id="pgfId-1202117"></a>Select the nets to route. You can either select <em>All</em>, <em>Selected</em>, <em>Open</em>, or <em>Shorted</em> nets.</li><li>
<a id="pgfId-1202612"></a>Select <em>Include Supply Nets</em> to include power and ground nets to the list of nets to be routed.</li><li>
<a id="pgfId-1202637"></a>Select <em>PR boundary</em> to run routing within the PR boundary. </li><li>
<a id="pgfId-1202740"></a>Select the routing option to be run. You can select <em>Global route</em>, <em>Detailed route</em>, <em>Optimize route</em>, or <em>Remove shorts &amp; DRCs</em>.</li><li>
<a id="pgfId-1202732"></a>Specify the required number of passes for selected router. </li><li>
<a id="pgfId-1202920"></a>Specify a cellview to save the routing results. You can save the results either in the current view or specify another cellview.</li><li>
<a id="pgfId-1204772"></a>Click <em>Run signal router</em> <img width="22" height="22" src="images/chipAssembly-9.gif" />
 to run signal routing.<br />
<a id="pgfId-1204823"></a>The selected nets are routed. While the router is running, the <em>Stop</em> <img width="22" height="22" src="images/chipAssembly-10.gif" />
 button is displayed. A directory called <code>routerLogs</code> is created in the run directory. Clicking the <em>Stop</em> button cancels the current run without retrieving any routing information from the memory design.<br />
<a id="pgfId-998398"></a><div class="webflare-div-image">
<img width="635" height="469" src="images/chipAssembly-11.gif" /></div>
<a id="pgfId-1216013"></a>Check the contents of the log file, especially the different route passes and observe the convergence, the runtime, and the overall stats. An essential section of the log window is <em>ROUTING HISTORY</em>, which displays the detailed runtime for each pass and the total runtime. Other statistics are also displayed, such as violations (conflicts), opens, and number of vias.<br />
<a id="pgfId-1206839"></a>Routing errors are reported in the CIW, which might be hidden underneath other windows. The CIW can be raised automatically by setting the following environment variable:<pre class="webflare-pre-block webflare-courier-new" id="#id1206840">
<a id="pgfId-1206840"></a>envSetVal(&quot;ui&quot; &quot;raiseCIWonError&quot; &#39;boolean t)</pre></li></ol>
























<h3>
<a id="pgfId-1202912"></a>Improving Routing Results</h3>

<p>
<a id="pgfId-1204303"></a>To improve routing results:</p>
<ol><li>
<a id="pgfId-1204346"></a>In the Routing assistant, click the <em>Route</em> tab.</li><li>
<a id="pgfId-1204688"></a>Select <em>Remove Jogs</em> in the <em>Update</em> section of the <em>Route</em> tab. <br />
<a id="pgfId-1212018"></a>This option is needed when the router or pre-routed wires might have unnecessary jogs. You can run this command on the entire design or on the selected nets. </li><li>
<a id="pgfId-1204546"></a>Select <em>Remove Notches</em> to fix the notches between the wires and pins.<br />
<a id="pgfId-1210469"></a><div class="webflare-div-image">
<img width="635" height="195" src="images/chipAssembly-12.gif" /></div>
<a id="pgfId-1204975"></a>The improved routing results for the selected nets is displayed in the layout window.</li></ol>









<h3>
<a id="pgfId-1204236"></a>Deleting Routed Nets</h3>

<p>
<a id="pgfId-1205097"></a>To delete the routing on nets:</p>
<ol><li>
<a id="pgfId-1205173"></a>In the Routing assistant, click the <em>Route</em> tab.</li><li>
<a id="pgfId-1205435"></a>In the <em>Update</em> section of the <em>Route</em> tab, click the <em>All</em> button to select all types of routing objects. You can also select to delete any of the <em>Spines</em>, <em>Wires and vias</em>, <em>Preroutes</em>, <em>Shields</em>, or <em>Shield ties</em>.<br />
<a id="pgfId-1210436"></a><div class="webflare-div-image">
<img width="635" height="195" src="images/chipAssembly-13.gif" /></div></li><li>
<a id="pgfId-1205283"></a>Click <em>Delete</em> <img width="22" height="22" src="images/chipAssembly-14.gif" />
 to delete all the routing from the design. </li><li>
<a id="pgfId-1205175"></a>To re-run signal routing, click <em>Run signal router</em> <img width="22" height="22" src="images/chipAssembly-15.gif" />
.<br />
<a id="pgfId-1205180"></a>The routing results for the selected nets is displayed in the layout window.</li></ol>









<h4><em>
<a id="pgfId-1206803"></a>Related Topics</em></h4>

<p>
<a id="pgfId-1227992"></a><a href="introduction.html#17547">Chip Assembly Routing</a></p>
<p>
<a id="pgfId-1228063"></a><a href="chipAssembly.html#53511">Chip Assembly Routing Configuration</a></p>
<p>
<a id="pgfId-1227996"></a><a href="RoutingAssistant_re_Routing_Assistant_User_Interface_for_Chip_Assembly_Routing_Flow.html#35828">Routing Assistant User Interface for Chip Assembly Routing Flow</a></p>
<p>
<a id="pgfId-1228000"></a><a href="chipAssembly_tk_Configuring_Router_Settings.html#41296">Configuring Chip Assembly Routing Settings</a></p>
<p>
<a id="pgfId-1228004"></a><a href="chipAssembly_tk_Checking_Routability_of_the_Placed_Layout.html#12778">Checking Layout Routability in Chip Assembly</a></p>
<p>
<a id="pgfId-1228012"></a><a href="chipAssembly_tk_Generating_Shields.html#96202">Generating Shields</a></p>
<p>
<a id="pgfId-1227981"></a><a href="chipAssembly_tk_Viewing_and_Analyzing_Routing_Results.html#65070">Viewing and Analyzing Chip Assembly Routing Results</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chipAssembly_tk_Checking_Routability_of_the_Placed_Layout.html" id="prev" title="Checking Layout Routability in Chip Assembly">Checking Layout Routability in ...</a></em></b><b><em><a href="chipAssembly_tk_Generating_Shields.html" id="nex" title="Generating Shields">Generating Shields</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>