
# Synthesis

* Timing

* Utilization

hls

![image](https://github.com/Kman1016/SocLab/assets/72218646/981cf5fa-1239-4b57-898b-1368baffcd1f)

verilog

![image](https://github.com/Kman1016/SocLab/assets/72218646/25ff3440-3377-451b-8241-90c34005566f)


* Power
