/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  reg [12:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [18:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  reg [5:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [8:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire [7:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [3:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [6:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [2:0] celloutsig_0_57z;
  wire [19:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_66z;
  wire [28:0] celloutsig_0_67z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  reg [5:0] celloutsig_0_81z;
  wire [18:0] celloutsig_0_82z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [38:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_1z ? celloutsig_0_0z : celloutsig_0_1z;
  assign celloutsig_0_7z = celloutsig_0_5z ? celloutsig_0_4z : in_data[50];
  assign celloutsig_1_3z = celloutsig_1_0z ? celloutsig_1_0z : in_data[172];
  assign celloutsig_1_19z = celloutsig_1_18z ? celloutsig_1_14z[5] : celloutsig_1_0z;
  assign celloutsig_0_0z = ~(in_data[79] & in_data[57]);
  assign celloutsig_0_48z = ~(celloutsig_0_24z[8] & celloutsig_0_8z[4]);
  assign celloutsig_0_12z = ~(celloutsig_0_2z & celloutsig_0_7z);
  assign celloutsig_0_22z = ~(celloutsig_0_1z & in_data[26]);
  assign celloutsig_0_34z = ~(celloutsig_0_5z | celloutsig_0_14z[2]);
  assign celloutsig_0_39z = ~(celloutsig_0_0z | celloutsig_0_24z[1]);
  assign celloutsig_0_66z = ~(celloutsig_0_19z | celloutsig_0_58z[3]);
  assign celloutsig_0_71z = ~(celloutsig_0_41z | celloutsig_0_47z[1]);
  assign celloutsig_0_9z = ~(celloutsig_0_4z | celloutsig_0_1z);
  assign celloutsig_0_54z = ~celloutsig_0_29z[0];
  assign celloutsig_0_56z = ~celloutsig_0_9z;
  assign celloutsig_0_19z = ~celloutsig_0_12z;
  assign celloutsig_0_2z = ~celloutsig_0_1z;
  assign celloutsig_0_1z = ~((in_data[10] | celloutsig_0_0z) & (in_data[88] | celloutsig_0_0z));
  assign celloutsig_0_43z = celloutsig_0_31z[6] | ~(celloutsig_0_7z);
  assign celloutsig_0_75z = celloutsig_0_8z[2] | ~(celloutsig_0_2z);
  assign celloutsig_0_10z = celloutsig_0_3z | ~(celloutsig_0_5z);
  assign celloutsig_0_17z = celloutsig_0_6z[9] | celloutsig_0_3z;
  assign celloutsig_0_44z = celloutsig_0_30z ^ celloutsig_0_1z;
  assign celloutsig_0_50z = celloutsig_0_39z ^ celloutsig_0_25z[1];
  assign celloutsig_0_37z = celloutsig_0_6z[10:3] & celloutsig_0_6z[7:0];
  assign celloutsig_0_47z = { celloutsig_0_13z[4:2], celloutsig_0_0z } & { celloutsig_0_13z[1:0], celloutsig_0_17z, celloutsig_0_44z };
  assign celloutsig_0_6z = in_data[62:51] & { in_data[74:69], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[158:123], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z } & { in_data[137:105], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_11z = { celloutsig_1_5z[30:28], celloutsig_1_3z } & { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_38z = { celloutsig_0_37z[7:5], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_19z } / { 1'h1, celloutsig_0_24z[9:5] };
  assign celloutsig_0_40z = celloutsig_0_13z / { 1'h1, celloutsig_0_13z[2:0], celloutsig_0_30z };
  assign celloutsig_0_58z = { celloutsig_0_52z[4:0], celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_30z } / { 1'h1, celloutsig_0_13z[2:0], celloutsig_0_36z, celloutsig_0_29z, celloutsig_0_17z, celloutsig_0_34z, celloutsig_0_44z, celloutsig_0_36z, celloutsig_0_44z };
  assign celloutsig_0_25z = celloutsig_0_24z[17:14] / { 1'h1, celloutsig_0_20z[2:1], celloutsig_0_23z };
  assign celloutsig_0_31z = { celloutsig_0_24z[18:11], celloutsig_0_16z } / { 1'h1, celloutsig_0_21z };
  assign celloutsig_0_35z = { in_data[84:79], celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_31z, celloutsig_0_22z, celloutsig_0_33z } > { celloutsig_0_31z[2:1], celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_33z, celloutsig_0_24z, celloutsig_0_34z };
  assign celloutsig_0_41z = celloutsig_0_25z[3:1] > celloutsig_0_29z[3:1];
  assign celloutsig_0_49z = { celloutsig_0_37z[6:0], celloutsig_0_44z, celloutsig_0_0z, celloutsig_0_2z } > { celloutsig_0_20z[4], celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_48z, celloutsig_0_36z };
  assign celloutsig_0_45z = celloutsig_0_33z && celloutsig_0_37z[5:2];
  assign celloutsig_1_0z = in_data[123:117] && in_data[153:147];
  assign celloutsig_1_17z = { celloutsig_1_5z[13], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_11z } && { celloutsig_1_6z[4], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_26z = celloutsig_0_25z[3:1] && { celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_16z = { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_11z } < { in_data[35:28], celloutsig_0_7z };
  assign celloutsig_0_23z = celloutsig_0_15z[7:4] < celloutsig_0_11z;
  assign celloutsig_0_30z = celloutsig_0_29z[5:3] < { celloutsig_0_21z[2:1], celloutsig_0_22z };
  assign celloutsig_0_33z = celloutsig_0_11z % { 1'h1, celloutsig_0_11z[2:1], in_data[0] };
  assign celloutsig_0_82z = { celloutsig_0_6z[11:5], celloutsig_0_75z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_62z, celloutsig_0_63z, celloutsig_0_3z, celloutsig_0_20z } % { 1'h1, celloutsig_0_67z[16:1], celloutsig_0_71z, celloutsig_0_12z };
  assign celloutsig_1_8z = in_data[158:156] % { 1'h1, celloutsig_1_0z, 1'h0 };
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z } % { 1'h1, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_42z = { celloutsig_0_8z[1], celloutsig_0_30z, celloutsig_0_13z, celloutsig_0_40z, celloutsig_0_25z, celloutsig_0_23z } != { celloutsig_0_37z[6:2], celloutsig_0_40z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_39z, celloutsig_0_34z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_0z, 2'h0, celloutsig_1_9z } != { celloutsig_1_5z[11:5], celloutsig_1_4z };
  assign celloutsig_0_57z = ~ { celloutsig_0_47z[1:0], celloutsig_0_42z };
  assign celloutsig_0_32z = celloutsig_0_15z[6:2] | celloutsig_0_15z[8:4];
  assign celloutsig_0_61z = { celloutsig_0_55z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_43z } | { celloutsig_0_32z[1:0], celloutsig_0_43z, celloutsig_0_49z, celloutsig_0_4z, celloutsig_0_35z, celloutsig_0_35z, celloutsig_0_25z };
  assign celloutsig_0_13z = { in_data[59:58], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_12z } | celloutsig_0_8z;
  assign celloutsig_0_14z = { in_data[55:54], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z } | { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_9z } | { celloutsig_0_14z[5:0], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_55z = celloutsig_0_54z & celloutsig_0_48z;
  assign celloutsig_0_63z = celloutsig_0_55z & celloutsig_0_22z;
  assign celloutsig_0_4z = ^ { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_5z = ^ { in_data[67:58], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_62z = ^ { celloutsig_0_15z[8], celloutsig_0_50z, celloutsig_0_33z, celloutsig_0_11z };
  assign celloutsig_1_4z = ^ { in_data[174:164], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_9z = ^ { in_data[125:122], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_18z = ^ { celloutsig_1_6z, celloutsig_1_17z };
  assign celloutsig_0_36z = { celloutsig_0_24z[7], celloutsig_0_10z, celloutsig_0_23z } <<< celloutsig_0_32z[3:1];
  assign celloutsig_0_52z = celloutsig_0_14z <<< { celloutsig_0_40z[4:1], celloutsig_0_36z };
  assign celloutsig_0_8z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z } <<< { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_8z[4:3], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_12z } <<< celloutsig_0_13z;
  assign celloutsig_0_20z = { celloutsig_0_11z[1:0], celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_5z } <<< { celloutsig_0_6z[0], celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_67z = { celloutsig_0_3z, celloutsig_0_52z, celloutsig_0_61z, celloutsig_0_25z, celloutsig_0_38z } - { celloutsig_0_58z[15:12], celloutsig_0_54z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_57z, celloutsig_0_0z, celloutsig_0_45z, celloutsig_0_33z, celloutsig_0_33z, celloutsig_0_66z, celloutsig_0_56z, celloutsig_0_44z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } - celloutsig_1_5z[34:25];
  assign celloutsig_1_14z = { celloutsig_1_6z[9:1], celloutsig_1_4z } - { in_data[164:160], celloutsig_1_11z, celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_81z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_81z = celloutsig_0_52z[6:1];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_15z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_15z = { in_data[24:17], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_24z = 19'h00000;
    else if (!clkin_data[0]) celloutsig_0_24z = { celloutsig_0_15z[12:1], celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_18z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_29z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_29z = { celloutsig_0_6z[11:7], celloutsig_0_26z };
  assign { out_data[128], out_data[96], out_data[37:32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
