# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../../Arithmetic_Logic_Block/Arithmetic_Logic_Block.srcs/sources_1/new/Operations_Array_Custom_Pack.vhd" \
"../../../../../Arithmetic_Logic_Block/Arithmetic_Logic_Block.srcs/sources_1/new/Arithmetic_Logic_Block.vhd" \
"../../../../../Rotational_Logic_Block/Rotational_Logic_Block.srcs/sources_1/new/Rotational_Logic_Block.vhd" \
"../../../../../Comparison_Logic_Block/Comparison_Logic_Block.srcs/sources_1/new/Comparison_Logic_Block.vhd" \
"../../../../ARCA_Logic_Array.srcs/sources_1/new/ARCA_Logic_Array.vhd" \
"../../../../ARCA_Logic_Array.srcs/sim_1/new/ARCA_Logic_Array_Test_Bench.vhd" \

# Do not sort compile order
nosort
