

================================================================
== Vitis HLS Report for 'svd_2_Pipeline_VITIS_LOOP_380_8'
================================================================
* Date:           Sun Feb  5 16:55:14 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  36.541 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_380_8  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     114|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|        0|     708|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|      164|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      164|     867|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U1285  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|   3|  0|  708|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln380_fu_130_p2   |         +|   0|  0|  71|          64|           1|
    |add_ln381_fu_115_p2   |         +|   0|  0|  12|           5|           5|
    |icmp_ln380_fu_125_p2  |      icmp|   0|  0|  29|          64|          64|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 114|         134|          72|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |k_71_fu_44               |   9|          2|   64|        128|
    |scale_13_fu_40           |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  131|        262|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |k_71_fu_44               |  64|   0|   64|          0|
    |scale_13_fu_40           |  64|   0|   64|          0|
    |zext_ln380_cast_reg_195  |  32|   0|   64|         32|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 164|   0|  196|         32|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_380_8|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_380_8|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_380_8|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_380_8|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_380_8|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_380_8|  return value|
|zext_ln337_7         |   in|   32|     ap_none|                     zext_ln337_7|        scalar|
|sub_ln360            |   in|    5|     ap_none|                        sub_ln360|        scalar|
|U_val_address0       |  out|    5|   ap_memory|                            U_val|         array|
|U_val_ce0            |  out|    1|   ap_memory|                            U_val|         array|
|U_val_q0             |   in|   64|   ap_memory|                            U_val|         array|
|zext_ln380           |   in|   32|     ap_none|                       zext_ln380|        scalar|
|scale_13_out         |  out|   64|      ap_vld|                     scale_13_out|       pointer|
|scale_13_out_ap_vld  |  out|    1|      ap_vld|                     scale_13_out|       pointer|
+---------------------+-----+-----+------------+---------------------------------+--------------+

