{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496622209865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496622209869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 04 21:23:29 2017 " "Processing started: Sun Jun 04 21:23:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496622209869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496622209869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off J17 -c J17 " "Command: quartus_map --read_settings_files=on --write_settings_files=off J17 -c J17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496622209869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1496622210199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1496622210199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/vga_driver.v 2 2 " "Found 2 design units, including 2 entities, in source file /processor/j17/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "../vga_driver.v" "" { Text "D:/Processor/J17/vga_driver.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496622223309 ""} { "Info" "ISGN_ENTITY_NAME" "2 frequency_divider_by2 " "Found entity 2: frequency_divider_by2" {  } { { "../vga_driver.v" "" { Text "D:/Processor/J17/vga_driver.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496622223309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496622223309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../debounce.v" "" { Text "D:/Processor/J17/debounce.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496622223310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496622223310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496622223312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496622223312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/j17.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/j17.v" { { "Info" "ISGN_ENTITY_NAME" "1 J17 " "Found entity 1: J17" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496622223314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496622223314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/if.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "../IF.v" "" { Text "D:/Processor/J17/IF.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496622223315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496622223315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP " "Found entity 1: DP" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496622223316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496622223316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/ram.v 2 2 " "Found 2 design units, including 2 entities, in source file /processor/j17/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "D:/Processor/J17/RAM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496622223317 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_7seg " "Found entity 2: LED_7seg" {  } { { "../RAM.v" "" { Text "D:/Processor/J17/RAM.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496622223317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496622223317 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_driver.v(41) " "Verilog HDL Instantiation warning at vga_driver.v(41): instance has no name" {  } { { "../vga_driver.v" "" { Text "D:/Processor/J17/vga_driver.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1496622223318 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "RAM.v(24) " "Verilog HDL Instantiation warning at RAM.v(24): instance has no name" {  } { { "../RAM.v" "" { Text "D:/Processor/J17/RAM.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1496622223322 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "RAM.v(30) " "Verilog HDL Instantiation warning at RAM.v(30): instance has no name" {  } { { "../RAM.v" "" { Text "D:/Processor/J17/RAM.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1496622223322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "J17 " "Elaborating entity \"J17\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1496622223366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF IF:InstructionFetch " "Elaborating entity \"IF\" for hierarchy \"IF:InstructionFetch\"" {  } { { "../J17.v" "InstructionFetch" { Text "D:/Processor/J17/J17.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496622223368 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "list.data_a 0 IF.v(15) " "Net \"list.data_a\" at IF.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../IF.v" "" { Text "D:/Processor/J17/IF.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1496622223374 "|J17|IF:InstructionFetch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "list.waddr_a 0 IF.v(15) " "Net \"list.waddr_a\" at IF.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../IF.v" "" { Text "D:/Processor/J17/IF.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1496622223374 "|J17|IF:InstructionFetch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "list.we_a 0 IF.v(15) " "Net \"list.we_a\" at IF.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../IF.v" "" { Text "D:/Processor/J17/IF.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1496622223374 "|J17|IF:InstructionFetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:ControlUnit " "Elaborating entity \"UC\" for hierarchy \"UC:ControlUnit\"" {  } { { "../J17.v" "ControlUnit" { Text "D:/Processor/J17/J17.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496622223389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP DP:DataPath " "Elaborating entity \"DP\" for hierarchy \"DP:DataPath\"" {  } { { "../J17.v" "DataPath" { Text "D:/Processor/J17/J17.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496622223390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM\"" {  } { { "../J17.v" "RAM" { Text "D:/Processor/J17/J17.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496622223399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce RAM:RAM\|debounce:comb_3 " "Elaborating entity \"debounce\" for hierarchy \"RAM:RAM\|debounce:comb_3\"" {  } { { "../RAM.v" "comb_3" { Text "D:/Processor/J17/RAM.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496622223403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 debounce.v(54) " "Verilog HDL assignment warning at debounce.v(54): truncated value with size 32 to match size of target (11)" {  } { { "../debounce.v" "" { Text "D:/Processor/J17/debounce.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1496622223403 "|J17|RAM:RAM|debounce:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_7seg RAM:RAM\|LED_7seg:comb_4 " "Elaborating entity \"LED_7seg\" for hierarchy \"RAM:RAM\|LED_7seg:comb_4\"" {  } { { "../RAM.v" "comb_4" { Text "D:/Processor/J17/RAM.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496622223404 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "IF:InstructionFetch\|list " "RAM logic \"IF:InstructionFetch\|list\" is uninferred due to inappropriate RAM size" {  } { { "../IF.v" "list" { Text "D:/Processor/J17/IF.v" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1496622224109 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1496622224109 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 7 D:/Processor/J17/Quartus/db/J17.ram0_IF_931.hdl.mif " "Memory depth (8) in the design file differs from memory depth (7) in the Memory Initialization File \"D:/Processor/J17/Quartus/db/J17.ram0_IF_931.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1496622224110 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DP:DataPath\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DP:DataPath\|Mult0\"" {  } { { "../DP.v" "Mult0" { Text "D:/Processor/J17/DP.v" 80 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1496622224406 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1496622224406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:DataPath\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DP:DataPath\|lpm_mult:Mult0\"" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496622224450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:DataPath\|lpm_mult:Mult0 " "Instantiated megafunction \"DP:DataPath\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496622224450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496622224450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496622224450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496622224450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496622224450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496622224450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496622224450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496622224450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1496622224450 ""}  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1496622224450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Processor/J17/Quartus/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496622224501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496622224501 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Processor/J17/Quartus/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 80 -1 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1496622224537 "|J17|DP:DataPath|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Processor/J17/Quartus/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 80 -1 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1496622224537 "|J17|DP:DataPath|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1496622224537 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1496622224537 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1496622224867 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1496622224885 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1496622224885 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|w513w\[0\] " "Synthesized away node \"DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|w513w\[0\]\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Processor/J17/Quartus/db/mult_7dt.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 80 -1 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1496622224899 "|J17|DP:DataPath|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult1 " "Synthesized away node \"DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult1\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Processor/J17/Quartus/db/mult_7dt.tdf" 40 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 80 -1 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1496622224899 "|J17|DP:DataPath|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out4 " "Synthesized away node \"DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out4\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Processor/J17/Quartus/db/mult_7dt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 80 -1 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1496622224899 "|J17|DP:DataPath|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out6 " "Synthesized away node \"DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out6\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Processor/J17/Quartus/db/mult_7dt.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 80 -1 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1496622224899 "|J17|DP:DataPath|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult3 " "Synthesized away node \"DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult3\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Processor/J17/Quartus/db/mult_7dt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 80 -1 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1496622224899 "|J17|DP:DataPath|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult5 " "Synthesized away node \"DP:DataPath\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult5\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Processor/J17/Quartus/db/mult_7dt.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 80 -1 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1496622224899 "|J17|DP:DataPath|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1496622224899 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1496622224899 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1496622225255 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "118 " "118 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1496622226237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1496622226432 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496622226432 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1172 " "Implemented 1172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1496622226580 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1496622226580 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1099 " "Implemented 1099 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1496622226580 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1496622226580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "644 " "Peak virtual memory: 644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496622226611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 04 21:23:46 2017 " "Processing ended: Sun Jun 04 21:23:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496622226611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496622226611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496622226611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496622226611 ""}
