<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Armin\Desktop\ImageProcessing\TangNano20k_DSim_Cloud\project\impl\gwsynthesis\TangNano20k_DSim_Cloud.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Aug 24 17:16:39 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2733</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2655</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>201</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_27</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_27_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>tck_ibuf/I </td>
</tr>
<tr>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>3.527</td>
<td>283.500
<td>0.000</td>
<td>1.764</td>
<td>clk_27_ibuf/I</td>
<td>clk_27</td>
<td>u_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>3.527</td>
<td>283.500
<td>0.000</td>
<td>1.764</td>
<td>clk_27_ibuf/I</td>
<td>clk_27</td>
<td>u_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>7.055</td>
<td>141.750
<td>0.000</td>
<td>3.527</td>
<td>clk_27_ibuf/I</td>
<td>clk_27</td>
<td>u_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>10.582</td>
<td>94.500
<td>0.000</td>
<td>5.291</td>
<td>clk_27_ibuf/I</td>
<td>clk_27</td>
<td>u_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>140.940(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>283.500(MHz)</td>
<td style="color: #FF0000;">168.991(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_27!</h4>
<h4>No timing paths to get frequency of u_rpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_rpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_rpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_27</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_27</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-98.398</td>
<td>200</td>
</tr>
<tr>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-2.390</td>
<td>u_sdpb2/gowin_pipe_reg_sdpb_inst_1_dout[0]/Q</td>
<td>u_ao_top/data_i_reg_7_s0/D</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>5.882</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-2.328</td>
<td>u_sdpb4/dff_inst_7/Q</td>
<td>u_ao_top/data_i_reg_5_s0/D</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>5.821</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-2.166</td>
<td>u_sdpb5/gowin_pipe_reg_sdpb_inst_0_dout[0]/Q</td>
<td>u_ao_top/data_i_reg_4_s0/D</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>5.658</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-2.004</td>
<td>u_sdpb3/gowin_pipe_reg_sdpb_inst_0_dout[0]/Q</td>
<td>u_ao_top/data_i_reg_6_s0/D</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>5.496</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-2.001</td>
<td>u_sdpb1/dff_inst_7/Q</td>
<td>u_ao_top/data_i_reg_8_s0/D</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>5.494</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-1.168</td>
<td>pixel6_s0/Q</td>
<td>u_ao_top/data_i_reg_2_s0/D</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>4.660</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-1.153</td>
<td>pixel6_s0/Q</td>
<td>u_sdpb1/sdpb_inst_7/DI[0]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>4.646</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-1.076</td>
<td>pixel6_s0/Q</td>
<td>u_sdpb1/sdpb_inst_0/DI[0]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>4.569</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-1.052</td>
<td>pixel6_s0/Q</td>
<td>u_sdpb1/sdpb_inst_5/DI[0]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>4.545</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.968</td>
<td>u_ao_top/data_i_reg_0_s0/D</td>
<td>u_ao_top/data_i_reg_0_s0/D</td>
<td>clk_27:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.882</td>
<td>-0.436</td>
<td>2.215</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.908</td>
<td>addrRead1_17_s0/Q</td>
<td>addrRead3_15_s0/RESET</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>4.401</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.908</td>
<td>addrRead1_17_s0/Q</td>
<td>addrRead3_16_s0/RESET</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>4.401</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.908</td>
<td>addrRead1_17_s0/Q</td>
<td>addrRead3_17_s0/RESET</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>4.401</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.905</td>
<td>addrRead1_17_s0/Q</td>
<td>addrRead3_11_s0/RESET</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>4.398</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.905</td>
<td>addrRead1_17_s0/Q</td>
<td>addrRead3_12_s0/RESET</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>4.398</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.905</td>
<td>addrRead1_17_s0/Q</td>
<td>addrRead3_13_s0/RESET</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>4.398</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.905</td>
<td>u_sdpb1/sdpb_inst_6/DO[0]</td>
<td>u_sdpb1/gowin_pipe_reg_sdpb_inst_6_dout[0]/D</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>4.397</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.902</td>
<td>pixel6_s0/Q</td>
<td>u_sdpb1/sdpb_inst_6/DI[0]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>4.394</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.887</td>
<td>pixel6_s0/Q</td>
<td>u_sdpb4/sdpb_inst_4/DI[0]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>4.380</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.887</td>
<td>pixel6_s0/Q</td>
<td>u_sdpb1/sdpb_inst_1/DI[0]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>4.380</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.825</td>
<td>pixel6_s0/Q</td>
<td>u_sdpb1/sdpb_inst_8/DI[0]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>4.318</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.820</td>
<td>pixel6_s0/Q</td>
<td>u_sdpb4/sdpb_inst_1/DI[0]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>4.313</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.800</td>
<td>pixel6_s0/Q</td>
<td>u_sdpb1/sdpb_inst_3/DI[0]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>4.293</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.800</td>
<td>pixel6_s0/Q</td>
<td>u_sdpb1/sdpb_inst_2/DI[0]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>4.293</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.781</td>
<td>pixel6_s0/Q</td>
<td>u_sdpb1/sdpb_inst_4/DI[0]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.527</td>
<td>0.000</td>
<td>4.274</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.213</td>
<td>addrRead5_6_s0/Q</td>
<td>u_sdpb5/sdpb_inst_3/ADB[6]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.331</td>
</tr>
<tr>
<td>2</td>
<td>0.248</td>
<td>u_ao_top/data_i_reg_1_s0/D</td>
<td>u_ao_top/data_i_reg_1_s0/D</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.184</td>
<td>0.443</td>
</tr>
<tr>
<td>3</td>
<td>0.310</td>
<td>u_ao_top/data_register_5_s0/Q</td>
<td>u_ao_top/data_register_4_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.321</td>
</tr>
<tr>
<td>4</td>
<td>0.310</td>
<td>u_ao_top/data_register_7_s0/Q</td>
<td>u_ao_top/data_register_6_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.321</td>
</tr>
<tr>
<td>5</td>
<td>0.310</td>
<td>u_icon_top/input_shift_reg_2_s0/Q</td>
<td>u_icon_top/module_id_reg_2_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.321</td>
</tr>
<tr>
<td>6</td>
<td>0.314</td>
<td>u_ao_top/internal_reg_start_dly_0_s0/Q</td>
<td>u_ao_top/internal_reg_start_dly_1_s0/D</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>7</td>
<td>0.314</td>
<td>u_ao_top/data_register_25_s0/Q</td>
<td>u_ao_top/data_register_24_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>8</td>
<td>0.314</td>
<td>u_ao_top/data_register_29_s0/Q</td>
<td>u_ao_top/data_register_28_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>9</td>
<td>0.314</td>
<td>u_icon_top/input_shift_reg_1_s0/Q</td>
<td>u_icon_top/input_shift_reg_0_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>10</td>
<td>0.317</td>
<td>u_ao_top/data_register_21_s0/Q</td>
<td>u_ao_top/data_register_20_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>11</td>
<td>0.317</td>
<td>u_ao_top/data_register_23_s0/Q</td>
<td>u_ao_top/data_register_22_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>12</td>
<td>0.317</td>
<td>u_ao_top/data_register_24_s0/Q</td>
<td>u_ao_top/data_register_23_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>13</td>
<td>0.324</td>
<td>u_ao_top/data_register_10_s0/Q</td>
<td>u_ao_top/data_register_9_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.335</td>
</tr>
<tr>
<td>14</td>
<td>0.338</td>
<td>addrRead5_11_s0/Q</td>
<td>u_sdpb5/sdpb_inst_3/ADB[11]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
<tr>
<td>15</td>
<td>0.349</td>
<td>addrRead5_7_s1/Q</td>
<td>u_sdpb5/sdpb_inst_3/ADB[7]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>16</td>
<td>0.352</td>
<td>addrRead5_4_s0/Q</td>
<td>u_sdpb5/sdpb_inst_3/ADB[4]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>17</td>
<td>0.352</td>
<td>addrRead5_12_s0/Q</td>
<td>u_sdpb5/sdpb_inst_3/ADB[12]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>18</td>
<td>0.355</td>
<td>addrRead2_1_s0/Q</td>
<td>u_sdpb5/sdpb_inst_3/ADB[1]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>19</td>
<td>0.365</td>
<td>addrRead5_11_s0/Q</td>
<td>u_sdpb5/sdpb_inst_5/ADB[11]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.483</td>
</tr>
<tr>
<td>20</td>
<td>0.427</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s0/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s0/D</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>21</td>
<td>0.427</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s0/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s0/D</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>22</td>
<td>0.427</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0/D</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>23</td>
<td>0.427</td>
<td>u_ao_top/word_count_7_s0/Q</td>
<td>u_ao_top/word_count_7_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>24</td>
<td>0.427</td>
<td>u_ao_top/word_count_11_s0/Q</td>
<td>u_ao_top/word_count_11_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>25</td>
<td>0.427</td>
<td>u_ao_top/word_count_12_s0/Q</td>
<td>u_ao_top/word_count_12_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.054</td>
<td>u_ao_top/rst_ao_s1/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.764</td>
<td>0.018</td>
<td>0.657</td>
</tr>
<tr>
<td>2</td>
<td>1.054</td>
<td>u_ao_top/rst_ao_s1/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.764</td>
<td>0.018</td>
<td>0.657</td>
</tr>
<tr>
<td>3</td>
<td>1.054</td>
<td>u_ao_top/rst_ao_s1/Q</td>
<td>u_ao_top/capture_start_sel_s1/CLEAR</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.764</td>
<td>0.018</td>
<td>0.657</td>
</tr>
<tr>
<td>4</td>
<td>1.054</td>
<td>u_ao_top/rst_ao_s1/Q</td>
<td>u_ao_top/trigger_seq_start_s1/CLEAR</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.764</td>
<td>0.018</td>
<td>0.657</td>
</tr>
<tr>
<td>5</td>
<td>1.054</td>
<td>u_ao_top/rst_ao_s1/Q</td>
<td>u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.764</td>
<td>0.018</td>
<td>0.657</td>
</tr>
<tr>
<td>6</td>
<td>1.054</td>
<td>u_ao_top/rst_ao_s1/Q</td>
<td>u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.764</td>
<td>0.018</td>
<td>0.657</td>
</tr>
<tr>
<td>7</td>
<td>1.054</td>
<td>u_ao_top/rst_ao_s1/Q</td>
<td>u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.764</td>
<td>0.018</td>
<td>0.657</td>
</tr>
<tr>
<td>8</td>
<td>1.305</td>
<td>u_ao_top/rst_ao_s1/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.764</td>
<td>0.018</td>
<td>0.406</td>
</tr>
<tr>
<td>9</td>
<td>1.305</td>
<td>u_ao_top/rst_ao_s1/Q</td>
<td>u_ao_top/capture_end_dly_s0/PRESET</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.764</td>
<td>0.018</td>
<td>0.406</td>
</tr>
<tr>
<td>10</td>
<td>1.305</td>
<td>u_ao_top/rst_ao_s1/Q</td>
<td>u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.764</td>
<td>0.018</td>
<td>0.406</td>
</tr>
<tr>
<td>11</td>
<td>47.246</td>
<td>u_ao_top/internal_reg_init_s0/Q</td>
<td>u_ao_top/internal_reg_init_s0/CLEAR</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>50.000</td>
<td>0.000</td>
<td>2.719</td>
</tr>
<tr>
<td>12</td>
<td>47.752</td>
<td>u_ao_top/internal_reg_init_s1/Q</td>
<td>u_ao_top/internal_reg_init_s1/PRESET</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>50.000</td>
<td>0.000</td>
<td>2.213</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.467</td>
<td>u_ao_top/internal_reg_init_s0/Q</td>
<td>u_ao_top/internal_reg_init_s1/PRESET</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.478</td>
</tr>
<tr>
<td>2</td>
<td>1.565</td>
<td>u_ao_top/internal_reg_init_s1/Q</td>
<td>u_ao_top/internal_reg_init_s0/CLEAR</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.576</td>
</tr>
<tr>
<td>3</td>
<td>2.102</td>
<td>u_ao_top/rst_ao_s1/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-1.764</td>
<td>0.010</td>
<td>0.339</td>
</tr>
<tr>
<td>4</td>
<td>2.102</td>
<td>u_ao_top/rst_ao_s1/Q</td>
<td>u_ao_top/capture_end_dly_s0/PRESET</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-1.764</td>
<td>0.010</td>
<td>0.339</td>
</tr>
<tr>
<td>5</td>
<td>2.102</td>
<td>u_ao_top/rst_ao_s1/Q</td>
<td>u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-1.764</td>
<td>0.010</td>
<td>0.339</td>
</tr>
<tr>
<td>6</td>
<td>2.229</td>
<td>u_ao_top/rst_ao_s1/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-1.764</td>
<td>0.010</td>
<td>0.466</td>
</tr>
<tr>
<td>7</td>
<td>2.229</td>
<td>u_ao_top/rst_ao_s1/Q</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-1.764</td>
<td>0.010</td>
<td>0.466</td>
</tr>
<tr>
<td>8</td>
<td>2.229</td>
<td>u_ao_top/rst_ao_s1/Q</td>
<td>u_ao_top/capture_start_sel_s1/CLEAR</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-1.764</td>
<td>0.010</td>
<td>0.466</td>
</tr>
<tr>
<td>9</td>
<td>2.229</td>
<td>u_ao_top/rst_ao_s1/Q</td>
<td>u_ao_top/trigger_seq_start_s1/CLEAR</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-1.764</td>
<td>0.010</td>
<td>0.466</td>
</tr>
<tr>
<td>10</td>
<td>2.229</td>
<td>u_ao_top/rst_ao_s1/Q</td>
<td>u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-1.764</td>
<td>0.010</td>
<td>0.466</td>
</tr>
<tr>
<td>11</td>
<td>2.229</td>
<td>u_ao_top/rst_ao_s1/Q</td>
<td>u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-1.764</td>
<td>0.010</td>
<td>0.466</td>
</tr>
<tr>
<td>12</td>
<td>2.229</td>
<td>u_ao_top/rst_ao_s1/Q</td>
<td>u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-1.764</td>
<td>0.010</td>
<td>0.466</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.687</td>
<td>1.687</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>addrRead1_16_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.687</td>
<td>1.687</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>addrRead1_14_s0</td>
</tr>
<tr>
<td>3</td>
<td>0.687</td>
<td>1.687</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>addrRead1_10_s0</td>
</tr>
<tr>
<td>4</td>
<td>0.687</td>
<td>1.687</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>addrRead1_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>0.687</td>
<td>1.687</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>addrWrite_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>0.687</td>
<td>1.687</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>addrRead4_12_s0</td>
</tr>
<tr>
<td>7</td>
<td>0.687</td>
<td>1.687</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdpb1/dff_inst_3</td>
</tr>
<tr>
<td>8</td>
<td>0.687</td>
<td>1.687</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdpb1/sdpb_inst_1</td>
</tr>
<tr>
<td>9</td>
<td>0.687</td>
<td>1.687</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdpb1/sdpb_inst_0</td>
</tr>
<tr>
<td>10</td>
<td>0.687</td>
<td>1.687</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdpb1/dff_inst_2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdpb2/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/data_i_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>u_sdpb2/sdpb_inst_1/CLKB</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">u_sdpb2/gowin_pipe_reg_sdpb_inst_1_dout[0]/Q</td>
</tr>
<tr>
<td>2.503</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td>u_sdpb2/mux_inst_0/I1</td>
</tr>
<tr>
<td>3.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" background: #97FFFF;">u_sdpb2/mux_inst_0/O</td>
</tr>
<tr>
<td>3.704</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>u_sdpb2/mux_inst_5/I0</td>
</tr>
<tr>
<td>4.221</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">u_sdpb2/mux_inst_5/O</td>
</tr>
<tr>
<td>4.226</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][A]</td>
<td>u_sdpb2/mux_inst_8/I0</td>
</tr>
<tr>
<td>4.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][A]</td>
<td style=" background: #97FFFF;">u_sdpb2/mux_inst_8/O</td>
</tr>
<tr>
<td>4.785</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>u_sdpb2/mux_inst_10/I0</td>
</tr>
<tr>
<td>5.238</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C24[0][A]</td>
<td style=" background: #97FFFF;">u_sdpb2/mux_inst_10/O</td>
</tr>
<tr>
<td>7.006</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/data_i_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>u_ao_top/data_i_reg_7_s0/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>u_ao_top/data_i_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.042, 34.713%; route: 3.608, 61.343%; tC2Q: 0.232, 3.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdpb4/dff_inst_7</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/data_i_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>u_sdpb4/dff_inst_7/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R27C25[2][A]</td>
<td style=" font-weight:bold;">u_sdpb4/dff_inst_7/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>u_sdpb4/mux_inst_0/S0</td>
</tr>
<tr>
<td>2.337</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">u_sdpb4/mux_inst_0/O</td>
</tr>
<tr>
<td>3.021</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>u_sdpb4/mux_inst_5/I0</td>
</tr>
<tr>
<td>3.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td style=" background: #97FFFF;">u_sdpb4/mux_inst_5/O</td>
</tr>
<tr>
<td>3.563</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][B]</td>
<td>u_sdpb4/mux_inst_8/I0</td>
</tr>
<tr>
<td>4.118</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][B]</td>
<td style=" background: #97FFFF;">u_sdpb4/mux_inst_8/O</td>
</tr>
<tr>
<td>4.288</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>u_sdpb4/mux_inst_10/I0</td>
</tr>
<tr>
<td>4.805</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">u_sdpb4/mux_inst_10/O</td>
</tr>
<tr>
<td>6.944</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][A]</td>
<td style=" font-weight:bold;">u_ao_top/data_i_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[2][A]</td>
<td>u_ao_top/data_i_reg_5_s0/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C7[2][A]</td>
<td>u_ao_top/data_i_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.896, 32.573%; route: 3.693, 63.441%; tC2Q: 0.232, 3.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdpb5/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/data_i_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td>u_sdpb5/sdpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" font-weight:bold;">u_sdpb5/gowin_pipe_reg_sdpb_inst_0_dout[0]/Q</td>
</tr>
<tr>
<td>1.872</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>u_sdpb5/mux_inst_0/I0</td>
</tr>
<tr>
<td>2.427</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">u_sdpb5/mux_inst_0/O</td>
</tr>
<tr>
<td>3.083</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[3][B]</td>
<td>u_sdpb5/mux_inst_5/I0</td>
</tr>
<tr>
<td>3.600</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[3][B]</td>
<td style=" background: #97FFFF;">u_sdpb5/mux_inst_5/O</td>
</tr>
<tr>
<td>3.770</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>u_sdpb5/mux_inst_8/I0</td>
</tr>
<tr>
<td>4.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">u_sdpb5/mux_inst_8/O</td>
</tr>
<tr>
<td>4.292</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>u_sdpb5/mux_inst_10/I0</td>
</tr>
<tr>
<td>4.809</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">u_sdpb5/mux_inst_10/O</td>
</tr>
<tr>
<td>6.781</td>
<td>1.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" font-weight:bold;">u_ao_top/data_i_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>u_ao_top/data_i_reg_4_s0/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>u_ao_top/data_i_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.106, 37.221%; route: 3.320, 58.679%; tC2Q: 0.232, 4.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdpb3/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/data_i_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C5[0][A]</td>
<td>u_sdpb3/sdpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C5[0][A]</td>
<td style=" font-weight:bold;">u_sdpb3/gowin_pipe_reg_sdpb_inst_0_dout[0]/Q</td>
</tr>
<tr>
<td>2.414</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[3][A]</td>
<td>u_sdpb3/mux_inst_0/I0</td>
</tr>
<tr>
<td>2.867</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[3][A]</td>
<td style=" background: #97FFFF;">u_sdpb3/mux_inst_0/O</td>
</tr>
<tr>
<td>3.280</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[1][B]</td>
<td>u_sdpb3/mux_inst_5/I0</td>
</tr>
<tr>
<td>3.835</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C24[1][B]</td>
<td style=" background: #97FFFF;">u_sdpb3/mux_inst_5/O</td>
</tr>
<tr>
<td>3.839</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[3][A]</td>
<td>u_sdpb3/mux_inst_8/I0</td>
</tr>
<tr>
<td>4.394</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C24[3][A]</td>
<td style=" background: #97FFFF;">u_sdpb3/mux_inst_8/O</td>
</tr>
<tr>
<td>4.399</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>u_sdpb3/mux_inst_10/I0</td>
</tr>
<tr>
<td>4.852</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C24[0][A]</td>
<td style=" background: #97FFFF;">u_sdpb3/mux_inst_10/O</td>
</tr>
<tr>
<td>6.619</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" font-weight:bold;">u_ao_top/data_i_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>u_ao_top/data_i_reg_6_s0/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>u_ao_top/data_i_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.016, 36.680%; route: 3.248, 59.099%; tC2Q: 0.232, 4.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdpb1/dff_inst_7</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/data_i_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>u_sdpb1/dff_inst_7/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R26C24[1][B]</td>
<td style=" font-weight:bold;">u_sdpb1/dff_inst_7/Q</td>
</tr>
<tr>
<td>2.053</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][B]</td>
<td>u_sdpb1/mux_inst_3/S0</td>
</tr>
<tr>
<td>2.506</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][B]</td>
<td style=" background: #97FFFF;">u_sdpb1/mux_inst_3/O</td>
</tr>
<tr>
<td>2.510</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td>u_sdpb1/mux_inst_6/I1</td>
</tr>
<tr>
<td>3.027</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td style=" background: #97FFFF;">u_sdpb1/mux_inst_6/O</td>
</tr>
<tr>
<td>3.198</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>u_sdpb1/mux_inst_8/I1</td>
</tr>
<tr>
<td>3.753</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">u_sdpb1/mux_inst_8/O</td>
</tr>
<tr>
<td>3.923</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>u_sdpb1/mux_inst_10/I0</td>
</tr>
<tr>
<td>4.478</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td style=" background: #97FFFF;">u_sdpb1/mux_inst_10/O</td>
</tr>
<tr>
<td>6.617</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[1][B]</td>
<td style=" font-weight:bold;">u_ao_top/data_i_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[1][B]</td>
<td>u_ao_top/data_i_reg_8_s0/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C7[1][B]</td>
<td>u_ao_top/data_i_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.080, 37.863%; route: 3.182, 57.914%; tC2Q: 0.232, 4.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixel6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/data_i_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>pixel6_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">pixel6_s0/Q</td>
</tr>
<tr>
<td>2.013</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>output_pixel_d_s4/I3</td>
</tr>
<tr>
<td>2.384</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s4/F</td>
</tr>
<tr>
<td>2.797</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>output_pixel_d_s0/I1</td>
</tr>
<tr>
<td>3.168</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">output_pixel_d_s0/F</td>
</tr>
<tr>
<td>3.339</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][A]</td>
<td>output_pixel_d_s/I0</td>
</tr>
<tr>
<td>3.856</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R26C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s/F</td>
</tr>
<tr>
<td>5.783</td>
<td>1.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/data_i_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>u_ao_top/data_i_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C7[1][A]</td>
<td>u_ao_top/data_i_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.259, 27.016%; route: 3.169, 68.006%; tC2Q: 0.232, 4.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixel6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdpb1/sdpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>pixel6_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">pixel6_s0/Q</td>
</tr>
<tr>
<td>2.013</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>output_pixel_d_s4/I3</td>
</tr>
<tr>
<td>2.384</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s4/F</td>
</tr>
<tr>
<td>2.797</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>output_pixel_d_s0/I1</td>
</tr>
<tr>
<td>3.168</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">output_pixel_d_s0/F</td>
</tr>
<tr>
<td>3.339</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][A]</td>
<td>output_pixel_d_s/I0</td>
</tr>
<tr>
<td>3.856</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R26C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s/F</td>
</tr>
<tr>
<td>5.769</td>
<td>1.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">u_sdpb1/sdpb_inst_7/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>u_sdpb1/sdpb_inst_7/CLKA</td>
</tr>
<tr>
<td>4.616</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>u_sdpb1/sdpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.259, 27.101%; route: 3.155, 67.905%; tC2Q: 0.232, 4.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixel6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdpb1/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>pixel6_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">pixel6_s0/Q</td>
</tr>
<tr>
<td>2.013</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>output_pixel_d_s4/I3</td>
</tr>
<tr>
<td>2.384</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s4/F</td>
</tr>
<tr>
<td>2.797</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>output_pixel_d_s0/I1</td>
</tr>
<tr>
<td>3.168</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">output_pixel_d_s0/F</td>
</tr>
<tr>
<td>3.339</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][A]</td>
<td>output_pixel_d_s/I0</td>
</tr>
<tr>
<td>3.856</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R26C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s/F</td>
</tr>
<tr>
<td>5.692</td>
<td>1.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">u_sdpb1/sdpb_inst_0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>u_sdpb1/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>4.616</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>u_sdpb1/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.259, 27.556%; route: 3.078, 67.366%; tC2Q: 0.232, 5.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixel6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdpb1/sdpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>pixel6_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">pixel6_s0/Q</td>
</tr>
<tr>
<td>2.013</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>output_pixel_d_s4/I3</td>
</tr>
<tr>
<td>2.384</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s4/F</td>
</tr>
<tr>
<td>2.797</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>output_pixel_d_s0/I1</td>
</tr>
<tr>
<td>3.168</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">output_pixel_d_s0/F</td>
</tr>
<tr>
<td>3.339</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][A]</td>
<td>output_pixel_d_s/I0</td>
</tr>
<tr>
<td>3.856</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R26C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s/F</td>
</tr>
<tr>
<td>5.668</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">u_sdpb1/sdpb_inst_5/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>u_sdpb1/sdpb_inst_5/CLKA</td>
</tr>
<tr>
<td>4.616</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>u_sdpb1/sdpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.259, 27.701%; route: 3.054, 67.194%; tC2Q: 0.232, 5.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>57.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/data_i_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/data_i_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL45[A]</td>
<td>clk_27_ibuf/I</td>
</tr>
<tr>
<td>56.243</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>IOL45[A]</td>
<td>clk_27_ibuf/O</td>
</tr>
<tr>
<td>58.458</td>
<td>2.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" font-weight:bold;">u_ao_top/data_i_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>56.437</td>
<td>56.437</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>56.437</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>57.317</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>57.560</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>u_ao_top/data_i_reg_0_s0/CLK</td>
</tr>
<tr>
<td>57.525</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ao_top/data_i_reg_0_s0</td>
</tr>
<tr>
<td>57.490</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>u_ao_top/data_i_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.436</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.882</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.215, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>addrRead1_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>addrRead3_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td>addrRead1_17_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R31C29[0][B]</td>
<td style=" font-weight:bold;">addrRead1_17_s0/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td>n21_s2/I3</td>
</tr>
<tr>
<td>2.792</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C28[0][B]</td>
<td style=" background: #97FFFF;">n21_s2/F</td>
</tr>
<tr>
<td>2.796</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>n69_s1/I2</td>
</tr>
<tr>
<td>3.351</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>22</td>
<td>R31C28[0][A]</td>
<td style=" background: #97FFFF;">n69_s1/F</td>
</tr>
<tr>
<td>4.177</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>n70_s1/I1</td>
</tr>
<tr>
<td>4.747</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">n70_s1/F</td>
</tr>
<tr>
<td>5.524</td>
<td>0.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[2][A]</td>
<td style=" font-weight:bold;">addrRead3_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[2][A]</td>
<td>addrRead3_15_s0/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C29[2][A]</td>
<td>addrRead3_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 38.038%; route: 2.495, 56.690%; tC2Q: 0.232, 5.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>addrRead1_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>addrRead3_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td>addrRead1_17_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R31C29[0][B]</td>
<td style=" font-weight:bold;">addrRead1_17_s0/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td>n21_s2/I3</td>
</tr>
<tr>
<td>2.792</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C28[0][B]</td>
<td style=" background: #97FFFF;">n21_s2/F</td>
</tr>
<tr>
<td>2.796</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>n69_s1/I2</td>
</tr>
<tr>
<td>3.351</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>22</td>
<td>R31C28[0][A]</td>
<td style=" background: #97FFFF;">n69_s1/F</td>
</tr>
<tr>
<td>4.177</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>n70_s1/I1</td>
</tr>
<tr>
<td>4.747</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">n70_s1/F</td>
</tr>
<tr>
<td>5.524</td>
<td>0.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[1][B]</td>
<td style=" font-weight:bold;">addrRead3_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[1][B]</td>
<td>addrRead3_16_s0/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C29[1][B]</td>
<td>addrRead3_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 38.038%; route: 2.495, 56.690%; tC2Q: 0.232, 5.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>addrRead1_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>addrRead3_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td>addrRead1_17_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R31C29[0][B]</td>
<td style=" font-weight:bold;">addrRead1_17_s0/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td>n21_s2/I3</td>
</tr>
<tr>
<td>2.792</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C28[0][B]</td>
<td style=" background: #97FFFF;">n21_s2/F</td>
</tr>
<tr>
<td>2.796</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>n69_s1/I2</td>
</tr>
<tr>
<td>3.351</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>22</td>
<td>R31C28[0][A]</td>
<td style=" background: #97FFFF;">n69_s1/F</td>
</tr>
<tr>
<td>4.177</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>n70_s1/I1</td>
</tr>
<tr>
<td>4.747</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">n70_s1/F</td>
</tr>
<tr>
<td>5.524</td>
<td>0.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[2][B]</td>
<td style=" font-weight:bold;">addrRead3_17_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[2][B]</td>
<td>addrRead3_17_s0/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C29[2][B]</td>
<td>addrRead3_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 38.038%; route: 2.495, 56.690%; tC2Q: 0.232, 5.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>addrRead1_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>addrRead3_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td>addrRead1_17_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R31C29[0][B]</td>
<td style=" font-weight:bold;">addrRead1_17_s0/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td>n21_s2/I3</td>
</tr>
<tr>
<td>2.792</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C28[0][B]</td>
<td style=" background: #97FFFF;">n21_s2/F</td>
</tr>
<tr>
<td>2.796</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>n69_s1/I2</td>
</tr>
<tr>
<td>3.351</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>22</td>
<td>R31C28[0][A]</td>
<td style=" background: #97FFFF;">n69_s1/F</td>
</tr>
<tr>
<td>4.177</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>n70_s1/I1</td>
</tr>
<tr>
<td>4.747</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">n70_s1/F</td>
</tr>
<tr>
<td>5.521</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][B]</td>
<td style=" font-weight:bold;">addrRead3_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][B]</td>
<td>addrRead3_11_s0/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C28[2][B]</td>
<td>addrRead3_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 38.066%; route: 2.492, 56.659%; tC2Q: 0.232, 5.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>addrRead1_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>addrRead3_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td>addrRead1_17_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R31C29[0][B]</td>
<td style=" font-weight:bold;">addrRead1_17_s0/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td>n21_s2/I3</td>
</tr>
<tr>
<td>2.792</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C28[0][B]</td>
<td style=" background: #97FFFF;">n21_s2/F</td>
</tr>
<tr>
<td>2.796</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>n69_s1/I2</td>
</tr>
<tr>
<td>3.351</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>22</td>
<td>R31C28[0][A]</td>
<td style=" background: #97FFFF;">n69_s1/F</td>
</tr>
<tr>
<td>4.177</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>n70_s1/I1</td>
</tr>
<tr>
<td>4.747</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">n70_s1/F</td>
</tr>
<tr>
<td>5.521</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" font-weight:bold;">addrRead3_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>addrRead3_12_s0/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>addrRead3_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 38.066%; route: 2.492, 56.659%; tC2Q: 0.232, 5.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>addrRead1_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>addrRead3_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td>addrRead1_17_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R31C29[0][B]</td>
<td style=" font-weight:bold;">addrRead1_17_s0/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td>n21_s2/I3</td>
</tr>
<tr>
<td>2.792</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C28[0][B]</td>
<td style=" background: #97FFFF;">n21_s2/F</td>
</tr>
<tr>
<td>2.796</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>n69_s1/I2</td>
</tr>
<tr>
<td>3.351</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>22</td>
<td>R31C28[0][A]</td>
<td style=" background: #97FFFF;">n69_s1/F</td>
</tr>
<tr>
<td>4.177</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>n70_s1/I1</td>
</tr>
<tr>
<td>4.747</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>58</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">n70_s1/F</td>
</tr>
<tr>
<td>5.521</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td style=" font-weight:bold;">addrRead3_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][B]</td>
<td>addrRead3_13_s0/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C28[1][B]</td>
<td>addrRead3_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 38.066%; route: 2.492, 56.659%; tC2Q: 0.232, 5.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdpb1/sdpb_inst_6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdpb1/gowin_pipe_reg_sdpb_inst_6_dout[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>u_sdpb1/sdpb_inst_6/CLKB</td>
</tr>
<tr>
<td>3.383</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">u_sdpb1/sdpb_inst_6/DO[0]</td>
</tr>
<tr>
<td>5.521</td>
<td>2.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" font-weight:bold;">u_sdpb1/gowin_pipe_reg_sdpb_inst_6_dout[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td>u_sdpb1/sdpb_inst_6/CLKB</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26[1][A]</td>
<td>u_sdpb1/gowin_pipe_reg_sdpb_inst_6_dout[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 48.607%; tC2Q: 2.260, 51.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixel6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdpb1/sdpb_inst_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>pixel6_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">pixel6_s0/Q</td>
</tr>
<tr>
<td>2.013</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>output_pixel_d_s4/I3</td>
</tr>
<tr>
<td>2.384</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s4/F</td>
</tr>
<tr>
<td>2.797</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>output_pixel_d_s0/I1</td>
</tr>
<tr>
<td>3.168</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">output_pixel_d_s0/F</td>
</tr>
<tr>
<td>3.339</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][A]</td>
<td>output_pixel_d_s/I0</td>
</tr>
<tr>
<td>3.856</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R26C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s/F</td>
</tr>
<tr>
<td>5.517</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">u_sdpb1/sdpb_inst_6/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>u_sdpb1/sdpb_inst_6/CLKA</td>
</tr>
<tr>
<td>4.616</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>u_sdpb1/sdpb_inst_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.259, 28.651%; route: 2.903, 66.069%; tC2Q: 0.232, 5.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixel6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdpb4/sdpb_inst_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>pixel6_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">pixel6_s0/Q</td>
</tr>
<tr>
<td>2.013</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>output_pixel_d_s4/I3</td>
</tr>
<tr>
<td>2.384</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s4/F</td>
</tr>
<tr>
<td>2.797</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>output_pixel_d_s0/I1</td>
</tr>
<tr>
<td>3.168</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">output_pixel_d_s0/F</td>
</tr>
<tr>
<td>3.339</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][A]</td>
<td>output_pixel_d_s/I0</td>
</tr>
<tr>
<td>3.856</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R26C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s/F</td>
</tr>
<tr>
<td>5.503</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">u_sdpb4/sdpb_inst_4/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>u_sdpb4/sdpb_inst_4/CLKA</td>
</tr>
<tr>
<td>4.616</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>u_sdpb4/sdpb_inst_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.259, 28.747%; route: 2.889, 65.956%; tC2Q: 0.232, 5.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixel6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdpb1/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>pixel6_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">pixel6_s0/Q</td>
</tr>
<tr>
<td>2.013</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>output_pixel_d_s4/I3</td>
</tr>
<tr>
<td>2.384</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s4/F</td>
</tr>
<tr>
<td>2.797</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>output_pixel_d_s0/I1</td>
</tr>
<tr>
<td>3.168</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">output_pixel_d_s0/F</td>
</tr>
<tr>
<td>3.339</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][A]</td>
<td>output_pixel_d_s/I0</td>
</tr>
<tr>
<td>3.856</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R26C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s/F</td>
</tr>
<tr>
<td>5.503</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">u_sdpb1/sdpb_inst_1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_sdpb1/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>4.616</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_sdpb1/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.259, 28.747%; route: 2.889, 65.956%; tC2Q: 0.232, 5.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixel6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdpb1/sdpb_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>pixel6_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">pixel6_s0/Q</td>
</tr>
<tr>
<td>2.013</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>output_pixel_d_s4/I3</td>
</tr>
<tr>
<td>2.384</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s4/F</td>
</tr>
<tr>
<td>2.797</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>output_pixel_d_s0/I1</td>
</tr>
<tr>
<td>3.168</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">output_pixel_d_s0/F</td>
</tr>
<tr>
<td>3.339</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][A]</td>
<td>output_pixel_d_s/I0</td>
</tr>
<tr>
<td>3.856</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R26C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s/F</td>
</tr>
<tr>
<td>5.441</td>
<td>1.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">u_sdpb1/sdpb_inst_8/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>u_sdpb1/sdpb_inst_8/CLKA</td>
</tr>
<tr>
<td>4.616</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>u_sdpb1/sdpb_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.259, 29.160%; route: 2.827, 65.467%; tC2Q: 0.232, 5.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixel6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdpb4/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>pixel6_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">pixel6_s0/Q</td>
</tr>
<tr>
<td>2.013</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>output_pixel_d_s4/I3</td>
</tr>
<tr>
<td>2.384</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s4/F</td>
</tr>
<tr>
<td>2.797</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>output_pixel_d_s0/I1</td>
</tr>
<tr>
<td>3.168</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">output_pixel_d_s0/F</td>
</tr>
<tr>
<td>3.339</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][A]</td>
<td>output_pixel_d_s/I0</td>
</tr>
<tr>
<td>3.856</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R26C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s/F</td>
</tr>
<tr>
<td>5.436</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_sdpb4/sdpb_inst_1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_sdpb4/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>4.616</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_sdpb4/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.259, 29.193%; route: 2.822, 65.428%; tC2Q: 0.232, 5.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixel6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdpb1/sdpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>pixel6_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">pixel6_s0/Q</td>
</tr>
<tr>
<td>2.013</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>output_pixel_d_s4/I3</td>
</tr>
<tr>
<td>2.384</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s4/F</td>
</tr>
<tr>
<td>2.797</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>output_pixel_d_s0/I1</td>
</tr>
<tr>
<td>3.168</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">output_pixel_d_s0/F</td>
</tr>
<tr>
<td>3.339</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][A]</td>
<td>output_pixel_d_s/I0</td>
</tr>
<tr>
<td>3.856</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R26C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s/F</td>
</tr>
<tr>
<td>5.416</td>
<td>1.560</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">u_sdpb1/sdpb_inst_3/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>u_sdpb1/sdpb_inst_3/CLKA</td>
</tr>
<tr>
<td>4.616</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>u_sdpb1/sdpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.259, 29.326%; route: 2.802, 65.270%; tC2Q: 0.232, 5.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixel6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdpb1/sdpb_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>pixel6_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">pixel6_s0/Q</td>
</tr>
<tr>
<td>2.013</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>output_pixel_d_s4/I3</td>
</tr>
<tr>
<td>2.384</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s4/F</td>
</tr>
<tr>
<td>2.797</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>output_pixel_d_s0/I1</td>
</tr>
<tr>
<td>3.168</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">output_pixel_d_s0/F</td>
</tr>
<tr>
<td>3.339</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][A]</td>
<td>output_pixel_d_s/I0</td>
</tr>
<tr>
<td>3.856</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R26C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s/F</td>
</tr>
<tr>
<td>5.416</td>
<td>1.560</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">u_sdpb1/sdpb_inst_2/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_sdpb1/sdpb_inst_2/CLKA</td>
</tr>
<tr>
<td>4.616</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_sdpb1/sdpb_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.259, 29.326%; route: 2.802, 65.270%; tC2Q: 0.232, 5.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixel6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdpb1/sdpb_inst_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>pixel6_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">pixel6_s0/Q</td>
</tr>
<tr>
<td>2.013</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>output_pixel_d_s4/I3</td>
</tr>
<tr>
<td>2.384</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s4/F</td>
</tr>
<tr>
<td>2.797</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>output_pixel_d_s0/I1</td>
</tr>
<tr>
<td>3.168</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">output_pixel_d_s0/F</td>
</tr>
<tr>
<td>3.339</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][A]</td>
<td>output_pixel_d_s/I0</td>
</tr>
<tr>
<td>3.856</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R26C25[3][A]</td>
<td style=" background: #97FFFF;">output_pixel_d_s/F</td>
</tr>
<tr>
<td>5.397</td>
<td>1.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">u_sdpb1/sdpb_inst_4/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_sdpb1/sdpb_inst_4/CLKA</td>
</tr>
<tr>
<td>4.616</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_sdpb1/sdpb_inst_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.259, 29.457%; route: 2.783, 65.115%; tC2Q: 0.232, 5.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>addrRead5_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdpb5/sdpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[2][B]</td>
<td>addrRead5_6_s0/CLK</td>
</tr>
<tr>
<td>1.266</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R30C32[2][B]</td>
<td style=" font-weight:bold;">addrRead5_6_s0/Q</td>
</tr>
<tr>
<td>1.395</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_sdpb5/sdpb_inst_3/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_sdpb5/sdpb_inst_3/CLKB</td>
</tr>
<tr>
<td>1.182</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_sdpb5/sdpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.129, 39.034%; tC2Q: 0.202, 60.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/data_i_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/data_i_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.323</td>
<td>0.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td style=" font-weight:bold;">u_ao_top/data_i_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>u_ao_top/data_i_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>u_ao_top/data_i_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.443, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/data_register_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/data_register_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_5_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/data_register_5_s0/Q</td>
</tr>
<tr>
<td>2.238</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/data_register_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_4_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 37.432%; tC2Q: 0.201, 62.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/data_register_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/data_register_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_7_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/data_register_7_s0/Q</td>
</tr>
<tr>
<td>2.238</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/data_register_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_6_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 37.432%; tC2Q: 0.201, 62.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_icon_top/input_shift_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_icon_top/module_id_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_icon_top/input_shift_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/input_shift_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.238</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/module_id_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_icon_top/module_id_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_icon_top/module_id_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 37.432%; tC2Q: 0.201, 62.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_ao_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>1.265</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_ao_top/internal_reg_start_dly_0_s0/Q</td>
</tr>
<tr>
<td>1.389</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td style=" font-weight:bold;">u_ao_top/internal_reg_start_dly_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td>u_ao_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[0][B]</td>
<td>u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.064%; tC2Q: 0.201, 61.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/data_register_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/data_register_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_25_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/data_register_25_s0/Q</td>
</tr>
<tr>
<td>2.241</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/data_register_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_24_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.064%; tC2Q: 0.201, 61.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/data_register_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/data_register_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_29_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/data_register_29_s0/Q</td>
</tr>
<tr>
<td>2.241</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/data_register_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_28_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.091%; tC2Q: 0.201, 61.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_icon_top/input_shift_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_icon_top/input_shift_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_icon_top/input_shift_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/input_shift_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.241</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/input_shift_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_icon_top/input_shift_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_icon_top/input_shift_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.091%; tC2Q: 0.201, 61.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/data_register_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/data_register_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_21_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/data_register_21_s0/Q</td>
</tr>
<tr>
<td>2.244</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/data_register_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_20_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.710%; tC2Q: 0.201, 61.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/data_register_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/data_register_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_23_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/data_register_23_s0/Q</td>
</tr>
<tr>
<td>2.244</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/data_register_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_22_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.710%; tC2Q: 0.201, 61.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/data_register_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/data_register_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_24_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/data_register_24_s0/Q</td>
</tr>
<tr>
<td>2.244</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/data_register_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_23_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.710%; tC2Q: 0.201, 61.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/data_register_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/data_register_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_10_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/data_register_10_s0/Q</td>
</tr>
<tr>
<td>2.251</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/data_register_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_9_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_ao_top/data_register_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.134, 39.911%; tC2Q: 0.201, 60.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>addrRead5_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdpb5/sdpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>addrRead5_11_s0/CLK</td>
</tr>
<tr>
<td>1.266</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R30C30[1][B]</td>
<td style=" font-weight:bold;">addrRead5_11_s0/Q</td>
</tr>
<tr>
<td>1.520</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_sdpb5/sdpb_inst_3/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_sdpb5/sdpb_inst_3/CLKB</td>
</tr>
<tr>
<td>1.182</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_sdpb5/sdpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.734%; tC2Q: 0.202, 44.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>addrRead5_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdpb5/sdpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>addrRead5_7_s1/CLK</td>
</tr>
<tr>
<td>1.266</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R30C31[0][B]</td>
<td style=" font-weight:bold;">addrRead5_7_s1/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_sdpb5/sdpb_inst_3/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_sdpb5/sdpb_inst_3/CLKB</td>
</tr>
<tr>
<td>1.182</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_sdpb5/sdpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.771%; tC2Q: 0.202, 43.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>addrRead5_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdpb5/sdpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>addrRead5_4_s0/CLK</td>
</tr>
<tr>
<td>1.266</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R30C32[0][B]</td>
<td style=" font-weight:bold;">addrRead5_4_s0/Q</td>
</tr>
<tr>
<td>1.534</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_sdpb5/sdpb_inst_3/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_sdpb5/sdpb_inst_3/CLKB</td>
</tr>
<tr>
<td>1.182</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_sdpb5/sdpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 56.986%; tC2Q: 0.202, 43.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>addrRead5_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdpb5/sdpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>addrRead5_12_s0/CLK</td>
</tr>
<tr>
<td>1.266</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R30C32[0][A]</td>
<td style=" font-weight:bold;">addrRead5_12_s0/Q</td>
</tr>
<tr>
<td>1.534</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_sdpb5/sdpb_inst_3/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_sdpb5/sdpb_inst_3/CLKB</td>
</tr>
<tr>
<td>1.182</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_sdpb5/sdpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 56.996%; tC2Q: 0.202, 43.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>addrRead2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdpb5/sdpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>addrRead2_1_s0/CLK</td>
</tr>
<tr>
<td>1.266</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R26C33[0][B]</td>
<td style=" font-weight:bold;">addrRead2_1_s0/Q</td>
</tr>
<tr>
<td>1.537</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_sdpb5/sdpb_inst_3/ADB[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_sdpb5/sdpb_inst_3/CLKB</td>
</tr>
<tr>
<td>1.182</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_sdpb5/sdpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.329%; tC2Q: 0.202, 42.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>addrRead5_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdpb5/sdpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>addrRead5_11_s0/CLK</td>
</tr>
<tr>
<td>1.266</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R30C30[1][B]</td>
<td style=" font-weight:bold;">addrRead5_11_s0/Q</td>
</tr>
<tr>
<td>1.547</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_sdpb5/sdpb_inst_5/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_sdpb5/sdpb_inst_5/CLKB</td>
</tr>
<tr>
<td>1.182</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_sdpb5/sdpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 58.164%; tC2Q: 0.202, 41.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.266</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>1.270</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C7[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/n100_s/I1</td>
</tr>
<tr>
<td>1.502</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n100_s/SUM</td>
</tr>
<tr>
<td>1.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s0/CLK</td>
</tr>
<tr>
<td>1.266</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s0/Q</td>
</tr>
<tr>
<td>1.270</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/n96_s/I1</td>
</tr>
<tr>
<td>1.502</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n96_s/SUM</td>
</tr>
<tr>
<td>1.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>1.266</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C8[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>1.270</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/n94_s/I1</td>
</tr>
<tr>
<td>1.502</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">u_ao_top/u_ao_mem_ctrl/n94_s/SUM</td>
</tr>
<tr>
<td>1.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/word_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/word_count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/word_count_7_s0/CLK</td>
</tr>
<tr>
<td>2.118</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/word_count_7_s0/Q</td>
</tr>
<tr>
<td>2.122</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/data_to_word_counter_7_s1/I3</td>
</tr>
<tr>
<td>2.354</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td></td>
<td style=" background: #97FFFF;">u_ao_top/data_to_word_counter_7_s1/F</td>
</tr>
<tr>
<td>2.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/word_count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/word_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_ao_top/word_count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/word_count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/word_count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/word_count_11_s0/CLK</td>
</tr>
<tr>
<td>2.118</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/word_count_11_s0/Q</td>
</tr>
<tr>
<td>2.122</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/data_to_word_counter_11_s2/I3</td>
</tr>
<tr>
<td>2.354</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td></td>
<td style=" background: #97FFFF;">u_ao_top/data_to_word_counter_11_s2/F</td>
</tr>
<tr>
<td>2.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/word_count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/word_count_11_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_ao_top/word_count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/word_count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/word_count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/word_count_12_s0/CLK</td>
</tr>
<tr>
<td>2.118</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/word_count_12_s0/Q</td>
</tr>
<tr>
<td>2.122</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/data_to_word_counter_12_s1/I3</td>
</tr>
<tr>
<td>2.354</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td></td>
<td style=" background: #97FFFF;">u_ao_top/data_to_word_counter_12_s1/F</td>
</tr>
<tr>
<td>2.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/word_count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/word_count_12_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_ao_top/word_count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.905</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.137</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>3.561</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.425, 64.670%; tC2Q: 0.232, 35.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.905</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.137</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>3.561</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.425, 64.670%; tC2Q: 0.232, 35.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/capture_start_sel_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.905</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.137</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>3.561</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/capture_start_sel_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>u_ao_top/capture_start_sel_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.425, 64.670%; tC2Q: 0.232, 35.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.905</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.137</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>3.561</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" font-weight:bold;">u_ao_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td>u_ao_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[2][A]</td>
<td>u_ao_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.425, 64.670%; tC2Q: 0.232, 35.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.905</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.137</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>3.561</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_ao_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.425, 64.670%; tC2Q: 0.232, 35.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.905</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.137</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>3.561</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td style=" font-weight:bold;">u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td>u_ao_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[0][B]</td>
<td>u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.425, 64.670%; tC2Q: 0.232, 35.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.905</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.137</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>3.561</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_ao_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.425, 64.670%; tC2Q: 0.232, 35.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.905</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.137</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.174, 42.869%; tC2Q: 0.232, 57.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.905</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.137</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_ao_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_ao_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_ao_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.174, 42.869%; tC2Q: 0.232, 57.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.905</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.137</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" font-weight:bold;">u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>3.527</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.650</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>u_ao_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>4.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.174, 42.869%; tC2Q: 0.232, 57.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.112</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/internal_reg_init_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/internal_reg_init_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.147</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/internal_reg_init_s0/CLK</td>
</tr>
<tr>
<td>2.379</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/internal_reg_init_s0/Q</td>
</tr>
<tr>
<td>3.049</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_ao_top/n166_s2/I1</td>
</tr>
<tr>
<td>3.619</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C2[0][B]</td>
<td style=" background: #97FFFF;">u_ao_top/n166_s2/F</td>
</tr>
<tr>
<td>3.621</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>u_ao_top/n711_s0/I1</td>
</tr>
<tr>
<td>4.176</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C2[1][A]</td>
<td style=" background: #97FFFF;">u_ao_top/n711_s0/F</td>
</tr>
<tr>
<td>4.866</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/internal_reg_init_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.147</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/internal_reg_init_s0/CLK</td>
</tr>
<tr>
<td>52.112</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>u_ao_top/internal_reg_init_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 63.584%; route: 0.782, 36.416%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 41.368%; route: 1.362, 50.101%; tC2Q: 0.232, 8.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.365, 63.584%; route: 0.782, 36.416%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.112</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/internal_reg_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/internal_reg_init_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.147</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/internal_reg_init_s1/CLK</td>
</tr>
<tr>
<td>2.378</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/internal_reg_init_s1/Q</td>
</tr>
<tr>
<td>2.551</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/n709_s1/I0</td>
</tr>
<tr>
<td>3.004</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td></td>
<td style=" background: #97FFFF;">u_ao_top/n709_s1/F</td>
</tr>
<tr>
<td>3.681</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_ao_top/n709_s2/I0</td>
</tr>
<tr>
<td>4.198</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C6[2][A]</td>
<td style=" background: #97FFFF;">u_ao_top/n709_s2/F</td>
</tr>
<tr>
<td>4.360</td>
<td>0.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">u_ao_top/internal_reg_init_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.147</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/internal_reg_init_s1/CLK</td>
</tr>
<tr>
<td>52.112</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>u_ao_top/internal_reg_init_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>50.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 63.584%; route: 0.782, 36.416%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.970, 43.824%; route: 1.012, 45.739%; tC2Q: 0.231, 10.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.365, 63.584%; route: 0.782, 36.416%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/internal_reg_init_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/internal_reg_init_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/internal_reg_init_s0/CLK</td>
</tr>
<tr>
<td>2.117</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/internal_reg_init_s0/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td>u_ao_top/n709_s1/I1</td>
</tr>
<tr>
<td>2.478</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td></td>
<td style=" background: #97FFFF;">u_ao_top/n709_s1/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/n709_s2/I0</td>
</tr>
<tr>
<td>3.263</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C6[2][A]</td>
<td style=" background: #97FFFF;">u_ao_top/n709_s2/F</td>
</tr>
<tr>
<td>3.395</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">u_ao_top/internal_reg_init_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/internal_reg_init_s1/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>u_ao_top/internal_reg_init_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.619, 41.869%; route: 0.658, 44.535%; tC2Q: 0.201, 13.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/internal_reg_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/internal_reg_init_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/internal_reg_init_s1/CLK</td>
</tr>
<tr>
<td>2.118</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_ao_top/internal_reg_init_s1/Q</td>
</tr>
<tr>
<td>2.392</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/n166_s2/I0</td>
</tr>
<tr>
<td>2.682</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C2[0][B]</td>
<td style=" background: #97FFFF;">u_ao_top/n166_s2/F</td>
</tr>
<tr>
<td>2.689</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>u_ao_top/n711_s0/I1</td>
</tr>
<tr>
<td>3.080</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C2[1][A]</td>
<td style=" background: #97FFFF;">u_ao_top/n711_s0/F</td>
</tr>
<tr>
<td>3.493</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/internal_reg_init_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>121</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>1.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_ao_top/internal_reg_init_s0/CLK</td>
</tr>
<tr>
<td>1.927</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>u_ao_top/internal_reg_init_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.681, 43.200%; route: 0.693, 43.986%; tC2Q: 0.202, 12.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.838</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.040</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>3.177</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.764</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.422%; tC2Q: 0.202, 59.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.838</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.040</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>3.177</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_ao_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_ao_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_ao_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.764</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.422%; tC2Q: 0.202, 59.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.838</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.040</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>3.177</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" font-weight:bold;">u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>u_ao_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.764</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.422%; tC2Q: 0.202, 59.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.838</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.040</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>3.304</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.764</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.654%; tC2Q: 0.202, 43.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.838</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.040</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>3.304</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.764</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.654%; tC2Q: 0.202, 43.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/capture_start_sel_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.838</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.040</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>3.304</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/capture_start_sel_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>u_ao_top/capture_start_sel_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.764</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.654%; tC2Q: 0.202, 43.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.838</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.040</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>3.304</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" font-weight:bold;">u_ao_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td>u_ao_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[2][A]</td>
<td>u_ao_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.764</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.654%; tC2Q: 0.202, 43.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.838</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.040</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>3.304</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_ao_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.764</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.654%; tC2Q: 0.202, 43.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.838</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.040</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>3.304</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td style=" font-weight:bold;">u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td>u_ao_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[0][B]</td>
<td>u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.764</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.654%; tC2Q: 0.202, 43.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ao_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>1.764</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.838</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_ao_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>3.040</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_ao_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>3.304</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>333</td>
<td>PLL_L[1]</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_ao_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.764</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.654%; tC2Q: 0.202, 43.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>addrRead1_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.905</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>addrRead1_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.591</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>addrRead1_16_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>addrRead1_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.905</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>addrRead1_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.591</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>addrRead1_14_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>addrRead1_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.905</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>addrRead1_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.591</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>addrRead1_10_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>addrRead1_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.905</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>addrRead1_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.591</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>addrRead1_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>addrWrite_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.905</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>addrWrite_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.591</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>addrWrite_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>addrRead4_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.905</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>addrRead4_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.591</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>addrRead4_12_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdpb1/dff_inst_3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.905</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdpb1/dff_inst_3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.591</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdpb1/dff_inst_3/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdpb1/sdpb_inst_1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.905</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdpb1/sdpb_inst_1/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.591</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdpb1/sdpb_inst_1/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdpb1/sdpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.905</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdpb1/sdpb_inst_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.591</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdpb1/sdpb_inst_0/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdpb1/dff_inst_2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.643</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.905</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdpb1/dff_inst_2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.407</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>u_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.591</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdpb1/dff_inst_2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>333</td>
<td>clk_out</td>
<td>-2.390</td>
<td>0.261</td>
</tr>
<tr>
<td>58</td>
<td>n70_5</td>
<td>-0.908</td>
<td>0.986</td>
</tr>
<tr>
<td>47</td>
<td>output_pixel_d</td>
<td>-1.153</td>
<td>1.913</td>
</tr>
<tr>
<td>43</td>
<td>addrRead5[0]</td>
<td>-0.179</td>
<td>2.121</td>
</tr>
<tr>
<td>42</td>
<td>addrRead2[1]</td>
<td>-0.456</td>
<td>1.829</td>
</tr>
<tr>
<td>41</td>
<td>addrRead2[2]</td>
<td>-0.234</td>
<td>1.654</td>
</tr>
<tr>
<td>24</td>
<td>n21_5</td>
<td>-0.795</td>
<td>0.981</td>
</tr>
<tr>
<td>23</td>
<td>endWrite</td>
<td>0.953</td>
<td>0.981</td>
</tr>
<tr>
<td>22</td>
<td>n69_4</td>
<td>-0.908</td>
<td>0.968</td>
</tr>
<tr>
<td>21</td>
<td>n124_8</td>
<td>-0.008</td>
<td>0.694</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R29C28</td>
<td>68.06%</td>
</tr>
<tr>
<td>R31C29</td>
<td>68.06%</td>
</tr>
<tr>
<td>R30C30</td>
<td>63.89%</td>
</tr>
<tr>
<td>R29C29</td>
<td>61.11%</td>
</tr>
<tr>
<td>R30C29</td>
<td>59.72%</td>
</tr>
<tr>
<td>R27C29</td>
<td>58.33%</td>
</tr>
<tr>
<td>R27C28</td>
<td>56.94%</td>
</tr>
<tr>
<td>R29C32</td>
<td>56.94%</td>
</tr>
<tr>
<td>R30C32</td>
<td>52.78%</td>
</tr>
<tr>
<td>R29C34</td>
<td>52.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
