// Seed: 4218014471
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wand id_3
);
  assign id_3 = id_2 ? -1'b0 ^ -1 : id_0;
endmodule
module module_1 #(
    parameter id_11 = 32'd59
) (
    output supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wire id_3,
    output uwire id_4,
    output tri id_5,
    output tri id_6,
    input tri0 id_7,
    output tri1 id_8,
    input wand id_9,
    input supply0 id_10,
    input supply1 _id_11,
    input supply0 id_12,
    output tri1 id_13,
    input wand id_14,
    output tri1 id_15
);
  logic [id_11 : id_11] id_17;
  assign #id_18 id_3 = -1;
  wire id_19;
  wire id_20;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_1,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
