
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035439                       # Number of seconds simulated
sim_ticks                                 35438913885                       # Number of ticks simulated
final_tick                               563355170544                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 292515                       # Simulator instruction rate (inst/s)
host_op_rate                                   369444                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3144090                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902480                       # Number of bytes of host memory used
host_seconds                                 11271.60                       # Real time elapsed on the host
sim_insts                                  3297112174                       # Number of instructions simulated
sim_ops                                    4164218189                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1191680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1851008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2060288                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5107584                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1866496                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1866496                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9310                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14461                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16096                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39903                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14582                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14582                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33626313                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        36118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     52230946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     58136319                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               144123604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46954                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        36118                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46954                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             130027                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52667980                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52667980                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52667980                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46954                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33626313                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        36118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     52230946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46954                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     58136319                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              196791584                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84985406                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31080305                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25294192                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2074046                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13067046                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12234692                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3190324                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91124                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34325420                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169709999                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31080305                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15425016                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35646945                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10653119                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5289515                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           11                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16777058                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       829911                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83805818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.494229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.300823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48158873     57.46%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1919169      2.29%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2502376      2.99%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3775539      4.51%     67.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3667422      4.38%     71.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2790685      3.33%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1648040      1.97%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2480672      2.96%     79.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16863042     20.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83805818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365713                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.996931                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35464692                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5172590                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34356086                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       268758                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8543686                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5260603                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     203003221                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8543686                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37345272                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1037092                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1387012                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32700058                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2792693                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197093332                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          933                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1210269                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       875154                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           48                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274652227                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917838764                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917838764                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103903144                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41679                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23500                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7901851                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18270029                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9674555                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187202                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2826732                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183206046                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39625                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147573385                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       274269                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59596104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181160910                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6289                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83805818                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.760897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.899678                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29084284     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18423518     21.98%     56.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11804820     14.09%     70.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8160922      9.74%     80.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7634252      9.11%     89.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4057795      4.84%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2997273      3.58%     98.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       895792      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       747162      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83805818                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         724862     68.91%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             4      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149956     14.26%     83.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177121     16.84%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122785389     83.20%     83.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2085343      1.41%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14562670      9.87%     94.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8123314      5.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147573385                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.736456                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1051943                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007128                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380278792                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242842580                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143423843                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148625328                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       502613                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7002098                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2137                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          844                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2452106                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          108                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8543686                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         606890                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98748                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183245672                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1228356                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18270029                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9674555                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22957                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74693                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          844                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1266781                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1173079                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2439860                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144736516                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13707037                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2836861                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21642297                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20272969                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7935260                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.703075                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143461407                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143423843                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92159758                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258793464                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.687629                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356113                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60341428                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2108243                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75262132                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.633018                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.156341                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28948797     38.46%     38.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21644834     28.76%     67.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7991548     10.62%     77.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4570480      6.07%     83.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3805523      5.06%     88.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1823589      2.42%     91.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1896496      2.52%     93.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       800880      1.06%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3779985      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75262132                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3779985                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254727998                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          375039934                       # The number of ROB writes
system.switch_cpus0.timesIdled                  33965                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1179588                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.849854                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.849854                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.176673                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.176673                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651326260                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198087745                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187531205                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84985406                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30902920                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25341789                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2012462                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13216163                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12079595                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3152323                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87169                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31966330                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169768269                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30902920                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15231918                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36491692                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10789263                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6559654                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15635675                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       804389                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83761741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.491077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47270049     56.43%     56.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3637665      4.34%     60.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3183300      3.80%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3430662      4.10%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3020403      3.61%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1571153      1.88%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1025776      1.22%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2713224      3.24%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17909509     21.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83761741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363626                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.997617                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33616740                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6147189                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34721032                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       539135                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8737643                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5068674                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6448                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     201378980                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50797                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8737643                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35286080                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2657711                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       816958                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33560551                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2702796                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194536789                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        13946                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1681242                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       747353                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           35                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    270203324                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    907238931                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    907238931                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167787348                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102415937                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33889                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17905                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7204468                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19160924                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9987968                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       243988                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3524201                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183416171                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33874                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147387337                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       276262                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60841022                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    185978954                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1906                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83761741                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759602                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.906622                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29656039     35.41%     35.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17712594     21.15%     56.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12116323     14.47%     71.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7638476      9.12%     80.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7450501      8.89%     89.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4435664      5.30%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3367753      4.02%     98.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       735301      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       649090      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83761741                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1081789     70.25%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            40      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        203205     13.20%     83.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       254890     16.55%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121286130     82.29%     82.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2014625      1.37%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15984      0.01%     83.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15697255     10.65%     94.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8373343      5.68%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147387337                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.734266                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1539924                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010448                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380352598                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    244292120                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143261225                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148927261                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       264701                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7001815                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          545                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1077                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2281327                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          567                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8737643                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1897359                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       162991                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183450045                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       316527                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19160924                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9987968                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17890                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        118730                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7735                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1077                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1234881                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1122312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2357193                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144823800                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14748565                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2563534                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22891216                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20532323                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8142651                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.704102                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143408675                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143261225                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93483559                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        261113502                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.685716                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358019                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99696020                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122055214                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     61397861                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31968                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2038032                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75024098                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626880                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.170798                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29843173     39.78%     39.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20387989     27.18%     66.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8347139     11.13%     78.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4277300      5.70%     83.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3690979      4.92%     88.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1809989      2.41%     91.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2003057      2.67%     93.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1006932      1.34%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3657540      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75024098                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99696020                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122055214                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19865747                       # Number of memory references committed
system.switch_cpus1.commit.loads             12159106                       # Number of loads committed
system.switch_cpus1.commit.membars              15984                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17523236                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109816937                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2407409                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3657540                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           254819633                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          375652012                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42088                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1223665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99696020                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122055214                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99696020                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.852445                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.852445                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.173096                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.173096                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       653873584                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196549231                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188803427                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31968                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84985406                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30716691                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24975063                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2095123                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12704368                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11975798                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3237389                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88488                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30803154                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170384344                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30716691                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15213187                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37469628                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11256203                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6217555                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15080634                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       893673                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83605081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.517690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.307049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46135453     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3293967      3.94%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2658077      3.18%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6471398      7.74%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1748298      2.09%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2245533      2.69%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1629850      1.95%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          912608      1.09%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18509897     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83605081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361435                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.004866                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32226507                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6029879                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36030866                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       244871                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9072954                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5238703                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42124                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     203703399                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        82107                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9072954                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34585408                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1359751                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1180962                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33860462                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3545540                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196549894                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        31338                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1469032                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1101743                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1395                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275197987                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    917576076                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    917576076                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168630553                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106567339                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39971                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22361                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9725211                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18332546                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9332606                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       146350                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2923964                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185842813                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38408                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147591030                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       286484                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64228606                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196239961                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5740                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83605081                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.765336                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.888071                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28932636     34.61%     34.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18055331     21.60%     56.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11756200     14.06%     70.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8745426     10.46%     80.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7532513      9.01%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3895376      4.66%     94.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3347378      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       625947      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       714274      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83605081                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         865611     70.94%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             8      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        178354     14.62%     85.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176267     14.45%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122974933     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2100791      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16335      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14642262      9.92%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7856709      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147591030                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.736663                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1220240                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008268                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    380293864                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250110466                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143837874                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148811270                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       553263                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7234343                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2868                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          639                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2391713                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9072954                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         559800                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        80989                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185881223                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       410432                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18332546                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9332606                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22074                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72476                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          639                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1250754                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1181118                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2431872                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145249508                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13742289                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2341521                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21391888                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20489242                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7649599                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.709111                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143933089                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143837874                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93744587                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        264727018                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.692501                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354118                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98790489                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121324313                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64557616                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32668                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2099297                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74532127                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.627812                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.141422                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28871710     38.74%     38.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20702412     27.78%     66.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8422989     11.30%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4731793      6.35%     84.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3870347      5.19%     89.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1565569      2.10%     91.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1864310      2.50%     93.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       938525      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3564472      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74532127                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98790489                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121324313                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18039089                       # Number of memory references committed
system.switch_cpus2.commit.loads             11098199                       # Number of loads committed
system.switch_cpus2.commit.membars              16334                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17432128                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109317489                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2469991                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3564472                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           256849584                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          380842732                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43328                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1380325                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98790489                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121324313                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98790489                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.860259                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.860259                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.162441                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.162441                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       653418232                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198802813                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      187965394                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32668                       # number of misc regfile writes
system.l2.replacements                          39905                       # number of replacements
system.l2.tagsinuse                      32767.975347                       # Cycle average of tags in use
system.l2.total_refs                          2070203                       # Total number of references to valid blocks.
system.l2.sampled_refs                          72673                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.486549                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           935.539244                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.018958                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3814.419972                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.032004                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6074.341890                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.161610                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5143.246609                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5008.630323                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6762.305343                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5005.279393                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.028550                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000275                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.116407                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000215                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.185374                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000249                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.156959                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.152851                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.206369                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.152749                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        42978                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        80809                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        55739                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  179526                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            67080                       # number of Writeback hits
system.l2.Writeback_hits::total                 67080                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        42978                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        80809                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        55739                       # number of demand (read+write) hits
system.l2.demand_hits::total                   179526                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        42978                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        80809                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        55739                       # number of overall hits
system.l2.overall_hits::total                  179526                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9305                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14461                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        16096                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 39898                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9310                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14461                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        16096                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39903                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9310                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14461                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        16096                       # number of overall misses
system.l2.overall_misses::total                 39903                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       521426                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    485300011                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       363458                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    780779620                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       657853                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    828803188                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2096425556                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       274959                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        274959                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       521426                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    485574970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       363458                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    780779620                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       657853                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    828803188                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2096700515                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       521426                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    485574970                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       363458                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    780779620                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       657853                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    828803188                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2096700515                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52283                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        95270                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        71835                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              219424                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        67080                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             67080                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52288                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        95270                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        71835                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               219429                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52288                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        95270                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        71835                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              219429                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.177974                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.151790                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.224069                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.181831                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.178052                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.151790                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.224069                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.181849                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.178052                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.151790                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.224069                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.181849                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40109.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 52154.756690                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 36345.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53992.090450                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 50604.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 51491.251740                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52544.627701                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 54991.800000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54991.800000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40109.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 52156.280344                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 36345.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53992.090450                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 50604.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 51491.251740                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52544.934341                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40109.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 52156.280344                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 36345.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53992.090450                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 50604.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 51491.251740                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52544.934341                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14582                       # number of writebacks
system.l2.writebacks::total                     14582                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9305                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14461                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        16096                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            39898                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14461                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        16096                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39903                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14461                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        16096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39903                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       446402                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    431150609                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       305854                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    697656483                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       582602                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    735660045                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1865801995                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       246047                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       246047                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       446402                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    431396656                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       305854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    697656483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       582602                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    735660045                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1866048042                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       446402                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    431396656                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       305854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    697656483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       582602                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    735660045                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1866048042                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.177974                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.151790                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.224069                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.181831                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.178052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.151790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.224069                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.181849                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.178052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.151790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.224069                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.181849                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34338.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46335.369049                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 30585.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48243.999931                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44815.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 45704.525659                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46764.298837                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 49209.400000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 49209.400000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34338.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 46336.912567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 30585.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48243.999931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 44815.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 45704.525659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46764.605218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34338.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 46336.912567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 30585.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48243.999931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 44815.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 45704.525659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46764.605218                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996916                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016784656                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049969.064516                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996916                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16777039                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16777039                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16777039                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16777039                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16777039                       # number of overall hits
system.cpu0.icache.overall_hits::total       16777039                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       743917                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       743917                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       743917                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       743917                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       743917                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       743917                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16777058                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16777058                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16777058                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16777058                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16777058                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16777058                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 39153.526316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 39153.526316                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 39153.526316                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 39153.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 39153.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 39153.526316                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       537210                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       537210                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       537210                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       537210                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       537210                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       537210                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41323.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41323.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41323.846154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41323.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41323.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41323.846154                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52288                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173617442                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52544                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3304.229636                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.275674                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.724326                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911233                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088767                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10424869                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10424869                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185127                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185127                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17608                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17608                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17609996                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17609996                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17609996                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17609996                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       133055                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       133055                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2975                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2975                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136030                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136030                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136030                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136030                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4492029089                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4492029089                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    166771677                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    166771677                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4658800766                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4658800766                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4658800766                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4658800766                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10557924                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10557924                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17746026                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17746026                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17746026                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17746026                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012602                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012602                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000414                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000414                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007665                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007665                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007665                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007665                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33760.693615                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33760.693615                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 56057.706555                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56057.706555                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34248.333206                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34248.333206                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34248.333206                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34248.333206                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       429154                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 42915.400000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24840                       # number of writebacks
system.cpu0.dcache.writebacks::total            24840                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80772                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80772                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2970                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2970                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83742                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83742                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83742                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83742                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52283                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52283                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52288                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52288                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52288                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52288                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    901642860                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    901642860                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       279959                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       279959                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    901922819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    901922819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    901922819                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    901922819                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004952                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004952                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002946                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002946                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002946                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002946                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17245.430828                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17245.430828                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 55991.800000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55991.800000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17249.135920                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17249.135920                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17249.135920                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17249.135920                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.996756                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012413990                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1840752.709091                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.996756                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016020                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15635665                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15635665                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15635665                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15635665                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15635665                       # number of overall hits
system.cpu1.icache.overall_hits::total       15635665                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.cpu1.icache.overall_misses::total           10                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       411215                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       411215                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       411215                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       411215                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       411215                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       411215                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15635675                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15635675                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15635675                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15635675                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15635675                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15635675                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 41121.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41121.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 41121.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41121.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 41121.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41121.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       375185                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       375185                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       375185                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       375185                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       375185                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       375185                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37518.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37518.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 37518.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37518.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 37518.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37518.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 95270                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191305481                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 95526                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2002.653529                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.568567                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.431433                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916283                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083717                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11591409                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11591409                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7674499                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7674499                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17067                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17067                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15984                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15984                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19265908                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19265908                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19265908                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19265908                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       354487                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       354487                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           75                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       354562                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        354562                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       354562                       # number of overall misses
system.cpu1.dcache.overall_misses::total       354562                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10152876640                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10152876640                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2844860                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2844860                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10155721500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10155721500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10155721500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10155721500                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11945896                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11945896                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7674574                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7674574                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15984                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15984                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19620470                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19620470                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19620470                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19620470                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029674                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029674                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018071                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018071                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018071                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018071                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28641.040828                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28641.040828                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 37931.466667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37931.466667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28643.006019                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28643.006019                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28643.006019                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28643.006019                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21388                       # number of writebacks
system.cpu1.dcache.writebacks::total            21388                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       259217                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       259217                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           75                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       259292                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       259292                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       259292                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       259292                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        95270                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        95270                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        95270                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        95270                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        95270                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        95270                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1568228432                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1568228432                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1568228432                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1568228432                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1568228432                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1568228432                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007975                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007975                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004856                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004856                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004856                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004856                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16460.884140                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16460.884140                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16460.884140                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16460.884140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16460.884140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16460.884140                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996546                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1016943234                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050288.778226                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996546                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15080617                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15080617                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15080617                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15080617                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15080617                       # number of overall hits
system.cpu2.icache.overall_hits::total       15080617                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       886337                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       886337                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       886337                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       886337                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       886337                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       886337                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15080634                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15080634                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15080634                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15080634                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15080634                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15080634                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 52137.470588                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52137.470588                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 52137.470588                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52137.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 52137.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52137.470588                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       692593                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       692593                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       692593                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       692593                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       692593                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       692593                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53276.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53276.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 53276.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53276.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 53276.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53276.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71835                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180628798                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72091                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2505.566548                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.475860                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.524140                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900296                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099704                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10439573                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10439573                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6908221                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6908221                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21660                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21660                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16334                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16334                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17347794                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17347794                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17347794                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17347794                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       152204                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       152204                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       152204                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        152204                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       152204                       # number of overall misses
system.cpu2.dcache.overall_misses::total       152204                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4817482041                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4817482041                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4817482041                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4817482041                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4817482041                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4817482041                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10591777                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10591777                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6908221                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6908221                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16334                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16334                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17499998                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17499998                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17499998                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17499998                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014370                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014370                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008697                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008697                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008697                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008697                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31651.481177                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31651.481177                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31651.481177                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31651.481177                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31651.481177                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31651.481177                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20852                       # number of writebacks
system.cpu2.dcache.writebacks::total            20852                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80369                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80369                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        80369                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        80369                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        80369                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        80369                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71835                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71835                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71835                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71835                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71835                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71835                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1360638713                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1360638713                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1360638713                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1360638713                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1360638713                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1360638713                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006782                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006782                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004105                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004105                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18941.166743                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18941.166743                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18941.166743                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18941.166743                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18941.166743                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18941.166743                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
