{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669929187989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669929187990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  1 15:13:07 2022 " "Processing started: Thu Dec  1 15:13:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669929187990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669929187990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM_processor -c ARM_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARM_processor -c ARM_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669929187990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669929188544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669929188544 ""}
{ "Warning" "WSGN_SEARCH_FILE" "arm_processor.sv 1 1 " "Using design file arm_processor.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ARM_processor " "Found entity 1: ARM_processor" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669929200238 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669929200238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_clean arm_processor.sv(16) " "Verilog HDL Implicit Net warning at arm_processor.sv(16): created implicit net for \"CLK_clean\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929200239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PK_clean arm_processor.sv(18) " "Verilog HDL Implicit Net warning at arm_processor.sv(18): created implicit net for \"PK_clean\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929200239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLR arm_processor.sv(28) " "Verilog HDL Implicit Net warning at arm_processor.sv(28): created implicit net for \"CLR\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929200239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "KEY1 arm_processor.sv(42) " "Verilog HDL Implicit Net warning at arm_processor.sv(42): created implicit net for \"KEY1\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929200239 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM_processor " "Elaborating entity \"ARM_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669929200240 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INSTR arm_processor.sv(22) " "Verilog HDL or VHDL warning at arm_processor.sv(22): object \"INSTR\" assigned a value but never read" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669929200241 "|ARM_processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 arm_processor.sv(10) " "Output port \"HEX3\" at arm_processor.sv(10) has no driver" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669929200241 "|ARM_processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 arm_processor.sv(11) " "Output port \"HEX4\" at arm_processor.sv(11) has no driver" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669929200241 "|ARM_processor"}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.sv 1 1 " "Using design file debouncer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/debouncer.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669929200259 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669929200259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:CLKclean " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:CLKclean\"" {  } { { "arm_processor.sv" "CLKclean" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929200259 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg10.sv 1 1 " "Using design file reg10.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg10 " "Found entity 1: reg10" {  } { { "reg10.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/reg10.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669929200278 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669929200278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg10 reg10:nextInst " "Elaborating entity \"reg10\" for hierarchy \"reg10:nextInst\"" {  } { { "arm_processor.sv" "nextInst" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929200278 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.sv 1 1 " "Using design file counter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669929200303 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669929200303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:timeStep " "Elaborating entity \"counter\" for hierarchy \"counter:timeStep\"" {  } { { "arm_processor.sv" "timeStep" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929200304 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.sv(11) " "Verilog HDL assignment warning at counter.sv(11): truncated value with size 32 to match size of target (2)" {  } { { "counter.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/counter.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669929200305 "|ARM_processor|counter:timeStep"}
{ "Warning" "WSGN_SEARCH_FILE" "registerfile.sv 1 1 " "Using design file registerfile.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerfile.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/registerfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669929200326 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669929200326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENR0 registerfile.sv(17) " "Verilog HDL Implicit Net warning at registerfile.sv(17): created implicit net for \"ENR0\"" {  } { { "registerfile.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/registerfile.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929200327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:regBank " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:regBank\"" {  } { { "arm_processor.sv" "regBank" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929200327 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_3to8.sv 1 1 " "Using design file decoder_3to8.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "decoder_3to8.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/decoder_3to8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669929200343 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669929200343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3to8 registerFile:regBank\|decoder_3to8:write_decoder " "Elaborating entity \"decoder_3to8\" for hierarchy \"registerFile:regBank\|decoder_3to8:write_decoder\"" {  } { { "registerfile.sv" "write_decoder" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/registerfile.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929200343 ""}
{ "Warning" "WSGN_SEARCH_FILE" "trireg10.sv 1 1 " "Using design file trireg10.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 trireg10 " "Found entity 1: trireg10" {  } { { "trireg10.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/trireg10.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669929200358 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669929200358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trireg10 registerFile:regBank\|trireg10:R0 " "Elaborating entity \"trireg10\" for hierarchy \"registerFile:regBank\|trireg10:R0\"" {  } { { "registerfile.sv" "R0" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/registerfile.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929200358 ""}
{ "Warning" "WSGN_SEARCH_FILE" "msalu.sv 1 1 " "Using design file msalu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 msALU " "Found entity 1: msALU" {  } { { "msalu.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/msalu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669929200378 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669929200378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msALU msALU:doMath " "Elaborating entity \"msALU\" for hierarchy \"msALU:doMath\"" {  } { { "arm_processor.sv" "doMath" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929200379 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Result msalu.sv(30) " "Verilog HDL Always Construct warning at msalu.sv(30): inferring latch(es) for variable \"Result\", which holds its previous value in one or more paths through the always construct" {  } { { "msalu.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/msalu.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669929200401 "|ARM_processor|msALU:doMath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] msalu.sv(35) " "Inferred latch for \"Result\[0\]\" at msalu.sv(35)" {  } { { "msalu.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/msalu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669929200404 "|ARM_processor|msALU:doMath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] msalu.sv(35) " "Inferred latch for \"Result\[1\]\" at msalu.sv(35)" {  } { { "msalu.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/msalu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669929200404 "|ARM_processor|msALU:doMath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] msalu.sv(35) " "Inferred latch for \"Result\[2\]\" at msalu.sv(35)" {  } { { "msalu.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/msalu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669929200404 "|ARM_processor|msALU:doMath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] msalu.sv(35) " "Inferred latch for \"Result\[3\]\" at msalu.sv(35)" {  } { { "msalu.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/msalu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669929200404 "|ARM_processor|msALU:doMath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] msalu.sv(35) " "Inferred latch for \"Result\[4\]\" at msalu.sv(35)" {  } { { "msalu.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/msalu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669929200405 "|ARM_processor|msALU:doMath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] msalu.sv(35) " "Inferred latch for \"Result\[5\]\" at msalu.sv(35)" {  } { { "msalu.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/msalu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669929200405 "|ARM_processor|msALU:doMath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] msalu.sv(35) " "Inferred latch for \"Result\[6\]\" at msalu.sv(35)" {  } { { "msalu.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/msalu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669929200405 "|ARM_processor|msALU:doMath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] msalu.sv(35) " "Inferred latch for \"Result\[7\]\" at msalu.sv(35)" {  } { { "msalu.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/msalu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669929200405 "|ARM_processor|msALU:doMath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] msalu.sv(35) " "Inferred latch for \"Result\[8\]\" at msalu.sv(35)" {  } { { "msalu.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/msalu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669929200406 "|ARM_processor|msALU:doMath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[9\] msalu.sv(35) " "Inferred latch for \"Result\[9\]\" at msalu.sv(35)" {  } { { "msalu.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/msalu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669929200406 "|ARM_processor|msALU:doMath"}
{ "Warning" "WSGN_SEARCH_FILE" "display.sv 1 1 " "Using design file display.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669929200456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669929200456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:displayStuff " "Elaborating entity \"display\" for hierarchy \"display:displayStuff\"" {  } { { "arm_processor.sv" "displayStuff" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929200456 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_B display.sv(6) " "Output port \"LED_B\" at display.sv(6) has no driver" {  } { { "display.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/display.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669929200457 "|ARM_processor|display:displayStuff"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DHEX0 display.sv(7) " "Output port \"DHEX0\" at display.sv(7) has no driver" {  } { { "display.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/display.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669929200457 "|ARM_processor|display:displayStuff"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DHEX1 display.sv(8) " "Output port \"DHEX1\" at display.sv(8) has no driver" {  } { { "display.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/display.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669929200457 "|ARM_processor|display:displayStuff"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DHEX2 display.sv(9) " "Output port \"DHEX2\" at display.sv(9) has no driver" {  } { { "display.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/display.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669929200457 "|ARM_processor|display:displayStuff"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "THEX display.sv(10) " "Output port \"THEX\" at display.sv(10) has no driver" {  } { { "display.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/display.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669929200457 "|ARM_processor|display:displayStuff"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_D display.sv(12) " "Output port \"LED_D\" at display.sv(12) has no driver" {  } { { "display.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/display.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669929200457 "|ARM_processor|display:displayStuff"}
{ "Warning" "WSGN_SEARCH_FILE" "hex7decoder.sv 1 1 " "Using design file hex7decoder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hex7decoder " "Found entity 1: hex7decoder" {  } { { "hex7decoder.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/hex7decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669929200496 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669929200496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7decoder display:displayStuff\|hex7decoder:busOut " "Elaborating entity \"hex7decoder\" for hierarchy \"display:displayStuff\|hex7decoder:busOut\"" {  } { { "display.sv" "busOut" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/display.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929200496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 hex7decoder.sv(8) " "Verilog HDL assignment warning at hex7decoder.sv(8): truncated value with size 15 to match size of target (7)" {  } { { "hex7decoder.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/hex7decoder.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669929200497 "|ARM_processor|display:displayStuff|hex7decoder:busOut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 hex7decoder.sv(9) " "Verilog HDL assignment warning at hex7decoder.sv(9): truncated value with size 15 to match size of target (7)" {  } { { "hex7decoder.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/hex7decoder.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669929200497 "|ARM_processor|display:displayStuff|hex7decoder:busOut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 hex7decoder.sv(10) " "Verilog HDL assignment warning at hex7decoder.sv(10): truncated value with size 15 to match size of target (7)" {  } { { "hex7decoder.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/hex7decoder.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669929200497 "|ARM_processor|display:displayStuff|hex7decoder:busOut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 hex7decoder.sv(11) " "Verilog HDL assignment warning at hex7decoder.sv(11): truncated value with size 15 to match size of target (7)" {  } { { "hex7decoder.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/hex7decoder.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669929200497 "|ARM_processor|display:displayStuff|hex7decoder:busOut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 hex7decoder.sv(12) " "Verilog HDL assignment warning at hex7decoder.sv(12): truncated value with size 15 to match size of target (7)" {  } { { "hex7decoder.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/hex7decoder.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669929200498 "|ARM_processor|display:displayStuff|hex7decoder:busOut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 hex7decoder.sv(13) " "Verilog HDL assignment warning at hex7decoder.sv(13): truncated value with size 15 to match size of target (7)" {  } { { "hex7decoder.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/hex7decoder.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669929200498 "|ARM_processor|display:displayStuff|hex7decoder:busOut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 hex7decoder.sv(14) " "Verilog HDL assignment warning at hex7decoder.sv(14): truncated value with size 15 to match size of target (7)" {  } { { "hex7decoder.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/hex7decoder.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669929200498 "|ARM_processor|display:displayStuff|hex7decoder:busOut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 hex7decoder.sv(15) " "Verilog HDL assignment warning at hex7decoder.sv(15): truncated value with size 15 to match size of target (7)" {  } { { "hex7decoder.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/hex7decoder.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669929200498 "|ARM_processor|display:displayStuff|hex7decoder:busOut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 hex7decoder.sv(16) " "Verilog HDL assignment warning at hex7decoder.sv(16): truncated value with size 15 to match size of target (7)" {  } { { "hex7decoder.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/hex7decoder.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669929200498 "|ARM_processor|display:displayStuff|hex7decoder:busOut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 hex7decoder.sv(17) " "Verilog HDL assignment warning at hex7decoder.sv(17): truncated value with size 15 to match size of target (7)" {  } { { "hex7decoder.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/hex7decoder.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669929200498 "|ARM_processor|display:displayStuff|hex7decoder:busOut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 hex7decoder.sv(18) " "Verilog HDL assignment warning at hex7decoder.sv(18): truncated value with size 15 to match size of target (7)" {  } { { "hex7decoder.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/hex7decoder.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669929200498 "|ARM_processor|display:displayStuff|hex7decoder:busOut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 hex7decoder.sv(19) " "Verilog HDL assignment warning at hex7decoder.sv(19): truncated value with size 15 to match size of target (7)" {  } { { "hex7decoder.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/hex7decoder.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669929200499 "|ARM_processor|display:displayStuff|hex7decoder:busOut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 hex7decoder.sv(20) " "Verilog HDL assignment warning at hex7decoder.sv(20): truncated value with size 15 to match size of target (7)" {  } { { "hex7decoder.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/hex7decoder.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669929200499 "|ARM_processor|display:displayStuff|hex7decoder:busOut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 hex7decoder.sv(21) " "Verilog HDL assignment warning at hex7decoder.sv(21): truncated value with size 15 to match size of target (7)" {  } { { "hex7decoder.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/hex7decoder.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669929200499 "|ARM_processor|display:displayStuff|hex7decoder:busOut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 hex7decoder.sv(22) " "Verilog HDL assignment warning at hex7decoder.sv(22): truncated value with size 15 to match size of target (7)" {  } { { "hex7decoder.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/hex7decoder.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669929200499 "|ARM_processor|display:displayStuff|hex7decoder:busOut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 hex7decoder.sv(23) " "Verilog HDL assignment warning at hex7decoder.sv(23): truncated value with size 15 to match size of target (7)" {  } { { "hex7decoder.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/hex7decoder.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669929200499 "|ARM_processor|display:displayStuff|hex7decoder:busOut"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669929201314 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|done"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_B\[0\] GND " "Pin \"LED_B\[0\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|LED_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_B\[1\] GND " "Pin \"LED_B\[1\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|LED_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_B\[2\] GND " "Pin \"LED_B\[2\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|LED_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_B\[3\] GND " "Pin \"LED_B\[3\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|LED_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_B\[4\] GND " "Pin \"LED_B\[4\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|LED_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_B\[5\] GND " "Pin \"LED_B\[5\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|LED_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_B\[6\] GND " "Pin \"LED_B\[6\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|LED_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_B\[7\] GND " "Pin \"LED_B\[7\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|LED_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_B\[8\] GND " "Pin \"LED_B\[8\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|LED_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_B\[9\] GND " "Pin \"LED_B\[9\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|LED_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669929201385 "|ARM_processor|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669929201385 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669929202153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929202153 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLKb " "No output dependent on input pin \"CLKb\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669929202540 "|ARM_processor|CLKb"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669929202540 "|ARM_processor|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PKb " "No output dependent on input pin \"PKb\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669929202540 "|ARM_processor|PKb"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[0\] " "No output dependent on input pin \"Data_in\[0\]\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669929202540 "|ARM_processor|Data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[1\] " "No output dependent on input pin \"Data_in\[1\]\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669929202540 "|ARM_processor|Data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[2\] " "No output dependent on input pin \"Data_in\[2\]\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669929202540 "|ARM_processor|Data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[3\] " "No output dependent on input pin \"Data_in\[3\]\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669929202540 "|ARM_processor|Data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[4\] " "No output dependent on input pin \"Data_in\[4\]\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669929202540 "|ARM_processor|Data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[5\] " "No output dependent on input pin \"Data_in\[5\]\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669929202540 "|ARM_processor|Data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[6\] " "No output dependent on input pin \"Data_in\[6\]\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669929202540 "|ARM_processor|Data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[7\] " "No output dependent on input pin \"Data_in\[7\]\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669929202540 "|ARM_processor|Data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[8\] " "No output dependent on input pin \"Data_in\[8\]\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669929202540 "|ARM_processor|Data_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in\[9\] " "No output dependent on input pin \"Data_in\[9\]\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669929202540 "|ARM_processor|Data_in[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669929202540 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669929202543 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669929202543 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669929202543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669929202600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  1 15:13:22 2022 " "Processing ended: Thu Dec  1 15:13:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669929202600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669929202600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669929202600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669929202600 ""}
