Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jul 28 16:14:22 2020
| Host         : J1STUDY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_mem_tester_timing_summary_routed.rpt -pb fpga_serial_mem_tester_timing_summary_routed.pb -rpx fpga_serial_mem_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_mem_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.147        0.000                      0                 4369        0.095        0.000                      0                 4369        3.000        0.000                       0                  1742  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)             Period(ns)      Frequency(MHz)
-----                  ------------             ----------      --------------
sys_clk_pin            {0.000 5.000}            10.000          100.000         
  CLKFBIN              {0.000 25.000}           50.000          20.000          
  s_clk_40mhz          {0.000 12.500}           25.000          40.000          
    genclk50khz        {0.000 10000.001}        20000.001       0.050           
    genclk5mhz         {0.000 100.000}          200.000         5.000           
  s_clk_7_37mhz        {0.000 67.816}           135.632         7.373           
wiz_40mhz_virt_in      {0.000 12.500}           25.000          40.000          
wiz_40mhz_virt_out     {0.000 12.500}           25.000          40.000          
wiz_7_373mhz_virt_in   {0.000 67.816}           135.632         7.373           
wiz_7_373mhz_virt_out  {0.000 67.816}           135.632         7.373           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                         48.751        0.000                       0                     2  
  s_clk_40mhz          2.147        0.000                      0                 4264        0.095        0.000                      0                 4264       12.000        0.000                       0                  1700  
  s_clk_7_37mhz      132.072        0.000                      0                   69        0.166        0.000                      0                   69       67.316        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
genclk50khz           s_clk_40mhz                22.676        0.000                      0                    2        0.169        0.000                      0                    2  
genclk5mhz            s_clk_40mhz                22.853        0.000                      0                    2        0.308        0.000                      0                    2  
wiz_40mhz_virt_in     s_clk_40mhz                 9.799        0.000                      0                   10        5.640        0.000                      0                   10  
s_clk_40mhz           wiz_40mhz_virt_in           7.452        0.000                      0                   22        2.998        0.000                      0                   22  
s_clk_7_37mhz         wiz_7_373mhz_virt_in      107.316        0.000                      0                    1        1.216        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_40mhz        s_clk_40mhz             14.738        0.000                      0                    3        1.401        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_40mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack        2.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        22.603ns  (logic 8.161ns (36.105%)  route 14.442ns (63.895%))
  Logic Levels:           29  (CARRY4=14 LUT3=5 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 30.888 - 25.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.701     6.319    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X5Y115         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.456     6.775 r  u_sf_tester_fsm/s_err_count_aux_reg[2]/Q
                         net (fo=133, routed)         2.339     9.114    u_sf_testing_to_ascii/i_error_count[2]
    SLICE_X47Y127        LUT3 (Prop_lut3_I1_O)        0.119     9.233 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_201/O
                         net (fo=1, routed)           0.617     9.850    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_201_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    10.584 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.584    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.698 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    10.698    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117_n_0
    SLICE_X47Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.920 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/O[0]
                         net (fo=3, routed)           1.168    12.088    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_7
    SLICE_X32Y130        LUT3 (Prop_lut3_I0_O)        0.325    12.413 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_33/O
                         net (fo=1, routed)           0.798    13.211    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_33_n_0
    SLICE_X45Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    13.939 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.939    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_6_n_0
    SLICE_X45Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.053 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.053    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2_n_0
    SLICE_X45Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.167    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13_n_0
    SLICE_X45Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.501 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/O[1]
                         net (fo=17, routed)          0.893    15.394    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_6
    SLICE_X41Y134        LUT3 (Prop_lut3_I1_O)        0.329    15.723 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207/O
                         net (fo=1, routed)           0.575    16.298    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    16.885 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    16.885    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.107 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/O[0]
                         net (fo=3, routed)           0.603    17.710    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_7
    SLICE_X41Y134        LUT3 (Prop_lut3_I0_O)        0.324    18.034 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_127/O
                         net (fo=1, routed)           0.770    18.805    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_127_n_0
    SLICE_X38Y134        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    19.409 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.409    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_87_n_0
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.628 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40/O[0]
                         net (fo=3, routed)           0.702    20.330    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40_n_7
    SLICE_X39Y135        LUT4 (Prop_lut4_I1_O)        0.295    20.625 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_110/O
                         net (fo=1, routed)           0.000    20.625    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_110_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.175 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.175    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_53_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.289 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.289    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.517 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.658    22.175    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X40Y140        LUT3 (Prop_lut3_I2_O)        0.313    22.488 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=9, routed)           0.468    22.956    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X39Y141        LUT5 (Prop_lut5_I1_O)        0.124    23.080 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_59/O
                         net (fo=1, routed)           0.797    23.878    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_59_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I3_O)        0.124    24.002 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50/O
                         net (fo=3, routed)           0.432    24.434    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I4_O)        0.124    24.558 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38/O
                         net (fo=3, routed)           0.497    25.055    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I5_O)        0.124    25.179 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_42/O
                         net (fo=1, routed)           0.449    25.629    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_42_n_0
    SLICE_X37Y140        LUT6 (Prop_lut6_I5_O)        0.124    25.753 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32/O
                         net (fo=3, routed)           0.676    26.429    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32_n_0
    SLICE_X36Y140        LUT6 (Prop_lut6_I0_O)        0.124    26.553 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18/O
                         net (fo=3, routed)           0.598    27.150    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18_n_0
    SLICE_X36Y139        LUT6 (Prop_lut6_I5_O)        0.124    27.274 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8/O
                         net (fo=3, routed)           0.737    28.011    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8_n_0
    SLICE_X33Y139        LUT6 (Prop_lut6_I1_O)        0.124    28.135 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_3/O
                         net (fo=3, routed)           0.664    28.799    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_3_n_0
    SLICE_X32Y139        LUT6 (Prop_lut6_I1_O)        0.124    28.923 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_1/O
                         net (fo=1, routed)           0.000    28.923    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_1_n_0
    SLICE_X32Y139        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.502    30.888    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X32Y139        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/C
                         clock pessimism              0.311    31.199    
                         clock uncertainty           -0.160    31.039    
    SLICE_X32Y139        FDRE (Setup_fdre_C_D)        0.031    31.070    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]
  -------------------------------------------------------------------
                         required time                         31.070    
                         arrival time                         -28.923    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        22.572ns  (logic 8.161ns (36.156%)  route 14.411ns (63.844%))
  Logic Levels:           29  (CARRY4=14 LUT3=5 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 30.888 - 25.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.701     6.319    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X5Y115         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.456     6.775 r  u_sf_tester_fsm/s_err_count_aux_reg[2]/Q
                         net (fo=133, routed)         2.339     9.114    u_sf_testing_to_ascii/i_error_count[2]
    SLICE_X47Y127        LUT3 (Prop_lut3_I1_O)        0.119     9.233 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_201/O
                         net (fo=1, routed)           0.617     9.850    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_201_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    10.584 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.584    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.698 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    10.698    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117_n_0
    SLICE_X47Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.920 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/O[0]
                         net (fo=3, routed)           1.168    12.088    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_7
    SLICE_X32Y130        LUT3 (Prop_lut3_I0_O)        0.325    12.413 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_33/O
                         net (fo=1, routed)           0.798    13.211    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_33_n_0
    SLICE_X45Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    13.939 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.939    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_6_n_0
    SLICE_X45Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.053 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.053    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2_n_0
    SLICE_X45Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.167    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13_n_0
    SLICE_X45Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.501 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/O[1]
                         net (fo=17, routed)          0.893    15.394    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_6
    SLICE_X41Y134        LUT3 (Prop_lut3_I1_O)        0.329    15.723 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207/O
                         net (fo=1, routed)           0.575    16.298    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    16.885 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    16.885    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.107 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/O[0]
                         net (fo=3, routed)           0.603    17.710    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_7
    SLICE_X41Y134        LUT3 (Prop_lut3_I0_O)        0.324    18.034 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_127/O
                         net (fo=1, routed)           0.770    18.805    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_127_n_0
    SLICE_X38Y134        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    19.409 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.409    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_87_n_0
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.628 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40/O[0]
                         net (fo=3, routed)           0.702    20.330    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40_n_7
    SLICE_X39Y135        LUT4 (Prop_lut4_I1_O)        0.295    20.625 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_110/O
                         net (fo=1, routed)           0.000    20.625    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_110_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.175 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.175    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_53_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.289 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.289    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.517 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.658    22.175    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X40Y140        LUT3 (Prop_lut3_I2_O)        0.313    22.488 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=9, routed)           0.468    22.956    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X39Y141        LUT5 (Prop_lut5_I1_O)        0.124    23.080 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_59/O
                         net (fo=1, routed)           0.797    23.878    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_59_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I3_O)        0.124    24.002 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50/O
                         net (fo=3, routed)           0.432    24.434    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I4_O)        0.124    24.558 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38/O
                         net (fo=3, routed)           0.497    25.055    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I5_O)        0.124    25.179 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_42/O
                         net (fo=1, routed)           0.449    25.629    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_42_n_0
    SLICE_X37Y140        LUT6 (Prop_lut6_I5_O)        0.124    25.753 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32/O
                         net (fo=3, routed)           0.676    26.429    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32_n_0
    SLICE_X36Y140        LUT6 (Prop_lut6_I0_O)        0.124    26.553 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18/O
                         net (fo=3, routed)           0.598    27.150    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18_n_0
    SLICE_X36Y139        LUT6 (Prop_lut6_I5_O)        0.124    27.274 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8/O
                         net (fo=3, routed)           0.737    28.011    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8_n_0
    SLICE_X33Y139        LUT6 (Prop_lut6_I1_O)        0.124    28.135 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_3/O
                         net (fo=3, routed)           0.632    28.767    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_3_n_0
    SLICE_X32Y139        LUT6 (Prop_lut6_I4_O)        0.124    28.891 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[2]_i_1/O
                         net (fo=1, routed)           0.000    28.891    u_sf_testing_to_ascii/s_sf3_err_count_divide3[2]_i_1_n_0
    SLICE_X32Y139        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.502    30.888    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X32Y139        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/C
                         clock pessimism              0.311    31.199    
                         clock uncertainty           -0.160    31.039    
    SLICE_X32Y139        FDRE (Setup_fdre_C_D)        0.031    31.070    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]
  -------------------------------------------------------------------
                         required time                         31.070    
                         arrival time                         -28.891    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        22.468ns  (logic 8.161ns (36.324%)  route 14.307ns (63.676%))
  Logic Levels:           29  (CARRY4=14 LUT3=5 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 30.888 - 25.000 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.701     6.319    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X5Y115         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.456     6.775 r  u_sf_tester_fsm/s_err_count_aux_reg[2]/Q
                         net (fo=133, routed)         2.339     9.114    u_sf_testing_to_ascii/i_error_count[2]
    SLICE_X47Y127        LUT3 (Prop_lut3_I1_O)        0.119     9.233 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_201/O
                         net (fo=1, routed)           0.617     9.850    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_201_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    10.584 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.584    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.698 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    10.698    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117_n_0
    SLICE_X47Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.920 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/O[0]
                         net (fo=3, routed)           1.168    12.088    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_7
    SLICE_X32Y130        LUT3 (Prop_lut3_I0_O)        0.325    12.413 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_33/O
                         net (fo=1, routed)           0.798    13.211    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_33_n_0
    SLICE_X45Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    13.939 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.939    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_6_n_0
    SLICE_X45Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.053 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.053    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2_n_0
    SLICE_X45Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.167    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13_n_0
    SLICE_X45Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.501 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/O[1]
                         net (fo=17, routed)          0.893    15.394    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_6
    SLICE_X41Y134        LUT3 (Prop_lut3_I1_O)        0.329    15.723 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207/O
                         net (fo=1, routed)           0.575    16.298    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    16.885 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    16.885    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.107 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/O[0]
                         net (fo=3, routed)           0.603    17.710    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_7
    SLICE_X41Y134        LUT3 (Prop_lut3_I0_O)        0.324    18.034 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_127/O
                         net (fo=1, routed)           0.770    18.805    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_127_n_0
    SLICE_X38Y134        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    19.409 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.409    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_87_n_0
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.628 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40/O[0]
                         net (fo=3, routed)           0.702    20.330    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40_n_7
    SLICE_X39Y135        LUT4 (Prop_lut4_I1_O)        0.295    20.625 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_110/O
                         net (fo=1, routed)           0.000    20.625    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_110_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.175 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.175    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_53_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.289 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.289    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.517 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.658    22.175    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X40Y140        LUT3 (Prop_lut3_I2_O)        0.313    22.488 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=9, routed)           0.468    22.956    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X39Y141        LUT5 (Prop_lut5_I1_O)        0.124    23.080 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_59/O
                         net (fo=1, routed)           0.797    23.878    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_59_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I3_O)        0.124    24.002 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50/O
                         net (fo=3, routed)           0.432    24.434    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50_n_0
    SLICE_X40Y140        LUT6 (Prop_lut6_I4_O)        0.124    24.558 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38/O
                         net (fo=3, routed)           0.497    25.055    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I5_O)        0.124    25.179 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_42/O
                         net (fo=1, routed)           0.449    25.629    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_42_n_0
    SLICE_X37Y140        LUT6 (Prop_lut6_I5_O)        0.124    25.753 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32/O
                         net (fo=3, routed)           0.676    26.429    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32_n_0
    SLICE_X36Y140        LUT6 (Prop_lut6_I0_O)        0.124    26.553 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18/O
                         net (fo=3, routed)           0.598    27.150    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18_n_0
    SLICE_X36Y139        LUT6 (Prop_lut6_I5_O)        0.124    27.274 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8/O
                         net (fo=3, routed)           0.737    28.011    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8_n_0
    SLICE_X33Y139        LUT6 (Prop_lut6_I1_O)        0.124    28.135 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_3/O
                         net (fo=3, routed)           0.528    28.663    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_3_n_0
    SLICE_X32Y139        LUT6 (Prop_lut6_I1_O)        0.124    28.787 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[1]_i_1/O
                         net (fo=1, routed)           0.000    28.787    u_sf_testing_to_ascii/s_sf3_err_count_divide3[1]_i_1_n_0
    SLICE_X32Y139        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.502    30.888    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X32Y139        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/C
                         clock pessimism              0.311    31.199    
                         clock uncertainty           -0.160    31.039    
    SLICE_X32Y139        FDRE (Setup_fdre_C_D)        0.029    31.068    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]
  -------------------------------------------------------------------
                         required time                         31.068    
                         arrival time                         -28.787    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.823ns  (logic 8.195ns (39.355%)  route 12.628ns (60.645%))
  Logic Levels:           25  (CARRY4=12 LUT2=1 LUT3=6 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns = ( 30.885 - 25.000 ) 
    Source Clock Delay      (SCD):    6.318ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.700     6.318    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X5Y116         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.456     6.774 r  u_sf_tester_fsm/s_err_count_aux_reg[4]/Q
                         net (fo=143, routed)         2.073     8.847    u_sf_testing_to_ascii/i_error_count[4]
    SLICE_X37Y119        LUT3 (Prop_lut3_I0_O)        0.152     8.999 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94/O
                         net (fo=6, routed)           0.901     9.900    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    10.652 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    10.652    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_142_n_0
    SLICE_X30Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.967 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_105/O[3]
                         net (fo=3, routed)           0.783    11.750    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_105_n_4
    SLICE_X38Y130        LUT3 (Prop_lut3_I2_O)        0.307    12.057 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_54/O
                         net (fo=1, routed)           0.655    12.712    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_54_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.238 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.238    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_19_n_0
    SLICE_X31Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.352 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.352    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5_n_0
    SLICE_X31Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.686 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2/O[1]
                         net (fo=21, routed)          1.206    14.892    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2_n_6
    SLICE_X32Y136        LUT3 (Prop_lut3_I2_O)        0.331    15.223 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_200/O
                         net (fo=1, routed)           0.476    15.699    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_200_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    16.299 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.299    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_164_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.413 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.413    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_131_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.635 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94/O[0]
                         net (fo=3, routed)           0.577    17.211    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94_n_7
    SLICE_X31Y135        LUT3 (Prop_lut3_I2_O)        0.299    17.510 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_130/O
                         net (fo=3, routed)           0.651    18.161    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_130_n_0
    SLICE_X31Y135        LUT5 (Prop_lut5_I4_O)        0.153    18.314 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_88/O
                         net (fo=1, routed)           0.617    18.931    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_88_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    19.654 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.654    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.977 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17/O[1]
                         net (fo=3, routed)           0.560    20.538    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17_n_6
    SLICE_X33Y136        LUT4 (Prop_lut4_I2_O)        0.306    20.844 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_39/O
                         net (fo=1, routed)           0.000    20.844    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_39_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.394 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.394    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.665 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           0.479    22.144    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3_n_3
    SLICE_X29Y136        LUT3 (Prop_lut3_I2_O)        0.373    22.517 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14/O
                         net (fo=3, routed)           0.417    22.934    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14_n_0
    SLICE_X29Y135        LUT6 (Prop_lut6_I0_O)        0.124    23.058 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_20/O
                         net (fo=6, routed)           0.504    23.561    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_20_n_0
    SLICE_X28Y135        LUT2 (Prop_lut2_I0_O)        0.124    23.685 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_12/O
                         net (fo=3, routed)           1.033    24.719    u_sf_testing_to_ascii/s_sf3_err_count_divide51[5]
    SLICE_X28Y135        LUT6 (Prop_lut6_I2_O)        0.124    24.843 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9/O
                         net (fo=3, routed)           0.697    25.540    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9_n_0
    SLICE_X28Y135        LUT3 (Prop_lut3_I2_O)        0.152    25.692 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_2/O
                         net (fo=2, routed)           0.488    26.180    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_2_n_0
    SLICE_X28Y134        LUT6 (Prop_lut6_I3_O)        0.326    26.506 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_2/O
                         net (fo=2, routed)           0.512    27.018    u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_2_n_0
    SLICE_X29Y134        LUT6 (Prop_lut6_I0_O)        0.124    27.142 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_1/O
                         net (fo=1, routed)           0.000    27.142    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_1_n_0
    SLICE_X29Y134        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.499    30.885    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X29Y134        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]/C
                         clock pessimism              0.311    31.196    
                         clock uncertainty           -0.160    31.036    
    SLICE_X29Y134        FDRE (Setup_fdre_C_D)        0.031    31.067    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]
  -------------------------------------------------------------------
                         required time                         31.067    
                         arrival time                         -27.142    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.817ns  (logic 6.412ns (30.802%)  route 14.405ns (69.198%))
  Logic Levels:           26  (CARRY4=12 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 30.881 - 25.000 ) 
    Source Clock Delay      (SCD):    6.318ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.700     6.318    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X5Y116         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.456     6.774 r  u_sf_tester_fsm/s_err_count_aux_reg[4]/Q
                         net (fo=143, routed)         2.261     9.035    u_sf_testing_to_ascii/i_error_count[4]
    SLICE_X44Y123        LUT3 (Prop_lut3_I1_O)        0.152     9.187 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_177/O
                         net (fo=1, routed)           0.559     9.746    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_177_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    10.333 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.333    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_87_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.555 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_44/O[0]
                         net (fo=4, routed)           0.760    11.315    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_44_n_7
    SLICE_X45Y125        LUT3 (Prop_lut3_I1_O)        0.299    11.614 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_85/O
                         net (fo=3, routed)           0.772    12.386    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_85_n_0
    SLICE_X45Y125        LUT5 (Prop_lut5_I4_O)        0.150    12.536 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_73/O
                         net (fo=1, routed)           0.634    13.170    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_73_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    13.774 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.774    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_27_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.891 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.891    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.008 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.008    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.125 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.125    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.242 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.242    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.359 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    14.359    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_138_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.598 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_61/O[2]
                         net (fo=11, routed)          1.135    15.733    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_61_n_5
    SLICE_X38Y132        LUT3 (Prop_lut3_I0_O)        0.333    16.066 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_130/O
                         net (fo=1, routed)           0.639    16.706    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_130_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.616    17.322 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.322    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52_n_0
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.544 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15/O[0]
                         net (fo=3, routed)           0.641    18.185    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15_n_7
    SLICE_X37Y134        LUT4 (Prop_lut4_I1_O)        0.299    18.484 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_25/O
                         net (fo=1, routed)           0.000    18.484    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_25_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.016 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4/CO[3]
                         net (fo=21, routed)          0.987    20.003    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4_n_0
    SLICE_X37Y136        LUT5 (Prop_lut5_I3_O)        0.124    20.127 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118/O
                         net (fo=7, routed)           1.029    21.155    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118_n_0
    SLICE_X37Y138        LUT6 (Prop_lut6_I0_O)        0.124    21.279 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_119/O
                         net (fo=3, routed)           0.960    22.239    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_119_n_0
    SLICE_X41Y138        LUT6 (Prop_lut6_I1_O)        0.124    22.363 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_111/O
                         net (fo=3, routed)           0.584    22.947    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_111_n_0
    SLICE_X41Y137        LUT6 (Prop_lut6_I3_O)        0.124    23.071 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86/O
                         net (fo=5, routed)           0.844    23.915    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86_n_0
    SLICE_X37Y137        LUT6 (Prop_lut6_I0_O)        0.124    24.039 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53/O
                         net (fo=5, routed)           0.616    24.655    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53_n_0
    SLICE_X34Y137        LUT6 (Prop_lut6_I4_O)        0.124    24.779 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_29/O
                         net (fo=3, routed)           0.617    25.396    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_29_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I3_O)        0.124    25.520 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11/O
                         net (fo=3, routed)           0.642    26.162    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I0_O)        0.124    26.286 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4/O
                         net (fo=3, routed)           0.725    27.011    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4_n_0
    SLICE_X34Y132        LUT6 (Prop_lut6_I3_O)        0.124    27.135 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[2]_i_1/O
                         net (fo=1, routed)           0.000    27.135    u_sf_testing_to_ascii/s_sf3_err_count_divide2[2]_i_1_n_0
    SLICE_X34Y132        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.495    30.881    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X34Y132        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[2]/C
                         clock pessimism              0.311    31.192    
                         clock uncertainty           -0.160    31.032    
    SLICE_X34Y132        FDRE (Setup_fdre_C_D)        0.081    31.113    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[2]
  -------------------------------------------------------------------
                         required time                         31.113    
                         arrival time                         -27.135    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.648ns  (logic 8.071ns (39.089%)  route 12.577ns (60.912%))
  Logic Levels:           24  (CARRY4=12 LUT2=1 LUT3=6 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns = ( 30.885 - 25.000 ) 
    Source Clock Delay      (SCD):    6.318ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.700     6.318    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X5Y116         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.456     6.774 r  u_sf_tester_fsm/s_err_count_aux_reg[4]/Q
                         net (fo=143, routed)         2.073     8.847    u_sf_testing_to_ascii/i_error_count[4]
    SLICE_X37Y119        LUT3 (Prop_lut3_I0_O)        0.152     8.999 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94/O
                         net (fo=6, routed)           0.901     9.900    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    10.652 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    10.652    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_142_n_0
    SLICE_X30Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.967 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_105/O[3]
                         net (fo=3, routed)           0.783    11.750    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_105_n_4
    SLICE_X38Y130        LUT3 (Prop_lut3_I2_O)        0.307    12.057 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_54/O
                         net (fo=1, routed)           0.655    12.712    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_54_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.238 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.238    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_19_n_0
    SLICE_X31Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.352 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.352    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5_n_0
    SLICE_X31Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.686 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2/O[1]
                         net (fo=21, routed)          1.206    14.892    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2_n_6
    SLICE_X32Y136        LUT3 (Prop_lut3_I2_O)        0.331    15.223 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_200/O
                         net (fo=1, routed)           0.476    15.699    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_200_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    16.299 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.299    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_164_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.413 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.413    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_131_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.635 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94/O[0]
                         net (fo=3, routed)           0.577    17.211    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94_n_7
    SLICE_X31Y135        LUT3 (Prop_lut3_I2_O)        0.299    17.510 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_130/O
                         net (fo=3, routed)           0.651    18.161    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_130_n_0
    SLICE_X31Y135        LUT5 (Prop_lut5_I4_O)        0.153    18.314 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_88/O
                         net (fo=1, routed)           0.617    18.931    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_88_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    19.654 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.654    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.977 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17/O[1]
                         net (fo=3, routed)           0.560    20.538    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17_n_6
    SLICE_X33Y136        LUT4 (Prop_lut4_I2_O)        0.306    20.844 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_39/O
                         net (fo=1, routed)           0.000    20.844    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_39_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.394 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.394    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.665 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           0.479    22.144    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3_n_3
    SLICE_X29Y136        LUT3 (Prop_lut3_I2_O)        0.373    22.517 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14/O
                         net (fo=3, routed)           0.417    22.934    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14_n_0
    SLICE_X29Y135        LUT6 (Prop_lut6_I0_O)        0.124    23.058 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_20/O
                         net (fo=6, routed)           0.504    23.561    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_20_n_0
    SLICE_X28Y135        LUT2 (Prop_lut2_I0_O)        0.124    23.685 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_12/O
                         net (fo=3, routed)           1.033    24.719    u_sf_testing_to_ascii/s_sf3_err_count_divide51[5]
    SLICE_X28Y135        LUT6 (Prop_lut6_I2_O)        0.124    24.843 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9/O
                         net (fo=3, routed)           0.697    25.540    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9_n_0
    SLICE_X28Y135        LUT3 (Prop_lut3_I2_O)        0.152    25.692 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_2/O
                         net (fo=2, routed)           0.949    26.640    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_2_n_0
    SLICE_X28Y134        LUT6 (Prop_lut6_I0_O)        0.326    26.966 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_1/O
                         net (fo=1, routed)           0.000    26.966    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_1_n_0
    SLICE_X28Y134        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.499    30.885    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X28Y134        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[3]/C
                         clock pessimism              0.311    31.196    
                         clock uncertainty           -0.160    31.036    
    SLICE_X28Y134        FDRE (Setup_fdre_C_D)        0.031    31.067    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[3]
  -------------------------------------------------------------------
                         required time                         31.067    
                         arrival time                         -26.966    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.678ns  (logic 6.412ns (31.009%)  route 14.266ns (68.991%))
  Logic Levels:           26  (CARRY4=12 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 30.881 - 25.000 ) 
    Source Clock Delay      (SCD):    6.318ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.700     6.318    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X5Y116         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.456     6.774 r  u_sf_tester_fsm/s_err_count_aux_reg[4]/Q
                         net (fo=143, routed)         2.261     9.035    u_sf_testing_to_ascii/i_error_count[4]
    SLICE_X44Y123        LUT3 (Prop_lut3_I1_O)        0.152     9.187 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_177/O
                         net (fo=1, routed)           0.559     9.746    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_177_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    10.333 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.333    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_87_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.555 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_44/O[0]
                         net (fo=4, routed)           0.760    11.315    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_44_n_7
    SLICE_X45Y125        LUT3 (Prop_lut3_I1_O)        0.299    11.614 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_85/O
                         net (fo=3, routed)           0.772    12.386    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_85_n_0
    SLICE_X45Y125        LUT5 (Prop_lut5_I4_O)        0.150    12.536 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_73/O
                         net (fo=1, routed)           0.634    13.170    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_73_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    13.774 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.774    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_27_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.891 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.891    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.008 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.008    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.125 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.125    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.242 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.242    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.359 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    14.359    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_138_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.598 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_61/O[2]
                         net (fo=11, routed)          1.135    15.733    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_61_n_5
    SLICE_X38Y132        LUT3 (Prop_lut3_I0_O)        0.333    16.066 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_130/O
                         net (fo=1, routed)           0.639    16.706    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_130_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.616    17.322 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.322    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52_n_0
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.544 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15/O[0]
                         net (fo=3, routed)           0.641    18.185    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15_n_7
    SLICE_X37Y134        LUT4 (Prop_lut4_I1_O)        0.299    18.484 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_25/O
                         net (fo=1, routed)           0.000    18.484    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_25_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.016 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4/CO[3]
                         net (fo=21, routed)          0.987    20.003    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4_n_0
    SLICE_X37Y136        LUT5 (Prop_lut5_I3_O)        0.124    20.127 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118/O
                         net (fo=7, routed)           1.029    21.155    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118_n_0
    SLICE_X37Y138        LUT6 (Prop_lut6_I0_O)        0.124    21.279 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_119/O
                         net (fo=3, routed)           0.960    22.239    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_119_n_0
    SLICE_X41Y138        LUT6 (Prop_lut6_I1_O)        0.124    22.363 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_111/O
                         net (fo=3, routed)           0.584    22.947    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_111_n_0
    SLICE_X41Y137        LUT6 (Prop_lut6_I3_O)        0.124    23.071 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86/O
                         net (fo=5, routed)           0.844    23.915    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86_n_0
    SLICE_X37Y137        LUT6 (Prop_lut6_I0_O)        0.124    24.039 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53/O
                         net (fo=5, routed)           0.616    24.655    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53_n_0
    SLICE_X34Y137        LUT6 (Prop_lut6_I4_O)        0.124    24.779 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_29/O
                         net (fo=3, routed)           0.617    25.396    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_29_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I3_O)        0.124    25.520 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11/O
                         net (fo=3, routed)           0.642    26.162    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I0_O)        0.124    26.286 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4/O
                         net (fo=3, routed)           0.586    26.872    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4_n_0
    SLICE_X34Y132        LUT6 (Prop_lut6_I2_O)        0.124    26.996 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_1/O
                         net (fo=1, routed)           0.000    26.996    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_1_n_0
    SLICE_X34Y132        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.495    30.881    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X34Y132        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]/C
                         clock pessimism              0.311    31.192    
                         clock uncertainty           -0.160    31.032    
    SLICE_X34Y132        FDRE (Setup_fdre_C_D)        0.079    31.111    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]
  -------------------------------------------------------------------
                         required time                         31.111    
                         arrival time                         -26.996    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.671ns  (logic 6.412ns (31.019%)  route 14.259ns (68.981%))
  Logic Levels:           26  (CARRY4=12 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 30.881 - 25.000 ) 
    Source Clock Delay      (SCD):    6.318ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.700     6.318    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X5Y116         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.456     6.774 r  u_sf_tester_fsm/s_err_count_aux_reg[4]/Q
                         net (fo=143, routed)         2.261     9.035    u_sf_testing_to_ascii/i_error_count[4]
    SLICE_X44Y123        LUT3 (Prop_lut3_I1_O)        0.152     9.187 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_177/O
                         net (fo=1, routed)           0.559     9.746    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_177_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    10.333 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.333    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_87_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.555 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_44/O[0]
                         net (fo=4, routed)           0.760    11.315    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_44_n_7
    SLICE_X45Y125        LUT3 (Prop_lut3_I1_O)        0.299    11.614 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_85/O
                         net (fo=3, routed)           0.772    12.386    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_85_n_0
    SLICE_X45Y125        LUT5 (Prop_lut5_I4_O)        0.150    12.536 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_73/O
                         net (fo=1, routed)           0.634    13.170    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_73_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    13.774 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.774    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_27_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.891 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.891    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.008 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.008    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.125 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.125    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.242 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.242    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.359 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_138/CO[3]
                         net (fo=1, routed)           0.000    14.359    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_138_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.598 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_61/O[2]
                         net (fo=11, routed)          1.135    15.733    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_61_n_5
    SLICE_X38Y132        LUT3 (Prop_lut3_I0_O)        0.333    16.066 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_130/O
                         net (fo=1, routed)           0.639    16.706    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_130_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.616    17.322 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.322    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52_n_0
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.544 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15/O[0]
                         net (fo=3, routed)           0.641    18.185    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15_n_7
    SLICE_X37Y134        LUT4 (Prop_lut4_I1_O)        0.299    18.484 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_25/O
                         net (fo=1, routed)           0.000    18.484    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_25_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.016 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4/CO[3]
                         net (fo=21, routed)          0.987    20.003    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4_n_0
    SLICE_X37Y136        LUT5 (Prop_lut5_I3_O)        0.124    20.127 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118/O
                         net (fo=7, routed)           1.029    21.155    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118_n_0
    SLICE_X37Y138        LUT6 (Prop_lut6_I0_O)        0.124    21.279 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_119/O
                         net (fo=3, routed)           0.960    22.239    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_119_n_0
    SLICE_X41Y138        LUT6 (Prop_lut6_I1_O)        0.124    22.363 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_111/O
                         net (fo=3, routed)           0.584    22.947    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_111_n_0
    SLICE_X41Y137        LUT6 (Prop_lut6_I3_O)        0.124    23.071 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86/O
                         net (fo=5, routed)           0.844    23.915    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86_n_0
    SLICE_X37Y137        LUT6 (Prop_lut6_I0_O)        0.124    24.039 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53/O
                         net (fo=5, routed)           0.616    24.655    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53_n_0
    SLICE_X34Y137        LUT6 (Prop_lut6_I4_O)        0.124    24.779 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_29/O
                         net (fo=3, routed)           0.617    25.396    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_29_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I3_O)        0.124    25.520 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11/O
                         net (fo=3, routed)           0.642    26.162    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11_n_0
    SLICE_X34Y135        LUT6 (Prop_lut6_I0_O)        0.124    26.286 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4/O
                         net (fo=3, routed)           0.580    26.866    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4_n_0
    SLICE_X34Y132        LUT6 (Prop_lut6_I0_O)        0.124    26.990 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[1]_i_1/O
                         net (fo=1, routed)           0.000    26.990    u_sf_testing_to_ascii/s_sf3_err_count_divide2[1]_i_1_n_0
    SLICE_X34Y132        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.495    30.881    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X34Y132        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]/C
                         clock pessimism              0.311    31.192    
                         clock uncertainty           -0.160    31.032    
    SLICE_X34Y132        FDRE (Setup_fdre_C_D)        0.077    31.109    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]
  -------------------------------------------------------------------
                         required time                         31.109    
                         arrival time                         -26.990    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.473ns  (logic 8.195ns (40.028%)  route 12.278ns (59.972%))
  Logic Levels:           25  (CARRY4=12 LUT2=1 LUT3=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns = ( 30.885 - 25.000 ) 
    Source Clock Delay      (SCD):    6.318ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.700     6.318    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X5Y116         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.456     6.774 r  u_sf_tester_fsm/s_err_count_aux_reg[4]/Q
                         net (fo=143, routed)         2.073     8.847    u_sf_testing_to_ascii/i_error_count[4]
    SLICE_X37Y119        LUT3 (Prop_lut3_I0_O)        0.152     8.999 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94/O
                         net (fo=6, routed)           0.901     9.900    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    10.652 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    10.652    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_142_n_0
    SLICE_X30Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.967 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_105/O[3]
                         net (fo=3, routed)           0.783    11.750    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_105_n_4
    SLICE_X38Y130        LUT3 (Prop_lut3_I2_O)        0.307    12.057 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_54/O
                         net (fo=1, routed)           0.655    12.712    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_54_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.238 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.238    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_19_n_0
    SLICE_X31Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.352 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.352    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5_n_0
    SLICE_X31Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.686 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2/O[1]
                         net (fo=21, routed)          1.206    14.892    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2_n_6
    SLICE_X32Y136        LUT3 (Prop_lut3_I2_O)        0.331    15.223 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_200/O
                         net (fo=1, routed)           0.476    15.699    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_200_n_0
    SLICE_X32Y133        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    16.299 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_164/CO[3]
                         net (fo=1, routed)           0.000    16.299    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_164_n_0
    SLICE_X32Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.413 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.413    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_131_n_0
    SLICE_X32Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.635 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94/O[0]
                         net (fo=3, routed)           0.577    17.211    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94_n_7
    SLICE_X31Y135        LUT3 (Prop_lut3_I2_O)        0.299    17.510 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_130/O
                         net (fo=3, routed)           0.651    18.161    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_130_n_0
    SLICE_X31Y135        LUT5 (Prop_lut5_I4_O)        0.153    18.314 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_88/O
                         net (fo=1, routed)           0.617    18.931    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_88_n_0
    SLICE_X30Y135        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    19.654 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.654    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41_n_0
    SLICE_X30Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.977 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17/O[1]
                         net (fo=3, routed)           0.560    20.538    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17_n_6
    SLICE_X33Y136        LUT4 (Prop_lut4_I2_O)        0.306    20.844 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_39/O
                         net (fo=1, routed)           0.000    20.844    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_39_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.394 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    21.394    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.665 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           0.479    22.144    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3_n_3
    SLICE_X29Y136        LUT3 (Prop_lut3_I2_O)        0.373    22.517 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14/O
                         net (fo=3, routed)           0.417    22.934    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14_n_0
    SLICE_X29Y135        LUT6 (Prop_lut6_I0_O)        0.124    23.058 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_20/O
                         net (fo=6, routed)           0.504    23.561    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_20_n_0
    SLICE_X28Y135        LUT2 (Prop_lut2_I0_O)        0.124    23.685 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_12/O
                         net (fo=3, routed)           1.033    24.719    u_sf_testing_to_ascii/s_sf3_err_count_divide51[5]
    SLICE_X28Y135        LUT6 (Prop_lut6_I2_O)        0.124    24.843 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9/O
                         net (fo=3, routed)           0.697    25.540    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9_n_0
    SLICE_X28Y135        LUT3 (Prop_lut3_I2_O)        0.152    25.692 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_2/O
                         net (fo=2, routed)           0.488    26.180    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_2_n_0
    SLICE_X28Y134        LUT6 (Prop_lut6_I3_O)        0.326    26.506 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_2/O
                         net (fo=2, routed)           0.162    26.668    u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_2_n_0
    SLICE_X28Y134        LUT4 (Prop_lut4_I0_O)        0.124    26.792 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_1/O
                         net (fo=1, routed)           0.000    26.792    u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_1_n_0
    SLICE_X28Y134        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.499    30.885    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X28Y134        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[2]/C
                         clock pessimism              0.311    31.196    
                         clock uncertainty           -0.160    31.036    
    SLICE_X28Y134        FDRE (Setup_fdre_C_D)        0.029    31.065    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[2]
  -------------------------------------------------------------------
                         required time                         31.065    
                         arrival time                         -26.792    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.293ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.505ns  (logic 8.080ns (39.405%)  route 12.425ns (60.595%))
  Logic Levels:           25  (CARRY4=12 LUT3=5 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 30.886 - 25.000 ) 
    Source Clock Delay      (SCD):    6.318ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.700     6.318    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X5Y116         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.456     6.774 r  u_sf_tester_fsm/s_err_count_aux_reg[7]/Q
                         net (fo=158, routed)         1.516     8.291    u_sf_testing_to_ascii/i_error_count[7]
    SLICE_X14Y118        LUT3 (Prop_lut3_I1_O)        0.146     8.437 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_190/O
                         net (fo=1, routed)           0.751     9.188    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_190_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     9.942 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.942    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_131_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.059 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.059    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_66_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.278 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_34/O[0]
                         net (fo=3, routed)           0.805    11.082    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_34_n_7
    SLICE_X14Y120        LUT3 (Prop_lut3_I0_O)        0.323    11.405 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_26/O
                         net (fo=1, routed)           0.610    12.015    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_26_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    12.746 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.746    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_6_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.860 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.860    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.194 f  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8/O[1]
                         net (fo=20, routed)          1.056    14.250    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8_n_6
    SLICE_X13Y125        LUT3 (Prop_lut3_I2_O)        0.331    14.581 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_248/O
                         net (fo=1, routed)           0.572    15.153    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_248_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    15.875 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.875    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.198 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156/O[1]
                         net (fo=3, routed)           0.864    17.062    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156_n_6
    SLICE_X13Y126        LUT3 (Prop_lut3_I0_O)        0.334    17.396 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_102/O
                         net (fo=1, routed)           0.673    18.069    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_102_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    18.784 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.784    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_36_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.006 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15/O[0]
                         net (fo=3, routed)           0.674    19.681    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15_n_7
    SLICE_X14Y127        LUT4 (Prop_lut4_I1_O)        0.299    19.980 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_53/O
                         net (fo=1, routed)           0.000    19.980    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_53_n_0
    SLICE_X14Y127        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.360 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.360    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_17_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.517 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4/CO[1]
                         net (fo=13, routed)          0.768    21.285    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4_n_2
    SLICE_X13Y130        LUT3 (Prop_lut3_I2_O)        0.327    21.612 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9/O
                         net (fo=10, routed)          0.552    22.164    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9_n_0
    SLICE_X13Y132        LUT6 (Prop_lut6_I4_O)        0.332    22.496 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_60/O
                         net (fo=2, routed)           0.581    23.077    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_60_n_0
    SLICE_X13Y131        LUT6 (Prop_lut6_I0_O)        0.124    23.201 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_42/O
                         net (fo=3, routed)           0.445    23.646    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_42_n_0
    SLICE_X13Y131        LUT6 (Prop_lut6_I4_O)        0.124    23.770 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_29/O
                         net (fo=3, routed)           0.807    24.577    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_29_n_0
    SLICE_X15Y131        LUT6 (Prop_lut6_I0_O)        0.124    24.701 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_14/O
                         net (fo=3, routed)           0.413    25.114    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_14_n_0
    SLICE_X15Y130        LUT6 (Prop_lut6_I4_O)        0.124    25.238 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11/O
                         net (fo=3, routed)           0.539    25.777    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I5_O)        0.124    25.901 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_2/O
                         net (fo=3, routed)           0.799    26.699    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_2_n_0
    SLICE_X14Y132        LUT6 (Prop_lut6_I0_O)        0.124    26.823 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_1/O
                         net (fo=1, routed)           0.000    26.823    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_1_n_0
    SLICE_X14Y132        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.500    30.886    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X14Y132        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]/C
                         clock pessimism              0.311    31.197    
                         clock uncertainty           -0.160    31.037    
    SLICE_X14Y132        FDRE (Setup_fdre_C_D)        0.079    31.116    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]
  -------------------------------------------------------------------
                         required time                         31.116    
                         arrival time                         -26.823    
  -------------------------------------------------------------------
                         slack                                  4.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_switches_deb_0123/si_buttons_meta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.246%)  route 0.209ns (59.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.681     1.946    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y150         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.141     2.087 r  u_switches_deb_0123/si_buttons_meta_reg[3]/Q
                         net (fo=1, routed)           0.209     2.296    u_switches_deb_0123/si_buttons_meta[3]
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.870     2.413    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_sync_reg[3]/C
                         clock pessimism             -0.283     2.129    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.072     2.201    u_switches_deb_0123/si_buttons_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_data_fifo_rx_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.282%)  route 0.325ns (69.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.599     1.863    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/i_ext_spi_clk_x
    SLICE_X3Y100         FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_data_fifo_rx_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     2.004 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_data_fifo_rx_in_reg[3]/Q
                         net (fo=2, routed)           0.325     2.329    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/DI[3]
    RAMB18_X0Y40         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.883     2.426    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y40         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.914    
    RAMB18_X0Y40         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[3])
                                                      0.296     2.210    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.566     1.830    u_led_pwm_driver/i_clk
    SLICE_X56Y99         FDSE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDSE (Prop_fdse_C_Q)         0.164     1.994 f  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[3]/Q
                         net (fo=4, routed)           0.149     2.144    u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[3]
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.189 r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_3/O
                         net (fo=1, routed)           0.000     2.189    u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_3_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.298 r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.298    u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[0]_i_2_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.351 r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.351    u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]_i_1_n_7
    SLICE_X56Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.830     2.373    u_led_pwm_driver/i_clk
    SLICE_X56Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]/C
                         clock pessimism             -0.278     2.094    
    SLICE_X56Y100        FDSE (Hold_fdse_C_D)         0.134     2.228    u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_data_fifo_rx_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.930%)  route 0.330ns (70.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.599     1.863    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/i_ext_spi_clk_x
    SLICE_X3Y100         FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_data_fifo_rx_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     2.004 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_data_fifo_rx_in_reg[4]/Q
                         net (fo=2, routed)           0.330     2.335    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/DI[4]
    RAMB18_X0Y40         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.883     2.426    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y40         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.914    
    RAMB18_X0Y40         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[4])
                                                      0.296     2.210    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_data_fifo_rx_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.670%)  route 0.334ns (70.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.599     1.863    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/i_ext_spi_clk_x
    SLICE_X3Y100         FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_data_fifo_rx_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     2.004 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_data_fifo_rx_in_reg[7]/Q
                         net (fo=2, routed)           0.334     2.339    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/DI[7]
    RAMB18_X0Y40         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.883     2.426    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y40         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.914    
    RAMB18_X0Y40         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[7])
                                                      0.296     2.210    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.231ns (46.259%)  route 0.268ns (53.741%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.592     1.856    u_led_pwm_driver/i_clk
    SLICE_X75Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100        FDRE (Prop_fdre_C_Q)         0.141     1.997 f  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[26]/Q
                         net (fo=3, routed)           0.123     2.120    u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[26]
    SLICE_X76Y99         LUT5 (Prop_lut5_I3_O)        0.045     2.165 f  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g[1]_i_4/O
                         net (fo=3, routed)           0.146     2.311    u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g[1]_i_4_n_0
    SLICE_X77Y98         LUT5 (Prop_lut5_I2_O)        0.045     2.356 r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g[1]_i_1/O
                         net (fo=1, routed)           0.000     2.356    u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g[1]_i_1_n_0
    SLICE_X77Y98         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.871     2.414    u_led_pwm_driver/i_clk
    SLICE_X77Y98         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
                         clock pessimism             -0.278     2.135    
    SLICE_X77Y98         FDRE (Hold_fdre_C_D)         0.091     2.226    u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_digit4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.561     1.825    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X13Y130        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y130        FDRE (Prop_fdre_C_Q)         0.141     1.966 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]/Q
                         net (fo=1, routed)           0.087     2.054    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]
    SLICE_X12Y130        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_digit4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.830     2.373    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X12Y130        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_digit4_reg[0]/C
                         clock pessimism             -0.534     1.838    
    SLICE_X12Y130        FDRE (Hold_fdre_C_D)         0.085     1.923    u_sf_testing_to_ascii/s_sf3_err_count_digit4_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.561     1.825    u_uart_tx_feed/i_clk_40mhz
    SLICE_X9Y130         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141     1.966 r  u_uart_tx_feed/s_uart_line_aux_reg[54]/Q
                         net (fo=1, routed)           0.080     2.047    u_uart_tx_feed/s_uart_line_aux[54]
    SLICE_X8Y130         LUT3 (Prop_lut3_I0_O)        0.045     2.092 r  u_uart_tx_feed/s_uart_line_aux[62]_i_1/O
                         net (fo=1, routed)           0.000     2.092    u_uart_tx_feed/s_uart_line_val[62]
    SLICE_X8Y130         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.830     2.373    u_uart_tx_feed/i_clk_40mhz
    SLICE_X8Y130         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[62]/C
                         clock pessimism             -0.534     1.838    
    SLICE_X8Y130         FDRE (Hold_fdre_C_D)         0.121     1.959    u_uart_tx_feed/s_uart_line_aux_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.566     1.830    u_led_pwm_driver/i_clk
    SLICE_X56Y99         FDSE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDSE (Prop_fdse_C_Q)         0.164     1.994 f  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[3]/Q
                         net (fo=4, routed)           0.149     2.144    u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[3]
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.189 r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_3/O
                         net (fo=1, routed)           0.000     2.189    u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_3_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.298 r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.298    u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[0]_i_2_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.364 r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.364    u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]_i_1_n_5
    SLICE_X56Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.830     2.373    u_led_pwm_driver/i_clk
    SLICE_X56Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[6]/C
                         clock pessimism             -0.278     2.094    
    SLICE_X56Y100        FDSE (Hold_fdse_C_D)         0.134     2.228    u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_sf3_err_count_digit2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.564     1.828    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X15Y133        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_digit2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y133        FDRE (Prop_fdre_C_Q)         0.141     1.969 r  u_sf_testing_to_ascii/s_sf3_err_count_digit2_reg[0]/Q
                         net (fo=3, routed)           0.102     2.072    u_sf_testing_to_ascii/s_sf3_err_count_digit2[0]
    SLICE_X14Y133        LUT4 (Prop_lut4_I3_O)        0.048     2.120 r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char2[2]_i_1/O
                         net (fo=1, routed)           0.000     2.120    u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char2[2]_i_1_n_0
    SLICE_X14Y133        FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.833     2.376    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X14Y133        FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char2_reg[2]/C
                         clock pessimism             -0.534     1.841    
    SLICE_X14Y133        FDRE (Hold_fdre_C_D)         0.131     1.972    u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_40mhz
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y52     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y52     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y40     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y40     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y38     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y38     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y46     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   s_clk_40mhz_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X0Y18      u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X2Y46      u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y50      u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y50      u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y50      u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y50      u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y51      u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X79Y112    u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X79Y112    u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y112    u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y112    u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X79Y112    u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X63Y76     u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X63Y78     u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X63Y78     u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X63Y76     u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X63Y76     u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X63Y76     u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X63Y77     u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X63Y77     u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X63Y77     u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X63Y77     u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      132.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.072ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 1.123ns (33.981%)  route 2.182ns (66.019%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.966ns = ( 141.598 - 135.632 ) 
    Source Clock Delay      (SCD):    6.280ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.661     6.280    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y46         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.875     7.155 f  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/EMPTY
                         net (fo=2, routed)           0.835     7.990    u_uart_tx_only/EMPTY
    SLICE_X8Y116         LUT6 (Prop_lut6_I5_O)        0.124     8.114 r  u_uart_tx_only/s_uarttxonly_pr_state[0]_i_2/O
                         net (fo=1, routed)           0.795     8.909    u_uart_tx_only/s_uarttxonly_pr_state[0]_i_2_n_0
    SLICE_X8Y116         LUT5 (Prop_lut5_I2_O)        0.124     9.033 r  u_uart_tx_only/s_uarttxonly_pr_state[0]_i_1/O
                         net (fo=1, routed)           0.551     9.585    u_uart_tx_only/s_uarttxonly_pr_state[0]_i_1_n_0
    SLICE_X7Y116         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.580   141.598    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y116         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                         clock pessimism              0.311   141.909    
                         clock uncertainty           -0.206   141.704    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.047   141.657    u_uart_tx_only/s_uarttxonly_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        141.657    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                132.072    

Slack (MET) :             132.145ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.746ns (29.331%)  route 1.797ns (70.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.919ns = ( 141.551 - 135.632 ) 
    Source Clock Delay      (SCD):    6.318ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.700     6.318    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y116         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.419     6.737 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           1.127     7.864    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X8Y116         LUT3 (Prop_lut3_I1_O)        0.327     8.191 r  u_uart_tx_only/u_fifo_uart_tx_0_i_1/O
                         net (fo=1, routed)           0.670     8.862    u_uart_tx_only/u_fifo_uart_tx_0/RDEN
    RAMB18_X0Y46         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.533   141.551    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y46         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311   141.863    
                         clock uncertainty           -0.206   141.657    
    RAMB18_X0Y46         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.651   141.006    u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                        141.006    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                132.145    

Slack (MET) :             132.549ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.456ns (20.364%)  route 1.783ns (79.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 141.521 - 135.632 ) 
    Source Clock Delay      (SCD):    6.314ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.696     6.314    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y119         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDPE (Prop_fdpe_C_Q)         0.456     6.770 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.783     8.554    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X8Y114         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.503   141.521    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y114         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/C
                         clock pessimism              0.311   141.832    
                         clock uncertainty           -0.206   141.627    
    SLICE_X8Y114         FDRE (Setup_fdre_C_R)       -0.524   141.103    u_uart_tx_only/s_data_aux_reg[4]
  -------------------------------------------------------------------
                         required time                        141.103    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                132.549    

Slack (MET) :             132.549ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.456ns (20.364%)  route 1.783ns (79.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 141.521 - 135.632 ) 
    Source Clock Delay      (SCD):    6.314ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.696     6.314    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y119         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDPE (Prop_fdpe_C_Q)         0.456     6.770 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.783     8.554    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X8Y114         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.503   141.521    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y114         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[5]/C
                         clock pessimism              0.311   141.832    
                         clock uncertainty           -0.206   141.627    
    SLICE_X8Y114         FDRE (Setup_fdre_C_R)       -0.524   141.103    u_uart_tx_only/s_data_aux_reg[5]
  -------------------------------------------------------------------
                         required time                        141.103    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                132.549    

Slack (MET) :             132.549ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.456ns (20.364%)  route 1.783ns (79.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 141.521 - 135.632 ) 
    Source Clock Delay      (SCD):    6.314ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.696     6.314    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y119         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDPE (Prop_fdpe_C_Q)         0.456     6.770 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.783     8.554    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X8Y114         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.503   141.521    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y114         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[6]/C
                         clock pessimism              0.311   141.832    
                         clock uncertainty           -0.206   141.627    
    SLICE_X8Y114         FDRE (Setup_fdre_C_R)       -0.524   141.103    u_uart_tx_only/s_data_aux_reg[6]
  -------------------------------------------------------------------
                         required time                        141.103    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                132.549    

Slack (MET) :             132.549ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.456ns (20.364%)  route 1.783ns (79.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 141.521 - 135.632 ) 
    Source Clock Delay      (SCD):    6.314ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.696     6.314    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y119         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDPE (Prop_fdpe_C_Q)         0.456     6.770 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.783     8.554    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X8Y114         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.503   141.521    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y114         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[7]/C
                         clock pessimism              0.311   141.832    
                         clock uncertainty           -0.206   141.627    
    SLICE_X8Y114         FDRE (Setup_fdre_C_R)       -0.524   141.103    u_uart_tx_only/s_data_aux_reg[7]
  -------------------------------------------------------------------
                         required time                        141.103    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                132.549    

Slack (MET) :             132.675ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.580ns (23.536%)  route 1.884ns (76.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 141.521 - 135.632 ) 
    Source Clock Delay      (SCD):    6.318ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.700     6.318    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y116         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.456     6.774 f  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          1.116     7.891    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X8Y116         LUT3 (Prop_lut3_I1_O)        0.124     8.015 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.768     8.783    u_uart_tx_only/s_data_aux
    SLICE_X8Y114         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.503   141.521    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y114         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/C
                         clock pessimism              0.311   141.832    
                         clock uncertainty           -0.206   141.627    
    SLICE_X8Y114         FDRE (Setup_fdre_C_CE)      -0.169   141.458    u_uart_tx_only/s_data_aux_reg[4]
  -------------------------------------------------------------------
                         required time                        141.458    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                132.675    

Slack (MET) :             132.675ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.580ns (23.536%)  route 1.884ns (76.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 141.521 - 135.632 ) 
    Source Clock Delay      (SCD):    6.318ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.700     6.318    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y116         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.456     6.774 f  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          1.116     7.891    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X8Y116         LUT3 (Prop_lut3_I1_O)        0.124     8.015 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.768     8.783    u_uart_tx_only/s_data_aux
    SLICE_X8Y114         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.503   141.521    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y114         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[5]/C
                         clock pessimism              0.311   141.832    
                         clock uncertainty           -0.206   141.627    
    SLICE_X8Y114         FDRE (Setup_fdre_C_CE)      -0.169   141.458    u_uart_tx_only/s_data_aux_reg[5]
  -------------------------------------------------------------------
                         required time                        141.458    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                132.675    

Slack (MET) :             132.675ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.580ns (23.536%)  route 1.884ns (76.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 141.521 - 135.632 ) 
    Source Clock Delay      (SCD):    6.318ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.700     6.318    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y116         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.456     6.774 f  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          1.116     7.891    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X8Y116         LUT3 (Prop_lut3_I1_O)        0.124     8.015 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.768     8.783    u_uart_tx_only/s_data_aux
    SLICE_X8Y114         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.503   141.521    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y114         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[6]/C
                         clock pessimism              0.311   141.832    
                         clock uncertainty           -0.206   141.627    
    SLICE_X8Y114         FDRE (Setup_fdre_C_CE)      -0.169   141.458    u_uart_tx_only/s_data_aux_reg[6]
  -------------------------------------------------------------------
                         required time                        141.458    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                132.675    

Slack (MET) :             132.675ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.580ns (23.536%)  route 1.884ns (76.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 141.521 - 135.632 ) 
    Source Clock Delay      (SCD):    6.318ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.700     6.318    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y116         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.456     6.774 f  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          1.116     7.891    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X8Y116         LUT3 (Prop_lut3_I1_O)        0.124     8.015 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.768     8.783    u_uart_tx_only/s_data_aux
    SLICE_X8Y114         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.503   141.521    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y114         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[7]/C
                         clock pessimism              0.311   141.832    
                         clock uncertainty           -0.206   141.627    
    SLICE_X8Y114         FDRE (Setup_fdre_C_CE)      -0.169   141.458    u_uart_tx_only/s_data_aux_reg[7]
  -------------------------------------------------------------------
                         required time                        141.458    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                132.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.849    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y123         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDPE (Prop_fdpe_C_Q)         0.141     1.990 r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/Q
                         net (fo=1, routed)           0.110     2.100    u_reset_sync_7_37mhz/p_0_in[11]
    SLICE_X5Y122         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.854     2.398    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y122         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
                         clock pessimism             -0.533     1.864    
    SLICE_X5Y122         FDPE (Hold_fdpe_C_D)         0.070     1.934    u_reset_sync_7_37mhz/s_rst_shift_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.508%)  route 0.127ns (40.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.594     1.858    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y115         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141     1.999 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.127     2.126    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[5]
    SLICE_X4Y115         LUT5 (Prop_lut5_I3_O)        0.045     2.171 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     2.171    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X4Y115         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.861     2.405    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y115         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism             -0.512     1.892    
    SLICE_X4Y115         FDRE (Hold_fdre_C_D)         0.091     1.983    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.851    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y128         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDPE (Prop_fdpe_C_Q)         0.141     1.992 r  u_reset_sync_7_37mhz/s_rst_shift_reg[0]/Q
                         net (fo=1, routed)           0.104     2.097    u_reset_sync_7_37mhz/p_0_in[1]
    SLICE_X5Y128         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.855     2.399    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y128         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
                         clock pessimism             -0.547     1.851    
    SLICE_X5Y128         FDPE (Hold_fdpe_C_D)         0.047     1.898    u_reset_sync_7_37mhz/s_rst_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.856    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y116         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.128     1.984 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.070     2.055    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X7Y116         LUT3 (Prop_lut3_I0_O)        0.099     2.154 r  u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.154    u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1_n_0
    SLICE_X7Y116         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.860     2.404    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y116         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                         clock pessimism             -0.547     1.856    
    SLICE_X7Y116         FDRE (Hold_fdre_C_D)         0.091     1.947    u_uart_tx_only/s_uarttxonly_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.851    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y128         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDPE (Prop_fdpe_C_Q)         0.141     1.992 r  u_reset_sync_7_37mhz/s_rst_shift_reg[2]/Q
                         net (fo=1, routed)           0.112     2.105    u_reset_sync_7_37mhz/p_0_in[3]
    SLICE_X5Y128         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.855     2.399    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y128         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
                         clock pessimism             -0.547     1.851    
    SLICE_X5Y128         FDPE (Hold_fdpe_C_D)         0.047     1.898    u_reset_sync_7_37mhz/s_rst_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.851    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y128         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDPE (Prop_fdpe_C_Q)         0.128     1.979 r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/Q
                         net (fo=1, routed)           0.120     2.099    u_reset_sync_7_37mhz/p_0_in[6]
    SLICE_X5Y128         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.855     2.399    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y128         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[6]/C
                         clock pessimism             -0.547     1.851    
    SLICE_X5Y128         FDPE (Hold_fdpe_C_D)         0.023     1.874    u_reset_sync_7_37mhz/s_rst_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.851    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y128         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDPE (Prop_fdpe_C_Q)         0.128     1.979 r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/Q
                         net (fo=1, routed)           0.119     2.099    u_reset_sync_7_37mhz/p_0_in[5]
    SLICE_X5Y128         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.855     2.399    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y128         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
                         clock pessimism             -0.547     1.851    
    SLICE_X5Y128         FDPE (Hold_fdpe_C_D)         0.017     1.868    u_reset_sync_7_37mhz/s_rst_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.512%)  route 0.176ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.851    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y128         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDPE (Prop_fdpe_C_Q)         0.141     1.992 r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/Q
                         net (fo=1, routed)           0.176     2.168    u_reset_sync_7_37mhz/p_0_in[4]
    SLICE_X5Y128         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.855     2.399    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y128         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
                         clock pessimism             -0.547     1.851    
    SLICE_X5Y128         FDPE (Hold_fdpe_C_D)         0.075     1.926    u_reset_sync_7_37mhz/s_rst_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.232ns (64.001%)  route 0.130ns (35.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.594     1.858    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y115         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.128     1.986 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=6, routed)           0.130     2.117    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X3Y115         LUT5 (Prop_lut5_I3_O)        0.104     2.221 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.221    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]
    SLICE_X3Y115         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.865     2.408    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y115         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                         clock pessimism             -0.549     1.858    
    SLICE_X3Y115         FDRE (Hold_fdre_C_D)         0.107     1.965    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.211%)  route 0.156ns (42.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.594     1.858    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y115         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     2.022 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/Q
                         net (fo=5, routed)           0.156     2.179    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[2]
    SLICE_X3Y115         LUT6 (Prop_lut6_I0_O)        0.045     2.224 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.224    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]
    SLICE_X3Y115         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.865     2.408    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y115         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                         clock pessimism             -0.536     1.871    
    SLICE_X3Y115         FDRE (Hold_fdre_C_D)         0.092     1.963    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.816 }
Period(ns):         135.632
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.632     133.056    RAMB18_X0Y46     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.632     133.477    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.632     134.383    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X5Y128     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X5Y123     u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X5Y122     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X5Y122     u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X7Y119     u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X5Y128     u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X5Y128     u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.632     77.728     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X7Y119     u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X5Y122     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X5Y122     u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X8Y114     u_uart_tx_only/s_data_aux_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X8Y114     u_uart_tx_only/s_data_aux_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X8Y114     u_uart_tx_only/s_data_aux_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X8Y114     u_uart_tx_only/s_data_aux_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X8Y115     u_uart_tx_only/s_i_aux_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X8Y115     u_uart_tx_only/s_i_aux_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X7Y116     u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X5Y122     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X5Y122     u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X7Y119     u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X8Y116     u_uart_tx_only/eo_uart_tx_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X9Y116     u_uart_tx_only/s_data_aux_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X9Y116     u_uart_tx_only/s_data_aux_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X9Y116     u_uart_tx_only/s_data_aux_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X9Y116     u_uart_tx_only/s_data_aux_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X8Y114     u_uart_tx_only/s_data_aux_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X8Y114     u_uart_tx_only/s_data_aux_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  genclk50khz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       22.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.676ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk50khz'  {rise@0.000ns fall@10000.001ns period=20000.002ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk50khz rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.124ns (8.295%)  route 1.371ns (91.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 30.970 - 25.000 ) 
    Source Clock Delay      (SCD):    6.840ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk50khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.704     6.322    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     6.840 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.871     7.711    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y136         LUT4 (Prop_lut4_I0_O)        0.124     7.835 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.500     8.335    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X2Y135         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.584    30.970    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X2Y135         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    31.202    
                         clock uncertainty           -0.160    31.042    
    SLICE_X2Y135         FDRE (Setup_fdre_C_D)       -0.031    31.011    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         31.011    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                 22.676    

Slack (MET) :             23.111ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk50khz'  {rise@0.000ns fall@10000.001ns period=20000.002ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk50khz rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.124ns (10.606%)  route 1.045ns (89.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 30.970 - 25.000 ) 
    Source Clock Delay      (SCD):    6.840ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk50khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.704     6.322    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     6.840 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.045     7.885    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X2Y136         LUT2 (Prop_lut2_I1_O)        0.124     8.009 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.009    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X2Y136         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.584    30.970    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X2Y136         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    31.202    
                         clock uncertainty           -0.160    31.042    
    SLICE_X2Y136         FDRE (Setup_fdre_C_D)        0.079    31.121    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         31.121    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 23.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk50khz'  {rise@0.000ns fall@10000.001ns period=20000.002ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@10000.001ns - genclk50khz fall@10000.001ns)
  Data Path Delay:        0.397ns  (logic 0.045ns (11.322%)  route 0.353ns (88.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns = ( 10002.410 - 10000.001 ) 
    Source Clock Delay      (SCD):    2.023ns = ( 10002.023 - 10000.001 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk50khz fall edge)
                                                  10000.001 10000.001 f  
    E3                                                0.000 10000.001 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000.001    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250 10000.251 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440 10000.691    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050 10000.741 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499 10001.240    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 10001.267 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.594 10001.860    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.164 10002.024 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.353 10002.378    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X2Y136         LUT2 (Prop_lut2_I1_O)        0.045 10002.423 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000 10002.423    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X2Y136         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                  10000.001 10000.001 r  
    E3                                                0.000 10000.001 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000.001    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438 10000.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480 10000.919    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053 10000.972 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544 10001.516    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029 10001.545 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.866 10002.410    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X2Y136         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278 10002.132    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.121 10002.253    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                      -10002.252    
                         arrival time                       10002.421    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk50khz'  {rise@0.000ns fall@10000.001ns period=20000.002ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@10000.001ns - genclk50khz fall@10000.001ns)
  Data Path Delay:        0.512ns  (logic 0.045ns (8.788%)  route 0.468ns (91.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns = ( 10002.410 - 10000.001 ) 
    Source Clock Delay      (SCD):    2.023ns = ( 10002.023 - 10000.001 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk50khz fall edge)
                                                  10000.001 10000.001 f  
    E3                                                0.000 10000.001 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000.001    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250 10000.251 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440 10000.691    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050 10000.741 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499 10001.240    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 10001.267 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.594 10001.860    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.164 10002.024 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.296 10002.320    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y136         LUT4 (Prop_lut4_I0_O)        0.045 10002.365 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.172 10002.537    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X2Y135         FDRE                                         f  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                  10000.001 10000.001 r  
    E3                                                0.000 10000.001 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000.001    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438 10000.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480 10000.919    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053 10000.972 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544 10001.516    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029 10001.545 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.866 10002.410    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X2Y135         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278 10002.132    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.059 10002.190    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                      -10002.189    
                         arrival time                       10002.535    
  -------------------------------------------------------------------
                         slack                                  0.346    





---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       22.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.853ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.124ns (8.618%)  route 1.315ns (91.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 30.990 - 25.000 ) 
    Source Clock Delay      (SCD):    6.799ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.724     6.343    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     6.799 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.315     8.114    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.238 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.238    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X4Y93          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.603    30.990    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X4Y93          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    31.222    
                         clock uncertainty           -0.160    31.061    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.029    31.090    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         31.090    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 22.853    

Slack (MET) :             22.915ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/eio_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.124ns (9.006%)  route 1.253ns (90.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 30.990 - 25.000 ) 
    Source Clock Delay      (SCD):    6.799ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.724     6.343    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     6.799 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.253     8.051    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_spi_clk_1x
    SLICE_X4Y95          LUT4 (Prop_lut4_I0_O)        0.124     8.175 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/eio_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     8.175    u_pmod_sf3_custom_driver/sio_sck_fsm_o
    SLICE_X4Y95          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.603    30.990    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X4Y95          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/C
                         clock pessimism              0.232    31.222    
                         clock uncertainty           -0.160    31.061    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)        0.029    31.090    u_pmod_sf3_custom_driver/eio_sck_o_reg
  -------------------------------------------------------------------
                         required time                         31.090    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                 22.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.045ns (8.510%)  route 0.484ns (91.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.603     1.867    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.484     2.492    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.045     2.537 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.537    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X4Y93          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.874     2.417    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X4Y93          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.138    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.091     2.229    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/eio_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.530ns  (logic 0.045ns (8.494%)  route 0.485ns (91.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 102.417 - 100.000 ) 
    Source Clock Delay      (SCD):    2.008ns = ( 102.008 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   101.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.603   101.867    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141   102.008 f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.485   102.493    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_spi_clk_1x
    SLICE_X4Y95          LUT4 (Prop_lut4_I0_O)        0.045   102.538 f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/eio_sck_o_INST_0/O
                         net (fo=1, routed)           0.000   102.538    u_pmod_sf3_custom_driver/sio_sck_fsm_o
    SLICE_X4Y95          FDRE                                         f  u_pmod_sf3_custom_driver/eio_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   101.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.874   102.417    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X4Y95          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/C
                         clock pessimism             -0.278   102.138    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.091   102.229    u_pmod_sf3_custom_driver/eio_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -102.229    
                         arrival time                         102.538    
  -------------------------------------------------------------------
                         slack                                  0.309    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_40mhz_virt_in
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack        9.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.640ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.799ns  (required time - arrival time)
  Source:                 eio_pmod_sf3_copi_dq0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.471ns (29.565%)  route 1.123ns (70.435%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 26.869 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    V12                                               0.000    15.000 r  eio_pmod_sf3_copi_dq0 (INOUT)
                         net (fo=1, unset)            0.000    15.000    eio_pmod_sf3_copi_dq0_IOBUF_inst/IO
    V12                  IBUF (Prop_ibuf_I_O)         0.471    15.471 r  eio_pmod_sf3_copi_dq0_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.123    16.594    u_pmod_sf3_custom_driver/eio_copi_dq0_i
    SLICE_X1Y99          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.605    26.869    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X1Y99          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/C
                         clock pessimism              0.000    26.869    
                         clock uncertainty           -0.463    26.407    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)       -0.014    26.393    u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg
  -------------------------------------------------------------------
                         required time                         26.393    
                         arrival time                         -16.594    
  -------------------------------------------------------------------
                         slack                                  9.799    

Slack (MET) :             9.976ns  (required time - arrival time)
  Source:                 eio_pmod_sf3_cipo_dq1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.480ns (33.892%)  route 0.936ns (66.108%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 26.868 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    V10                                               0.000    15.000 r  eio_pmod_sf3_cipo_dq1 (INOUT)
                         net (fo=0)                   0.000    15.000    eio_pmod_sf3_cipo_dq1
    V10                  IBUF (Prop_ibuf_I_O)         0.480    15.480 r  eio_pmod_sf3_cipo_dq1_IBUF_inst/O
                         net (fo=1, routed)           0.936    16.416    u_pmod_sf3_custom_driver/eio_cipo_dq1_i
    SLICE_X0Y96          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.604    26.868    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X0Y96          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/C
                         clock pessimism              0.000    26.868    
                         clock uncertainty           -0.463    26.406    
    SLICE_X0Y96          FDRE (Setup_fdre_C_D)       -0.014    26.392    u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg
  -------------------------------------------------------------------
                         required time                         26.392    
                         arrival time                         -16.416    
  -------------------------------------------------------------------
                         slack                                  9.976    

Slack (MET) :             10.065ns  (required time - arrival time)
  Source:                 ei_bt3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.490ns (35.059%)  route 0.908ns (64.941%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 26.946 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    B8                                                0.000    15.000 r  ei_bt3 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt3
    B8                   IBUF (Prop_ibuf_I_O)         0.490    15.490 r  ei_bt3_IBUF_inst/O
                         net (fo=1, routed)           0.908    16.399    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X1Y150         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.681    26.946    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y150         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    26.946    
                         clock uncertainty           -0.463    26.483    
    SLICE_X1Y150         FDRE (Setup_fdre_C_D)       -0.019    26.464    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         26.464    
                         arrival time                         -16.399    
  -------------------------------------------------------------------
                         slack                                 10.065    

Slack (MET) :             10.085ns  (required time - arrival time)
  Source:                 ei_bt0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.443ns (32.046%)  route 0.940ns (67.954%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 26.944 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    D9                                                0.000    15.000 r  ei_bt0 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt0
    D9                   IBUF (Prop_ibuf_I_O)         0.443    15.443 r  ei_bt0_IBUF_inst/O
                         net (fo=1, routed)           0.940    16.383    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y159         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.679    26.944    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y159         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    26.944    
                         clock uncertainty           -0.463    26.481    
    SLICE_X0Y159         FDRE (Setup_fdre_C_D)       -0.014    26.467    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         26.467    
                         arrival time                         -16.383    
  -------------------------------------------------------------------
                         slack                                 10.085    

Slack (MET) :             10.092ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.468ns (36.102%)  route 0.828ns (63.898%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C10                                               0.000    15.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.468    15.468 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           0.828    16.295    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y147         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.599    26.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y147         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)       -0.014    26.387    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         26.387    
                         arrival time                         -16.295    
  -------------------------------------------------------------------
                         slack                                 10.092    

Slack (MET) :             10.123ns  (required time - arrival time)
  Source:                 ei_bt2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.472ns (35.069%)  route 0.874ns (64.931%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 26.946 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    B9                                                0.000    15.000 r  ei_bt2 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt2
    B9                   IBUF (Prop_ibuf_I_O)         0.472    15.472 r  ei_bt2_IBUF_inst/O
                         net (fo=1, routed)           0.874    16.346    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X1Y150         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.681    26.946    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y150         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    26.946    
                         clock uncertainty           -0.463    26.483    
    SLICE_X1Y150         FDRE (Setup_fdre_C_D)       -0.014    26.469    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         26.469    
                         arrival time                         -16.346    
  -------------------------------------------------------------------
                         slack                                 10.123    

Slack (MET) :             10.145ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.497ns (37.728%)  route 0.821ns (62.272%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 26.945 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    A8                                                0.000    15.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    15.497 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.821    16.318    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y154         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.680    26.945    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y154         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    26.945    
                         clock uncertainty           -0.463    26.482    
    SLICE_X0Y154         FDRE (Setup_fdre_C_D)       -0.019    26.463    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         26.463    
                         arrival time                         -16.318    
  -------------------------------------------------------------------
                         slack                                 10.145    

Slack (MET) :             10.170ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.487ns (37.371%)  route 0.816ns (62.629%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 26.946 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    A10                                               0.000    15.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.487    15.487 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.816    16.302    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y150         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.681    26.946    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y150         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    26.946    
                         clock uncertainty           -0.463    26.483    
    SLICE_X0Y150         FDRE (Setup_fdre_C_D)       -0.011    26.472    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         26.472    
                         arrival time                         -16.302    
  -------------------------------------------------------------------
                         slack                                 10.170    

Slack (MET) :             10.201ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.465ns (36.668%)  route 0.803ns (63.332%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 26.946 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C11                                               0.000    15.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    15.465 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.803    16.268    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y150         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.681    26.946    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y150         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    26.946    
                         clock uncertainty           -0.463    26.483    
    SLICE_X0Y150         FDRE (Setup_fdre_C_D)       -0.014    26.469    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         26.469    
                         arrival time                         -16.268    
  -------------------------------------------------------------------
                         slack                                 10.201    

Slack (MET) :             10.215ns  (required time - arrival time)
  Source:                 ei_bt1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.474ns (37.826%)  route 0.779ns (62.174%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 26.945 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C9                                                0.000    15.000 r  ei_bt1 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt1
    C9                   IBUF (Prop_ibuf_I_O)         0.474    15.474 r  ei_bt1_IBUF_inst/O
                         net (fo=1, routed)           0.779    16.253    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y154         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.680    26.945    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y154         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    26.945    
                         clock uncertainty           -0.463    26.482    
    SLICE_X0Y154         FDRE (Setup_fdre_C_D)       -0.014    26.468    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         26.468    
                         arrival time                         -16.253    
  -------------------------------------------------------------------
                         slack                                 10.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.640ns  (arrival time - required time)
  Source:                 ei_bt1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 1.447ns (51.572%)  route 1.359ns (48.428%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C9                                                0.000    10.000 r  ei_bt1 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt1
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  ei_bt1_IBUF_inst/O
                         net (fo=1, routed)           1.359    12.807    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y154         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.893     6.512    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y154         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.463     6.974    
    SLICE_X0Y154         FDRE (Hold_fdre_C_D)         0.192     7.166    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.166    
                         arrival time                          12.807    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.717ns  (arrival time - required time)
  Source:                 ei_sw1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.438ns (49.798%)  route 1.450ns (50.202%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C11                                               0.000    10.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         1.438    11.438 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.450    12.889    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y150         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.894     6.513    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y150         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.513    
                         clock uncertainty            0.463     6.975    
    SLICE_X0Y150         FDRE (Hold_fdre_C_D)         0.196     7.171    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.171    
                         arrival time                          12.889    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.741ns  (arrival time - required time)
  Source:                 ei_sw3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 1.460ns (50.074%)  route 1.456ns (49.926%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    A10                                               0.000    10.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.460    11.460 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           1.456    12.915    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y150         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.894     6.513    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y150         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.513    
                         clock uncertainty            0.463     6.975    
    SLICE_X0Y150         FDRE (Hold_fdre_C_D)         0.199     7.174    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.174    
                         arrival time                          12.915    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.777ns  (arrival time - required time)
  Source:                 ei_sw0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 1.470ns (50.165%)  route 1.461ns (49.835%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    A8                                                0.000    10.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.470    11.470 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.461    12.931    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y154         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.893     6.512    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y154         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.463     6.974    
    SLICE_X0Y154         FDRE (Hold_fdre_C_D)         0.180     7.154    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.154    
                         arrival time                          12.931    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.821ns  (arrival time - required time)
  Source:                 ei_bt2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 1.446ns (48.366%)  route 1.543ns (51.634%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    B9                                                0.000    10.000 r  ei_bt2 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt2
    B9                   IBUF (Prop_ibuf_I_O)         1.446    11.446 r  ei_bt2_IBUF_inst/O
                         net (fo=1, routed)           1.543    12.989    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X1Y150         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.894     6.513    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y150         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.513    
                         clock uncertainty            0.463     6.975    
    SLICE_X1Y150         FDRE (Hold_fdre_C_D)         0.192     7.167    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.167    
                         arrival time                          12.989    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.905ns  (arrival time - required time)
  Source:                 ei_bt0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 1.417ns (46.159%)  route 1.653ns (53.841%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    D9                                                0.000    10.000 r  ei_bt0 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt0
    D9                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  ei_bt0_IBUF_inst/O
                         net (fo=1, routed)           1.653    13.069    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y159         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.891     6.510    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y159         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.510    
                         clock uncertainty            0.463     6.972    
    SLICE_X0Y159         FDRE (Hold_fdre_C_D)         0.192     7.164    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.164    
                         arrival time                          13.069    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.909ns  (arrival time - required time)
  Source:                 ei_bt3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 1.464ns (47.767%)  route 1.600ns (52.233%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    B8                                                0.000    10.000 r  ei_bt3 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt3
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  ei_bt3_IBUF_inst/O
                         net (fo=1, routed)           1.600    13.064    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X1Y150         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.894     6.513    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y150         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.513    
                         clock uncertainty            0.463     6.975    
    SLICE_X1Y150         FDRE (Hold_fdre_C_D)         0.180     7.155    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.155    
                         arrival time                          13.064    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.922ns  (arrival time - required time)
  Source:                 ei_sw2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 1.441ns (49.611%)  route 1.464ns (50.389%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C10                                               0.000    10.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         1.441    11.441 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.464    12.905    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y147         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y147         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X0Y147         FDRE (Hold_fdre_C_D)         0.192     6.983    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.983    
                         arrival time                          12.905    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             6.154ns  (arrival time - required time)
  Source:                 eio_pmod_sf3_cipo_dq1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 1.453ns (46.101%)  route 1.699ns (53.899%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    V10                                               0.000    10.000 r  eio_pmod_sf3_cipo_dq1 (INOUT)
                         net (fo=0)                   0.000    10.000    eio_pmod_sf3_cipo_dq1
    V10                  IBUF (Prop_ibuf_I_O)         1.453    11.453 r  eio_pmod_sf3_cipo_dq1_IBUF_inst/O
                         net (fo=1, routed)           1.699    13.152    u_pmod_sf3_custom_driver/eio_cipo_dq1_i
    SLICE_X0Y96          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.725     6.344    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X0Y96          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/C
                         clock pessimism              0.000     6.344    
                         clock uncertainty            0.463     6.806    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.192     6.998    u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -6.998    
                         arrival time                          13.152    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.371ns  (arrival time - required time)
  Source:                 eio_pmod_sf3_copi_dq0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 1.445ns (42.864%)  route 1.926ns (57.136%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    V12                                               0.000    10.000 r  eio_pmod_sf3_copi_dq0 (INOUT)
                         net (fo=1, unset)            0.000    10.000    eio_pmod_sf3_copi_dq0_IOBUF_inst/IO
    V12                  IBUF (Prop_ibuf_I_O)         1.445    11.445 r  eio_pmod_sf3_copi_dq0_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.926    13.370    u_pmod_sf3_custom_driver/eio_copi_dq0_i
    SLICE_X1Y99          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.726     6.345    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X1Y99          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/C
                         clock pessimism              0.000     6.345    
                         clock uncertainty            0.463     6.807    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.192     6.999    u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -6.999    
                         arrival time                          13.370    
  -------------------------------------------------------------------
                         slack                                  6.371    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_40mhz
  To Clock:  wiz_40mhz_virt_in

Setup :            0  Failing Endpoints,  Worst Slack        7.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.998ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/eio_csn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_sf3_csn
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.242ns  (logic 4.169ns (57.567%)  route 3.073ns (42.433%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.724     6.343    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X4Y95          FDRE                                         r  u_pmod_sf3_custom_driver/eio_csn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.419     6.762 r  u_pmod_sf3_custom_driver/eio_csn_o_reg/Q
                         net (fo=1, routed)           3.073     9.835    eo_pmod_sf3_csn_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.750    13.585 r  eo_pmod_sf3_csn_OBUF_inst/O
                         net (fo=0)                   0.000    13.585    eo_pmod_sf3_csn
    U12                                                               r  eo_pmod_sf3_csn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.579ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 3.986ns (55.221%)  route 3.232ns (44.779%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.622     6.241    u_led_pwm_driver/i_clk
    SLICE_X57Y87         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.456     6.697 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           3.232     9.929    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    13.458 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    13.458    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.458    
  -------------------------------------------------------------------
                         slack                                  7.579    

Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 3.971ns (55.057%)  route 3.242ns (44.943%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.625     6.244    u_led_pwm_driver/i_clk
    SLICE_X55Y93         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     6.700 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/Q
                         net (fo=1, routed)           3.242     9.941    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.515    13.456 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.456    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.456    
  -------------------------------------------------------------------
                         slack                                  7.581    

Slack (MET) :             7.609ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led3_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.191ns  (logic 3.974ns (55.257%)  route 3.217ns (44.743%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.619     6.238    u_led_pwm_driver/i_clk
    SLICE_X64Y78         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.456     6.694 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/Q
                         net (fo=1, routed)           3.217     9.911    eo_led3_b_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.518    13.429 r  eo_led3_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.429    eo_led3_b
    K2                                                                r  eo_led3_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                  7.609    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led5
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 4.029ns (56.528%)  route 3.098ns (43.472%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.627     6.246    u_led_pwm_driver/i_clk
    SLICE_X56Y98         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.518     6.764 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/Q
                         net (fo=1, routed)           3.098     9.862    eo_led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    13.372 r  eo_led5_OBUF_inst/O
                         net (fo=0)                   0.000    13.372    eo_led5
    J5                                                                r  eo_led5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.372    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/eio_copi_dq0_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eio_pmod_sf3_copi_dq0
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.951ns  (logic 4.026ns (57.924%)  route 2.925ns (42.076%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.724     6.343    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X4Y95          FDRE                                         r  u_pmod_sf3_custom_driver/eio_copi_dq0_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     6.799 r  u_pmod_sf3_custom_driver/eio_copi_dq0_o_reg/Q
                         net (fo=1, routed)           2.925     9.723    eio_pmod_sf3_copi_dq0_IOBUF_inst/I
    V12                  OBUFT (Prop_obuft_I_O)       3.570    13.294 r  eio_pmod_sf3_copi_dq0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.294    eio_pmod_sf3_copi_dq0
    V12                                                               r  eio_pmod_sf3_copi_dq0 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.294    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             7.824ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/eio_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_sf3_sck
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 4.025ns (58.584%)  route 2.845ns (41.416%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.724     6.343    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X4Y95          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     6.799 r  u_pmod_sf3_custom_driver/eio_sck_o_reg/Q
                         net (fo=1, routed)           2.845     9.644    eo_pmod_sf3_sck_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    13.213 r  eo_pmod_sf3_sck_OBUF_inst/O
                         net (fo=0)                   0.000    13.213    eo_pmod_sf3_sck
    V11                                                               r  eo_pmod_sf3_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                  7.824    

Slack (MET) :             7.831ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 4.039ns (57.918%)  route 2.935ns (42.082%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.614     6.232    u_led_pwm_driver/i_clk
    SLICE_X58Y104        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDRE (Prop_fdre_C_Q)         0.518     6.750 r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/Q
                         net (fo=1, routed)           2.935     9.685    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         3.521    13.207 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.207    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.207    
  -------------------------------------------------------------------
                         slack                                  7.831    

Slack (MET) :             7.941ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 4.033ns (59.585%)  route 2.736ns (40.415%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.709     6.328    u_led_pwm_driver/i_clk
    SLICE_X76Y83         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y83         FDRE (Prop_fdre_C_Q)         0.518     6.846 r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/Q
                         net (fo=1, routed)           2.736     9.581    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         3.515    13.097 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.097    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.097    
  -------------------------------------------------------------------
                         slack                                  7.941    

Slack (MET) :             8.110ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led1_r
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 4.054ns (61.496%)  route 2.538ns (38.504%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.717     6.336    u_led_pwm_driver/i_clk
    SLICE_X74Y95         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y95         FDRE (Prop_fdre_C_Q)         0.518     6.854 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/Q
                         net (fo=1, routed)           2.538     9.392    eo_led1_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.536    12.928 r  eo_led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    12.928    eo_led1_r
    G3                                                                r  eo_led1_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  8.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.998ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_csn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_cls_csn
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 1.399ns (77.618%)  route 0.403ns (22.382%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.593     1.857    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X2Y133         FDRE                                         r  u_pmod_cls_custom_driver/eo_csn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164     2.021 r  u_pmod_cls_custom_driver/eo_csn_o_reg/Q
                         net (fo=1, routed)           0.403     2.425    eo_pmod_cls_csn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.660 r  eo_pmod_cls_csn_OBUF_inst/O
                         net (fo=0)                   0.000     3.660    eo_pmod_cls_csn
    E15                                                               r  eo_pmod_cls_csn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.660    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             3.084ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_copi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_cls_dq0
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 1.411ns (74.582%)  route 0.481ns (25.418%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.590     1.854    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X6Y131         FDRE                                         r  u_pmod_cls_custom_driver/eo_copi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE (Prop_fdre_C_Q)         0.164     2.018 r  u_pmod_cls_custom_driver/eo_copi_o_reg/Q
                         net (fo=1, routed)           0.481     2.499    eo_pmod_cls_dq0_OBUF
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.746 r  eo_pmod_cls_dq0_OBUF_inst/O
                         net (fo=0)                   0.000     3.746    eo_pmod_cls_dq0
    E16                                                               r  eo_pmod_cls_dq0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.746    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.108ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 1.404ns (73.429%)  route 0.508ns (26.571%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.594     1.858    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X2Y135         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.164     2.022 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.508     2.530    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.770 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.770    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.770    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.117ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 1.371ns (71.418%)  route 0.549ns (28.582%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.595     1.859    u_led_pwm_driver/i_clk
    SLICE_X81Y109        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y109        FDRE (Prop_fdre_C_Q)         0.141     2.000 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           0.549     2.549    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     3.779 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.779    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.779    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.148ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led7
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 1.441ns (73.117%)  route 0.530ns (26.883%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.575     1.839    u_led_pwm_driver/i_clk
    SLICE_X8Y53          FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.164     2.003 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/Q
                         net (fo=1, routed)           0.530     2.533    eo_led7_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.811 r  eo_led7_OBUF_inst/O
                         net (fo=0)                   0.000     3.811    eo_led7
    T10                                                               r  eo_led7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.811    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.155ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 1.386ns (70.406%)  route 0.583ns (29.594%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.585     1.849    u_led_pwm_driver/i_clk
    SLICE_X75Y117        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141     1.990 r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           0.583     2.573    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         1.245     3.818 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.818    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.818    
  -------------------------------------------------------------------
                         slack                                  3.155    

Slack (MET) :             3.190ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 1.439ns (73.968%)  route 0.506ns (26.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.642     1.907    u_led_pwm_driver/i_clk
    SLICE_X8Y48          FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164     2.071 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/Q
                         net (fo=1, routed)           0.506     2.577    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.852 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000     3.852    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.852    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.209ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 1.400ns (69.310%)  route 0.620ns (30.690%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.588     1.852    u_led_pwm_driver/i_clk
    SLICE_X76Y112        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y112        FDRE (Prop_fdre_C_Q)         0.164     2.016 r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           0.620     2.636    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         1.236     3.872 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.872    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.872    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.250ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 1.380ns (67.394%)  route 0.668ns (32.606%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.600     1.864    u_led_pwm_driver/i_clk
    SLICE_X78Y95         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y95         FDRE (Prop_fdre_C_Q)         0.164     2.028 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           0.668     2.696    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.216     3.913 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.913    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.913    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.277ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.359ns (65.393%)  route 0.719ns (34.607%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X77Y98         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y98         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/Q
                         net (fo=1, routed)           0.719     2.722    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         1.218     3.940 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.940    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  3.277    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_in

Setup :            0  Failing Endpoints,  Worst Slack      107.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             107.316ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_in  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             wiz_7_373mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            135.632ns  (wiz_7_373mhz_virt_in rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 4.041ns (57.168%)  route 3.027ns (42.832%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           14.500ns
  Clock Path Skew:        -6.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.632 - 135.632 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.622     6.240    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y116         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518     6.758 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           3.027     9.786    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    13.308 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.308    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_in rise edge)
                                                    135.632   135.632 r  
                         ideal clock network latency
                                                      0.000   135.632    
                         clock pessimism              0.000   135.632    
                         clock uncertainty           -0.508   135.124    
                         output delay               -14.500   120.624    
  -------------------------------------------------------------------
                         required time                        120.624    
                         arrival time                         -13.308    
  -------------------------------------------------------------------
                         slack                                107.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.216ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_in  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             wiz_7_373mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_in rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 1.387ns (60.438%)  route 0.908ns (39.562%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.400ns
  Clock Path Skew:        -1.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.828    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y116         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.164     1.992 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           0.908     2.901    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.124 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.124    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.508     0.508    
                         output delay                 2.400     2.908    
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           4.124    
  -------------------------------------------------------------------
                         slack                                  1.216    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_40mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       14.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.738ns  (required time - arrival time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.637ns  (logic 0.456ns (5.971%)  route 7.181ns (94.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.926ns = ( 30.926 - 25.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.636     6.255    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X44Y98         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.456     6.711 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=953, routed)         7.181    13.892    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y52         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.540    30.926    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y52         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.232    31.158    
                         clock uncertainty           -0.160    30.998    
    RAMB18_X0Y52         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    28.630    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         28.630    
                         arrival time                         -13.892    
  -------------------------------------------------------------------
                         slack                                 14.738    

Slack (MET) :             18.785ns  (required time - arrival time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 0.456ns (12.338%)  route 3.240ns (87.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 30.953 - 25.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.636     6.255    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X44Y98         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.456     6.711 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=953, routed)         3.240     9.951    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y38         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.567    30.953    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y38         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    31.264    
                         clock uncertainty           -0.160    31.104    
    RAMB18_X0Y38         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    28.736    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         28.736    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                 18.785    

Slack (MET) :             19.691ns  (required time - arrival time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.456ns (16.922%)  route 2.239ns (83.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns = ( 30.936 - 25.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.636     6.255    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X44Y98         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.456     6.711 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=953, routed)         2.239     8.949    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y40         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        1.550    30.936    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y40         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.232    31.168    
                         clock uncertainty           -0.160    31.008    
    RAMB18_X0Y40         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    28.640    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         28.640    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                 19.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.401ns  (arrival time - required time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.141ns (12.514%)  route 0.986ns (87.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.569     1.833    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X44Y98         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.974 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=953, routed)         0.986     2.960    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y40         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.883     2.426    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y40         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.278     2.148    
    RAMB18_X0Y40         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.559    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             2.162ns  (arrival time - required time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.141ns (8.494%)  route 1.519ns (91.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.569     1.833    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X44Y98         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.974 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=953, routed)         1.519     3.493    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y38         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.889     2.432    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y38         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.920    
    RAMB18_X0Y38         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.331    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             3.678ns  (arrival time - required time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.141ns (4.153%)  route 3.254ns (95.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.569     1.833    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X44Y98         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.974 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=953, routed)         3.254     5.229    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y52         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1698, routed)        0.875     2.418    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y52         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.278     2.140    
    RAMB18_X0Y52         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.551    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           5.229    
  -------------------------------------------------------------------
                         slack                                  3.678    





