Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Oct 10 23:09:07 2018
| Host         : eecs-digital-23 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file labkit_control_sets_placed.rpt
| Design       : labkit
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    39 |
| Unused register locations in slices containing registers |   205 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              83 |           37 |
| No           | No                    | Yes                    |              27 |            7 |
| No           | Yes                   | No                     |              29 |            9 |
| Yes          | No                    | No                     |              18 |           16 |
| Yes          | No                    | Yes                    |              16 |            8 |
| Yes          | Yes                   | No                     |             286 |           72 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------------------------------------------+----------------------------------------------+------------------+----------------+
|            Clock Signal           |                   Enable Signal                   |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------------------------------------------+----------------------------------------------+------------------+----------------+
|  second_timer/clk_1hz_prev_reg[0] |                                                   |                                              |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[13].debouncer/count_reg[0]_6       |                                              |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[13].debouncer/count_reg[0]_7       |                                              |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[13].debouncer/count_reg[0]_8       |                                              |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[13].debouncer/count_reg[0]_9       |                                              |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[13].debouncer/new_i_1__9_n_0       |                                              |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[13].debouncer/count_reg[0]_0       |                                              |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[13].debouncer/count_reg[0]_1       |                                              |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[13].debouncer/count_reg[0]_10      |                                              |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[13].debouncer/count_reg[0]_11      |                                              |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[13].debouncer/count_reg[0]_2       |                                              |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[13].debouncer/count_reg[0]_3       |                                              |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[13].debouncer/count_reg[0]_4       |                                              |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[13].debouncer/count_reg[0]_5       |                                              |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG              | af1/pwm_out_reg_0                                 |                                              |                1 |              1 |
|  clock_25mhz_BUFG                 |                                                   | gen_debouncers[13].debouncer/status_out_reg  |                1 |              1 |
|  clock_25mhz_BUFG                 | dbb1/t_passenger_delay_reg[3][0]                  | gen_debouncers[13].debouncer/sw_13           |                1 |              4 |
|  clock_25mhz_BUFG                 | t1/counter_out[3]_i_1_n_0                         |                                              |                2 |              4 |
|  clock_25mhz_BUFG                 | gen_debouncers[1].debouncer/E[0]                  | gen_debouncers[13].debouncer/sw_13           |                1 |              4 |
|  clock_25mhz_BUFG                 | gen_debouncers[1].debouncer/t_arm_delay_reg[3][0] | gen_debouncers[13].debouncer/sw_13           |                3 |              4 |
|  clock_25mhz_BUFG                 | dbb1/E[0]                                         | gen_debouncers[13].debouncer/sw_13           |                3 |              4 |
|  clock_25mhz_BUFG                 |                                                   |                                              |                7 |             10 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[4].debouncer/count                 | gen_debouncers[13].debouncer/count_reg[0]_8  |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[2].debouncer/count                 | gen_debouncers[13].debouncer/count_reg[0]_6  |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[3].debouncer/count                 | gen_debouncers[13].debouncer/count_reg[0]_7  |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[15].debouncer/count                | gen_debouncers[13].debouncer/count_reg[0]_11 |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[1].debouncer/count                 | gen_debouncers[13].debouncer/count_reg[0]_5  |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[14].debouncer/count                | gen_debouncers[13].debouncer/count_reg[0]_10 |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[0].debouncer/count                 | gen_debouncers[13].debouncer/count_reg[0]_4  |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[13].debouncer/count                | gen_debouncers[13].debouncer/new_i_1__9_n_0  |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG              | dbb1/count                                        | gen_debouncers[13].debouncer/count_reg[0]_0  |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG              | dbb2/count                                        | gen_debouncers[13].debouncer/count_reg[0]_1  |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG              | gen_debouncers[5].debouncer/count                 | gen_debouncers[13].debouncer/count_reg[0]_9  |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG              | dbb4/count                                        | gen_debouncers[13].debouncer/count_reg[0]_3  |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG              | dbb3/count                                        | gen_debouncers[13].debouncer/count_reg[0]_2  |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG              | sc1/freq_sel                                      | sc1/freq_sel[2]_i_1_n_0                      |                7 |             26 |
|  clock_25mhz_BUFG                 |                                                   | gen_debouncers[13].debouncer/sw_13           |                7 |             27 |
|  CLK100MHZ_IBUF_BUFG              |                                                   | sc1/freq_sel                                 |                8 |             28 |
|  CLK100MHZ_IBUF_BUFG              |                                                   |                                              |               29 |             72 |
+-----------------------------------+---------------------------------------------------+----------------------------------------------+------------------+----------------+


