Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 14 13:26:41 2019
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
| Design       : main
| Device       : xc7z014sclg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+-----------+----------+-----------------+------------+
| Rule      | Severity | Description     | Violations |
+-----------+----------+-----------------+------------+
| REQP-1580 | Warning  | Phase alignment | 3          |
+-----------+----------+-----------------+------------+

2. REPORT DETAILS
-----------------
REQP-1580#1 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 nolabel_line115/OSERDESE2_lane_clk_inst. This can result in corrupted data. The nolabel_line115/OSERDESE2_lane_clk_inst/CLK / nolabel_line115/OSERDESE2_lane_clk_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#2 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 nolabel_line115/OSERDESE2_lane_d0_inst. This can result in corrupted data. The nolabel_line115/OSERDESE2_lane_d0_inst/CLK / nolabel_line115/OSERDESE2_lane_d0_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#3 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 nolabel_line115/OSERDESE2_lane_d1_inst. This can result in corrupted data. The nolabel_line115/OSERDESE2_lane_d1_inst/CLK / nolabel_line115/OSERDESE2_lane_d1_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>


