// Seed: 4143079600
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2
);
  logic id_3;
  assign id_3 = 1'b0;
  type_1 id_4 (
      .id_0(1),
      .id_1(id_0),
      .id_2(""),
      .id_3(1)
  );
endmodule
module module_1;
  type_5(
      id_1 ** id_2, 1, 1
  );
  assign id_3 = 1;
  initial id_3 = 1;
  type_6 id_4 (
      id_3,
      id_0[1'd0 : 1-1][1][1],
      id_2,
      id_3
  );
endmodule
