#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct  3 14:05:50 2024
# Process ID: 17204
# Current directory: C:/Users/clair/EE2026_vivado/MODS.xpr/MODS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17136 C:\Users\clair\EE2026_vivado\MODS.xpr\MODS\MODS.xpr
# Log file: C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/vivado.log
# Journal file: C:/Users/clair/EE2026_vivado/MODS.xpr/MODS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/elegst/Documents/EE2026 Project/2023-24 Sem 1/To provide/MODS/.Xil/Vivado-31116-ECE-1CZ20808VG/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
file mkdir C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.srcs/sim_1/new/student_sim.v w ]
add_files -fileset sim_1 C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.srcs/sim_1/new/student_sim.v
update_compile_order -fileset sim_1
set_property top student_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'student_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj student_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Student
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.srcs/sim_1/new/student_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module student_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4c3086506e88427ca6f65a71a9035e44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot student_sim_behav xil_defaultlib.student_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.Top_Student
Compiling module xil_defaultlib.student_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot student_sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.sim/sim_1/behav/xsim/xsim.dir/student_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct  3 14:22:56 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 852.949 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "student_sim_behav -key {Behavioral:sim_1:Functional:student_sim} -tclbatch {student_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source student_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'student_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 884.793 ; gain = 31.844
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/student_sim/dut/sixp25Mhz}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 901.383 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'student_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj student_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Student
INFO: [VRFC 10-311] analyzing module flexible_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.srcs/sim_1/new/student_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module student_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/clair/EE2026_vivado/MODS.xpr/MODS/MODS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4c3086506e88427ca6f65a71a9035e44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot student_sim_behav xil_defaultlib.student_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flexible_clk
Compiling module xil_defaultlib.Top_Student
Compiling module xil_defaultlib.student_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot student_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 901.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 14:52:08 2024...
