# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do OutputBuffer_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Miguel Portela/Desktop/LIC/Hardware/SpaceInvadersGame/Keyboard Reader/Output Buffer/OutputBuffer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:33:32 on May 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Miguel Portela/Desktop/LIC/Hardware/SpaceInvadersGame/Keyboard Reader/Output Buffer/OutputBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputBuffer
# -- Compiling architecture behavioral of OutputBuffer
# End time: 21:33:32 on May 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Miguel Portela/Desktop/LIC/Hardware/SpaceInvadersGame/Keyboard Reader/Output Buffer/buffercontrol.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:33:32 on May 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Miguel Portela/Desktop/LIC/Hardware/SpaceInvadersGame/Keyboard Reader/Output Buffer/buffercontrol.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BufferControl
# -- Compiling architecture behavioral of BufferControl
# End time: 21:33:32 on May 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Miguel Portela/Desktop/LIC/Hardware/SpaceInvadersGame/Keyboard Reader/Output Buffer/outputregister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:33:32 on May 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Miguel Portela/Desktop/LIC/Hardware/SpaceInvadersGame/Keyboard Reader/Output Buffer/outputregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputRegister
# -- Compiling architecture behavioral of OutputRegister
# End time: 21:33:32 on May 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Miguel Portela/Desktop/LIC/Hardware/SpaceInvadersGame/Keyboard Reader/Output Buffer/outputregister_ffd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:33:32 on May 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Miguel Portela/Desktop/LIC/Hardware/SpaceInvadersGame/Keyboard Reader/Output Buffer/outputregister_ffd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputRegister_FFD
# -- Compiling architecture behavioral of OutputRegister_FFD
# End time: 21:33:32 on May 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/Miguel Portela/Desktop/LIC/TestBench/Keyboard Reader/Output Buffer/OutputBuffer_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:33:43 on May 18,2024
# vcom -reportprogress 300 -work work C:/Users/Miguel Portela/Desktop/LIC/TestBench/Keyboard Reader/Output Buffer/OutputBuffer_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputBuffer_tb
# -- Compiling architecture behavioral of OutputBuffer_tb
# ** Warning: C:/Users/Miguel Portela/Desktop/LIC/TestBench/Keyboard Reader/Output Buffer/OutputBuffer_tb.vhd(18): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 21:33:43 on May 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.outputbuffer_tb
# vsim work.outputbuffer_tb 
# Start time: 21:33:46 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.outputbuffer_tb(behavioral)
# Loading work.outputbuffer(behavioral)
# Loading work.buffercontrol(behavioral)
# Loading work.outputregister(behavioral)
# Loading work.outputregister_ffd(behavioral)
add wave -position insertpoint  \
sim:/outputbuffer_tb/D_tb \
sim:/outputbuffer_tb/Q_tb \
sim:/outputbuffer_tb/clk_tb \
sim:/outputbuffer_tb/Reset_tb \
sim:/outputbuffer_tb/Load_tb \
sim:/outputbuffer_tb/ACK_tb \
sim:/outputbuffer_tb/OBfree_tb \
sim:/outputbuffer_tb/Dval_tb
add wave -position insertpoint  \
sim:/outputbuffer_tb/UUT/BufferControl_U0/CurrentState \
sim:/outputbuffer_tb/UUT/BufferControl_U0/NextState
run
run
# End time: 21:35:24 on May 18,2024, Elapsed time: 0:01:38
# Errors: 0, Warnings: 0
