// Seed: 3888568245
module module_0 (
    output supply1 id_0,
    input wire id_1,
    output tri id_2,
    output tri1 id_3,
    input supply1 id_4,
    input wand id_5,
    output supply0 id_6,
    output supply1 id_7
);
  id_9(
      .id_0(1'b0), .id_1(id_4), .id_2(1), .id_3(1)
  );
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input wire id_2,
    input wire id_3,
    input wire id_4,
    input wor id_5,
    input supply1 id_6,
    output tri0 id_7,
    input wire id_8,
    input wire id_9
    , id_17,
    output tri1 id_10,
    output tri id_11
    , id_18,
    input tri0 id_12,
    output tri id_13,
    output supply1 id_14,
    output supply1 id_15
);
  assign id_18 = 1;
  tri id_19 = 1'd0 + 1;
  module_0(
      id_0, id_6, id_7, id_11, id_1, id_3, id_7, id_14
  );
endmodule
