/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_hdmi_tx_v2_0_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap v_hdmi_tx_v2_0_0 /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_hdmi_tx_v2_0_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 -L v_hdmi_tx_v2_0_0 +incdir+/home/feilong/.cxl.ip/incl -sv -work v_hdmi_tx_v2_0_0 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_hdmi_tx_v2_0_0/.cxl.systemverilog.v_hdmi_tx_v2_0_0.v_hdmi_tx_v2_0_0.lin64.cmf
