// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
 */

#include <linux/amlogic/media/vout/eDPTX/DPTX.h>
#include <linux/amlogic/media/vout/eDPTX/DPTX_timing.h>
#include "dptx_common.h"

#define DPTX_EDID_READ_RETRY_MAX   5
#define DPTX_AUX_I2C_READ_BYTES    16

#define DPTX_EDID_SIZE             128

static const unsigned char base_block_header[8] = {0x00, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x00};

//EDID Base Block Identification                     ****
#define EDID_BASE_BLOCK_ID_SN                         0xff
#define EDID_BASE_BLOCK_ID_ASCII_STR                  0xfe
#define EDID_BASE_BLOCK_ID_RANGE_TIMING               0xfd
#define EDID_BASE_BLOCK_ID_PRODUCT_NAME               0xfc
#define EDID_BASE_BLOCK_ID_DETAIL_TIMING              0x01
//EDID Extended Block Header                         ****
#define EXTENDED_HEADER_EDID_CEA_861                  0x02
#define EXTENDED_HEADER_DisplayID                     0x70
//DisplayID 1.3/2.3 Product Identification           ****
#define DisplayID_Display_Parameters_1                0x01
#define DisplayID_Color_Characteristics               0x02
#define DisplayID_Type_I_Timing                       0x03
#define DisplayID_Type_II_Timing                      0x04
#define DisplayID_Type_III_Timing                     0x05
#define DisplayID_Type_IV_Timing                      0x06
#define DisplayID_VESA_Timing_Standard                0x07
#define DisplayID_CEA_Timing_Standard                 0x08
#define DisplayID_Video_Timing_Range                  0x09
#define DisplayID_Product_SerialNumber                0x0A
#define DisplayID_General_Purpose_ASCII_String	      0x0B
#define DisplayID_Display_Device_Data                 0x0C
#define DisplayID_Interface_Power_Sequencing          0x0D
#define DisplayID_Transfer_Characteristics            0x0E
#define DisplayID_Display_Interface_Data              0x0F
#define DisplayID_Stereo_Display_Interface_1          0x10
#define DisplayID_Type_V_Timing                       0x11
#define DisplayID_Type_VI_Timing                      0x13
#define DisplayID_Vendor_Specific_1                   0x7F
#define DisplayID_Product_Identification              0x20
#define DisplayID_Display_Parameters_2                0x21
#define DisplayID_Type_VII_Detailed_Timing            0x22
#define DisplayID_Type_VIII_Enumerated_Timing_Code    0x23
#define DisplayID_Type_IX_Formula_Based_Timing        0x24
#define DisplayID_Dynamic_Video_Timing_Range_Limits   0x25
#define DisplayID_Display_Interface_Features          0x26
#define DisplayID_Stereo_Display_Interface_2          0x27
#define DisplayID_Tiled_Display_Topology              0x28
#define DisplayID_ContainerID                         0x29
#define DisplayID_Vendor_Specific_2                   0x7E
#define DisplayID_CTA_DisplayID                       0x81
//EDID CEA-861 Block Identification                  ****
#define EDID_CEA_861_TAG_AUDIO                        0x01
#define EDID_CEA_861_TAG_VIDEO                        0x02
#define EDID_CEA_861_TAG_VENDOR_SPEC                  0x03
#define EDID_CEA_861_TAG_SPEAKER_ALLOCATION           0x04
#define EDID_CEA_861_TAG_VESA_DSIP_TRANS              0x05
#define EDID_CEA_861_TAG_EXT_FLAG                     0x07

void dptx_edid_print_raw(unsigned char *_buf)
{
	unsigned short c;
	unsigned char i, j, n, edid_idx, edid_blocks;
	char edid_pr_buf[64];

	edid_blocks = 1 + _buf[126];

	for (edid_idx = 0; edid_idx < edid_blocks; edid_idx++) {
		pr_info("EDID block %u Raw data:\n", edid_idx);
		for (i = 0; i < 128; i += 16) {
			n = 0;
			memset(edid_pr_buf, 0, 64);
			for (j = 0; j < 16; j++) {
				c = edid_idx * 128 + i + j;
				n += sprintf(edid_pr_buf + n, " %02x", _buf[c]);
			}
			pr_info("%s\n", edid_pr_buf);
		}
	}
}

void dptx_edid_print_parsed(struct dptx_drv_s *dptx, u8 port)
{
	unsigned char i;
	struct dptx_edid_info_s *edid;

	if (port == 0xff) {
		edid = &dptx->sink.exp_edid;
	} else {
		if (port < 4 && dptx->sink.link[port])
			edid = &dptx->sink.link[port]->int_edid;
		else
			return;
	}

	pr_info("Manufacturer: %s\n"
		"Product ID:   0x%04x\n"
		"Product SN:   0x%08x\n"
		"Product Time: week %d of %d\n"
		"EDID Version: %04x\n",
		edid->manufacturer_id, edid->product_id, edid->product_sn,
		edid->week, edid->year + 1990, edid->version);
	if (edid->name[0])
		pr_info("Monitor Name: %s\n", edid->name);
	if (edid->asc_string[0])
		pr_info("Monitor Text: %s\n", edid->asc_string);
	if (edid->serial_num[0])
		pr_info("Monitor SN:   %s\n", edid->serial_num);
	if (edid->range.vfreq[1]) {
		pr_info("Range Limit:\n"
			"  V freq:     %u - %u Hz  (Min blank: %u)\n"
			"  H freq:     %u - %u kHz (Min blank: %u)\n"
			"  Pixel Clk:  %u - %u kHz\n",
			edid->range.vfreq[0], edid->range.vfreq[1], edid->range.v_blank_min,
			edid->range.hfreq[0], edid->range.hfreq[1], edid->range.h_blank_min,
			edid->range.pclk[0] / 1000, edid->range.pclk[1] / 1000);
	}
	for (i = 0; i < edid->dtd_cnt; i++) {
		pr_info("Detail Timing Descriptor[%d]:  * Pixel Clock: %u.%u MHz\n"
			"  H: Active:%4u Blank:%4u FP:%3u PW:%2u %s Size:%4umm Border:%u\n"
			"  V: Active:%4u Blank:%4u FP:%3u PW:%2u %s Size:%4umm Border:%u\n",
			i, edid->dtd_timing[i].pclk / 1000000,
			(edid->dtd_timing[i].pclk % 1000000) / 1000,
			edid->dtd_timing[i].h_act, edid->dtd_timing[i].h_blank,
			edid->dtd_timing[i].h_fp, edid->dtd_timing[i].h_pw,
			edid->dtd_timing[i].ctrl & 0x1 ? "P" : "N",
			edid->dtd_timing[i].h_size,
			//edid->dtd_timing[i].h_border,
			0,
			edid->dtd_timing[i].v_act, edid->dtd_timing[i].v_blank,
			edid->dtd_timing[i].v_fp, edid->dtd_timing[i].v_pw,
			edid->dtd_timing[i].ctrl & 0x2 ? "P" : "N",
			edid->dtd_timing[i].v_size,
			//dptx->edid_info.dtd_timing[i].v_border);
			0);
	}
}

// need fill bp, total
// return 0=good. 1=warn. 2=severe-fix. 3=error
static u8 dptx_edid_dtd_complete(struct dptx_drv_s *dptx, struct dptx_detail_timing_s *timing)
{
	u32 fp, blank, pw, ret = 0;

	if (timing->h_act == 0 || timing->v_act == 0) {
		DPTX_ERR(dptx, "checked invalid dtd para act=%ux%u", timing->h_act, timing->v_act);
		return 4;
	}

	fp = timing->h_fp;
	pw = timing->h_pw;
	blank = timing->h_blank;
	if (fp == 0) {
		DPTX_ERR(dptx, "invalid H-fp 0, force to 12");
		fp = 12;
		ret = 3;
	}
	if (fp < 8 || fp > 512) {
		DPTX_DBG(dptx, " ! fp=%u", fp);
		ret = 2;
	}

	if (pw == 0) {
		DPTX_ERR(dptx, "invalid H-pw 0, force to 8");
		pw = 8;
		ret = 3;
	}
	if (pw < 4 || pw > 512) {
		DPTX_DBG(dptx, " ! pw=%u", fp);
		ret = 2;
	}

	if (blank == 0 || (blank <= (fp + pw))) {
		DPTX_ERR(dptx, "invalid H-blank(%u), force to pw + fp + 8", blank);
		blank = pw + fp + 8;
		ret = 3;
	}
	if (blank < (pw + fp + 8) || blank > 1024) {
		DPTX_DBG(dptx, " ! H-blank=%u", blank);
		ret = 2;
	}

	timing->h_fp = fp;
	timing->h_pw = pw;
	timing->h_blank = blank;
	timing->h_bp = blank - pw - fp;
	timing->h_period = blank + timing->h_act;

	fp = timing->v_fp;
	pw = timing->v_pw;
	blank = timing->v_blank;
	if (fp == 0) {
		DPTX_ERR(dptx, "invalid V-fp 0, force to 12");
		fp = 12;
		ret = 3;
	}
	if (fp < 8 || fp > 512) {
		DPTX_DBG(dptx, " ! fp=%u", fp);
		ret = 2;
	}

	if (pw == 0) {
		DPTX_ERR(dptx, "invalid V-pw 0, force to 8");
		pw = 8;
		ret = 3;
	}
	if (pw < 4 || pw > 512) {
		DPTX_DBG(dptx, " ! pw=%u", fp);
		ret = 2;
	}

	if (blank == 0 || (blank <= (fp + pw))) {
		DPTX_ERR(dptx, "invalid V-blank(%u), force to pw + fp + 8", blank);
		blank = pw + fp + 8;
		ret = 3;
	}
	if (blank < (pw + fp + 8) || blank > 1024) {
		DPTX_DBG(dptx, " ! V-blank=%u", blank);
		ret = 2;
	}

	timing->v_fp = fp;
	timing->v_pw = pw;
	timing->v_blank = blank;
	timing->v_bp = blank - pw - fp;
	timing->v_period = blank + timing->v_act;

	return ret;
}

static char dptx_edid_base_block_parse(struct dptx_drv_s *dptx, u8 port, unsigned char *_buf)
{
	struct dptx_link_cfg_s *link = dptx->sink.link[port];
	struct dptx_edid_range_limit_s *range = &link->int_edid.range;
	struct dptx_detail_timing_s *timing;
	u64 temp1;
	unsigned int temp;
	unsigned int checksum = 0;
	unsigned short i, j;
	char *ret;

	if (memcmp(_buf, base_block_header, 8)) {
		DPTX_P_ERR(dptx, port, "%s: invalid EDID header", __func__);
		return 1;
	}

	for (i = 0; i < 128; i++)
		checksum += _buf[i];
	if ((checksum & 0xff)) {
		DPTX_P_ERR(dptx, port, "%s: EDID checksum Wrong", __func__);
		return 1;
	}

	memset(&link->int_edid, 0, sizeof(struct dptx_edid_info_s));

	temp = ((_buf[8] << 8) | _buf[9]);
	for (i = 0; i < 3; i++)
		link->int_edid.manufacturer_id[i] = (((temp >> ((2 - i) * 5)) & 0x1f) - 1) + 'A';

	link->int_edid.manufacturer_id[3] = '\0';
	temp = ((_buf[11] << 8) | _buf[10]);
	link->int_edid.product_id = temp;
	temp = ((_buf[12] << 24) | (_buf[13] << 16) | (_buf[14] << 8) | _buf[15]);
	link->int_edid.product_sn = temp;
	link->int_edid.week = _buf[16];
	link->int_edid.year = _buf[17];
	temp = ((_buf[18] << 8) | _buf[19]);
	link->int_edid.version = temp;

	if (!(_buf[20] & 0x80) || ((_buf[20] & 0xf) != 0x5))
		DPTX_P_ERR(dptx, port, "non digital or not DP device [%2x]", _buf[20]);

	link->int_edid.cfmt_support = 1 << DPTX_CFMT_RGB_6bit;
	//[20]BIT[4:6]: bpc: 000=undefined, 001=6, 010=8, 011=10, 100=12, 101=14, 110=16
	//[24]BIT[3:4]: RGB + BIT[0]=YUV444/BIT[1]=YUV422
	if (((_buf[20] >> 4) & 0x7) >= 0x4) {
		link->int_edid.cfmt_support |= 1 << DPTX_CFMT_RGB_12bit;
		if (_buf[24] & 0x08)
			link->int_edid.cfmt_support |= 1 << DPTX_CFMT_YCbCr444_12bit;
		if (_buf[24] & 0x10)
			link->int_edid.cfmt_support |= 1 << DPTX_CFMT_YCbCr422_12bit;
	}
	if (((_buf[20] >> 4) & 0x7) >= 0x3) {
		link->int_edid.cfmt_support |= 1 << DPTX_CFMT_RGB_10bit;
		if (_buf[24] & 0x08)
			link->int_edid.cfmt_support |= 1 << DPTX_CFMT_YCbCr444_10bit;
		if (_buf[24] & 0x10)
			link->int_edid.cfmt_support |= 1 << DPTX_CFMT_YCbCr422_10bit;
	}
	if (((_buf[20] >> 4) & 0x7) >= 0x2) {
		link->int_edid.cfmt_support |= 1 << DPTX_CFMT_RGB_8bit;
		if (_buf[24] & 0x08)
			link->int_edid.cfmt_support |= 1 << DPTX_CFMT_YCbCr444_8bit;
		if (_buf[24] & 0x10)
			link->int_edid.cfmt_support |= 1 << DPTX_CFMT_YCbCr422_8bit;
	}

	for (i = 0; i < 4; i++) {
		j = 54 + i * 18;
		if (_buf[j] || _buf[j + 1]) {//detail timing
			if (link->int_edid.dtd_cnt >= DPTX_DRV_TIMING_MAX - 1)
				continue;

			timing = &link->int_edid.dtd_timing[link->int_edid.dtd_cnt];

			timing->pclk = ((_buf[j + 1] << 8) | (_buf[j])) * 10000;
			timing->h_act   = (((_buf[j + 4] >> 4) & 0xf) << 8) | _buf[j + 2];
			timing->h_blank = (((_buf[j + 4] >> 0) & 0xf) << 8) | _buf[j + 3];
			timing->v_act   = (((_buf[j + 7] >> 4) & 0xf) << 8) | _buf[j + 5];
			timing->v_blank = (((_buf[j + 7] >> 0) & 0xf) << 8) | _buf[j + 6];
			timing->h_fp   = (((_buf[j + 11] >> 6) & 0x3) << 8) | _buf[j + 8];
			timing->h_pw   = (((_buf[j + 11] >> 4) & 0x3) << 8) | _buf[j + 9];
			timing->v_fp   = (((_buf[j + 11] >> 2) & 0x3) << 4) |
						((_buf[j + 10] >> 4) & 0xf);
			timing->v_pw   = (((_buf[j + 11] >> 0) & 0x3) << 4) |
						((_buf[j + 10] >> 0) & 0xf);
			timing->h_size = (((_buf[j + 14] >> 4) & 0xf) << 8) | _buf[j + 12];
			timing->v_size = (((_buf[j + 14] >> 0) & 0xf) << 8) | _buf[j + 13];
			//timing->h_border = _buf[j + 15];
			//timing->v_border = _buf[j + 16];
			timing->ctrl |= _buf[j + 17] & 0x1 ? CTRL_HSYNC_POS : 0;
			timing->ctrl |= _buf[j + 17] & 0x2 ? CTRL_VSYNC_POS : 0;

			dptx_edid_dtd_complete(dptx, timing);

			temp1 = timing->pclk;
			temp1 *= 1000;
			temp  = timing->h_period * timing->v_period;
			timing->fr1000 = dptx_div_around(temp1, temp);

			link->int_edid.dtd_cnt++;
		}

		//some panel didn`t follow spec, keep compatibility
		//if (!(_buf[j] || _buf[j + 1] || _buf[j + 2] || _buf[j + 4])) {
		if (!(_buf[j] || _buf[j + 1] || _buf[j + 2])) {
			switch (_buf[j + 3]) {
			case EDID_BASE_BLOCK_ID_PRODUCT_NAME: //monitor name
				memcpy(link->int_edid.name, &_buf[j + 5], 13);
				ret = strstr(link->int_edid.name, "\n");
				if (ret)
					link->int_edid.name[ret - link->int_edid.name] = '\0';
				link->int_edid.name[13] = '\0';
				break;
			case EDID_BASE_BLOCK_ID_RANGE_TIMING: //monitor range limits
				range->vfreq[0] = _buf[j + 5] + (_buf[j + 4] & 0x1 ? 255 : 0);
				range->vfreq[1] = _buf[j + 6] + (_buf[j + 4] & 0x2 ? 255 : 0);
				range->hfreq[0] = _buf[j + 7] + (_buf[j + 4] & 0x8 ? 255 : 0);
				range->hfreq[1] = _buf[j + 8] + (_buf[j + 4] & 0x4 ? 255 : 0);
				range->pclk[1]  = _buf[j + 9] * 10 * 1000000; //Hz
				range->pclk[0]  = 0; //Hz
				break;
			case EDID_BASE_BLOCK_ID_ASCII_STR: //ascii string
				memcpy(link->int_edid.asc_string, &_buf[j + 5], 13);
				ret = strstr(link->int_edid.asc_string, "\n");
				if (ret)
					link->int_edid.asc_string
						[ret - link->int_edid.asc_string] = '\0';
				link->int_edid.asc_string[13] = '\0';
				break;
			case EDID_BASE_BLOCK_ID_SN: //monitor serial num
				memcpy(link->int_edid.serial_num, &_buf[j + 5], 13);
				ret = strstr(link->int_edid.serial_num, "\n");
				if (ret)
					link->int_edid.serial_num
						[ret - link->int_edid.serial_num] = '\0';
				link->int_edid.serial_num[13] = '\0';
				break;
			default:
				break;
			}
		}
	}
	return 0;
}

static char dptx_edid_DisplayID_parse(struct dptx_drv_s *dptx, u8 port, unsigned char *_buf)
{
	struct dptx_detail_timing_s *timing;
	unsigned int checksum = 0, temp;
	struct dptx_link_cfg_s *link = dptx->sink.link[port];
	u64 temp1;
	int i;
	unsigned char tag_ofst, d_pos, dtd_cnt;

	for (i = 0; i < 128; i++)
		checksum += _buf[i];
	if ((checksum & 0xff)) {
		DPTX_P_ERR(dptx, port, "%s: DisplayID checksum Wrong\n", __func__);
		return -1;
	}

	for (tag_ofst = 5; tag_ofst < 126;) {
		switch (_buf[tag_ofst]) {
		//DisplayID v1.x
		case DisplayID_Type_I_Timing: //03h
			dtd_cnt = _buf[tag_ofst + 2] / 20;

			for (i = 0; i < dtd_cnt; i++) { //Type I Detailed Timing Descriptor
				if (link->int_edid.dtd_cnt >= 7)
					break;

				d_pos = tag_ofst + 3 + 20 * i;
				timing = &link->int_edid.dtd_timing[link->int_edid.dtd_cnt];

				timing->pclk = ((_buf[d_pos + 2] << 16) | (_buf[d_pos + 1] << 8)  |
						(_buf[d_pos + 0] << 0)) * 10000;
				timing->ctrl |= _buf[d_pos + 3] & 0x80 ? CTRL_PREFERRED_TIMING : 0;
				timing->h_act   = 1 +  (_buf[d_pos + 4] | (_buf[d_pos + 5] << 8));
				timing->h_blank = 1 +  (_buf[d_pos + 6] | (_buf[d_pos + 7] << 8));
				timing->h_fp    = 1 +  (_buf[d_pos + 8] |
								((_buf[d_pos + 9] & 0x7f) << 8));
				timing->h_pw    = 1 + (_buf[d_pos + 10] | (_buf[d_pos + 11] << 8));
				timing->v_act   = 1 + (_buf[d_pos + 12] | (_buf[d_pos + 13] << 8));
				timing->v_blank = 1 + (_buf[d_pos + 14] | (_buf[d_pos + 15] << 8));
				timing->v_fp    = 1 + (_buf[d_pos + 16] |
								((_buf[d_pos + 17] & 0x7f) << 8));
				timing->v_pw    = 1 + (_buf[d_pos + 18] |
								((_buf[d_pos + 19] & 0x7f) << 8));
				timing->ctrl |=  (_buf[d_pos + 9] & 0x80) ? CTRL_HSYNC_POS : 0;
				timing->ctrl |= (_buf[d_pos + 17] & 0x80) ? CTRL_VSYNC_POS : 0;

				dptx_edid_dtd_complete(dptx, timing);

				temp1 = timing->pclk;
				temp1 *= 1000;
				temp  = timing->h_period * timing->v_period;
				timing->fr1000 = dptx_div_around(temp1, temp);

				link->int_edid.dtd_cnt++;
			}
			break;
		case DisplayID_Video_Timing_Range: //09h
			//range->pclk[0] = ((_buf[tag_ofst + 5] << 16) |
			//		  (_buf[tag_ofst + 4] << 8)  |

			break;
		case DisplayID_Type_II_Timing:
		case DisplayID_Type_IV_Timing:
		case DisplayID_Type_III_Timing:
		case DisplayID_Display_Parameters_1:
		case DisplayID_Color_Characteristics:
		case DisplayID_VESA_Timing_Standard:
		case DisplayID_CEA_Timing_Standard:
		case DisplayID_Product_SerialNumber:
		case DisplayID_General_Purpose_ASCII_String:
		case DisplayID_Display_Device_Data:
		case DisplayID_Interface_Power_Sequencing:
		case DisplayID_Transfer_Characteristics:
		case DisplayID_Display_Interface_Data:
		case DisplayID_Stereo_Display_Interface_1:
		case DisplayID_Type_V_Timing:
		case DisplayID_Type_VI_Timing:
		case DisplayID_Vendor_Specific_1:
			break;
		//DisplayID v2.x
		case DisplayID_Type_VII_Detailed_Timing:
		case DisplayID_Display_Interface_Features:
			break;
		case DisplayID_Product_Identification:
		case DisplayID_Display_Parameters_2:
		case DisplayID_Type_VIII_Enumerated_Timing_Code:
		case DisplayID_Type_IX_Formula_Based_Timing:
		case DisplayID_Dynamic_Video_Timing_Range_Limits:
		case DisplayID_Stereo_Display_Interface_2:
		case DisplayID_Tiled_Display_Topology:
		case DisplayID_ContainerID:
		case DisplayID_Vendor_Specific_2:
		case DisplayID_CTA_DisplayID:
			break;
		default:
			tag_ofst = 126;
			break;
		}
		tag_ofst += 2 + _buf[tag_ofst + 2];
	}

	return 0;
}

static char dptx_edid_CEA_861_parse(struct dptx_drv_s *dptx, u8 port, unsigned char *_buf)
{
	struct dptx_detail_timing_s *timing;
	struct dptx_link_cfg_s *link = dptx->sink.link[port];
	u32 temp, checksum = 0;
	u64 temp1;
	u8 i, j;
	unsigned char dtd_ofst, tag, count;//, native_dtd_cnt;

	for (i = 0; i < 128; i++)
		checksum += _buf[i];
	if ((checksum & 0xff)) {
		DPTX_P_ERR(dptx, port, "%s: EDID_CEA_861 checksum Wrong\n", __func__);
		// return -1;
	}

	dtd_ofst = _buf[2];

	for (j = 4; j < dtd_ofst;) {
		tag = _buf[j] >> 5;
		count = _buf[j] & 0x1f;
		switch (tag) {
		case EDID_CEA_861_TAG_VIDEO:
			//TODO
			j += count + 1;
			break;
		case EDID_CEA_861_TAG_AUDIO:
		case EDID_CEA_861_TAG_VENDOR_SPEC:
		case EDID_CEA_861_TAG_SPEAKER_ALLOCATION:
		case EDID_CEA_861_TAG_VESA_DSIP_TRANS:
		default:
			j += count + 1;
			break;
		}
	}

	for (i = 0; i < 8; i++) {
		j = dtd_ofst + 18 * i;

		if (j > 128 || link->int_edid.dtd_cnt >= 7 || !_buf[j])
			break;

		timing = &link->int_edid.dtd_timing[link->int_edid.dtd_cnt];

		timing->pclk    =                ((_buf[j + 1] << 8) | _buf[j]) * 10000;
		timing->h_act   =  (((_buf[j + 4] >> 4) & 0xf) << 8) | _buf[j + 2];
		timing->h_blank =  (((_buf[j + 4] >> 0) & 0xf) << 8) | _buf[j + 3];
		timing->v_act   =  (((_buf[j + 7] >> 4) & 0xf) << 8) | _buf[j + 5];
		timing->v_blank =  (((_buf[j + 7] >> 0) & 0xf) << 8) | _buf[j + 6];
		timing->h_fp    = (((_buf[j + 11] >> 6) & 0x3) << 8) | _buf[j + 8];
		timing->h_pw    = (((_buf[j + 11] >> 4) & 0x3) << 8) | _buf[j + 9];
		timing->v_fp    = (((_buf[j + 11] >> 2) & 0x3) << 4) | ((_buf[j + 10] >> 4) & 0xf);
		timing->v_pw    = (((_buf[j + 11] >> 0) & 0x3) << 4) | ((_buf[j + 10] >> 0) & 0xf);
		timing->h_size  = (((_buf[j + 14] >> 4) & 0xf) << 8) | _buf[j + 12];
		timing->v_size  = (((_buf[j + 14] >> 0) & 0xf) << 8) | _buf[j + 13];
		//timing->h_border = _buf[j + 15];
		//timing->v_border = _buf[j + 16];
		timing->ctrl = (_buf[j + 17] & 0x1 ? CTRL_HSYNC_POS : 0) |
				(_buf[j + 17] & 0x2 ? CTRL_VSYNC_POS : 0);

		dptx_edid_dtd_complete(dptx, timing);

		temp1 = timing->pclk;
		temp1 *= 1000;
		temp  = timing->h_period * timing->v_period;
		timing->fr1000 = dptx_div_around(temp1, temp);

		link->int_edid.dtd_cnt++;
	}
	return 0;
}

static char dptx_edid_ext_block_parse(struct dptx_drv_s *dptx, u8 port, unsigned char *_buf)
{
	if (_buf[0] == EXTENDED_HEADER_DisplayID)
		return dptx_edid_DisplayID_parse(dptx, port, _buf);
	else if (_buf[0] == EXTENDED_HEADER_EDID_CEA_861)
		return dptx_edid_CEA_861_parse(dptx, port, _buf);
	else if (_buf[0] == 0x0)
		return 0;

	DPTX_P_ERR(dptx, port, "%s: not a DisplayID or EDID CEA-861", __func__);
	return 0;
}

static int dptx_read_edid(struct dptx_drv_s *dptx, u8 port, unsigned char *edid_buf)
{
	int i, ret;
	unsigned char aux_data;
	unsigned char read_count = 128 / DPTX_AUX_I2C_READ_BYTES;
	unsigned char ext_block_cnt = 0, retry_cnt;

	if (!edid_buf) {
		DPTX_ERR(dptx, "%s: edid buf is null", __func__);
		return -1;
	}

	retry_cnt = 0;
edid_read_retry_p0:
	aux_data = 0x00;
	ret = dptx_if_aux_i2c_op(dptx, port, DPTX_AUX_CMD_I2C_WRITE_MOT, 0x50, 1, &aux_data);
	if (ret)
		return ret;

	for (i = 0; i < read_count; i++) {
		ret = dptx_if_aux_i2c_op(dptx, port,
			(i == (read_count - 1)) ?
				DPTX_AUX_CMD_I2C_READ : DPTX_AUX_CMD_I2C_READ_MOT,
			0x50, 16, &edid_buf[i * 16]);
		if (ret && (retry_cnt++ < 7))
			goto edid_read_retry_p0;
	}
	ret = dptx_edid_base_block_parse(dptx, port, edid_buf);
	if (ret) {
		if (retry_cnt++ < 7)
			goto edid_read_retry_p0;
		else
			return -1;
	}

	ext_block_cnt = edid_buf[126];
	if (ext_block_cnt > 8)
		return -1;

	retry_cnt = 0;
edid_read_retry_p1:
	if (ext_block_cnt >= 1) {
		aux_data = 0x80; //read from 0x80
		ret = dptx_if_aux_i2c_op(dptx, port,
					DPTX_AUX_CMD_I2C_WRITE_MOT, 0x50, 1, &aux_data);
		if (ret)
			return ret;
		for (i = 0; i < read_count; i++) {
			ret = dptx_if_aux_i2c_op(dptx, port,
				(i == (read_count - 1)) ?
					DPTX_AUX_CMD_I2C_READ : DPTX_AUX_CMD_I2C_READ_MOT,
				0x50, 16, &edid_buf[128 + i * 16]);
			if (ret && (retry_cnt++ < 7))
				goto edid_read_retry_p1;
		}
		dptx_edid_ext_block_parse(dptx, port, edid_buf + 128);
		if (ret) {
			if (retry_cnt++ < 7)
				goto edid_read_retry_p1;
			else
				return -1;
		}
	}

	retry_cnt = 0;
edid_read_retry_p2:
	if (ext_block_cnt >= 2) {
		aux_data = 0x01; //switch, do as Intel do.
		ret = dptx_if_aux_i2c_op(dptx, port,
					DPTX_AUX_CMD_I2C_WRITE_MOT, 0x30, 1, &aux_data);
		if (ret)
			return ret;
		aux_data = 0x00; //read from 0x80
		ret = dptx_if_aux_i2c_op(dptx, port,
					DPTX_AUX_CMD_I2C_WRITE_MOT, 0x50, 1, &aux_data);
		if (ret)
			return ret;
		for (i = 0; i < read_count; i++) {
			ret = dptx_if_aux_i2c_op(dptx, port,
				(i == (read_count - 1)) ?
					DPTX_AUX_CMD_I2C_READ : DPTX_AUX_CMD_I2C_READ_MOT,
				0x50, 16, &edid_buf[256 + i * 16]);
			if (ret && (retry_cnt++ < 7))
				goto edid_read_retry_p2;
		}
		dptx_edid_ext_block_parse(dptx, port, edid_buf + 256);
		if (ret) {
			if (retry_cnt++ < 7)
				goto edid_read_retry_p2;
			else
				return -1;
		}
	}

	retry_cnt = 0;
edid_read_retry_p3:
	if (ext_block_cnt >= 3) {
		aux_data = 0x80; //read from 0x80
		ret = dptx_if_aux_i2c_op(dptx, port,
					DPTX_AUX_CMD_I2C_WRITE_MOT, 0x50, 1, &aux_data);
		if (ret)
			return ret;
		for (i = 0; i < read_count; i++) {
			ret = dptx_if_aux_i2c_op(dptx, port,
				(i == (read_count - 1)) ?
					DPTX_AUX_CMD_I2C_READ : DPTX_AUX_CMD_I2C_READ_MOT,
				0x50, 16, &edid_buf[384 + i * 16]);
			if (ret && (retry_cnt++ < 7))
				goto edid_read_retry_p3;
		}
		dptx_edid_ext_block_parse(dptx, port, edid_buf + 256);
		if (ret) {
			if (retry_cnt++ < 7)
				goto edid_read_retry_p3;
			else
				return -1;
		}
	}

	return ret;
}

static void dptx_edid_crc_cal(struct dptx_drv_s *dptx)
{
	u8 i, crc = 0;

	for (i = 0; i < 14; i++)
		crc += dptx->sink.exp_edid.name[i];

	crc += dptx->sink.exp_edid.range.vfreq[0];
	crc += dptx->sink.exp_edid.range.vfreq[1];

	crc += dptx->sink.exp_edid.dtd_cnt;

	for (i = 0; i < dptx->sink.exp_edid.dtd_cnt; i++) {
		crc += dptx->sink.exp_edid.dtd_timing[i].h_period;
		crc += dptx->sink.exp_edid.dtd_timing[i].h_act;
		crc += dptx->sink.exp_edid.dtd_timing[i].v_period;
		crc += dptx->sink.exp_edid.dtd_timing[i].v_act;
		crc += dptx->sink.exp_edid.dtd_timing[i].pclk;
	}
	DPTX_DBG(dptx, "sink EDID crc: 0x%2x", crc);
	dptx->sink.exp_edid.edid_crc = crc;
}

//read & parse EDID
int __dptx_EDID_probe(struct dptx_drv_s *dptx, u8 check_crc)
{
	unsigned char *edid_buf;
	int ret;
	u8 retry_cnt, port, res = 0, i;

	if (!dptx)
		return -1;

	edid_buf = kzalloc(512 * sizeof(unsigned char), GFP_KERNEL);
	if (!edid_buf) {
		DPTX_ERR(dptx, "EDID buffer malloc failed");
		return -1;
	}

	for (port = 0; port < 4; port++) {
		if (!dptx->sink.link[port])
			continue;
		retry_cnt = 0;
dptx_EDID_probe_retry:
		memset(edid_buf, 0, 512 * sizeof(unsigned char));
		ret = dptx_read_edid(dptx, port, edid_buf);
		if (ret) {
			if (retry_cnt++ > DPTX_EDID_READ_RETRY_MAX) {
				DPTX_P_ERR(dptx, port, "%s: read fail @%d", __func__, retry_cnt);
				continue;
			}
			goto dptx_EDID_probe_retry;
		}
		if (dptx_print_level >= LOG_V) {
			dptx_edid_print_raw(edid_buf);
			dptx_edid_print_parsed(dptx, port);
		}
		res |= 1 << port;
	}

	if (res == dptx->sink.port_mask) {
		port = 0;
		DPTX_PR(dptx, "all port EDID read ok, using link 0`s as base");
	} else if (res & dptx->sink.port_mask) {
		port = __builtin_ffs(res & dptx->sink.port_mask) - 1;
		DPTX_PR(dptx, "port [0x%x], edid result [0x%x], using link %u`s as base",
			dptx->sink.port_mask, res, port);
	} else {
		DPTX_ERR(dptx, "%s failed, port result = 0x%x", __func__, res);
		kfree(edid_buf);
		return -1;
	}

	memcpy(&dptx->sink.exp_edid, &dptx->sink.link[port]->int_edid,
		sizeof(struct dptx_edid_info_s));

	port = count_bit(dptx->sink.port_mask);
	port = port == 0 ? 1 : port;

	for (i = 0; i < dptx->sink.exp_edid.dtd_cnt; i++) {
		dptx->sink.exp_edid.dtd_timing[i].h_size *= port;
		dptx->sink.exp_edid.dtd_timing[i].h_period *= port;
		dptx->sink.exp_edid.dtd_timing[i].h_act *= port;
		dptx->sink.exp_edid.dtd_timing[i].h_blank *= port;
		dptx->sink.exp_edid.dtd_timing[i].h_bp *= port;
		dptx->sink.exp_edid.dtd_timing[i].h_pw *= port;
		dptx->sink.exp_edid.dtd_timing[i].h_fp *= port;
		dptx->sink.exp_edid.dtd_timing[i].pclk *= port;
		dptx->sink.exp_edid.dtd_timing[i].pclk_range[0] *= port;
		dptx->sink.exp_edid.dtd_timing[i].pclk_range[1] *= port;
	}

	if (dptx_print_level >= LOG_V)
		dptx_edid_print_parsed(dptx, 0xff);

	dptx_edid_crc_cal(dptx);
	// dptx_edid_store(dptx, edid_buf);

	DPTX_PR(dptx, "%s ok", __func__);
	kfree(edid_buf);
	return 0;
}
