{
  "module_name": "smumgr.h",
  "hash_id": "73f03eddb26eae4966180c7e3018545373aca39f477ea724dce63fb32d81eaed",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/inc/smumgr.h",
  "human_readable_source": " \n#ifndef _SMUMGR_H_\n#define _SMUMGR_H_\n#include <linux/types.h>\n#include \"amd_powerplay.h\"\n#include \"hwmgr.h\"\n\nenum SMU_TABLE {\n\tSMU_UVD_TABLE = 0,\n\tSMU_VCE_TABLE,\n\tSMU_BIF_TABLE,\n};\n\nenum SMU_TYPE {\n\tSMU_SoftRegisters = 0,\n\tSMU_Discrete_DpmTable,\n};\n\nenum SMU_MEMBER {\n\tHandshakeDisables = 0,\n\tVoltageChangeTimeout,\n\tAverageGraphicsActivity,\n\tAverageMemoryActivity,\n\tPreVBlankGap,\n\tVBlankTimeout,\n\tUcodeLoadStatus,\n\tUvdBootLevel,\n\tVceBootLevel,\n\tLowSclkInterruptThreshold,\n\tDRAM_LOG_ADDR_H,\n\tDRAM_LOG_ADDR_L,\n\tDRAM_LOG_PHY_ADDR_H,\n\tDRAM_LOG_PHY_ADDR_L,\n\tDRAM_LOG_BUFF_SIZE,\n};\n\n\nenum SMU_MAC_DEFINITION {\n\tSMU_MAX_LEVELS_GRAPHICS = 0,\n\tSMU_MAX_LEVELS_MEMORY,\n\tSMU_MAX_LEVELS_LINK,\n\tSMU_MAX_ENTRIES_SMIO,\n\tSMU_MAX_LEVELS_VDDC,\n\tSMU_MAX_LEVELS_VDDGFX,\n\tSMU_MAX_LEVELS_VDDCI,\n\tSMU_MAX_LEVELS_MVDD,\n\tSMU_UVD_MCLK_HANDSHAKE_DISABLE,\n};\n\nenum SMU9_TABLE_ID {\n\tPPTABLE = 0,\n\tWMTABLE,\n\tAVFSTABLE,\n\tTOOLSTABLE,\n\tAVFSFUSETABLE\n};\n\nenum SMU10_TABLE_ID {\n\tSMU10_WMTABLE = 0,\n\tSMU10_CLOCKTABLE,\n};\n\nextern int smum_download_powerplay_table(struct pp_hwmgr *hwmgr, void **table);\n\nextern int smum_upload_powerplay_table(struct pp_hwmgr *hwmgr);\n\nextern int smum_send_msg_to_smc(struct pp_hwmgr *hwmgr, uint16_t msg, uint32_t *resp);\n\nextern int smum_send_msg_to_smc_with_parameter(struct pp_hwmgr *hwmgr,\n\t\t\t\t\tuint16_t msg, uint32_t parameter,\n\t\t\t\t\tuint32_t *resp);\n\nextern int smum_update_sclk_threshold(struct pp_hwmgr *hwmgr);\n\nextern int smum_update_smc_table(struct pp_hwmgr *hwmgr, uint32_t type);\nextern int smum_process_firmware_header(struct pp_hwmgr *hwmgr);\nextern int smum_thermal_avfs_enable(struct pp_hwmgr *hwmgr);\nextern int smum_thermal_setup_fan_table(struct pp_hwmgr *hwmgr);\nextern int smum_init_smc_table(struct pp_hwmgr *hwmgr);\nextern int smum_populate_all_graphic_levels(struct pp_hwmgr *hwmgr);\nextern int smum_populate_all_memory_levels(struct pp_hwmgr *hwmgr);\nextern int smum_initialize_mc_reg_table(struct pp_hwmgr *hwmgr);\nextern uint32_t smum_get_offsetof(struct pp_hwmgr *hwmgr,\n\t\t\t\tuint32_t type, uint32_t member);\nextern uint32_t smum_get_mac_definition(struct pp_hwmgr *hwmgr, uint32_t value);\n\nextern bool smum_is_dpm_running(struct pp_hwmgr *hwmgr);\n\nextern bool smum_is_hw_avfs_present(struct pp_hwmgr *hwmgr);\n\nextern int smum_update_dpm_settings(struct pp_hwmgr *hwmgr, void *profile_setting);\n\nextern int smum_smc_table_manager(struct pp_hwmgr *hwmgr, uint8_t *table, uint16_t table_id, bool rw);\n\nextern int smum_stop_smc(struct pp_hwmgr *hwmgr);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}