// Seed: 3552030863
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3;
  always @(posedge id_2) id_2 = id_3;
  logic id_4, id_5;
  assign id_3 = id_4;
  assign id_1 = 1 ? id_3 : 1;
endmodule
