# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
# Date created = 11:14:18  December 21, 2025
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ModelMachine_Top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY FLEX10K
set_global_assignment -name DEVICE "EPF10K20TC144-4"
set_global_assignment -name TOP_LEVEL_ENTITY ModelMachine_Top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:14:18  DECEMBER 21, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION "9.0 SP1"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name BDF_FILE ModelMachine_Top.bdf
set_global_assignment -name VERILOG_FILE ../../Experiment2/controller/controller.v
set_global_assignment -name VERILOG_FILE ../../Experiment3/ir.v
set_global_assignment -name VERILOG_FILE ../../Experiment3/psw.v
set_global_assignment -name VERILOG_FILE ../../Experiment3/pc.v
set_global_assignment -name VERILOG_FILE ../../Experiment3/reg_group.v
set_global_assignment -name VERILOG_FILE ../../Experiment3/sm.v
set_global_assignment -name VERILOG_FILE ../../Experiment2/exp_2/au.v
set_global_assignment -name VERILOG_FILE ../../Experiment2/exp_2/ins_decode.v
set_global_assignment -name VERILOG_FILE ../../Experiment2/exp_2/mux2_1.v
set_global_assignment -name VERILOG_FILE ../../Experiment2/exp_2/mux3_1.v
set_global_assignment -name MIF_FILE ModelMachine_Top.mif
set_global_assignment -name VECTOR_WAVEFORM_FILE ModelMachine_Top.vwf
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE ModelMachine_Top.vwf
set_global_assignment -name MIF_FILE test.mif
set_global_assignment -name USER_START_UP_CLOCK OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name RELEASE_CLEARS_BEFORE_TRI_STATES OFF
set_global_assignment -name MISC_FILE "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic - ¸±±¾/ModelMachine_Top.dpf"