# snailFSM
In this project, I have implenemted a logic in verilog that outputs a logic high whenever the pattern 01 is observed in the input data flow.
logic -> Moore FSM diagram -> verilog code -> simulation
