

================================================================
== Vitis HLS Report for 'p2s'
================================================================
* Date:           Sat Apr 17 23:37:45 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ParallelToSerial
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.773 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_in_read = read i4 @_ssdm_op_Read.ap_none.i4, i4 %data_in"   --->   Operation 2 'read' 'data_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%begin_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %begin_r"   --->   Operation 3 'read' 'begin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i4 %data_in_read"   --->   Operation 4 'trunc' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 5 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %begin_r"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %begin_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %data_in"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %data_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %end_r"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%count_load = load i8 %count" [ParallelToSerial/p2s.cpp:23]   --->   Operation 17 'load' 'count_load' <Predicate = (!begin_read)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.40ns)   --->   "%select_ln17 = select i1 %begin_read, i8 0, i8 %count_load" [ParallelToSerial/p2s.cpp:17]   --->   Operation 18 'select' 'select_ln17' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%icmp_ln23 = icmp_eq  i8 %select_ln17, i8 0" [ParallelToSerial/p2s.cpp:23]   --->   Operation 19 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void, void" [ParallelToSerial/p2s.cpp:23]   --->   Operation 20 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%icmp_ln29 = icmp_slt  i8 %select_ln17, i8 3" [ParallelToSerial/p2s.cpp:29]   --->   Operation 21 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %start_r, i1 0"   --->   Operation 22 'write' 'write_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void, void" [ParallelToSerial/p2s.cpp:29]   --->   Operation 23 'br' 'br_ln29' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%icmp_ln35 = icmp_eq  i8 %select_ln17, i8 3" [ParallelToSerial/p2s.cpp:35]   --->   Operation 24 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln23 & !icmp_ln29)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void, void" [ParallelToSerial/p2s.cpp:35]   --->   Operation 25 'br' 'br_ln35' <Predicate = (!icmp_ln23 & !icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %end_r, i1 0" [ParallelToSerial/p2s.cpp:44]   --->   Operation 26 'write' 'write_ln44' <Predicate = (!icmp_ln23 & !icmp_ln29 & !icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.50ns)   --->   "%br_ln0 = br void %mergeST"   --->   Operation 27 'br' 'br_ln0' <Predicate = (!icmp_ln23 & !icmp_ln29 & !icmp_ln35)> <Delay = 0.50>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %end_r, i1 1" [ParallelToSerial/p2s.cpp:37]   --->   Operation 28 'write' 'write_ln37' <Predicate = (!icmp_ln23 & !icmp_ln29 & icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %data_in_read, i32 3"   --->   Operation 29 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln23 & !icmp_ln29 & icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %data_out, i1 %p_Result_2" [ParallelToSerial/p2s.cpp:38]   --->   Operation 30 'write' 'write_ln38' <Predicate = (!icmp_ln23 & !icmp_ln29 & icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.50ns)   --->   "%br_ln40 = br void %mergeST" [ParallelToSerial/p2s.cpp:40]   --->   Operation 31 'br' 'br_ln40' <Predicate = (!icmp_ln23 & !icmp_ln29 & icmp_ln35)> <Delay = 0.50>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %end_r, i1 0" [ParallelToSerial/p2s.cpp:31]   --->   Operation 32 'write' 'write_ln31' <Predicate = (!icmp_ln23 & icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.87ns)   --->   "%add_ln32 = add i8 %select_ln17, i8 1" [ParallelToSerial/p2s.cpp:32]   --->   Operation 33 'add' 'add_ln32' <Predicate = (!icmp_ln23 & icmp_ln29)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%trunc_ln819 = trunc i8 %select_ln17"   --->   Operation 34 'trunc' 'trunc_ln819' <Predicate = (!icmp_ln23 & icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%shl_ln819 = shl i4 1, i4 %trunc_ln819"   --->   Operation 35 'shl' 'shl_ln819' <Predicate = (!icmp_ln23 & icmp_ln29)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%and_ln819 = and i4 %shl_ln819, i4 %data_in_read"   --->   Operation 36 'and' 'and_ln819' <Predicate = (!icmp_ln23 & icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.72ns) (out node of the LUT)   --->   "%p_Result_1 = icmp_ne  i4 %and_ln819, i4 0"   --->   Operation 37 'icmp' 'p_Result_1' <Predicate = (!icmp_ln23 & icmp_ln29)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %data_out, i1 %p_Result_1" [ParallelToSerial/p2s.cpp:32]   --->   Operation 38 'write' 'write_ln32' <Predicate = (!icmp_ln23 & icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.50ns)   --->   "%br_ln33 = br void %mergeST" [ParallelToSerial/p2s.cpp:33]   --->   Operation 39 'br' 'br_ln33' <Predicate = (!icmp_ln23 & icmp_ln29)> <Delay = 0.50>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln24 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %start_r, i1 1" [ParallelToSerial/p2s.cpp:24]   --->   Operation 40 'write' 'write_ln24' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %end_r, i1 0" [ParallelToSerial/p2s.cpp:25]   --->   Operation 41 'write' 'write_ln25' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %data_out, i1 %p_Result_s" [ParallelToSerial/p2s.cpp:26]   --->   Operation 42 'write' 'write_ln26' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.50ns)   --->   "%br_ln27 = br void %mergeST" [ParallelToSerial/p2s.cpp:27]   --->   Operation 43 'br' 'br_ln27' <Predicate = (icmp_ln23)> <Delay = 0.50>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%count_new_0 = phi i8 1, void, i8 %add_ln32, void, i8 4, void, i8 4, void" [ParallelToSerial/p2s.cpp:32]   --->   Operation 44 'phi' 'count_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln19 = store i8 %count_new_0, i8 %count" [ParallelToSerial/p2s.cpp:19]   --->   Operation 45 'store' 'store_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [ParallelToSerial/p2s.cpp:47]   --->   Operation 46 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	wire read on port 'begin_r' [9]  (0 ns)
	'select' operation ('select_ln17', ParallelToSerial/p2s.cpp:17) [24]  (0.4 ns)
	'add' operation ('add_ln32', ParallelToSerial/p2s.cpp:32) [44]  (0.871 ns)
	multiplexor before 'phi' operation ('count_new_0', ParallelToSerial/p2s.cpp:32) with incoming values : ('add_ln32', ParallelToSerial/p2s.cpp:32) [57]  (0.502 ns)
	'phi' operation ('count_new_0', ParallelToSerial/p2s.cpp:32) with incoming values : ('add_ln32', ParallelToSerial/p2s.cpp:32) [57]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
