0.7
2020.2
Nov 18 2020
09:47:47
D:/Xilinx/Projects/arty_ws2812_hello/arty_ws2812_hello.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/Xilinx/Projects/arty_ws2812_hello/arty_ws2812_hello.srcs/sources_1/new/top.sv,1611024041,systemVerilog,,,,top,,uvm,,,,,,
D:/Xilinx/Projects/arty_ws2812_hello/arty_ws2812_hello.srcs/sources_1/new/ws2812.sv,1611023851,systemVerilog,,D:/Xilinx/Projects/arty_ws2812_hello/arty_ws2812_hello.srcs/sources_1/new/top.sv,,ws2812,,uvm,,,,,,
