// Seed: 2452073439
module module_0 #(
    parameter id_1 = 32'd17
);
  logic _id_1;
  ;
  wire [id_1  #  (  .  id_1  (  -1  )  ) : id_1] id_2;
  logic id_3;
  ;
  wor id_4 = {id_2, -1, -1, id_4, -1, -1 - -1};
  assign module_1.id_0 = 0;
  assign id_4 = -1;
endmodule
module module_1 (
    input tri1 id_0,
    input wor  id_1
);
  module_0 modCall_1 ();
  bit id_3;
  assign id_3 = -1'd0;
  assign id_3 = id_0;
  initial id_3 = id_1;
  parameter id_4 = 1;
  assign id_3 = 1;
  logic id_5;
  for (id_6 = -1; id_3; id_5 = id_1) initial id_3 <= -1'b0;
endmodule
