---
layout: default
title: Samizo-AITL Portal
description: Architecture for Integrated Technology Logic â€” a physical-first engineering archive
---

# ğŸ“ Samizo-AITL Portal
**A physical-first engineering archive  
that explains *why* systems can be designed the way they are â€”  
and how they ultimately return to the physical world.**

> âœ… **AI never replaces real-time control â€” it is restricted to design-time supervision**  
> âœ… **Engineering begins with physical quantities, not abstract optimization**  
> âœ… **Design logic must be reusable, explainable, and reviewable**

[![Japanese Version](https://img.shields.io/badge/Japanese-Version-brightgreen?logo=github)](/)

---

## âš¡ 60-second orientation
If this is your first visit, start with the architecture overview.

- **Recommended first** â†’ [**portal(en)**](/portal/en/)  
- **Semiconductor / device engineers** â†’ [**Edusemi-v4x(en)**](/Edusemi-v4x/en/)  
- **Control / AI engineers** â†’ [**EduController(en)**](/EduController/en/)

---

## ğŸ§­ What this is
**AITL (Architecture for Integrated Technology Logic)** is a  
**physical-first engineering archive** that integrates  
physics, devices, control, and intelligence  
through a **single causal structure**.

Rather than collecting isolated techniques,  
this portal focuses on **why systems behave and are designed as they are**,  
by organizing engineering knowledge as explicit causal relationships  
between **physical quantities, control logic, and design decisions**.

---

## ğŸ§  Core design principle: role separation
AITL is built on **clear separation of responsibility**.

- **PID (inner loop)**  
  Real-time stability and performance

- **FSM (supervisory layer)**  
  Mode selection, state transitions, and safety-oriented control

- **AI / LLM (outer layer)**  
  Non-real-time **design support**, such as  
  gain re-identification, model updates, and rule refinement

> AI supports *redesign and supervision* â€”  
> it does not replace deterministic control loops.

---

## ğŸ‘¤ Who this is for
- **Engineers in semiconductors, MEMS, control, and AI**
- Those who care about **design rationale and explainability**
- People interested in **cross-domain, system-level thinking**

> This is not an introductory tutorial site.  
> It is an archive for **explainable, reviewable engineering design**.

---

## ğŸšª Entry points
Choose an entry point based on your focus.

- â–¶ ğŸ§  **Architecture & philosophy**  
  â†’ [**portal(en)**](/portal/en/)  
  *AITL concept and causal design structure*

- â–¶ âš™ï¸ **Semiconductor-first path**  
  â†’ [**Edusemi-v4x(en)**](/Edusemi-v4x/en/)  
  *Physics-, process-, and device-oriented design logic*

- â–¶ ğŸ¤– **Control & AI path**  
  â†’ [**EduController(en)**](/EduController/en/)  
  *Control architectures with explicit role separation  
  between PID, FSM, and AI-based reasoning*

---

## âœ… What you gain from this portal
- **Explainable design**: clear links from physics to control performance  
- **Reusable logic**: architectures, not ad-hoc techniques  
- **Correct placement of AI** in engineering systems

---

## ğŸ“Œ Notes
This portal is intended as:
- a technical knowledge archive,
- a design explanation resource,
- and a cross-domain reference for engineers.

All materials are written with **practical engineering explanation,  
design review, and technical education** in mind.
