
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.10

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.62 source latency gpio_in_prev[6]$_DFF_PN0_/CLK ^
  -0.63 target latency int_status_reg[6]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: gpio_in_sync1[24]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.31    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net227 (net)
                  0.31    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   128    1.52    0.59    0.43    1.67 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.59    0.00    1.67 ^ gpio_in_sync1[24]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.67   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.61    0.58    0.42    0.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.58    0.00    0.42 ^ clkbuf_4_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    10    0.09    0.09    0.21    0.63 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.63 ^ gpio_in_sync1[24]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.63   clock reconvergence pessimism
                          0.32    0.95   library removal time
                                  0.95   data required time
-----------------------------------------------------------------------------
                                  0.95   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  0.72   slack (MET)


Startpoint: int_clear[31] (input port clocked by core_clock)
Endpoint: int_status_reg[31]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ int_clear[31] (in)
                                         int_clear[31] (net)
                  0.00    0.00    0.20 ^ input57/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.11    0.57    0.77 ^ input57/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net58 (net)
                  0.11    0.00    0.77 ^ _368_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.05    0.05    0.82 v _368_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _024_ (net)
                  0.05    0.00    0.82 v int_status_reg[31]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.61    0.58    0.42    0.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.58    0.00    0.42 ^ clkbuf_4_8_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    10    0.08    0.09    0.21    0.63 ^ clkbuf_4_8_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_8_0_clk (net)
                  0.09    0.00    0.63 ^ int_status_reg[31]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.63   clock reconvergence pessimism
                          0.06    0.68   library hold time
                                  0.68   data required time
-----------------------------------------------------------------------------
                                  0.68   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: gpio_in_prev[3]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.31    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net227 (net)
                  0.31    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   128    1.52    0.59    0.43    1.67 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.59    0.00    1.67 ^ gpio_in_prev[3]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.67   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.61    0.58    0.42   10.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.58    0.00   10.42 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     6    0.07    0.09    0.21   10.62 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00   10.62 ^ gpio_in_prev[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.62   clock reconvergence pessimism
                         -0.04   10.58   library recovery time
                                 10.58   data required time
-----------------------------------------------------------------------------
                                 10.58   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  8.91   slack (MET)


Startpoint: int_status_reg[29]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: int_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.61    0.58    0.42    0.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.58    0.00    0.42 ^ clkbuf_4_13_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     9    0.08    0.09    0.21    0.63 ^ clkbuf_4_13_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.63 ^ int_status_reg[29]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.09    0.40    1.03 v int_status_reg[29]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net216 (net)
                  0.09    0.00    1.03 v _417_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.14    0.37    1.40 v _417_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _205_ (net)
                  0.14    0.00    1.40 v _418_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.16    0.39    1.79 v _418_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _206_ (net)
                  0.16    0.00    1.79 v _424_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.20    2.00 v _424_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         net194 (net)
                  0.07    0.00    2.00 v output193/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.70    2.70 v output193/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         int_out (net)
                  0.16    0.00    2.70 v int_out (out)
                                  2.70   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.70   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: gpio_in_prev[3]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.31    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net227 (net)
                  0.31    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   128    1.52    0.59    0.43    1.67 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.59    0.00    1.67 ^ gpio_in_prev[3]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.67   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.61    0.58    0.42   10.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.58    0.00   10.42 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     6    0.07    0.09    0.21   10.62 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00   10.62 ^ gpio_in_prev[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.62   clock reconvergence pessimism
                         -0.04   10.58   library recovery time
                                 10.58   data required time
-----------------------------------------------------------------------------
                                 10.58   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  8.91   slack (MET)


Startpoint: int_status_reg[29]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: int_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.61    0.58    0.42    0.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.58    0.00    0.42 ^ clkbuf_4_13_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     9    0.08    0.09    0.21    0.63 ^ clkbuf_4_13_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.63 ^ int_status_reg[29]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.09    0.40    1.03 v int_status_reg[29]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net216 (net)
                  0.09    0.00    1.03 v _417_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.14    0.37    1.40 v _417_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _205_ (net)
                  0.14    0.00    1.40 v _418_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.16    0.39    1.79 v _418_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _206_ (net)
                  0.16    0.00    1.79 v _424_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.20    2.00 v _424_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         net194 (net)
                  0.07    0.00    2.00 v output193/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.70    2.70 v output193/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         int_out (net)
                  0.16    0.00    2.70 v int_out (out)
                                  2.70   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.70   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.2141623497009277

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7908

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2756965160369873

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9445

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: gpio_in_sync2[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: int_status_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.42    0.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21    0.63 ^ clkbuf_4_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.00    0.63 ^ gpio_in_sync2[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.49    1.11 ^ gpio_in_sync2[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.29    1.41 v _214_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.17    1.57 v _215_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.14    1.72 ^ _216_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.08    1.80 v _217_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.00    1.80 v int_status_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.80   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.42   10.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21   10.63 ^ clkbuf_4_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.00   10.63 ^ int_status_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.63   clock reconvergence pessimism
  -0.12   10.50   library setup time
          10.50   data required time
---------------------------------------------------------
          10.50   data required time
          -1.80   data arrival time
---------------------------------------------------------
           8.71   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: gpio_in_sync1[26]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gpio_in_sync2[26]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.42    0.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21    0.63 ^ clkbuf_4_13_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.00    0.63 ^ gpio_in_sync1[26]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.36    0.99 v gpio_in_sync1[26]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.99 v gpio_in_sync2[26]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.99   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.42    0.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21    0.63 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.00    0.63 ^ gpio_in_sync2[26]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.63   clock reconvergence pessimism
   0.06    0.68   library hold time
           0.68   data required time
---------------------------------------------------------
           0.68   data required time
          -0.99   data arrival time
---------------------------------------------------------
           0.31   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.6236

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.6280

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.7000

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.1000

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
262.962963

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.46e-02   4.44e-04   7.62e-08   1.51e-02  35.4%
Combinational          5.26e-03   1.42e-03   1.07e-07   6.67e-03  15.7%
Clock                  1.50e-02   5.79e-03   2.35e-08   2.08e-02  48.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.49e-02   7.65e-03   2.07e-07   4.25e-02 100.0%
                          82.0%      18.0%       0.0%
