L 300 600 700 600 3
L 300 0 700 0 3
L 300 0 300 600 3
A 700 300 300 -90 180 3
V 1050 300 50 6
P 1100 300 1300 300 1
{
T 1000 300 5 8 0 0 0 0
pin1=OUT
}
P 300 100 0 100 1
{
T 300 100 5 8 0 0 0 0
pin2=IN0
}
P 300 300 0 300 1
{
T 300 300 5 8 0 0 0 0
pin3=IN1
}
P 300 500 0 500 1
{
T 300 500 5 8 0 0 0 0
pin4=IN2
}
T 400 -100 5 10 1 1 0 2
uref=U?
T 400 100 5 8 0 0 0 0
device=nand
T 400 200 5 8 0 0 0 0
VERILOG_PORTS=POSITIONAL