<stg><name>operator/.2</name>


<trans_list>

<trans id="186" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="26" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="28" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="30" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:0 %p_read_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read58

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:1 %p_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read47

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:2 %p_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
.critedge:6 %agg_result_1_0_06_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_1_0_06_loc"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
.critedge:7 %agg_result_1_1_012_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_1_1_012_loc"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
.critedge:8 %agg_result_1_2_018_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_1_2_018_loc"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
.critedge:9 %agg_result_1_0_09_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_1_0_09_loc"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
.critedge:10 %agg_result_1_1_015_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_1_1_015_loc"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
.critedge:11 %agg_result_1_2_021_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_1_2_021_loc"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
.critedge:12 %idx_tmp_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_loc"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
.critedge:13 %den_norm_17_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="den_norm_17_loc"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
.critedge:14 %den_norm_28_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="den_norm_28_loc"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
.critedge:15 %den_norm_2_019_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="den_norm_2_019_loc"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
.critedge:16 %den_norm_1_020_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="den_norm_1_020_loc"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
.critedge:17 %call_ln0 = call void @operator/.2_Pipeline_VITIS_LOOP_215_1, i32 %p_read_6, i32 %p_read_5, i32 %p_read_7, i32 %den_norm_1_020_loc, i32 %den_norm_2_019_loc, i32 %den_norm_28_loc, i32 %den_norm_17_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
.critedge:17 %call_ln0 = call void @operator/.2_Pipeline_VITIS_LOOP_215_1, i32 %p_read_6, i32 %p_read_5, i32 %p_read_7, i32 %den_norm_1_020_loc, i32 %den_norm_2_019_loc, i32 %den_norm_28_loc, i32 %den_norm_17_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:3 %p_read_8 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:4 %p_read48 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4

]]></Node>
<StgValue><ssdm name="p_read48"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:5 %p_read_9 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge:18 %den_norm_1_020_loc_load = load i32 %den_norm_1_020_loc

]]></Node>
<StgValue><ssdm name="den_norm_1_020_loc_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge:19 %den_norm_2_019_loc_load = load i32 %den_norm_2_019_loc

]]></Node>
<StgValue><ssdm name="den_norm_2_019_loc_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
.critedge:22 %call_ret1 = call i96 @_mul.161, i32 0, i32 %den_norm_1_020_loc_load, i32 %den_norm_2_019_loc_load, i32 %p_read_9, i32 %p_read48, i32 %p_read_8, i32 <undef>, i32 <undef>, i32 <undef>

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
.critedge:22 %call_ret1 = call i96 @_mul.161, i32 0, i32 %den_norm_1_020_loc_load, i32 %den_norm_2_019_loc_load, i32 %p_read_9, i32 %p_read48, i32 %p_read_8, i32 <undef>, i32 <undef>, i32 <undef>

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="96">
<![CDATA[
.critedge:23 %eps_0 = extractvalue i96 %call_ret1

]]></Node>
<StgValue><ssdm name="eps_0"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="96">
<![CDATA[
.critedge:24 %eps_1 = extractvalue i96 %call_ret1

]]></Node>
<StgValue><ssdm name="eps_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="96">
<![CDATA[
.critedge:25 %eps_2 = extractvalue i96 %call_ret1

]]></Node>
<StgValue><ssdm name="eps_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:26 %tmp = fadd i32 %eps_0, i32 %p_read_9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:27 %tmp_24 = fadd i32 %eps_1, i32 %p_read48

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:28 %tmp_25 = fadd i32 %eps_2, i32 %p_read_8

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:26 %tmp = fadd i32 %eps_0, i32 %p_read_9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:27 %tmp_24 = fadd i32 %eps_1, i32 %p_read48

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:28 %tmp_25 = fadd i32 %eps_2, i32 %p_read_8

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="65" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:26 %tmp = fadd i32 %eps_0, i32 %p_read_9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:27 %tmp_24 = fadd i32 %eps_1, i32 %p_read48

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:28 %tmp_25 = fadd i32 %eps_2, i32 %p_read_8

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge:20 %den_norm_28_loc_load = load i32 %den_norm_28_loc

]]></Node>
<StgValue><ssdm name="den_norm_28_loc_load"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge:21 %den_norm_17_loc_load = load i32 %den_norm_17_loc

]]></Node>
<StgValue><ssdm name="den_norm_17_loc_load"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:26 %tmp = fadd i32 %eps_0, i32 %p_read_9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:27 %tmp_24 = fadd i32 %eps_1, i32 %p_read48

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:28 %tmp_25 = fadd i32 %eps_2, i32 %p_read_8

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
.critedge:29 %call_ret2 = call i96 @_mul.161, i32 %eps_0, i32 %eps_1, i32 %eps_2, i32 0, i32 %den_norm_17_loc_load, i32 %den_norm_28_loc_load, i32 <undef>, i32 <undef>, i32 <undef>

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="74" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
.critedge:29 %call_ret2 = call i96 @_mul.161, i32 %eps_0, i32 %eps_1, i32 %eps_2, i32 0, i32 %den_norm_17_loc_load, i32 %den_norm_28_loc_load, i32 <undef>, i32 <undef>, i32 <undef>

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="96">
<![CDATA[
.critedge:30 %eps_tmp_0 = extractvalue i96 %call_ret2

]]></Node>
<StgValue><ssdm name="eps_tmp_0"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="96">
<![CDATA[
.critedge:31 %eps_tmp_1 = extractvalue i96 %call_ret2

]]></Node>
<StgValue><ssdm name="eps_tmp_1"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="96">
<![CDATA[
.critedge:32 %eps_tmp_2 = extractvalue i96 %call_ret2

]]></Node>
<StgValue><ssdm name="eps_tmp_2"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:33 %tmp_26 = fadd i32 %tmp, i32 %eps_tmp_0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:34 %tmp_27 = fadd i32 %tmp_24, i32 %eps_tmp_1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:35 %tmp_28 = fadd i32 %tmp_25, i32 %eps_tmp_2

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
.critedge:36 %call_ret = call i96 @_mul.161, i32 %eps_tmp_0, i32 %eps_tmp_1, i32 %eps_tmp_2, i32 0, i32 %den_norm_17_loc_load, i32 %den_norm_28_loc_load, i32 %eps_0, i32 %eps_1, i32 %eps_2

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="82" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:33 %tmp_26 = fadd i32 %tmp, i32 %eps_tmp_0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:34 %tmp_27 = fadd i32 %tmp_24, i32 %eps_tmp_1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:35 %tmp_28 = fadd i32 %tmp_25, i32 %eps_tmp_2

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
.critedge:36 %call_ret = call i96 @_mul.161, i32 %eps_tmp_0, i32 %eps_tmp_1, i32 %eps_tmp_2, i32 0, i32 %den_norm_17_loc_load, i32 %den_norm_28_loc_load, i32 %eps_0, i32 %eps_1, i32 %eps_2

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="96">
<![CDATA[
.critedge:37 %eps_0_1 = extractvalue i96 %call_ret

]]></Node>
<StgValue><ssdm name="eps_0_1"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="96">
<![CDATA[
.critedge:38 %eps_1_1 = extractvalue i96 %call_ret

]]></Node>
<StgValue><ssdm name="eps_1_1"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="96">
<![CDATA[
.critedge:39 %eps_2_1 = extractvalue i96 %call_ret

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="89" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:33 %tmp_26 = fadd i32 %tmp, i32 %eps_tmp_0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:34 %tmp_27 = fadd i32 %tmp_24, i32 %eps_tmp_1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:35 %tmp_28 = fadd i32 %tmp_25, i32 %eps_tmp_2

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="92" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:33 %tmp_26 = fadd i32 %tmp, i32 %eps_tmp_0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:34 %tmp_27 = fadd i32 %tmp_24, i32 %eps_tmp_1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:35 %tmp_28 = fadd i32 %tmp_25, i32 %eps_tmp_2

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="95" st_id="12" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:40 %tmp_29 = fadd i32 %tmp_26, i32 %eps_0_1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:41 %tmp_30 = fadd i32 %tmp_27, i32 %eps_1_1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:42 %tmp_31 = fadd i32 %tmp_28, i32 %eps_2_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="98" st_id="13" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:40 %tmp_29 = fadd i32 %tmp_26, i32 %eps_0_1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:41 %tmp_30 = fadd i32 %tmp_27, i32 %eps_1_1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:42 %tmp_31 = fadd i32 %tmp_28, i32 %eps_2_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="101" st_id="14" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:40 %tmp_29 = fadd i32 %tmp_26, i32 %eps_0_1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:41 %tmp_30 = fadd i32 %tmp_27, i32 %eps_1_1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:42 %tmp_31 = fadd i32 %tmp_28, i32 %eps_2_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="104" st_id="15" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:40 %tmp_29 = fadd i32 %tmp_26, i32 %eps_0_1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:41 %tmp_30 = fadd i32 %tmp_27, i32 %eps_1_1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:42 %tmp_31 = fadd i32 %tmp_28, i32 %eps_2_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="107" st_id="16" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:43 %tmp_36 = fdiv i32 %tmp_29, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:44 %tmp_37 = fdiv i32 %tmp_30, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:45 %tmp_38 = fdiv i32 %tmp_31, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="110" st_id="17" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:43 %tmp_36 = fdiv i32 %tmp_29, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:44 %tmp_37 = fdiv i32 %tmp_30, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:45 %tmp_38 = fdiv i32 %tmp_31, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="113" st_id="18" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:43 %tmp_36 = fdiv i32 %tmp_29, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="114" st_id="18" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:44 %tmp_37 = fdiv i32 %tmp_30, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="115" st_id="18" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:45 %tmp_38 = fdiv i32 %tmp_31, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="116" st_id="19" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:43 %tmp_36 = fdiv i32 %tmp_29, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="117" st_id="19" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:44 %tmp_37 = fdiv i32 %tmp_30, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="118" st_id="19" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:45 %tmp_38 = fdiv i32 %tmp_31, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="119" st_id="20" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:43 %tmp_36 = fdiv i32 %tmp_29, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="120" st_id="20" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:44 %tmp_37 = fdiv i32 %tmp_30, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="121" st_id="20" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:45 %tmp_38 = fdiv i32 %tmp_31, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="122" st_id="21" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:43 %tmp_36 = fdiv i32 %tmp_29, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="123" st_id="21" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:44 %tmp_37 = fdiv i32 %tmp_30, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="124" st_id="21" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:45 %tmp_38 = fdiv i32 %tmp_31, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="125" st_id="22" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:43 %tmp_36 = fdiv i32 %tmp_29, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="126" st_id="22" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:44 %tmp_37 = fdiv i32 %tmp_30, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="127" st_id="22" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:45 %tmp_38 = fdiv i32 %tmp_31, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="128" st_id="23" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:43 %tmp_36 = fdiv i32 %tmp_29, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="129" st_id="23" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:44 %tmp_37 = fdiv i32 %tmp_30, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="130" st_id="23" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:45 %tmp_38 = fdiv i32 %tmp_31, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="131" st_id="24" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:43 %tmp_36 = fdiv i32 %tmp_29, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="132" st_id="24" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:44 %tmp_37 = fdiv i32 %tmp_30, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="133" st_id="24" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:45 %tmp_38 = fdiv i32 %tmp_31, i32 %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="134" st_id="25" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:52 %tmp_22 = fcmp_oeq  i32 %tmp_36, i32 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="135" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
.critedge:46 %bitcast_ln77 = bitcast i32 %tmp_36

]]></Node>
<StgValue><ssdm name="bitcast_ln77"/></StgValue>
</operation>

<operation id="136" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:47 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="137" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="23" op_0_bw="32">
<![CDATA[
.critedge:48 %trunc_ln77 = trunc i32 %bitcast_ln77

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="138" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge:49 %icmp_ln77 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="139" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.critedge:50 %icmp_ln77_1 = icmp_eq  i23 %trunc_ln77, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_1"/></StgValue>
</operation>

<operation id="140" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge:51 %or_ln77 = or i1 %icmp_ln77_1, i1 %icmp_ln77

]]></Node>
<StgValue><ssdm name="or_ln77"/></StgValue>
</operation>

<operation id="141" st_id="26" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:52 %tmp_22 = fcmp_oeq  i32 %tmp_36, i32 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="142" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge:53 %and_ln77 = and i1 %or_ln77, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln77"/></StgValue>
</operation>

<operation id="143" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:54 %br_ln77 = br i1 %and_ln77, void %_ZN3Ban14to_normal_formEv.18.exit, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="144" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader:0 %call_ln255 = call void @operator/.2_Pipeline_VITIS_LOOP_84_1, i32 %tmp_36, i32 %tmp_37, i32 %tmp_38, i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="call_ln255"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="145" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader:0 %call_ln255 = call void @operator/.2_Pipeline_VITIS_LOOP_84_1, i32 %tmp_36, i32 %tmp_37, i32 %tmp_38, i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="call_ln255"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="146" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:1 %idx_tmp_loc_load = load i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_loc_load"/></StgValue>
</operation>

<operation id="147" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:2 %empty = trunc i32 %idx_tmp_loc_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="148" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3 %icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="149" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:4 %br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="150" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:0 %xor_ln92 = xor i2 %empty, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92"/></StgValue>
</operation>

<operation id="151" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph7.i:1 %call_ln255 = call void @operator/.2_Pipeline_VITIS_LOOP_92_2, i32 %tmp_38, i32 %tmp_37, i32 %tmp_36, i2 %empty, i2 %xor_ln92, i32 %agg_result_1_2_021_loc, i32 %agg_result_1_1_015_loc, i32 %agg_result_1_0_09_loc

]]></Node>
<StgValue><ssdm name="call_ln255"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="152" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph7.i:1 %call_ln255 = call void @operator/.2_Pipeline_VITIS_LOOP_92_2, i32 %tmp_38, i32 %tmp_37, i32 %tmp_36, i2 %empty, i2 %xor_ln92, i32 %agg_result_1_2_021_loc, i32 %agg_result_1_1_015_loc, i32 %agg_result_1_0_09_loc

]]></Node>
<StgValue><ssdm name="call_ln255"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="153" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i:2 %agg_result_1_2_021_loc_load = load i32 %agg_result_1_2_021_loc

]]></Node>
<StgValue><ssdm name="agg_result_1_2_021_loc_load"/></StgValue>
</operation>

<operation id="154" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i:3 %agg_result_1_1_015_loc_load = load i32 %agg_result_1_1_015_loc

]]></Node>
<StgValue><ssdm name="agg_result_1_1_015_loc_load"/></StgValue>
</operation>

<operation id="155" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i:4 %agg_result_1_0_09_loc_load = load i32 %agg_result_1_0_09_loc

]]></Node>
<StgValue><ssdm name="agg_result_1_0_09_loc_load"/></StgValue>
</operation>

<operation id="156" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:5 %sub_ln92 = sub i2 2, i2 %empty

]]></Node>
<StgValue><ssdm name="sub_ln92"/></StgValue>
</operation>

<operation id="157" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:6 %base = add i2 %sub_ln92, i2 1

]]></Node>
<StgValue><ssdm name="base"/></StgValue>
</operation>

<operation id="158" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:7 %tmp_39 = add i2 %sub_ln92, i2 3

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="159" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:8 %icmp_ln104 = icmp_eq  i2 %base, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="160" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph7.i:9 %br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZN3Ban14to_normal_formEv.18.exit

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="161" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:0 %agg_result_1_2_019 = phi i32 %tmp_38, void %.preheader.preheader, i32 %agg_result_1_2_021_loc_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_1_2_019"/></StgValue>
</operation>

<operation id="162" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:1 %agg_result_1_1_013 = phi i32 %tmp_37, void %.preheader.preheader, i32 %agg_result_1_1_015_loc_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_1_1_013"/></StgValue>
</operation>

<operation id="163" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:2 %agg_result_1_0_07 = phi i32 %tmp_36, void %.preheader.preheader, i32 %agg_result_1_0_09_loc_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_1_0_07"/></StgValue>
</operation>

<operation id="164" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i:4 %base_0_lcssa_i2527 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i2527"/></StgValue>
</operation>

<operation id="165" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i:5 %zext_ln104 = zext i2 %base_0_lcssa_i2527

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="166" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i:6 %icmp_ln104_1 = icmp_ne  i2 %base_0_lcssa_i2527, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_1"/></StgValue>
</operation>

<operation id="167" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i:7 %add_ln104 = add i3 %zext_ln104, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="168" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i:8 %select_ln104 = select i1 %icmp_ln104_1, i3 3, i3 %add_ln104

]]></Node>
<StgValue><ssdm name="select_ln104"/></StgValue>
</operation>

<operation id="169" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i:9 %call_ln255 = call void @operator/.2_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_1_2_019, i32 %agg_result_1_1_013, i32 %agg_result_1_0_07, i2 %base_0_lcssa_i2527, i3 %select_ln104, i32 %agg_result_1_2_018_loc, i32 %agg_result_1_1_012_loc, i32 %agg_result_1_0_06_loc

]]></Node>
<StgValue><ssdm name="call_ln255"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="170" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i:9 %call_ln255 = call void @operator/.2_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_1_2_019, i32 %agg_result_1_1_013, i32 %agg_result_1_0_07, i2 %base_0_lcssa_i2527, i3 %select_ln104, i32 %agg_result_1_2_018_loc, i32 %agg_result_1_1_012_loc, i32 %agg_result_1_0_06_loc

]]></Node>
<StgValue><ssdm name="call_ln255"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="171" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i:3 %empty_35 = phi i2 0, void %.preheader.preheader, i2 %tmp_39, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="172" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i:10 %agg_result_1_2_018_loc_load = load i32 %agg_result_1_2_018_loc

]]></Node>
<StgValue><ssdm name="agg_result_1_2_018_loc_load"/></StgValue>
</operation>

<operation id="173" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i:11 %agg_result_1_1_012_loc_load = load i32 %agg_result_1_1_012_loc

]]></Node>
<StgValue><ssdm name="agg_result_1_1_012_loc_load"/></StgValue>
</operation>

<operation id="174" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i:12 %agg_result_1_0_06_loc_load = load i32 %agg_result_1_0_06_loc

]]></Node>
<StgValue><ssdm name="agg_result_1_0_06_loc_load"/></StgValue>
</operation>

<operation id="175" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i:13 %br_ln0 = br void %_ZN3Ban14to_normal_formEv.18.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="176" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:0 %agg_result_1_2_0 = phi i32 %agg_result_1_2_018_loc_load, void %.lr.ph.i, i32 %tmp_38, void %.critedge, i32 %agg_result_1_2_021_loc_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_1_2_0"/></StgValue>
</operation>

<operation id="177" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:1 %agg_result_1_1_0 = phi i32 %agg_result_1_1_012_loc_load, void %.lr.ph.i, i32 %tmp_37, void %.critedge, i32 %agg_result_1_1_015_loc_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_1_1_0"/></StgValue>
</operation>

<operation id="178" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:2 %agg_result_1_0_0 = phi i32 %agg_result_1_0_06_loc_load, void %.lr.ph.i, i32 %tmp_36, void %.critedge, i32 %agg_result_1_0_09_loc_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_1_0_0"/></StgValue>
</operation>

<operation id="179" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:3 %c_p_1 = phi i2 %empty_35, void %.lr.ph.i, i2 1, void %.critedge, i2 %tmp_39, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="c_p_1"/></StgValue>
</operation>

<operation id="180" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="2">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:4 %sext_ln270 = sext i2 %c_p_1

]]></Node>
<StgValue><ssdm name="sext_ln270"/></StgValue>
</operation>

<operation id="181" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:5 %mrv = insertvalue i128 <undef>, i32 %sext_ln270

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="182" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:6 %mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0_0

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="183" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:7 %mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_1_1_0

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="184" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:8 %mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_1_2_0

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="185" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="128">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:9 %ret_ln282 = ret i128 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln282"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
