<module name="I2C3" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="I2C_REVNB_LO" acronym="I2C_REVNB_LO" offset="0x0" width="32" description="IP Revision Identifier (X.Y.R) Used by software to track features, bugs, and compatibility">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="TI internal data" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="I2C_REVNB_HI" acronym="I2C_REVNB_HI" offset="0x4" width="32" description="IP Revision Identifier (X.Y.R) Used by software to track features, bugs, and compatibility">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="TI internal data" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="I2C_SYSC" acronym="I2C_SYSC" offset="0x10" width="16" description="System Configuration register">
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY" width="2" begin="9" end="8" resetval="0x0" description="Clock Activity selection bits" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKACTIVITY_0" description="Both clocks can be cut off"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_1" description="Only OCP clock must be kept active; system clock can be cut off"/>
      <bitenum value="3" id="3" token="CLKACTIVITY_3" description="Both clocks must be kept active"/>
      <bitenum value="2" id="2" token="CLKACTIVITY_2" description="Only system clock must be kept active; OCP clock can be cut off"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reads return 0." range="" rwaccess="R"/>
    <bitfield id="IDLEMODE" width="2" begin="4" end="3" resetval="0x0" description="Idle Mode selection bits" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDLEMODE_0" description="Force Idle mode"/>
      <bitenum value="1" id="1" token="IDLEMODE_1" description="No Idle mode"/>
      <bitenum value="3" id="3" token="IDLEMODE_3" description="smartidle_wakeup"/>
      <bitenum value="2" id="2" token="IDLEMODE_2" description="Smart Idle mode"/>
    </bitfield>
    <bitfield id="ENAWAKEUP" width="1" begin="2" end="2" resetval="0" description="Enable Wakeup control bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENAWAKEUP_0" description="Wakeup mechanism is disabled"/>
      <bitenum value="1" id="1" token="ENAWAKEUP_1" description="Wakeup mechanism is enabled"/>
    </bitfield>
    <bitfield id="SRST" width="1" begin="1" end="1" resetval="0" description="SoftReset bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRST_0" description="Normal mode"/>
      <bitenum value="1" id="1" token="SRST_1" description="The module is reset"/>
    </bitfield>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="1" description="Autoidle bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AUTOIDLE_0" description="Auto Idle mechanism is disabled"/>
      <bitenum value="1" id="1" token="AUTOIDLE_1" description="Auto Idle mechanism is enabled"/>
    </bitfield>
  </register>
  <register id="I2C_IRQSTATUS_RAW" acronym="I2C_IRQSTATUS_RAW" offset="0x24" width="16" description="Per-event raw interrupt status vector">
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="XDR" width="1" begin="14" end="14" resetval="0" description="Transmit draining IRQ status." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XDR_0" description="Transmit draining inactive."/>
      <bitenum value="1" id="1" token="XDR_1" description="Transmit draining enabled."/>
    </bitfield>
    <bitfield id="RDR" width="1" begin="13" end="13" resetval="0" description="Receive draining IRQ status." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RDR_0" description="Receive draining inactive."/>
      <bitenum value="1" id="1" token="RDR_1" description="Receive draining enabled."/>
    </bitfield>
    <bitfield id="BB" width="1" begin="12" end="12" resetval="0" description="Bus busy status.Writing into this bit has no effect." range="" rwaccess="R">
      <bitenum value="1" id="1" token="BB_1_r" description="Bus is occupied."/>
      <bitenum value="0" id="0" token="BB_0_r" description="Bus is free."/>
    </bitfield>
    <bitfield id="ROVR" width="1" begin="11" end="11" resetval="0" description="Receive overrun status.Writing into this bit has no effect." range="" rwaccess="RW">
      <bitenum value="1" id="1" token="ROVR_1_r" description="Receiver overrun."/>
      <bitenum value="0" id="0" token="ROVR_0_r" description="Normal operation."/>
    </bitfield>
    <bitfield id="XUDF" width="1" begin="10" end="10" resetval="0" description="Transmit underflow status.Writing into this bit has no effect." range="" rwaccess="RW">
      <bitenum value="1" id="1" token="XUDF_1_r" description="Transmit underflow."/>
      <bitenum value="0" id="0" token="XUDF_0_r" description="Normal operation."/>
    </bitfield>
    <bitfield id="AAS" width="1" begin="9" end="9" resetval="0" description="Address recognized as slave IRQ status." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AAS_0" description="No action."/>
      <bitenum value="1" id="1" token="AAS_1" description="Address recognized."/>
    </bitfield>
    <bitfield id="BF" width="1" begin="8" end="8" resetval="0" description="Bus Free IRQ status." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BF_0" description="No action."/>
      <bitenum value="1" id="1" token="BF_1" description="Bus Free."/>
    </bitfield>
    <bitfield id="AERR" width="1" begin="7" end="7" resetval="0" description="Access Error IRQ status." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AERR_0" description="No action."/>
      <bitenum value="1" id="1" token="AERR_1" description="Access Error."/>
    </bitfield>
    <bitfield id="STC" width="1" begin="6" end="6" resetval="0" description="Start Condition IRQ status." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="STC_0" description="No action."/>
      <bitenum value="1" id="1" token="STC_1" description="Start Condition detected."/>
    </bitfield>
    <bitfield id="GC" width="1" begin="5" end="5" resetval="0" description="General call IRQ status. Set to 1 by core when General call address detected and interrupt signaled to MPUSS." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="GC_0" description="No general call detected."/>
      <bitenum value="1" id="1" token="GC_1" description="General call address detected."/>
    </bitfield>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0" description="Transmit data ready IRQ status. Set to 1 by core when transmitter and when new data is requested. When set to 1 by core, an interrupt is signaled to MPUSS." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XRDY_0" description="Transmision ongoing."/>
      <bitenum value="1" id="1" token="XRDY_1" description="Transmit data ready."/>
    </bitfield>
    <bitfield id="RRDY" width="1" begin="3" end="3" resetval="0" description="Receive data ready IRQ status. Set to 1 by core when receiver mode, a new data is able to be read. When set to 1 by core, an interrupt is signaled to MPUSS." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RRDY_0" description="No data available."/>
      <bitenum value="1" id="1" token="RRDY_1" description="Receive data available."/>
    </bitfield>
    <bitfield id="ARDY" width="1" begin="2" end="2" resetval="0" description="Register access ready IRQ status. When set to 1 it indicates that previous access has been performed and registers are ready to be accessed again. An interrupt is signaled to MPUSS." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ARDY_0" description="Module busy."/>
      <bitenum value="1" id="1" token="ARDY_1" description="Access ready."/>
    </bitfield>
    <bitfield id="NACK" width="1" begin="1" end="1" resetval="0" description="No acknowledgement IRQ status. Bit is set when No Acknowledge has been received, an interrupt is signaled to MPUSS." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NACK_0" description="Normal operation."/>
      <bitenum value="1" id="1" token="NACK_1" description="Not Acknowledge detected."/>
    </bitfield>
    <bitfield id="AL" width="1" begin="0" end="0" resetval="0" description="Arbitration lost IRQ status. This bit is automatically set by the hardware when it loses the Arbitration in master transmit mode, an interrupt is signaled to MPUSS. During reads, it always returns 0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AL_0" description="Normal operation."/>
      <bitenum value="1" id="1" token="AL_1" description="Arbitration lost detected."/>
    </bitfield>
  </register>
  <register id="I2C_IRQSTATUS" acronym="I2C_IRQSTATUS" offset="0x28" width="16" description="Per-event enabled interrupt status vector">
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="XDR" width="1" begin="14" end="14" resetval="0" description="Transmit draining IRQ enabled status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="XDR_0" description="Transmit draining inactive."/>
      <bitenum value="1" id="1" token="XDR_1" description="Transmit draining enabled."/>
    </bitfield>
    <bitfield id="RDR" width="1" begin="13" end="13" resetval="0" description="Receive draining IRQ enabled status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="RDR_0" description="Receive draining inactive."/>
      <bitenum value="1" id="1" token="RDR_1" description="Receive draining enabled."/>
    </bitfield>
    <bitfield id="BB" width="1" begin="12" end="12" resetval="0" description="Bus busy enabled status.Writing into this bit has no effect." range="" rwaccess="R">
      <bitenum value="1" id="1" token="BB_1_r" description="Bus is occupied."/>
      <bitenum value="0" id="0" token="BB_0_r" description="Bus is free."/>
    </bitfield>
    <bitfield id="ROVR" width="1" begin="11" end="11" resetval="0" description="Receive overrun enabled status.Writing into this bit has no effect." range="" rwaccess="RW W1toClr">
      <bitenum value="1" id="1" token="ROVR_1_r" description="Receiver overrun."/>
      <bitenum value="0" id="0" token="ROVR_0_r" description="Normal operation."/>
    </bitfield>
    <bitfield id="XUDF" width="1" begin="10" end="10" resetval="0" description="Transmit underflow enabled status.Writing into this bit has no effect." range="" rwaccess="RW W1toClr">
      <bitenum value="1" id="1" token="XUDF_1_r" description="Transmit underflow."/>
      <bitenum value="0" id="0" token="XUDF_0_r" description="Normal operation."/>
    </bitfield>
    <bitfield id="AAS" width="1" begin="9" end="9" resetval="0" description="Address recognized as slave IRQ enabled status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="AAS_0" description="No action."/>
      <bitenum value="1" id="1" token="AAS_1" description="Address recognized."/>
    </bitfield>
    <bitfield id="BF" width="1" begin="8" end="8" resetval="0" description="Bus Free IRQ enabled status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="BF_0" description="No action."/>
      <bitenum value="1" id="1" token="BF_1" description="Bus Free."/>
    </bitfield>
    <bitfield id="AERR" width="1" begin="7" end="7" resetval="0" description="Access Error IRQ enabled status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="AERR_0" description="No action."/>
      <bitenum value="1" id="1" token="AERR_1" description="Access Error."/>
    </bitfield>
    <bitfield id="STC" width="1" begin="6" end="6" resetval="0" description="Start Condition IRQ enabled status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STC_0" description="No action."/>
      <bitenum value="1" id="1" token="STC_1" description="Start Condition detected."/>
    </bitfield>
    <bitfield id="GC" width="1" begin="5" end="5" resetval="0" description="General call IRQ enabled status. Set to 1 by core when General call address detected and interrupt signaled to MPUSS. Write 1 to clear." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="GC_0" description="No general call detected."/>
      <bitenum value="1" id="1" token="GC_1" description="General call address detected."/>
    </bitfield>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0" description="Transmit data ready IRQ enabled status. Set to 1 by core when transmitter and when new data is requested. When set to 1 by core, an interrupt is signaled to MPUSS. Write 1 to clear." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="XRDY_0" description="Transmision ongoing."/>
      <bitenum value="1" id="1" token="XRDY_1" description="Transmit data ready."/>
    </bitfield>
    <bitfield id="RRDY" width="1" begin="3" end="3" resetval="0" description="Receive data ready IRQ enabled status. Set to 1 by core when receiver mode, a new data is able to be read. When set to 1 by core, an interrupt is signaled to MPUSS. Write 1 to clear." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="RRDY_0" description="No data available."/>
      <bitenum value="1" id="1" token="RRDY_1" description="Receive data available."/>
    </bitfield>
    <bitfield id="ARDY" width="1" begin="2" end="2" resetval="0" description="Register access ready IRQ enabled status. When set to 1 it indicates that previous access has been performed and registers are ready to be accessed again. An interrupt is signaled to MPUSS. Write 1 to clear." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ARDY_0" description="Module busy."/>
      <bitenum value="1" id="1" token="ARDY_1" description="Access ready."/>
    </bitfield>
    <bitfield id="NACK" width="1" begin="1" end="1" resetval="0" description="No acknowledgement IRQ enabled status. Bit is set when No Acknowledge has been received, an interrupt is signaled to MPUSS. Write 1 to clear this bit." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="NACK_0" description="Normal operation."/>
      <bitenum value="1" id="1" token="NACK_1" description="Not Acknowledge detected."/>
    </bitfield>
    <bitfield id="AL" width="1" begin="0" end="0" resetval="0" description="Arbitration lost IRQ enabled status. This bit is automatically set by the hardware when it loses the Arbitration in master transmit mode, an interrupt is signaled to MPUSS. During reads, it always returns 0." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="AL_0" description="Normal operation."/>
      <bitenum value="1" id="1" token="AL_1" description="Arbitration lost detected."/>
    </bitfield>
  </register>
  <register id="I2C_IRQENABLE_SET" acronym="I2C_IRQENABLE_SET" offset="0x2C" width="16" description="Per-event interrupt enable bit vector.">
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="XDR_IE" width="1" begin="14" end="14" resetval="0" description="Transmit Draining interrupt enable set. Mask or unmask the interrupt signaled by bit inI2C_STAT[XDR]." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XDR_IE_0" description="Transmit Draining interrupt disabled"/>
      <bitenum value="1" id="1" token="XDR_IE_1" description="Transmit Draining interrupt enabled"/>
    </bitfield>
    <bitfield id="RDR_IE" width="1" begin="13" end="13" resetval="0" description="Receive Draining interrupt enable set. Mask or unmask the interrupt signaled by bit inI2C_STAT[RDR]." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RDR_IE_0" description="Receive Draining interrupt disabled"/>
      <bitenum value="1" id="1" token="RDR_IE_1" description="Receive Draining interrupt enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0" description="reserved" range="" rwaccess="R"/>
    <bitfield id="ROVR" width="1" begin="11" end="11" resetval="0" description="Receive overrun enable set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ROVR_0" description="Receive overrun interrupt disabled"/>
      <bitenum value="1" id="1" token="ROVR_1" description="Receive Draining interrupt enabled"/>
    </bitfield>
    <bitfield id="XUDF" width="1" begin="10" end="10" resetval="0" description="Transmit underflow enable set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XUDF_0" description="Transmit underflow interrupt disabled"/>
      <bitenum value="1" id="1" token="XUDF_1" description="Transmit underflow interrupt enabled"/>
    </bitfield>
    <bitfield id="ASS_IE" width="1" begin="9" end="9" resetval="0" description="Addressed as Slave interrupt enable set. Mask or unmask the interrupt signaled by bit inI2C_STAT[AAS]." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ASS_IE_0" description="Addressed as Slave interrupt disabled"/>
      <bitenum value="1" id="1" token="ASS_IE_1" description="Addressed as Slave interrupt enabled"/>
    </bitfield>
    <bitfield id="BF_IE" width="1" begin="8" end="8" resetval="0" description="Bus Free interrupt enable set. Mask or unmask the interrupt signaled by bit inI2C_STAT[BF]." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BF_IE_0" description="Bus Free interrupt disabled"/>
      <bitenum value="1" id="1" token="BF_IE_1" description="Bus Free interrupt enabled"/>
    </bitfield>
    <bitfield id="AERR_IE" width="1" begin="7" end="7" resetval="0" description="Access Error interrupt enable set. Mask or unmask the interrupt signaled by bit inI2C_STAT[AERR]." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AERR_IE_0" description="Access Error interrupt disabled"/>
      <bitenum value="1" id="1" token="AERR_IE_1" description="Access Error interrupt enabled"/>
    </bitfield>
    <bitfield id="STC_IE" width="1" begin="6" end="6" resetval="0" description="Start Condition interrupt enable set. Mask or unmask the interrupt signaled by bit inI2C_STAT[STC]." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="STC_IE_0" description="Start Condition interrupt disabled"/>
      <bitenum value="1" id="1" token="STC_IE_1" description="Start Condition interrupt enabled"/>
    </bitfield>
    <bitfield id="GC_IE" width="1" begin="5" end="5" resetval="0" description="General call Interrupt enable set. Mask or unmask the interrupt signaled by bit inI2C_STAT[GC]" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="GC_IE_0" description="General call interrupt disabled"/>
      <bitenum value="1" id="1" token="GC_IE_1" description="General call interrupt enabled"/>
    </bitfield>
    <bitfield id="XRDY_IE" width="1" begin="4" end="4" resetval="0" description="Transmit data ready interrupt enable set. Mask or unmask the interrupt signaled by bit inI2C_STAT[XRDY]" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XRDY_IE_0" description="Transmit data ready interrupt disabled"/>
      <bitenum value="1" id="1" token="XRDY_IE_1" description="Transmit data ready interrupt enabled"/>
    </bitfield>
    <bitfield id="RRDY_IE" width="1" begin="3" end="3" resetval="0" description="Receive data ready interrupt enable set. Mask or unmask the interrupt signaled by bit inI2C_STAT[RRDY]" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RRDY_IE_0" description="Receive data ready interrupt disabled"/>
      <bitenum value="1" id="1" token="RRDY_IE_1" description="Receive data ready interrupt enabled"/>
    </bitfield>
    <bitfield id="ARDY_IE" width="1" begin="2" end="2" resetval="0" description="Register access ready interrupt enable set. Mask or unmask the interrupt signaled by bit inI2C_STAT[ARDY]" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ARDY_IE_0" description="Register access ready interrupt disabled"/>
      <bitenum value="1" id="1" token="ARDY_IE_1" description="Register access ready interrupt enabled"/>
    </bitfield>
    <bitfield id="NACK_IE" width="1" begin="1" end="1" resetval="0" description="No acknowledgement interrupt enable set. Mask or unmask the interrupt signaled by bit inI2C_STAT[NACK]" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NACK_IE_0" description="Not Acknowledge interrupt disabled"/>
      <bitenum value="1" id="1" token="NACK_IE_1" description="Not Acknowledge interrupt enabled"/>
    </bitfield>
    <bitfield id="AL_IE" width="1" begin="0" end="0" resetval="0" description="Arbitration lost interrupt enable set. Mask or unmask the interrupt signaled by bit inI2C_STAT[AL]" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AL_IE_0" description="Arbitration lost interrupt disabled"/>
      <bitenum value="1" id="1" token="AL_IE_1" description="Arbitration lost interrupt enabled"/>
    </bitfield>
  </register>
  <register id="I2C_IRQENABLE_CLR" acronym="I2C_IRQENABLE_CLR" offset="0x30" width="16" description="Per-event interrupt clear bit vector.">
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="XDR_IE" width="1" begin="14" end="14" resetval="0" description="Transmit Draining interrupt enable clear. Mask or unmask the interrupt signaled by bit inI2C_STAT[XDR]." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XDR_IE_0" description="Transmit Draining interrupt disabled"/>
      <bitenum value="1" id="1" token="XDR_IE_1" description="Transmit Draining interrupt enabled"/>
    </bitfield>
    <bitfield id="RDR_IE" width="1" begin="13" end="13" resetval="0" description="Receive Draining interrupt enable clear. Mask or unmask the interrupt signaled by bit inI2C_STAT[RDR]." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RDR_IE_0" description="Receive Draining interrupt disabled"/>
      <bitenum value="1" id="1" token="RDR_IE_1" description="Receive Draining interrupt enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0" description="reserved" range="" rwaccess="R"/>
    <bitfield id="ROVR" width="1" begin="11" end="11" resetval="0" description="Receive overrun enable clear." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ROVR_0" description="Receive overrun interrupt disabled"/>
      <bitenum value="1" id="1" token="ROVR_1" description="Receive Draining interrupt enabled"/>
    </bitfield>
    <bitfield id="XUDF" width="1" begin="10" end="10" resetval="0" description="Transmit underflow enable clear." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XUDF_0" description="Transmit underflow interrupt disabled"/>
      <bitenum value="1" id="1" token="XUDF_1" description="Transmit underflow interrupt enabled"/>
    </bitfield>
    <bitfield id="ASS_IE" width="1" begin="9" end="9" resetval="0" description="Addressed as Slave interrupt enable clear. Mask or unmask the interrupt signaled by bit inI2C_STAT[AAS]." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ASS_IE_0" description="Addressed as Slave interrupt disabled"/>
      <bitenum value="1" id="1" token="ASS_IE_1" description="Addressed as Slave interrupt enabled"/>
    </bitfield>
    <bitfield id="BF_IE" width="1" begin="8" end="8" resetval="0" description="Bus Free interrupt enable clear. Mask or unmask the interrupt signaled by bit inI2C_STAT[BF]." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BF_IE_0" description="Bus Free interrupt disabled"/>
      <bitenum value="1" id="1" token="BF_IE_1" description="Bus Free interrupt enabled"/>
    </bitfield>
    <bitfield id="AERR_IE" width="1" begin="7" end="7" resetval="0" description="Access Error interrupt enable clear. Mask or unmask the interrupt signaled by bit inI2C_STAT[AERR]." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AERR_IE_0" description="Access Error interrupt disabled"/>
      <bitenum value="1" id="1" token="AERR_IE_1" description="Access Error interrupt enabled"/>
    </bitfield>
    <bitfield id="STC_IE" width="1" begin="6" end="6" resetval="0" description="Start Condition interrupt enable clear. Mask or unmask the interrupt signaled by bit inI2C_STAT[STC]." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="STC_IE_0" description="Start Condition interrupt disabled"/>
      <bitenum value="1" id="1" token="STC_IE_1" description="Start Condition interrupt enabled"/>
    </bitfield>
    <bitfield id="GC_IE" width="1" begin="5" end="5" resetval="0" description="General call Interrupt enable clear. Mask or unmask the interrupt signaled by bit inI2C_STAT[GC]" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="GC_IE_0" description="General call interrupt disabled"/>
      <bitenum value="1" id="1" token="GC_IE_1" description="General call interrupt enabled"/>
    </bitfield>
    <bitfield id="XRDY_IE" width="1" begin="4" end="4" resetval="0" description="Transmit data ready interrupt enable clear. Mask or unmask the interrupt signaled by bit inI2C_STAT[XRDY]" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XRDY_IE_0" description="Transmit data ready interrupt disabled"/>
      <bitenum value="1" id="1" token="XRDY_IE_1" description="Transmit data ready interrupt enabled"/>
    </bitfield>
    <bitfield id="RRDY_IE" width="1" begin="3" end="3" resetval="0" description="Receive data ready interrupt enable clear. Mask or unmask the interrupt signaled by bit inI2C_STAT[RRDY]" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RRDY_IE_0" description="Receive data ready interrupt disabled"/>
      <bitenum value="1" id="1" token="RRDY_IE_1" description="Receive data ready interrupt enabled"/>
    </bitfield>
    <bitfield id="ARDY_IE" width="1" begin="2" end="2" resetval="0" description="Register access ready interrupt enable clear. Mask or unmask the interrupt signaled by bit inI2C_STAT[ARDY]" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ARDY_IE_0" description="Register access ready interrupt disabled"/>
      <bitenum value="1" id="1" token="ARDY_IE_1" description="Register access ready interrupt enabled"/>
    </bitfield>
    <bitfield id="NACK_IE" width="1" begin="1" end="1" resetval="0" description="No acknowledgement interrupt enable clear. Mask or unmask the interrupt signaled by bit inI2C_STAT[NACK]" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NACK_IE_0" description="Not Acknowledge interrupt disabled"/>
      <bitenum value="1" id="1" token="NACK_IE_1" description="Not Acknowledge interrupt enabled"/>
    </bitfield>
    <bitfield id="AL_IE" width="1" begin="0" end="0" resetval="0" description="Arbitration lost interrupt enable clear. Mask or unmask the interrupt signaled by bit inI2C_STAT[AL]" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AL_IE_0" description="Arbitration lost interrupt disabled"/>
      <bitenum value="1" id="1" token="AL_IE_1" description="Arbitration lost interrupt enabled"/>
    </bitfield>
  </register>
  <register id="I2C_WE" acronym="I2C_WE" offset="0x34" width="16" description="I2C wakeup enable vector.">
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="XDR" width="1" begin="14" end="14" resetval="0" description="Transmit Draining wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XDR_0" description="Transmit draining wakeup disabled"/>
      <bitenum value="1" id="1" token="XDR_1" description="Transmit draining wakeup enabled"/>
    </bitfield>
    <bitfield id="RDR" width="1" begin="13" end="13" resetval="0" description="Receive Draining wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RDR_0" description="Receive draining wakeup disabled"/>
      <bitenum value="1" id="1" token="RDR_1" description="Receive draining wakeup enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ROVR" width="1" begin="11" end="11" resetval="0" description="Receive overrun wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ROVR_0" description="Receive overrun wakeup disabled"/>
      <bitenum value="1" id="1" token="ROVR_1" description="Receive overrun wakeup enabled"/>
    </bitfield>
    <bitfield id="XUDF" width="1" begin="10" end="10" resetval="0" description="Transmit underflow wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XUDF_0" description="Transmit underflow wakeup disabled"/>
      <bitenum value="1" id="1" token="XUDF_1" description="Transmit underflow wakeup enabled"/>
    </bitfield>
    <bitfield id="AAS" width="1" begin="9" end="9" resetval="0" description="Address as slave IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AAS_0" description="Addressed as slave wakeup disabled"/>
      <bitenum value="1" id="1" token="AAS_1" description="Addressed as slave wakeup enabled"/>
    </bitfield>
    <bitfield id="BF" width="1" begin="8" end="8" resetval="0" description="Bus Free IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BF_0" description="Bus Free wakeup disabled"/>
      <bitenum value="1" id="1" token="BF_1" description="Bus Free wakeup enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STC" width="1" begin="6" end="6" resetval="0" description="Start Condition IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="STC_0" description="Start condition wakeup disabled"/>
      <bitenum value="1" id="1" token="STC_1" description="Start condition wakeup enabled"/>
    </bitfield>
    <bitfield id="GC" width="1" begin="5" end="5" resetval="0" description="General call IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="GC_0" description="General call wakeup disabled"/>
      <bitenum value="1" id="1" token="GC_1" description="General call wakeup enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRDY" width="1" begin="3" end="3" resetval="0" description="Receive/Transmit data ready IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DRDY_0" description="Transmit/receive data ready wakeup disabled"/>
      <bitenum value="1" id="1" token="DRDY_1" description="Transmit/receive data ready wakeup enabled"/>
    </bitfield>
    <bitfield id="ARDY" width="1" begin="2" end="2" resetval="0" description="Register access ready IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ARDY_0" description="Register access ready wakeup disabled"/>
      <bitenum value="1" id="1" token="ARDY_1" description="Register access ready wakeup enabled"/>
    </bitfield>
    <bitfield id="NACK" width="1" begin="1" end="1" resetval="0" description="No acknowledgment IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NACK_0" description="Not Acknowledge wakeup disabled"/>
      <bitenum value="1" id="1" token="NACK_1" description="Not Acknowledge wakeup enabled"/>
    </bitfield>
    <bitfield id="AL" width="1" begin="0" end="0" resetval="0" description="Arbitration lost IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AL_0" description="Arbitration lost wakeup disabled"/>
      <bitenum value="1" id="1" token="AL_1" description="Arbitration lost wakeup enabled"/>
    </bitfield>
  </register>
  <register id="I2C_DMARXENABLE_SET" acronym="I2C_DMARXENABLE_SET" offset="0x38" width="16" description="Per-event DMA RX enable set.">
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DMARX_ENABLE_SET" width="1" begin="0" end="0" resetval="0" description="Receive DMA channel enable set." range="" rwaccess="RW"/>
  </register>
  <register id="I2C_DMATXENABLE_SET" acronym="I2C_DMATXENABLE_SET" offset="0x3C" width="16" description="Per-event DMA TX enable set.">
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DMATX_ENABLE_SET" width="1" begin="0" end="0" resetval="0" description="Transmit DMA channel enable set." range="" rwaccess="RW"/>
  </register>
  <register id="I2C_DMARXENABLE_CLR" acronym="I2C_DMARXENABLE_CLR" offset="0x40" width="16" description="Per-event DMA RX enable clear.">
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DMARX_ENABLE_CLEAR" width="1" begin="0" end="0" resetval="0" description="Receive DMA channel enable clear." range="" rwaccess="RW"/>
  </register>
  <register id="I2C_DMATXENABLE_CLR" acronym="I2C_DMATXENABLE_CLR" offset="0x44" width="16" description="Per-event DMA TX enable clear.">
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DMATX_ENABLE_CLEAR" width="1" begin="0" end="0" resetval="0" description="Transmit DMA channel enable clear." range="" rwaccess="RW"/>
  </register>
  <register id="I2C_DMARXWAKE_EN" acronym="I2C_DMARXWAKE_EN" offset="0x48" width="16" description="Per-event DMA RX wakeup enable.">
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="XDR" width="1" begin="14" end="14" resetval="0" description="Transmit Draining wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XDR_0" description="Transmit draining wakeup disabled"/>
      <bitenum value="1" id="1" token="XDR_1" description="Transmit draining wakeup enabled"/>
    </bitfield>
    <bitfield id="RDR" width="1" begin="13" end="13" resetval="0" description="Receive Draining wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RDR_0" description="Receive draining wakeup disabled"/>
      <bitenum value="1" id="1" token="RDR_1" description="Receive draining wakeup enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ROVR" width="1" begin="11" end="11" resetval="0" description="Receive overrun wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ROVR_0" description="Receive overrun wakeup disabled"/>
      <bitenum value="1" id="1" token="ROVR_1" description="Receive overrun wakeup enabled"/>
    </bitfield>
    <bitfield id="XUDF" width="1" begin="10" end="10" resetval="0" description="Transmit underflow wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XUDF_0" description="Transmit underflow wakeup disabled"/>
      <bitenum value="1" id="1" token="XUDF_1" description="Transmit underflow wakeup enabled"/>
    </bitfield>
    <bitfield id="AAS" width="1" begin="9" end="9" resetval="0" description="Address as slave IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AAS_0" description="Addressed as slave wakeup disabled"/>
      <bitenum value="1" id="1" token="AAS_1" description="Addressed as slave wakeup enabled"/>
    </bitfield>
    <bitfield id="BF" width="1" begin="8" end="8" resetval="0" description="Bus Free IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BF_0" description="Bus Free wakeup disabled"/>
      <bitenum value="1" id="1" token="BF_1" description="Bus Free wakeup enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STC" width="1" begin="6" end="6" resetval="0" description="Start Condition IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="STC_0" description="Start condition wakeup disabled"/>
      <bitenum value="1" id="1" token="STC_1" description="Start condition wakeup enabled"/>
    </bitfield>
    <bitfield id="GC" width="1" begin="5" end="5" resetval="0" description="General call IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="GC_0" description="General call wakeup disabled"/>
      <bitenum value="1" id="1" token="GC_1" description="General call wakeup enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRDY" width="1" begin="3" end="3" resetval="0" description="Receive/Transmit data ready IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DRDY_0" description="Transmit/receive data ready wakeup disabled"/>
      <bitenum value="1" id="1" token="DRDY_1" description="Transmit/receive data ready wakeup enabled"/>
    </bitfield>
    <bitfield id="ARDY" width="1" begin="2" end="2" resetval="0" description="Register access ready IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ARDY_0" description="Register access ready wakeup disabled"/>
      <bitenum value="1" id="1" token="ARDY_1" description="Register access ready wakeup enabled"/>
    </bitfield>
    <bitfield id="NACK" width="1" begin="1" end="1" resetval="0" description="No acknowledgment IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NACK_0" description="Not Acknowledge wakeup disabled"/>
      <bitenum value="1" id="1" token="NACK_1" description="Not Acknowledge wakeup enabled"/>
    </bitfield>
    <bitfield id="AL" width="1" begin="0" end="0" resetval="0" description="Arbitration lost IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AL_0" description="Arbitration lost wakeup disabled"/>
      <bitenum value="1" id="1" token="AL_1" description="Arbitration lost wakeup enabled"/>
    </bitfield>
  </register>
  <register id="I2C_DMATXWAKE_EN" acronym="I2C_DMATXWAKE_EN" offset="0x4C" width="16" description="Per-event DMA TX wakeup enable.">
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="XDR" width="1" begin="14" end="14" resetval="0" description="Transmit Draining wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XDR_0" description="Transmit draining wakeup disabled"/>
      <bitenum value="1" id="1" token="XDR_1" description="Transmit draining wakeup enabled"/>
    </bitfield>
    <bitfield id="RDR" width="1" begin="13" end="13" resetval="0" description="Receive Draining wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RDR_0" description="Receive draining wakeup disabled"/>
      <bitenum value="1" id="1" token="RDR_1" description="Receive draining wakeup enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ROVR" width="1" begin="11" end="11" resetval="0" description="Receive overrun wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ROVR_0" description="Receive overrun wakeup disabled"/>
      <bitenum value="1" id="1" token="ROVR_1" description="Receive overrun wakeup enabled"/>
    </bitfield>
    <bitfield id="XUDF" width="1" begin="10" end="10" resetval="0" description="Transmit underflow wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XUDF_0" description="Transmit underflow wakeup disabled"/>
      <bitenum value="1" id="1" token="XUDF_1" description="Transmit underflow wakeup enabled"/>
    </bitfield>
    <bitfield id="AAS" width="1" begin="9" end="9" resetval="0" description="Address as slave IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AAS_0" description="Addressed as slave wakeup disabled"/>
      <bitenum value="1" id="1" token="AAS_1" description="Addressed as slave wakeup enabled"/>
    </bitfield>
    <bitfield id="BF" width="1" begin="8" end="8" resetval="0" description="Bus Free IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BF_0" description="Bus Free wakeup disabled"/>
      <bitenum value="1" id="1" token="BF_1" description="Bus Free wakeup enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STC" width="1" begin="6" end="6" resetval="0" description="Start Condition IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="STC_0" description="Start condition wakeup disabled"/>
      <bitenum value="1" id="1" token="STC_1" description="Start condition wakeup enabled"/>
    </bitfield>
    <bitfield id="GC" width="1" begin="5" end="5" resetval="0" description="General call IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="GC_0" description="General call wakeup disabled"/>
      <bitenum value="1" id="1" token="GC_1" description="General call wakeup enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRDY" width="1" begin="3" end="3" resetval="0" description="Receive/Transmit data ready IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DRDY_0" description="Transmit/receive data ready wakeup disabled"/>
      <bitenum value="1" id="1" token="DRDY_1" description="Transmit/receive data ready wakeup enabled"/>
    </bitfield>
    <bitfield id="ARDY" width="1" begin="2" end="2" resetval="0" description="Register access ready IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ARDY_0" description="Register access ready wakeup disabled"/>
      <bitenum value="1" id="1" token="ARDY_1" description="Register access ready wakeup enabled"/>
    </bitfield>
    <bitfield id="NACK" width="1" begin="1" end="1" resetval="0" description="No acknowledgment IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NACK_0" description="Not Acknowledge wakeup disabled"/>
      <bitenum value="1" id="1" token="NACK_1" description="Not Acknowledge wakeup enabled"/>
    </bitfield>
    <bitfield id="AL" width="1" begin="0" end="0" resetval="0" description="Arbitration lost IRQ wakeup set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AL_0" description="Arbitration lost wakeup disabled"/>
      <bitenum value="1" id="1" token="AL_1" description="Arbitration lost wakeup enabled"/>
    </bitfield>
  </register>
  <register id="I2C_IE" acronym="I2C_IE" offset="0x84" width="16" description="I2C interrupt enable vector (legacy).">
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="XDR_IE" width="1" begin="14" end="14" resetval="0" description="Transmit Draining interrupt enable. Mask or unmask the interrupt signaled by bit inI2C_STAT[XDR]." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XDR_IE_0" description="Transmit Draining interrupt disabled"/>
      <bitenum value="1" id="1" token="XDR_IE_1" description="Transmit Draining interrupt enabled"/>
    </bitfield>
    <bitfield id="RDR_IE" width="1" begin="13" end="13" resetval="0" description="Receive Draining interrupt enable. Mask or unmask the interrupt signaled by bit inI2C_STAT[RDR]." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RDR_IE_0" description="Receive Draining interrupt disabled"/>
      <bitenum value="1" id="1" token="RDR_IE_1" description="Receive Draining interrupt enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0" description="reserved" range="" rwaccess="R"/>
    <bitfield id="ROVR" width="1" begin="11" end="11" resetval="0" description="Receive overrun enable set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ROVR_0" description="Receive overrun interrupt disabled"/>
      <bitenum value="1" id="1" token="ROVR_1" description="Receive Draining interrupt enabled"/>
    </bitfield>
    <bitfield id="XUDF" width="1" begin="10" end="10" resetval="0" description="Transmit underflow enable set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XUDF_0" description="Transmit underflow interrupt disabled"/>
      <bitenum value="1" id="1" token="XUDF_1" description="Transmit underflow interrupt enabled"/>
    </bitfield>
    <bitfield id="ASS_IE" width="1" begin="9" end="9" resetval="0" description="Addressed as Slave interrupt enable. Mask or unmask the interrupt signaled by bit inI2C_STAT[AAS]." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ASS_IE_0" description="Addressed as Slave interrupt disabled"/>
      <bitenum value="1" id="1" token="ASS_IE_1" description="Addressed as Slave interrupt enabled"/>
    </bitfield>
    <bitfield id="BF_IE" width="1" begin="8" end="8" resetval="0" description="Bus Free interrupt enable. Mask or unmask the interrupt signaled by bit inI2C_STAT[BF]." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BF_IE_0" description="Bus Free interrupt disabled"/>
      <bitenum value="1" id="1" token="BF_IE_1" description="Bus Free interrupt enabled"/>
    </bitfield>
    <bitfield id="AERR_IE" width="1" begin="7" end="7" resetval="0" description="Access Error interrupt enable. Mask or unmask the interrupt signaled by bit inI2C_STAT[AERR]." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AERR_IE_0" description="Access Error interrupt disabled"/>
      <bitenum value="1" id="1" token="AERR_IE_1" description="Access Error interrupt enabled"/>
    </bitfield>
    <bitfield id="STC_IE" width="1" begin="6" end="6" resetval="0" description="Start Condition interrupt enable. Mask or unmask the interrupt signaled by bit inI2C_STAT[STC]." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="STC_IE_0" description="Start Condition interrupt disabled"/>
      <bitenum value="1" id="1" token="STC_IE_1" description="Start Condition interrupt enabled"/>
    </bitfield>
    <bitfield id="GC_IE" width="1" begin="5" end="5" resetval="0" description="General call Interrupt enable. Mask or unmask the interrupt signaled by bit inI2C_STAT[GC]" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="GC_IE_0" description="General call interrupt disabled"/>
      <bitenum value="1" id="1" token="GC_IE_1" description="General call interrupt enabled"/>
    </bitfield>
    <bitfield id="XRDY_IE" width="1" begin="4" end="4" resetval="0" description="Transmit data ready interrupt enable. Mask or unmask the interrupt signaled by bit inI2C_STAT[XRDY]" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XRDY_IE_0" description="Transmit data ready interrupt disabled"/>
      <bitenum value="1" id="1" token="XRDY_IE_1" description="Transmit data ready interrupt enabled"/>
    </bitfield>
    <bitfield id="RRDY_IE" width="1" begin="3" end="3" resetval="0" description="Receive data ready interrupt enable. Mask or unmask the interrupt signaled by bit inI2C_STAT[RRDY]" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RRDY_IE_0" description="Receive data ready interrupt disabled"/>
      <bitenum value="1" id="1" token="RRDY_IE_1" description="Receive data ready interrupt enabled"/>
    </bitfield>
    <bitfield id="ARDY_IE" width="1" begin="2" end="2" resetval="0" description="Register access ready interrupt enable. Mask or unmask the interrupt signaled by bit inI2C_STAT[ARDY]" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ARDY_IE_0" description="Register access ready interrupt disabled"/>
      <bitenum value="1" id="1" token="ARDY_IE_1" description="Register access ready interrupt enabled"/>
    </bitfield>
    <bitfield id="NACK_IE" width="1" begin="1" end="1" resetval="0" description="No acknowledgement interrupt enable. Mask or unmask the interrupt signaled by bit inI2C_STAT[NACK]" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NACK_IE_0" description="Not Acknowledge interrupt disabled"/>
      <bitenum value="1" id="1" token="NACK_IE_1" description="Not Acknowledge interrupt enabled"/>
    </bitfield>
    <bitfield id="AL_IE" width="1" begin="0" end="0" resetval="0" description="Arbitration lost interrupt enable. Mask or unmask the interrupt signaled by bit inI2C_STAT[AL]" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AL_IE_0" description="Arbitration lost interrupt disabled"/>
      <bitenum value="1" id="1" token="AL_IE_1" description="Arbitration lost interrupt enabled"/>
    </bitfield>
  </register>
  <register id="I2C_STAT" acronym="I2C_STAT" offset="0x88" width="16" description="I2C interrupt status vector (legacy).">
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="XDR" width="1" begin="14" end="14" resetval="0" description="Transmit draining IRQ status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="XDR_0" description="Transmit draining inactive."/>
      <bitenum value="1" id="1" token="XDR_1" description="Transmit draining enabled."/>
    </bitfield>
    <bitfield id="RDR" width="1" begin="13" end="13" resetval="0" description="Receive draining IRQ status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="RDR_0" description="Receive draining inactive."/>
      <bitenum value="1" id="1" token="RDR_1" description="Receive draining enabled."/>
    </bitfield>
    <bitfield id="BB" width="1" begin="12" end="12" resetval="0" description="Bus busy status.Writing into this bit has no effect." range="" rwaccess="R">
      <bitenum value="1" id="1" token="BB_1_r" description="Bus is occupied."/>
      <bitenum value="0" id="0" token="BB_0_r" description="Bus is free."/>
    </bitfield>
    <bitfield id="ROVR" width="1" begin="11" end="11" resetval="0" description="Receive overrun status.Writing into this bit has no effect." range="" rwaccess="RW W1toClr">
      <bitenum value="1" id="1" token="ROVR_1_r" description="Receiver overrun."/>
      <bitenum value="0" id="0" token="ROVR_0_r" description="Normal operation."/>
    </bitfield>
    <bitfield id="XUDF" width="1" begin="10" end="10" resetval="0" description="Transmit underflow status.Writing into this bit has no effect." range="" rwaccess="RW W1toClr">
      <bitenum value="1" id="1" token="XUDF_1_r" description="Transmit underflow."/>
      <bitenum value="0" id="0" token="XUDF_0_r" description="Normal operation."/>
    </bitfield>
    <bitfield id="AAS" width="1" begin="9" end="9" resetval="0" description="Address recognized as slave IRQ status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="AAS_0" description="No action."/>
      <bitenum value="1" id="1" token="AAS_1" description="Address recognized."/>
    </bitfield>
    <bitfield id="BF" width="1" begin="8" end="8" resetval="0" description="Bus Free IRQ status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="BF_0" description="No action."/>
      <bitenum value="1" id="1" token="BF_1" description="Bus Free."/>
    </bitfield>
    <bitfield id="AERR" width="1" begin="7" end="7" resetval="0" description="Access Error IRQ status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="AERR_0" description="No action."/>
      <bitenum value="1" id="1" token="AERR_1" description="Access Error."/>
    </bitfield>
    <bitfield id="STC" width="1" begin="6" end="6" resetval="0" description="Start Condition IRQ status." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="STC_0" description="No action."/>
      <bitenum value="1" id="1" token="STC_1" description="Start Condition detected."/>
    </bitfield>
    <bitfield id="GC" width="1" begin="5" end="5" resetval="0" description="General call IRQ status. Set to 1 by core when General call address detected and interrupt signaled to MPUSS. Write 1 to clear." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="GC_0" description="No general call detected."/>
      <bitenum value="1" id="1" token="GC_1" description="General call address detected."/>
    </bitfield>
    <bitfield id="XRDY" width="1" begin="4" end="4" resetval="0" description="Transmit data ready IRQ status. Set to 1 by core when transmitter and when new data is requested. When set to 1 by core, an interrupt is signaled to MPUSS. Write 1 to clear." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="XRDY_0" description="Transmision ongoing."/>
      <bitenum value="1" id="1" token="XRDY_1" description="Transmit data ready."/>
    </bitfield>
    <bitfield id="RRDY" width="1" begin="3" end="3" resetval="0" description="Receive data ready IRQ status. Set to 1 by core when receiver mode, a new data is able to be read. When set to 1 by core, an interrupt is signaled to MPUSS. Write 1 to clear." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="RRDY_0" description="No data available."/>
      <bitenum value="1" id="1" token="RRDY_1" description="Receive data available."/>
    </bitfield>
    <bitfield id="ARDY" width="1" begin="2" end="2" resetval="0" description="Register access ready IRQ status. When set to 1 it indicates that previous access has been performed and registers are ready to be accessed again. An interrupt is signaled to MPUSS. Write 1 to clear." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ARDY_0" description="Module busy."/>
      <bitenum value="1" id="1" token="ARDY_1" description="Access ready."/>
    </bitfield>
    <bitfield id="NACK" width="1" begin="1" end="1" resetval="0" description="No acknowledgement IRQ status. Bit is set when No Acknowledge has been received, an interrupt is signaled to MPUSS. Write 1 to clear this bit." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="NACK_0" description="Normal operation."/>
      <bitenum value="1" id="1" token="NACK_1" description="Not Acknowledge detected."/>
    </bitfield>
    <bitfield id="AL" width="1" begin="0" end="0" resetval="0" description="Arbitration lost IRQ status. This bit is automatically set by the hardware when it loses the Arbitration in master transmit mode, an interrupt is signaled to MPUSS. During reads, it always returns 0." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="AL_0" description="Normal operation."/>
      <bitenum value="1" id="1" token="AL_1" description="Arbitration lost detected."/>
    </bitfield>
  </register>
  <register id="I2C_SYSS" acronym="I2C_SYSS" offset="0x90" width="16" description="System Status register">
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RDONE" width="1" begin="0" end="0" resetval="1" description="Reset done bit" range="" rwaccess="RW">
      <bitenum value="1" id="1" token="RDONE_1_r" description="Reset completed"/>
      <bitenum value="0" id="0" token="RDONE_0_r" description="Internal module reset in ongoing"/>
    </bitfield>
  </register>
  <register id="I2C_BUF" acronym="I2C_BUF" offset="0x94" width="16" description="Buffer Configuration register">
    <bitfield id="RDMA_EN" width="1" begin="15" end="15" resetval="0" description="Receive DMA channel enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RDMA_EN_0" description="Receive DMA channel disabled"/>
      <bitenum value="1" id="1" token="RDMA_EN_1" description="Receive DMA channel enabled"/>
    </bitfield>
    <bitfield id="RXFIFO_CLR" width="1" begin="14" end="14" resetval="0" description="Receive FIFO clear" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RXFIFO_CLR_0" description="Normal mode"/>
      <bitenum value="1" id="1" token="RXFIFO_CLR_1" description="Rx FIFO is reset"/>
    </bitfield>
    <bitfield id="RXTRSH" width="6" begin="13" end="8" resetval="0x00" description="Threshold value for FIFO buffer in RX mode" range="" rwaccess="RW"/>
    <bitfield id="XDMA_EN" width="1" begin="7" end="7" resetval="0" description="Transmit DMA channel enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XDMA_EN_0" description="Transmit DMA channel disabled"/>
      <bitenum value="1" id="1" token="XDMA_EN_1" description="Transmit DMA channel enabled"/>
    </bitfield>
    <bitfield id="TXFIFO_CLR" width="1" begin="6" end="6" resetval="0" description="Transmit FIFO clear" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TXFIFO_CLR_0" description="Normal mode"/>
      <bitenum value="1" id="1" token="TXFIFO_CLR_1" description="Tx FIFO is reset"/>
    </bitfield>
    <bitfield id="TXTRSH" width="6" begin="5" end="0" resetval="0x00" description="Threshold value for FIFO buffer in TX mode" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_CNT" acronym="I2C_CNT" offset="0x98" width="16" description="Data counter register">
    <bitfield id="DCOUNT" width="16" begin="15" end="0" resetval="0x0000" description="Data count Because the transfer length for DCOUNT = 0x0000 is 65536, the module does not allow the initiation of zero-data-byte transfers." range="" rwaccess="RW"/>
  </register>
  <register id="I2C_DATA" acronym="I2C_DATA" offset="0x9C" width="16" description="Data access register">
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DATA" width="8" begin="7" end="0" resetval="0x--" description="Transmit/Receive data FIFO endpoint" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_CON" acronym="I2C_CON" offset="0xA4" width="16" description="I2C configuration register.">
    <bitfield id="I2C_EN" width="1" begin="15" end="15" resetval="0" description="I2C module enable." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="I2C_EN_0" description="Controller in reset. FIFO are cleared and status bits are set to their default value"/>
      <bitenum value="1" id="1" token="I2C_EN_1" description="Module enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OPMODE" width="2" begin="13" end="12" resetval="0x0" description="Operation mode selection." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPMODE_0" description="I2C Fast/Standard mode."/>
      <bitenum value="1" id="1" token="OPMODE_1" description="I2C High Speed mode."/>
      <bitenum value="3" id="3" token="OPMODE_3" description="Reserved."/>
      <bitenum value="2" id="2" token="OPMODE_2" description="SCCB mode."/>
    </bitfield>
    <bitfield id="STB" width="1" begin="11" end="11" resetval="0" description="Start byte mode (master mode only)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="STB_0" description="Normal mode"/>
      <bitenum value="1" id="1" token="STB_1" description="Start byte mode"/>
    </bitfield>
    <bitfield id="MST" width="1" begin="10" end="10" resetval="0" description="Master/slave mode." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MST_0" description="Slave mode"/>
      <bitenum value="1" id="1" token="MST_1" description="Master mode"/>
    </bitfield>
    <bitfield id="TRX" width="1" begin="9" end="9" resetval="0" description="Transmitter/Receiver mode (master mode only)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRX_0" description="Receiver mode"/>
      <bitenum value="1" id="1" token="TRX_1" description="Transmitter mode"/>
    </bitfield>
    <bitfield id="XSA" width="1" begin="8" end="8" resetval="0" description="Expand Slave address." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XSA_0" description="7-bit address mode"/>
      <bitenum value="1" id="1" token="XSA_1" description="10-bit address mode"/>
    </bitfield>
    <bitfield id="XOA0" width="1" begin="7" end="7" resetval="0" description="Expand Own address 0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XOA0_0" description="7-bit address mode"/>
      <bitenum value="1" id="1" token="XOA0_1" description="10-bit address mode"/>
    </bitfield>
    <bitfield id="XOA1" width="1" begin="6" end="6" resetval="0" description="Expand Own address 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XOA1_0" description="7-bit address mode"/>
      <bitenum value="1" id="1" token="XOA1_1" description="10-bit address mode"/>
    </bitfield>
    <bitfield id="XOA2" width="1" begin="5" end="5" resetval="0" description="Expand Own address 2." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XOA2_0" description="7-bit address mode"/>
      <bitenum value="1" id="1" token="XOA2_1" description="10-bit address mode"/>
    </bitfield>
    <bitfield id="XOA3" width="1" begin="4" end="4" resetval="0" description="Expand Own address 3." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XOA3_0" description="7-bit address mode"/>
      <bitenum value="1" id="1" token="XOA3_1" description="10-bit address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STP" width="1" begin="1" end="1" resetval="0" description="Stop condition (master mode only)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="STP_0" description="No action or stop condition detected"/>
      <bitenum value="1" id="1" token="STP_1" description="Stop condition queried"/>
    </bitfield>
    <bitfield id="STT" width="1" begin="0" end="0" resetval="0" description="Start condition (master mode only)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="STT_0" description="No action or start condition detected"/>
      <bitenum value="1" id="1" token="STT_1" description="Start condition queried"/>
    </bitfield>
  </register>
  <register id="I2C_OA" acronym="I2C_OA" offset="0xA8" width="16" description="Own address register">
    <bitfield id="MCODE" width="3" begin="15" end="13" resetval="0x0" description="Master Code" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="12" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OA" width="10" begin="9" end="0" resetval="0x000" description="Own address" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_SA" acronym="I2C_SA" offset="0xAC" width="16" description="Slave address register">
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SA" width="10" begin="9" end="0" resetval="0x3FF" description="Slave address" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_PSC" acronym="I2C_PSC" offset="0xB0" width="16" description="I2C Clock Prescaler Register">
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PSC" width="8" begin="7" end="0" resetval="0x00" description="Fast/Standard mode prescale sampling clock divider value 0x0: Divide by 1 0x1: Divide by 2 .............................. 0xFF: Divide by 256" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_SCLL" acronym="I2C_SCLL" offset="0xB4" width="16" description="I2C SCL Low Time Register.">
    <bitfield id="HSSCLL" width="8" begin="15" end="8" resetval="0x00" description="High Speed mode SCL low time" range="" rwaccess="RW"/>
    <bitfield id="SCLL" width="8" begin="7" end="0" resetval="0x00" description="Fast/Standard mode SCL low time." range="" rwaccess="RW"/>
  </register>
  <register id="I2C_SCLH" acronym="I2C_SCLH" offset="0xB8" width="16" description="I2C SCL High Time Register.">
    <bitfield id="HSSCLH" width="8" begin="15" end="8" resetval="0x00" description="High Speed mode SCL high time" range="" rwaccess="RW"/>
    <bitfield id="SCLH" width="8" begin="7" end="0" resetval="0x00" description="Fast/Standard mode SCL high time." range="" rwaccess="RW"/>
  </register>
  <register id="I2C_SYSTEST" acronym="I2C_SYSTEST" offset="0xBC" width="16" description="I2C System Test Register.">
    <bitfield id="ST_EN" width="1" begin="15" end="15" resetval="0" description="System test enable." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ST_EN_0" description="Normal mode. All others bits in register are read only"/>
      <bitenum value="1" id="1" token="ST_EN_1" description="System test enabled. Permit other system test registers bits to be set"/>
    </bitfield>
    <bitfield id="FREE" width="1" begin="14" end="14" resetval="0" description="Free running mode (on breakpoint)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FREE_0" description="Stop mode (on breakpoint condition). If Master mode, it stops after completion of the ongoing bit transfer. In slave mode, it stops during the phase transfer when 1 byte is completely transmitted/received."/>
      <bitenum value="1" id="1" token="FREE_1" description="Free running mode"/>
    </bitfield>
    <bitfield id="TMODE" width="2" begin="13" end="12" resetval="0x0" description="Test mode select." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TMODE_0" description="Functional mode (default)"/>
      <bitenum value="1" id="1" token="TMODE_1" description="Reserved"/>
      <bitenum value="3" id="3" token="TMODE_3" description="Loop back mode select + SDA/SCL IO mode select"/>
      <bitenum value="2" id="2" token="TMODE_2" description="Test of SCL counters (SCLL, SCLH, PSC). SCL provides a permanent clock with master mode."/>
    </bitfield>
    <bitfield id="SSB" width="1" begin="11" end="11" resetval="0" description="Set status bits from 0 to 14." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SSB_0" description="No action"/>
      <bitenum value="1" id="1" token="SSB_1" description="Set interrupt status bits to 1"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SCL_I_FUNC" width="1" begin="8" end="8" resetval="1" description="SCL line input value (functional mode)." range="" rwaccess="R">
      <bitenum value="1" id="1" token="SCL_I_FUNC_1_r" description="Read 1 from SCL line"/>
      <bitenum value="0" id="0" token="SCL_I_FUNC_0_r" description="Read 0 from SCL line"/>
    </bitfield>
    <bitfield id="SCL_O_FUNC" width="1" begin="7" end="7" resetval="1" description="SCL line output value (functional mode)." range="" rwaccess="R">
      <bitenum value="1" id="1" token="SCL_O_FUNC_1_r" description="Driven 1 on SCL line"/>
      <bitenum value="0" id="0" token="SCL_O_FUNC_0_r" description="Driven 0 on SCL line"/>
    </bitfield>
    <bitfield id="SDA_I_FUNC" width="1" begin="6" end="6" resetval="1" description="SDA line input value (functional mode)." range="" rwaccess="R">
      <bitenum value="1" id="1" token="SDA_I_FUNC_1_r" description="Read 1 from SDA line"/>
      <bitenum value="0" id="0" token="SDA_I_FUNC_0_r" description="Read 0 from SDA line"/>
    </bitfield>
    <bitfield id="SDA_O_FUNC" width="1" begin="5" end="5" resetval="1" description="SDA line output value (functional mode)." range="" rwaccess="R">
      <bitenum value="1" id="1" token="SDA_O_FUNC_1_r" description="Driven 1 to SDA line"/>
      <bitenum value="0" id="0" token="SDA_O_FUNC_0_r" description="Driven 0 to SDA line"/>
    </bitfield>
    <bitfield id="SCCB_E_O" width="1" begin="4" end="4" resetval="0" description="SCCB_E line sense output value." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SCCB_E_O_0" description="Write 0 to SCCBE line"/>
      <bitenum value="1" id="1" token="SCCB_E_O_1" description="Write 1 to SCCBE line"/>
    </bitfield>
    <bitfield id="SCL_I" width="1" begin="3" end="3" resetval="0" description="SCL line sense input value" range="" rwaccess="R">
      <bitenum value="1" id="1" token="SCL_I_1_r" description="Read 1 from SCL line"/>
      <bitenum value="0" id="0" token="SCL_I_0_r" description="Read 0 from SCL line"/>
    </bitfield>
    <bitfield id="SCL_O" width="1" begin="2" end="2" resetval="0" description="SCL line drive output value." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SCL_O_0" description="Write 0 to SCL line"/>
      <bitenum value="1" id="1" token="SCL_O_1" description="Write 1 to SCL line"/>
    </bitfield>
    <bitfield id="SDA_I" width="1" begin="1" end="1" resetval="0" description="SDA line sense input value." range="" rwaccess="R">
      <bitenum value="1" id="1" token="SDA_I_1_r" description="Read 1 from SDA line"/>
      <bitenum value="0" id="0" token="SDA_I_0_r" description="Read 0 from SDA line"/>
    </bitfield>
    <bitfield id="SDA_O" width="1" begin="0" end="0" resetval="0" description="SDA line drive output value." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SDA_O_0" description="Write 0 to SDA line"/>
      <bitenum value="1" id="1" token="SDA_O_1" description="Write 1 to SDA line"/>
    </bitfield>
  </register>
  <register id="I2C_BUFSTAT" acronym="I2C_BUFSTAT" offset="0xC0" width="16" description="I2C Buffer Status Register.">
    <bitfield id="FIFODEPTH" width="2" begin="15" end="14" resetval="0x1" description="Internal FIFO buffers depth." range="" rwaccess="R"/>
    <bitfield id="RXSTAT" width="6" begin="13" end="8" resetval="0x00" description="RX Buffer Status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TXSTAT" width="6" begin="5" end="0" resetval="0x00" description="TX Buffer Status." range="" rwaccess="R"/>
  </register>
  <register id="I2C_OA1" acronym="I2C_OA1" offset="0xC4" width="16" description="I2C Own Address 1 Register">
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OA1" width="10" begin="9" end="0" resetval="0x000" description="Own address 1" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_OA2" acronym="I2C_OA2" offset="0xC8" width="16" description="I2C Own Address 2 Register">
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OA2" width="10" begin="9" end="0" resetval="0x000" description="Own address 2" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_OA3" acronym="I2C_OA3" offset="0xCC" width="16" description="I2C Own Address 3 Register">
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OA3" width="10" begin="9" end="0" resetval="0x000" description="Own address 3" range="" rwaccess="RW"/>
  </register>
  <register id="I2C_ACTOA" acronym="I2C_ACTOA" offset="0xD0" width="16" description="I2C Active Own Address Register.">
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OA3_ACT" width="1" begin="3" end="3" resetval="0" description="Own Address 3 active." range="" rwaccess="R">
      <bitenum value="1" id="1" token="OA3_ACT_1_r" description="Own Address active."/>
      <bitenum value="0" id="0" token="OA3_ACT_0_r" description="Own Address inactive."/>
    </bitfield>
    <bitfield id="OA2_ACT" width="1" begin="2" end="2" resetval="0" description="Own Address 2 active." range="" rwaccess="R">
      <bitenum value="1" id="1" token="OA2_ACT_1_r" description="Own Address active."/>
      <bitenum value="0" id="0" token="OA2_ACT_0_r" description="Own Address inactive."/>
    </bitfield>
    <bitfield id="OA1_ACT" width="1" begin="1" end="1" resetval="0" description="Own Address 1 active." range="" rwaccess="R">
      <bitenum value="1" id="1" token="OA1_ACT_1_r" description="Own Address active."/>
      <bitenum value="0" id="0" token="OA1_ACT_0_r" description="Own Address inactive."/>
    </bitfield>
    <bitfield id="OA0_ACT" width="1" begin="0" end="0" resetval="0" description="Own Address 0 active." range="" rwaccess="R">
      <bitenum value="1" id="1" token="OA0_ACT_1_r" description="Own Address active."/>
      <bitenum value="0" id="0" token="OA0_ACT_0_r" description="Own Address inactive."/>
    </bitfield>
  </register>
  <register id="I2C_SBLOCK" acronym="I2C_SBLOCK" offset="0xD4" width="16" description="I2C Clock Blocking Enable Register.">
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OA3_EN" width="1" begin="3" end="3" resetval="0" description="Enable I2C Clock Blocking for Own Address 3." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OA3_EN_0" description="I2C Clock Released."/>
      <bitenum value="1" id="1" token="OA3_EN_1" description="I2C Clock Blocked."/>
    </bitfield>
    <bitfield id="OA2_EN" width="1" begin="2" end="2" resetval="0" description="Enable I2C Clock Blocking for Own Address 2." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OA2_EN_0" description="I2C Clock Released."/>
      <bitenum value="1" id="1" token="OA2_EN_1" description="I2C Clock Blocked."/>
    </bitfield>
    <bitfield id="OA1_EN" width="1" begin="1" end="1" resetval="0" description="Enable I2C Clock Blocking for Own Address 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OA1_EN_0" description="I2C Clock Released."/>
      <bitenum value="1" id="1" token="OA1_EN_1" description="I2C Clock Blocked."/>
    </bitfield>
    <bitfield id="OA0_EN" width="1" begin="0" end="0" resetval="0" description="Enable I2C Clock Blocking for Own Address 0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OA0_EN_0" description="I2C Clock Released."/>
      <bitenum value="1" id="1" token="OA0_EN_1" description="I2C Clock Blocked."/>
    </bitfield>
  </register>
</module>
