[2025-06-07 02:49 UTC] using: sv_flist= '/fosic/designs/croc/croc.flist'
[2025-06-07 02:49 UTC] using: top_design= 'dmi_jtag'
[2025-06-07 02:49 UTC] using: out_dir= '/fosic/designs/croc/yosys/out'
[2025-06-07 02:49 UTC] using: tmp_dir= '/fosic/designs/croc/yosys/tmp'
[2025-06-07 02:49 UTC] using: rep_dir= '/fosic/designs/croc/yosys/reports'
[2025-06-07 02:49 UTC] 0. Executing init_tech: load technology from Github PDK
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC]  /----------------------------------------------------------------------------\
[2025-06-07 02:49 UTC]  |  yosys -- Yosys Open SYnthesis Suite                                       |
[2025-06-07 02:49 UTC]  |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
[2025-06-07 02:49 UTC]  |  Distributed under an ISC-like license, type "license" to see terms        |
[2025-06-07 02:49 UTC]  \----------------------------------------------------------------------------/
[2025-06-07 02:49 UTC]  Yosys 0.51 (git sha1 c4b519022, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 1. Executing Liberty frontend: ../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib
[2025-06-07 02:49 UTC] Imported 78 cell types from liberty file.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 2. Executing Liberty frontend: ../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_sram/lib/RM_IHPSG13_1P_512x64_c2_bm_bist_typ_1p20V_25C.lib
[2025-06-07 02:49 UTC] Imported 1 cell types from liberty file.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 3. Executing Liberty frontend: ../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_sram/lib/RM_IHPSG13_1P_1024x8_c2_bm_bist_typ_1p20V_25C.lib
[2025-06-07 02:49 UTC] Imported 1 cell types from liberty file.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 4. Executing Liberty frontend: ../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_sram/lib/RM_IHPSG13_1P_1024x64_c2_bm_bist_typ_1p20V_25C.lib
[2025-06-07 02:49 UTC] Imported 1 cell types from liberty file.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 5. Executing Liberty frontend: ../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_sram/lib/RM_IHPSG13_1P_4096x16_c3_bm_bist_typ_1p20V_25C.lib
[2025-06-07 02:49 UTC] Imported 1 cell types from liberty file.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 6. Executing Liberty frontend: ../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_sram/lib/RM_IHPSG13_1P_256x64_c2_bm_bist_typ_1p20V_25C.lib
[2025-06-07 02:49 UTC] Imported 1 cell types from liberty file.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 7. Executing Liberty frontend: ../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_sram/lib/RM_IHPSG13_1P_2048x64_c2_bm_bist_typ_1p20V_25C.lib
[2025-06-07 02:49 UTC] Imported 1 cell types from liberty file.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 8. Executing Liberty frontend: ../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_sram/lib/RM_IHPSG13_1P_256x48_c2_bm_bist_typ_1p20V_25C.lib
[2025-06-07 02:49 UTC] Imported 1 cell types from liberty file.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 9. Executing Liberty frontend: ../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_sram/lib/RM_IHPSG13_1P_4096x8_c3_bm_bist_typ_1p20V_25C.lib
[2025-06-07 02:49 UTC] Imported 1 cell types from liberty file.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 10. Executing Liberty frontend: ../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_sram/lib/RM_IHPSG13_1P_1024x16_c2_bm_bist_typ_1p20V_25C.lib
[2025-06-07 02:49 UTC] Imported 1 cell types from liberty file.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 11. Executing Liberty frontend: ../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_sram/lib/RM_IHPSG13_1P_64x64_c2_bm_bist_typ_1p20V_25C.lib
[2025-06-07 02:49 UTC] Imported 1 cell types from liberty file.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 12. Executing Liberty frontend: ../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_typ_1p2V_3p3V_25C.lib
[2025-06-07 02:49 UTC] Imported 14 cell types from liberty file.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 13. Executing SLANG frontend.
[2025-06-07 02:49 UTC] Top level design units:
[2025-06-07 02:49 UTC]     dmi_jtag
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] Build succeeded: 0 errors, 0 warnings
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 13.1. Executing UNDRIVEN pass. (resolve undriven signals)
[2025-06-07 02:49 UTC] <suppressed ~1747 debug messages>
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 13.2. Executing PROC_CLEAN pass (remove empty switches from decision trees).
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$1146'.
[2025-06-07 02:49 UTC] Removing empty process `sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$1146'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$1141'.
[2025-06-07 02:49 UTC] Removing empty process `sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$1141'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$1136'.
[2025-06-07 02:49 UTC] Removing empty process `sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$1136'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$1131'.
[2025-06-07 02:49 UTC] Removing empty process `sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$1131'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$1126'.
[2025-06-07 02:49 UTC] Removing empty process `sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$1126'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$1121'.
[2025-06-07 02:49 UTC] Removing empty process `sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$1121'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$1116'.
[2025-06-07 02:49 UTC] Removing empty process `sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$1116'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$1111'.
[2025-06-07 02:49 UTC] Removing empty process `sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$1111'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2285:handle_ff_process$1106'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2285:handle_ff_process$1106'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2285:handle_ff_process$1101'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2285:handle_ff_process$1101'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$1074'.
[2025-06-07 02:49 UTC] Found and cleaned up 5 empty switches in `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$auto$slang_frontend.cc:2285:handle_ff_process$1067'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$auto$slang_frontend.cc:2285:handle_ff_process$1062'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$auto$slang_frontend.cc:2285:handle_ff_process$1062'.
[2025-06-07 02:49 UTC] Found and cleaned up 6 empty switches in `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$1038'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2285:handle_ff_process$1033'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2285:handle_ff_process$1033'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2285:handle_ff_process$1028'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2285:handle_ff_process$1028'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$1001'.
[2025-06-07 02:49 UTC] Found and cleaned up 5 empty switches in `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$auto$slang_frontend.cc:2285:handle_ff_process$994'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$auto$slang_frontend.cc:2285:handle_ff_process$989'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$auto$slang_frontend.cc:2285:handle_ff_process$989'.
[2025-06-07 02:49 UTC] Found and cleaned up 6 empty switches in `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$965'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2285:handle_ff_process$960'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2285:handle_ff_process$960'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2285:handle_ff_process$955'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2285:handle_ff_process$955'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$928'.
[2025-06-07 02:49 UTC] Found and cleaned up 5 empty switches in `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$auto$slang_frontend.cc:2285:handle_ff_process$921'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$auto$slang_frontend.cc:2285:handle_ff_process$916'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$auto$slang_frontend.cc:2285:handle_ff_process$916'.
[2025-06-07 02:49 UTC] Found and cleaned up 6 empty switches in `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$892'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2285:handle_ff_process$887'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2285:handle_ff_process$887'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2285:handle_ff_process$882'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2285:handle_ff_process$882'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$855'.
[2025-06-07 02:49 UTC] Found and cleaned up 5 empty switches in `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$auto$slang_frontend.cc:2285:handle_ff_process$848'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$auto$slang_frontend.cc:2285:handle_ff_process$843'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$auto$slang_frontend.cc:2285:handle_ff_process$843'.
[2025-06-07 02:49 UTC] Found and cleaned up 6 empty switches in `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$819'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2207:handle_comb_like_process$803'.
[2025-06-07 02:49 UTC] Found and cleaned up 4 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2285:handle_ff_process$793'.
[2025-06-07 02:49 UTC] Found and cleaned up 5 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2285:handle_ff_process$787'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2207:handle_comb_like_process$738'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2207:handle_comb_like_process$722'.
[2025-06-07 02:49 UTC] Found and cleaned up 4 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2285:handle_ff_process$712'.
[2025-06-07 02:49 UTC] Found and cleaned up 5 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2285:handle_ff_process$706'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2207:handle_comb_like_process$657'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$652'.
[2025-06-07 02:49 UTC] Removing empty process `sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$652'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$647'.
[2025-06-07 02:49 UTC] Removing empty process `sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$647'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2207:handle_comb_like_process$631'.
[2025-06-07 02:49 UTC] Found and cleaned up 4 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2285:handle_ff_process$621'.
[2025-06-07 02:49 UTC] Found and cleaned up 5 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2285:handle_ff_process$615'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2207:handle_comb_like_process$566'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2207:handle_comb_like_process$550'.
[2025-06-07 02:49 UTC] Found and cleaned up 4 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2285:handle_ff_process$540'.
[2025-06-07 02:49 UTC] Found and cleaned up 5 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2285:handle_ff_process$534'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2207:handle_comb_like_process$485'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$480'.
[2025-06-07 02:49 UTC] Removing empty process `sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$480'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$475'.
[2025-06-07 02:49 UTC] Removing empty process `sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.$auto$slang_frontend.cc:2285:handle_ff_process$475'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$auto$slang_frontend.cc:2285:handle_ff_process$468'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$auto$slang_frontend.cc:2285:handle_ff_process$468'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$auto$slang_frontend.cc:2285:handle_ff_process$467'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$auto$slang_frontend.cc:2285:handle_ff_process$467'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$457'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$446'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$auto$slang_frontend.cc:2285:handle_ff_process$439'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$auto$slang_frontend.cc:2285:handle_ff_process$439'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$auto$slang_frontend.cc:2285:handle_ff_process$438'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$auto$slang_frontend.cc:2285:handle_ff_process$438'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$425'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$auto$slang_frontend.cc:2285:handle_ff_process$418'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$auto$slang_frontend.cc:2285:handle_ff_process$418'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$auto$slang_frontend.cc:2285:handle_ff_process$417'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$auto$slang_frontend.cc:2285:handle_ff_process$417'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$407'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$396'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$auto$slang_frontend.cc:2285:handle_ff_process$389'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$auto$slang_frontend.cc:2285:handle_ff_process$389'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$auto$slang_frontend.cc:2285:handle_ff_process$388'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$auto$slang_frontend.cc:2285:handle_ff_process$388'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$375'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.$auto$slang_frontend.cc:2285:handle_ff_process$370'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.$auto$slang_frontend.cc:2285:handle_ff_process$370'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.$auto$slang_frontend.cc:2285:handle_ff_process$365'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.$auto$slang_frontend.cc:2285:handle_ff_process$365'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.$auto$slang_frontend.cc:2285:handle_ff_process$344'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.$auto$slang_frontend.cc:2285:handle_ff_process$344'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.$auto$slang_frontend.cc:2285:handle_ff_process$339'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.$auto$slang_frontend.cc:2285:handle_ff_process$339'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\dmi_cdc$dmi_jtag.i_dmi_cdc.$auto$slang_frontend.cc:2285:handle_ff_process$316'.
[2025-06-07 02:49 UTC] Removing empty process `dmi_cdc$dmi_jtag.i_dmi_cdc.$auto$slang_frontend.cc:2285:handle_ff_process$316'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2285:handle_ff_process$307'.
[2025-06-07 02:49 UTC] Removing empty process `dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2285:handle_ff_process$307'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2207:handle_comb_like_process$234'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2285:handle_ff_process$227'.
[2025-06-07 02:49 UTC] Removing empty process `dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2285:handle_ff_process$227'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2207:handle_comb_like_process$222'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2207:handle_comb_like_process$217'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2207:handle_comb_like_process$190'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2285:handle_ff_process$185'.
[2025-06-07 02:49 UTC] Removing empty process `dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2285:handle_ff_process$185'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2207:handle_comb_like_process$171'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\dmi_jtag.$auto$slang_frontend.cc:2285:handle_ff_process$166'.
[2025-06-07 02:49 UTC] Removing empty process `dmi_jtag.$auto$slang_frontend.cc:2285:handle_ff_process$166'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\dmi_jtag.$auto$slang_frontend.cc:2207:handle_comb_like_process$134'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\dmi_jtag.$auto$slang_frontend.cc:2207:handle_comb_like_process$33'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\dmi_jtag.$auto$slang_frontend.cc:2285:handle_ff_process$22'.
[2025-06-07 02:49 UTC] Removing empty process `dmi_jtag.$auto$slang_frontend.cc:2285:handle_ff_process$22'.
[2025-06-07 02:49 UTC] Found and cleaned up 2 empty switches in `\dmi_jtag.$auto$slang_frontend.cc:2207:handle_comb_like_process$7'.
[2025-06-07 02:49 UTC] Cleaned up 254 empty switches.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 13.3. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
[2025-06-07 02:49 UTC] Marked 6 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$1074 in module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Marked 4 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$1038 in module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Marked 6 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$1001 in module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Marked 4 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$965 in module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Marked 6 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$928 in module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Marked 4 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$892 in module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Marked 6 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$855 in module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Marked 4 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$819 in module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Removed 2 dead cases from process $auto$slang_frontend.cc:2207:handle_comb_like_process$803 in module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Marked 5 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$803 in module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Marked 18 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$738 in module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Removed 2 dead cases from process $auto$slang_frontend.cc:2207:handle_comb_like_process$722 in module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Marked 5 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$722 in module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Marked 18 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$657 in module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Removed 2 dead cases from process $auto$slang_frontend.cc:2207:handle_comb_like_process$631 in module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Marked 5 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$631 in module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Marked 18 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$566 in module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Removed 2 dead cases from process $auto$slang_frontend.cc:2207:handle_comb_like_process$550 in module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Marked 5 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$550 in module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Marked 18 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$485 in module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Marked 2 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$446 in module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] Marked 2 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$425 in module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Marked 2 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$396 in module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] Marked 2 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$375 in module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Marked 2 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$222 in module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Marked 6 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$190 in module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Removed 1 dead cases from process $auto$slang_frontend.cc:2207:handle_comb_like_process$234 in module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Marked 3 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$171 in module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Marked 18 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$33 in module dmi_jtag.
[2025-06-07 02:49 UTC] Marked 8 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$134 in module dmi_jtag.
[2025-06-07 02:49 UTC] Marked 3 switch rules as full_case in process $auto$slang_frontend.cc:2207:handle_comb_like_process$7 in module dmi_jtag.
[2025-06-07 02:49 UTC] Removed a total of 9 dead cases.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 13.4. Executing PROC_PRUNE pass (remove redundant assignments in processes).
[2025-06-07 02:49 UTC] Removed 121 redundant assignments.
[2025-06-07 02:49 UTC] Promoted 12 assignments to connections.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 13.5. Executing PROC_INIT pass (extract init attributes).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 13.6. Executing PROC_ROM pass (convert switches to ROMs).
[2025-06-07 02:49 UTC] Converted 0 switches.
[2025-06-07 02:49 UTC] <suppressed ~288 debug messages>
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 13.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$1074'.
[2025-06-07 02:49 UTC]      1/10: $auto$slang_frontend.cc:694:finish$\ack_dst_d$1097
[2025-06-07 02:49 UTC]      2/10: $auto$slang_frontend.cc:694:finish$\state_d$1096
[2025-06-07 02:49 UTC]      3/10: $auto$slang_frontend.cc:694:finish$\ack_dst_d$1091
[2025-06-07 02:49 UTC]      4/10: $auto$slang_frontend.cc:694:finish$\state_d$1090
[2025-06-07 02:49 UTC]      5/10: $auto$slang_frontend.cc:694:finish$\data_valid$1100
[2025-06-07 02:49 UTC]      6/10: $auto$slang_frontend.cc:694:finish$\state_d$1098
[2025-06-07 02:49 UTC]      7/10: $auto$slang_frontend.cc:694:finish$\state_d$1083
[2025-06-07 02:49 UTC]      8/10: $auto$slang_frontend.cc:694:finish$\data_valid$1085
[2025-06-07 02:49 UTC]      9/10: $auto$slang_frontend.cc:694:finish$\state_d$1084
[2025-06-07 02:49 UTC]     10/10: $auto$slang_frontend.cc:694:finish$\ack_dst_d$1099
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$auto$slang_frontend.cc:2285:handle_ff_process$1067'.
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$1038'.
[2025-06-07 02:49 UTC]      1/13: $auto$slang_frontend.cc:694:finish$\ready_o$1055
[2025-06-07 02:49 UTC]      2/13: $auto$slang_frontend.cc:694:finish$\ready_o$1057
[2025-06-07 02:49 UTC]      3/13: $auto$slang_frontend.cc:694:finish$\state_d$1056
[2025-06-07 02:49 UTC]      4/13: $auto$slang_frontend.cc:694:finish$\req_src_d$1050
[2025-06-07 02:49 UTC]      5/13: $auto$slang_frontend.cc:694:finish$\state_d$1049
[2025-06-07 02:49 UTC]      6/13: $auto$slang_frontend.cc:694:finish$\data_src_d$1061
[2025-06-07 02:49 UTC]      7/13: $auto$slang_frontend.cc:694:finish$\req_src_d$1060
[2025-06-07 02:49 UTC]      8/13: $auto$slang_frontend.cc:694:finish$\ready_o$1059
[2025-06-07 02:49 UTC]      9/13: $auto$slang_frontend.cc:694:finish$\state_d$1058
[2025-06-07 02:49 UTC]     10/13: $auto$slang_frontend.cc:694:finish$\data_src_d$1044
[2025-06-07 02:49 UTC]     11/13: $auto$slang_frontend.cc:694:finish$\req_src_d$1043
[2025-06-07 02:49 UTC]     12/13: $auto$slang_frontend.cc:694:finish$\state_d$1042
[2025-06-07 02:49 UTC]     13/13: $auto$slang_frontend.cc:694:finish$\ready_o$1039
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$1001'.
[2025-06-07 02:49 UTC]      1/10: $auto$slang_frontend.cc:694:finish$\ack_dst_d$1024
[2025-06-07 02:49 UTC]      2/10: $auto$slang_frontend.cc:694:finish$\state_d$1023
[2025-06-07 02:49 UTC]      3/10: $auto$slang_frontend.cc:694:finish$\ack_dst_d$1018
[2025-06-07 02:49 UTC]      4/10: $auto$slang_frontend.cc:694:finish$\state_d$1017
[2025-06-07 02:49 UTC]      5/10: $auto$slang_frontend.cc:694:finish$\data_valid$1027
[2025-06-07 02:49 UTC]      6/10: $auto$slang_frontend.cc:694:finish$\state_d$1025
[2025-06-07 02:49 UTC]      7/10: $auto$slang_frontend.cc:694:finish$\state_d$1010
[2025-06-07 02:49 UTC]      8/10: $auto$slang_frontend.cc:694:finish$\data_valid$1012
[2025-06-07 02:49 UTC]      9/10: $auto$slang_frontend.cc:694:finish$\state_d$1011
[2025-06-07 02:49 UTC]     10/10: $auto$slang_frontend.cc:694:finish$\ack_dst_d$1026
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$auto$slang_frontend.cc:2285:handle_ff_process$994'.
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$965'.
[2025-06-07 02:49 UTC]      1/13: $auto$slang_frontend.cc:694:finish$\ready_o$982
[2025-06-07 02:49 UTC]      2/13: $auto$slang_frontend.cc:694:finish$\ready_o$984
[2025-06-07 02:49 UTC]      3/13: $auto$slang_frontend.cc:694:finish$\state_d$983
[2025-06-07 02:49 UTC]      4/13: $auto$slang_frontend.cc:694:finish$\req_src_d$977
[2025-06-07 02:49 UTC]      5/13: $auto$slang_frontend.cc:694:finish$\state_d$976
[2025-06-07 02:49 UTC]      6/13: $auto$slang_frontend.cc:694:finish$\data_src_d$988
[2025-06-07 02:49 UTC]      7/13: $auto$slang_frontend.cc:694:finish$\req_src_d$987
[2025-06-07 02:49 UTC]      8/13: $auto$slang_frontend.cc:694:finish$\ready_o$986
[2025-06-07 02:49 UTC]      9/13: $auto$slang_frontend.cc:694:finish$\state_d$985
[2025-06-07 02:49 UTC]     10/13: $auto$slang_frontend.cc:694:finish$\data_src_d$971
[2025-06-07 02:49 UTC]     11/13: $auto$slang_frontend.cc:694:finish$\req_src_d$970
[2025-06-07 02:49 UTC]     12/13: $auto$slang_frontend.cc:694:finish$\state_d$969
[2025-06-07 02:49 UTC]     13/13: $auto$slang_frontend.cc:694:finish$\ready_o$966
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$928'.
[2025-06-07 02:49 UTC]      1/10: $auto$slang_frontend.cc:694:finish$\ack_dst_d$951
[2025-06-07 02:49 UTC]      2/10: $auto$slang_frontend.cc:694:finish$\state_d$950
[2025-06-07 02:49 UTC]      3/10: $auto$slang_frontend.cc:694:finish$\ack_dst_d$945
[2025-06-07 02:49 UTC]      4/10: $auto$slang_frontend.cc:694:finish$\state_d$944
[2025-06-07 02:49 UTC]      5/10: $auto$slang_frontend.cc:694:finish$\data_valid$954
[2025-06-07 02:49 UTC]      6/10: $auto$slang_frontend.cc:694:finish$\state_d$952
[2025-06-07 02:49 UTC]      7/10: $auto$slang_frontend.cc:694:finish$\state_d$937
[2025-06-07 02:49 UTC]      8/10: $auto$slang_frontend.cc:694:finish$\data_valid$939
[2025-06-07 02:49 UTC]      9/10: $auto$slang_frontend.cc:694:finish$\state_d$938
[2025-06-07 02:49 UTC]     10/10: $auto$slang_frontend.cc:694:finish$\ack_dst_d$953
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$auto$slang_frontend.cc:2285:handle_ff_process$921'.
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$892'.
[2025-06-07 02:49 UTC]      1/13: $auto$slang_frontend.cc:694:finish$\ready_o$909
[2025-06-07 02:49 UTC]      2/13: $auto$slang_frontend.cc:694:finish$\ready_o$911
[2025-06-07 02:49 UTC]      3/13: $auto$slang_frontend.cc:694:finish$\state_d$910
[2025-06-07 02:49 UTC]      4/13: $auto$slang_frontend.cc:694:finish$\req_src_d$904
[2025-06-07 02:49 UTC]      5/13: $auto$slang_frontend.cc:694:finish$\state_d$903
[2025-06-07 02:49 UTC]      6/13: $auto$slang_frontend.cc:694:finish$\data_src_d$915
[2025-06-07 02:49 UTC]      7/13: $auto$slang_frontend.cc:694:finish$\req_src_d$914
[2025-06-07 02:49 UTC]      8/13: $auto$slang_frontend.cc:694:finish$\ready_o$913
[2025-06-07 02:49 UTC]      9/13: $auto$slang_frontend.cc:694:finish$\state_d$912
[2025-06-07 02:49 UTC]     10/13: $auto$slang_frontend.cc:694:finish$\data_src_d$898
[2025-06-07 02:49 UTC]     11/13: $auto$slang_frontend.cc:694:finish$\req_src_d$897
[2025-06-07 02:49 UTC]     12/13: $auto$slang_frontend.cc:694:finish$\state_d$896
[2025-06-07 02:49 UTC]     13/13: $auto$slang_frontend.cc:694:finish$\ready_o$893
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$855'.
[2025-06-07 02:49 UTC]      1/10: $auto$slang_frontend.cc:694:finish$\ack_dst_d$878
[2025-06-07 02:49 UTC]      2/10: $auto$slang_frontend.cc:694:finish$\state_d$877
[2025-06-07 02:49 UTC]      3/10: $auto$slang_frontend.cc:694:finish$\ack_dst_d$872
[2025-06-07 02:49 UTC]      4/10: $auto$slang_frontend.cc:694:finish$\state_d$871
[2025-06-07 02:49 UTC]      5/10: $auto$slang_frontend.cc:694:finish$\data_valid$881
[2025-06-07 02:49 UTC]      6/10: $auto$slang_frontend.cc:694:finish$\state_d$879
[2025-06-07 02:49 UTC]      7/10: $auto$slang_frontend.cc:694:finish$\state_d$864
[2025-06-07 02:49 UTC]      8/10: $auto$slang_frontend.cc:694:finish$\data_valid$866
[2025-06-07 02:49 UTC]      9/10: $auto$slang_frontend.cc:694:finish$\state_d$865
[2025-06-07 02:49 UTC]     10/10: $auto$slang_frontend.cc:694:finish$\ack_dst_d$880
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$auto$slang_frontend.cc:2285:handle_ff_process$848'.
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$819'.
[2025-06-07 02:49 UTC]      1/13: $auto$slang_frontend.cc:694:finish$\ready_o$836
[2025-06-07 02:49 UTC]      2/13: $auto$slang_frontend.cc:694:finish$\ready_o$838
[2025-06-07 02:49 UTC]      3/13: $auto$slang_frontend.cc:694:finish$\state_d$837
[2025-06-07 02:49 UTC]      4/13: $auto$slang_frontend.cc:694:finish$\req_src_d$831
[2025-06-07 02:49 UTC]      5/13: $auto$slang_frontend.cc:694:finish$\state_d$830
[2025-06-07 02:49 UTC]      6/13: $auto$slang_frontend.cc:694:finish$\data_src_d$842
[2025-06-07 02:49 UTC]      7/13: $auto$slang_frontend.cc:694:finish$\req_src_d$841
[2025-06-07 02:49 UTC]      8/13: $auto$slang_frontend.cc:694:finish$\ready_o$840
[2025-06-07 02:49 UTC]      9/13: $auto$slang_frontend.cc:694:finish$\state_d$839
[2025-06-07 02:49 UTC]     10/13: $auto$slang_frontend.cc:694:finish$\data_src_d$825
[2025-06-07 02:49 UTC]     11/13: $auto$slang_frontend.cc:694:finish$\req_src_d$824
[2025-06-07 02:49 UTC]     12/13: $auto$slang_frontend.cc:694:finish$\state_d$823
[2025-06-07 02:49 UTC]     13/13: $auto$slang_frontend.cc:694:finish$\ready_o$820
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2207:handle_comb_like_process$803'.
[2025-06-07 02:49 UTC]      1/9: $auto$slang_frontend.cc:694:finish$\receiver_clear_out$811
[2025-06-07 02:49 UTC]      2/9: $auto$slang_frontend.cc:694:finish$\receiver_isolate_out$810
[2025-06-07 02:49 UTC]      3/9: $auto$slang_frontend.cc:694:finish$\receiver_phase_ack$809
[2025-06-07 02:49 UTC]      4/9: $auto$slang_frontend.cc:694:finish$\receiver_clear_out$814
[2025-06-07 02:49 UTC]      5/9: $auto$slang_frontend.cc:694:finish$\receiver_isolate_out$813
[2025-06-07 02:49 UTC]      6/9: $auto$slang_frontend.cc:694:finish$\receiver_phase_ack$812
[2025-06-07 02:49 UTC]      7/9: $auto$slang_frontend.cc:694:finish$\receiver_clear_out$808
[2025-06-07 02:49 UTC]      8/9: $auto$slang_frontend.cc:694:finish$\receiver_isolate_out$807
[2025-06-07 02:49 UTC]      9/9: $auto$slang_frontend.cc:694:finish$\receiver_phase_ack$806
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2285:handle_ff_process$793'.
[2025-06-07 02:49 UTC]      1/1: $auto$slang_frontend.cc:694:finish$\receiver_phase_q$802
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2285:handle_ff_process$787'.
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2207:handle_comb_like_process$738'.
[2025-06-07 02:49 UTC]      1/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$781
[2025-06-07 02:49 UTC]      2/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$778
[2025-06-07 02:49 UTC]      3/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$775
[2025-06-07 02:49 UTC]      4/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$772
[2025-06-07 02:49 UTC]      5/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$767
[2025-06-07 02:49 UTC]      6/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$768
[2025-06-07 02:49 UTC]      7/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$769
[2025-06-07 02:49 UTC]      8/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$758
[2025-06-07 02:49 UTC]      9/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$755
[2025-06-07 02:49 UTC]     10/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$750
[2025-06-07 02:49 UTC]     11/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$751
[2025-06-07 02:49 UTC]     12/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$752
[2025-06-07 02:49 UTC]     13/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$782
[2025-06-07 02:49 UTC]     14/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$741
[2025-06-07 02:49 UTC]     15/18: $auto$slang_frontend.cc:694:finish$\initiator_clear_out$786
[2025-06-07 02:49 UTC]     16/18: $auto$slang_frontend.cc:694:finish$\initiator_isolate_out$785
[2025-06-07 02:49 UTC]     17/18: $auto$slang_frontend.cc:694:finish$\initiator_phase_transition_req$784
[2025-06-07 02:49 UTC]     18/18: $auto$slang_frontend.cc:694:finish$\initiator_clear_seq_phase$783
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2207:handle_comb_like_process$722'.
[2025-06-07 02:49 UTC]      1/9: $auto$slang_frontend.cc:694:finish$\receiver_clear_out$730
[2025-06-07 02:49 UTC]      2/9: $auto$slang_frontend.cc:694:finish$\receiver_isolate_out$729
[2025-06-07 02:49 UTC]      3/9: $auto$slang_frontend.cc:694:finish$\receiver_phase_ack$728
[2025-06-07 02:49 UTC]      4/9: $auto$slang_frontend.cc:694:finish$\receiver_clear_out$733
[2025-06-07 02:49 UTC]      5/9: $auto$slang_frontend.cc:694:finish$\receiver_isolate_out$732
[2025-06-07 02:49 UTC]      6/9: $auto$slang_frontend.cc:694:finish$\receiver_phase_ack$731
[2025-06-07 02:49 UTC]      7/9: $auto$slang_frontend.cc:694:finish$\receiver_clear_out$727
[2025-06-07 02:49 UTC]      8/9: $auto$slang_frontend.cc:694:finish$\receiver_isolate_out$726
[2025-06-07 02:49 UTC]      9/9: $auto$slang_frontend.cc:694:finish$\receiver_phase_ack$725
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2285:handle_ff_process$712'.
[2025-06-07 02:49 UTC]      1/1: $auto$slang_frontend.cc:694:finish$\receiver_phase_q$721
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2285:handle_ff_process$706'.
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2207:handle_comb_like_process$657'.
[2025-06-07 02:49 UTC]      1/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$700
[2025-06-07 02:49 UTC]      2/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$697
[2025-06-07 02:49 UTC]      3/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$694
[2025-06-07 02:49 UTC]      4/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$691
[2025-06-07 02:49 UTC]      5/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$686
[2025-06-07 02:49 UTC]      6/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$687
[2025-06-07 02:49 UTC]      7/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$688
[2025-06-07 02:49 UTC]      8/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$677
[2025-06-07 02:49 UTC]      9/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$674
[2025-06-07 02:49 UTC]     10/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$669
[2025-06-07 02:49 UTC]     11/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$670
[2025-06-07 02:49 UTC]     12/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$671
[2025-06-07 02:49 UTC]     13/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$701
[2025-06-07 02:49 UTC]     14/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$660
[2025-06-07 02:49 UTC]     15/18: $auto$slang_frontend.cc:694:finish$\initiator_clear_out$705
[2025-06-07 02:49 UTC]     16/18: $auto$slang_frontend.cc:694:finish$\initiator_isolate_out$704
[2025-06-07 02:49 UTC]     17/18: $auto$slang_frontend.cc:694:finish$\initiator_phase_transition_req$703
[2025-06-07 02:49 UTC]     18/18: $auto$slang_frontend.cc:694:finish$\initiator_clear_seq_phase$702
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2207:handle_comb_like_process$631'.
[2025-06-07 02:49 UTC]      1/9: $auto$slang_frontend.cc:694:finish$\receiver_clear_out$639
[2025-06-07 02:49 UTC]      2/9: $auto$slang_frontend.cc:694:finish$\receiver_isolate_out$638
[2025-06-07 02:49 UTC]      3/9: $auto$slang_frontend.cc:694:finish$\receiver_phase_ack$637
[2025-06-07 02:49 UTC]      4/9: $auto$slang_frontend.cc:694:finish$\receiver_clear_out$642
[2025-06-07 02:49 UTC]      5/9: $auto$slang_frontend.cc:694:finish$\receiver_isolate_out$641
[2025-06-07 02:49 UTC]      6/9: $auto$slang_frontend.cc:694:finish$\receiver_phase_ack$640
[2025-06-07 02:49 UTC]      7/9: $auto$slang_frontend.cc:694:finish$\receiver_clear_out$636
[2025-06-07 02:49 UTC]      8/9: $auto$slang_frontend.cc:694:finish$\receiver_isolate_out$635
[2025-06-07 02:49 UTC]      9/9: $auto$slang_frontend.cc:694:finish$\receiver_phase_ack$634
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2285:handle_ff_process$621'.
[2025-06-07 02:49 UTC]      1/1: $auto$slang_frontend.cc:694:finish$\receiver_phase_q$630
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2285:handle_ff_process$615'.
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2207:handle_comb_like_process$566'.
[2025-06-07 02:49 UTC]      1/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$609
[2025-06-07 02:49 UTC]      2/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$606
[2025-06-07 02:49 UTC]      3/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$603
[2025-06-07 02:49 UTC]      4/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$600
[2025-06-07 02:49 UTC]      5/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$595
[2025-06-07 02:49 UTC]      6/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$596
[2025-06-07 02:49 UTC]      7/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$597
[2025-06-07 02:49 UTC]      8/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$586
[2025-06-07 02:49 UTC]      9/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$583
[2025-06-07 02:49 UTC]     10/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$578
[2025-06-07 02:49 UTC]     11/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$579
[2025-06-07 02:49 UTC]     12/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$580
[2025-06-07 02:49 UTC]     13/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$610
[2025-06-07 02:49 UTC]     14/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$569
[2025-06-07 02:49 UTC]     15/18: $auto$slang_frontend.cc:694:finish$\initiator_clear_out$614
[2025-06-07 02:49 UTC]     16/18: $auto$slang_frontend.cc:694:finish$\initiator_isolate_out$613
[2025-06-07 02:49 UTC]     17/18: $auto$slang_frontend.cc:694:finish$\initiator_phase_transition_req$612
[2025-06-07 02:49 UTC]     18/18: $auto$slang_frontend.cc:694:finish$\initiator_clear_seq_phase$611
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2207:handle_comb_like_process$550'.
[2025-06-07 02:49 UTC]      1/9: $auto$slang_frontend.cc:694:finish$\receiver_clear_out$558
[2025-06-07 02:49 UTC]      2/9: $auto$slang_frontend.cc:694:finish$\receiver_isolate_out$557
[2025-06-07 02:49 UTC]      3/9: $auto$slang_frontend.cc:694:finish$\receiver_phase_ack$556
[2025-06-07 02:49 UTC]      4/9: $auto$slang_frontend.cc:694:finish$\receiver_clear_out$561
[2025-06-07 02:49 UTC]      5/9: $auto$slang_frontend.cc:694:finish$\receiver_isolate_out$560
[2025-06-07 02:49 UTC]      6/9: $auto$slang_frontend.cc:694:finish$\receiver_phase_ack$559
[2025-06-07 02:49 UTC]      7/9: $auto$slang_frontend.cc:694:finish$\receiver_clear_out$555
[2025-06-07 02:49 UTC]      8/9: $auto$slang_frontend.cc:694:finish$\receiver_isolate_out$554
[2025-06-07 02:49 UTC]      9/9: $auto$slang_frontend.cc:694:finish$\receiver_phase_ack$553
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2285:handle_ff_process$540'.
[2025-06-07 02:49 UTC]      1/1: $auto$slang_frontend.cc:694:finish$\receiver_phase_q$549
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2285:handle_ff_process$534'.
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2207:handle_comb_like_process$485'.
[2025-06-07 02:49 UTC]      1/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$528
[2025-06-07 02:49 UTC]      2/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$525
[2025-06-07 02:49 UTC]      3/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$522
[2025-06-07 02:49 UTC]      4/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$519
[2025-06-07 02:49 UTC]      5/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$514
[2025-06-07 02:49 UTC]      6/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$515
[2025-06-07 02:49 UTC]      7/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$516
[2025-06-07 02:49 UTC]      8/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$505
[2025-06-07 02:49 UTC]      9/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$502
[2025-06-07 02:49 UTC]     10/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$497
[2025-06-07 02:49 UTC]     11/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$498
[2025-06-07 02:49 UTC]     12/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$499
[2025-06-07 02:49 UTC]     13/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$529
[2025-06-07 02:49 UTC]     14/18: $auto$slang_frontend.cc:694:finish$\initiator_state_d$488
[2025-06-07 02:49 UTC]     15/18: $auto$slang_frontend.cc:694:finish$\initiator_clear_out$533
[2025-06-07 02:49 UTC]     16/18: $auto$slang_frontend.cc:694:finish$\initiator_isolate_out$532
[2025-06-07 02:49 UTC]     17/18: $auto$slang_frontend.cc:694:finish$\initiator_phase_transition_req$531
[2025-06-07 02:49 UTC]     18/18: $auto$slang_frontend.cc:694:finish$\initiator_clear_seq_phase$530
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$457'.
[2025-06-07 02:49 UTC]      1/1: $auto$slang_frontend.cc:694:finish$\data_dst_d$466
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$446'.
[2025-06-07 02:49 UTC]      1/2: $auto$slang_frontend.cc:694:finish$\ack_dst_d$455
[2025-06-07 02:49 UTC]      2/2: $auto$slang_frontend.cc:694:finish$\ack_dst_d$456
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$425'.
[2025-06-07 02:49 UTC]      1/4: $auto$slang_frontend.cc:694:finish$\data_src_d$435
[2025-06-07 02:49 UTC]      2/4: $auto$slang_frontend.cc:694:finish$\req_src_d$434
[2025-06-07 02:49 UTC]      3/4: $auto$slang_frontend.cc:694:finish$\req_src_d$436
[2025-06-07 02:49 UTC]      4/4: $auto$slang_frontend.cc:694:finish$\data_src_d$437
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$407'.
[2025-06-07 02:49 UTC]      1/1: $auto$slang_frontend.cc:694:finish$\data_dst_d$416
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$396'.
[2025-06-07 02:49 UTC]      1/2: $auto$slang_frontend.cc:694:finish$\ack_dst_d$405
[2025-06-07 02:49 UTC]      2/2: $auto$slang_frontend.cc:694:finish$\ack_dst_d$406
[2025-06-07 02:49 UTC] Creating decoders for process `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$375'.
[2025-06-07 02:49 UTC]      1/4: $auto$slang_frontend.cc:694:finish$\data_src_d$385
[2025-06-07 02:49 UTC]      2/4: $auto$slang_frontend.cc:694:finish$\req_src_d$384
[2025-06-07 02:49 UTC]      3/4: $auto$slang_frontend.cc:694:finish$\req_src_d$386
[2025-06-07 02:49 UTC]      4/4: $auto$slang_frontend.cc:694:finish$\data_src_d$387
[2025-06-07 02:49 UTC] Creating decoders for process `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2207:handle_comb_like_process$222'.
[2025-06-07 02:49 UTC]      1/2: $auto$slang_frontend.cc:694:finish$\tdo_mux$225
[2025-06-07 02:49 UTC]      2/2: $auto$slang_frontend.cc:694:finish$\tdo_mux$226
[2025-06-07 02:49 UTC] Creating decoders for process `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2207:handle_comb_like_process$217'.
[2025-06-07 02:49 UTC]      1/4: $auto$slang_frontend.cc:694:finish$\bypass_select$221
[2025-06-07 02:49 UTC]      2/4: $auto$slang_frontend.cc:694:finish$\idcode_select$220
[2025-06-07 02:49 UTC]      3/4: $auto$slang_frontend.cc:694:finish$\dmi_select_o$219
[2025-06-07 02:49 UTC]      4/4: $auto$slang_frontend.cc:694:finish$\dtmcs_select_o$218
[2025-06-07 02:49 UTC] Creating decoders for process `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2207:handle_comb_like_process$190'.
[2025-06-07 02:49 UTC]      1/10: $auto$slang_frontend.cc:694:finish$\bypass_d$216
[2025-06-07 02:49 UTC]      2/10: $auto$slang_frontend.cc:694:finish$\idcode_d$215
[2025-06-07 02:49 UTC]      3/10: $auto$slang_frontend.cc:694:finish$\bypass_d$210
[2025-06-07 02:49 UTC]      4/10: $auto$slang_frontend.cc:694:finish$\idcode_d$207
[2025-06-07 02:49 UTC]      5/10: $auto$slang_frontend.cc:694:finish$\bypass_d$212
[2025-06-07 02:49 UTC]      6/10: $auto$slang_frontend.cc:694:finish$\idcode_d$211
[2025-06-07 02:49 UTC]      7/10: $auto$slang_frontend.cc:694:finish$\bypass_d$198
[2025-06-07 02:49 UTC]      8/10: $auto$slang_frontend.cc:694:finish$\idcode_d$195
[2025-06-07 02:49 UTC]      9/10: $auto$slang_frontend.cc:694:finish$\bypass_d$200
[2025-06-07 02:49 UTC]     10/10: $auto$slang_frontend.cc:694:finish$\idcode_d$199
[2025-06-07 02:49 UTC] Creating decoders for process `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2207:handle_comb_like_process$234'.
[2025-06-07 02:49 UTC]      1/8: $auto$slang_frontend.cc:694:finish$\test_logic_reset$306
[2025-06-07 02:49 UTC]      2/8: $auto$slang_frontend.cc:694:finish$\tap_state_d$299
[2025-06-07 02:49 UTC]      3/8: $auto$slang_frontend.cc:694:finish$\update_ir$305
[2025-06-07 02:49 UTC]      4/8: $auto$slang_frontend.cc:694:finish$\shift_ir$304
[2025-06-07 02:49 UTC]      5/8: $auto$slang_frontend.cc:694:finish$\capture_ir$303
[2025-06-07 02:49 UTC]      6/8: $auto$slang_frontend.cc:694:finish$\capture_dr$302
[2025-06-07 02:49 UTC]      7/8: $auto$slang_frontend.cc:694:finish$\shift_dr$301
[2025-06-07 02:49 UTC]      8/8: $auto$slang_frontend.cc:694:finish$\update_dr$300
[2025-06-07 02:49 UTC] Creating decoders for process `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2207:handle_comb_like_process$171'.
[2025-06-07 02:49 UTC]      1/5: $auto$slang_frontend.cc:694:finish$\jtag_ir_d$184
[2025-06-07 02:49 UTC]      2/5: $auto$slang_frontend.cc:694:finish$\jtag_ir_shift_d$183
[2025-06-07 02:49 UTC]      3/5: $auto$slang_frontend.cc:694:finish$\jtag_ir_d$180
[2025-06-07 02:49 UTC]      4/5: $auto$slang_frontend.cc:694:finish$\jtag_ir_shift_d$177
[2025-06-07 02:49 UTC]      5/5: $auto$slang_frontend.cc:694:finish$\jtag_ir_shift_d$174
[2025-06-07 02:49 UTC] Creating decoders for process `\dmi_jtag.$auto$slang_frontend.cc:2207:handle_comb_like_process$33'.
[2025-06-07 02:49 UTC]      1/38: $auto$slang_frontend.cc:694:finish$\error_d$126
[2025-06-07 02:49 UTC]      2/38: $auto$slang_frontend.cc:694:finish$\error_d$119
[2025-06-07 02:49 UTC]      3/38: $auto$slang_frontend.cc:694:finish$\error_d$112
[2025-06-07 02:49 UTC]      4/38: $auto$slang_frontend.cc:694:finish$\error_dmi_busy$105
[2025-06-07 02:49 UTC]      5/38: $auto$slang_frontend.cc:694:finish$\error_dmi_busy$94
[2025-06-07 02:49 UTC]      6/38: $auto$slang_frontend.cc:694:finish$\state_d$81
[2025-06-07 02:49 UTC]      7/38: $auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$75
[2025-06-07 02:49 UTC]      8/38: $auto$slang_frontend.cc:694:finish$\error_dmi_busy$74
[2025-06-07 02:49 UTC]      9/38: $auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$78
[2025-06-07 02:49 UTC]     10/38: $auto$slang_frontend.cc:694:finish$\error_dmi_busy$77
[2025-06-07 02:49 UTC]     11/38: $auto$slang_frontend.cc:694:finish$\state_d$76
[2025-06-07 02:49 UTC]     12/38: $auto$slang_frontend.cc:694:finish$\state_d$71
[2025-06-07 02:49 UTC]     13/38: $auto$slang_frontend.cc:694:finish$\data_d$62
[2025-06-07 02:49 UTC]     14/38: $auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$64
[2025-06-07 02:49 UTC]     15/38: $auto$slang_frontend.cc:694:finish$\error_dmi_busy$63
[2025-06-07 02:49 UTC]     16/38: $auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$68
[2025-06-07 02:49 UTC]     17/38: $auto$slang_frontend.cc:694:finish$\error_dmi_busy$67
[2025-06-07 02:49 UTC]     18/38: $auto$slang_frontend.cc:694:finish$\data_d$66
[2025-06-07 02:49 UTC]     19/38: $auto$slang_frontend.cc:694:finish$\state_d$65
[2025-06-07 02:49 UTC]     20/38: $auto$slang_frontend.cc:694:finish$\state_d$59
[2025-06-07 02:49 UTC]     21/38: $auto$slang_frontend.cc:694:finish$\data_d$85
[2025-06-07 02:49 UTC]     22/38: $auto$slang_frontend.cc:694:finish$\address_d$84
[2025-06-07 02:49 UTC]     23/38: $auto$slang_frontend.cc:694:finish$\state_d$83
[2025-06-07 02:49 UTC]     24/38: $auto$slang_frontend.cc:694:finish$\state_d$52
[2025-06-07 02:49 UTC]     25/38: $auto$slang_frontend.cc:694:finish$\state_d$53
[2025-06-07 02:49 UTC]     26/38: $auto$slang_frontend.cc:694:finish$\data_d$56
[2025-06-07 02:49 UTC]     27/38: $auto$slang_frontend.cc:694:finish$\address_d$55
[2025-06-07 02:49 UTC]     28/38: $auto$slang_frontend.cc:694:finish$\state_d$54
[2025-06-07 02:49 UTC]     29/38: $auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$87
[2025-06-07 02:49 UTC]     30/38: $auto$slang_frontend.cc:694:finish$\error_dmi_busy$86
[2025-06-07 02:49 UTC]     31/38: $auto$slang_frontend.cc:694:finish$\dmi_req_valid$82
[2025-06-07 02:49 UTC]     32/38: $auto$slang_frontend.cc:694:finish$\data_d$131
[2025-06-07 02:49 UTC]     33/38: $auto$slang_frontend.cc:694:finish$\address_d$130
[2025-06-07 02:49 UTC]     34/38: $auto$slang_frontend.cc:694:finish$\state_d$129
[2025-06-07 02:49 UTC]     35/38: $auto$slang_frontend.cc:694:finish$\error_d$127
[2025-06-07 02:49 UTC]     36/38: $auto$slang_frontend.cc:694:finish$\error_dmi_op_failed$133
[2025-06-07 02:49 UTC]     37/38: $auto$slang_frontend.cc:694:finish$\error_dmi_busy$132
[2025-06-07 02:49 UTC]     38/38: $auto$slang_frontend.cc:694:finish$\dmi_req_valid$128
[2025-06-07 02:49 UTC] Creating decoders for process `\dmi_jtag.$auto$slang_frontend.cc:2207:handle_comb_like_process$134'.
[2025-06-07 02:49 UTC]      1/7: $auto$slang_frontend.cc:694:finish$\dr_d$163
[2025-06-07 02:49 UTC]      2/7: $auto$slang_frontend.cc:694:finish$\dr_d$164
[2025-06-07 02:49 UTC]      3/7: $auto$slang_frontend.cc:694:finish$\dr_d$155
[2025-06-07 02:49 UTC]      4/7: $auto$slang_frontend.cc:694:finish$\dr_d$156
[2025-06-07 02:49 UTC]      5/7: $auto$slang_frontend.cc:694:finish$\dr_d$157
[2025-06-07 02:49 UTC]      6/7: $auto$slang_frontend.cc:694:finish$\dr_d$158
[2025-06-07 02:49 UTC]      7/7: $auto$slang_frontend.cc:694:finish$\dr_d$165
[2025-06-07 02:49 UTC] Creating decoders for process `\dmi_jtag.$auto$slang_frontend.cc:2207:handle_comb_like_process$7'.
[2025-06-07 02:49 UTC]      1/4: $auto$slang_frontend.cc:694:finish$\dtmcs_d$20
[2025-06-07 02:49 UTC]      2/4: $auto$slang_frontend.cc:694:finish$\dtmcs_d$21
[2025-06-07 02:49 UTC]      3/4: $auto$slang_frontend.cc:694:finish$\dtmcs_d$12
[2025-06-07 02:49 UTC]      4/4: $auto$slang_frontend.cc:694:finish$\dtmcs_d$13
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 13.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
[2025-06-07 02:49 UTC] Found and cleaned up 9 empty switches in `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$1074'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$1074'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$auto$slang_frontend.cc:2285:handle_ff_process$1067'.
[2025-06-07 02:49 UTC] Found and cleaned up 7 empty switches in `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$1038'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$1038'.
[2025-06-07 02:49 UTC] Found and cleaned up 9 empty switches in `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$1001'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$1001'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$auto$slang_frontend.cc:2285:handle_ff_process$994'.
[2025-06-07 02:49 UTC] Found and cleaned up 7 empty switches in `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$965'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$965'.
[2025-06-07 02:49 UTC] Found and cleaned up 9 empty switches in `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$928'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$928'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$auto$slang_frontend.cc:2285:handle_ff_process$921'.
[2025-06-07 02:49 UTC] Found and cleaned up 7 empty switches in `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$892'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$892'.
[2025-06-07 02:49 UTC] Found and cleaned up 9 empty switches in `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$855'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$855'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$auto$slang_frontend.cc:2285:handle_ff_process$848'.
[2025-06-07 02:49 UTC] Found and cleaned up 7 empty switches in `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$819'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$819'.
[2025-06-07 02:49 UTC] Found and cleaned up 5 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2207:handle_comb_like_process$803'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2207:handle_comb_like_process$803'.
[2025-06-07 02:49 UTC] Found and cleaned up 1 empty switch in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2285:handle_ff_process$793'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2285:handle_ff_process$793'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2285:handle_ff_process$787'.
[2025-06-07 02:49 UTC] Found and cleaned up 27 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2207:handle_comb_like_process$738'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2207:handle_comb_like_process$738'.
[2025-06-07 02:49 UTC] Found and cleaned up 5 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2207:handle_comb_like_process$722'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2207:handle_comb_like_process$722'.
[2025-06-07 02:49 UTC] Found and cleaned up 1 empty switch in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2285:handle_ff_process$712'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2285:handle_ff_process$712'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2285:handle_ff_process$706'.
[2025-06-07 02:49 UTC] Found and cleaned up 27 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2207:handle_comb_like_process$657'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2207:handle_comb_like_process$657'.
[2025-06-07 02:49 UTC] Found and cleaned up 5 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2207:handle_comb_like_process$631'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2207:handle_comb_like_process$631'.
[2025-06-07 02:49 UTC] Found and cleaned up 1 empty switch in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2285:handle_ff_process$621'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2285:handle_ff_process$621'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2285:handle_ff_process$615'.
[2025-06-07 02:49 UTC] Found and cleaned up 27 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2207:handle_comb_like_process$566'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$auto$slang_frontend.cc:2207:handle_comb_like_process$566'.
[2025-06-07 02:49 UTC] Found and cleaned up 5 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2207:handle_comb_like_process$550'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2207:handle_comb_like_process$550'.
[2025-06-07 02:49 UTC] Found and cleaned up 1 empty switch in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2285:handle_ff_process$540'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2285:handle_ff_process$540'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2285:handle_ff_process$534'.
[2025-06-07 02:49 UTC] Found and cleaned up 27 empty switches in `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2207:handle_comb_like_process$485'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$auto$slang_frontend.cc:2207:handle_comb_like_process$485'.
[2025-06-07 02:49 UTC] Found and cleaned up 1 empty switch in `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$457'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$457'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$446'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$446'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$425'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$425'.
[2025-06-07 02:49 UTC] Found and cleaned up 1 empty switch in `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$407'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$407'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$396'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$auto$slang_frontend.cc:2207:handle_comb_like_process$396'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$375'.
[2025-06-07 02:49 UTC] Removing empty process `cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$auto$slang_frontend.cc:2207:handle_comb_like_process$375'.
[2025-06-07 02:49 UTC] Found and cleaned up 3 empty switches in `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2207:handle_comb_like_process$222'.
[2025-06-07 02:49 UTC] Removing empty process `dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2207:handle_comb_like_process$222'.
[2025-06-07 02:49 UTC] Found and cleaned up 1 empty switch in `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2207:handle_comb_like_process$217'.
[2025-06-07 02:49 UTC] Removing empty process `dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2207:handle_comb_like_process$217'.
[2025-06-07 02:49 UTC] Found and cleaned up 13 empty switches in `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2207:handle_comb_like_process$190'.
[2025-06-07 02:49 UTC] Removing empty process `dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2207:handle_comb_like_process$190'.
[2025-06-07 02:49 UTC] Found and cleaned up 1 empty switch in `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2207:handle_comb_like_process$234'.
[2025-06-07 02:49 UTC] Removing empty process `dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2207:handle_comb_like_process$234'.
[2025-06-07 02:49 UTC] Found and cleaned up 7 empty switches in `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2207:handle_comb_like_process$171'.
[2025-06-07 02:49 UTC] Removing empty process `dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2207:handle_comb_like_process$171'.
[2025-06-07 02:49 UTC] Found and cleaned up 33 empty switches in `\dmi_jtag.$auto$slang_frontend.cc:2207:handle_comb_like_process$33'.
[2025-06-07 02:49 UTC] Removing empty process `dmi_jtag.$auto$slang_frontend.cc:2207:handle_comb_like_process$33'.
[2025-06-07 02:49 UTC] Found and cleaned up 13 empty switches in `\dmi_jtag.$auto$slang_frontend.cc:2207:handle_comb_like_process$134'.
[2025-06-07 02:49 UTC] Removing empty process `dmi_jtag.$auto$slang_frontend.cc:2207:handle_comb_like_process$134'.
[2025-06-07 02:49 UTC] Found and cleaned up 7 empty switches in `\dmi_jtag.$auto$slang_frontend.cc:2207:handle_comb_like_process$7'.
[2025-06-07 02:49 UTC] Removing empty process `dmi_jtag.$auto$slang_frontend.cc:2207:handle_comb_like_process$7'.
[2025-06-07 02:49 UTC] Cleaned up 288 empty switches.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 13.9. Executing OPT_EXPR pass (perform const folding).
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] <suppressed ~1 debug messages>
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] <suppressed ~1 debug messages>
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] <suppressed ~1 debug messages>
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] <suppressed ~1 debug messages>
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] <suppressed ~1 debug messages>
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] <suppressed ~1 debug messages>
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] <suppressed ~1 debug messages>
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] <suppressed ~1 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] <suppressed ~17 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] <suppressed ~18 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] <suppressed ~17 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] <suppressed ~18 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] <suppressed ~17 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] <suppressed ~18 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] <suppressed ~17 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] <suppressed ~18 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] <suppressed ~24 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] <suppressed ~24 debug messages>
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC] <suppressed ~1 debug messages>
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC] <suppressed ~1 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] <suppressed ~24 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] <suppressed ~24 debug messages>
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC] <suppressed ~1 debug messages>
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC] <suppressed ~1 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] <suppressed ~4 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] <suppressed ~4 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] <suppressed ~2 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] <suppressed ~2 debug messages>
[2025-06-07 02:49 UTC] Optimizing module tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC] Optimizing module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] <suppressed ~1 debug messages>
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] <suppressed ~34 debug messages>
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag.
[2025-06-07 02:49 UTC] <suppressed ~44 debug messages>
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 14. Executing ATTRMAP pass (move or copy attributes).
[2025-06-07 02:49 UTC] Changed attribute on sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.reg_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.reg_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.reg_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.reg_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.reg_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.reg_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.reg_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.reg_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.req_synced: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.ack_dst_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.ack_dst_d: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.ack_synced: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.data_src_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.data_src_d: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.req_src_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.req_src_d: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.req_synced: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.ack_dst_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.ack_dst_d: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.ack_synced: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.data_src_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.data_src_d: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.req_src_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.req_src_d: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.req_synced: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.ack_dst_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.ack_dst_d: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.ack_synced: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.data_src_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.data_src_d: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.req_src_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.req_src_d: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.req_synced: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.ack_dst_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.ack_dst_d: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.ack_synced: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.data_src_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.data_src_d: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.req_src_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.req_src_d: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.reg_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.reg_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.reg_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.reg_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.async_b2a_next_phase: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.async_a2b_ack: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.async_b2a_req: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.async_a2b_next_phase: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.async_b2a_ack: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.async_a2b_req: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.req_synced_q1: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.req_synced: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.ack_dst_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.ack_dst_d: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.ack_synced: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.req_src_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.req_src_d: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.async_b2a_next_phase: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.async_a2b_ack: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.async_b2a_req: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.async_a2b_next_phase: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.async_b2a_ack: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.async_a2b_req: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.req_synced_q1: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.req_synced: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.ack_dst_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.ack_dst_d: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.ack_synced: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.req_src_q: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.req_src_d: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_ack: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_req: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_ack: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_req: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.i_mux: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] Changed attribute on tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.i_inv: dont_touch="true" -> keep="true"
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 15. Executing ATTRMVCP pass (move or copy attributes).
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.req_synced to cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.ack_dst_q to cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$driver$ack_dst_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.ack_dst_d to cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$procmux$1217.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.ack_synced to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.data_src_q to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$driver$data_src_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.data_src_q to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$driver$data_src_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.data_src_d to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$procmux$1254.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.data_src_d to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$procmux$1254.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.req_src_q to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$driver$req_src_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.req_src_d to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$procmux$1260.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.req_synced to cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.ack_dst_q to cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$driver$ack_dst_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.ack_dst_d to cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$procmux$1371.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.ack_synced to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.data_src_q to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$driver$data_src_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.data_src_q to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$driver$data_src_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.data_src_d to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$procmux$1408.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.data_src_d to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$procmux$1408.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.req_src_q to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$driver$req_src_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.req_src_d to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$procmux$1414.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.req_synced to cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.ack_dst_q to cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$driver$ack_dst_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.ack_dst_d to cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$procmux$1525.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.ack_synced to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.data_src_q to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$driver$data_src_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.data_src_q to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$driver$data_src_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.data_src_d to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$procmux$1562.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.data_src_d to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$procmux$1562.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.req_src_q to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$driver$req_src_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.req_src_d to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$procmux$1568.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.req_synced to cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.ack_dst_q to cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$driver$ack_dst_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.ack_dst_d to cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$procmux$1679.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.ack_synced to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.data_src_q to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$driver$data_src_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.data_src_q to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$driver$data_src_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.data_src_d to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$procmux$1716.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.data_src_d to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$procmux$1716.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.req_src_q to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$driver$req_src_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.req_src_d to cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$procmux$1722.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.reg_q to sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.$driver$reg_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.async_b2a_next_phase to cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.async_b2a_next_phase to cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.async_a2b_ack to cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.async_b2a_req to cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.async_a2b_next_phase to cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.async_a2b_next_phase to cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.async_b2a_ack to cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.async_a2b_req to cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.resp.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.resp.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2951.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.req_synced_q1 to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$req_synced_q1.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.req_synced to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.ack_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$driver$ack_dst_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.ack_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.$procmux$2960.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.resp.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.resp.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2978.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.ack_synced to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.req_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$driver$req_src_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.req_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.$procmux$2974.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.async_b2a_next_phase to cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.async_b2a_next_phase to cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.async_a2b_ack to cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.async_b2a_req to cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.async_a2b_next_phase to cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.async_a2b_next_phase to cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.async_b2a_ack to cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.async_a2b_req to cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.op.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.op.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.addr.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.addr.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.addr.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.addr.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.addr.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.addr.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$data_dst_q.addr.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.data_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2980.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.req_synced_q1 to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$req_synced_q1.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.req_synced to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.ack_dst_q to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$driver$ack_dst_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.ack_dst_d to cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.$procmux$2989.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.data.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.op.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.op.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.addr.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.addr.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.addr.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.addr.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.addr.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.addr.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$data_src_q.addr.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.data_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3007.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.ack_synced to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.req_src_q to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$driver$req_src_q.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.req_src_d to cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.$procmux$3003.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_ack to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.async_req to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_data to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_ack to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] Moving attribute keep="true" from cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.async_req to cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 16. Executing HIERARCHY pass (managing design hierarchy).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 16.1. Analyzing design hierarchy..
[2025-06-07 02:49 UTC] Top module:  \dmi_jtag
[2025-06-07 02:49 UTC] Used module:     \dmi_cdc$dmi_jtag.i_dmi_cdc
[2025-06-07 02:49 UTC] Used module:         \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp
[2025-06-07 02:49 UTC] Used module:             \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr
[2025-06-07 02:49 UTC] Used module:                 \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b
[2025-06-07 02:49 UTC] Used module:                     \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[2025-06-07 02:49 UTC] Used module:                         \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[2025-06-07 02:49 UTC] Used module:                     \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[2025-06-07 02:49 UTC] Used module:                         \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[2025-06-07 02:49 UTC] Used module:                 \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a
[2025-06-07 02:49 UTC] Used module:                     \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[2025-06-07 02:49 UTC] Used module:                         \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[2025-06-07 02:49 UTC] Used module:                     \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[2025-06-07 02:49 UTC] Used module:                         \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[2025-06-07 02:49 UTC] Used module:             \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
[2025-06-07 02:49 UTC] Used module:                 \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync
[2025-06-07 02:49 UTC] Used module:             \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
[2025-06-07 02:49 UTC] Used module:                 \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync
[2025-06-07 02:49 UTC] Used module:         \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req
[2025-06-07 02:49 UTC] Used module:             \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr
[2025-06-07 02:49 UTC] Used module:                 \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b
[2025-06-07 02:49 UTC] Used module:                     \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[2025-06-07 02:49 UTC] Used module:                         \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[2025-06-07 02:49 UTC] Used module:                     \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[2025-06-07 02:49 UTC] Used module:                         \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[2025-06-07 02:49 UTC] Used module:                 \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a
[2025-06-07 02:49 UTC] Used module:                     \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[2025-06-07 02:49 UTC] Used module:                         \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[2025-06-07 02:49 UTC] Used module:                     \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[2025-06-07 02:49 UTC] Used module:                         \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[2025-06-07 02:49 UTC] Used module:             \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
[2025-06-07 02:49 UTC] Used module:                 \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync
[2025-06-07 02:49 UTC] Used module:             \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
[2025-06-07 02:49 UTC] Used module:                 \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync
[2025-06-07 02:49 UTC] Used module:     \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap
[2025-06-07 02:49 UTC] Used module:         \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux
[2025-06-07 02:49 UTC] Used module:         \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 16.2. Analyzing design hierarchy..
[2025-06-07 02:49 UTC] Top module:  \dmi_jtag
[2025-06-07 02:49 UTC] Used module:     \dmi_cdc$dmi_jtag.i_dmi_cdc
[2025-06-07 02:49 UTC] Used module:         \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp
[2025-06-07 02:49 UTC] Used module:             \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr
[2025-06-07 02:49 UTC] Used module:                 \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b
[2025-06-07 02:49 UTC] Used module:                     \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[2025-06-07 02:49 UTC] Used module:                         \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[2025-06-07 02:49 UTC] Used module:                     \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[2025-06-07 02:49 UTC] Used module:                         \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[2025-06-07 02:49 UTC] Used module:                 \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a
[2025-06-07 02:49 UTC] Used module:                     \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[2025-06-07 02:49 UTC] Used module:                         \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[2025-06-07 02:49 UTC] Used module:                     \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[2025-06-07 02:49 UTC] Used module:                         \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[2025-06-07 02:49 UTC] Used module:             \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
[2025-06-07 02:49 UTC] Used module:                 \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync
[2025-06-07 02:49 UTC] Used module:             \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
[2025-06-07 02:49 UTC] Used module:                 \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync
[2025-06-07 02:49 UTC] Used module:         \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req
[2025-06-07 02:49 UTC] Used module:             \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr
[2025-06-07 02:49 UTC] Used module:                 \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b
[2025-06-07 02:49 UTC] Used module:                     \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[2025-06-07 02:49 UTC] Used module:                         \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[2025-06-07 02:49 UTC] Used module:                     \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[2025-06-07 02:49 UTC] Used module:                         \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[2025-06-07 02:49 UTC] Used module:                 \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a
[2025-06-07 02:49 UTC] Used module:                     \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[2025-06-07 02:49 UTC] Used module:                         \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[2025-06-07 02:49 UTC] Used module:                     \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[2025-06-07 02:49 UTC] Used module:                         \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[2025-06-07 02:49 UTC] Used module:             \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
[2025-06-07 02:49 UTC] Used module:                 \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync
[2025-06-07 02:49 UTC] Used module:             \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
[2025-06-07 02:49 UTC] Used module:                 \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync
[2025-06-07 02:49 UTC] Used module:     \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap
[2025-06-07 02:49 UTC] Used module:         \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux
[2025-06-07 02:49 UTC] Used module:         \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv
[2025-06-07 02:49 UTC] Removed 0 unused modules.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 17. Executing CHECK pass (checking for obvious problems).
[2025-06-07 02:49 UTC] Checking module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync...
[2025-06-07 02:49 UTC] Checking module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync...
[2025-06-07 02:49 UTC] Checking module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync...
[2025-06-07 02:49 UTC] Checking module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync...
[2025-06-07 02:49 UTC] Checking module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync...
[2025-06-07 02:49 UTC] Checking module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync...
[2025-06-07 02:49 UTC] Checking module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync...
[2025-06-07 02:49 UTC] Checking module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync...
[2025-06-07 02:49 UTC] Checking module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst...
[2025-06-07 02:49 UTC] Checking module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src...
[2025-06-07 02:49 UTC] Checking module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst...
[2025-06-07 02:49 UTC] Checking module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src...
[2025-06-07 02:49 UTC] Checking module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst...
[2025-06-07 02:49 UTC] Checking module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src...
[2025-06-07 02:49 UTC] Checking module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst...
[2025-06-07 02:49 UTC] Checking module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src...
[2025-06-07 02:49 UTC] Checking module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b...
[2025-06-07 02:49 UTC] Checking module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a...
[2025-06-07 02:49 UTC] Checking module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync...
[2025-06-07 02:49 UTC] Checking module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync...
[2025-06-07 02:49 UTC] Checking module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b...
[2025-06-07 02:49 UTC] Checking module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a...
[2025-06-07 02:49 UTC] Checking module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync...
[2025-06-07 02:49 UTC] Checking module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync...
[2025-06-07 02:49 UTC] Checking module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr...
[2025-06-07 02:49 UTC] Checking module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst...
[2025-06-07 02:49 UTC] Checking module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src...
[2025-06-07 02:49 UTC] Checking module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr...
[2025-06-07 02:49 UTC] Checking module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst...
[2025-06-07 02:49 UTC] Checking module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src...
[2025-06-07 02:49 UTC] Checking module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp...
[2025-06-07 02:49 UTC] Checking module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req...
[2025-06-07 02:49 UTC] Checking module tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux...
[2025-06-07 02:49 UTC] Checking module tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv...
[2025-06-07 02:49 UTC] Checking module dmi_cdc$dmi_jtag.i_dmi_cdc...
[2025-06-07 02:49 UTC] Checking module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap...
[2025-06-07 02:49 UTC] Checking module dmi_jtag...
[2025-06-07 02:49 UTC] Found and reported 0 problems.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 18. Executing PROC pass (convert processes to netlists).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
[2025-06-07 02:49 UTC] Cleaned up 0 empty switches.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
[2025-06-07 02:49 UTC] Removed a total of 0 dead cases.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
[2025-06-07 02:49 UTC] Removed 0 redundant assignments.
[2025-06-07 02:49 UTC] Promoted 0 assignments to connections.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 18.4. Executing PROC_INIT pass (extract init attributes).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 18.5. Executing PROC_ARST pass (detect async resets in processes).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 18.6. Executing PROC_ROM pass (convert switches to ROMs).
[2025-06-07 02:49 UTC] Converted 0 switches.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 18.9. Executing PROC_DFF pass (convert process syncs to FFs).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
[2025-06-07 02:49 UTC] Cleaned up 0 empty switches.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 18.12. Executing OPT_EXPR pass (perform const folding).
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC] Optimizing module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag.
[2025-06-07 02:49 UTC] 20. Executing Verilog backend.
[2025-06-07 02:49 UTC] Dumping module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Dumping module `\dmi_cdc$dmi_jtag.i_dmi_cdc'.
[2025-06-07 02:49 UTC] Dumping module `\dmi_jtag'.
[2025-06-07 02:49 UTC] Dumping module `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv'.
[2025-06-07 02:49 UTC] Dumping module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux'.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 21. Executing OPT_EXPR pass (perform const folding).
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22. Executing OPT pass (performing simple optimizations).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22.1. Executing OPT_EXPR pass (perform const folding).
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22.2. Executing OPT_MERGE pass (detect identical cells).
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req'.
[2025-06-07 02:49 UTC] <suppressed ~6 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp'.
[2025-06-07 02:49 UTC] <suppressed ~6 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] <suppressed ~36 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] <suppressed ~36 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] <suppressed ~36 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] <suppressed ~36 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] <suppressed ~45 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] <suppressed ~45 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] <suppressed ~45 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] <suppressed ~45 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] <suppressed ~150 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] <suppressed ~150 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] <suppressed ~150 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] <suppressed ~150 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_cdc$dmi_jtag.i_dmi_cdc'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag'.
[2025-06-07 02:49 UTC] <suppressed ~132 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap'.
[2025-06-07 02:49 UTC] <suppressed ~90 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux'.
[2025-06-07 02:49 UTC] Removed a total of 386 cells.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2985.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2956.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2994.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2999.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2965.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2970.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1627.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1633.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1616.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1657.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1659.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1667.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1675.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1621.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1473.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1479.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1462.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1503.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1505.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1513.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1521.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1467.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1319.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1325.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1308.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1349.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1351.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1359.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1367.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1313.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1165.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1171.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1154.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1195.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1197.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1205.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1213.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1159.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1702.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1708.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$1684.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1686.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1691.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1746.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1753.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1760.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1696.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1765.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1548.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1554.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$1530.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1532.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1537.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1592.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1599.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1606.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1542.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1611.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1394.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1400.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$1376.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1378.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1383.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1438.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1445.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1452.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1388.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1457.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1240.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1246.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$1222.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1224.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1229.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1284.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1291.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1298.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1234.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1303.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2731.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2739.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2749.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2752.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2754.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2766.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2768.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2779.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2661.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2789.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2800.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2813.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2816.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2818.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2833.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2835.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2849.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2669.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2672.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2882.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2695.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2703.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2711.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2718.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2724.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2435.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2443.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2453.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2456.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2458.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2470.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2472.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2483.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2365.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2493.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2504.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2517.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2520.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2522.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2537.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2539.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2553.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2373.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2376.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2586.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2399.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2407.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2415.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2422.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2428.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2139.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2147.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2157.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2160.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2162.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2174.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2176.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2187.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2069.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2197.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2208.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2221.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2224.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2226.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2241.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2243.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2257.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2077.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$2080.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2290.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2103.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2111.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2119.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2126.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$2132.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1843.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1851.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$1861.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$1864.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1866.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$1878.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1880.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1891.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$1773.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1901.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1912.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$1925.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$1928.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1930.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$1945.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1947.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1961.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$1781.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$1784.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1994.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1807.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1815.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1823.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1830.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$1836.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_jtag..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3209.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3217.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3230.
[2025-06-07 02:49 UTC]     dead port 1/6 on $pmux $procmux$3235.
[2025-06-07 02:49 UTC]     dead port 2/6 on $pmux $procmux$3235.
[2025-06-07 02:49 UTC]     dead port 3/6 on $pmux $procmux$3235.
[2025-06-07 02:49 UTC]     dead port 4/6 on $pmux $procmux$3235.
[2025-06-07 02:49 UTC]     dead port 5/6 on $pmux $procmux$3235.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3242.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3249.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3251.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3254.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3260.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3262.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3265.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3271.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3274.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3280.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3283.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3289.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3292.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3298.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3301.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3311.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3313.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3316.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3325.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3327.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3330.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3338.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3340.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3343.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3351.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3354.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3362.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3365.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3373.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3376.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3384.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3387.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3395.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3398.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3413.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3429.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3445.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3455.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3457.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3459.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3462.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3473.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3475.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3478.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3488.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3491.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3501.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3504.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3514.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3517.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3539.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3200.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3552.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3597.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3597.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3619.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3623.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3630.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3635.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3637.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3639.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3642.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3648.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3650.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3653.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3658.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3661.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3667.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3676.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3685.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3015.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3053.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3058.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3074.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3078.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Removed 261 multiplexer ports.
[2025-06-07 02:49 UTC] <suppressed ~104 debug messages>
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$1728: $procmux$1687_CMP
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$1574: $procmux$1533_CMP
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$1420: $procmux$1379_CMP
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$1266: $procmux$1225_CMP
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2663: { $procmux$2659_CMP $auto$opt_reduce.cc:137:opt_pmux$3691 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2690: { $procmux$2692_CMP $auto$opt_reduce.cc:137:opt_pmux$3693 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2890: $auto$opt_reduce.cc:137:opt_pmux$3695
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2901: $auto$opt_reduce.cc:137:opt_pmux$3697
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2698: { $procmux$2694_CMP $auto$opt_reduce.cc:137:opt_pmux$3699 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2919: $auto$opt_reduce.cc:137:opt_pmux$3701
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2706: { $procmux$2693_CMP $procmux$2692_CMP $auto$opt_reduce.cc:137:opt_pmux$3703 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2655: { $procmux$2657_CMP $auto$opt_reduce.cc:137:opt_pmux$3705 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2937: { $auto$opt_reduce.cc:137:opt_pmux$3709 $auto$opt_reduce.cc:137:opt_pmux$3707 $procmux$2725_CMP }
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2367: { $procmux$2363_CMP $auto$opt_reduce.cc:137:opt_pmux$3711 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2394: { $procmux$2396_CMP $auto$opt_reduce.cc:137:opt_pmux$3713 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2594: $auto$opt_reduce.cc:137:opt_pmux$3715
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2605: $auto$opt_reduce.cc:137:opt_pmux$3717
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2402: { $procmux$2398_CMP $auto$opt_reduce.cc:137:opt_pmux$3719 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2623: $auto$opt_reduce.cc:137:opt_pmux$3721
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2410: { $procmux$2397_CMP $procmux$2396_CMP $auto$opt_reduce.cc:137:opt_pmux$3723 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2359: { $procmux$2361_CMP $auto$opt_reduce.cc:137:opt_pmux$3725 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2641: { $auto$opt_reduce.cc:137:opt_pmux$3729 $auto$opt_reduce.cc:137:opt_pmux$3727 $procmux$2429_CMP }
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2071: { $procmux$2067_CMP $auto$opt_reduce.cc:137:opt_pmux$3731 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2098: { $procmux$2100_CMP $auto$opt_reduce.cc:137:opt_pmux$3733 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2298: $auto$opt_reduce.cc:137:opt_pmux$3735
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2309: $auto$opt_reduce.cc:137:opt_pmux$3737
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2106: { $procmux$2102_CMP $auto$opt_reduce.cc:137:opt_pmux$3739 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2327: $auto$opt_reduce.cc:137:opt_pmux$3741
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2114: { $procmux$2101_CMP $procmux$2100_CMP $auto$opt_reduce.cc:137:opt_pmux$3743 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2063: { $procmux$2065_CMP $auto$opt_reduce.cc:137:opt_pmux$3745 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2345: { $auto$opt_reduce.cc:137:opt_pmux$3749 $auto$opt_reduce.cc:137:opt_pmux$3747 $procmux$2133_CMP }
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$1775: { $procmux$1771_CMP $auto$opt_reduce.cc:137:opt_pmux$3751 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$1802: { $procmux$1804_CMP $auto$opt_reduce.cc:137:opt_pmux$3753 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2002: $auto$opt_reduce.cc:137:opt_pmux$3755
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2013: $auto$opt_reduce.cc:137:opt_pmux$3757
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$1810: { $procmux$1806_CMP $auto$opt_reduce.cc:137:opt_pmux$3759 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2031: $auto$opt_reduce.cc:137:opt_pmux$3761
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$1818: { $procmux$1805_CMP $procmux$1804_CMP $auto$opt_reduce.cc:137:opt_pmux$3763 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$1767: { $procmux$1769_CMP $auto$opt_reduce.cc:137:opt_pmux$3765 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2049: { $auto$opt_reduce.cc:137:opt_pmux$3769 $auto$opt_reduce.cc:137:opt_pmux$3767 $procmux$1837_CMP }
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag.
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$3546: $auto$opt_reduce.cc:137:opt_pmux$3771
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$3023: $auto$opt_reduce.cc:137:opt_pmux$3773
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$3088: { $procmux$3104_CMP $auto$opt_reduce.cc:137:opt_pmux$3775 }
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC]   Optimizing cells in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] Performed a total of 43 changes.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22.5. Executing OPT_MERGE pass (detect identical cells).
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_cdc$dmi_jtag.i_dmi_cdc'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag'.
[2025-06-07 02:49 UTC] <suppressed ~18 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap'.
[2025-06-07 02:49 UTC] <suppressed ~12 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux'.
[2025-06-07 02:49 UTC] Removed a total of 22 cells.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC] Removed 43 unused cells and 1661 unused wires.
[2025-06-07 02:49 UTC] <suppressed ~77 debug messages>
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22.7. Executing OPT_EXPR pass (perform const folding).
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] <suppressed ~2 debug messages>
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22.8. Rerunning OPT passes. (Maybe there is more to do..)
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_jtag..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC]     dead port 1/2 on $mux $procmux$3023.
[2025-06-07 02:49 UTC]     dead port 2/2 on $mux $procmux$3023.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Removed 2 multiplexer ports.
[2025-06-07 02:49 UTC] <suppressed ~111 debug messages>
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag.
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$3434: { $procmux$3240_CMP $auto$rtlil.cc:2793:Eq$96 $auto$builder.cc:338:Biop$28 }
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$3522: $auto$opt_reduce.cc:137:opt_pmux$3777
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$3533: $auto$opt_reduce.cc:137:opt_pmux$3779
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$3105: { $procmux$3104_CMP $procmux$3102_CMP $auto$opt_reduce.cc:137:opt_pmux$3785 $procmux$3099_CMP $procmux$3098_CMP $procmux$3097_CMP $procmux$3095_CMP $auto$opt_reduce.cc:137:opt_pmux$3783 $procmux$3092_CMP $procmux$3091_CMP $procmux$3090_CMP $auto$opt_reduce.cc:137:opt_pmux$3781 }
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC]   Optimizing cells in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] Performed a total of 4 changes.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22.11. Executing OPT_MERGE pass (detect identical cells).
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_cdc$dmi_jtag.i_dmi_cdc'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag'.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux'.
[2025-06-07 02:49 UTC] Removed a total of 1 cells.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22.12. Executing OPT_CLEAN pass (remove unused cells and wires).
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC] Removed 0 unused cells and 2 unused wires.
[2025-06-07 02:49 UTC] <suppressed ~2 debug messages>
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22.13. Executing OPT_EXPR pass (perform const folding).
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22.14. Rerunning OPT passes. (Maybe there is more to do..)
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22.15. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_jtag..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Removed 0 multiplexer ports.
[2025-06-07 02:49 UTC] <suppressed ~111 debug messages>
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22.16. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC]   Optimizing cells in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] Performed a total of 0 changes.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22.17. Executing OPT_MERGE pass (detect identical cells).
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_cdc$dmi_jtag.i_dmi_cdc'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux'.
[2025-06-07 02:49 UTC] Removed a total of 0 cells.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22.18. Executing OPT_CLEAN pass (remove unused cells and wires).
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22.19. Executing OPT_EXPR pass (perform const folding).
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 22.20. Finished OPT passes. (There is nothing left to do.)
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 23. Executing FSM pass (extract and optimize FSM).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 23.1. Executing FSM_DETECT pass (finding FSMs in design).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 23.2. Executing FSM_EXTRACT pass (extracting FSM from design).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 23.3. Executing FSM_OPT pass (simple optimizations of FSMs).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 23.5. Executing FSM_OPT pass (simple optimizations of FSMs).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
[2025-06-07 02:49 UTC] 25. Executing WREDUCE pass (reducing word size of cells).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 2) from port B of cell cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$procmux$1628_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 2) from port B of cell cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$procmux$1474_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 2) from port B of cell cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.$procmux$1320_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 2) from port B of cell cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.$procmux$1166_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 2) from port B of cell cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$procmux$1703_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 2) from port B of cell cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$procmux$1549_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 2) from port B of cell cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.$procmux$1395_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 2) from port B of cell cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.$procmux$1241_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 2) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$procmux$2658_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 2) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$procmux$2693_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$procmux$2725_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$procmux$2732_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$procmux$2740_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$procmux$2755_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 2 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$procmux$2790_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 2 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$procmux$2801_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 3 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$procmux$2819_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 2) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$procmux$2362_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 2) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$procmux$2397_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$procmux$2429_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$procmux$2436_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$procmux$2444_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$procmux$2459_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 2 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$procmux$2494_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 2 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$procmux$2505_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 3 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$procmux$2523_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 2) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$procmux$2066_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 2) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$procmux$2101_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$procmux$2133_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$procmux$2140_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$procmux$2148_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$procmux$2163_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 2 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$procmux$2198_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 2 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$procmux$2209_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 3 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.$procmux$2227_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 2) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$procmux$1770_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 2) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$procmux$1805_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$procmux$1837_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$procmux$1844_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$procmux$1852_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$procmux$1867_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 2 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$procmux$1902_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 2 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$procmux$1913_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 3 bits (of 4) from port B of cell cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.$procmux$1931_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 3) from port B of cell dmi_jtag.$auto$builder.cc:330:Biop$27 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 2) from port B of cell dmi_jtag.$auto$builder.cc:330:Biop$44 ($eq).
[2025-06-07 02:49 UTC] Removed top 2 bits (of 3) from port B of cell dmi_jtag.$auto$builder.cc:78:EqWildcard$95 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 3) from port B of cell dmi_jtag.$auto$builder.cc:78:EqWildcard$97 ($eq).
[2025-06-07 02:49 UTC] Removed top 3 bits (of 4) from mux cell dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2041:operator()$237 ($mux).
[2025-06-07 02:49 UTC] Removed top 2 bits (of 4) from mux cell dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2041:operator()$241 ($mux).
[2025-06-07 02:49 UTC] Removed top 3 bits (of 4) from mux cell dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2041:operator()$249 ($mux).
[2025-06-07 02:49 UTC] Removed top 3 bits (of 4) from mux cell dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2041:operator()$261 ($mux).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from mux cell dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2041:operator()$277 ($mux).
[2025-06-07 02:49 UTC] Removed top 2 bits (of 4) from mux cell dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2041:operator()$285 ($mux).
[2025-06-07 02:49 UTC] Removed top 2 bits (of 4) from mux cell dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2041:operator()$289 ($mux).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from mux cell dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$slang_frontend.cc:2041:operator()$293 ($mux).
[2025-06-07 02:49 UTC] Removed top 4 bits (of 5) from port B of cell dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$procmux$3013_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from port B of cell dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$procmux$3097_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from port B of cell dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$procmux$3098_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from port B of cell dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$procmux$3099_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from port B of cell dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$procmux$3100_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 2 bits (of 4) from port B of cell dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$procmux$3101_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 2 bits (of 4) from port B of cell dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$procmux$3102_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 3 bits (of 4) from port B of cell dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$procmux$3103_CMP0 ($eq).
[2025-06-07 02:49 UTC] Removed top 3 bits (of 4) from wire dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$rtlil.cc:2874:Mux$238.
[2025-06-07 02:49 UTC] Removed top 2 bits (of 4) from wire dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$rtlil.cc:2874:Mux$242.
[2025-06-07 02:49 UTC] Removed top 3 bits (of 4) from wire dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$rtlil.cc:2874:Mux$250.
[2025-06-07 02:49 UTC] Removed top 3 bits (of 4) from wire dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$rtlil.cc:2874:Mux$262.
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from wire dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$rtlil.cc:2874:Mux$278.
[2025-06-07 02:49 UTC] Removed top 2 bits (of 4) from wire dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$rtlil.cc:2874:Mux$290.
[2025-06-07 02:49 UTC] Removed top 1 bits (of 4) from wire dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.$auto$rtlil.cc:2874:Mux$294.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 26. Executing PEEPOPT pass (run peephole optimizers).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 27. Executing OPT_CLEAN pass (remove unused cells and wires).
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC] Removed 0 unused cells and 7 unused wires.
[2025-06-07 02:49 UTC] <suppressed ~1 debug messages>
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28. Executing OPT pass (performing simple optimizations).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.1. Executing OPT_EXPR pass (perform const folding).
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] <suppressed ~2 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] <suppressed ~2 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] <suppressed ~2 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] <suppressed ~2 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] <suppressed ~11 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] <suppressed ~11 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] <suppressed ~11 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] <suppressed ~11 debug messages>
[2025-06-07 02:49 UTC] Optimizing module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag.
[2025-06-07 02:49 UTC] <suppressed ~11 debug messages>
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] <suppressed ~21 debug messages>
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.2. Executing OPT_MERGE pass (detect identical cells).
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_cdc$dmi_jtag.i_dmi_cdc'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux'.
[2025-06-07 02:49 UTC] Removed a total of 0 cells.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_jtag..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Removed 0 multiplexer ports.
[2025-06-07 02:49 UTC] <suppressed ~75 debug messages>
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $auto$slang_frontend.cc:2041:operator()$265:
[2025-06-07 02:49 UTC]       Old ports: A=4'0100, B=4'1000, Y=$auto$rtlil.cc:2874:Mux$266
[2025-06-07 02:49 UTC]       New ports: A=2'01, B=2'10, Y=$auto$rtlil.cc:2874:Mux$266 [3:2]
[2025-06-07 02:49 UTC]       New connections: $auto$rtlil.cc:2874:Mux$266 [1:0] = 2'00
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $auto$slang_frontend.cc:2041:operator()$273:
[2025-06-07 02:49 UTC]       Old ports: A=4'1010, B=4'0000, Y=$auto$rtlil.cc:2874:Mux$274
[2025-06-07 02:49 UTC]       New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2874:Mux$274 [1]
[2025-06-07 02:49 UTC]       New connections: { $auto$rtlil.cc:2874:Mux$274 [3:2] $auto$rtlil.cc:2874:Mux$274 [0] } = { $auto$rtlil.cc:2874:Mux$274 [1] 2'00 }
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $auto$slang_frontend.cc:2041:operator()$277:
[2025-06-07 02:49 UTC]       Old ports: A=3'011, B=3'100, Y=$auto$rtlil.cc:2874:Mux$278
[2025-06-07 02:49 UTC]       New ports: A=2'01, B=2'10, Y={ $auto$rtlil.cc:2874:Mux$278 [2] $auto$rtlil.cc:2874:Mux$278 [0] }
[2025-06-07 02:49 UTC]       New connections: $auto$rtlil.cc:2874:Mux$278 [1] = $auto$rtlil.cc:2874:Mux$278 [0]
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $auto$slang_frontend.cc:2041:operator()$285:
[2025-06-07 02:49 UTC]       Old ports: A=2'01, B=2'11, Y=$auto$rtlil.cc:2874:Mux$286 [1:0]
[2025-06-07 02:49 UTC]       New ports: A=1'0, B=1'1, Y=$auto$rtlil.cc:2874:Mux$286 [1]
[2025-06-07 02:49 UTC]       New connections: $auto$rtlil.cc:2874:Mux$286 [0] = 1'1
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $auto$slang_frontend.cc:2041:operator()$293:
[2025-06-07 02:49 UTC]       Old ports: A=3'011, B=3'111, Y=$auto$rtlil.cc:2874:Mux$294
[2025-06-07 02:49 UTC]       New ports: A=1'0, B=1'1, Y=$auto$rtlil.cc:2874:Mux$294 [2]
[2025-06-07 02:49 UTC]       New connections: $auto$rtlil.cc:2874:Mux$294 [1:0] = 2'11
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $auto$slang_frontend.cc:2041:operator()$245:
[2025-06-07 02:49 UTC]       Old ports: A=4'0011, B=4'1001, Y=$auto$rtlil.cc:2874:Mux$246
[2025-06-07 02:49 UTC]       New ports: A=2'01, B=2'10, Y={ $auto$rtlil.cc:2874:Mux$246 [3] $auto$rtlil.cc:2874:Mux$246 [1] }
[2025-06-07 02:49 UTC]       New connections: { $auto$rtlil.cc:2874:Mux$246 [2] $auto$rtlil.cc:2874:Mux$246 [0] } = 2'01
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $auto$slang_frontend.cc:2041:operator()$257:
[2025-06-07 02:49 UTC]       Old ports: A=4'0110, B=4'1000, Y=$auto$rtlil.cc:2874:Mux$258
[2025-06-07 02:49 UTC]       New ports: A=2'01, B=2'10, Y={ $auto$rtlil.cc:2874:Mux$258 [3] $auto$rtlil.cc:2874:Mux$258 [1] }
[2025-06-07 02:49 UTC]       New connections: { $auto$rtlil.cc:2874:Mux$258 [2] $auto$rtlil.cc:2874:Mux$258 [0] } = { $auto$rtlil.cc:2874:Mux$258 [1] 1'0 }
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC]   Optimizing cells in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] Performed a total of 7 changes.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.5. Executing OPT_MERGE pass (detect identical cells).
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_cdc$dmi_jtag.i_dmi_cdc'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap'.
[2025-06-07 02:49 UTC] <suppressed ~18 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux'.
[2025-06-07 02:49 UTC] Removed a total of 6 cells.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.6. Executing OPT_SHARE pass.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.7. Executing OPT_DFF pass (perform DFF optimizations).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$s_src_isolate_ack_q ($aldff) from module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$s_src_clear_ack_q ($aldff) from module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$s_dst_isolate_ack_q ($aldff) from module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$s_dst_clear_ack_q ($aldff) from module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$s_src_isolate_ack_q ($aldff) from module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$s_src_clear_ack_q ($aldff) from module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$s_dst_isolate_ack_q ($aldff) from module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$s_dst_clear_ack_q ($aldff) from module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$req_synced_q1 ($aldff) from module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$data_dst_q.op ($dff) from module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst (D = \async_data_i [33:32], Q = \data_dst_q [33:32]).
[2025-06-07 02:49 UTC] Adding EN signal on $driver$data_dst_q.data ($dff) from module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst (D = \async_data_i [31:0], Q = \data_dst_q [31:0]).
[2025-06-07 02:49 UTC] Adding EN signal on $driver$data_dst_q.addr ($dff) from module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst (D = \async_data_i [40:34], Q = \data_dst_q [40:34]).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$ack_dst_q ($aldff) from module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$ack_dst_q ($aldff) from module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst (D = \ack_dst_d, Q = \ack_dst_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$req_synced_q1 ($aldff) from module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$data_dst_q.resp ($dff) from module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst (D = \async_data_i [1:0], Q = \data_dst_q [1:0]).
[2025-06-07 02:49 UTC] Adding EN signal on $driver$data_dst_q.data ($dff) from module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst (D = \async_data_i [33:2], Q = \data_dst_q [33:2]).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$ack_dst_q ($aldff) from module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$ack_dst_q ($aldff) from module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst (D = \ack_dst_d, Q = \ack_dst_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$req_src_q ($aldff) from module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$req_src_q ($aldff) from module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src (D = \req_src_d, Q = \req_src_q).
[2025-06-07 02:49 UTC] Adding EN signal on $driver$data_src_q.op ($dff) from module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src (D = \data_i [33:32], Q = \data_src_q [33:32]).
[2025-06-07 02:49 UTC] Adding EN signal on $driver$data_src_q.data ($dff) from module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src (D = \data_i [31:0], Q = \data_src_q [31:0]).
[2025-06-07 02:49 UTC] Adding EN signal on $driver$data_src_q.addr ($dff) from module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src (D = \data_i [40:34], Q = \data_src_q [40:34]).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$req_src_q ($aldff) from module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$req_src_q ($aldff) from module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src (D = \req_src_d, Q = \req_src_q).
[2025-06-07 02:49 UTC] Adding EN signal on $driver$data_src_q.resp ($dff) from module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src (D = \data_i [1:0], Q = \data_src_q [1:0]).
[2025-06-07 02:49 UTC] Adding EN signal on $driver$data_src_q.data ($dff) from module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src (D = \data_i [33:2], Q = \data_src_q [33:2]).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$state_q ($aldff) from module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$state_q ($aldff) from module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst (D = \state_d, Q = \state_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$ack_dst_q ($aldff) from module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$state_q ($aldff) from module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$state_q ($aldff) from module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst (D = \state_d, Q = \state_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$ack_dst_q ($aldff) from module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$state_q ($aldff) from module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$state_q ($aldff) from module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst (D = \state_d, Q = \state_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$ack_dst_q ($aldff) from module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$state_q ($aldff) from module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$state_q ($aldff) from module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst (D = \state_d, Q = \state_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$ack_dst_q ($aldff) from module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$data_src_q ($aldff) from module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$data_src_q ($aldff) from module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src (D = \data_i, Q = \data_src_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$state_q ($aldff) from module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$state_q ($aldff) from module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src (D = \state_d, Q = \state_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$req_src_q ($aldff) from module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$data_src_q ($aldff) from module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$data_src_q ($aldff) from module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src (D = \data_i, Q = \data_src_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$state_q ($aldff) from module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$state_q ($aldff) from module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src (D = \state_d, Q = \state_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$req_src_q ($aldff) from module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$data_src_q ($aldff) from module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$data_src_q ($aldff) from module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src (D = \data_i, Q = \data_src_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$state_q ($aldff) from module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$state_q ($aldff) from module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src (D = \state_d, Q = \state_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$req_src_q ($aldff) from module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$data_src_q ($aldff) from module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$data_src_q ($aldff) from module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src (D = \data_i, Q = \data_src_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$state_q ($aldff) from module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$state_q ($aldff) from module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src (D = \state_d, Q = \state_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$req_src_q ($aldff) from module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$receiver_phase_q ($aldff) from module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$receiver_phase_q ($aldff) from module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a (D = \receiver_next_phase, Q = \receiver_phase_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$initiator_state_q ($aldff) from module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$initiator_state_q ($aldff) from module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a (D = \initiator_state_d, Q = \initiator_state_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$receiver_phase_q ($aldff) from module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$receiver_phase_q ($aldff) from module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b (D = \receiver_next_phase, Q = \receiver_phase_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$initiator_state_q ($aldff) from module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$initiator_state_q ($aldff) from module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b (D = \initiator_state_d, Q = \initiator_state_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$receiver_phase_q ($aldff) from module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$receiver_phase_q ($aldff) from module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a (D = \receiver_next_phase, Q = \receiver_phase_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$initiator_state_q ($aldff) from module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$initiator_state_q ($aldff) from module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a (D = \initiator_state_d, Q = \initiator_state_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$receiver_phase_q ($aldff) from module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$receiver_phase_q ($aldff) from module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b (D = \receiver_next_phase, Q = \receiver_phase_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$initiator_state_q ($aldff) from module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$initiator_state_q ($aldff) from module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b (D = \initiator_state_d, Q = \initiator_state_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$core_dmi_rst_nq ($aldff) from module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$core_clear_pending_q ($aldff) from module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$state_q ($aldff) from module dmi_jtag.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$state_q ($aldff) from module dmi_jtag (D = \state_d, Q = \state_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$error_q ($aldff) from module dmi_jtag.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$error_q ($aldff) from module dmi_jtag (D = \error_d, Q = \error_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$dtmcs_q.zero1 ($aldff) from module dmi_jtag.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$dtmcs_q.zero0 ($aldff) from module dmi_jtag.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$dtmcs_q.version ($aldff) from module dmi_jtag.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$dtmcs_q.idle ($aldff) from module dmi_jtag.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$dtmcs_q.dmistat ($aldff) from module dmi_jtag.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$dtmcs_q.dmireset ($aldff) from module dmi_jtag.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$dtmcs_q.dmihardreset ($aldff) from module dmi_jtag.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$dtmcs_q.abits ($aldff) from module dmi_jtag.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$dr_q ($aldff) from module dmi_jtag.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$data_q ($aldff) from module dmi_jtag.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$data_q ($aldff) from module dmi_jtag (D = \data_d, Q = \data_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$address_q ($aldff) from module dmi_jtag.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$address_q ($aldff) from module dmi_jtag (D = \address_d, Q = \address_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$tdo_oe_o ($aldff) from module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$td_o ($aldff) from module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$tap_state_q ($aldff) from module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$jtag_ir_shift_q ($aldff) from module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$jtag_ir_shift_q ($aldff) from module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap (D = \jtag_ir_shift_d, Q = \jtag_ir_shift_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$jtag_ir_q ($aldff) from module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Adding EN signal on $driver$jtag_ir_q ($aldff) from module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap (D = \jtag_ir_d, Q = \jtag_ir_q).
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$idcode_q ($aldff) from module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$bypass_q ($aldff) from module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$reg_q ($aldff) from module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$reg_q ($aldff) from module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$reg_q ($aldff) from module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$reg_q ($aldff) from module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$reg_q ($aldff) from module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$reg_q ($aldff) from module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$reg_q ($aldff) from module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$reg_q ($aldff) from module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$reg_q ($aldff) from module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$reg_q ($aldff) from module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$reg_q ($aldff) from module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC] Changing const-value async load to async reset on $driver$reg_q ($aldff) from module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.8. Executing OPT_CLEAN pass (remove unused cells and wires).
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC] Removed 5 unused cells and 59 unused wires.
[2025-06-07 02:49 UTC] <suppressed ~19 debug messages>
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.9. Executing OPT_EXPR pass (perform const folding).
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] <suppressed ~2 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] <suppressed ~2 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] <suppressed ~2 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] <suppressed ~2 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] <suppressed ~9 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] <suppressed ~9 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] <suppressed ~9 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] <suppressed ~9 debug messages>
[2025-06-07 02:49 UTC] Optimizing module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag.
[2025-06-07 02:49 UTC] <suppressed ~15 debug messages>
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] <suppressed ~4 debug messages>
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.10. Rerunning OPT passes. (Maybe there is more to do..)
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_jtag..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Removed 0 multiplexer ports.
[2025-06-07 02:49 UTC] <suppressed ~71 debug messages>
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$1645: { $procmux$1642_CMP $procmux$1628_CMP }
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$1491: { $procmux$1488_CMP $procmux$1474_CMP }
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$1337: { $procmux$1334_CMP $procmux$1320_CMP }
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$1183: { $procmux$1180_CMP $procmux$1166_CMP }
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$1735: { $procmux$1717_CMP $procmux$1703_CMP }
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$1581: { $procmux$1563_CMP $procmux$1549_CMP }
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$1427: { $procmux$1409_CMP $procmux$1395_CMP }
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$1273: { $procmux$1255_CMP $procmux$1241_CMP }
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $procmux$2763:
[2025-06-07 02:49 UTC]       Old ports: A=4'0101, B=4'0110, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$515
[2025-06-07 02:49 UTC]       New ports: A=2'01, B=2'10, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$515 [1:0]
[2025-06-07 02:49 UTC]       New connections: $auto$slang_frontend.cc:694:finish$\initiator_state_d$515 [3:2] = 2'01
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $procmux$2830:
[2025-06-07 02:49 UTC]       Old ports: A=4'0010, B=4'0011, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$498
[2025-06-07 02:49 UTC]       New ports: A=1'0, B=1'1, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$498 [0]
[2025-06-07 02:49 UTC]       New connections: $auto$slang_frontend.cc:694:finish$\initiator_state_d$498 [3:1] = 3'001
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2853: { $procmux$2819_CMP $auto$opt_reduce.cc:137:opt_pmux$4048 $procmux$2755_CMP $auto$opt_reduce.cc:137:opt_pmux$4046 $procmux$2725_CMP $procmux$2719_CMP }
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $procmux$2777:
[2025-06-07 02:49 UTC]       Old ports: A=$auto$slang_frontend.cc:694:finish$\initiator_state_d$515, B=4'0111, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$516
[2025-06-07 02:49 UTC]       New ports: A=$auto$slang_frontend.cc:694:finish$\initiator_state_d$515 [1:0], B=2'11, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$516 [1:0]
[2025-06-07 02:49 UTC]       New connections: $auto$slang_frontend.cc:694:finish$\initiator_state_d$516 [3:2] = 2'01
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $procmux$2847:
[2025-06-07 02:49 UTC]       Old ports: A=$auto$slang_frontend.cc:694:finish$\initiator_state_d$498, B=4'0100, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$499
[2025-06-07 02:49 UTC]       New ports: A={ 2'01 $auto$slang_frontend.cc:694:finish$\initiator_state_d$498 [0] }, B=3'100, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$499 [2:0]
[2025-06-07 02:49 UTC]       New connections: $auto$slang_frontend.cc:694:finish$\initiator_state_d$499 [3] = 1'0
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $procmux$2467:
[2025-06-07 02:49 UTC]       Old ports: A=4'0101, B=4'0110, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$596
[2025-06-07 02:49 UTC]       New ports: A=2'01, B=2'10, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$596 [1:0]
[2025-06-07 02:49 UTC]       New connections: $auto$slang_frontend.cc:694:finish$\initiator_state_d$596 [3:2] = 2'01
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $procmux$2534:
[2025-06-07 02:49 UTC]       Old ports: A=4'0010, B=4'0011, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$579
[2025-06-07 02:49 UTC]       New ports: A=1'0, B=1'1, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$579 [0]
[2025-06-07 02:49 UTC]       New connections: $auto$slang_frontend.cc:694:finish$\initiator_state_d$579 [3:1] = 3'001
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2557: { $procmux$2523_CMP $auto$opt_reduce.cc:137:opt_pmux$4052 $procmux$2459_CMP $auto$opt_reduce.cc:137:opt_pmux$4050 $procmux$2429_CMP $procmux$2423_CMP }
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $procmux$2481:
[2025-06-07 02:49 UTC]       Old ports: A=$auto$slang_frontend.cc:694:finish$\initiator_state_d$596, B=4'0111, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$597
[2025-06-07 02:49 UTC]       New ports: A=$auto$slang_frontend.cc:694:finish$\initiator_state_d$596 [1:0], B=2'11, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$597 [1:0]
[2025-06-07 02:49 UTC]       New connections: $auto$slang_frontend.cc:694:finish$\initiator_state_d$597 [3:2] = 2'01
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $procmux$2551:
[2025-06-07 02:49 UTC]       Old ports: A=$auto$slang_frontend.cc:694:finish$\initiator_state_d$579, B=4'0100, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$580
[2025-06-07 02:49 UTC]       New ports: A={ 2'01 $auto$slang_frontend.cc:694:finish$\initiator_state_d$579 [0] }, B=3'100, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$580 [2:0]
[2025-06-07 02:49 UTC]       New connections: $auto$slang_frontend.cc:694:finish$\initiator_state_d$580 [3] = 1'0
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $procmux$2171:
[2025-06-07 02:49 UTC]       Old ports: A=4'0101, B=4'0110, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$687
[2025-06-07 02:49 UTC]       New ports: A=2'01, B=2'10, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$687 [1:0]
[2025-06-07 02:49 UTC]       New connections: $auto$slang_frontend.cc:694:finish$\initiator_state_d$687 [3:2] = 2'01
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $procmux$2238:
[2025-06-07 02:49 UTC]       Old ports: A=4'0010, B=4'0011, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$670
[2025-06-07 02:49 UTC]       New ports: A=1'0, B=1'1, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$670 [0]
[2025-06-07 02:49 UTC]       New connections: $auto$slang_frontend.cc:694:finish$\initiator_state_d$670 [3:1] = 3'001
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$2261: { $procmux$2227_CMP $auto$opt_reduce.cc:137:opt_pmux$4056 $procmux$2163_CMP $auto$opt_reduce.cc:137:opt_pmux$4054 $procmux$2133_CMP $procmux$2127_CMP }
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $procmux$2185:
[2025-06-07 02:49 UTC]       Old ports: A=$auto$slang_frontend.cc:694:finish$\initiator_state_d$687, B=4'0111, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$688
[2025-06-07 02:49 UTC]       New ports: A=$auto$slang_frontend.cc:694:finish$\initiator_state_d$687 [1:0], B=2'11, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$688 [1:0]
[2025-06-07 02:49 UTC]       New connections: $auto$slang_frontend.cc:694:finish$\initiator_state_d$688 [3:2] = 2'01
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $procmux$2255:
[2025-06-07 02:49 UTC]       Old ports: A=$auto$slang_frontend.cc:694:finish$\initiator_state_d$670, B=4'0100, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$671
[2025-06-07 02:49 UTC]       New ports: A={ 2'01 $auto$slang_frontend.cc:694:finish$\initiator_state_d$670 [0] }, B=3'100, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$671 [2:0]
[2025-06-07 02:49 UTC]       New connections: $auto$slang_frontend.cc:694:finish$\initiator_state_d$671 [3] = 1'0
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $procmux$1875:
[2025-06-07 02:49 UTC]       Old ports: A=4'0101, B=4'0110, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$768
[2025-06-07 02:49 UTC]       New ports: A=2'01, B=2'10, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$768 [1:0]
[2025-06-07 02:49 UTC]       New connections: $auto$slang_frontend.cc:694:finish$\initiator_state_d$768 [3:2] = 2'01
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $procmux$1942:
[2025-06-07 02:49 UTC]       Old ports: A=4'0010, B=4'0011, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$751
[2025-06-07 02:49 UTC]       New ports: A=1'0, B=1'1, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$751 [0]
[2025-06-07 02:49 UTC]       New connections: $auto$slang_frontend.cc:694:finish$\initiator_state_d$751 [3:1] = 3'001
[2025-06-07 02:49 UTC]     New ctrl vector for $pmux cell $procmux$1965: { $procmux$1931_CMP $auto$opt_reduce.cc:137:opt_pmux$4060 $procmux$1867_CMP $auto$opt_reduce.cc:137:opt_pmux$4058 $procmux$1837_CMP $procmux$1831_CMP }
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $procmux$1889:
[2025-06-07 02:49 UTC]       Old ports: A=$auto$slang_frontend.cc:694:finish$\initiator_state_d$768, B=4'0111, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$769
[2025-06-07 02:49 UTC]       New ports: A=$auto$slang_frontend.cc:694:finish$\initiator_state_d$768 [1:0], B=2'11, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$769 [1:0]
[2025-06-07 02:49 UTC]       New connections: $auto$slang_frontend.cc:694:finish$\initiator_state_d$769 [3:2] = 2'01
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $procmux$1959:
[2025-06-07 02:49 UTC]       Old ports: A=$auto$slang_frontend.cc:694:finish$\initiator_state_d$751, B=4'0100, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$752
[2025-06-07 02:49 UTC]       New ports: A={ 2'01 $auto$slang_frontend.cc:694:finish$\initiator_state_d$751 [0] }, B=3'100, Y=$auto$slang_frontend.cc:694:finish$\initiator_state_d$752 [2:0]
[2025-06-07 02:49 UTC]       New connections: $auto$slang_frontend.cc:694:finish$\initiator_state_d$752 [3] = 1'0
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag.
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $procmux$3202:
[2025-06-07 02:49 UTC]       Old ports: A=2'11, B=2'10, Y=$auto$slang_frontend.cc:694:finish$\error_d$119
[2025-06-07 02:49 UTC]       New ports: A=1'1, B=1'0, Y=$auto$slang_frontend.cc:694:finish$\error_d$119 [0]
[2025-06-07 02:49 UTC]       New connections: $auto$slang_frontend.cc:694:finish$\error_d$119 [1] = 1'1
[2025-06-07 02:49 UTC]     Consolidated identical input bits for $mux cell $procmux$3471:
[2025-06-07 02:49 UTC]       Old ports: A=3'011, B=3'001, Y=$auto$slang_frontend.cc:694:finish$\state_d$53
[2025-06-07 02:49 UTC]       New ports: A=1'1, B=1'0, Y=$auto$slang_frontend.cc:694:finish$\state_d$53 [1]
[2025-06-07 02:49 UTC]       New connections: { $auto$slang_frontend.cc:694:finish$\state_d$53 [2] $auto$slang_frontend.cc:694:finish$\state_d$53 [0] } = 2'01
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC]   Optimizing cells in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] Performed a total of 30 changes.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.13. Executing OPT_MERGE pass (detect identical cells).
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src'.
[2025-06-07 02:49 UTC] <suppressed ~12 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src'.
[2025-06-07 02:49 UTC] <suppressed ~6 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_cdc$dmi_jtag.i_dmi_cdc'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag'.
[2025-06-07 02:49 UTC] <suppressed ~6 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap'.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux'.
[2025-06-07 02:49 UTC] Removed a total of 9 cells.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.14. Executing OPT_SHARE pass.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.15. Executing OPT_DFF pass (perform DFF optimizations).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.16. Executing OPT_CLEAN pass (remove unused cells and wires).
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC] Removed 0 unused cells and 86 unused wires.
[2025-06-07 02:49 UTC] <suppressed ~18 debug messages>
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.17. Executing OPT_EXPR pass (perform const folding).
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] <suppressed ~1 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] <suppressed ~1 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] <suppressed ~1 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] <suppressed ~1 debug messages>
[2025-06-07 02:49 UTC] Optimizing module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag.
[2025-06-07 02:49 UTC] <suppressed ~2 debug messages>
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.18. Rerunning OPT passes. (Maybe there is more to do..)
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_jtag..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Removed 0 multiplexer ports.
[2025-06-07 02:49 UTC] <suppressed ~71 debug messages>
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC]   Optimizing cells in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] Performed a total of 0 changes.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.21. Executing OPT_MERGE pass (detect identical cells).
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_cdc$dmi_jtag.i_dmi_cdc'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux'.
[2025-06-07 02:49 UTC] Removed a total of 0 cells.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.22. Executing OPT_SHARE pass.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.23. Executing OPT_DFF pass (perform DFF optimizations).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.24. Executing OPT_CLEAN pass (remove unused cells and wires).
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC] Removed 0 unused cells and 4 unused wires.
[2025-06-07 02:49 UTC] <suppressed ~4 debug messages>
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.25. Executing OPT_EXPR pass (perform const folding).
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.26. Rerunning OPT passes. (Maybe there is more to do..)
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_jtag..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Removed 0 multiplexer ports.
[2025-06-07 02:49 UTC] <suppressed ~71 debug messages>
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC]   Optimizing cells in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] Performed a total of 0 changes.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.29. Executing OPT_MERGE pass (detect identical cells).
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_cdc$dmi_jtag.i_dmi_cdc'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux'.
[2025-06-07 02:49 UTC] Removed a total of 0 cells.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.30. Executing OPT_SHARE pass.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.31. Executing OPT_DFF pass (perform DFF optimizations).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.32. Executing OPT_CLEAN pass (remove unused cells and wires).
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.33. Executing OPT_EXPR pass (perform const folding).
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 28.34. Finished OPT passes. (There is nothing left to do.)
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 29. Executing BOOTH pass (map to Booth multipliers).
[2025-06-07 02:49 UTC] Mapped 0 multipliers.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 30. Executing SHARE pass (SAT-based resource sharing).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 31. Executing OPT pass (performing simple optimizations).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 31.1. Executing OPT_EXPR pass (perform const folding).
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 31.2. Executing OPT_MERGE pass (detect identical cells).
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_cdc$dmi_jtag.i_dmi_cdc'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux'.
[2025-06-07 02:49 UTC] Removed a total of 0 cells.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_jtag..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Removed 0 multiplexer ports.
[2025-06-07 02:49 UTC] <suppressed ~71 debug messages>
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC]   Optimizing cells in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] Performed a total of 0 changes.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 31.5. Executing OPT_MERGE pass (detect identical cells).
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_cdc$dmi_jtag.i_dmi_cdc'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux'.
[2025-06-07 02:49 UTC] Removed a total of 0 cells.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 31.6. Executing OPT_DFF pass (perform DFF optimizations).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 31.8. Executing OPT_EXPR pass (perform const folding).
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 31.9. Finished OPT passes. (There is nothing left to do.)
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 32. Executing MEMORY pass.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 32.1. Executing OPT_MEM pass (optimize memories).
[2025-06-07 02:49 UTC] Performed a total of 0 transformations.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 32.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
[2025-06-07 02:49 UTC] Performed a total of 0 transformations.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 32.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 32.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 32.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 32.6. Executing OPT_CLEAN pass (remove unused cells and wires).
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 32.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 32.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
[2025-06-07 02:49 UTC] Performed a total of 0 transformations.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 32.9. Executing OPT_CLEAN pass (remove unused cells and wires).
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 32.10. Executing MEMORY_COLLECT pass (generating $mem cells).
[2025-06-07 02:49 UTC] 34. Executing Verilog backend.
[2025-06-07 02:49 UTC] Dumping module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Dumping module `\dmi_cdc$dmi_jtag.i_dmi_cdc'.
[2025-06-07 02:49 UTC] Dumping module `\dmi_jtag'.
[2025-06-07 02:49 UTC] Dumping module `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv'.
[2025-06-07 02:49 UTC] Dumping module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux'.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 35. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 36. Executing OPT pass (performing simple optimizations).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 36.1. Executing OPT_EXPR pass (perform const folding).
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 36.2. Executing OPT_MERGE pass (detect identical cells).
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_cdc$dmi_jtag.i_dmi_cdc'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux'.
[2025-06-07 02:49 UTC] Removed a total of 0 cells.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 36.3. Executing OPT_DFF pass (perform DFF optimizations).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 36.4. Executing OPT_CLEAN pass (remove unused cells and wires).
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 36.5. Finished fast OPT passes.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 37. Executing OPT_DFF pass (perform DFF optimizations).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 38. Executing SHARE pass (SAT-based resource sharing).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 39. Executing OPT pass (performing simple optimizations).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 39.1. Executing OPT_EXPR pass (perform const folding).
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 39.2. Executing OPT_MERGE pass (detect identical cells).
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_cdc$dmi_jtag.i_dmi_cdc'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux'.
[2025-06-07 02:49 UTC] Removed a total of 0 cells.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 39.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_jtag..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Evaluating internal representation of mux trees.
[2025-06-07 02:49 UTC]   Analyzing evaluation results.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Running muxtree optimizer on module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC]   Creating internal representation of mux trees.
[2025-06-07 02:49 UTC]   No muxes found in this module.
[2025-06-07 02:49 UTC] Removed 0 multiplexer ports.
[2025-06-07 02:49 UTC] <suppressed ~71 debug messages>
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 39.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC]   Optimizing cells in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag.
[2025-06-07 02:49 UTC]   Optimizing cells in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC]   Optimizing cells in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC]   Optimizing cells in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] Performed a total of 0 changes.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 39.5. Executing OPT_MERGE pass (detect identical cells).
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_cdc$dmi_jtag.i_dmi_cdc'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux'.
[2025-06-07 02:49 UTC] Removed a total of 0 cells.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 39.6. Executing OPT_SHARE pass.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 39.7. Executing OPT_DFF pass (perform DFF optimizations).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 39.8. Executing OPT_CLEAN pass (remove unused cells and wires).
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 39.9. Executing OPT_EXPR pass (perform const folding).
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] Optimizing module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 39.10. Finished OPT passes. (There is nothing left to do.)
[2025-06-07 02:49 UTC] Removed 0 unused cells and 20 unused wires.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 40. Executing Verilog backend.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 40.1. Executing BMUXMAP pass.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 40.2. Executing DEMUXMAP pass.
[2025-06-07 02:49 UTC] Dumping module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] Dumping module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] Dumping module `\dmi_cdc$dmi_jtag.i_dmi_cdc'.
[2025-06-07 02:49 UTC] Dumping module `\dmi_jtag'.
[2025-06-07 02:49 UTC] Dumping module `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync'.
[2025-06-07 02:49 UTC] Dumping module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv'.
[2025-06-07 02:49 UTC] Dumping module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux'.
[2025-06-07 02:49 UTC] 42. Executing TECHMAP pass (map to technology primitives).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 42.1. Executing Verilog-2005 frontend: /foss/tools/yosys/bin/../share/yosys/techmap.v
[2025-06-07 02:49 UTC] Parsing Verilog input from `/foss/tools/yosys/bin/../share/yosys/techmap.v' to AST representation.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_simplemap_various'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_simplemap_registers'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_shift_shiftx'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_fa'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_lcu_brent_kung'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_alu'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_macc'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_alumacc'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\$__div_mod_u'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\$__div_mod_trunc'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_div'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_mod'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\$__div_mod_floor'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_divfloor'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_modfloor'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_pow'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_pmux'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_demux'.
[2025-06-07 02:49 UTC] Generating RTLIL representation for module `\_90_lut'.
[2025-06-07 02:49 UTC] Successfully finished Verilog frontend.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 42.2. Continuing TECHMAP pass.
[2025-06-07 02:49 UTC] Using extmapper simplemap for cells of type $adff.
[2025-06-07 02:49 UTC] Using extmapper simplemap for cells of type $ne.
[2025-06-07 02:49 UTC] Using extmapper simplemap for cells of type $adffe.
[2025-06-07 02:49 UTC] Using extmapper simplemap for cells of type $or.
[2025-06-07 02:49 UTC] Using extmapper simplemap for cells of type $not.
[2025-06-07 02:49 UTC] Using extmapper simplemap for cells of type $mux.
[2025-06-07 02:49 UTC] Using extmapper simplemap for cells of type $reduce_or.
[2025-06-07 02:49 UTC] Using extmapper simplemap for cells of type $eq.
[2025-06-07 02:49 UTC] Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
[2025-06-07 02:49 UTC] Using extmapper simplemap for cells of type $and.
[2025-06-07 02:49 UTC] Using template $paramod$73c1c7322faaaa595331a8d8d336d7d573593385\_90_pmux for cells of type $pmux.
[2025-06-07 02:49 UTC] Using extmapper simplemap for cells of type $logic_and.
[2025-06-07 02:49 UTC] Using extmapper simplemap for cells of type $logic_or.
[2025-06-07 02:49 UTC] Using extmapper simplemap for cells of type $reduce_bool.
[2025-06-07 02:49 UTC] Using extmapper simplemap for cells of type $logic_not.
[2025-06-07 02:49 UTC] Using extmapper simplemap for cells of type $reduce_and.
[2025-06-07 02:49 UTC] Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
[2025-06-07 02:49 UTC] Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
[2025-06-07 02:49 UTC] Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
[2025-06-07 02:49 UTC] Using template $paramod$a13703aa027da371a1931fc542d213d7de559b19\_90_pmux for cells of type $pmux.
[2025-06-07 02:49 UTC] Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
[2025-06-07 02:49 UTC] Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
[2025-06-07 02:49 UTC] Using extmapper simplemap for cells of type $dffe.
[2025-06-07 02:49 UTC] No more expansions possible.
[2025-06-07 02:49 UTC] <suppressed ~1020 debug messages>
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 43. Executing OPT pass (performing simple optimizations).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 43.1. Executing OPT_EXPR pass (perform const folding).
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] <suppressed ~18 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] <suppressed ~18 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] <suppressed ~18 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.
[2025-06-07 02:49 UTC] <suppressed ~18 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] <suppressed ~21 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] <suppressed ~21 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] <suppressed ~21 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.
[2025-06-07 02:49 UTC] <suppressed ~21 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] <suppressed ~118 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] <suppressed ~118 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.
[2025-06-07 02:49 UTC] <suppressed ~118 debug messages>
[2025-06-07 02:49 UTC] Optimizing module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.
[2025-06-07 02:49 UTC] <suppressed ~118 debug messages>
[2025-06-07 02:49 UTC] Optimizing module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag.
[2025-06-07 02:49 UTC] <suppressed ~185 debug messages>
[2025-06-07 02:49 UTC] Optimizing module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] <suppressed ~252 debug messages>
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync.
[2025-06-07 02:49 UTC] Optimizing module sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv.
[2025-06-07 02:49 UTC] Optimizing module tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 43.2. Executing OPT_MERGE pass (detect identical cells).
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:49 UTC] <suppressed ~3 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] <suppressed ~9 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] <suppressed ~9 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] <suppressed ~9 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:49 UTC] <suppressed ~9 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] <suppressed ~99 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] <suppressed ~99 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:49 UTC] <suppressed ~99 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:49 UTC] <suppressed ~99 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_cdc$dmi_jtag.i_dmi_cdc'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag'.
[2025-06-07 02:49 UTC] <suppressed ~57 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap'.
[2025-06-07 02:49 UTC] <suppressed ~201 debug messages>
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv'.
[2025-06-07 02:49 UTC] Finding identical cells in module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux'.
[2025-06-07 02:49 UTC] Removed a total of 234 cells.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 43.3. Executing OPT_DFF pass (perform DFF optimizations).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 43.4. Executing OPT_CLEAN pass (remove unused cells and wires).
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_cdc$dmi_jtag.i_dmi_cdc..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv..
[2025-06-07 02:49 UTC] Finding unused cells or wires in module \tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux..
[2025-06-07 02:49 UTC] Removed 4 unused cells and 1383 unused wires.
[2025-06-07 02:49 UTC] <suppressed ~22 debug messages>
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 43.5. Finished fast OPT passes.
[2025-06-07 02:49 UTC] 45. Executing FLATTEN pass (flatten design).
[2025-06-07 02:49 UTC] Keeping dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.i_tck_inv (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping dmi_cdc$dmi_jtag.i_dmi_cdc.i_cdc_resp (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping dmi_cdc$dmi_jtag.i_dmi_cdc.i_cdc_req (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping dmi_jtag.i_dmi_jtag_tap.i_tck_inv (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping dmi_jtag.i_dmi_cdc.i_cdc_resp (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Keeping dmi_jtag.i_dmi_cdc.i_cdc_req (found keep_hierarchy attribute).
[2025-06-07 02:49 UTC] Deleting now unused module dmi_cdc$dmi_jtag.i_dmi_cdc.
[2025-06-07 02:49 UTC] Deleting now unused module dmi_jtag_tap$dmi_jtag.i_dmi_jtag_tap.
[2025-06-07 02:49 UTC] <suppressed ~2 debug messages>
[2025-06-07 02:49 UTC] Removed 0 unused cells and 35 unused wires.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 46. Executing SPLITNETS pass (splitting up multi-bit signals).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 47. Executing AUTONAME pass.
[2025-06-07 02:49 UTC] Renamed 20 objects in module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req (4 iterations).
[2025-06-07 02:49 UTC] Renamed 20 objects in module cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp (4 iterations).
[2025-06-07 02:49 UTC] Renamed 72 objects in module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst (8 iterations).
[2025-06-07 02:49 UTC] Renamed 65 objects in module cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst (8 iterations).
[2025-06-07 02:49 UTC] Renamed 232 objects in module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src (6 iterations).
[2025-06-07 02:49 UTC] Renamed 197 objects in module cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src (6 iterations).
[2025-06-07 02:49 UTC] Renamed 86 objects in module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst (8 iterations).
[2025-06-07 02:49 UTC] Renamed 86 objects in module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst (8 iterations).
[2025-06-07 02:49 UTC] Renamed 86 objects in module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst (8 iterations).
[2025-06-07 02:49 UTC] Renamed 86 objects in module cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst (8 iterations).
[2025-06-07 02:49 UTC] Renamed 62 objects in module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src (6 iterations).
[2025-06-07 02:49 UTC] Renamed 62 objects in module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src (5 iterations).
[2025-06-07 02:49 UTC] Renamed 62 objects in module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src (5 iterations).
[2025-06-07 02:49 UTC] Renamed 62 objects in module cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src (6 iterations).
[2025-06-07 02:49 UTC] Renamed 701 objects in module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a (16 iterations).
[2025-06-07 02:49 UTC] Renamed 707 objects in module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b (16 iterations).
[2025-06-07 02:49 UTC] Renamed 707 objects in module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a (16 iterations).
[2025-06-07 02:49 UTC] Renamed 707 objects in module cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b (16 iterations).
[2025-06-07 02:49 UTC] Renamed 5058 objects in module dmi_jtag (23 iterations).
[2025-06-07 02:49 UTC] <suppressed ~3625 debug messages>
[2025-06-07 02:49 UTC] Removed 0 unused cells and 450 unused wires.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 48. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
[2025-06-07 02:49 UTC]   cell sg13g2_dfrbp_1 (noninv, pins=5, area=47.17) is a direct match for cell type $_DFF_PN0_.
[2025-06-07 02:49 UTC]   final dff cell mappings:
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFF_N_
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFF_P_
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFF_NN0_
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFF_NN1_
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFF_NP0_
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFF_NP1_
[2025-06-07 02:49 UTC]     \sg13g2_dfrbp_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R));
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFF_PN1_
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFF_PP0_
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFF_PP1_
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFFE_NN_
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFFE_NP_
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFFE_PN_
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFFE_PP_
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFFSR_NNN_
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFFSR_NNP_
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFFSR_NPN_
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFFSR_NPP_
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFFSR_PNN_
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFFSR_PNP_
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFFSR_PPN_
[2025-06-07 02:49 UTC]     unmapped dff cell: $_DFFSR_PPP_
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 48.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
[2025-06-07 02:49 UTC] <suppressed ~1 debug messages>
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req':
[2025-06-07 02:49 UTC]   mapped 4 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp':
[2025-06-07 02:49 UTC]   mapped 4 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst':
[2025-06-07 02:49 UTC]   mapped 43 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst':
[2025-06-07 02:49 UTC]   mapped 36 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src':
[2025-06-07 02:49 UTC]   mapped 42 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src':
[2025-06-07 02:49 UTC]   mapped 35 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst':
[2025-06-07 02:49 UTC]   mapped 3 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst':
[2025-06-07 02:49 UTC]   mapped 3 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst':
[2025-06-07 02:49 UTC]   mapped 3 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst':
[2025-06-07 02:49 UTC]   mapped 3 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src':
[2025-06-07 02:49 UTC]   mapped 5 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src':
[2025-06-07 02:49 UTC]   mapped 5 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src':
[2025-06-07 02:49 UTC]   mapped 5 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src':
[2025-06-07 02:49 UTC]   mapped 5 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr':
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr':
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a':
[2025-06-07 02:49 UTC]   mapped 6 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b':
[2025-06-07 02:49 UTC]   mapped 6 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a':
[2025-06-07 02:49 UTC]   mapped 6 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b':
[2025-06-07 02:49 UTC]   mapped 6 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\dmi_jtag':
[2025-06-07 02:49 UTC]   mapped 168 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync':
[2025-06-07 02:49 UTC]   mapped 2 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync':
[2025-06-07 02:49 UTC]   mapped 2 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync':
[2025-06-07 02:49 UTC]   mapped 2 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync':
[2025-06-07 02:49 UTC]   mapped 2 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync':
[2025-06-07 02:49 UTC]   mapped 3 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync':
[2025-06-07 02:49 UTC]   mapped 3 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync':
[2025-06-07 02:49 UTC]   mapped 2 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync':
[2025-06-07 02:49 UTC]   mapped 2 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync':
[2025-06-07 02:49 UTC]   mapped 2 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync':
[2025-06-07 02:49 UTC]   mapped 2 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync':
[2025-06-07 02:49 UTC]   mapped 3 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync':
[2025-06-07 02:49 UTC]   mapped 3 $_DFF_PN0_ cells to \sg13g2_dfrbp_1 cells.
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv':
[2025-06-07 02:49 UTC] Mapping DFF cells in module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux':
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 49. Executing ABC pass (technology mapping using ABC).
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 49.1. Extracting gate netlist of module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req' to `/tmp/yosys-abc-eOZ6du/input.blif'..
[2025-06-07 02:49 UTC] Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 49.1.1. Executing ABC.
[2025-06-07 02:49 UTC] Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-eOZ6du/abc.script 2>&1
[2025-06-07 02:49 UTC] ABC: ABC command line: "source /tmp/yosys-abc-eOZ6du/abc.script".
[2025-06-07 02:49 UTC] ABC: 
[2025-06-07 02:49 UTC] ABC: + read_blif /tmp/yosys-abc-eOZ6du/input.blif 
[2025-06-07 02:49 UTC] ABC: + read_lib -w /fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib 
[2025-06-07 02:49 UTC] ABC: Parsing finished successfully.  Parsing time =     0.06 sec
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_2".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_lgcp_1" due to dont_use attribute.
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfbbp_1".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_sighold" due to dont_use attribute.
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_slgcp_1" due to dont_use attribute.
[2025-06-07 02:49 UTC] ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib" has 54 cells (14 skipped: 8 seq; 6 tri-state; 0 no func; 10 dont_use).  Time =     0.09 sec
[2025-06-07 02:49 UTC] ABC: Memory =    2.40 MB. Time =     0.09 sec
[2025-06-07 02:49 UTC] ABC: + read_constr -v /fosic/designs/croc/yosys/src/abc.constr 
[2025-06-07 02:49 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:49 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:49 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:49 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:49 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:49 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:49 UTC] ABC: Setting driving cell to be "sg13g2_buf_1".
[2025-06-07 02:49 UTC] ABC: Setting output load to be 0.015000.
[2025-06-07 02:49 UTC] ABC: + source /fosic/designs/croc/yosys/tmp/abc-opt.script 
[2025-06-07 02:49 UTC] ABC: netlist                       : i/o =    6/    4  lat =    0  nd =     6  edge =     10  cube =     6  lev = 2
[2025-06-07 02:49 UTC] ABC: Initial network: 
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: High effort delay optimization... 
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: Opt+mapping Iterations... 
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: WireLoad = "none"  Gates =      4 (  0.0 %)   Cap =  2.1 ff (  0.0 %)   Area =       36.29 (100.0 %)   Delay =    73.05 ps  (100.0 %)               
[2025-06-07 02:49 UTC] ABC: buffering for delay and fanout... 
[2025-06-07 02:49 UTC] ABC: resizing cells... 
[2025-06-07 02:49 UTC] ABC: Final timing: 
[2025-06-07 02:49 UTC] ABC: WireLoad = "none"  Gates =      4 (  0.0 %)   Cap =  2.1 ff (  0.0 %)   Area =       36.29 (100.0 %)   Delay =    73.05 ps  (100.0 %)               
[2025-06-07 02:49 UTC] ABC: + write_blif /tmp/yosys-abc-eOZ6du/output.blif 
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 49.1.2. Re-integrating ABC results.
[2025-06-07 02:49 UTC] ABC RESULTS:    sg13g2_nor2b_1 cells:        4
[2025-06-07 02:49 UTC] ABC RESULTS:        internal signals:        2
[2025-06-07 02:49 UTC] ABC RESULTS:           input signals:        6
[2025-06-07 02:49 UTC] ABC RESULTS:          output signals:        4
[2025-06-07 02:49 UTC] Removing temp directory.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 49.2. Extracting gate netlist of module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp' to `/tmp/yosys-abc-bSDDsI/input.blif'..
[2025-06-07 02:49 UTC] Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 49.2.1. Executing ABC.
[2025-06-07 02:49 UTC] Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-bSDDsI/abc.script 2>&1
[2025-06-07 02:49 UTC] ABC: ABC command line: "source /tmp/yosys-abc-bSDDsI/abc.script".
[2025-06-07 02:49 UTC] ABC: 
[2025-06-07 02:49 UTC] ABC: + read_blif /tmp/yosys-abc-bSDDsI/input.blif 
[2025-06-07 02:49 UTC] ABC: + read_lib -w /fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib 
[2025-06-07 02:49 UTC] ABC: Parsing finished successfully.  Parsing time =     0.06 sec
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_2".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_lgcp_1" due to dont_use attribute.
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfbbp_1".
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_sighold" due to dont_use attribute.
[2025-06-07 02:49 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_slgcp_1" due to dont_use attribute.
[2025-06-07 02:49 UTC] ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib" has 54 cells (14 skipped: 8 seq; 6 tri-state; 0 no func; 10 dont_use).  Time =     0.09 sec
[2025-06-07 02:49 UTC] ABC: Memory =    2.40 MB. Time =     0.09 sec
[2025-06-07 02:49 UTC] ABC: + read_constr -v /fosic/designs/croc/yosys/src/abc.constr 
[2025-06-07 02:49 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:49 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:49 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:49 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:49 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:49 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:49 UTC] ABC: Setting driving cell to be "sg13g2_buf_1".
[2025-06-07 02:49 UTC] ABC: Setting output load to be 0.015000.
[2025-06-07 02:49 UTC] ABC: + source /fosic/designs/croc/yosys/tmp/abc-opt.script 
[2025-06-07 02:49 UTC] ABC: netlist                       : i/o =    6/    4  lat =    0  nd =     6  edge =     10  cube =     6  lev = 2
[2025-06-07 02:49 UTC] ABC: Initial network: 
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: High effort delay optimization... 
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: Opt+mapping Iterations... 
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: netlist  : i/o =      6/      4  and =       4  lev =    1 (1.00)  mem = 0.00 MB
[2025-06-07 02:49 UTC] ABC: WireLoad = "none"  Gates =      4 (  0.0 %)   Cap =  2.1 ff (  0.0 %)   Area =       36.29 (100.0 %)   Delay =    73.05 ps  (100.0 %)               
[2025-06-07 02:49 UTC] ABC: buffering for delay and fanout... 
[2025-06-07 02:49 UTC] ABC: resizing cells... 
[2025-06-07 02:49 UTC] ABC: Final timing: 
[2025-06-07 02:49 UTC] ABC: WireLoad = "none"  Gates =      4 (  0.0 %)   Cap =  2.1 ff (  0.0 %)   Area =       36.29 (100.0 %)   Delay =    73.05 ps  (100.0 %)               
[2025-06-07 02:49 UTC] ABC: + write_blif /tmp/yosys-abc-bSDDsI/output.blif 
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 49.2.2. Re-integrating ABC results.
[2025-06-07 02:49 UTC] ABC RESULTS:    sg13g2_nor2b_1 cells:        4
[2025-06-07 02:49 UTC] ABC RESULTS:        internal signals:        2
[2025-06-07 02:49 UTC] ABC RESULTS:           input signals:        6
[2025-06-07 02:49 UTC] ABC RESULTS:          output signals:        4
[2025-06-07 02:49 UTC] Removing temp directory.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 49.3. Extracting gate netlist of module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst' to `/tmp/yosys-abc-PTrKEA/input.blif'..
[2025-06-07 02:49 UTC] Extracted 91 gates and 180 wires to a netlist network with 88 inputs and 85 outputs.
[2025-06-07 02:49 UTC] 
[2025-06-07 02:49 UTC] 49.3.1. Executing ABC.
[2025-06-07 02:50 UTC] Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-PTrKEA/abc.script 2>&1
[2025-06-07 02:50 UTC] ABC: ABC command line: "source /tmp/yosys-abc-PTrKEA/abc.script".
[2025-06-07 02:50 UTC] ABC: 
[2025-06-07 02:50 UTC] ABC: + read_blif /tmp/yosys-abc-PTrKEA/input.blif 
[2025-06-07 02:50 UTC] ABC: + read_lib -w /fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib 
[2025-06-07 02:50 UTC] ABC: Parsing finished successfully.  Parsing time =     0.06 sec
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_lgcp_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfbbp_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_sighold" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_slgcp_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib" has 54 cells (14 skipped: 8 seq; 6 tri-state; 0 no func; 10 dont_use).  Time =     0.09 sec
[2025-06-07 02:50 UTC] ABC: Memory =    2.40 MB. Time =     0.09 sec
[2025-06-07 02:50 UTC] ABC: + read_constr -v /fosic/designs/croc/yosys/src/abc.constr 
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Setting driving cell to be "sg13g2_buf_1".
[2025-06-07 02:50 UTC] ABC: Setting output load to be 0.015000.
[2025-06-07 02:50 UTC] ABC: + source /fosic/designs/croc/yosys/tmp/abc-opt.script 
[2025-06-07 02:50 UTC] ABC: netlist                       : i/o =   88/   85  lat =    0  nd =    92  edge =    264  cube =   178  lev = 4
[2025-06-07 02:50 UTC] ABC: Initial network: 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     88/     85  and =     136  lev =    6 (4.93)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: High effort delay optimization... 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     88/     85  and =     139  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     88/     85  and =     139  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     88/     85  and =     139  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     88/     85  and =     139  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: Opt+mapping Iterations... 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     88/     85  and =     139  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     88/     85  and =     139  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     88/     85  and =     139  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     88/     85  and =     139  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     88/     85  and =     139  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     88/     85  and =     139  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     88/     85  and =     139  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     88/     85  and =     139  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: WireLoad = "none"  Gates =     91 (  0.0 %)   Cap =  4.6 ff (  0.0 %)   Area =     1582.12 (100.0 %)   Delay =  3496.56 ps  ( 93.4 %)               
[2025-06-07 02:50 UTC] ABC: buffering for delay and fanout... 
[2025-06-07 02:50 UTC] ABC: resizing cells... 
[2025-06-07 02:50 UTC] ABC: Final timing: 
[2025-06-07 02:50 UTC] ABC: WireLoad = "none"  Gates =    100 (  9.0 %)   Cap =  4.8 ff (  6.8 %)   Area =     1794.40 ( 91.0 %)   Delay =   595.98 ps  ( 92.0 %)               
[2025-06-07 02:50 UTC] ABC: + write_blif /tmp/yosys-abc-PTrKEA/output.blif 
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.3.2. Re-integrating ABC results.
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_a21o_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_a22oi_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:      sg13g2_buf_8 cells:        9
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_mux2_1 cells:       82
[2025-06-07 02:50 UTC] ABC RESULTS:   sg13g2_nand2b_1 cells:        2
[2025-06-07 02:50 UTC] ABC RESULTS:   sg13g2_nand3b_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_nor2_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_nor2b_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_o21ai_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_xor2_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:        internal signals:        7
[2025-06-07 02:50 UTC] ABC RESULTS:           input signals:       88
[2025-06-07 02:50 UTC] ABC RESULTS:          output signals:       85
[2025-06-07 02:50 UTC] Removing temp directory.
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.4. Extracting gate netlist of module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst' to `/tmp/yosys-abc-oy3XyN/input.blif'..
[2025-06-07 02:50 UTC] Extracted 77 gates and 152 wires to a netlist network with 74 inputs and 71 outputs.
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.4.1. Executing ABC.
[2025-06-07 02:50 UTC] Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-oy3XyN/abc.script 2>&1
[2025-06-07 02:50 UTC] ABC: ABC command line: "source /tmp/yosys-abc-oy3XyN/abc.script".
[2025-06-07 02:50 UTC] ABC: 
[2025-06-07 02:50 UTC] ABC: + read_blif /tmp/yosys-abc-oy3XyN/input.blif 
[2025-06-07 02:50 UTC] ABC: + read_lib -w /fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib 
[2025-06-07 02:50 UTC] ABC: Parsing finished successfully.  Parsing time =     0.06 sec
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_lgcp_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfbbp_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_sighold" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_slgcp_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib" has 54 cells (14 skipped: 8 seq; 6 tri-state; 0 no func; 10 dont_use).  Time =     0.09 sec
[2025-06-07 02:50 UTC] ABC: Memory =    2.40 MB. Time =     0.09 sec
[2025-06-07 02:50 UTC] ABC: + read_constr -v /fosic/designs/croc/yosys/src/abc.constr 
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Setting driving cell to be "sg13g2_buf_1".
[2025-06-07 02:50 UTC] ABC: Setting output load to be 0.015000.
[2025-06-07 02:50 UTC] ABC: + source /fosic/designs/croc/yosys/tmp/abc-opt.script 
[2025-06-07 02:50 UTC] ABC: netlist                       : i/o =   74/   71  lat =    0  nd =    78  edge =    222  cube =   150  lev = 4
[2025-06-07 02:50 UTC] ABC: Initial network: 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     74/     71  and =     115  lev =    6 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: High effort delay optimization... 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     74/     71  and =     118  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     74/     71  and =     118  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     74/     71  and =     118  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     74/     71  and =     118  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: Opt+mapping Iterations... 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     74/     71  and =     118  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     74/     71  and =     118  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     74/     71  and =     118  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     74/     71  and =     118  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     74/     71  and =     118  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     74/     71  and =     118  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     74/     71  and =     118  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     74/     71  and =     118  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: WireLoad = "none"  Gates =     77 (  0.0 %)   Cap =  4.6 ff (  0.0 %)   Area =     1328.10 (100.0 %)   Delay =  2970.27 ps  ( 92.2 %)               
[2025-06-07 02:50 UTC] ABC: buffering for delay and fanout... 
[2025-06-07 02:50 UTC] ABC: resizing cells... 
[2025-06-07 02:50 UTC] ABC: Final timing: 
[2025-06-07 02:50 UTC] ABC: WireLoad = "none"  Gates =     85 (  9.4 %)   Cap =  5.0 ff (  7.5 %)   Area =     1582.12 ( 90.6 %)   Delay =   642.28 ps  ( 31.8 %)               
[2025-06-07 02:50 UTC] ABC: + write_blif /tmp/yosys-abc-oy3XyN/output.blif 
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.4.2. Re-integrating ABC results.
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_a21o_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_a22oi_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_buf_16 cells:        3
[2025-06-07 02:50 UTC] ABC RESULTS:      sg13g2_buf_8 cells:        5
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_mux2_1 cells:       68
[2025-06-07 02:50 UTC] ABC RESULTS:   sg13g2_nand2b_1 cells:        2
[2025-06-07 02:50 UTC] ABC RESULTS:   sg13g2_nand3b_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_nor2_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_nor2b_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_o21ai_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_xor2_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:        internal signals:        7
[2025-06-07 02:50 UTC] ABC RESULTS:           input signals:       74
[2025-06-07 02:50 UTC] ABC RESULTS:          output signals:       71
[2025-06-07 02:50 UTC] Removing temp directory.
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.5. Extracting gate netlist of module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src' to `/tmp/yosys-abc-mzIuEE/input.blif'..
[2025-06-07 02:50 UTC] Extracted 132 gates and 220 wires to a netlist network with 87 inputs and 85 outputs.
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.5.1. Executing ABC.
[2025-06-07 02:50 UTC] Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-mzIuEE/abc.script 2>&1
[2025-06-07 02:50 UTC] ABC: ABC command line: "source /tmp/yosys-abc-mzIuEE/abc.script".
[2025-06-07 02:50 UTC] ABC: 
[2025-06-07 02:50 UTC] ABC: + read_blif /tmp/yosys-abc-mzIuEE/input.blif 
[2025-06-07 02:50 UTC] ABC: + read_lib -w /fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib 
[2025-06-07 02:50 UTC] ABC: Parsing finished successfully.  Parsing time =     0.06 sec
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_lgcp_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfbbp_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_sighold" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_slgcp_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib" has 54 cells (14 skipped: 8 seq; 6 tri-state; 0 no func; 10 dont_use).  Time =     0.09 sec
[2025-06-07 02:50 UTC] ABC: Memory =    2.40 MB. Time =     0.09 sec
[2025-06-07 02:50 UTC] ABC: + read_constr -v /fosic/designs/croc/yosys/src/abc.constr 
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Setting driving cell to be "sg13g2_buf_1".
[2025-06-07 02:50 UTC] ABC: Setting output load to be 0.015000.
[2025-06-07 02:50 UTC] ABC: + source /fosic/designs/croc/yosys/tmp/abc-opt.script 
[2025-06-07 02:50 UTC] ABC: netlist                       : i/o =   87/   85  lat =    0  nd =   133  edge =    386  cube =   259  lev = 5
[2025-06-07 02:50 UTC] ABC: Initial network: 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     87/     85  and =     379  lev =    7 (6.38)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: High effort delay optimization... 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     87/     85  and =     136  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     87/     85  and =     136  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     87/     85  and =     136  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     87/     85  and =     136  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: Opt+mapping Iterations... 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     87/     85  and =     136  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     87/     85  and =     136  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     87/     85  and =     136  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     87/     85  and =     136  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     87/     85  and =     136  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     87/     85  and =     136  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     87/     85  and =     136  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     87/     85  and =     136  lev =    5 (4.92)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: WireLoad = "none"  Gates =     91 (  1.1 %)   Cap =  4.6 ff (  1.1 %)   Area =     1571.27 ( 97.8 %)   Delay =  1685.35 ps  ( 93.4 %)               
[2025-06-07 02:50 UTC] ABC: buffering for delay and fanout... 
[2025-06-07 02:50 UTC] ABC: resizing cells... 
[2025-06-07 02:50 UTC] ABC: Final timing: 
[2025-06-07 02:50 UTC] ABC: WireLoad = "none"  Gates =    100 ( 10.0 %)   Cap =  4.8 ff (  7.4 %)   Area =     1807.14 ( 90.0 %)   Delay =   552.90 ps  ( 92.0 %)               
[2025-06-07 02:50 UTC] ABC: + write_blif /tmp/yosys-abc-mzIuEE/output.blif 
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.5.2. Re-integrating ABC results.
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_a21oi_1 cells:        2
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_and2_2 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_buf_16 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:      sg13g2_buf_8 cells:        8
[2025-06-07 02:50 UTC] ABC RESULTS:      sg13g2_inv_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_mux2_1 cells:       82
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_nor2b_1 cells:        2
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_o21ai_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:      sg13g2_or2_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_xnor2_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:        internal signals:       48
[2025-06-07 02:50 UTC] ABC RESULTS:           input signals:       87
[2025-06-07 02:50 UTC] ABC RESULTS:          output signals:       85
[2025-06-07 02:50 UTC] Removing temp directory.
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.6. Extracting gate netlist of module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src' to `/tmp/yosys-abc-mo3tKX/input.blif'..
[2025-06-07 02:50 UTC] Extracted 111 gates and 185 wires to a netlist network with 73 inputs and 71 outputs.
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.6.1. Executing ABC.
[2025-06-07 02:50 UTC] Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-mo3tKX/abc.script 2>&1
[2025-06-07 02:50 UTC] ABC: ABC command line: "source /tmp/yosys-abc-mo3tKX/abc.script".
[2025-06-07 02:50 UTC] ABC: 
[2025-06-07 02:50 UTC] ABC: + read_blif /tmp/yosys-abc-mo3tKX/input.blif 
[2025-06-07 02:50 UTC] ABC: + read_lib -w /fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib 
[2025-06-07 02:50 UTC] ABC: Parsing finished successfully.  Parsing time =     0.06 sec
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_lgcp_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfbbp_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_sighold" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_slgcp_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib" has 54 cells (14 skipped: 8 seq; 6 tri-state; 0 no func; 10 dont_use).  Time =     0.09 sec
[2025-06-07 02:50 UTC] ABC: Memory =    2.40 MB. Time =     0.09 sec
[2025-06-07 02:50 UTC] ABC: + read_constr -v /fosic/designs/croc/yosys/src/abc.constr 
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Setting driving cell to be "sg13g2_buf_1".
[2025-06-07 02:50 UTC] ABC: Setting output load to be 0.015000.
[2025-06-07 02:50 UTC] ABC: + source /fosic/designs/croc/yosys/tmp/abc-opt.script 
[2025-06-07 02:50 UTC] ABC: netlist                       : i/o =   73/   71  lat =    0  nd =   112  edge =    323  cube =   217  lev = 5
[2025-06-07 02:50 UTC] ABC: Initial network: 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     73/     71  and =     316  lev =    7 (6.35)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: High effort delay optimization... 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     73/     71  and =     115  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     73/     71  and =     115  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     73/     71  and =     115  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     73/     71  and =     115  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: Opt+mapping Iterations... 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     73/     71  and =     115  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     73/     71  and =     115  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     73/     71  and =     115  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     73/     71  and =     115  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     73/     71  and =     115  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     73/     71  and =     115  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     73/     71  and =     115  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =     73/     71  and =     115  lev =    5 (4.90)  mem = 0.01 MB
[2025-06-07 02:50 UTC] ABC: WireLoad = "none"  Gates =     77 (  1.3 %)   Cap =  4.6 ff (  1.3 %)   Area =     1317.25 ( 97.4 %)   Delay =  1472.88 ps  ( 92.2 %)               
[2025-06-07 02:50 UTC] ABC: buffering for delay and fanout... 
[2025-06-07 02:50 UTC] ABC: resizing cells... 
[2025-06-07 02:50 UTC] ABC: Final timing: 
[2025-06-07 02:50 UTC] ABC: WireLoad = "none"  Gates =     85 ( 10.6 %)   Cap =  4.9 ff (  8.7 %)   Area =     1571.27 ( 88.2 %)   Delay =   599.61 ps  ( 31.8 %)               
[2025-06-07 02:50 UTC] ABC: + write_blif /tmp/yosys-abc-mo3tKX/output.blif 
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.6.2. Re-integrating ABC results.
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_a21oi_1 cells:        2
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_and2_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_buf_16 cells:        3
[2025-06-07 02:50 UTC] ABC RESULTS:      sg13g2_buf_8 cells:        5
[2025-06-07 02:50 UTC] ABC RESULTS:      sg13g2_inv_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_mux2_1 cells:       68
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_nor2b_1 cells:        2
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_o21ai_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:      sg13g2_or2_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_xnor2_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:        internal signals:       41
[2025-06-07 02:50 UTC] ABC RESULTS:           input signals:       73
[2025-06-07 02:50 UTC] ABC RESULTS:          output signals:       71
[2025-06-07 02:50 UTC] Removing temp directory.
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.7. Extracting gate netlist of module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' to `/tmp/yosys-abc-qtMYsJ/input.blif'..
[2025-06-07 02:50 UTC] Extracted 31 gates and 38 wires to a netlist network with 6 inputs and 4 outputs.
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.7.1. Executing ABC.
[2025-06-07 02:50 UTC] Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-qtMYsJ/abc.script 2>&1
[2025-06-07 02:50 UTC] ABC: ABC command line: "source /tmp/yosys-abc-qtMYsJ/abc.script".
[2025-06-07 02:50 UTC] ABC: 
[2025-06-07 02:50 UTC] ABC: + read_blif /tmp/yosys-abc-qtMYsJ/input.blif 
[2025-06-07 02:50 UTC] ABC: + read_lib -w /fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib 
[2025-06-07 02:50 UTC] ABC: Parsing finished successfully.  Parsing time =     0.06 sec
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_lgcp_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfbbp_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_sighold" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_slgcp_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib" has 54 cells (14 skipped: 8 seq; 6 tri-state; 0 no func; 10 dont_use).  Time =     0.09 sec
[2025-06-07 02:50 UTC] ABC: Memory =    2.40 MB. Time =     0.09 sec
[2025-06-07 02:50 UTC] ABC: + read_constr -v /fosic/designs/croc/yosys/src/abc.constr 
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Setting driving cell to be "sg13g2_buf_1".
[2025-06-07 02:50 UTC] ABC: Setting output load to be 0.015000.
[2025-06-07 02:50 UTC] ABC: + source /fosic/designs/croc/yosys/tmp/abc-opt.script 
[2025-06-07 02:50 UTC] ABC: netlist                       : i/o =    6/    4  lat =    0  nd =    32  edge =     61  cube =    48  lev = 6
[2025-06-07 02:50 UTC] ABC: Initial network: 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      27  lev =    6 (5.00)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: High effort delay optimization... 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: Opt+mapping Iterations... 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: WireLoad = "none"  Gates =     14 (  0.0 %)   Cap =  4.9 ff (  3.6 %)   Area =      127.01 ( 92.9 %)   Delay =   324.93 ps  ( 21.4 %)               
[2025-06-07 02:50 UTC] ABC: buffering for delay and fanout... 
[2025-06-07 02:50 UTC] ABC: resizing cells... 
[2025-06-07 02:50 UTC] ABC: Final timing: 
[2025-06-07 02:50 UTC] ABC: WireLoad = "none"  Gates =     14 (  0.0 %)   Cap =  5.0 ff (  7.1 %)   Area =      132.45 ( 85.7 %)   Delay =   312.94 ps  ( 21.4 %)               
[2025-06-07 02:50 UTC] ABC: + write_blif /tmp/yosys-abc-qtMYsJ/output.blif 
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.7.2. Re-integrating ABC results.
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_a21oi_1 cells:        2
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_and2_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_nand2_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:   sg13g2_nand2b_1 cells:        2
[2025-06-07 02:50 UTC] ABC RESULTS:   sg13g2_nand2b_2 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:   sg13g2_nand3b_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_nor2_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_nor2b_1 cells:        2
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_o21ai_1 cells:        3
[2025-06-07 02:50 UTC] ABC RESULTS:        internal signals:       28
[2025-06-07 02:50 UTC] ABC RESULTS:           input signals:        6
[2025-06-07 02:50 UTC] ABC RESULTS:          output signals:        4
[2025-06-07 02:50 UTC] Removing temp directory.
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.8. Extracting gate netlist of module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' to `/tmp/yosys-abc-7aYkRH/input.blif'..
[2025-06-07 02:50 UTC] Extracted 31 gates and 38 wires to a netlist network with 6 inputs and 4 outputs.
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.8.1. Executing ABC.
[2025-06-07 02:50 UTC] Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-7aYkRH/abc.script 2>&1
[2025-06-07 02:50 UTC] ABC: ABC command line: "source /tmp/yosys-abc-7aYkRH/abc.script".
[2025-06-07 02:50 UTC] ABC: 
[2025-06-07 02:50 UTC] ABC: + read_blif /tmp/yosys-abc-7aYkRH/input.blif 
[2025-06-07 02:50 UTC] ABC: + read_lib -w /fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib 
[2025-06-07 02:50 UTC] ABC: Parsing finished successfully.  Parsing time =     0.06 sec
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_lgcp_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfbbp_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_sighold" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_slgcp_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib" has 54 cells (14 skipped: 8 seq; 6 tri-state; 0 no func; 10 dont_use).  Time =     0.09 sec
[2025-06-07 02:50 UTC] ABC: Memory =    2.40 MB. Time =     0.09 sec
[2025-06-07 02:50 UTC] ABC: + read_constr -v /fosic/designs/croc/yosys/src/abc.constr 
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Setting driving cell to be "sg13g2_buf_1".
[2025-06-07 02:50 UTC] ABC: Setting output load to be 0.015000.
[2025-06-07 02:50 UTC] ABC: + source /fosic/designs/croc/yosys/tmp/abc-opt.script 
[2025-06-07 02:50 UTC] ABC: netlist                       : i/o =    6/    4  lat =    0  nd =    32  edge =     61  cube =    48  lev = 6
[2025-06-07 02:50 UTC] ABC: Initial network: 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      27  lev =    6 (5.00)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: High effort delay optimization... 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: Opt+mapping Iterations... 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: WireLoad = "none"  Gates =     14 (  0.0 %)   Cap =  4.9 ff (  3.6 %)   Area =      127.01 ( 92.9 %)   Delay =   324.93 ps  ( 21.4 %)               
[2025-06-07 02:50 UTC] ABC: buffering for delay and fanout... 
[2025-06-07 02:50 UTC] ABC: resizing cells... 
[2025-06-07 02:50 UTC] ABC: Final timing: 
[2025-06-07 02:50 UTC] ABC: WireLoad = "none"  Gates =     14 (  0.0 %)   Cap =  5.0 ff (  7.1 %)   Area =      132.45 ( 85.7 %)   Delay =   312.94 ps  ( 21.4 %)               
[2025-06-07 02:50 UTC] ABC: + write_blif /tmp/yosys-abc-7aYkRH/output.blif 
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.8.2. Re-integrating ABC results.
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_a21oi_1 cells:        2
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_and2_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_nand2_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:   sg13g2_nand2b_1 cells:        2
[2025-06-07 02:50 UTC] ABC RESULTS:   sg13g2_nand2b_2 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:   sg13g2_nand3b_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_nor2_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_nor2b_1 cells:        2
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_o21ai_1 cells:        3
[2025-06-07 02:50 UTC] ABC RESULTS:        internal signals:       28
[2025-06-07 02:50 UTC] ABC RESULTS:           input signals:        6
[2025-06-07 02:50 UTC] ABC RESULTS:          output signals:        4
[2025-06-07 02:50 UTC] Removing temp directory.
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.9. Extracting gate netlist of module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' to `/tmp/yosys-abc-ccRWmm/input.blif'..
[2025-06-07 02:50 UTC] Extracted 31 gates and 38 wires to a netlist network with 6 inputs and 4 outputs.
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.9.1. Executing ABC.
[2025-06-07 02:50 UTC] Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-ccRWmm/abc.script 2>&1
[2025-06-07 02:50 UTC] ABC: ABC command line: "source /tmp/yosys-abc-ccRWmm/abc.script".
[2025-06-07 02:50 UTC] ABC: 
[2025-06-07 02:50 UTC] ABC: + read_blif /tmp/yosys-abc-ccRWmm/input.blif 
[2025-06-07 02:50 UTC] ABC: + read_lib -w /fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib 
[2025-06-07 02:50 UTC] ABC: Parsing finished successfully.  Parsing time =     0.06 sec
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_lgcp_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfbbp_1".
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_sighold" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_slgcp_1" due to dont_use attribute.
[2025-06-07 02:50 UTC] ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib" has 54 cells (14 skipped: 8 seq; 6 tri-state; 0 no func; 10 dont_use).  Time =     0.09 sec
[2025-06-07 02:50 UTC] ABC: Memory =    2.40 MB. Time =     0.09 sec
[2025-06-07 02:50 UTC] ABC: + read_constr -v /fosic/designs/croc/yosys/src/abc.constr 
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:50 UTC] ABC: Setting driving cell to be "sg13g2_buf_1".
[2025-06-07 02:50 UTC] ABC: Setting output load to be 0.015000.
[2025-06-07 02:50 UTC] ABC: + source /fosic/designs/croc/yosys/tmp/abc-opt.script 
[2025-06-07 02:50 UTC] ABC: netlist                       : i/o =    6/    4  lat =    0  nd =    32  edge =     61  cube =    48  lev = 6
[2025-06-07 02:50 UTC] ABC: Initial network: 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      27  lev =    6 (5.00)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: High effort delay optimization... 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: Opt+mapping Iterations... 
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:50 UTC] ABC: WireLoad = "none"  Gates =     14 (  0.0 %)   Cap =  4.9 ff (  3.6 %)   Area =      127.01 ( 92.9 %)   Delay =   324.93 ps  ( 21.4 %)               
[2025-06-07 02:50 UTC] ABC: buffering for delay and fanout... 
[2025-06-07 02:50 UTC] ABC: resizing cells... 
[2025-06-07 02:50 UTC] ABC: Final timing: 
[2025-06-07 02:50 UTC] ABC: WireLoad = "none"  Gates =     14 (  0.0 %)   Cap =  5.0 ff (  7.1 %)   Area =      132.45 ( 85.7 %)   Delay =   312.94 ps  ( 21.4 %)               
[2025-06-07 02:50 UTC] ABC: + write_blif /tmp/yosys-abc-ccRWmm/output.blif 
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.9.2. Re-integrating ABC results.
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_a21oi_1 cells:        2
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_and2_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_nand2_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:   sg13g2_nand2b_1 cells:        2
[2025-06-07 02:50 UTC] ABC RESULTS:   sg13g2_nand2b_2 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:   sg13g2_nand3b_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:     sg13g2_nor2_1 cells:        1
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_nor2b_1 cells:        2
[2025-06-07 02:50 UTC] ABC RESULTS:    sg13g2_o21ai_1 cells:        3
[2025-06-07 02:50 UTC] ABC RESULTS:        internal signals:       28
[2025-06-07 02:50 UTC] ABC RESULTS:           input signals:        6
[2025-06-07 02:50 UTC] ABC RESULTS:          output signals:        4
[2025-06-07 02:50 UTC] Removing temp directory.
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.10. Extracting gate netlist of module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' to `/tmp/yosys-abc-4XiRdl/input.blif'..
[2025-06-07 02:50 UTC] Extracted 31 gates and 38 wires to a netlist network with 6 inputs and 4 outputs.
[2025-06-07 02:50 UTC] 
[2025-06-07 02:50 UTC] 49.10.1. Executing ABC.
[2025-06-07 02:51 UTC] Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-4XiRdl/abc.script 2>&1
[2025-06-07 02:51 UTC] ABC: ABC command line: "source /tmp/yosys-abc-4XiRdl/abc.script".
[2025-06-07 02:51 UTC] ABC: 
[2025-06-07 02:51 UTC] ABC: + read_blif /tmp/yosys-abc-4XiRdl/input.blif 
[2025-06-07 02:51 UTC] ABC: + read_lib -w /fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib 
[2025-06-07 02:51 UTC] ABC: Parsing finished successfully.  Parsing time =     0.06 sec
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_lgcp_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfbbp_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_sighold" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_slgcp_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib" has 54 cells (14 skipped: 8 seq; 6 tri-state; 0 no func; 10 dont_use).  Time =     0.09 sec
[2025-06-07 02:51 UTC] ABC: Memory =    2.40 MB. Time =     0.09 sec
[2025-06-07 02:51 UTC] ABC: + read_constr -v /fosic/designs/croc/yosys/src/abc.constr 
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Setting driving cell to be "sg13g2_buf_1".
[2025-06-07 02:51 UTC] ABC: Setting output load to be 0.015000.
[2025-06-07 02:51 UTC] ABC: + source /fosic/designs/croc/yosys/tmp/abc-opt.script 
[2025-06-07 02:51 UTC] ABC: netlist                       : i/o =    6/    4  lat =    0  nd =    32  edge =     61  cube =    48  lev = 6
[2025-06-07 02:51 UTC] ABC: Initial network: 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =      6/      4  and =      27  lev =    6 (5.00)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: High effort delay optimization... 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: Opt+mapping Iterations... 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =      6/      4  and =      19  lev =    5 (3.75)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: WireLoad = "none"  Gates =     14 (  0.0 %)   Cap =  4.9 ff (  3.6 %)   Area =      127.01 ( 92.9 %)   Delay =   324.93 ps  ( 21.4 %)               
[2025-06-07 02:51 UTC] ABC: buffering for delay and fanout... 
[2025-06-07 02:51 UTC] ABC: resizing cells... 
[2025-06-07 02:51 UTC] ABC: Final timing: 
[2025-06-07 02:51 UTC] ABC: WireLoad = "none"  Gates =     14 (  0.0 %)   Cap =  5.0 ff (  7.1 %)   Area =      132.45 ( 85.7 %)   Delay =   312.94 ps  ( 21.4 %)               
[2025-06-07 02:51 UTC] ABC: + write_blif /tmp/yosys-abc-4XiRdl/output.blif 
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.10.2. Re-integrating ABC results.
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_a21oi_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_and2_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_nand2_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:   sg13g2_nand2b_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:   sg13g2_nand2b_2 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:   sg13g2_nand3b_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor2_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_nor2b_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_o21ai_1 cells:        3
[2025-06-07 02:51 UTC] ABC RESULTS:        internal signals:       28
[2025-06-07 02:51 UTC] ABC RESULTS:           input signals:        6
[2025-06-07 02:51 UTC] ABC RESULTS:          output signals:        4
[2025-06-07 02:51 UTC] Removing temp directory.
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.11. Extracting gate netlist of module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' to `/tmp/yosys-abc-M3FKvd/input.blif'..
[2025-06-07 02:51 UTC] Extracted 34 gates and 47 wires to a netlist network with 12 inputs and 9 outputs.
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.11.1. Executing ABC.
[2025-06-07 02:51 UTC] Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-M3FKvd/abc.script 2>&1
[2025-06-07 02:51 UTC] ABC: ABC command line: "source /tmp/yosys-abc-M3FKvd/abc.script".
[2025-06-07 02:51 UTC] ABC: 
[2025-06-07 02:51 UTC] ABC: + read_blif /tmp/yosys-abc-M3FKvd/input.blif 
[2025-06-07 02:51 UTC] ABC: + read_lib -w /fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib 
[2025-06-07 02:51 UTC] ABC: Parsing finished successfully.  Parsing time =     0.06 sec
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_lgcp_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfbbp_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_sighold" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_slgcp_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib" has 54 cells (14 skipped: 8 seq; 6 tri-state; 0 no func; 10 dont_use).  Time =     0.09 sec
[2025-06-07 02:51 UTC] ABC: Memory =    2.40 MB. Time =     0.09 sec
[2025-06-07 02:51 UTC] ABC: + read_constr -v /fosic/designs/croc/yosys/src/abc.constr 
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Setting driving cell to be "sg13g2_buf_1".
[2025-06-07 02:51 UTC] ABC: Setting output load to be 0.015000.
[2025-06-07 02:51 UTC] ABC: + source /fosic/designs/croc/yosys/tmp/abc-opt.script 
[2025-06-07 02:51 UTC] ABC: netlist                       : i/o =   12/    9  lat =    0  nd =    35  edge =     69  cube =    53  lev = 6
[2025-06-07 02:51 UTC] ABC: Initial network: 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      39  lev =    6 (4.22)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: High effort delay optimization... 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: Opt+mapping Iterations... 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: WireLoad = "none"  Gates =     22 (  4.5 %)   Cap =  4.7 ff (  2.3 %)   Area =      237.65 ( 95.5 %)   Delay =   488.80 ps  ( 27.3 %)               
[2025-06-07 02:51 UTC] ABC: buffering for delay and fanout... 
[2025-06-07 02:51 UTC] ABC: resizing cells... 
[2025-06-07 02:51 UTC] ABC: Final timing: 
[2025-06-07 02:51 UTC] ABC: WireLoad = "none"  Gates =     22 (  4.5 %)   Cap =  4.9 ff (  4.5 %)   Area =      248.53 ( 90.9 %)   Delay =   419.63 ps  ( 27.3 %)               
[2025-06-07 02:51 UTC] ABC: + write_blif /tmp/yosys-abc-M3FKvd/output.blif 
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.11.2. Re-integrating ABC results.
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_a21o_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_a21oi_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_a22oi_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:      sg13g2_inv_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_mux2_1 cells:        4
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_nand2_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:   sg13g2_nand2b_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:   sg13g2_nand2b_2 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:   sg13g2_nand3b_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor2_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor2_2 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_nor2b_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor3_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_o21ai_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:      sg13g2_or2_2 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:        internal signals:       26
[2025-06-07 02:51 UTC] ABC RESULTS:           input signals:       12
[2025-06-07 02:51 UTC] ABC RESULTS:          output signals:        9
[2025-06-07 02:51 UTC] Removing temp directory.
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.12. Extracting gate netlist of module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' to `/tmp/yosys-abc-Nqqodp/input.blif'..
[2025-06-07 02:51 UTC] Extracted 34 gates and 47 wires to a netlist network with 12 inputs and 9 outputs.
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.12.1. Executing ABC.
[2025-06-07 02:51 UTC] Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-Nqqodp/abc.script 2>&1
[2025-06-07 02:51 UTC] ABC: ABC command line: "source /tmp/yosys-abc-Nqqodp/abc.script".
[2025-06-07 02:51 UTC] ABC: 
[2025-06-07 02:51 UTC] ABC: + read_blif /tmp/yosys-abc-Nqqodp/input.blif 
[2025-06-07 02:51 UTC] ABC: + read_lib -w /fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib 
[2025-06-07 02:51 UTC] ABC: Parsing finished successfully.  Parsing time =     0.06 sec
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_lgcp_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfbbp_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_sighold" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_slgcp_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib" has 54 cells (14 skipped: 8 seq; 6 tri-state; 0 no func; 10 dont_use).  Time =     0.09 sec
[2025-06-07 02:51 UTC] ABC: Memory =    2.40 MB. Time =     0.09 sec
[2025-06-07 02:51 UTC] ABC: + read_constr -v /fosic/designs/croc/yosys/src/abc.constr 
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Setting driving cell to be "sg13g2_buf_1".
[2025-06-07 02:51 UTC] ABC: Setting output load to be 0.015000.
[2025-06-07 02:51 UTC] ABC: + source /fosic/designs/croc/yosys/tmp/abc-opt.script 
[2025-06-07 02:51 UTC] ABC: netlist                       : i/o =   12/    9  lat =    0  nd =    35  edge =     69  cube =    53  lev = 6
[2025-06-07 02:51 UTC] ABC: Initial network: 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      39  lev =    6 (4.22)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: High effort delay optimization... 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: Opt+mapping Iterations... 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: WireLoad = "none"  Gates =     22 (  4.5 %)   Cap =  4.7 ff (  2.3 %)   Area =      237.65 ( 95.5 %)   Delay =   488.80 ps  ( 27.3 %)               
[2025-06-07 02:51 UTC] ABC: buffering for delay and fanout... 
[2025-06-07 02:51 UTC] ABC: resizing cells... 
[2025-06-07 02:51 UTC] ABC: Final timing: 
[2025-06-07 02:51 UTC] ABC: WireLoad = "none"  Gates =     22 (  4.5 %)   Cap =  4.9 ff (  4.5 %)   Area =      248.53 ( 90.9 %)   Delay =   419.63 ps  ( 27.3 %)               
[2025-06-07 02:51 UTC] ABC: + write_blif /tmp/yosys-abc-Nqqodp/output.blif 
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.12.2. Re-integrating ABC results.
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_a21o_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_a21oi_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_a22oi_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:      sg13g2_inv_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_mux2_1 cells:        4
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_nand2_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:   sg13g2_nand2b_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:   sg13g2_nand2b_2 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:   sg13g2_nand3b_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor2_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor2_2 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_nor2b_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor3_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_o21ai_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:      sg13g2_or2_2 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:        internal signals:       26
[2025-06-07 02:51 UTC] ABC RESULTS:           input signals:       12
[2025-06-07 02:51 UTC] ABC RESULTS:          output signals:        9
[2025-06-07 02:51 UTC] Removing temp directory.
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.13. Extracting gate netlist of module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' to `/tmp/yosys-abc-xY3LJA/input.blif'..
[2025-06-07 02:51 UTC] Extracted 34 gates and 47 wires to a netlist network with 12 inputs and 9 outputs.
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.13.1. Executing ABC.
[2025-06-07 02:51 UTC] Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-xY3LJA/abc.script 2>&1
[2025-06-07 02:51 UTC] ABC: ABC command line: "source /tmp/yosys-abc-xY3LJA/abc.script".
[2025-06-07 02:51 UTC] ABC: 
[2025-06-07 02:51 UTC] ABC: + read_blif /tmp/yosys-abc-xY3LJA/input.blif 
[2025-06-07 02:51 UTC] ABC: + read_lib -w /fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib 
[2025-06-07 02:51 UTC] ABC: Parsing finished successfully.  Parsing time =     0.06 sec
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_lgcp_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfbbp_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_sighold" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_slgcp_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib" has 54 cells (14 skipped: 8 seq; 6 tri-state; 0 no func; 10 dont_use).  Time =     0.09 sec
[2025-06-07 02:51 UTC] ABC: Memory =    2.40 MB. Time =     0.09 sec
[2025-06-07 02:51 UTC] ABC: + read_constr -v /fosic/designs/croc/yosys/src/abc.constr 
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Setting driving cell to be "sg13g2_buf_1".
[2025-06-07 02:51 UTC] ABC: Setting output load to be 0.015000.
[2025-06-07 02:51 UTC] ABC: + source /fosic/designs/croc/yosys/tmp/abc-opt.script 
[2025-06-07 02:51 UTC] ABC: netlist                       : i/o =   12/    9  lat =    0  nd =    35  edge =     69  cube =    53  lev = 6
[2025-06-07 02:51 UTC] ABC: Initial network: 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      39  lev =    6 (4.22)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: High effort delay optimization... 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: Opt+mapping Iterations... 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: WireLoad = "none"  Gates =     22 (  4.5 %)   Cap =  4.7 ff (  2.3 %)   Area =      237.65 ( 95.5 %)   Delay =   488.80 ps  ( 27.3 %)               
[2025-06-07 02:51 UTC] ABC: buffering for delay and fanout... 
[2025-06-07 02:51 UTC] ABC: resizing cells... 
[2025-06-07 02:51 UTC] ABC: Final timing: 
[2025-06-07 02:51 UTC] ABC: WireLoad = "none"  Gates =     22 (  4.5 %)   Cap =  4.9 ff (  4.5 %)   Area =      248.53 ( 90.9 %)   Delay =   419.63 ps  ( 27.3 %)               
[2025-06-07 02:51 UTC] ABC: + write_blif /tmp/yosys-abc-xY3LJA/output.blif 
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.13.2. Re-integrating ABC results.
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_a21o_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_a21oi_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_a22oi_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:      sg13g2_inv_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_mux2_1 cells:        4
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_nand2_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:   sg13g2_nand2b_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:   sg13g2_nand2b_2 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:   sg13g2_nand3b_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor2_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor2_2 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_nor2b_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor3_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_o21ai_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:      sg13g2_or2_2 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:        internal signals:       26
[2025-06-07 02:51 UTC] ABC RESULTS:           input signals:       12
[2025-06-07 02:51 UTC] ABC RESULTS:          output signals:        9
[2025-06-07 02:51 UTC] Removing temp directory.
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.14. Extracting gate netlist of module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' to `/tmp/yosys-abc-5cAuzS/input.blif'..
[2025-06-07 02:51 UTC] Extracted 34 gates and 47 wires to a netlist network with 12 inputs and 9 outputs.
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.14.1. Executing ABC.
[2025-06-07 02:51 UTC] Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-5cAuzS/abc.script 2>&1
[2025-06-07 02:51 UTC] ABC: ABC command line: "source /tmp/yosys-abc-5cAuzS/abc.script".
[2025-06-07 02:51 UTC] ABC: 
[2025-06-07 02:51 UTC] ABC: + read_blif /tmp/yosys-abc-5cAuzS/input.blif 
[2025-06-07 02:51 UTC] ABC: + read_lib -w /fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib 
[2025-06-07 02:51 UTC] ABC: Parsing finished successfully.  Parsing time =     0.06 sec
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_lgcp_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfbbp_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_sighold" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_slgcp_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib" has 54 cells (14 skipped: 8 seq; 6 tri-state; 0 no func; 10 dont_use).  Time =     0.09 sec
[2025-06-07 02:51 UTC] ABC: Memory =    2.40 MB. Time =     0.09 sec
[2025-06-07 02:51 UTC] ABC: + read_constr -v /fosic/designs/croc/yosys/src/abc.constr 
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Setting driving cell to be "sg13g2_buf_1".
[2025-06-07 02:51 UTC] ABC: Setting output load to be 0.015000.
[2025-06-07 02:51 UTC] ABC: + source /fosic/designs/croc/yosys/tmp/abc-opt.script 
[2025-06-07 02:51 UTC] ABC: netlist                       : i/o =   12/    9  lat =    0  nd =    35  edge =     69  cube =    53  lev = 6
[2025-06-07 02:51 UTC] ABC: Initial network: 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      39  lev =    6 (4.22)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: High effort delay optimization... 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: Opt+mapping Iterations... 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     12/      9  and =      30  lev =    6 (3.89)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: WireLoad = "none"  Gates =     22 (  4.5 %)   Cap =  4.7 ff (  2.3 %)   Area =      237.65 ( 95.5 %)   Delay =   488.80 ps  ( 27.3 %)               
[2025-06-07 02:51 UTC] ABC: buffering for delay and fanout... 
[2025-06-07 02:51 UTC] ABC: resizing cells... 
[2025-06-07 02:51 UTC] ABC: Final timing: 
[2025-06-07 02:51 UTC] ABC: WireLoad = "none"  Gates =     22 (  4.5 %)   Cap =  4.9 ff (  4.5 %)   Area =      248.53 ( 90.9 %)   Delay =   419.63 ps  ( 27.3 %)               
[2025-06-07 02:51 UTC] ABC: + write_blif /tmp/yosys-abc-5cAuzS/output.blif 
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.14.2. Re-integrating ABC results.
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_a21o_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_a21oi_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_a22oi_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:      sg13g2_inv_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_mux2_1 cells:        4
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_nand2_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:   sg13g2_nand2b_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:   sg13g2_nand2b_2 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:   sg13g2_nand3b_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor2_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor2_2 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_nor2b_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor3_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_o21ai_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:      sg13g2_or2_2 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:        internal signals:       26
[2025-06-07 02:51 UTC] ABC RESULTS:           input signals:       12
[2025-06-07 02:51 UTC] ABC RESULTS:          output signals:        9
[2025-06-07 02:51 UTC] Removing temp directory.
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.15. Extracting gate netlist of module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr' to `/tmp/yosys-abc-2NkUBV/input.blif'..
[2025-06-07 02:51 UTC] Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
[2025-06-07 02:51 UTC] Don't call ABC as there is nothing to map.
[2025-06-07 02:51 UTC] Removing temp directory.
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.16. Extracting gate netlist of module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr' to `/tmp/yosys-abc-hIjPcC/input.blif'..
[2025-06-07 02:51 UTC] Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
[2025-06-07 02:51 UTC] Don't call ABC as there is nothing to map.
[2025-06-07 02:51 UTC] Removing temp directory.
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.17. Extracting gate netlist of module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a' to `/tmp/yosys-abc-q3IPbq/input.blif'..
[2025-06-07 02:51 UTC] Extracted 141 gates and 162 wires to a netlist network with 19 inputs and 12 outputs.
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.17.1. Executing ABC.
[2025-06-07 02:51 UTC] Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-q3IPbq/abc.script 2>&1
[2025-06-07 02:51 UTC] ABC: ABC command line: "source /tmp/yosys-abc-q3IPbq/abc.script".
[2025-06-07 02:51 UTC] ABC: 
[2025-06-07 02:51 UTC] ABC: + read_blif /tmp/yosys-abc-q3IPbq/input.blif 
[2025-06-07 02:51 UTC] ABC: + read_lib -w /fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib 
[2025-06-07 02:51 UTC] ABC: Parsing finished successfully.  Parsing time =     0.06 sec
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_lgcp_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfbbp_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_sighold" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_slgcp_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib" has 54 cells (14 skipped: 8 seq; 6 tri-state; 0 no func; 10 dont_use).  Time =     0.09 sec
[2025-06-07 02:51 UTC] ABC: Memory =    2.40 MB. Time =     0.09 sec
[2025-06-07 02:51 UTC] ABC: + read_constr -v /fosic/designs/croc/yosys/src/abc.constr 
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Setting driving cell to be "sg13g2_buf_1".
[2025-06-07 02:51 UTC] ABC: Setting output load to be 0.015000.
[2025-06-07 02:51 UTC] ABC: + source /fosic/designs/croc/yosys/tmp/abc-opt.script 
[2025-06-07 02:51 UTC] ABC: netlist                       : i/o =   19/   12  lat =    0  nd =   143  edge =    270  cube =   234  lev = 11
[2025-06-07 02:51 UTC] ABC: Initial network: 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     131  lev =   10 (7.92)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: High effort delay optimization... 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     110  lev =   10 (7.00)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     118  lev =   10 (7.08)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     115  lev =   10 (7.08)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     115  lev =   10 (7.08)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: Opt+mapping Iterations... 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     117  lev =   10 (7.08)  mem = 0.01 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     120  lev =   10 (7.08)  mem = 0.01 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     119  lev =   10 (7.08)  mem = 0.01 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     119  lev =   10 (7.08)  mem = 0.01 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     119  lev =   10 (7.08)  mem = 0.01 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     119  lev =   10 (7.08)  mem = 0.01 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     119  lev =   10 (7.08)  mem = 0.01 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     119  lev =   10 (7.08)  mem = 0.01 MB
[2025-06-07 02:51 UTC] ABC: WireLoad = "none"  Gates =     79 (  3.8 %)   Cap =  6.3 ff (  5.7 %)   Area =      741.98 ( 88.6 %)   Delay =   876.31 ps  ( 12.7 %)               
[2025-06-07 02:51 UTC] ABC: buffering for delay and fanout... 
[2025-06-07 02:51 UTC] ABC: resizing cells... 
[2025-06-07 02:51 UTC] ABC: Final timing: 
[2025-06-07 02:51 UTC] ABC: WireLoad = "none"  Gates =     85 ( 10.6 %)   Cap =  6.3 ff ( 10.4 %)   Area =      829.07 ( 80.0 %)   Delay =   754.84 ps  ( 25.9 %)               
[2025-06-07 02:51 UTC] ABC: + write_blif /tmp/yosys-abc-q3IPbq/output.blif 
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.17.2. Re-integrating ABC results.
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_a21o_1 cells:        6
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_a21oi_1 cells:       10
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_a21oi_2 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:   sg13g2_a221oi_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_a22oi_1 cells:        3
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_and2_1 cells:        3
[2025-06-07 02:51 UTC] ABC RESULTS:      sg13g2_buf_2 cells:        4
[2025-06-07 02:51 UTC] ABC RESULTS:      sg13g2_buf_4 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:      sg13g2_buf_8 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:      sg13g2_inv_1 cells:        3
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_mux2_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_nand2_1 cells:        7
[2025-06-07 02:51 UTC] ABC RESULTS:   sg13g2_nand2b_1 cells:        4
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_nand3_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:   sg13g2_nand3b_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor2_1 cells:       11
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_nor2b_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor3_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor3_2 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor4_1 cells:        3
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_o21ai_1 cells:       13
[2025-06-07 02:51 UTC] ABC RESULTS:      sg13g2_or2_1 cells:        4
[2025-06-07 02:51 UTC] ABC RESULTS:      sg13g2_or3_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:      sg13g2_or4_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:        internal signals:      131
[2025-06-07 02:51 UTC] ABC RESULTS:           input signals:       19
[2025-06-07 02:51 UTC] ABC RESULTS:          output signals:       12
[2025-06-07 02:51 UTC] Removing temp directory.
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.18. Extracting gate netlist of module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b' to `/tmp/yosys-abc-LTd6Be/input.blif'..
[2025-06-07 02:51 UTC] Extracted 141 gates and 162 wires to a netlist network with 19 inputs and 12 outputs.
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.18.1. Executing ABC.
[2025-06-07 02:51 UTC] Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-LTd6Be/abc.script 2>&1
[2025-06-07 02:51 UTC] ABC: ABC command line: "source /tmp/yosys-abc-LTd6Be/abc.script".
[2025-06-07 02:51 UTC] ABC: 
[2025-06-07 02:51 UTC] ABC: + read_blif /tmp/yosys-abc-LTd6Be/input.blif 
[2025-06-07 02:51 UTC] ABC: + read_lib -w /fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib 
[2025-06-07 02:51 UTC] ABC: Parsing finished successfully.  Parsing time =     0.06 sec
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_lgcp_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfbbp_1".
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_sighold" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_slgcp_1" due to dont_use attribute.
[2025-06-07 02:51 UTC] ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib" has 54 cells (14 skipped: 8 seq; 6 tri-state; 0 no func; 10 dont_use).  Time =     0.09 sec
[2025-06-07 02:51 UTC] ABC: Memory =    2.40 MB. Time =     0.09 sec
[2025-06-07 02:51 UTC] ABC: + read_constr -v /fosic/designs/croc/yosys/src/abc.constr 
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:51 UTC] ABC: Setting driving cell to be "sg13g2_buf_1".
[2025-06-07 02:51 UTC] ABC: Setting output load to be 0.015000.
[2025-06-07 02:51 UTC] ABC: + source /fosic/designs/croc/yosys/tmp/abc-opt.script 
[2025-06-07 02:51 UTC] ABC: netlist                       : i/o =   19/   12  lat =    0  nd =   143  edge =    270  cube =   234  lev = 11
[2025-06-07 02:51 UTC] ABC: Initial network: 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     131  lev =   10 (7.92)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: High effort delay optimization... 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     123  lev =   10 (6.42)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     121  lev =   11 (6.67)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     118  lev =    9 (6.50)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     118  lev =    9 (6.58)  mem = 0.00 MB
[2025-06-07 02:51 UTC] ABC: Opt+mapping Iterations... 
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     119  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     118  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     119  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     118  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     119  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     118  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     119  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:51 UTC] ABC: netlist  : i/o =     19/     12  and =     118  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:51 UTC] ABC: WireLoad = "none"  Gates =     73 (  8.2 %)   Cap =  6.0 ff (  3.4 %)   Area =      703.95 ( 93.2 %)   Delay =   761.15 ps  ( 21.9 %)               
[2025-06-07 02:51 UTC] ABC: buffering for delay and fanout... 
[2025-06-07 02:51 UTC] ABC: resizing cells... 
[2025-06-07 02:51 UTC] ABC: Final timing: 
[2025-06-07 02:51 UTC] ABC: WireLoad = "none"  Gates =     77 ( 13.0 %)   Cap =  6.4 ff (  9.9 %)   Area =      798.30 ( 81.8 %)   Delay =   651.95 ps  ( 24.7 %)               
[2025-06-07 02:51 UTC] ABC: + write_blif /tmp/yosys-abc-LTd6Be/output.blif 
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.18.2. Re-integrating ABC results.
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_a21o_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_a21oi_1 cells:        7
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_a21oi_2 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:   sg13g2_a221oi_1 cells:        3
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_a22oi_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_and2_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_and4_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:      sg13g2_buf_2 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:      sg13g2_buf_4 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:      sg13g2_buf_8 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:      sg13g2_inv_1 cells:        6
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_mux2_1 cells:        7
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_nand2_1 cells:        4
[2025-06-07 02:51 UTC] ABC RESULTS:   sg13g2_nand2b_1 cells:        3
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_nand3_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_nand4_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor2_1 cells:       12
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor2_2 cells:        3
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_nor2b_1 cells:        2
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor3_1 cells:        4
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor3_2 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:     sg13g2_nor4_1 cells:        1
[2025-06-07 02:51 UTC] ABC RESULTS:    sg13g2_o21ai_1 cells:        8
[2025-06-07 02:51 UTC] ABC RESULTS:      sg13g2_or2_1 cells:        3
[2025-06-07 02:51 UTC] ABC RESULTS:        internal signals:      131
[2025-06-07 02:51 UTC] ABC RESULTS:           input signals:       19
[2025-06-07 02:51 UTC] ABC RESULTS:          output signals:       12
[2025-06-07 02:51 UTC] Removing temp directory.
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.19. Extracting gate netlist of module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a' to `/tmp/yosys-abc-zLgRZD/input.blif'..
[2025-06-07 02:51 UTC] Extracted 141 gates and 162 wires to a netlist network with 19 inputs and 12 outputs.
[2025-06-07 02:51 UTC] 
[2025-06-07 02:51 UTC] 49.19.1. Executing ABC.
[2025-06-07 02:52 UTC] Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-zLgRZD/abc.script 2>&1
[2025-06-07 02:52 UTC] ABC: ABC command line: "source /tmp/yosys-abc-zLgRZD/abc.script".
[2025-06-07 02:52 UTC] ABC: 
[2025-06-07 02:52 UTC] ABC: + read_blif /tmp/yosys-abc-zLgRZD/input.blif 
[2025-06-07 02:52 UTC] ABC: + read_lib -w /fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib 
[2025-06-07 02:52 UTC] ABC: Parsing finished successfully.  Parsing time =     0.06 sec
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_2".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_lgcp_1" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfbbp_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_sighold" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_slgcp_1" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib" has 54 cells (14 skipped: 8 seq; 6 tri-state; 0 no func; 10 dont_use).  Time =     0.09 sec
[2025-06-07 02:52 UTC] ABC: Memory =    2.40 MB. Time =     0.09 sec
[2025-06-07 02:52 UTC] ABC: + read_constr -v /fosic/designs/croc/yosys/src/abc.constr 
[2025-06-07 02:52 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:52 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:52 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:52 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:52 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:52 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:52 UTC] ABC: Setting driving cell to be "sg13g2_buf_1".
[2025-06-07 02:52 UTC] ABC: Setting output load to be 0.015000.
[2025-06-07 02:52 UTC] ABC: + source /fosic/designs/croc/yosys/tmp/abc-opt.script 
[2025-06-07 02:52 UTC] ABC: netlist                       : i/o =   19/   12  lat =    0  nd =   143  edge =    270  cube =   234  lev = 11
[2025-06-07 02:52 UTC] ABC: Initial network: 
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     131  lev =   10 (7.92)  mem = 0.00 MB
[2025-06-07 02:52 UTC] ABC: High effort delay optimization... 
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     123  lev =   10 (6.42)  mem = 0.00 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     121  lev =   11 (6.67)  mem = 0.00 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     118  lev =    9 (6.50)  mem = 0.00 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     118  lev =    9 (6.58)  mem = 0.00 MB
[2025-06-07 02:52 UTC] ABC: Opt+mapping Iterations... 
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     119  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     118  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     119  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     118  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     119  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     118  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     119  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     118  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:52 UTC] ABC: WireLoad = "none"  Gates =     73 (  8.2 %)   Cap =  6.0 ff (  3.4 %)   Area =      703.95 ( 93.2 %)   Delay =   761.15 ps  ( 21.9 %)               
[2025-06-07 02:52 UTC] ABC: buffering for delay and fanout... 
[2025-06-07 02:52 UTC] ABC: resizing cells... 
[2025-06-07 02:52 UTC] ABC: Final timing: 
[2025-06-07 02:52 UTC] ABC: WireLoad = "none"  Gates =     77 ( 13.0 %)   Cap =  6.4 ff (  9.9 %)   Area =      798.30 ( 81.8 %)   Delay =   651.95 ps  ( 24.7 %)               
[2025-06-07 02:52 UTC] ABC: + write_blif /tmp/yosys-abc-zLgRZD/output.blif 
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.19.2. Re-integrating ABC results.
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_a21o_1 cells:        2
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_a21oi_1 cells:        7
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_a21oi_2 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:   sg13g2_a221oi_1 cells:        3
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_a22oi_1 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_and2_1 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_and4_1 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:      sg13g2_buf_2 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:      sg13g2_buf_4 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:      sg13g2_buf_8 cells:        2
[2025-06-07 02:52 UTC] ABC RESULTS:      sg13g2_inv_1 cells:        6
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_mux2_1 cells:        7
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_nand2_1 cells:        4
[2025-06-07 02:52 UTC] ABC RESULTS:   sg13g2_nand2b_1 cells:        3
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_nand3_1 cells:        2
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_nand4_1 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_nor2_1 cells:       12
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_nor2_2 cells:        3
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_nor2b_1 cells:        2
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_nor3_1 cells:        4
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_nor3_2 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_nor4_1 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_o21ai_1 cells:        8
[2025-06-07 02:52 UTC] ABC RESULTS:      sg13g2_or2_1 cells:        3
[2025-06-07 02:52 UTC] ABC RESULTS:        internal signals:      131
[2025-06-07 02:52 UTC] ABC RESULTS:           input signals:       19
[2025-06-07 02:52 UTC] ABC RESULTS:          output signals:       12
[2025-06-07 02:52 UTC] Removing temp directory.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.20. Extracting gate netlist of module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b' to `/tmp/yosys-abc-FOT4Ay/input.blif'..
[2025-06-07 02:52 UTC] Extracted 141 gates and 162 wires to a netlist network with 19 inputs and 12 outputs.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.20.1. Executing ABC.
[2025-06-07 02:52 UTC] Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-FOT4Ay/abc.script 2>&1
[2025-06-07 02:52 UTC] ABC: ABC command line: "source /tmp/yosys-abc-FOT4Ay/abc.script".
[2025-06-07 02:52 UTC] ABC: 
[2025-06-07 02:52 UTC] ABC: + read_blif /tmp/yosys-abc-FOT4Ay/input.blif 
[2025-06-07 02:52 UTC] ABC: + read_lib -w /fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib 
[2025-06-07 02:52 UTC] ABC: Parsing finished successfully.  Parsing time =     0.06 sec
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_2".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_lgcp_1" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfbbp_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_sighold" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_slgcp_1" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib" has 54 cells (14 skipped: 8 seq; 6 tri-state; 0 no func; 10 dont_use).  Time =     0.09 sec
[2025-06-07 02:52 UTC] ABC: Memory =    2.40 MB. Time =     0.09 sec
[2025-06-07 02:52 UTC] ABC: + read_constr -v /fosic/designs/croc/yosys/src/abc.constr 
[2025-06-07 02:52 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:52 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:52 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:52 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:52 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:52 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:52 UTC] ABC: Setting driving cell to be "sg13g2_buf_1".
[2025-06-07 02:52 UTC] ABC: Setting output load to be 0.015000.
[2025-06-07 02:52 UTC] ABC: + source /fosic/designs/croc/yosys/tmp/abc-opt.script 
[2025-06-07 02:52 UTC] ABC: netlist                       : i/o =   19/   12  lat =    0  nd =   143  edge =    270  cube =   234  lev = 11
[2025-06-07 02:52 UTC] ABC: Initial network: 
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     131  lev =   10 (7.92)  mem = 0.00 MB
[2025-06-07 02:52 UTC] ABC: High effort delay optimization... 
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     123  lev =   10 (6.42)  mem = 0.00 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     121  lev =   11 (6.67)  mem = 0.00 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     118  lev =    9 (6.50)  mem = 0.00 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     118  lev =    9 (6.58)  mem = 0.00 MB
[2025-06-07 02:52 UTC] ABC: Opt+mapping Iterations... 
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     119  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     118  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     119  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     118  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     119  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     118  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     119  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =     19/     12  and =     118  lev =    9 (6.58)  mem = 0.01 MB
[2025-06-07 02:52 UTC] ABC: WireLoad = "none"  Gates =     73 (  8.2 %)   Cap =  6.0 ff (  3.4 %)   Area =      703.95 ( 93.2 %)   Delay =   761.15 ps  ( 21.9 %)               
[2025-06-07 02:52 UTC] ABC: buffering for delay and fanout... 
[2025-06-07 02:52 UTC] ABC: resizing cells... 
[2025-06-07 02:52 UTC] ABC: Final timing: 
[2025-06-07 02:52 UTC] ABC: WireLoad = "none"  Gates =     77 ( 13.0 %)   Cap =  6.4 ff (  9.9 %)   Area =      798.30 ( 81.8 %)   Delay =   651.95 ps  ( 24.7 %)               
[2025-06-07 02:52 UTC] ABC: + write_blif /tmp/yosys-abc-FOT4Ay/output.blif 
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.20.2. Re-integrating ABC results.
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_a21o_1 cells:        2
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_a21oi_1 cells:        7
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_a21oi_2 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:   sg13g2_a221oi_1 cells:        3
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_a22oi_1 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_and2_1 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_and4_1 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:      sg13g2_buf_2 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:      sg13g2_buf_4 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:      sg13g2_buf_8 cells:        2
[2025-06-07 02:52 UTC] ABC RESULTS:      sg13g2_inv_1 cells:        6
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_mux2_1 cells:        7
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_nand2_1 cells:        4
[2025-06-07 02:52 UTC] ABC RESULTS:   sg13g2_nand2b_1 cells:        3
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_nand3_1 cells:        2
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_nand4_1 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_nor2_1 cells:       12
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_nor2_2 cells:        3
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_nor2b_1 cells:        2
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_nor3_1 cells:        4
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_nor3_2 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_nor4_1 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_o21ai_1 cells:        8
[2025-06-07 02:52 UTC] ABC RESULTS:      sg13g2_or2_1 cells:        3
[2025-06-07 02:52 UTC] ABC RESULTS:        internal signals:      131
[2025-06-07 02:52 UTC] ABC RESULTS:           input signals:       19
[2025-06-07 02:52 UTC] ABC RESULTS:          output signals:       12
[2025-06-07 02:52 UTC] Removing temp directory.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.21. Extracting gate netlist of module `\dmi_jtag' to `/tmp/yosys-abc-Xrg0Qv/input.blif'..
[2025-06-07 02:52 UTC] Extracted 1087 gates and 1316 wires to a netlist network with 227 inputs and 171 outputs.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.21.1. Executing ABC.
[2025-06-07 02:52 UTC] Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-Xrg0Qv/abc.script 2>&1
[2025-06-07 02:52 UTC] ABC: ABC command line: "source /tmp/yosys-abc-Xrg0Qv/abc.script".
[2025-06-07 02:52 UTC] ABC: 
[2025-06-07 02:52 UTC] ABC: + read_blif /tmp/yosys-abc-Xrg0Qv/input.blif 
[2025-06-07 02:52 UTC] ABC: + read_lib -w /fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib 
[2025-06-07 02:52 UTC] ABC: Parsing finished successfully.  Parsing time =     0.06 sec
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_2".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_lgcp_1" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfbbp_1".
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_sighold" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_slgcp_1" due to dont_use attribute.
[2025-06-07 02:52 UTC] ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/fosic/designs/croc/yosys/../ihp13/pdk/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib" has 54 cells (14 skipped: 8 seq; 6 tri-state; 0 no func; 10 dont_use).  Time =     0.09 sec
[2025-06-07 02:52 UTC] ABC: Memory =    2.40 MB. Time =     0.09 sec
[2025-06-07 02:52 UTC] ABC: + read_constr -v /fosic/designs/croc/yosys/src/abc.constr 
[2025-06-07 02:52 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:52 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:52 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:52 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:52 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:52 UTC] ABC: Unrecognized token "#".
[2025-06-07 02:52 UTC] ABC: Setting driving cell to be "sg13g2_buf_1".
[2025-06-07 02:52 UTC] ABC: Setting output load to be 0.015000.
[2025-06-07 02:52 UTC] ABC: + source /fosic/designs/croc/yosys/tmp/abc-opt.script 
[2025-06-07 02:52 UTC] ABC: netlist                       : i/o =  227/  171  lat =    0  nd =  1089  edge =   2866  cube =  2021  lev = 19
[2025-06-07 02:52 UTC] ABC: Initial network: 
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =    227/    171  and =    2111  lev =   22 (13.70)  mem = 0.04 MB
[2025-06-07 02:52 UTC] ABC: High effort delay optimization... 
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =    227/    171  and =    1479  lev =   12 (9.02)  mem = 0.03 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =    227/    171  and =    1206  lev =   13 (9.39)  mem = 0.03 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =    227/    171  and =    1206  lev =   13 (9.39)  mem = 0.03 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =    227/    171  and =    1206  lev =   13 (9.39)  mem = 0.03 MB
[2025-06-07 02:52 UTC] ABC: Opt+mapping Iterations... 
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =    227/    171  and =    1206  lev =   13 (9.39)  mem = 0.05 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =    227/    171  and =    1206  lev =   13 (9.39)  mem = 0.05 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =    227/    171  and =    1206  lev =   13 (9.39)  mem = 0.05 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =    227/    171  and =    1206  lev =   13 (9.39)  mem = 0.05 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =    227/    171  and =    1206  lev =   13 (9.39)  mem = 0.05 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =    227/    171  and =    1206  lev =   13 (9.39)  mem = 0.05 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =    227/    171  and =    1206  lev =   13 (9.39)  mem = 0.05 MB
[2025-06-07 02:52 UTC] ABC: netlist  : i/o =    227/    171  and =    1206  lev =   13 (9.39)  mem = 0.05 MB
[2025-06-07 02:52 UTC] ABC: WireLoad = "none"  Gates =    767 (  4.8 %)   Cap =  5.9 ff (  2.4 %)   Area =     6975.95 ( 95.2 %)   Delay =  3726.19 ps  ( 16.6 %)               
[2025-06-07 02:52 UTC] ABC: buffering for delay and fanout... 
[2025-06-07 02:52 UTC] ABC: resizing cells... 
[2025-06-07 02:52 UTC] ABC: Final timing: 
[2025-06-07 02:52 UTC] ABC: WireLoad = "none"  Gates =    844 ( 13.5 %)   Cap =  5.7 ff (  6.3 %)   Area =     7757.96 ( 86.1 %)   Delay =  1129.59 ps  ( 10.7 %)               
[2025-06-07 02:52 UTC] ABC: + write_blif /tmp/yosys-abc-Xrg0Qv/output.blif 
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.21.2. Re-integrating ABC results.
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_a21o_1 cells:        4
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_a21o_2 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_a21oi_1 cells:       60
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_a21oi_2 cells:        2
[2025-06-07 02:52 UTC] ABC RESULTS:   sg13g2_a221oi_1 cells:        5
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_a22oi_1 cells:       59
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_and2_1 cells:       14
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_and2_2 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_and3_1 cells:        4
[2025-06-07 02:52 UTC] ABC RESULTS:      sg13g2_buf_1 cells:       61
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_buf_16 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:      sg13g2_buf_2 cells:        6
[2025-06-07 02:52 UTC] ABC RESULTS:      sg13g2_buf_4 cells:        5
[2025-06-07 02:52 UTC] ABC RESULTS:      sg13g2_buf_8 cells:        4
[2025-06-07 02:52 UTC] ABC RESULTS:      sg13g2_inv_1 cells:       37
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_mux2_1 cells:       47
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_nand2_1 cells:      126
[2025-06-07 02:52 UTC] ABC RESULTS:   sg13g2_nand2b_1 cells:       28
[2025-06-07 02:52 UTC] ABC RESULTS:   sg13g2_nand2b_2 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_nand3_1 cells:       53
[2025-06-07 02:52 UTC] ABC RESULTS:   sg13g2_nand3b_1 cells:        4
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_nand4_1 cells:        3
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_nor2_1 cells:      149
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_nor2b_1 cells:       17
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_nor3_1 cells:       39
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_nor3_2 cells:        3
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_nor4_1 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:     sg13g2_nor4_2 cells:        2
[2025-06-07 02:52 UTC] ABC RESULTS:    sg13g2_o21ai_1 cells:       85
[2025-06-07 02:52 UTC] ABC RESULTS:      sg13g2_or2_1 cells:        9
[2025-06-07 02:52 UTC] ABC RESULTS:      sg13g2_or2_2 cells:        4
[2025-06-07 02:52 UTC] ABC RESULTS:      sg13g2_or3_1 cells:        8
[2025-06-07 02:52 UTC] ABC RESULTS:      sg13g2_or4_2 cells:        1
[2025-06-07 02:52 UTC] ABC RESULTS:        internal signals:      918
[2025-06-07 02:52 UTC] ABC RESULTS:           input signals:      227
[2025-06-07 02:52 UTC] ABC RESULTS:          output signals:      171
[2025-06-07 02:52 UTC] Removing temp directory.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.22. Extracting gate netlist of module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' to `/tmp/yosys-abc-pGydsx/input.blif'..
[2025-06-07 02:52 UTC] Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
[2025-06-07 02:52 UTC] Don't call ABC as there is nothing to map.
[2025-06-07 02:52 UTC] Removing temp directory.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.23. Extracting gate netlist of module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' to `/tmp/yosys-abc-iw2ZTH/input.blif'..
[2025-06-07 02:52 UTC] Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
[2025-06-07 02:52 UTC] Don't call ABC as there is nothing to map.
[2025-06-07 02:52 UTC] Removing temp directory.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.24. Extracting gate netlist of module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' to `/tmp/yosys-abc-S0Gk3E/input.blif'..
[2025-06-07 02:52 UTC] Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
[2025-06-07 02:52 UTC] Don't call ABC as there is nothing to map.
[2025-06-07 02:52 UTC] Removing temp directory.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.25. Extracting gate netlist of module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' to `/tmp/yosys-abc-rjRJRX/input.blif'..
[2025-06-07 02:52 UTC] Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
[2025-06-07 02:52 UTC] Don't call ABC as there is nothing to map.
[2025-06-07 02:52 UTC] Removing temp directory.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.26. Extracting gate netlist of module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync' to `/tmp/yosys-abc-kVu7gC/input.blif'..
[2025-06-07 02:52 UTC] Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
[2025-06-07 02:52 UTC] Don't call ABC as there is nothing to map.
[2025-06-07 02:52 UTC] Removing temp directory.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.27. Extracting gate netlist of module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync' to `/tmp/yosys-abc-N3BHV3/input.blif'..
[2025-06-07 02:52 UTC] Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
[2025-06-07 02:52 UTC] Don't call ABC as there is nothing to map.
[2025-06-07 02:52 UTC] Removing temp directory.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.28. Extracting gate netlist of module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' to `/tmp/yosys-abc-HMX5W7/input.blif'..
[2025-06-07 02:52 UTC] Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
[2025-06-07 02:52 UTC] Don't call ABC as there is nothing to map.
[2025-06-07 02:52 UTC] Removing temp directory.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.29. Extracting gate netlist of module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' to `/tmp/yosys-abc-R62Jfk/input.blif'..
[2025-06-07 02:52 UTC] Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
[2025-06-07 02:52 UTC] Don't call ABC as there is nothing to map.
[2025-06-07 02:52 UTC] Removing temp directory.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.30. Extracting gate netlist of module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' to `/tmp/yosys-abc-mT8Aqm/input.blif'..
[2025-06-07 02:52 UTC] Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
[2025-06-07 02:52 UTC] Don't call ABC as there is nothing to map.
[2025-06-07 02:52 UTC] Removing temp directory.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.31. Extracting gate netlist of module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' to `/tmp/yosys-abc-a3aQOg/input.blif'..
[2025-06-07 02:52 UTC] Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
[2025-06-07 02:52 UTC] Don't call ABC as there is nothing to map.
[2025-06-07 02:52 UTC] Removing temp directory.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.32. Extracting gate netlist of module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync' to `/tmp/yosys-abc-8mkldz/input.blif'..
[2025-06-07 02:52 UTC] Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
[2025-06-07 02:52 UTC] Don't call ABC as there is nothing to map.
[2025-06-07 02:52 UTC] Removing temp directory.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.33. Extracting gate netlist of module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync' to `/tmp/yosys-abc-RbCunN/input.blif'..
[2025-06-07 02:52 UTC] Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
[2025-06-07 02:52 UTC] Don't call ABC as there is nothing to map.
[2025-06-07 02:52 UTC] Removing temp directory.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.34. Extracting gate netlist of module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv' to `/tmp/yosys-abc-yk2jXX/input.blif'..
[2025-06-07 02:52 UTC] Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
[2025-06-07 02:52 UTC] Don't call ABC as there is nothing to map.
[2025-06-07 02:52 UTC] Removing temp directory.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 49.35. Extracting gate netlist of module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux' to `/tmp/yosys-abc-r6eYet/input.blif'..
[2025-06-07 02:52 UTC] Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
[2025-06-07 02:52 UTC] Don't call ABC as there is nothing to map.
[2025-06-07 02:52 UTC] Removing temp directory.
[2025-06-07 02:52 UTC] Removed 0 unused cells and 3118 unused wires.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 50. Executing Verilog backend.
[2025-06-07 02:52 UTC] Dumping module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:52 UTC] Dumping module `\dmi_jtag'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv'.
[2025-06-07 02:52 UTC] Dumping module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux'.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 51. Executing SPLITNETS pass (splitting up multi-bit signals).
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 52. Executing SETUNDEF pass (replace undef values with defined constants).
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] 53. Executing HILOMAP pass (mapping to constant drivers).
[2025-06-07 02:52 UTC] 57. Executing Verilog backend.
[2025-06-07 02:52 UTC] Dumping module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_2phase_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_2phase_dst_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_2phase_src_clearable$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_4phase_dst$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_4phase_src$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_reset_ctrlr$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a'.
[2025-06-07 02:52 UTC] Dumping module `\cdc_reset_ctrlr_half$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b'.
[2025-06-07 02:52 UTC] Dumping module `\dmi_jtag'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\sync$dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync'.
[2025-06-07 02:52 UTC] Dumping module `\tc_clk_inverter$dmi_jtag.i_dmi_jtag_tap.i_tck_inv'.
[2025-06-07 02:52 UTC] Dumping module `\tc_clk_mux2$dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux'.
[2025-06-07 02:52 UTC] 
[2025-06-07 02:52 UTC] End of script. Logfile hash: 6588d5b675, CPU: user 7.69s system 0.20s, MEM: 78.20 MB peak
[2025-06-07 02:52 UTC] Yosys 0.51 (git sha1 c4b519022, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
[2025-06-07 02:52 UTC] Time spent: 95% 1x abc (164 sec), 1% 18x opt_expr (1 sec), ...
