Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov 15 19:05:27 2022
| Host         : DESKTOP-FD2K84H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      6 |            2 |
|      8 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |            9 |
| No           | No                    | Yes                    |              56 |            8 |
| No           | Yes                   | No                     |              52 |            8 |
| Yes          | No                    | No                     |              22 |            7 |
| Yes          | No                    | Yes                    |              64 |            7 |
| Yes          | Yes                   | No                     |              24 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-----------------------------+----------------------------+------------------+----------------+
|     Clock Signal    |        Enable Signal        |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------+-----------------------------+----------------------------+------------------+----------------+
|  i_clock_gen/rxClk  | i_rx/done_i_1_n_0           |                            |                1 |              2 |
|  i_clock_gen/rxClk  | i_rx/err_i_1_n_0            |                            |                1 |              2 |
|  i_clock_gen/rxClk  | i_rx/out[7]_i_2_n_0         |                            |                1 |              2 |
|  clk_fpga_IBUF_BUFG |                             |                            |                2 |              6 |
|  clk_seg            |                             |                            |                1 |              6 |
|  i_clock_gen/rxClk  | i_rx/clockCount[3]_i_2_n_0  | i_rx/clockCount[3]_i_1_n_0 |                1 |              8 |
|  i_clock_gen/rxClk  | i_rx/out[7]_i_2_n_0         | i_rx/out[7]_i_1_n_0        |                2 |             16 |
|  clk_fpga_IBUF_BUFG |                             | i_clock_gen/rxClk_0        |                3 |             16 |
|  clk_seg            | anode[7]_i_1_n_0            |                            |                4 |             16 |
|  i_clock_gen/rxClk  |                             |                            |                6 |             28 |
|  clk_fpga_IBUF_BUFG |                             | clear                      |                5 |             36 |
|  clk_fpga_IBUF_BUFG |                             | rst_i_IBUF                 |                8 |             56 |
|  clk_1_sec_BUFG     | i_counter/count[31]_i_1_n_0 | rst_i_IBUF                 |                7 |             64 |
+---------------------+-----------------------------+----------------------------+------------------+----------------+


