m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
Eswitch_logic
Z0 w1633705133
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 19
Z3 dC:/Users/szeyu/OneDrive/Documents/GitHub/ENEL453_FPGA_Design/enel453/lab1/Simulation
Z4 8C:/Users/szeyu/OneDrive/Documents/GitHub/ENEL453_FPGA_Design/enel453/lab1/switch_logic.vhd
Z5 FC:/Users/szeyu/OneDrive/Documents/GitHub/ENEL453_FPGA_Design/enel453/lab1/switch_logic.vhd
l0
L6 1
VzD4HWS[>6hIA9H`OXGZDo3
!s100 dn1dg@Mj20G36Qn0?VWoz3
Z6 OV;C;2020.1;71
32
Z7 !s110 1633709459
!i10b 1
Z8 !s108 1633709459.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/szeyu/OneDrive/Documents/GitHub/ENEL453_FPGA_Design/enel453/lab1/switch_logic.vhd|
Z10 !s107 C:/Users/szeyu/OneDrive/Documents/GitHub/ENEL453_FPGA_Design/enel453/lab1/switch_logic.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Abehavioral
R1
R2
DEx4 work 12 switch_logic 0 22 zD4HWS[>6hIA9H`OXGZDo3
!i122 19
l21
L15 32
VneZIW:Sf5Mg_<g[]=9O`g1
!s100 ;BkjK;=ToUEN@:RJZ5=Vl1
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Etb_switch_logic
Z13 w1633708211
R1
R2
!i122 20
R3
Z14 8C:/Users/szeyu/OneDrive/Documents/GitHub/ENEL453_FPGA_Design/enel453/lab1/tb_switch_logic.vhd
Z15 FC:/Users/szeyu/OneDrive/Documents/GitHub/ENEL453_FPGA_Design/enel453/lab1/tb_switch_logic.vhd
l0
L5 1
V9Dc`FcQ2GJI`41kCiIb340
!s100 E6;Bd7Qaame0@GG29@?GD2
R6
32
Z16 !s110 1633709460
!i10b 1
R8
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/szeyu/OneDrive/Documents/GitHub/ENEL453_FPGA_Design/enel453/lab1/tb_switch_logic.vhd|
!s107 C:/Users/szeyu/OneDrive/Documents/GitHub/ENEL453_FPGA_Design/enel453/lab1/tb_switch_logic.vhd|
!i113 1
R11
R12
Abehavior
R1
R2
Z18 DEx4 work 15 tb_switch_logic 0 22 9Dc`FcQ2GJI`41kCiIb340
!i122 20
l27
Z19 L8 88
Z20 VzfCkiMV;in<G>NPP2oWmc0
Z21 !s100 lICJb;nh0R?>7593WM`Lg1
R6
32
R16
!i10b 1
R8
R17
Z22 !s107 C:/Users/szeyu/OneDrive/Documents/GitHub/ENEL453_FPGA_Design/enel453/lab1/tb_switch_logic.vhd|
!i113 1
R11
R12
