Return-Path: <linux-kernel+bounces-617678-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [139.178.88.99])
	by mail.lfdr.de (Postfix) with ESMTPS id 7D18DA9A43E
	for <lists+linux-kernel@lfdr.de>; Thu, 24 Apr 2025 09:39:47 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id 3F2ED5A6FDA
	for <lists+linux-kernel@lfdr.de>; Thu, 24 Apr 2025 07:39:17 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id A669F1F5838;
	Thu, 24 Apr 2025 07:31:50 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=pigmoral.tech header.i=junhui.liu@pigmoral.tech header.b="SJXyWtff"
Received: from sender4-op-o15.zoho.com (sender4-op-o15.zoho.com [136.143.188.15])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 341C51F4CA8;
	Thu, 24 Apr 2025 07:31:44 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=136.143.188.15
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1745479909; cv=pass; b=PWQaj5v+CEJGXzdbYT9rc27E2K2OmHUA/HhAJ9bXuqoJHKxiC+XhKQghHhPkTjNUW+8/MHRfGIftQOWM/69mxA7dUVRTNTWV4WJL/qtkXahYQggYQoA6CRpTza+gEfnRbF3FyBSq4t743lIVmClGKEvJ4B1jRQHm1515bjsYnVo=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1745479909; c=relaxed/simple;
	bh=eAJlesOTG92AARs36ZUX/rXM73YGJb5FQ7xy2wzqwY0=;
	h=MIME-Version:From:To:In-Reply-To:Cc:Subject:Message-ID:Date:
	 Content-Type; b=Rla6DxzH0tq4SxWtkcYNGGUVaKH5BfPXpr0LwceVfHcMOVklTgBkd7EFdb/om12+mrmCDuoEEyZH/0wgpOcawxbZYmENPkYYcSumcVI6yOxQnGKpGPfY/2li6d64/0oPOUcYrumZYm7VS3W3bSK2/Px52JIfzPMFRRe15ruG+Oc=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=pigmoral.tech; spf=pass smtp.mailfrom=pigmoral.tech; dkim=pass (1024-bit key) header.d=pigmoral.tech header.i=junhui.liu@pigmoral.tech header.b=SJXyWtff; arc=pass smtp.client-ip=136.143.188.15
Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=pigmoral.tech
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=pigmoral.tech
ARC-Seal: i=1; a=rsa-sha256; t=1745479885; cv=none; 
	d=zohomail.com; s=zohoarc; 
	b=jZyy1raYIyF1sGVOWem4Ypw0O8wudRiDEIO5mGHCnZa2Ou8c3KcagcH1PPOfpcs6ViHttfp3YDPY3TEKEsV+re/2M9riJvcSvtGeC1N5hCcmV6CryogqX2BLRr/4+jhgZmK9vvePu3aNWIC+55mCanea+gT8dgq6DJAR3aurQUk=
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; 
	t=1745479885; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:MIME-Version:Message-ID:Subject:Subject:To:To:Message-Id:Reply-To; 
	bh=IIDcYhJRNcl5NI8G2yy9QcT7CkmD17UGLCVGjxUrnYc=; 
	b=SnTEKyUe67r9XoLYu93FLmMF5kwILktt5wn1ePGM/SqnUIDpcK6X6Oft7qKitwCWJl11y3mEfTzC2nToHsd1XwRuYtSha1H2bJrUa3CPWtzes8VEXK4Rg2crgbsUFcKS/w+eZ6Q7ChART+oIKkG5pFWl3uLPclXQQodHXChw4r0=
ARC-Authentication-Results: i=1; mx.zohomail.com;
	dkim=pass  header.i=pigmoral.tech;
	spf=pass  smtp.mailfrom=junhui.liu@pigmoral.tech;
	dmarc=pass header.from=<junhui.liu@pigmoral.tech>
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; t=1745479885;
	s=zmail; d=pigmoral.tech; i=junhui.liu@pigmoral.tech;
	h=MIME-Version:From:From:To:To:In-Reply-To:Cc:Cc:Subject:Subject:Message-ID:Date:Date:Content-Type:Content-Transfer-Encoding:Message-Id:Reply-To;
	bh=IIDcYhJRNcl5NI8G2yy9QcT7CkmD17UGLCVGjxUrnYc=;
	b=SJXyWtffopsEaMabrckT+QOY8TDEzmK6c+ROZ54THTEiksrAnSzsbQSgyNnh0T53
	orALIhvwVr1NtwGOo3qMYJI/Bv3EDPE79CEgTgApTBNNFH+3UJQkyLVJY4hGXmHsk3U
	+hJnX61bdomhX5RT2yZCrmF2RUvuHFc/QIFqShSs=
Received: by mx.zohomail.com with SMTPS id 1745479882130426.9563902759496;
	Thu, 24 Apr 2025 00:31:22 -0700 (PDT)
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
From: "Junhui Liu" <junhui.liu@pigmoral.tech>
To: "Philipp Zabel" <p.zabel@pengutronix.de>, 
	"Rob Herring" <robh@kernel.org>, 
	"Krzysztof Kozlowski" <krzk+dt@kernel.org>, 
	"Conor Dooley" <conor+dt@kernel.org>
In-Reply-To: <15c2be97e1b58e7be182299d27e17996b47e8414.camel@pengutronix.de>
Cc: <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, 
	<linux-riscv@lists.infradead.org>
Subject: Re: [PATCH v2 2/2] reset: canaan: add reset driver for Kendryte K230
Message-ID: <183930b36feb1b40.9b4fd51a8b5c6c1d.5a72bde348d1c9e9@Jude-Air.local>
Date: Thu, 24 Apr 2025 07:31:17 +0000
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: quoted-printable
X-ZohoMailClient: External

Hi Philipp,

Thanks for your review.

On 23/04/2025 11:43, Philipp Zabel wrote:
> On So, 2025-04-20 at 01:09 +0800, Junhui Liu wrote:
>> Add support for the resets on Canaan Kendryte K230 SoC. The driver
>> support CPU0, CPU1, L2 cache flush, hardware auto clear and software
>> clear resets.
>>=20
>> Signed-off-by: Junhui Liu <junhui.liu@pigmoral.tech>
>>=20
>> ---
>> The reset management module in the K230 SoC also provides reset time
>> control registers. For RST_TYPE_CPU0, RST_TYPE_CPU1 and RST_TYPE_SW_DONE,
>> the time period when reset is applyed/removed but the clock is stopped
>> can be set up to 15*0.25 =3D 3.75 us. For some RST_TYPE_HW_DONE cases, th=
e
>> time period can be set up to 255*0.25 =3D 63.75 us. For RST_TYPE_FLUSH,
>> the reset bit will automatically cleared by hardware when flush done.
>>=20
>> Although the current reset driver does not support configuration of
>> reset time registers, delay has been added to the assert, deassert and
>> reset functions to accommodate the longest reset time.
>>=20
>> Besides, although some reset types have done bits, the reference manual
>> does not explicitly indicate whether the hardware removes reset or the
>> clock stop time period has passed when done bits toggle. Therefore, I
>> think it is a safer way to keep delay for reset types with done bits.
>>=20
>> link: https://kendryte-download.canaan-creative.com/developer/k230/HDK/K2=
30%E7%A1%AC%E4%BB%B6%E6%96%87%E6%A1%A3/K230_Technical_Reference_Manual_V0.3.=
1_20241118.pdf
>> ---
>>  drivers/reset/Kconfig      |   9 ++
>>  drivers/reset/Makefile     |   1 +
>>  drivers/reset/reset-k230.c | 355 +++++++++++++++++++++++++++++++++++++++=
++++++
>>  3 files changed, 365 insertions(+)
>>=20
>> diff --git a/drivers/reset/Kconfig b/drivers/reset/Kconfig
>> index 99f6f9784e6865faddf8621ccfca095778c4dc47..248138ffba3bfbf859c74ba1a=
ed7ba2f72819f7a 100644
>> --- a/drivers/reset/Kconfig
>> +++ b/drivers/reset/Kconfig
>> @@ -140,6 +140,15 @@ config RESET_K210
>>  	  Say Y if you want to control reset signals provided by this
>>  	  controller.
>> =20
>> +config RESET_K230
>> +	tristate "Reset controller driver for Canaan Kendryte K230 SoC"
>> +	depends on ARCH_CANAAN || COMPILE_TEST
>> +	depends on OF
>> +	help
>> +	  Support for the Canaan Kendryte K230 RISC-V SoC reset controller.
>> +	  Say Y if you want to control reset signals provided by this
>> +	  controller.
>> +
>>  config RESET_LANTIQ
>>  	bool "Lantiq XWAY Reset Driver" if COMPILE_TEST
>>  	default SOC_TYPE_XWAY
>> diff --git a/drivers/reset/Makefile b/drivers/reset/Makefile
>> index 31f9904d13f9c3a107fc1ee1ec9f9baba016d101..13fe94531bea1eb91268b1804=
e1321b167815a4b 100644
>> --- a/drivers/reset/Makefile
>> +++ b/drivers/reset/Makefile
>> @@ -20,6 +20,7 @@ obj-$(CONFIG_RESET_IMX7) +=3D reset-imx7.o
>>  obj-$(CONFIG_RESET_IMX8MP_AUDIOMIX) +=3D reset-imx8mp-audiomix.o
>>  obj-$(CONFIG_RESET_INTEL_GW) +=3D reset-intel-gw.o
>>  obj-$(CONFIG_RESET_K210) +=3D reset-k210.o
>> +obj-$(CONFIG_RESET_K230) +=3D reset-k230.o
>>  obj-$(CONFIG_RESET_LANTIQ) +=3D reset-lantiq.o
>>  obj-$(CONFIG_RESET_LPC18XX) +=3D reset-lpc18xx.o
>>  obj-$(CONFIG_RESET_MCHP_SPARX5) +=3D reset-microchip-sparx5.o
>> diff --git a/drivers/reset/reset-k230.c b/drivers/reset/reset-k230.c
>> new file mode 100644
>> index 0000000000000000000000000000000000000000..492d2274893675b0ff1967426=
c8fa9e75aed1791
>> --- /dev/null
>> +++ b/drivers/reset/reset-k230.c
>> @@ -0,0 +1,355 @@
>> +// SPDX-License-Identifier: GPL-2.0-only
>> +/*
>> + * Copyright (C) 2016-2017 Linaro Ltd.
>> + * Copyright (C) 2022-2024 Canaan Bright Sight Co., Ltd
>> + * Copyright (C) 2024-2025 Junhui Liu <junhui.liu@pigmoral.tech>
>> + */
>> +
>> +#include <linux/cleanup.h>
>> +#include <linux/delay.h>
>> +#include <linux/io.h>
>> +#include <linux/iopoll.h>
>> +#include <linux/of.h>
>> +#include <linux/platform_device.h>
>> +#include <linux/reset-controller.h>
>> +#include <linux/spinlock.h>
>> +
>> +#include <dt-bindings/reset/canaan,k230-rst.h>
>> +
>> +/**
>> + * enum k230_rst_type - K230 reset types
>> + * @RST_TYPE_CPU0: Reset type for CPU0
>> + *	Automatically clears, has write enable and done bit, active high
>> + * @RST_TYPE_CPU1: Reset type for CPU1
>> + *	Manually clears, has write enable and done bit, active high
>> + * @RST_TYPE_FLUSH: Reset type for CPU L2 cache flush
>> + *	Automatically clears, has write enable, no done bit, active high
>> + * @RST_TYPE_HW_DONE: Reset type for hardware auto clear
>> + *	Automatically clears, no write enable, has done bit, active high
>> + * @RST_TYPE_SW_DONE: Reset type for software manual clear
>> + *	Manually clears, no write enable and done bit,
>> + *	active high if ID is RST_SPI2AXI, otherwise active low
>> + */
>> +enum k230_rst_type {
>> +	RST_TYPE_CPU0,
>> +	RST_TYPE_CPU1,
>> +	RST_TYPE_FLUSH,
>> +	RST_TYPE_HW_DONE,
>> +	RST_TYPE_SW_DONE,
>> +};
>> +
>> +struct k230_rst_map {
>> +	u32			offset;
>> +	enum k230_rst_type	type;
>> +	u32			done;
>> +	u32			reset;
>> +};
>> +
>> +struct k230_rst {
>> +	struct reset_controller_dev	rcdev;
>> +	struct device			*dev;
>> +	void __iomem			*base;
>> +	spinlock_t			lock;
>=20
> Add a comment, this locks register read-modify-write.
>=20
>> +};
>> +
>> +static const struct k230_rst_map k230_resets[] =3D {
>> +	[RST_CPU0]		=3D { 0x4,  RST_TYPE_CPU0,    BIT(12), BIT(0) },
>> +	[RST_CPU1]		=3D { 0xc,  RST_TYPE_CPU1,    BIT(12), BIT(0) },
>> +	[RST_CPU0_FLUSH]	=3D { 0x4,  RST_TYPE_FLUSH,   0,       BIT(4) },
>> +	[RST_CPU1_FLUSH]	=3D { 0xc,  RST_TYPE_FLUSH,   0,       BIT(4) },
>> +	[RST_AI]		=3D { 0x14, RST_TYPE_HW_DONE, BIT(31), BIT(0) },
>> +	[RST_VPU]		=3D { 0x1c, RST_TYPE_HW_DONE, BIT(31), BIT(0) },
>> +	[RST_HS]		=3D { 0x2c, RST_TYPE_HW_DONE, BIT(4),  BIT(0) },
>> +	[RST_HS_AHB]		=3D { 0x2c, RST_TYPE_HW_DONE, BIT(5),  BIT(1) },
>=20
> The TRM calls these HISYS. Is this shortened to HS on purpose?
>=20

I kept it with vendor's code, but you're right, HISYS is easier to
understand. I will update this and LS.

> [...]
>=20
>> +static int k230_rst_reset(struct reset_controller_dev *rcdev, unsigned l=
ong id)
>> +{
>> +	struct k230_rst *rstc =3D to_k230_rst(rcdev);
>> +	const struct k230_rst_map *rmap =3D &k230_resets[id];
>> +	u32 reg;
>> +	int ret =3D 0;
>> +
>> +	switch (rmap->type) {
>> +	case RST_TYPE_CPU0:
>> +		k230_rst_clear_done(rstc, id, true);
>> +		k230_rst_update(rstc, id, true, true, false);
>> +		ret =3D k230_rst_wait_and_clear_done(rstc, id, true);
>> +
>> +		/*
>> +		 * The time period when reset is applied and removed but the
>> +		 * clock is stopped for RST_TYPE_CPU0 can be set up to 7.5us.
>> +		 * Delay 10us to ensure proper reset timing.
>> +		 */
>> +		udelay(10);
>> +
>> +		break;
>> +	case RST_TYPE_FLUSH:
>> +		k230_rst_update(rstc, id, true, true, false);
>> +
>> +		/* Wait flush request bit auto cleared by hardware */
>> +		ret =3D readl_poll_timeout(rstc->base + rmap->offset, reg,
>> +					!(reg & rmap->reset), 10, 1000);
>> +		if (ret)
>> +			dev_err(rstc->dev, "Wait for flush done timeout\n");
>> +
>> +		break;
>> +	case RST_TYPE_HW_DONE:
>> +		k230_rst_clear_done(rstc, id, false);
>> +		k230_rst_update(rstc, id, true, false, false);
>> +		ret =3D k230_rst_wait_and_clear_done(rstc, id, false);
>> +
>> +		/*
>> +		 * The time period when reset is applied and removed but the
>> +		 * clock is stopped for RST_TYPE_HW_DONE can be set up to
>> +		 * 127.5us. Delay 200us to ensure proper reset timing.
>> +		 */
>> +		udelay(200);
>=20
> Consider using usleep_range(), or fsleep().
>=20
> regards
> Philipp

--=20
Best regards,
Junhui Liu

