#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002261bbe9590 .scope module, "UART_TX_tb" "UART_TX_tb" 2 3;
 .timescale -9 -12;
P_000002261bc29c90 .param/l "clock_period" 0 2 5, +C4<00000000000000000000000000000101>;
v000002261bc7f8a0_0 .var "CLK_tb", 0 0;
v000002261bc7e220_0 .var "Data_valid_tb", 0 0;
v000002261bc7ec20_0 .var "PAR_EN_tb", 0 0;
v000002261bc7ecc0_0 .var "PAR_TYP_tb", 0 0;
v000002261bc7db40_0 .var "P_DATA_tb", 7 0;
v000002261bc7efe0_0 .var "RST_tb", 0 0;
v000002261bc7e2c0_0 .net "TX_OUT_tb", 0 0, v000002261bc28640_0;  1 drivers
v000002261bc7e9a0_0 .net "busy_tb", 0 0, v000002261bc28a00_0;  1 drivers
v000002261bc7e900_0 .var/i "i", 31 0;
E_000002261bc2a310 .event negedge, v000002261bc28f00_0;
S_000002261bbf8930 .scope module, "DUT" "UART_TX" 2 172, 3 5 0, S_000002261bbe9590;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "Data_valid";
    .port_info 2 /INPUT 1 "PAR_EN";
    .port_info 3 /INPUT 1 "PAR_TYP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
    .port_info 6 /OUTPUT 1 "TX_OUT";
    .port_info 7 /OUTPUT 1 "busy";
v000002261bc7f940_0 .net "CLK", 0 0, v000002261bc7f8a0_0;  1 drivers
v000002261bc7eb80_0 .net "Data_valid", 0 0, v000002261bc7e220_0;  1 drivers
v000002261bc7ed60_0 .net "PAR_EN", 0 0, v000002261bc7ec20_0;  1 drivers
v000002261bc7e180_0 .net "PAR_TYP", 0 0, v000002261bc7ecc0_0;  1 drivers
v000002261bc7ea40_0 .net "P_DATA", 7 0, v000002261bc7db40_0;  1 drivers
v000002261bc7dbe0_0 .net "RST", 0 0, v000002261bc7efe0_0;  1 drivers
v000002261bc7f260_0 .net "TX_OUT", 0 0, v000002261bc28640_0;  alias, 1 drivers
v000002261bc7f440_0 .net "busy", 0 0, v000002261bc28a00_0;  alias, 1 drivers
v000002261bc7f6c0_0 .net "mux_sel_internal", 1 0, v000002261bc28c80_0;  1 drivers
v000002261bc7dc80_0 .net "par_bit_internal", 0 0, v000002261bc28960_0;  1 drivers
v000002261bc7eae0_0 .net "ser_data_internal", 0 0, v000002261bc7f1c0_0;  1 drivers
v000002261bc7eea0_0 .net "ser_done_internal", 0 0, v000002261bc7f800_0;  1 drivers
v000002261bc7e040_0 .net "ser_en_internal", 0 0, v000002261bc280a0_0;  1 drivers
S_000002261bbf8ac0 .scope module, "FSM1" "FSM" 3 46, 4 2 0, S_000002261bbf8930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Data_valid";
    .port_info 1 /INPUT 1 "PAR_EN";
    .port_info 2 /INPUT 1 "ser_done";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /OUTPUT 2 "mux_sel";
    .port_info 6 /OUTPUT 1 "ser_en";
    .port_info 7 /OUTPUT 1 "busy";
P_000002261bbe7310 .param/l "Idle" 1 4 22, C4<00001>;
P_000002261bbe7348 .param/l "Parity_Bit" 1 4 25, C4<01000>;
P_000002261bbe7380 .param/l "Send_data" 1 4 24, C4<00100>;
P_000002261bbe73b8 .param/l "Start_bit" 1 4 23, C4<00010>;
P_000002261bbe73f0 .param/l "Stop_bit" 1 4 26, C4<10000>;
v000002261bc28f00_0 .net "CLK", 0 0, v000002261bc7f8a0_0;  alias, 1 drivers
v000002261bc288c0_0 .var "Current_state", 4 0;
v000002261bc28280_0 .net "Data_valid", 0 0, v000002261bc7e220_0;  alias, 1 drivers
v000002261bc286e0_0 .var "Next_state", 4 0;
v000002261bc28820_0 .net "PAR_EN", 0 0, v000002261bc7ec20_0;  alias, 1 drivers
v000002261bc28fa0_0 .net "RST", 0 0, v000002261bc7efe0_0;  alias, 1 drivers
v000002261bc28a00_0 .var "busy", 0 0;
v000002261bc28c80_0 .var "mux_sel", 1 0;
v000002261bc285a0_0 .net "ser_done", 0 0, v000002261bc7f800_0;  alias, 1 drivers
v000002261bc280a0_0 .var "ser_en", 0 0;
E_000002261bc2a290 .event anyedge, v000002261bc288c0_0;
E_000002261bc29a50 .event anyedge, v000002261bc288c0_0, v000002261bc28280_0, v000002261bc285a0_0, v000002261bc28820_0;
E_000002261bc29a10/0 .event negedge, v000002261bc28fa0_0;
E_000002261bc29a10/1 .event posedge, v000002261bc28f00_0;
E_000002261bc29a10 .event/or E_000002261bc29a10/0, E_000002261bc29a10/1;
S_000002261bc096f0 .scope module, "M1" "MUX" 3 59, 5 1 0, S_000002261bbf8930;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "mux_sel";
    .port_info 1 /INPUT 1 "ser_data";
    .port_info 2 /INPUT 1 "par_bit";
    .port_info 3 /OUTPUT 1 "MUX_OUT";
v000002261bc28640_0 .var "MUX_OUT", 0 0;
v000002261bc28b40_0 .net "mux_sel", 1 0, v000002261bc28c80_0;  alias, 1 drivers
v000002261bc28320_0 .net "par_bit", 0 0, v000002261bc28960_0;  alias, 1 drivers
v000002261bc28140_0 .net "ser_data", 0 0, v000002261bc7f1c0_0;  alias, 1 drivers
E_000002261bc29dd0 .event anyedge, v000002261bc28c80_0, v000002261bc28140_0, v000002261bc28320_0;
S_000002261bc09880 .scope module, "P1" "parity_calc" 3 38, 6 1 0, S_000002261bbf8930;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "PAR_TYP";
    .port_info 2 /OUTPUT 1 "par_bit";
v000002261bc281e0_0 .net "PAR_TYP", 0 0, v000002261bc7ecc0_0;  alias, 1 drivers
v000002261bc283c0_0 .net "P_DATA", 7 0, v000002261bc7db40_0;  alias, 1 drivers
v000002261bc28780_0 .net "P_flag", 0 0, L_000002261bc7e360;  1 drivers
v000002261bc28960_0 .var "par_bit", 0 0;
E_000002261bc29cd0 .event anyedge, v000002261bc281e0_0, v000002261bc28780_0;
L_000002261bc7e360 .reduce/xor v000002261bc7db40_0;
S_000002261bc081e0 .scope module, "S1" "serializer" 3 28, 7 1 0, S_000002261bbf8930;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "ser_en";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 1 "ser_data";
    .port_info 5 /OUTPUT 1 "ser_done";
v000002261bc28460_0 .net "CLK", 0 0, v000002261bc7f8a0_0;  alias, 1 drivers
v000002261bc28aa0_0 .net "P_DATA", 7 0, v000002261bc7db40_0;  alias, 1 drivers
v000002261bc28be0_0 .net "RST", 0 0, v000002261bc7efe0_0;  alias, 1 drivers
v000002261bc28d20_0 .var "counter", 3 0;
v000002261bc28dc0_0 .var "internal_reg", 7 0;
v000002261bc28e60_0 .var "ready", 0 0;
v000002261bc7f1c0_0 .var "ser_data", 0 0;
v000002261bc7f800_0 .var "ser_done", 0 0;
v000002261bc7ee00_0 .net "ser_en", 0 0, v000002261bc280a0_0;  alias, 1 drivers
S_000002261bc08370 .scope task, "check_TX" "check_TX" 2 122, 2 122 0, S_000002261bbe9590;
 .timescale -9 -12;
v000002261bc7ef40_0 .var "data", 7 0;
v000002261bc7e4a0_0 .var "is_parity_ok", 0 0;
TD_UART_TX_tb.check_TX ;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002261bc7e900_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002261bc7e900_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %delay 5000, 0;
    %load/vec4 v000002261bc7e2c0_0;
    %load/vec4 v000002261bc7ef40_0;
    %load/vec4 v000002261bc7e900_0;
    %part/s 1;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 134 "$display", "The value of the %0d'th bit is incorrect, number=%b ,expected=%b", v000002261bc7e900_0, v000002261bc7e2c0_0, &PV<v000002261bc7ef40_0, v000002261bc7e900_0, 1> {0 0 0};
    %vpi_call 2 135 "$display", "the busy is %b", v000002261bc7e9a0_0 {0 0 0};
T_0.2 ;
    %load/vec4 v000002261bc7e900_0;
    %addi 1, 0, 32;
    %store/vec4 v000002261bc7e900_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v000002261bc7ec20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %delay 5000, 0;
    %fork TD_UART_TX_tb.parity_checker, S_000002261bbc2bb0;
    %join;
    %load/vec4 v000002261bc7e0e0_0;
    %store/vec4 v000002261bc7e4a0_0, 0, 1;
    %load/vec4 v000002261bc7e4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 144 "$display", "The value of the parity bit is incorect " {0 0 0};
T_0.6 ;
T_0.4 ;
    %delay 5000, 0;
    %load/vec4 v000002261bc7e2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 148 "$display", "The value of the stop bit is incorrect" {0 0 0};
T_0.8 ;
    %vpi_call 2 150 "$display", "Your test case has passed successfully" {0 0 0};
    %end;
S_000002261bbfbb20 .scope task, "do_operation" "do_operation" 2 110, 2 110 0, S_000002261bbe9590;
 .timescale -9 -12;
v000002261bc7df00_0 .var "data", 7 0;
v000002261bc7dd20_0 .var "parity_enable", 0 0;
v000002261bc7f4e0_0 .var "parity_type", 0 0;
E_000002261bc2a590 .event posedge, v000002261bc28f00_0;
TD_UART_TX_tb.do_operation ;
    %wait E_000002261bc2a590;
    %load/vec4 v000002261bc7df00_0;
    %store/vec4 v000002261bc7db40_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002261bc7e220_0, 0, 1;
    %load/vec4 v000002261bc7dd20_0;
    %store/vec4 v000002261bc7ec20_0, 0, 1;
    %load/vec4 v000002261bc7f4e0_0;
    %store/vec4 v000002261bc7ecc0_0, 0, 1;
    %wait E_000002261bc2a590;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc7e220_0, 0, 1;
    %end;
S_000002261bbfbcb0 .scope task, "initialization" "initialization" 2 90, 2 90 0, S_000002261bbe9590;
 .timescale -9 -12;
TD_UART_TX_tb.initialization ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc7efe0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002261bc7db40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc7e220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc7ec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc7ecc0_0, 0, 1;
    %fork TD_UART_TX_tb.reset, S_000002261bbc2d40;
    %join;
    %end;
S_000002261bbc2bb0 .scope task, "parity_checker" "parity_checker" 2 154, 2 154 0, S_000002261bbe9590;
 .timescale -9 -12;
v000002261bc7e680_0 .var "expected_parity", 0 0;
v000002261bc7e0e0_0 .var "valid", 0 0;
TD_UART_TX_tb.parity_checker ;
    %load/vec4 v000002261bc7db40_0;
    %xor/r;
    %store/vec4 v000002261bc7e680_0, 0, 1;
    %load/vec4 v000002261bc7ecc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v000002261bc7e2c0_0;
    %load/vec4 v000002261bc7e680_0;
    %inv;
    %cmp/e;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002261bc7e0e0_0, 0, 1;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc7e0e0_0, 0, 1;
T_3.13 ;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v000002261bc7e2c0_0;
    %load/vec4 v000002261bc7e680_0;
    %cmp/e;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002261bc7e0e0_0, 0, 1;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc7e0e0_0, 0, 1;
T_3.15 ;
T_3.11 ;
    %end;
S_000002261bbc2d40 .scope task, "reset" "reset" 2 101, 2 101 0, S_000002261bbe9590;
 .timescale -9 -12;
TD_UART_TX_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc7efe0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002261bc7efe0_0, 0, 1;
    %delay 5000, 0;
    %end;
    .scope S_000002261bc081e0;
T_5 ;
    %wait E_000002261bc29a10;
    %load/vec4 v000002261bc28be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002261bc7f1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002261bc7f800_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002261bc28dc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002261bc28d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002261bc28e60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002261bc28e60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v000002261bc7ee00_0;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002261bc28d20_0, 0;
    %load/vec4 v000002261bc28aa0_0;
    %assign/vec4 v000002261bc28dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002261bc28e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002261bc7f800_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000002261bc28e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v000002261bc28d20_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_5.7, 5;
    %load/vec4 v000002261bc28dc0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002261bc7f1c0_0, 0;
    %load/vec4 v000002261bc28dc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000002261bc28dc0_0, 0;
    %load/vec4 v000002261bc28d20_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002261bc28d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002261bc7f800_0, 0;
T_5.7 ;
    %load/vec4 v000002261bc28d20_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002261bc7f800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002261bc28e60_0, 0;
    %load/vec4 v000002261bc28d20_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002261bc28d20_0, 0;
T_5.9 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002261bc09880;
T_6 ;
    %wait E_000002261bc29cd0;
    %load/vec4 v000002261bc281e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002261bc28780_0;
    %nor/r;
    %store/vec4 v000002261bc28960_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002261bc28780_0;
    %store/vec4 v000002261bc28960_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002261bbf8ac0;
T_7 ;
    %wait E_000002261bc29a10;
    %load/vec4 v000002261bc28fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000002261bc288c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002261bc286e0_0;
    %assign/vec4 v000002261bc288c0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002261bbf8ac0;
T_8 ;
    %wait E_000002261bc29a50;
    %load/vec4 v000002261bc288c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002261bc286e0_0, 0, 5;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v000002261bc28280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002261bc286e0_0, 0, 5;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002261bc286e0_0, 0, 5;
T_8.8 ;
    %jmp T_8.6;
T_8.1 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000002261bc286e0_0, 0, 5;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v000002261bc285a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %load/vec4 v000002261bc28820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000002261bc286e0_0, 0, 5;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000002261bc286e0_0, 0, 5;
T_8.12 ;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000002261bc286e0_0, 0, 5;
T_8.10 ;
    %jmp T_8.6;
T_8.3 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000002261bc286e0_0, 0, 5;
    %jmp T_8.6;
T_8.4 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002261bc286e0_0, 0, 5;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002261bbf8ac0;
T_9 ;
    %wait E_000002261bc2a290;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc280a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc28a00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002261bc28c80_0, 0, 2;
    %load/vec4 v000002261bc288c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc28a00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002261bc28c80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc280a0_0, 0, 1;
    %jmp T_9.6;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc28a00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002261bc28c80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc280a0_0, 0, 1;
    %jmp T_9.6;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc28a00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002261bc28c80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002261bc280a0_0, 0, 1;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002261bc28a00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002261bc28c80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002261bc280a0_0, 0, 1;
    %jmp T_9.6;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002261bc28a00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002261bc28c80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc280a0_0, 0, 1;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002261bc28a00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002261bc28c80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc280a0_0, 0, 1;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002261bc096f0;
T_10 ;
    %wait E_000002261bc29dd0;
    %load/vec4 v000002261bc28b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc28640_0, 0, 1;
    %jmp T_10.4;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002261bc28640_0, 0, 1;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v000002261bc28140_0;
    %store/vec4 v000002261bc28640_0, 0, 1;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v000002261bc28320_0;
    %store/vec4 v000002261bc28640_0, 0, 1;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002261bbe9590;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc7f8a0_0, 0, 1;
    %delay 2500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002261bc7f8a0_0, 0, 1;
    %delay 2500, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000002261bbe9590;
T_12 ;
    %vpi_call 2 29 "$dumpfile", "UART_TX.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %fork TD_UART_TX_tb.initialization, S_000002261bbfbcb0;
    %join;
    %vpi_call 2 33 "$display", "Test case 1: inputting all zeros" {0 0 0};
    %wait E_000002261bc2a310;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002261bc7df00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc7dd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc7f4e0_0, 0, 1;
    %fork TD_UART_TX_tb.do_operation, S_000002261bbfbb20;
    %join;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002261bc7ef40_0, 0, 8;
    %fork TD_UART_TX_tb.check_TX, S_000002261bc08370;
    %join;
    %delay 5000, 0;
    %fork TD_UART_TX_tb.reset, S_000002261bbc2d40;
    %join;
    %vpi_call 2 42 "$display", "Test case 2: inputting all ones" {0 0 0};
    %wait E_000002261bc2a310;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002261bc7df00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc7dd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc7f4e0_0, 0, 1;
    %fork TD_UART_TX_tb.do_operation, S_000002261bbfbb20;
    %join;
    %delay 5000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002261bc7ef40_0, 0, 8;
    %fork TD_UART_TX_tb.check_TX, S_000002261bc08370;
    %join;
    %delay 5000, 0;
    %fork TD_UART_TX_tb.reset, S_000002261bbc2d40;
    %join;
    %vpi_call 2 51 "$display", "Test case 3: Checking if the serializer outputs the LSB first " {0 0 0};
    %wait E_000002261bc2a310;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002261bc7df00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc7dd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc7f4e0_0, 0, 1;
    %fork TD_UART_TX_tb.do_operation, S_000002261bbfbb20;
    %join;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002261bc7ef40_0, 0, 8;
    %fork TD_UART_TX_tb.check_TX, S_000002261bc08370;
    %join;
    %delay 5000, 0;
    %fork TD_UART_TX_tb.reset, S_000002261bbc2d40;
    %join;
    %vpi_call 2 61 "$display", "Test case 4: inputting a number with the parity enable off" {0 0 0};
    %wait E_000002261bc2a310;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v000002261bc7df00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc7dd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc7f4e0_0, 0, 1;
    %fork TD_UART_TX_tb.do_operation, S_000002261bbfbb20;
    %join;
    %delay 5000, 0;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v000002261bc7ef40_0, 0, 8;
    %fork TD_UART_TX_tb.check_TX, S_000002261bc08370;
    %join;
    %delay 5000, 0;
    %fork TD_UART_TX_tb.reset, S_000002261bbc2d40;
    %join;
    %vpi_call 2 70 "$display", "Test case 5: inputting a number with the parity enable on (even parity)" {0 0 0};
    %wait E_000002261bc2a310;
    %pushi/vec4 72, 0, 8;
    %store/vec4 v000002261bc7df00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002261bc7dd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002261bc7f4e0_0, 0, 1;
    %fork TD_UART_TX_tb.do_operation, S_000002261bbfbb20;
    %join;
    %delay 5000, 0;
    %pushi/vec4 72, 0, 8;
    %store/vec4 v000002261bc7ef40_0, 0, 8;
    %fork TD_UART_TX_tb.check_TX, S_000002261bc08370;
    %join;
    %fork TD_UART_TX_tb.reset, S_000002261bbc2d40;
    %join;
    %vpi_call 2 78 "$display", "Test case 6: inputting a number with the parity enable on (odd parity)" {0 0 0};
    %wait E_000002261bc2a310;
    %pushi/vec4 72, 0, 8;
    %store/vec4 v000002261bc7df00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002261bc7dd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002261bc7f4e0_0, 0, 1;
    %fork TD_UART_TX_tb.do_operation, S_000002261bbfbb20;
    %join;
    %delay 5000, 0;
    %pushi/vec4 72, 0, 8;
    %store/vec4 v000002261bc7ef40_0, 0, 8;
    %fork TD_UART_TX_tb.check_TX, S_000002261bc08370;
    %join;
    %fork TD_UART_TX_tb.reset, S_000002261bbc2d40;
    %join;
    %vpi_call 2 86 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "UART_TX_tb.v";
    "./UART_TX.v";
    "./FSM.v";
    "./MUX.v";
    "./parity_calc.v";
    "./serializer.v";
