QuestaSim-64 vopt 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 13:03:50 on Jun 23,2023
vopt tb -o design_unit 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading interface I
-- Loading module M
** Warning: testbench/tb.sv(3): (vopt-2685) [TFMPC] - Too few port connections for 'u_DUT'.  Expected 3, found 0.
** Warning: testcases/force_misc_svi_assign_wire.sv(44): (vopt-2685) [TFMPC] - Too few port connections for 'u_M1'.  Expected 2, found 1.
** Warning: testcases/force_misc_svi_assign_wire.sv(44): (vopt-2871) [TFMPC] - Missing connection for port 'o_a' (2nd connection).
** Warning: testcases/force_misc_svi_assign_wire.sv(48): (vopt-2685) [TFMPC] - Too few port connections for 'u_M2'.  Expected 2, found 1.
** Warning: testcases/force_misc_svi_assign_wire.sv(48): (vopt-2871) [TFMPC] - Missing connection for port 'o_a' (2nd connection).
Optimizing 5 design-units (inlining 4/5 module instances):
-- Inlining interface I(fast__1)
-- Inlining module M(fast)
-- Inlining module top(fast)
-- Optimizing module tb(fast)
-- Optimizing interface I(fast)
Optimized design name is design_unit
End time: 13:03:51 on Jun 23,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 5
