#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Apr 06 22:09:24 2022
# Process ID: 8180
# Current directory: D:/fac/Xinxin/Laborator AC/test_env/test_env.runs/synth_1
# Command line: vivado.exe -log test_env.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_env.tcl
# Log file: D:/fac/Xinxin/Laborator AC/test_env/test_env.runs/synth_1/test_env.vds
# Journal file: D:/fac/Xinxin/Laborator AC/test_env/test_env.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test_env.tcl -notrace
Command: synth_design -top test_env -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4748 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 282.195 ; gain = 72.047
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_env' [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:45]
INFO: [Synth 8-3491] module 'MPG' declared at 'D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/MPG.vhd:35' bound to instance 'mpg1' of component 'MPG' [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:78]
INFO: [Synth 8-638] synthesizing module 'MPG' [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/MPG.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MPG' (1#1) [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/MPG.vhd:41]
INFO: [Synth 8-3491] module 'SSD' declared at 'D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/SSD.vhd:36' bound to instance 'ssd1' of component 'SSD' [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:79]
INFO: [Synth 8-638] synthesizing module 'SSD' [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/SSD.vhd:43]
INFO: [Synth 8-226] default block is never used [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/SSD.vhd:60]
WARNING: [Synth 8-614] signal 'cnt' is read in the process but is not in the sensitivity list [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/SSD.vhd:58]
INFO: [Synth 8-226] default block is never used [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/SSD.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'SSD' (2#1) [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/SSD.vhd:43]
WARNING: [Synth 8-3848] Net output1 in module/entity test_env does not have driver. [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'test_env' (3#1) [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:45]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[3]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 319.754 ; gain = 109.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ssd1:cnt[15] to constant 0 [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin ssd1:cnt[14] to constant 0 [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin ssd1:cnt[13] to constant 0 [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin ssd1:cnt[12] to constant 0 [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin ssd1:cnt[11] to constant 0 [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin ssd1:cnt[10] to constant 0 [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin ssd1:cnt[9] to constant 0 [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin ssd1:cnt[8] to constant 0 [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin ssd1:cnt[7] to constant 0 [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin ssd1:cnt[6] to constant 0 [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin ssd1:cnt[5] to constant 0 [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin ssd1:cnt[4] to constant 0 [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin ssd1:cnt[3] to constant 0 [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin ssd1:cnt[2] to constant 0 [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin ssd1:cnt[1] to constant 0 [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin ssd1:cnt[0] to constant 0 [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/sources_1/new/test_env.vhd:79]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 319.754 ; gain = 109.605
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/constrs_1/new/test_env_constr.xdc]
Finished Parsing XDC File [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/constrs_1/new/test_env_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/fac/Xinxin/Laborator AC/test_env/test_env.srcs/constrs_1/new/test_env_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_env_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_env_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 610.219 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 610.219 ; gain = 400.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 610.219 ; gain = 400.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 610.219 ; gain = 400.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 610.219 ; gain = 400.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MPG 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module SSD 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[3]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[1]
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[0]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[1]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[2]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[3]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[4]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[5]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[6]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[7]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[8]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[9]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[10]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[11]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[12]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[13]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[14]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[15]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[16]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[17]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[18]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[19]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[20]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[21]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[22]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[23]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[24]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[25]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[26]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[27]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[28]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[29]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[30]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/count_int_reg[31]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/Q1_reg) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/Q2_reg) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (mpg1/Q3_reg) is unused and will be removed from module test_env.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 610.219 ; gain = 400.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 610.219 ; gain = 400.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 610.219 ; gain = 400.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 610.219 ; gain = 400.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 610.219 ; gain = 400.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 610.219 ; gain = 400.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 610.219 ; gain = 400.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 610.219 ; gain = 400.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 610.219 ; gain = 400.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 610.219 ; gain = 400.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    16|
|4     |LUT2   |     4|
|5     |FDRE   |    16|
|6     |IBUF   |    17|
|7     |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    85|
|2     |  ssd1   |SSD    |    40|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 610.219 ; gain = 400.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 610.219 ; gain = 109.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 610.219 ; gain = 400.070
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 610.219 ; gain = 400.070
INFO: [Common 17-1381] The checkpoint 'D:/fac/Xinxin/Laborator AC/test_env/test_env.runs/synth_1/test_env.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 610.219 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 06 22:09:44 2022...
