Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Nov 15 14:02:49 2018
| Host         : DESKTOP-5KRUO71 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file m_main_timing_summary_routed.rpt -rpx m_main_timing_summary_routed.rpx
| Design       : m_main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 397 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.854       -8.239                      3                 2827        0.079        0.000                      0                 2827        3.000        0.000                       0                   403  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
w_clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -2.851       -8.231                      3                 2827        0.166        0.000                      0                 2827       12.000        0.000                       0                   399  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
w_clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -2.854       -8.239                      3                 2827        0.166        0.000                      0                 2827       12.000        0.000                       0                   399  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -2.854       -8.239                      3                 2827        0.079        0.000                      0                 2827  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -2.854       -8.239                      3                 2827        0.079        0.000                      0                 2827  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { w_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            3  Failing Endpoints,  Worst Slack       -2.851ns,  Total Violation       -8.231ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.851ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.745ns  (logic 13.921ns (50.175%)  route 13.824ns (49.825%))
  Logic Levels:           44  (CARRY4=27 LUT2=1 LUT3=6 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 23.469 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.623    -0.917    m_7segcon/clk_out1
    SLICE_X33Y110        FDRE                                         r  m_7segcon/r_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  m_7segcon/r_val_reg[12]/Q
                         net (fo=191, routed)         1.235     0.774    m_7segcon/r_val[12]
    SLICE_X28Y112        LUT3 (Prop_lut3_I1_O)        0.124     0.898 r  m_7segcon/r_in[3]_i_991/O
                         net (fo=3, routed)           0.503     1.401    m_7segcon/r_in[3]_i_991_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.786 r  m_7segcon/r_in_reg[3]_i_767/CO[3]
                         net (fo=1, routed)           0.000     1.786    m_7segcon/r_in_reg[3]_i_767_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.900 r  m_7segcon/r_in_reg[3]_i_763/CO[3]
                         net (fo=1, routed)           0.000     1.900    m_7segcon/r_in_reg[3]_i_763_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.014 r  m_7segcon/r_in_reg[3]_i_760/CO[3]
                         net (fo=1, routed)           0.000     2.014    m_7segcon/r_in_reg[3]_i_760_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.128 r  m_7segcon/r_in_reg[3]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     2.128    m_7segcon/r_in_reg[3]_i_1311_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.399 r  m_7segcon/r_in_reg[3]_i_1444/CO[0]
                         net (fo=3, routed)           0.642     3.041    m_7segcon/r_in_reg[3]_i_1444_n_3
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857     3.898 r  m_7segcon/r_in_reg[3]_i_1373/CO[2]
                         net (fo=4, routed)           0.353     4.252    m_7segcon/r_in_reg[3]_i_1373_n_1
    SLICE_X37Y118        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.030 r  m_7segcon/r_in_reg[3]_i_1372/CO[2]
                         net (fo=3, routed)           0.496     5.526    m_7segcon/r_in_reg[3]_i_1372_n_1
    SLICE_X35Y118        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787     6.313 r  m_7segcon/r_in_reg[3]_i_1248/O[1]
                         net (fo=2, routed)           0.604     6.917    m_7segcon/r_in_reg[3]_i_1248_n_6
    SLICE_X28Y118        LUT3 (Prop_lut3_I1_O)        0.303     7.220 r  m_7segcon/r_in[3]_i_1231/O
                         net (fo=2, routed)           0.556     7.776    m_7segcon/r_in[3]_i_1231_n_0
    SLICE_X31Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.900 r  m_7segcon/r_in[3]_i_1235/O
                         net (fo=1, routed)           0.000     7.900    m_7segcon/r_in[3]_i_1235_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  m_7segcon/r_in_reg[3]_i_1033/CO[3]
                         net (fo=1, routed)           0.000     8.301    m_7segcon/r_in_reg[3]_i_1033_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.540 r  m_7segcon/r_in_reg[3]_i_799/O[2]
                         net (fo=2, routed)           0.606     9.146    m_7segcon/r_in_reg[3]_i_799_n_5
    SLICE_X35Y122        LUT3 (Prop_lut3_I0_O)        0.302     9.448 r  m_7segcon/r_in[3]_i_785/O
                         net (fo=2, routed)           0.745    10.193    m_7segcon/r_in[3]_i_785_n_0
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  m_7segcon/r_in[3]_i_789/O
                         net (fo=1, routed)           0.000    10.317    m_7segcon/r_in[3]_i_789_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.718 r  m_7segcon/r_in_reg[3]_i_539/CO[3]
                         net (fo=1, routed)           0.000    10.718    m_7segcon/r_in_reg[3]_i_539_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.052 r  m_7segcon/r_in_reg[3]_i_331/O[1]
                         net (fo=10, routed)          0.453    11.505    m_7segcon/r_in_reg[3]_i_331_n_6
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.303    11.808 r  m_7segcon/r_in[3]_i_540/O
                         net (fo=1, routed)           0.000    11.808    m_7segcon/r_in[3]_i_540_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.209 r  m_7segcon/r_in_reg[3]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.209    m_7segcon/r_in_reg[3]_i_329_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.431 r  m_7segcon/r_in_reg[3]_i_183/O[0]
                         net (fo=3, routed)           0.778    13.209    m_7segcon/r_in_reg[3]_i_183_n_7
    SLICE_X34Y124        LUT3 (Prop_lut3_I1_O)        0.299    13.508 r  m_7segcon/r_in[3]_i_327/O
                         net (fo=1, routed)           0.000    13.508    m_7segcon/r_in[3]_i_327_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  m_7segcon/r_in_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.050    m_7segcon/r_in_reg[3]_i_176_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.279 r  m_7segcon/r_in_reg[3]_i_90/CO[2]
                         net (fo=45, routed)          0.698    14.977    m_7segcon/r_in_reg[3]_i_90_n_1
    SLICE_X34Y127        LUT3 (Prop_lut3_I0_O)        0.310    15.287 r  m_7segcon/r_in[3]_i_882/O
                         net (fo=151, routed)         1.017    16.304    m_7segcon/r_in[3]_i_882_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124    16.428 r  m_7segcon/r_in[3]_i_628/O
                         net (fo=4, routed)           0.787    17.216    m_7segcon/r_in[3]_i_628_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.742 r  m_7segcon/r_in_reg[3]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    17.742    m_7segcon/r_in_reg[3]_i_1103_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.856 r  m_7segcon/r_in_reg[3]_i_843/CO[3]
                         net (fo=1, routed)           0.000    17.856    m_7segcon/r_in_reg[3]_i_843_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  m_7segcon/r_in_reg[3]_i_603/CO[3]
                         net (fo=1, routed)           0.000    17.970    m_7segcon/r_in_reg[3]_i_603_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.209 r  m_7segcon/r_in_reg[3]_i_889/O[2]
                         net (fo=3, routed)           0.584    18.793    m_7segcon/r_in_reg[3]_i_889_n_5
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.302    19.095 r  m_7segcon/r_in[3]_i_618/O
                         net (fo=2, routed)           0.500    19.595    m_7segcon/r_in[3]_i_618_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124    19.719 r  m_7segcon/r_in[3]_i_621/O
                         net (fo=1, routed)           0.000    19.719    m_7segcon/r_in[3]_i_621_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.120 r  m_7segcon/r_in_reg[3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    20.120    m_7segcon/r_in_reg[3]_i_363_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.342 r  m_7segcon/r_in_reg[3]_i_373/O[0]
                         net (fo=3, routed)           0.465    20.807    m_7segcon_n_174
    SLICE_X37Y131        LUT3 (Prop_lut3_I2_O)        0.299    21.106 r  r_in[3]_i_366/O
                         net (fo=2, routed)           0.323    21.429    r_in[3]_i_366_n_0
    SLICE_X38Y131        LUT5 (Prop_lut5_I4_O)        0.124    21.553 r  r_in[3]_i_204/O
                         net (fo=2, routed)           0.493    22.046    m_7segcon/r_val_reg[26]_rep__2_5[3]
    SLICE_X38Y129        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.442 r  m_7segcon/r_in_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    22.442    m_7segcon/r_in_reg[3]_i_95_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.661 r  m_7segcon/r_in_reg[3]_i_199/O[0]
                         net (fo=2, routed)           0.485    23.146    m_7segcon_n_179
    SLICE_X37Y133        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    23.865 r  r_in_reg[3]_i_94/O[1]
                         net (fo=1, routed)           0.548    24.413    m_7segcon/r_val_reg[26]_rep__2_20[1]
    SLICE_X37Y129        LUT6 (Prop_lut6_I5_O)        0.303    24.716 r  m_7segcon/r_in[3]_i_46/O
                         net (fo=1, routed)           0.000    24.716    m_7segcon/r_in[3]_i_46_n_0
    SLICE_X37Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.117 r  m_7segcon/r_in_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.117    m_7segcon/r_in_reg[3]_i_15_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.339 f  m_7segcon/r_in_reg[3]_i_16/O[0]
                         net (fo=2, routed)           0.468    25.807    m_7segcon/r_in_reg[3]_i_16_n_7
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.299    26.106 r  m_7segcon/r_in[2]_i_17/O
                         net (fo=2, routed)           0.171    26.277    m_7segcon/r_in[2]_i_17_n_0
    SLICE_X40Y129        LUT6 (Prop_lut6_I4_O)        0.124    26.401 r  m_7segcon/r_in[2]_i_4/O
                         net (fo=1, routed)           0.302    26.704    m_7segcon/r_in[2]_i_4_n_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I3_O)        0.124    26.828 r  m_7segcon/r_in[2]_i_1/O
                         net (fo=1, routed)           0.000    26.828    m_7segcon/p_0_out[2]
    SLICE_X40Y128        FDRE                                         r  m_7segcon/r_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.490    23.469    m_7segcon/clk_out1
    SLICE_X40Y128        FDRE                                         r  m_7segcon/r_in_reg[2]/C
                         clock pessimism              0.560    24.029    
                         clock uncertainty           -0.085    23.944    
    SLICE_X40Y128        FDRE (Setup_fdre_C_D)        0.032    23.976    m_7segcon/r_in_reg[2]
  -------------------------------------------------------------------
                         required time                         23.976    
                         arrival time                         -26.828    
  -------------------------------------------------------------------
                         slack                                 -2.851    

Slack (VIOLATED) :        -2.839ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.729ns  (logic 13.921ns (50.203%)  route 13.808ns (49.797%))
  Logic Levels:           44  (CARRY4=27 LUT2=1 LUT3=6 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 23.467 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.623    -0.917    m_7segcon/clk_out1
    SLICE_X33Y110        FDRE                                         r  m_7segcon/r_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  m_7segcon/r_val_reg[12]/Q
                         net (fo=191, routed)         1.235     0.774    m_7segcon/r_val[12]
    SLICE_X28Y112        LUT3 (Prop_lut3_I1_O)        0.124     0.898 r  m_7segcon/r_in[3]_i_991/O
                         net (fo=3, routed)           0.503     1.401    m_7segcon/r_in[3]_i_991_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.786 r  m_7segcon/r_in_reg[3]_i_767/CO[3]
                         net (fo=1, routed)           0.000     1.786    m_7segcon/r_in_reg[3]_i_767_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.900 r  m_7segcon/r_in_reg[3]_i_763/CO[3]
                         net (fo=1, routed)           0.000     1.900    m_7segcon/r_in_reg[3]_i_763_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.014 r  m_7segcon/r_in_reg[3]_i_760/CO[3]
                         net (fo=1, routed)           0.000     2.014    m_7segcon/r_in_reg[3]_i_760_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.128 r  m_7segcon/r_in_reg[3]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     2.128    m_7segcon/r_in_reg[3]_i_1311_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.399 r  m_7segcon/r_in_reg[3]_i_1444/CO[0]
                         net (fo=3, routed)           0.642     3.041    m_7segcon/r_in_reg[3]_i_1444_n_3
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857     3.898 r  m_7segcon/r_in_reg[3]_i_1373/CO[2]
                         net (fo=4, routed)           0.353     4.252    m_7segcon/r_in_reg[3]_i_1373_n_1
    SLICE_X37Y118        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.030 r  m_7segcon/r_in_reg[3]_i_1372/CO[2]
                         net (fo=3, routed)           0.496     5.526    m_7segcon/r_in_reg[3]_i_1372_n_1
    SLICE_X35Y118        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787     6.313 r  m_7segcon/r_in_reg[3]_i_1248/O[1]
                         net (fo=2, routed)           0.604     6.917    m_7segcon/r_in_reg[3]_i_1248_n_6
    SLICE_X28Y118        LUT3 (Prop_lut3_I1_O)        0.303     7.220 r  m_7segcon/r_in[3]_i_1231/O
                         net (fo=2, routed)           0.556     7.776    m_7segcon/r_in[3]_i_1231_n_0
    SLICE_X31Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.900 r  m_7segcon/r_in[3]_i_1235/O
                         net (fo=1, routed)           0.000     7.900    m_7segcon/r_in[3]_i_1235_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  m_7segcon/r_in_reg[3]_i_1033/CO[3]
                         net (fo=1, routed)           0.000     8.301    m_7segcon/r_in_reg[3]_i_1033_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.540 r  m_7segcon/r_in_reg[3]_i_799/O[2]
                         net (fo=2, routed)           0.606     9.146    m_7segcon/r_in_reg[3]_i_799_n_5
    SLICE_X35Y122        LUT3 (Prop_lut3_I0_O)        0.302     9.448 r  m_7segcon/r_in[3]_i_785/O
                         net (fo=2, routed)           0.745    10.193    m_7segcon/r_in[3]_i_785_n_0
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  m_7segcon/r_in[3]_i_789/O
                         net (fo=1, routed)           0.000    10.317    m_7segcon/r_in[3]_i_789_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.718 r  m_7segcon/r_in_reg[3]_i_539/CO[3]
                         net (fo=1, routed)           0.000    10.718    m_7segcon/r_in_reg[3]_i_539_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.052 r  m_7segcon/r_in_reg[3]_i_331/O[1]
                         net (fo=10, routed)          0.453    11.505    m_7segcon/r_in_reg[3]_i_331_n_6
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.303    11.808 r  m_7segcon/r_in[3]_i_540/O
                         net (fo=1, routed)           0.000    11.808    m_7segcon/r_in[3]_i_540_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.209 r  m_7segcon/r_in_reg[3]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.209    m_7segcon/r_in_reg[3]_i_329_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.431 r  m_7segcon/r_in_reg[3]_i_183/O[0]
                         net (fo=3, routed)           0.778    13.209    m_7segcon/r_in_reg[3]_i_183_n_7
    SLICE_X34Y124        LUT3 (Prop_lut3_I1_O)        0.299    13.508 r  m_7segcon/r_in[3]_i_327/O
                         net (fo=1, routed)           0.000    13.508    m_7segcon/r_in[3]_i_327_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  m_7segcon/r_in_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.050    m_7segcon/r_in_reg[3]_i_176_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.279 r  m_7segcon/r_in_reg[3]_i_90/CO[2]
                         net (fo=45, routed)          0.698    14.977    m_7segcon/r_in_reg[3]_i_90_n_1
    SLICE_X34Y127        LUT3 (Prop_lut3_I0_O)        0.310    15.287 r  m_7segcon/r_in[3]_i_882/O
                         net (fo=151, routed)         1.017    16.304    m_7segcon/r_in[3]_i_882_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124    16.428 r  m_7segcon/r_in[3]_i_628/O
                         net (fo=4, routed)           0.787    17.216    m_7segcon/r_in[3]_i_628_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.742 r  m_7segcon/r_in_reg[3]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    17.742    m_7segcon/r_in_reg[3]_i_1103_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.856 r  m_7segcon/r_in_reg[3]_i_843/CO[3]
                         net (fo=1, routed)           0.000    17.856    m_7segcon/r_in_reg[3]_i_843_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  m_7segcon/r_in_reg[3]_i_603/CO[3]
                         net (fo=1, routed)           0.000    17.970    m_7segcon/r_in_reg[3]_i_603_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.209 r  m_7segcon/r_in_reg[3]_i_889/O[2]
                         net (fo=3, routed)           0.584    18.793    m_7segcon/r_in_reg[3]_i_889_n_5
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.302    19.095 r  m_7segcon/r_in[3]_i_618/O
                         net (fo=2, routed)           0.500    19.595    m_7segcon/r_in[3]_i_618_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124    19.719 r  m_7segcon/r_in[3]_i_621/O
                         net (fo=1, routed)           0.000    19.719    m_7segcon/r_in[3]_i_621_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.120 r  m_7segcon/r_in_reg[3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    20.120    m_7segcon/r_in_reg[3]_i_363_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.342 r  m_7segcon/r_in_reg[3]_i_373/O[0]
                         net (fo=3, routed)           0.465    20.807    m_7segcon_n_174
    SLICE_X37Y131        LUT3 (Prop_lut3_I2_O)        0.299    21.106 r  r_in[3]_i_366/O
                         net (fo=2, routed)           0.323    21.429    r_in[3]_i_366_n_0
    SLICE_X38Y131        LUT5 (Prop_lut5_I4_O)        0.124    21.553 r  r_in[3]_i_204/O
                         net (fo=2, routed)           0.493    22.046    m_7segcon/r_val_reg[26]_rep__2_5[3]
    SLICE_X38Y129        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.442 r  m_7segcon/r_in_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    22.442    m_7segcon/r_in_reg[3]_i_95_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.661 r  m_7segcon/r_in_reg[3]_i_199/O[0]
                         net (fo=2, routed)           0.485    23.146    m_7segcon_n_179
    SLICE_X37Y133        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    23.865 r  r_in_reg[3]_i_94/O[1]
                         net (fo=1, routed)           0.548    24.413    m_7segcon/r_val_reg[26]_rep__2_20[1]
    SLICE_X37Y129        LUT6 (Prop_lut6_I5_O)        0.303    24.716 r  m_7segcon/r_in[3]_i_46/O
                         net (fo=1, routed)           0.000    24.716    m_7segcon/r_in[3]_i_46_n_0
    SLICE_X37Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.117 r  m_7segcon/r_in_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.117    m_7segcon/r_in_reg[3]_i_15_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.339 f  m_7segcon/r_in_reg[3]_i_16/O[0]
                         net (fo=2, routed)           0.468    25.807    m_7segcon/r_in_reg[3]_i_16_n_7
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.299    26.106 r  m_7segcon/r_in[2]_i_17/O
                         net (fo=2, routed)           0.307    26.413    m_7segcon/r_in[2]_i_17_n_0
    SLICE_X43Y129        LUT5 (Prop_lut5_I1_O)        0.124    26.537 f  m_7segcon/r_in[1]_i_5/O
                         net (fo=1, routed)           0.151    26.688    m_7segcon/r_in[1]_i_5_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I5_O)        0.124    26.812 r  m_7segcon/r_in[1]_i_1/O
                         net (fo=1, routed)           0.000    26.812    m_7segcon/p_0_out[1]
    SLICE_X43Y129        FDRE                                         r  m_7segcon/r_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.488    23.467    m_7segcon/clk_out1
    SLICE_X43Y129        FDRE                                         r  m_7segcon/r_in_reg[1]/C
                         clock pessimism              0.560    24.027    
                         clock uncertainty           -0.085    23.942    
    SLICE_X43Y129        FDRE (Setup_fdre_C_D)        0.031    23.973    m_7segcon/r_in_reg[1]
  -------------------------------------------------------------------
                         required time                         23.973    
                         arrival time                         -26.812    
  -------------------------------------------------------------------
                         slack                                 -2.839    

Slack (VIOLATED) :        -2.541ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.476ns  (logic 13.797ns (50.215%)  route 13.679ns (49.785%))
  Logic Levels:           43  (CARRY4=27 LUT2=1 LUT3=6 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 23.466 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.623    -0.917    m_7segcon/clk_out1
    SLICE_X33Y110        FDRE                                         r  m_7segcon/r_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  m_7segcon/r_val_reg[12]/Q
                         net (fo=191, routed)         1.235     0.774    m_7segcon/r_val[12]
    SLICE_X28Y112        LUT3 (Prop_lut3_I1_O)        0.124     0.898 r  m_7segcon/r_in[3]_i_991/O
                         net (fo=3, routed)           0.503     1.401    m_7segcon/r_in[3]_i_991_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.786 r  m_7segcon/r_in_reg[3]_i_767/CO[3]
                         net (fo=1, routed)           0.000     1.786    m_7segcon/r_in_reg[3]_i_767_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.900 r  m_7segcon/r_in_reg[3]_i_763/CO[3]
                         net (fo=1, routed)           0.000     1.900    m_7segcon/r_in_reg[3]_i_763_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.014 r  m_7segcon/r_in_reg[3]_i_760/CO[3]
                         net (fo=1, routed)           0.000     2.014    m_7segcon/r_in_reg[3]_i_760_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.128 r  m_7segcon/r_in_reg[3]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     2.128    m_7segcon/r_in_reg[3]_i_1311_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.399 r  m_7segcon/r_in_reg[3]_i_1444/CO[0]
                         net (fo=3, routed)           0.642     3.041    m_7segcon/r_in_reg[3]_i_1444_n_3
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857     3.898 r  m_7segcon/r_in_reg[3]_i_1373/CO[2]
                         net (fo=4, routed)           0.353     4.252    m_7segcon/r_in_reg[3]_i_1373_n_1
    SLICE_X37Y118        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.030 r  m_7segcon/r_in_reg[3]_i_1372/CO[2]
                         net (fo=3, routed)           0.496     5.526    m_7segcon/r_in_reg[3]_i_1372_n_1
    SLICE_X35Y118        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787     6.313 r  m_7segcon/r_in_reg[3]_i_1248/O[1]
                         net (fo=2, routed)           0.604     6.917    m_7segcon/r_in_reg[3]_i_1248_n_6
    SLICE_X28Y118        LUT3 (Prop_lut3_I1_O)        0.303     7.220 r  m_7segcon/r_in[3]_i_1231/O
                         net (fo=2, routed)           0.556     7.776    m_7segcon/r_in[3]_i_1231_n_0
    SLICE_X31Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.900 r  m_7segcon/r_in[3]_i_1235/O
                         net (fo=1, routed)           0.000     7.900    m_7segcon/r_in[3]_i_1235_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  m_7segcon/r_in_reg[3]_i_1033/CO[3]
                         net (fo=1, routed)           0.000     8.301    m_7segcon/r_in_reg[3]_i_1033_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.540 r  m_7segcon/r_in_reg[3]_i_799/O[2]
                         net (fo=2, routed)           0.606     9.146    m_7segcon/r_in_reg[3]_i_799_n_5
    SLICE_X35Y122        LUT3 (Prop_lut3_I0_O)        0.302     9.448 r  m_7segcon/r_in[3]_i_785/O
                         net (fo=2, routed)           0.745    10.193    m_7segcon/r_in[3]_i_785_n_0
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  m_7segcon/r_in[3]_i_789/O
                         net (fo=1, routed)           0.000    10.317    m_7segcon/r_in[3]_i_789_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.718 r  m_7segcon/r_in_reg[3]_i_539/CO[3]
                         net (fo=1, routed)           0.000    10.718    m_7segcon/r_in_reg[3]_i_539_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.052 r  m_7segcon/r_in_reg[3]_i_331/O[1]
                         net (fo=10, routed)          0.453    11.505    m_7segcon/r_in_reg[3]_i_331_n_6
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.303    11.808 r  m_7segcon/r_in[3]_i_540/O
                         net (fo=1, routed)           0.000    11.808    m_7segcon/r_in[3]_i_540_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.209 r  m_7segcon/r_in_reg[3]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.209    m_7segcon/r_in_reg[3]_i_329_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.431 r  m_7segcon/r_in_reg[3]_i_183/O[0]
                         net (fo=3, routed)           0.778    13.209    m_7segcon/r_in_reg[3]_i_183_n_7
    SLICE_X34Y124        LUT3 (Prop_lut3_I1_O)        0.299    13.508 r  m_7segcon/r_in[3]_i_327/O
                         net (fo=1, routed)           0.000    13.508    m_7segcon/r_in[3]_i_327_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  m_7segcon/r_in_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.050    m_7segcon/r_in_reg[3]_i_176_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.279 r  m_7segcon/r_in_reg[3]_i_90/CO[2]
                         net (fo=45, routed)          0.698    14.977    m_7segcon/r_in_reg[3]_i_90_n_1
    SLICE_X34Y127        LUT3 (Prop_lut3_I0_O)        0.310    15.287 r  m_7segcon/r_in[3]_i_882/O
                         net (fo=151, routed)         1.017    16.304    m_7segcon/r_in[3]_i_882_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124    16.428 r  m_7segcon/r_in[3]_i_628/O
                         net (fo=4, routed)           0.787    17.216    m_7segcon/r_in[3]_i_628_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.742 r  m_7segcon/r_in_reg[3]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    17.742    m_7segcon/r_in_reg[3]_i_1103_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.856 r  m_7segcon/r_in_reg[3]_i_843/CO[3]
                         net (fo=1, routed)           0.000    17.856    m_7segcon/r_in_reg[3]_i_843_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  m_7segcon/r_in_reg[3]_i_603/CO[3]
                         net (fo=1, routed)           0.000    17.970    m_7segcon/r_in_reg[3]_i_603_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.209 r  m_7segcon/r_in_reg[3]_i_889/O[2]
                         net (fo=3, routed)           0.584    18.793    m_7segcon/r_in_reg[3]_i_889_n_5
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.302    19.095 r  m_7segcon/r_in[3]_i_618/O
                         net (fo=2, routed)           0.500    19.595    m_7segcon/r_in[3]_i_618_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124    19.719 r  m_7segcon/r_in[3]_i_621/O
                         net (fo=1, routed)           0.000    19.719    m_7segcon/r_in[3]_i_621_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.120 r  m_7segcon/r_in_reg[3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    20.120    m_7segcon/r_in_reg[3]_i_363_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.342 r  m_7segcon/r_in_reg[3]_i_373/O[0]
                         net (fo=3, routed)           0.465    20.807    m_7segcon_n_174
    SLICE_X37Y131        LUT3 (Prop_lut3_I2_O)        0.299    21.106 r  r_in[3]_i_366/O
                         net (fo=2, routed)           0.323    21.429    r_in[3]_i_366_n_0
    SLICE_X38Y131        LUT5 (Prop_lut5_I4_O)        0.124    21.553 r  r_in[3]_i_204/O
                         net (fo=2, routed)           0.493    22.046    m_7segcon/r_val_reg[26]_rep__2_5[3]
    SLICE_X38Y129        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.442 r  m_7segcon/r_in_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    22.442    m_7segcon/r_in_reg[3]_i_95_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.661 r  m_7segcon/r_in_reg[3]_i_199/O[0]
                         net (fo=2, routed)           0.485    23.146    m_7segcon_n_179
    SLICE_X37Y133        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    23.865 r  r_in_reg[3]_i_94/O[1]
                         net (fo=1, routed)           0.548    24.413    m_7segcon/r_val_reg[26]_rep__2_20[1]
    SLICE_X37Y129        LUT6 (Prop_lut6_I5_O)        0.303    24.716 r  m_7segcon/r_in[3]_i_46/O
                         net (fo=1, routed)           0.000    24.716    m_7segcon/r_in[3]_i_46_n_0
    SLICE_X37Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.117 r  m_7segcon/r_in_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.117    m_7segcon/r_in_reg[3]_i_15_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.339 r  m_7segcon/r_in_reg[3]_i_16/O[0]
                         net (fo=2, routed)           0.632    25.971    m_7segcon/r_in_reg[3]_i_16_n_7
    SLICE_X42Y128        LUT6 (Prop_lut6_I2_O)        0.299    26.270 r  m_7segcon/r_in[3]_i_4/O
                         net (fo=1, routed)           0.165    26.435    m_7segcon/r_in[3]_i_4_n_0
    SLICE_X42Y128        LUT6 (Prop_lut6_I3_O)        0.124    26.559 r  m_7segcon/r_in[3]_i_1/O
                         net (fo=1, routed)           0.000    26.559    m_7segcon/p_0_out[3]
    SLICE_X42Y128        FDRE                                         r  m_7segcon/r_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.487    23.466    m_7segcon/clk_out1
    SLICE_X42Y128        FDRE                                         r  m_7segcon/r_in_reg[3]/C
                         clock pessimism              0.560    24.026    
                         clock uncertainty           -0.085    23.941    
    SLICE_X42Y128        FDRE (Setup_fdre_C_D)        0.077    24.018    m_7segcon/r_in_reg[3]
  -------------------------------------------------------------------
                         required time                         24.018    
                         arrival time                         -26.559    
  -------------------------------------------------------------------
                         slack                                 -2.541    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.119ns  (logic 8.701ns (43.248%)  route 11.418ns (56.752%))
  Logic Levels:           28  (CARRY4=16 LUT3=6 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.624    -0.916    m_7segcon/clk_out1
    SLICE_X31Y108        FDRE                                         r  m_7segcon/r_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  m_7segcon/r_val_reg[3]/Q
                         net (fo=185, routed)         1.844     1.384    m_7segcon/r_val[3]
    SLICE_X37Y121        LUT3 (Prop_lut3_I0_O)        0.150     1.534 r  m_7segcon/r_in[0]_i_1080/O
                         net (fo=2, routed)           0.668     2.202    m_7segcon/r_in[0]_i_1080_n_0
    SLICE_X37Y121        LUT4 (Prop_lut4_I3_O)        0.326     2.528 r  m_7segcon/r_in[0]_i_1084/O
                         net (fo=1, routed)           0.000     2.528    m_7segcon/r_in[0]_i_1084_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.078 r  m_7segcon/r_in_reg[0]_i_1016/CO[3]
                         net (fo=1, routed)           0.000     3.078    m_7segcon/r_in_reg[0]_i_1016_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.192 r  m_7segcon/r_in_reg[0]_i_894/CO[3]
                         net (fo=1, routed)           0.000     3.192    m_7segcon/r_in_reg[0]_i_894_n_0
    SLICE_X37Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.306 r  m_7segcon/r_in_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000     3.306    m_7segcon/r_in_reg[0]_i_745_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.420 r  m_7segcon/r_in_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.009     3.429    m_7segcon/r_in_reg[0]_i_567_n_0
    SLICE_X37Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.543 r  m_7segcon/r_in_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000     3.543    m_7segcon/r_in_reg[0]_i_389_n_0
    SLICE_X37Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.657 r  m_7segcon/r_in_reg[0]_i_195/CO[3]
                         net (fo=3, routed)           0.994     4.651    m_7segcon/r_in_reg[0]_i_195_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     5.253 r  m_7segcon/r_in_reg[0]_i_196/O[2]
                         net (fo=2, routed)           0.660     5.912    m_7segcon/r_in_reg[0]_i_196_n_5
    SLICE_X41Y130        LUT3 (Prop_lut3_I0_O)        0.327     6.239 r  m_7segcon/r_in[2]_i_48/O
                         net (fo=2, routed)           0.666     6.905    m_7segcon/r_in[2]_i_48_n_0
    SLICE_X41Y130        LUT4 (Prop_lut4_I3_O)        0.326     7.231 r  m_7segcon/r_in[2]_i_52/O
                         net (fo=1, routed)           0.000     7.231    m_7segcon/r_in[2]_i_52_n_0
    SLICE_X41Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.781 r  m_7segcon/r_in_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.781    m_7segcon/r_in_reg[2]_i_32_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  m_7segcon/r_in_reg[1]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.895    m_7segcon/r_in_reg[1]_i_83_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.117 r  m_7segcon/r_in_reg[1]_i_81/O[0]
                         net (fo=14, routed)          1.002     9.119    m_7segcon_n_449
    SLICE_X33Y132        LUT3 (Prop_lut3_I0_O)        0.327     9.446 r  r_in[1]_i_568/O
                         net (fo=2, routed)           0.668    10.114    r_in[1]_i_568_n_0
    SLICE_X33Y132        LUT4 (Prop_lut4_I3_O)        0.326    10.440 r  r_in[1]_i_572/O
                         net (fo=1, routed)           0.000    10.440    r_in[1]_i_572_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.990 r  r_in_reg[1]_i_316/CO[3]
                         net (fo=1, routed)           0.000    10.990    r_in_reg[1]_i_316_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.229 r  r_in_reg[1]_i_177/O[2]
                         net (fo=2, routed)           1.043    12.272    r_in_reg[1]_i_177_n_5
    SLICE_X28Y129        LUT3 (Prop_lut3_I2_O)        0.331    12.603 r  r_in[1]_i_168/O
                         net (fo=2, routed)           0.690    13.292    r_in[1]_i_168_n_0
    SLICE_X28Y129        LUT4 (Prop_lut4_I3_O)        0.327    13.619 r  r_in[1]_i_172/O
                         net (fo=1, routed)           0.000    13.619    r_in[1]_i_172_n_0
    SLICE_X28Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.020 r  r_in_reg[1]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.020    r_in_reg[1]_i_72_n_0
    SLICE_X28Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.259 r  r_in_reg[1]_i_32/O[2]
                         net (fo=3, routed)           0.811    15.071    m_7segcon/r_val_reg[26]_rep__1_7[2]
    SLICE_X30Y130        LUT3 (Prop_lut3_I0_O)        0.302    15.373 r  m_7segcon/r_in[1]_i_93/O
                         net (fo=1, routed)           0.000    15.373    m_7segcon/r_in[1]_i_93_n_0
    SLICE_X30Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.906 r  m_7segcon/r_in_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.906    m_7segcon/r_in_reg[1]_i_40_n_0
    SLICE_X30Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.063 r  m_7segcon/r_in_reg[1]_i_14/CO[1]
                         net (fo=14, routed)          0.921    16.984    m_7segcon/r_in_reg[1]_i_14_n_2
    SLICE_X35Y134        LUT3 (Prop_lut3_I2_O)        0.326    17.310 r  m_7segcon/r_in[0]_i_18/O
                         net (fo=9, routed)           1.004    18.314    m_7segcon/r_in[0]_i_18_n_0
    SLICE_X39Y133        LUT6 (Prop_lut6_I4_O)        0.326    18.640 r  m_7segcon/r_in[0]_i_5/O
                         net (fo=1, routed)           0.439    19.079    m_7segcon/r_in[0]_i_5_n_0
    SLICE_X40Y131        LUT6 (Prop_lut6_I5_O)        0.124    19.203 r  m_7segcon/r_in[0]_i_1/O
                         net (fo=1, routed)           0.000    19.203    m_7segcon/p_0_out[0]
    SLICE_X40Y131        FDRE                                         r  m_7segcon/r_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.492    23.471    m_7segcon/clk_out1
    SLICE_X40Y131        FDRE                                         r  m_7segcon/r_in_reg[0]/C
                         clock pessimism              0.560    24.031    
                         clock uncertainty           -0.085    23.946    
    SLICE_X40Y131        FDRE (Setup_fdre_C_D)        0.029    23.975    m_7segcon/r_in_reg[0]
  -------------------------------------------------------------------
                         required time                         23.975    
                         arrival time                         -19.203    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_10_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.557ns  (logic 0.558ns (3.007%)  route 17.999ns (96.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 23.744 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 f  r_address_reg/P[15]
                         net (fo=171, routed)        16.872    16.498    vram_read/P[15]
    SLICE_X72Y29         LUT3 (Prop_lut3_I1_O)        0.124    16.622 r  vram_read/memory_array_reg_10_3_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           1.126    17.749    vram_read/memory_array_reg_10_3_ENARDEN_cooolgate_en_sig_14
    RAMB36_X2Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.764    23.744    vram_read/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_3/CLKARDCLK
                         clock pessimism              0.487    24.231    
                         clock uncertainty           -0.085    24.147    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.704    vram_read/memory_array_reg_10_3
  -------------------------------------------------------------------
                         required time                         23.704    
                         arrival time                         -17.749    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_9_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.785ns  (logic 0.434ns (2.586%)  route 16.351ns (97.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 23.737 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 r  r_address_reg/P[15]
                         net (fo=171, routed)        16.351    15.977    vram_read/P[15]
    RAMB36_X2Y5          RAMB36E1                                     r  vram_read/memory_array_reg_9_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.757    23.737    vram_read/clk_out1
    RAMB36_X2Y5          RAMB36E1                                     r  vram_read/memory_array_reg_9_0/CLKARDCLK
                         clock pessimism              0.487    24.224    
                         clock uncertainty           -0.085    24.140    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.625    vram_read/memory_array_reg_9_0
  -------------------------------------------------------------------
                         required time                         23.625    
                         arrival time                         -15.977    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_10_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.717ns  (logic 0.558ns (3.338%)  route 16.159ns (96.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 23.693 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 f  r_address_reg/P[15]
                         net (fo=171, routed)        15.455    15.081    vram_read/P[15]
    SLICE_X62Y21         LUT3 (Prop_lut3_I1_O)        0.124    15.205 r  vram_read/memory_array_reg_10_1_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.704    15.909    vram_read/memory_array_reg_10_1_ENARDEN_cooolgate_en_sig_12
    RAMB36_X1Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.713    23.693    vram_read/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_1/CLKARDCLK
                         clock pessimism              0.487    24.180    
                         clock uncertainty           -0.085    24.096    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.653    vram_read/memory_array_reg_10_1
  -------------------------------------------------------------------
                         required time                         23.653    
                         arrival time                         -15.909    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_8_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.470ns  (logic 0.434ns (2.635%)  route 16.036ns (97.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 23.734 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 r  r_address_reg/P[15]
                         net (fo=171, routed)        16.036    15.662    vram_read/P[15]
    RAMB36_X2Y4          RAMB36E1                                     r  vram_read/memory_array_reg_8_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.754    23.734    vram_read/clk_out1
    RAMB36_X2Y4          RAMB36E1                                     r  vram_read/memory_array_reg_8_0/CLKARDCLK
                         clock pessimism              0.487    24.221    
                         clock uncertainty           -0.085    24.137    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.622    vram_read/memory_array_reg_8_0
  -------------------------------------------------------------------
                         required time                         23.622    
                         arrival time                         -15.662    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             7.988ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_10_3/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.452ns  (logic 0.434ns (2.638%)  route 16.018ns (97.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 23.744 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 r  r_address_reg/P[15]
                         net (fo=171, routed)        16.018    15.643    vram_read/P[15]
    RAMB36_X2Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.764    23.744    vram_read/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_3/CLKARDCLK
                         clock pessimism              0.487    24.231    
                         clock uncertainty           -0.085    24.147    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.632    vram_read/memory_array_reg_10_3
  -------------------------------------------------------------------
                         required time                         23.632    
                         arrival time                         -15.643    
  -------------------------------------------------------------------
                         slack                                  7.988    

Slack (MET) :             8.226ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_10_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.163ns  (logic 0.434ns (2.685%)  route 15.729ns (97.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 23.693 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 r  r_address_reg/P[15]
                         net (fo=171, routed)        15.729    15.355    vram_read/P[15]
    RAMB36_X1Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.713    23.693    vram_read/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_1/CLKARDCLK
                         clock pessimism              0.487    24.180    
                         clock uncertainty           -0.085    24.096    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.581    vram_read/memory_array_reg_10_1
  -------------------------------------------------------------------
                         required time                         23.581    
                         arrival time                         -15.355    
  -------------------------------------------------------------------
                         slack                                  8.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 m_7segcon/r_an_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.468%)  route 0.322ns (71.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.568    -0.596    m_7segcon/clk_out1
    SLICE_X11Y107        FDSE                                         r  m_7segcon/r_an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDSE (Prop_fdse_C_Q)         0.128    -0.468 r  m_7segcon/r_an_reg[2]/Q
                         net (fo=1, routed)           0.322    -0.147    w_an[2]
    SLICE_X8Y99          FDRE                                         r  r_an_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.847    -0.826    clk
    SLICE_X8Y99          FDRE                                         r  r_an_reg[2]/C
                         clock pessimism              0.509    -0.317    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.005    -0.312    r_an_reg[2]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 r_rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.550    -0.614    clk
    SLICE_X68Y123        FDRE                                         r  r_rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  r_rgb_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.357    r_rgb_reg_n_0_[3]
    SLICE_X69Y123        FDRE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.819    -0.854    clk
    SLICE_X69Y123        FDRE                                         r  vga_blue_reg[3]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X69Y123        FDRE (Hold_fdre_C_D)         0.070    -0.531    vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 r_rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.550    -0.614    clk
    SLICE_X68Y123        FDRE                                         r  r_rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  r_rgb_reg[11]/Q
                         net (fo=1, routed)           0.118    -0.355    p_0_in[3]
    SLICE_X69Y123        FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.819    -0.854    clk
    SLICE_X69Y123        FDRE                                         r  vga_red_reg[3]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X69Y123        FDRE (Hold_fdre_C_D)         0.066    -0.535    vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 rand_width/r_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rand_width/r_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.993%)  route 0.141ns (50.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.570    -0.594    rand_width/clk_out1
    SLICE_X29Y89         FDRE                                         r  rand_width/r_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  rand_width/r_out_reg[2]/Q
                         net (fo=3, routed)           0.141    -0.312    rand_width/r_out_reg_n_0_[2]
    SLICE_X30Y89         FDRE                                         r  rand_width/r_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.840    -0.833    rand_width/clk_out1
    SLICE_X30Y89         FDRE                                         r  rand_width/r_out_reg[3]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.063    -0.495    rand_width/r_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 m_7segcon/r_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.392ns (68.527%)  route 0.180ns (31.473%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.576    -0.588    m_7segcon/clk_out1
    SLICE_X13Y99         FDRE                                         r  m_7segcon/r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  m_7segcon/r_cnt_reg[0]/Q
                         net (fo=3, routed)           0.179    -0.268    m_7segcon/r_cnt_reg[0]
    SLICE_X13Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.223 r  m_7segcon/r_cnt[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.223    m_7segcon/r_cnt[0]_i_8_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.071 r  m_7segcon/r_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.070    m_7segcon/r_cnt_reg[0]_i_2_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.016 r  m_7segcon/r_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.016    m_7segcon/r_cnt_reg[4]_i_1_n_7
    SLICE_X13Y100        FDRE                                         r  m_7segcon/r_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.841    -0.832    m_7segcon/clk_out1
    SLICE_X13Y100        FDRE                                         r  m_7segcon/r_cnt_reg[4]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105    -0.218    m_7segcon/r_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 m_7segcon/r_an_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.148ns (29.920%)  route 0.347ns (70.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.568    -0.596    m_7segcon/clk_out1
    SLICE_X12Y107        FDRE                                         r  m_7segcon/r_an_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  m_7segcon/r_an_reg[7]/Q
                         net (fo=1, routed)           0.347    -0.102    w_an[7]
    SLICE_X8Y99          FDRE                                         r  r_an_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.847    -0.826    clk
    SLICE_X8Y99          FDRE                                         r  r_an_reg[7]/C
                         clock pessimism              0.509    -0.317    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.009    -0.308    r_an_reg[7]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_address_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.773%)  route 0.289ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.571    -0.593    clk
    SLICE_X13Y85         FDRE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  hcnt_reg[5]/Q
                         net (fo=8, routed)           0.289    -0.163    hcnt[5]
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.930    -0.743    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
                         clock pessimism              0.275    -0.468    
    DSP48_X0Y34          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096    -0.372    r_address_reg
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 m_7segcon/r_an_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.568    -0.596    m_7segcon/clk_out1
    SLICE_X11Y107        FDSE                                         r  m_7segcon/r_an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  m_7segcon/r_an_reg[0]/Q
                         net (fo=1, routed)           0.169    -0.286    w_an[0]
    SLICE_X8Y105         FDRE                                         r  r_an_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.840    -0.833    clk
    SLICE_X8Y105         FDRE                                         r  r_an_reg[0]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X8Y105         FDRE (Hold_fdre_C_D)         0.059    -0.499    r_an_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 m_7segcon/r_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.403ns (69.121%)  route 0.180ns (30.879%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.576    -0.588    m_7segcon/clk_out1
    SLICE_X13Y99         FDRE                                         r  m_7segcon/r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  m_7segcon/r_cnt_reg[0]/Q
                         net (fo=3, routed)           0.179    -0.268    m_7segcon/r_cnt_reg[0]
    SLICE_X13Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.223 r  m_7segcon/r_cnt[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.223    m_7segcon/r_cnt[0]_i_8_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.071 r  m_7segcon/r_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.070    m_7segcon/r_cnt_reg[0]_i_2_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.005 r  m_7segcon/r_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.005    m_7segcon/r_cnt_reg[4]_i_1_n_5
    SLICE_X13Y100        FDRE                                         r  m_7segcon/r_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.841    -0.832    m_7segcon/clk_out1
    SLICE_X13Y100        FDRE                                         r  m_7segcon/r_cnt_reg[6]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105    -0.218    m_7segcon/r_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 hcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_address_reg/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.241%)  route 0.257ns (66.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.571    -0.593    clk
    SLICE_X13Y85         FDRE                                         r  hcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  hcnt_reg[6]/Q
                         net (fo=7, routed)           0.257    -0.208    hcnt[6]
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.930    -0.743    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
                         clock pessimism              0.275    -0.468    
    DSP48_X0Y34          DSP48E1 (Hold_dsp48e1_CLK_C[6])
                                                      0.043    -0.425    r_address_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         25.000      21.116     DSP48_X0Y34      r_address_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X0Y28     vram_read/memory_array_reg_10_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X0Y24     vram_read/memory_array_reg_12_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y23     vram_read/memory_array_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y15     vram_read/memory_array_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y5      vram_read/memory_array_reg_5_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y4      vram_read/memory_array_reg_8_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y33     vram_read/memory_array_reg_9_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X3Y27     vram_read/memory_array_reg_10_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y28     vram_read/memory_array_reg_12_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y106    r_an_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y106    vram_read/memory_array_reg_mux_sel__13/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y111    vram_read/memory_array_reg_mux_sel__21/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y111    vram_read/memory_array_reg_mux_sel__5/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X62Y103    vram_read/vram_read/memory_array_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X70Y104    vram_read/vram_read/memory_array_reg_10_0_cooolgate_en_gate_18_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y144    vga_red_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y144    vga_red_reg[0]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y144    vga_red_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y144    vga_red_reg[2]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y99      r_an_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y110     r_an_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y110     r_an_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y99      r_an_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y99      r_an_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y99      r_an_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y89     r_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y89     r_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X29Y95     r_score_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X29Y95     r_score_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  w_clk
  To Clock:  w_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { w_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -2.854ns,  Total Violation       -8.239ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.854ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.745ns  (logic 13.921ns (50.175%)  route 13.824ns (49.825%))
  Logic Levels:           44  (CARRY4=27 LUT2=1 LUT3=6 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 23.469 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.623    -0.917    m_7segcon/clk_out1
    SLICE_X33Y110        FDRE                                         r  m_7segcon/r_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  m_7segcon/r_val_reg[12]/Q
                         net (fo=191, routed)         1.235     0.774    m_7segcon/r_val[12]
    SLICE_X28Y112        LUT3 (Prop_lut3_I1_O)        0.124     0.898 r  m_7segcon/r_in[3]_i_991/O
                         net (fo=3, routed)           0.503     1.401    m_7segcon/r_in[3]_i_991_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.786 r  m_7segcon/r_in_reg[3]_i_767/CO[3]
                         net (fo=1, routed)           0.000     1.786    m_7segcon/r_in_reg[3]_i_767_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.900 r  m_7segcon/r_in_reg[3]_i_763/CO[3]
                         net (fo=1, routed)           0.000     1.900    m_7segcon/r_in_reg[3]_i_763_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.014 r  m_7segcon/r_in_reg[3]_i_760/CO[3]
                         net (fo=1, routed)           0.000     2.014    m_7segcon/r_in_reg[3]_i_760_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.128 r  m_7segcon/r_in_reg[3]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     2.128    m_7segcon/r_in_reg[3]_i_1311_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.399 r  m_7segcon/r_in_reg[3]_i_1444/CO[0]
                         net (fo=3, routed)           0.642     3.041    m_7segcon/r_in_reg[3]_i_1444_n_3
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857     3.898 r  m_7segcon/r_in_reg[3]_i_1373/CO[2]
                         net (fo=4, routed)           0.353     4.252    m_7segcon/r_in_reg[3]_i_1373_n_1
    SLICE_X37Y118        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.030 r  m_7segcon/r_in_reg[3]_i_1372/CO[2]
                         net (fo=3, routed)           0.496     5.526    m_7segcon/r_in_reg[3]_i_1372_n_1
    SLICE_X35Y118        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787     6.313 r  m_7segcon/r_in_reg[3]_i_1248/O[1]
                         net (fo=2, routed)           0.604     6.917    m_7segcon/r_in_reg[3]_i_1248_n_6
    SLICE_X28Y118        LUT3 (Prop_lut3_I1_O)        0.303     7.220 r  m_7segcon/r_in[3]_i_1231/O
                         net (fo=2, routed)           0.556     7.776    m_7segcon/r_in[3]_i_1231_n_0
    SLICE_X31Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.900 r  m_7segcon/r_in[3]_i_1235/O
                         net (fo=1, routed)           0.000     7.900    m_7segcon/r_in[3]_i_1235_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  m_7segcon/r_in_reg[3]_i_1033/CO[3]
                         net (fo=1, routed)           0.000     8.301    m_7segcon/r_in_reg[3]_i_1033_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.540 r  m_7segcon/r_in_reg[3]_i_799/O[2]
                         net (fo=2, routed)           0.606     9.146    m_7segcon/r_in_reg[3]_i_799_n_5
    SLICE_X35Y122        LUT3 (Prop_lut3_I0_O)        0.302     9.448 r  m_7segcon/r_in[3]_i_785/O
                         net (fo=2, routed)           0.745    10.193    m_7segcon/r_in[3]_i_785_n_0
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  m_7segcon/r_in[3]_i_789/O
                         net (fo=1, routed)           0.000    10.317    m_7segcon/r_in[3]_i_789_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.718 r  m_7segcon/r_in_reg[3]_i_539/CO[3]
                         net (fo=1, routed)           0.000    10.718    m_7segcon/r_in_reg[3]_i_539_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.052 r  m_7segcon/r_in_reg[3]_i_331/O[1]
                         net (fo=10, routed)          0.453    11.505    m_7segcon/r_in_reg[3]_i_331_n_6
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.303    11.808 r  m_7segcon/r_in[3]_i_540/O
                         net (fo=1, routed)           0.000    11.808    m_7segcon/r_in[3]_i_540_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.209 r  m_7segcon/r_in_reg[3]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.209    m_7segcon/r_in_reg[3]_i_329_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.431 r  m_7segcon/r_in_reg[3]_i_183/O[0]
                         net (fo=3, routed)           0.778    13.209    m_7segcon/r_in_reg[3]_i_183_n_7
    SLICE_X34Y124        LUT3 (Prop_lut3_I1_O)        0.299    13.508 r  m_7segcon/r_in[3]_i_327/O
                         net (fo=1, routed)           0.000    13.508    m_7segcon/r_in[3]_i_327_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  m_7segcon/r_in_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.050    m_7segcon/r_in_reg[3]_i_176_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.279 r  m_7segcon/r_in_reg[3]_i_90/CO[2]
                         net (fo=45, routed)          0.698    14.977    m_7segcon/r_in_reg[3]_i_90_n_1
    SLICE_X34Y127        LUT3 (Prop_lut3_I0_O)        0.310    15.287 r  m_7segcon/r_in[3]_i_882/O
                         net (fo=151, routed)         1.017    16.304    m_7segcon/r_in[3]_i_882_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124    16.428 r  m_7segcon/r_in[3]_i_628/O
                         net (fo=4, routed)           0.787    17.216    m_7segcon/r_in[3]_i_628_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.742 r  m_7segcon/r_in_reg[3]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    17.742    m_7segcon/r_in_reg[3]_i_1103_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.856 r  m_7segcon/r_in_reg[3]_i_843/CO[3]
                         net (fo=1, routed)           0.000    17.856    m_7segcon/r_in_reg[3]_i_843_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  m_7segcon/r_in_reg[3]_i_603/CO[3]
                         net (fo=1, routed)           0.000    17.970    m_7segcon/r_in_reg[3]_i_603_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.209 r  m_7segcon/r_in_reg[3]_i_889/O[2]
                         net (fo=3, routed)           0.584    18.793    m_7segcon/r_in_reg[3]_i_889_n_5
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.302    19.095 r  m_7segcon/r_in[3]_i_618/O
                         net (fo=2, routed)           0.500    19.595    m_7segcon/r_in[3]_i_618_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124    19.719 r  m_7segcon/r_in[3]_i_621/O
                         net (fo=1, routed)           0.000    19.719    m_7segcon/r_in[3]_i_621_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.120 r  m_7segcon/r_in_reg[3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    20.120    m_7segcon/r_in_reg[3]_i_363_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.342 r  m_7segcon/r_in_reg[3]_i_373/O[0]
                         net (fo=3, routed)           0.465    20.807    m_7segcon_n_174
    SLICE_X37Y131        LUT3 (Prop_lut3_I2_O)        0.299    21.106 r  r_in[3]_i_366/O
                         net (fo=2, routed)           0.323    21.429    r_in[3]_i_366_n_0
    SLICE_X38Y131        LUT5 (Prop_lut5_I4_O)        0.124    21.553 r  r_in[3]_i_204/O
                         net (fo=2, routed)           0.493    22.046    m_7segcon/r_val_reg[26]_rep__2_5[3]
    SLICE_X38Y129        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.442 r  m_7segcon/r_in_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    22.442    m_7segcon/r_in_reg[3]_i_95_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.661 r  m_7segcon/r_in_reg[3]_i_199/O[0]
                         net (fo=2, routed)           0.485    23.146    m_7segcon_n_179
    SLICE_X37Y133        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    23.865 r  r_in_reg[3]_i_94/O[1]
                         net (fo=1, routed)           0.548    24.413    m_7segcon/r_val_reg[26]_rep__2_20[1]
    SLICE_X37Y129        LUT6 (Prop_lut6_I5_O)        0.303    24.716 r  m_7segcon/r_in[3]_i_46/O
                         net (fo=1, routed)           0.000    24.716    m_7segcon/r_in[3]_i_46_n_0
    SLICE_X37Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.117 r  m_7segcon/r_in_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.117    m_7segcon/r_in_reg[3]_i_15_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.339 f  m_7segcon/r_in_reg[3]_i_16/O[0]
                         net (fo=2, routed)           0.468    25.807    m_7segcon/r_in_reg[3]_i_16_n_7
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.299    26.106 r  m_7segcon/r_in[2]_i_17/O
                         net (fo=2, routed)           0.171    26.277    m_7segcon/r_in[2]_i_17_n_0
    SLICE_X40Y129        LUT6 (Prop_lut6_I4_O)        0.124    26.401 r  m_7segcon/r_in[2]_i_4/O
                         net (fo=1, routed)           0.302    26.704    m_7segcon/r_in[2]_i_4_n_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I3_O)        0.124    26.828 r  m_7segcon/r_in[2]_i_1/O
                         net (fo=1, routed)           0.000    26.828    m_7segcon/p_0_out[2]
    SLICE_X40Y128        FDRE                                         r  m_7segcon/r_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.490    23.469    m_7segcon/clk_out1
    SLICE_X40Y128        FDRE                                         r  m_7segcon/r_in_reg[2]/C
                         clock pessimism              0.560    24.029    
                         clock uncertainty           -0.087    23.942    
    SLICE_X40Y128        FDRE (Setup_fdre_C_D)        0.032    23.974    m_7segcon/r_in_reg[2]
  -------------------------------------------------------------------
                         required time                         23.974    
                         arrival time                         -26.828    
  -------------------------------------------------------------------
                         slack                                 -2.854    

Slack (VIOLATED) :        -2.842ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.729ns  (logic 13.921ns (50.203%)  route 13.808ns (49.797%))
  Logic Levels:           44  (CARRY4=27 LUT2=1 LUT3=6 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 23.467 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.623    -0.917    m_7segcon/clk_out1
    SLICE_X33Y110        FDRE                                         r  m_7segcon/r_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  m_7segcon/r_val_reg[12]/Q
                         net (fo=191, routed)         1.235     0.774    m_7segcon/r_val[12]
    SLICE_X28Y112        LUT3 (Prop_lut3_I1_O)        0.124     0.898 r  m_7segcon/r_in[3]_i_991/O
                         net (fo=3, routed)           0.503     1.401    m_7segcon/r_in[3]_i_991_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.786 r  m_7segcon/r_in_reg[3]_i_767/CO[3]
                         net (fo=1, routed)           0.000     1.786    m_7segcon/r_in_reg[3]_i_767_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.900 r  m_7segcon/r_in_reg[3]_i_763/CO[3]
                         net (fo=1, routed)           0.000     1.900    m_7segcon/r_in_reg[3]_i_763_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.014 r  m_7segcon/r_in_reg[3]_i_760/CO[3]
                         net (fo=1, routed)           0.000     2.014    m_7segcon/r_in_reg[3]_i_760_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.128 r  m_7segcon/r_in_reg[3]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     2.128    m_7segcon/r_in_reg[3]_i_1311_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.399 r  m_7segcon/r_in_reg[3]_i_1444/CO[0]
                         net (fo=3, routed)           0.642     3.041    m_7segcon/r_in_reg[3]_i_1444_n_3
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857     3.898 r  m_7segcon/r_in_reg[3]_i_1373/CO[2]
                         net (fo=4, routed)           0.353     4.252    m_7segcon/r_in_reg[3]_i_1373_n_1
    SLICE_X37Y118        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.030 r  m_7segcon/r_in_reg[3]_i_1372/CO[2]
                         net (fo=3, routed)           0.496     5.526    m_7segcon/r_in_reg[3]_i_1372_n_1
    SLICE_X35Y118        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787     6.313 r  m_7segcon/r_in_reg[3]_i_1248/O[1]
                         net (fo=2, routed)           0.604     6.917    m_7segcon/r_in_reg[3]_i_1248_n_6
    SLICE_X28Y118        LUT3 (Prop_lut3_I1_O)        0.303     7.220 r  m_7segcon/r_in[3]_i_1231/O
                         net (fo=2, routed)           0.556     7.776    m_7segcon/r_in[3]_i_1231_n_0
    SLICE_X31Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.900 r  m_7segcon/r_in[3]_i_1235/O
                         net (fo=1, routed)           0.000     7.900    m_7segcon/r_in[3]_i_1235_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  m_7segcon/r_in_reg[3]_i_1033/CO[3]
                         net (fo=1, routed)           0.000     8.301    m_7segcon/r_in_reg[3]_i_1033_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.540 r  m_7segcon/r_in_reg[3]_i_799/O[2]
                         net (fo=2, routed)           0.606     9.146    m_7segcon/r_in_reg[3]_i_799_n_5
    SLICE_X35Y122        LUT3 (Prop_lut3_I0_O)        0.302     9.448 r  m_7segcon/r_in[3]_i_785/O
                         net (fo=2, routed)           0.745    10.193    m_7segcon/r_in[3]_i_785_n_0
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  m_7segcon/r_in[3]_i_789/O
                         net (fo=1, routed)           0.000    10.317    m_7segcon/r_in[3]_i_789_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.718 r  m_7segcon/r_in_reg[3]_i_539/CO[3]
                         net (fo=1, routed)           0.000    10.718    m_7segcon/r_in_reg[3]_i_539_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.052 r  m_7segcon/r_in_reg[3]_i_331/O[1]
                         net (fo=10, routed)          0.453    11.505    m_7segcon/r_in_reg[3]_i_331_n_6
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.303    11.808 r  m_7segcon/r_in[3]_i_540/O
                         net (fo=1, routed)           0.000    11.808    m_7segcon/r_in[3]_i_540_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.209 r  m_7segcon/r_in_reg[3]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.209    m_7segcon/r_in_reg[3]_i_329_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.431 r  m_7segcon/r_in_reg[3]_i_183/O[0]
                         net (fo=3, routed)           0.778    13.209    m_7segcon/r_in_reg[3]_i_183_n_7
    SLICE_X34Y124        LUT3 (Prop_lut3_I1_O)        0.299    13.508 r  m_7segcon/r_in[3]_i_327/O
                         net (fo=1, routed)           0.000    13.508    m_7segcon/r_in[3]_i_327_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  m_7segcon/r_in_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.050    m_7segcon/r_in_reg[3]_i_176_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.279 r  m_7segcon/r_in_reg[3]_i_90/CO[2]
                         net (fo=45, routed)          0.698    14.977    m_7segcon/r_in_reg[3]_i_90_n_1
    SLICE_X34Y127        LUT3 (Prop_lut3_I0_O)        0.310    15.287 r  m_7segcon/r_in[3]_i_882/O
                         net (fo=151, routed)         1.017    16.304    m_7segcon/r_in[3]_i_882_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124    16.428 r  m_7segcon/r_in[3]_i_628/O
                         net (fo=4, routed)           0.787    17.216    m_7segcon/r_in[3]_i_628_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.742 r  m_7segcon/r_in_reg[3]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    17.742    m_7segcon/r_in_reg[3]_i_1103_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.856 r  m_7segcon/r_in_reg[3]_i_843/CO[3]
                         net (fo=1, routed)           0.000    17.856    m_7segcon/r_in_reg[3]_i_843_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  m_7segcon/r_in_reg[3]_i_603/CO[3]
                         net (fo=1, routed)           0.000    17.970    m_7segcon/r_in_reg[3]_i_603_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.209 r  m_7segcon/r_in_reg[3]_i_889/O[2]
                         net (fo=3, routed)           0.584    18.793    m_7segcon/r_in_reg[3]_i_889_n_5
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.302    19.095 r  m_7segcon/r_in[3]_i_618/O
                         net (fo=2, routed)           0.500    19.595    m_7segcon/r_in[3]_i_618_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124    19.719 r  m_7segcon/r_in[3]_i_621/O
                         net (fo=1, routed)           0.000    19.719    m_7segcon/r_in[3]_i_621_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.120 r  m_7segcon/r_in_reg[3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    20.120    m_7segcon/r_in_reg[3]_i_363_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.342 r  m_7segcon/r_in_reg[3]_i_373/O[0]
                         net (fo=3, routed)           0.465    20.807    m_7segcon_n_174
    SLICE_X37Y131        LUT3 (Prop_lut3_I2_O)        0.299    21.106 r  r_in[3]_i_366/O
                         net (fo=2, routed)           0.323    21.429    r_in[3]_i_366_n_0
    SLICE_X38Y131        LUT5 (Prop_lut5_I4_O)        0.124    21.553 r  r_in[3]_i_204/O
                         net (fo=2, routed)           0.493    22.046    m_7segcon/r_val_reg[26]_rep__2_5[3]
    SLICE_X38Y129        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.442 r  m_7segcon/r_in_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    22.442    m_7segcon/r_in_reg[3]_i_95_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.661 r  m_7segcon/r_in_reg[3]_i_199/O[0]
                         net (fo=2, routed)           0.485    23.146    m_7segcon_n_179
    SLICE_X37Y133        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    23.865 r  r_in_reg[3]_i_94/O[1]
                         net (fo=1, routed)           0.548    24.413    m_7segcon/r_val_reg[26]_rep__2_20[1]
    SLICE_X37Y129        LUT6 (Prop_lut6_I5_O)        0.303    24.716 r  m_7segcon/r_in[3]_i_46/O
                         net (fo=1, routed)           0.000    24.716    m_7segcon/r_in[3]_i_46_n_0
    SLICE_X37Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.117 r  m_7segcon/r_in_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.117    m_7segcon/r_in_reg[3]_i_15_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.339 f  m_7segcon/r_in_reg[3]_i_16/O[0]
                         net (fo=2, routed)           0.468    25.807    m_7segcon/r_in_reg[3]_i_16_n_7
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.299    26.106 r  m_7segcon/r_in[2]_i_17/O
                         net (fo=2, routed)           0.307    26.413    m_7segcon/r_in[2]_i_17_n_0
    SLICE_X43Y129        LUT5 (Prop_lut5_I1_O)        0.124    26.537 f  m_7segcon/r_in[1]_i_5/O
                         net (fo=1, routed)           0.151    26.688    m_7segcon/r_in[1]_i_5_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I5_O)        0.124    26.812 r  m_7segcon/r_in[1]_i_1/O
                         net (fo=1, routed)           0.000    26.812    m_7segcon/p_0_out[1]
    SLICE_X43Y129        FDRE                                         r  m_7segcon/r_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.488    23.467    m_7segcon/clk_out1
    SLICE_X43Y129        FDRE                                         r  m_7segcon/r_in_reg[1]/C
                         clock pessimism              0.560    24.027    
                         clock uncertainty           -0.087    23.940    
    SLICE_X43Y129        FDRE (Setup_fdre_C_D)        0.031    23.971    m_7segcon/r_in_reg[1]
  -------------------------------------------------------------------
                         required time                         23.971    
                         arrival time                         -26.812    
  -------------------------------------------------------------------
                         slack                                 -2.842    

Slack (VIOLATED) :        -2.543ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.476ns  (logic 13.797ns (50.215%)  route 13.679ns (49.785%))
  Logic Levels:           43  (CARRY4=27 LUT2=1 LUT3=6 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 23.466 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.623    -0.917    m_7segcon/clk_out1
    SLICE_X33Y110        FDRE                                         r  m_7segcon/r_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  m_7segcon/r_val_reg[12]/Q
                         net (fo=191, routed)         1.235     0.774    m_7segcon/r_val[12]
    SLICE_X28Y112        LUT3 (Prop_lut3_I1_O)        0.124     0.898 r  m_7segcon/r_in[3]_i_991/O
                         net (fo=3, routed)           0.503     1.401    m_7segcon/r_in[3]_i_991_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.786 r  m_7segcon/r_in_reg[3]_i_767/CO[3]
                         net (fo=1, routed)           0.000     1.786    m_7segcon/r_in_reg[3]_i_767_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.900 r  m_7segcon/r_in_reg[3]_i_763/CO[3]
                         net (fo=1, routed)           0.000     1.900    m_7segcon/r_in_reg[3]_i_763_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.014 r  m_7segcon/r_in_reg[3]_i_760/CO[3]
                         net (fo=1, routed)           0.000     2.014    m_7segcon/r_in_reg[3]_i_760_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.128 r  m_7segcon/r_in_reg[3]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     2.128    m_7segcon/r_in_reg[3]_i_1311_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.399 r  m_7segcon/r_in_reg[3]_i_1444/CO[0]
                         net (fo=3, routed)           0.642     3.041    m_7segcon/r_in_reg[3]_i_1444_n_3
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857     3.898 r  m_7segcon/r_in_reg[3]_i_1373/CO[2]
                         net (fo=4, routed)           0.353     4.252    m_7segcon/r_in_reg[3]_i_1373_n_1
    SLICE_X37Y118        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.030 r  m_7segcon/r_in_reg[3]_i_1372/CO[2]
                         net (fo=3, routed)           0.496     5.526    m_7segcon/r_in_reg[3]_i_1372_n_1
    SLICE_X35Y118        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787     6.313 r  m_7segcon/r_in_reg[3]_i_1248/O[1]
                         net (fo=2, routed)           0.604     6.917    m_7segcon/r_in_reg[3]_i_1248_n_6
    SLICE_X28Y118        LUT3 (Prop_lut3_I1_O)        0.303     7.220 r  m_7segcon/r_in[3]_i_1231/O
                         net (fo=2, routed)           0.556     7.776    m_7segcon/r_in[3]_i_1231_n_0
    SLICE_X31Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.900 r  m_7segcon/r_in[3]_i_1235/O
                         net (fo=1, routed)           0.000     7.900    m_7segcon/r_in[3]_i_1235_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  m_7segcon/r_in_reg[3]_i_1033/CO[3]
                         net (fo=1, routed)           0.000     8.301    m_7segcon/r_in_reg[3]_i_1033_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.540 r  m_7segcon/r_in_reg[3]_i_799/O[2]
                         net (fo=2, routed)           0.606     9.146    m_7segcon/r_in_reg[3]_i_799_n_5
    SLICE_X35Y122        LUT3 (Prop_lut3_I0_O)        0.302     9.448 r  m_7segcon/r_in[3]_i_785/O
                         net (fo=2, routed)           0.745    10.193    m_7segcon/r_in[3]_i_785_n_0
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  m_7segcon/r_in[3]_i_789/O
                         net (fo=1, routed)           0.000    10.317    m_7segcon/r_in[3]_i_789_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.718 r  m_7segcon/r_in_reg[3]_i_539/CO[3]
                         net (fo=1, routed)           0.000    10.718    m_7segcon/r_in_reg[3]_i_539_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.052 r  m_7segcon/r_in_reg[3]_i_331/O[1]
                         net (fo=10, routed)          0.453    11.505    m_7segcon/r_in_reg[3]_i_331_n_6
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.303    11.808 r  m_7segcon/r_in[3]_i_540/O
                         net (fo=1, routed)           0.000    11.808    m_7segcon/r_in[3]_i_540_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.209 r  m_7segcon/r_in_reg[3]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.209    m_7segcon/r_in_reg[3]_i_329_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.431 r  m_7segcon/r_in_reg[3]_i_183/O[0]
                         net (fo=3, routed)           0.778    13.209    m_7segcon/r_in_reg[3]_i_183_n_7
    SLICE_X34Y124        LUT3 (Prop_lut3_I1_O)        0.299    13.508 r  m_7segcon/r_in[3]_i_327/O
                         net (fo=1, routed)           0.000    13.508    m_7segcon/r_in[3]_i_327_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  m_7segcon/r_in_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.050    m_7segcon/r_in_reg[3]_i_176_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.279 r  m_7segcon/r_in_reg[3]_i_90/CO[2]
                         net (fo=45, routed)          0.698    14.977    m_7segcon/r_in_reg[3]_i_90_n_1
    SLICE_X34Y127        LUT3 (Prop_lut3_I0_O)        0.310    15.287 r  m_7segcon/r_in[3]_i_882/O
                         net (fo=151, routed)         1.017    16.304    m_7segcon/r_in[3]_i_882_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124    16.428 r  m_7segcon/r_in[3]_i_628/O
                         net (fo=4, routed)           0.787    17.216    m_7segcon/r_in[3]_i_628_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.742 r  m_7segcon/r_in_reg[3]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    17.742    m_7segcon/r_in_reg[3]_i_1103_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.856 r  m_7segcon/r_in_reg[3]_i_843/CO[3]
                         net (fo=1, routed)           0.000    17.856    m_7segcon/r_in_reg[3]_i_843_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  m_7segcon/r_in_reg[3]_i_603/CO[3]
                         net (fo=1, routed)           0.000    17.970    m_7segcon/r_in_reg[3]_i_603_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.209 r  m_7segcon/r_in_reg[3]_i_889/O[2]
                         net (fo=3, routed)           0.584    18.793    m_7segcon/r_in_reg[3]_i_889_n_5
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.302    19.095 r  m_7segcon/r_in[3]_i_618/O
                         net (fo=2, routed)           0.500    19.595    m_7segcon/r_in[3]_i_618_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124    19.719 r  m_7segcon/r_in[3]_i_621/O
                         net (fo=1, routed)           0.000    19.719    m_7segcon/r_in[3]_i_621_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.120 r  m_7segcon/r_in_reg[3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    20.120    m_7segcon/r_in_reg[3]_i_363_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.342 r  m_7segcon/r_in_reg[3]_i_373/O[0]
                         net (fo=3, routed)           0.465    20.807    m_7segcon_n_174
    SLICE_X37Y131        LUT3 (Prop_lut3_I2_O)        0.299    21.106 r  r_in[3]_i_366/O
                         net (fo=2, routed)           0.323    21.429    r_in[3]_i_366_n_0
    SLICE_X38Y131        LUT5 (Prop_lut5_I4_O)        0.124    21.553 r  r_in[3]_i_204/O
                         net (fo=2, routed)           0.493    22.046    m_7segcon/r_val_reg[26]_rep__2_5[3]
    SLICE_X38Y129        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.442 r  m_7segcon/r_in_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    22.442    m_7segcon/r_in_reg[3]_i_95_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.661 r  m_7segcon/r_in_reg[3]_i_199/O[0]
                         net (fo=2, routed)           0.485    23.146    m_7segcon_n_179
    SLICE_X37Y133        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    23.865 r  r_in_reg[3]_i_94/O[1]
                         net (fo=1, routed)           0.548    24.413    m_7segcon/r_val_reg[26]_rep__2_20[1]
    SLICE_X37Y129        LUT6 (Prop_lut6_I5_O)        0.303    24.716 r  m_7segcon/r_in[3]_i_46/O
                         net (fo=1, routed)           0.000    24.716    m_7segcon/r_in[3]_i_46_n_0
    SLICE_X37Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.117 r  m_7segcon/r_in_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.117    m_7segcon/r_in_reg[3]_i_15_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.339 r  m_7segcon/r_in_reg[3]_i_16/O[0]
                         net (fo=2, routed)           0.632    25.971    m_7segcon/r_in_reg[3]_i_16_n_7
    SLICE_X42Y128        LUT6 (Prop_lut6_I2_O)        0.299    26.270 r  m_7segcon/r_in[3]_i_4/O
                         net (fo=1, routed)           0.165    26.435    m_7segcon/r_in[3]_i_4_n_0
    SLICE_X42Y128        LUT6 (Prop_lut6_I3_O)        0.124    26.559 r  m_7segcon/r_in[3]_i_1/O
                         net (fo=1, routed)           0.000    26.559    m_7segcon/p_0_out[3]
    SLICE_X42Y128        FDRE                                         r  m_7segcon/r_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.487    23.466    m_7segcon/clk_out1
    SLICE_X42Y128        FDRE                                         r  m_7segcon/r_in_reg[3]/C
                         clock pessimism              0.560    24.026    
                         clock uncertainty           -0.087    23.939    
    SLICE_X42Y128        FDRE (Setup_fdre_C_D)        0.077    24.016    m_7segcon/r_in_reg[3]
  -------------------------------------------------------------------
                         required time                         24.016    
                         arrival time                         -26.559    
  -------------------------------------------------------------------
                         slack                                 -2.543    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.119ns  (logic 8.701ns (43.248%)  route 11.418ns (56.752%))
  Logic Levels:           28  (CARRY4=16 LUT3=6 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.624    -0.916    m_7segcon/clk_out1
    SLICE_X31Y108        FDRE                                         r  m_7segcon/r_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  m_7segcon/r_val_reg[3]/Q
                         net (fo=185, routed)         1.844     1.384    m_7segcon/r_val[3]
    SLICE_X37Y121        LUT3 (Prop_lut3_I0_O)        0.150     1.534 r  m_7segcon/r_in[0]_i_1080/O
                         net (fo=2, routed)           0.668     2.202    m_7segcon/r_in[0]_i_1080_n_0
    SLICE_X37Y121        LUT4 (Prop_lut4_I3_O)        0.326     2.528 r  m_7segcon/r_in[0]_i_1084/O
                         net (fo=1, routed)           0.000     2.528    m_7segcon/r_in[0]_i_1084_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.078 r  m_7segcon/r_in_reg[0]_i_1016/CO[3]
                         net (fo=1, routed)           0.000     3.078    m_7segcon/r_in_reg[0]_i_1016_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.192 r  m_7segcon/r_in_reg[0]_i_894/CO[3]
                         net (fo=1, routed)           0.000     3.192    m_7segcon/r_in_reg[0]_i_894_n_0
    SLICE_X37Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.306 r  m_7segcon/r_in_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000     3.306    m_7segcon/r_in_reg[0]_i_745_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.420 r  m_7segcon/r_in_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.009     3.429    m_7segcon/r_in_reg[0]_i_567_n_0
    SLICE_X37Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.543 r  m_7segcon/r_in_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000     3.543    m_7segcon/r_in_reg[0]_i_389_n_0
    SLICE_X37Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.657 r  m_7segcon/r_in_reg[0]_i_195/CO[3]
                         net (fo=3, routed)           0.994     4.651    m_7segcon/r_in_reg[0]_i_195_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     5.253 r  m_7segcon/r_in_reg[0]_i_196/O[2]
                         net (fo=2, routed)           0.660     5.912    m_7segcon/r_in_reg[0]_i_196_n_5
    SLICE_X41Y130        LUT3 (Prop_lut3_I0_O)        0.327     6.239 r  m_7segcon/r_in[2]_i_48/O
                         net (fo=2, routed)           0.666     6.905    m_7segcon/r_in[2]_i_48_n_0
    SLICE_X41Y130        LUT4 (Prop_lut4_I3_O)        0.326     7.231 r  m_7segcon/r_in[2]_i_52/O
                         net (fo=1, routed)           0.000     7.231    m_7segcon/r_in[2]_i_52_n_0
    SLICE_X41Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.781 r  m_7segcon/r_in_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.781    m_7segcon/r_in_reg[2]_i_32_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  m_7segcon/r_in_reg[1]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.895    m_7segcon/r_in_reg[1]_i_83_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.117 r  m_7segcon/r_in_reg[1]_i_81/O[0]
                         net (fo=14, routed)          1.002     9.119    m_7segcon_n_449
    SLICE_X33Y132        LUT3 (Prop_lut3_I0_O)        0.327     9.446 r  r_in[1]_i_568/O
                         net (fo=2, routed)           0.668    10.114    r_in[1]_i_568_n_0
    SLICE_X33Y132        LUT4 (Prop_lut4_I3_O)        0.326    10.440 r  r_in[1]_i_572/O
                         net (fo=1, routed)           0.000    10.440    r_in[1]_i_572_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.990 r  r_in_reg[1]_i_316/CO[3]
                         net (fo=1, routed)           0.000    10.990    r_in_reg[1]_i_316_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.229 r  r_in_reg[1]_i_177/O[2]
                         net (fo=2, routed)           1.043    12.272    r_in_reg[1]_i_177_n_5
    SLICE_X28Y129        LUT3 (Prop_lut3_I2_O)        0.331    12.603 r  r_in[1]_i_168/O
                         net (fo=2, routed)           0.690    13.292    r_in[1]_i_168_n_0
    SLICE_X28Y129        LUT4 (Prop_lut4_I3_O)        0.327    13.619 r  r_in[1]_i_172/O
                         net (fo=1, routed)           0.000    13.619    r_in[1]_i_172_n_0
    SLICE_X28Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.020 r  r_in_reg[1]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.020    r_in_reg[1]_i_72_n_0
    SLICE_X28Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.259 r  r_in_reg[1]_i_32/O[2]
                         net (fo=3, routed)           0.811    15.071    m_7segcon/r_val_reg[26]_rep__1_7[2]
    SLICE_X30Y130        LUT3 (Prop_lut3_I0_O)        0.302    15.373 r  m_7segcon/r_in[1]_i_93/O
                         net (fo=1, routed)           0.000    15.373    m_7segcon/r_in[1]_i_93_n_0
    SLICE_X30Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.906 r  m_7segcon/r_in_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.906    m_7segcon/r_in_reg[1]_i_40_n_0
    SLICE_X30Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.063 r  m_7segcon/r_in_reg[1]_i_14/CO[1]
                         net (fo=14, routed)          0.921    16.984    m_7segcon/r_in_reg[1]_i_14_n_2
    SLICE_X35Y134        LUT3 (Prop_lut3_I2_O)        0.326    17.310 r  m_7segcon/r_in[0]_i_18/O
                         net (fo=9, routed)           1.004    18.314    m_7segcon/r_in[0]_i_18_n_0
    SLICE_X39Y133        LUT6 (Prop_lut6_I4_O)        0.326    18.640 r  m_7segcon/r_in[0]_i_5/O
                         net (fo=1, routed)           0.439    19.079    m_7segcon/r_in[0]_i_5_n_0
    SLICE_X40Y131        LUT6 (Prop_lut6_I5_O)        0.124    19.203 r  m_7segcon/r_in[0]_i_1/O
                         net (fo=1, routed)           0.000    19.203    m_7segcon/p_0_out[0]
    SLICE_X40Y131        FDRE                                         r  m_7segcon/r_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.492    23.471    m_7segcon/clk_out1
    SLICE_X40Y131        FDRE                                         r  m_7segcon/r_in_reg[0]/C
                         clock pessimism              0.560    24.031    
                         clock uncertainty           -0.087    23.944    
    SLICE_X40Y131        FDRE (Setup_fdre_C_D)        0.029    23.973    m_7segcon/r_in_reg[0]
  -------------------------------------------------------------------
                         required time                         23.973    
                         arrival time                         -19.203    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_10_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.557ns  (logic 0.558ns (3.007%)  route 17.999ns (96.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 23.744 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 f  r_address_reg/P[15]
                         net (fo=171, routed)        16.872    16.498    vram_read/P[15]
    SLICE_X72Y29         LUT3 (Prop_lut3_I1_O)        0.124    16.622 r  vram_read/memory_array_reg_10_3_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           1.126    17.749    vram_read/memory_array_reg_10_3_ENARDEN_cooolgate_en_sig_14
    RAMB36_X2Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.764    23.744    vram_read/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_3/CLKARDCLK
                         clock pessimism              0.487    24.231    
                         clock uncertainty           -0.087    24.144    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.701    vram_read/memory_array_reg_10_3
  -------------------------------------------------------------------
                         required time                         23.701    
                         arrival time                         -17.749    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             7.646ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_9_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.785ns  (logic 0.434ns (2.586%)  route 16.351ns (97.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 23.737 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 r  r_address_reg/P[15]
                         net (fo=171, routed)        16.351    15.977    vram_read/P[15]
    RAMB36_X2Y5          RAMB36E1                                     r  vram_read/memory_array_reg_9_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.757    23.737    vram_read/clk_out1
    RAMB36_X2Y5          RAMB36E1                                     r  vram_read/memory_array_reg_9_0/CLKARDCLK
                         clock pessimism              0.487    24.224    
                         clock uncertainty           -0.087    24.137    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.622    vram_read/memory_array_reg_9_0
  -------------------------------------------------------------------
                         required time                         23.622    
                         arrival time                         -15.977    
  -------------------------------------------------------------------
                         slack                                  7.646    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_10_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.717ns  (logic 0.558ns (3.338%)  route 16.159ns (96.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 23.693 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 f  r_address_reg/P[15]
                         net (fo=171, routed)        15.455    15.081    vram_read/P[15]
    SLICE_X62Y21         LUT3 (Prop_lut3_I1_O)        0.124    15.205 r  vram_read/memory_array_reg_10_1_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.704    15.909    vram_read/memory_array_reg_10_1_ENARDEN_cooolgate_en_sig_12
    RAMB36_X1Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.713    23.693    vram_read/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_1/CLKARDCLK
                         clock pessimism              0.487    24.180    
                         clock uncertainty           -0.087    24.093    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.650    vram_read/memory_array_reg_10_1
  -------------------------------------------------------------------
                         required time                         23.650    
                         arrival time                         -15.909    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_8_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.470ns  (logic 0.434ns (2.635%)  route 16.036ns (97.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 23.734 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 r  r_address_reg/P[15]
                         net (fo=171, routed)        16.036    15.662    vram_read/P[15]
    RAMB36_X2Y4          RAMB36E1                                     r  vram_read/memory_array_reg_8_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.754    23.734    vram_read/clk_out1
    RAMB36_X2Y4          RAMB36E1                                     r  vram_read/memory_array_reg_8_0/CLKARDCLK
                         clock pessimism              0.487    24.221    
                         clock uncertainty           -0.087    24.134    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.619    vram_read/memory_array_reg_8_0
  -------------------------------------------------------------------
                         required time                         23.619    
                         arrival time                         -15.662    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.986ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_10_3/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.452ns  (logic 0.434ns (2.638%)  route 16.018ns (97.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 23.744 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 r  r_address_reg/P[15]
                         net (fo=171, routed)        16.018    15.643    vram_read/P[15]
    RAMB36_X2Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.764    23.744    vram_read/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_3/CLKARDCLK
                         clock pessimism              0.487    24.231    
                         clock uncertainty           -0.087    24.144    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.629    vram_read/memory_array_reg_10_3
  -------------------------------------------------------------------
                         required time                         23.629    
                         arrival time                         -15.643    
  -------------------------------------------------------------------
                         slack                                  7.986    

Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_10_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.163ns  (logic 0.434ns (2.685%)  route 15.729ns (97.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 23.693 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 r  r_address_reg/P[15]
                         net (fo=171, routed)        15.729    15.355    vram_read/P[15]
    RAMB36_X1Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.713    23.693    vram_read/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_1/CLKARDCLK
                         clock pessimism              0.487    24.180    
                         clock uncertainty           -0.087    24.093    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.578    vram_read/memory_array_reg_10_1
  -------------------------------------------------------------------
                         required time                         23.578    
                         arrival time                         -15.355    
  -------------------------------------------------------------------
                         slack                                  8.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 m_7segcon/r_an_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.468%)  route 0.322ns (71.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.568    -0.596    m_7segcon/clk_out1
    SLICE_X11Y107        FDSE                                         r  m_7segcon/r_an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDSE (Prop_fdse_C_Q)         0.128    -0.468 r  m_7segcon/r_an_reg[2]/Q
                         net (fo=1, routed)           0.322    -0.147    w_an[2]
    SLICE_X8Y99          FDRE                                         r  r_an_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.847    -0.826    clk
    SLICE_X8Y99          FDRE                                         r  r_an_reg[2]/C
                         clock pessimism              0.509    -0.317    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.005    -0.312    r_an_reg[2]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 r_rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.550    -0.614    clk
    SLICE_X68Y123        FDRE                                         r  r_rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  r_rgb_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.357    r_rgb_reg_n_0_[3]
    SLICE_X69Y123        FDRE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.819    -0.854    clk
    SLICE_X69Y123        FDRE                                         r  vga_blue_reg[3]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X69Y123        FDRE (Hold_fdre_C_D)         0.070    -0.531    vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 r_rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.550    -0.614    clk
    SLICE_X68Y123        FDRE                                         r  r_rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  r_rgb_reg[11]/Q
                         net (fo=1, routed)           0.118    -0.355    p_0_in[3]
    SLICE_X69Y123        FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.819    -0.854    clk
    SLICE_X69Y123        FDRE                                         r  vga_red_reg[3]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X69Y123        FDRE (Hold_fdre_C_D)         0.066    -0.535    vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 rand_width/r_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rand_width/r_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.993%)  route 0.141ns (50.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.570    -0.594    rand_width/clk_out1
    SLICE_X29Y89         FDRE                                         r  rand_width/r_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  rand_width/r_out_reg[2]/Q
                         net (fo=3, routed)           0.141    -0.312    rand_width/r_out_reg_n_0_[2]
    SLICE_X30Y89         FDRE                                         r  rand_width/r_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.840    -0.833    rand_width/clk_out1
    SLICE_X30Y89         FDRE                                         r  rand_width/r_out_reg[3]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.063    -0.495    rand_width/r_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 m_7segcon/r_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.392ns (68.527%)  route 0.180ns (31.473%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.576    -0.588    m_7segcon/clk_out1
    SLICE_X13Y99         FDRE                                         r  m_7segcon/r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  m_7segcon/r_cnt_reg[0]/Q
                         net (fo=3, routed)           0.179    -0.268    m_7segcon/r_cnt_reg[0]
    SLICE_X13Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.223 r  m_7segcon/r_cnt[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.223    m_7segcon/r_cnt[0]_i_8_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.071 r  m_7segcon/r_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.070    m_7segcon/r_cnt_reg[0]_i_2_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.016 r  m_7segcon/r_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.016    m_7segcon/r_cnt_reg[4]_i_1_n_7
    SLICE_X13Y100        FDRE                                         r  m_7segcon/r_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.841    -0.832    m_7segcon/clk_out1
    SLICE_X13Y100        FDRE                                         r  m_7segcon/r_cnt_reg[4]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105    -0.218    m_7segcon/r_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 m_7segcon/r_an_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.148ns (29.920%)  route 0.347ns (70.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.568    -0.596    m_7segcon/clk_out1
    SLICE_X12Y107        FDRE                                         r  m_7segcon/r_an_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  m_7segcon/r_an_reg[7]/Q
                         net (fo=1, routed)           0.347    -0.102    w_an[7]
    SLICE_X8Y99          FDRE                                         r  r_an_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.847    -0.826    clk
    SLICE_X8Y99          FDRE                                         r  r_an_reg[7]/C
                         clock pessimism              0.509    -0.317    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.009    -0.308    r_an_reg[7]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_address_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.773%)  route 0.289ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.571    -0.593    clk
    SLICE_X13Y85         FDRE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  hcnt_reg[5]/Q
                         net (fo=8, routed)           0.289    -0.163    hcnt[5]
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.930    -0.743    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
                         clock pessimism              0.275    -0.468    
    DSP48_X0Y34          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096    -0.372    r_address_reg
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 m_7segcon/r_an_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.568    -0.596    m_7segcon/clk_out1
    SLICE_X11Y107        FDSE                                         r  m_7segcon/r_an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  m_7segcon/r_an_reg[0]/Q
                         net (fo=1, routed)           0.169    -0.286    w_an[0]
    SLICE_X8Y105         FDRE                                         r  r_an_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.840    -0.833    clk
    SLICE_X8Y105         FDRE                                         r  r_an_reg[0]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X8Y105         FDRE (Hold_fdre_C_D)         0.059    -0.499    r_an_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 m_7segcon/r_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.403ns (69.121%)  route 0.180ns (30.879%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.576    -0.588    m_7segcon/clk_out1
    SLICE_X13Y99         FDRE                                         r  m_7segcon/r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  m_7segcon/r_cnt_reg[0]/Q
                         net (fo=3, routed)           0.179    -0.268    m_7segcon/r_cnt_reg[0]
    SLICE_X13Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.223 r  m_7segcon/r_cnt[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.223    m_7segcon/r_cnt[0]_i_8_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.071 r  m_7segcon/r_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.070    m_7segcon/r_cnt_reg[0]_i_2_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.005 r  m_7segcon/r_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.005    m_7segcon/r_cnt_reg[4]_i_1_n_5
    SLICE_X13Y100        FDRE                                         r  m_7segcon/r_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.841    -0.832    m_7segcon/clk_out1
    SLICE_X13Y100        FDRE                                         r  m_7segcon/r_cnt_reg[6]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105    -0.218    m_7segcon/r_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 hcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_address_reg/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.241%)  route 0.257ns (66.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.571    -0.593    clk
    SLICE_X13Y85         FDRE                                         r  hcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  hcnt_reg[6]/Q
                         net (fo=7, routed)           0.257    -0.208    hcnt[6]
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.930    -0.743    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
                         clock pessimism              0.275    -0.468    
    DSP48_X0Y34          DSP48E1 (Hold_dsp48e1_CLK_C[6])
                                                      0.043    -0.425    r_address_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         25.000      21.116     DSP48_X0Y34      r_address_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X0Y28     vram_read/memory_array_reg_10_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X0Y24     vram_read/memory_array_reg_12_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y23     vram_read/memory_array_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y15     vram_read/memory_array_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y5      vram_read/memory_array_reg_5_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y4      vram_read/memory_array_reg_8_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y33     vram_read/memory_array_reg_9_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X3Y27     vram_read/memory_array_reg_10_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y28     vram_read/memory_array_reg_12_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y106    r_an_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y106    vram_read/memory_array_reg_mux_sel__13/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y111    vram_read/memory_array_reg_mux_sel__21/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y111    vram_read/memory_array_reg_mux_sel__5/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X62Y103    vram_read/vram_read/memory_array_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X70Y104    vram_read/vram_read/memory_array_reg_10_0_cooolgate_en_gate_18_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y144    vga_red_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y144    vga_red_reg[0]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y144    vga_red_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y144    vga_red_reg[2]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y99      r_an_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y110     r_an_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y110     r_an_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y99      r_an_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y99      r_an_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y99      r_an_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y89     r_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y89     r_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X29Y95     r_score_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X29Y95     r_score_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            3  Failing Endpoints,  Worst Slack       -2.854ns,  Total Violation       -8.239ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.854ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.745ns  (logic 13.921ns (50.175%)  route 13.824ns (49.825%))
  Logic Levels:           44  (CARRY4=27 LUT2=1 LUT3=6 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 23.469 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.623    -0.917    m_7segcon/clk_out1
    SLICE_X33Y110        FDRE                                         r  m_7segcon/r_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  m_7segcon/r_val_reg[12]/Q
                         net (fo=191, routed)         1.235     0.774    m_7segcon/r_val[12]
    SLICE_X28Y112        LUT3 (Prop_lut3_I1_O)        0.124     0.898 r  m_7segcon/r_in[3]_i_991/O
                         net (fo=3, routed)           0.503     1.401    m_7segcon/r_in[3]_i_991_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.786 r  m_7segcon/r_in_reg[3]_i_767/CO[3]
                         net (fo=1, routed)           0.000     1.786    m_7segcon/r_in_reg[3]_i_767_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.900 r  m_7segcon/r_in_reg[3]_i_763/CO[3]
                         net (fo=1, routed)           0.000     1.900    m_7segcon/r_in_reg[3]_i_763_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.014 r  m_7segcon/r_in_reg[3]_i_760/CO[3]
                         net (fo=1, routed)           0.000     2.014    m_7segcon/r_in_reg[3]_i_760_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.128 r  m_7segcon/r_in_reg[3]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     2.128    m_7segcon/r_in_reg[3]_i_1311_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.399 r  m_7segcon/r_in_reg[3]_i_1444/CO[0]
                         net (fo=3, routed)           0.642     3.041    m_7segcon/r_in_reg[3]_i_1444_n_3
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857     3.898 r  m_7segcon/r_in_reg[3]_i_1373/CO[2]
                         net (fo=4, routed)           0.353     4.252    m_7segcon/r_in_reg[3]_i_1373_n_1
    SLICE_X37Y118        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.030 r  m_7segcon/r_in_reg[3]_i_1372/CO[2]
                         net (fo=3, routed)           0.496     5.526    m_7segcon/r_in_reg[3]_i_1372_n_1
    SLICE_X35Y118        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787     6.313 r  m_7segcon/r_in_reg[3]_i_1248/O[1]
                         net (fo=2, routed)           0.604     6.917    m_7segcon/r_in_reg[3]_i_1248_n_6
    SLICE_X28Y118        LUT3 (Prop_lut3_I1_O)        0.303     7.220 r  m_7segcon/r_in[3]_i_1231/O
                         net (fo=2, routed)           0.556     7.776    m_7segcon/r_in[3]_i_1231_n_0
    SLICE_X31Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.900 r  m_7segcon/r_in[3]_i_1235/O
                         net (fo=1, routed)           0.000     7.900    m_7segcon/r_in[3]_i_1235_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  m_7segcon/r_in_reg[3]_i_1033/CO[3]
                         net (fo=1, routed)           0.000     8.301    m_7segcon/r_in_reg[3]_i_1033_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.540 r  m_7segcon/r_in_reg[3]_i_799/O[2]
                         net (fo=2, routed)           0.606     9.146    m_7segcon/r_in_reg[3]_i_799_n_5
    SLICE_X35Y122        LUT3 (Prop_lut3_I0_O)        0.302     9.448 r  m_7segcon/r_in[3]_i_785/O
                         net (fo=2, routed)           0.745    10.193    m_7segcon/r_in[3]_i_785_n_0
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  m_7segcon/r_in[3]_i_789/O
                         net (fo=1, routed)           0.000    10.317    m_7segcon/r_in[3]_i_789_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.718 r  m_7segcon/r_in_reg[3]_i_539/CO[3]
                         net (fo=1, routed)           0.000    10.718    m_7segcon/r_in_reg[3]_i_539_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.052 r  m_7segcon/r_in_reg[3]_i_331/O[1]
                         net (fo=10, routed)          0.453    11.505    m_7segcon/r_in_reg[3]_i_331_n_6
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.303    11.808 r  m_7segcon/r_in[3]_i_540/O
                         net (fo=1, routed)           0.000    11.808    m_7segcon/r_in[3]_i_540_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.209 r  m_7segcon/r_in_reg[3]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.209    m_7segcon/r_in_reg[3]_i_329_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.431 r  m_7segcon/r_in_reg[3]_i_183/O[0]
                         net (fo=3, routed)           0.778    13.209    m_7segcon/r_in_reg[3]_i_183_n_7
    SLICE_X34Y124        LUT3 (Prop_lut3_I1_O)        0.299    13.508 r  m_7segcon/r_in[3]_i_327/O
                         net (fo=1, routed)           0.000    13.508    m_7segcon/r_in[3]_i_327_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  m_7segcon/r_in_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.050    m_7segcon/r_in_reg[3]_i_176_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.279 r  m_7segcon/r_in_reg[3]_i_90/CO[2]
                         net (fo=45, routed)          0.698    14.977    m_7segcon/r_in_reg[3]_i_90_n_1
    SLICE_X34Y127        LUT3 (Prop_lut3_I0_O)        0.310    15.287 r  m_7segcon/r_in[3]_i_882/O
                         net (fo=151, routed)         1.017    16.304    m_7segcon/r_in[3]_i_882_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124    16.428 r  m_7segcon/r_in[3]_i_628/O
                         net (fo=4, routed)           0.787    17.216    m_7segcon/r_in[3]_i_628_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.742 r  m_7segcon/r_in_reg[3]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    17.742    m_7segcon/r_in_reg[3]_i_1103_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.856 r  m_7segcon/r_in_reg[3]_i_843/CO[3]
                         net (fo=1, routed)           0.000    17.856    m_7segcon/r_in_reg[3]_i_843_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  m_7segcon/r_in_reg[3]_i_603/CO[3]
                         net (fo=1, routed)           0.000    17.970    m_7segcon/r_in_reg[3]_i_603_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.209 r  m_7segcon/r_in_reg[3]_i_889/O[2]
                         net (fo=3, routed)           0.584    18.793    m_7segcon/r_in_reg[3]_i_889_n_5
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.302    19.095 r  m_7segcon/r_in[3]_i_618/O
                         net (fo=2, routed)           0.500    19.595    m_7segcon/r_in[3]_i_618_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124    19.719 r  m_7segcon/r_in[3]_i_621/O
                         net (fo=1, routed)           0.000    19.719    m_7segcon/r_in[3]_i_621_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.120 r  m_7segcon/r_in_reg[3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    20.120    m_7segcon/r_in_reg[3]_i_363_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.342 r  m_7segcon/r_in_reg[3]_i_373/O[0]
                         net (fo=3, routed)           0.465    20.807    m_7segcon_n_174
    SLICE_X37Y131        LUT3 (Prop_lut3_I2_O)        0.299    21.106 r  r_in[3]_i_366/O
                         net (fo=2, routed)           0.323    21.429    r_in[3]_i_366_n_0
    SLICE_X38Y131        LUT5 (Prop_lut5_I4_O)        0.124    21.553 r  r_in[3]_i_204/O
                         net (fo=2, routed)           0.493    22.046    m_7segcon/r_val_reg[26]_rep__2_5[3]
    SLICE_X38Y129        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.442 r  m_7segcon/r_in_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    22.442    m_7segcon/r_in_reg[3]_i_95_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.661 r  m_7segcon/r_in_reg[3]_i_199/O[0]
                         net (fo=2, routed)           0.485    23.146    m_7segcon_n_179
    SLICE_X37Y133        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    23.865 r  r_in_reg[3]_i_94/O[1]
                         net (fo=1, routed)           0.548    24.413    m_7segcon/r_val_reg[26]_rep__2_20[1]
    SLICE_X37Y129        LUT6 (Prop_lut6_I5_O)        0.303    24.716 r  m_7segcon/r_in[3]_i_46/O
                         net (fo=1, routed)           0.000    24.716    m_7segcon/r_in[3]_i_46_n_0
    SLICE_X37Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.117 r  m_7segcon/r_in_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.117    m_7segcon/r_in_reg[3]_i_15_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.339 f  m_7segcon/r_in_reg[3]_i_16/O[0]
                         net (fo=2, routed)           0.468    25.807    m_7segcon/r_in_reg[3]_i_16_n_7
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.299    26.106 r  m_7segcon/r_in[2]_i_17/O
                         net (fo=2, routed)           0.171    26.277    m_7segcon/r_in[2]_i_17_n_0
    SLICE_X40Y129        LUT6 (Prop_lut6_I4_O)        0.124    26.401 r  m_7segcon/r_in[2]_i_4/O
                         net (fo=1, routed)           0.302    26.704    m_7segcon/r_in[2]_i_4_n_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I3_O)        0.124    26.828 r  m_7segcon/r_in[2]_i_1/O
                         net (fo=1, routed)           0.000    26.828    m_7segcon/p_0_out[2]
    SLICE_X40Y128        FDRE                                         r  m_7segcon/r_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.490    23.469    m_7segcon/clk_out1
    SLICE_X40Y128        FDRE                                         r  m_7segcon/r_in_reg[2]/C
                         clock pessimism              0.560    24.029    
                         clock uncertainty           -0.087    23.942    
    SLICE_X40Y128        FDRE (Setup_fdre_C_D)        0.032    23.974    m_7segcon/r_in_reg[2]
  -------------------------------------------------------------------
                         required time                         23.974    
                         arrival time                         -26.828    
  -------------------------------------------------------------------
                         slack                                 -2.854    

Slack (VIOLATED) :        -2.842ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.729ns  (logic 13.921ns (50.203%)  route 13.808ns (49.797%))
  Logic Levels:           44  (CARRY4=27 LUT2=1 LUT3=6 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 23.467 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.623    -0.917    m_7segcon/clk_out1
    SLICE_X33Y110        FDRE                                         r  m_7segcon/r_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  m_7segcon/r_val_reg[12]/Q
                         net (fo=191, routed)         1.235     0.774    m_7segcon/r_val[12]
    SLICE_X28Y112        LUT3 (Prop_lut3_I1_O)        0.124     0.898 r  m_7segcon/r_in[3]_i_991/O
                         net (fo=3, routed)           0.503     1.401    m_7segcon/r_in[3]_i_991_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.786 r  m_7segcon/r_in_reg[3]_i_767/CO[3]
                         net (fo=1, routed)           0.000     1.786    m_7segcon/r_in_reg[3]_i_767_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.900 r  m_7segcon/r_in_reg[3]_i_763/CO[3]
                         net (fo=1, routed)           0.000     1.900    m_7segcon/r_in_reg[3]_i_763_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.014 r  m_7segcon/r_in_reg[3]_i_760/CO[3]
                         net (fo=1, routed)           0.000     2.014    m_7segcon/r_in_reg[3]_i_760_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.128 r  m_7segcon/r_in_reg[3]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     2.128    m_7segcon/r_in_reg[3]_i_1311_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.399 r  m_7segcon/r_in_reg[3]_i_1444/CO[0]
                         net (fo=3, routed)           0.642     3.041    m_7segcon/r_in_reg[3]_i_1444_n_3
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857     3.898 r  m_7segcon/r_in_reg[3]_i_1373/CO[2]
                         net (fo=4, routed)           0.353     4.252    m_7segcon/r_in_reg[3]_i_1373_n_1
    SLICE_X37Y118        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.030 r  m_7segcon/r_in_reg[3]_i_1372/CO[2]
                         net (fo=3, routed)           0.496     5.526    m_7segcon/r_in_reg[3]_i_1372_n_1
    SLICE_X35Y118        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787     6.313 r  m_7segcon/r_in_reg[3]_i_1248/O[1]
                         net (fo=2, routed)           0.604     6.917    m_7segcon/r_in_reg[3]_i_1248_n_6
    SLICE_X28Y118        LUT3 (Prop_lut3_I1_O)        0.303     7.220 r  m_7segcon/r_in[3]_i_1231/O
                         net (fo=2, routed)           0.556     7.776    m_7segcon/r_in[3]_i_1231_n_0
    SLICE_X31Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.900 r  m_7segcon/r_in[3]_i_1235/O
                         net (fo=1, routed)           0.000     7.900    m_7segcon/r_in[3]_i_1235_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  m_7segcon/r_in_reg[3]_i_1033/CO[3]
                         net (fo=1, routed)           0.000     8.301    m_7segcon/r_in_reg[3]_i_1033_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.540 r  m_7segcon/r_in_reg[3]_i_799/O[2]
                         net (fo=2, routed)           0.606     9.146    m_7segcon/r_in_reg[3]_i_799_n_5
    SLICE_X35Y122        LUT3 (Prop_lut3_I0_O)        0.302     9.448 r  m_7segcon/r_in[3]_i_785/O
                         net (fo=2, routed)           0.745    10.193    m_7segcon/r_in[3]_i_785_n_0
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  m_7segcon/r_in[3]_i_789/O
                         net (fo=1, routed)           0.000    10.317    m_7segcon/r_in[3]_i_789_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.718 r  m_7segcon/r_in_reg[3]_i_539/CO[3]
                         net (fo=1, routed)           0.000    10.718    m_7segcon/r_in_reg[3]_i_539_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.052 r  m_7segcon/r_in_reg[3]_i_331/O[1]
                         net (fo=10, routed)          0.453    11.505    m_7segcon/r_in_reg[3]_i_331_n_6
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.303    11.808 r  m_7segcon/r_in[3]_i_540/O
                         net (fo=1, routed)           0.000    11.808    m_7segcon/r_in[3]_i_540_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.209 r  m_7segcon/r_in_reg[3]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.209    m_7segcon/r_in_reg[3]_i_329_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.431 r  m_7segcon/r_in_reg[3]_i_183/O[0]
                         net (fo=3, routed)           0.778    13.209    m_7segcon/r_in_reg[3]_i_183_n_7
    SLICE_X34Y124        LUT3 (Prop_lut3_I1_O)        0.299    13.508 r  m_7segcon/r_in[3]_i_327/O
                         net (fo=1, routed)           0.000    13.508    m_7segcon/r_in[3]_i_327_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  m_7segcon/r_in_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.050    m_7segcon/r_in_reg[3]_i_176_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.279 r  m_7segcon/r_in_reg[3]_i_90/CO[2]
                         net (fo=45, routed)          0.698    14.977    m_7segcon/r_in_reg[3]_i_90_n_1
    SLICE_X34Y127        LUT3 (Prop_lut3_I0_O)        0.310    15.287 r  m_7segcon/r_in[3]_i_882/O
                         net (fo=151, routed)         1.017    16.304    m_7segcon/r_in[3]_i_882_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124    16.428 r  m_7segcon/r_in[3]_i_628/O
                         net (fo=4, routed)           0.787    17.216    m_7segcon/r_in[3]_i_628_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.742 r  m_7segcon/r_in_reg[3]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    17.742    m_7segcon/r_in_reg[3]_i_1103_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.856 r  m_7segcon/r_in_reg[3]_i_843/CO[3]
                         net (fo=1, routed)           0.000    17.856    m_7segcon/r_in_reg[3]_i_843_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  m_7segcon/r_in_reg[3]_i_603/CO[3]
                         net (fo=1, routed)           0.000    17.970    m_7segcon/r_in_reg[3]_i_603_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.209 r  m_7segcon/r_in_reg[3]_i_889/O[2]
                         net (fo=3, routed)           0.584    18.793    m_7segcon/r_in_reg[3]_i_889_n_5
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.302    19.095 r  m_7segcon/r_in[3]_i_618/O
                         net (fo=2, routed)           0.500    19.595    m_7segcon/r_in[3]_i_618_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124    19.719 r  m_7segcon/r_in[3]_i_621/O
                         net (fo=1, routed)           0.000    19.719    m_7segcon/r_in[3]_i_621_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.120 r  m_7segcon/r_in_reg[3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    20.120    m_7segcon/r_in_reg[3]_i_363_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.342 r  m_7segcon/r_in_reg[3]_i_373/O[0]
                         net (fo=3, routed)           0.465    20.807    m_7segcon_n_174
    SLICE_X37Y131        LUT3 (Prop_lut3_I2_O)        0.299    21.106 r  r_in[3]_i_366/O
                         net (fo=2, routed)           0.323    21.429    r_in[3]_i_366_n_0
    SLICE_X38Y131        LUT5 (Prop_lut5_I4_O)        0.124    21.553 r  r_in[3]_i_204/O
                         net (fo=2, routed)           0.493    22.046    m_7segcon/r_val_reg[26]_rep__2_5[3]
    SLICE_X38Y129        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.442 r  m_7segcon/r_in_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    22.442    m_7segcon/r_in_reg[3]_i_95_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.661 r  m_7segcon/r_in_reg[3]_i_199/O[0]
                         net (fo=2, routed)           0.485    23.146    m_7segcon_n_179
    SLICE_X37Y133        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    23.865 r  r_in_reg[3]_i_94/O[1]
                         net (fo=1, routed)           0.548    24.413    m_7segcon/r_val_reg[26]_rep__2_20[1]
    SLICE_X37Y129        LUT6 (Prop_lut6_I5_O)        0.303    24.716 r  m_7segcon/r_in[3]_i_46/O
                         net (fo=1, routed)           0.000    24.716    m_7segcon/r_in[3]_i_46_n_0
    SLICE_X37Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.117 r  m_7segcon/r_in_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.117    m_7segcon/r_in_reg[3]_i_15_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.339 f  m_7segcon/r_in_reg[3]_i_16/O[0]
                         net (fo=2, routed)           0.468    25.807    m_7segcon/r_in_reg[3]_i_16_n_7
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.299    26.106 r  m_7segcon/r_in[2]_i_17/O
                         net (fo=2, routed)           0.307    26.413    m_7segcon/r_in[2]_i_17_n_0
    SLICE_X43Y129        LUT5 (Prop_lut5_I1_O)        0.124    26.537 f  m_7segcon/r_in[1]_i_5/O
                         net (fo=1, routed)           0.151    26.688    m_7segcon/r_in[1]_i_5_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I5_O)        0.124    26.812 r  m_7segcon/r_in[1]_i_1/O
                         net (fo=1, routed)           0.000    26.812    m_7segcon/p_0_out[1]
    SLICE_X43Y129        FDRE                                         r  m_7segcon/r_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.488    23.467    m_7segcon/clk_out1
    SLICE_X43Y129        FDRE                                         r  m_7segcon/r_in_reg[1]/C
                         clock pessimism              0.560    24.027    
                         clock uncertainty           -0.087    23.940    
    SLICE_X43Y129        FDRE (Setup_fdre_C_D)        0.031    23.971    m_7segcon/r_in_reg[1]
  -------------------------------------------------------------------
                         required time                         23.971    
                         arrival time                         -26.812    
  -------------------------------------------------------------------
                         slack                                 -2.842    

Slack (VIOLATED) :        -2.543ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.476ns  (logic 13.797ns (50.215%)  route 13.679ns (49.785%))
  Logic Levels:           43  (CARRY4=27 LUT2=1 LUT3=6 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 23.466 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.623    -0.917    m_7segcon/clk_out1
    SLICE_X33Y110        FDRE                                         r  m_7segcon/r_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  m_7segcon/r_val_reg[12]/Q
                         net (fo=191, routed)         1.235     0.774    m_7segcon/r_val[12]
    SLICE_X28Y112        LUT3 (Prop_lut3_I1_O)        0.124     0.898 r  m_7segcon/r_in[3]_i_991/O
                         net (fo=3, routed)           0.503     1.401    m_7segcon/r_in[3]_i_991_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.786 r  m_7segcon/r_in_reg[3]_i_767/CO[3]
                         net (fo=1, routed)           0.000     1.786    m_7segcon/r_in_reg[3]_i_767_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.900 r  m_7segcon/r_in_reg[3]_i_763/CO[3]
                         net (fo=1, routed)           0.000     1.900    m_7segcon/r_in_reg[3]_i_763_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.014 r  m_7segcon/r_in_reg[3]_i_760/CO[3]
                         net (fo=1, routed)           0.000     2.014    m_7segcon/r_in_reg[3]_i_760_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.128 r  m_7segcon/r_in_reg[3]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     2.128    m_7segcon/r_in_reg[3]_i_1311_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.399 r  m_7segcon/r_in_reg[3]_i_1444/CO[0]
                         net (fo=3, routed)           0.642     3.041    m_7segcon/r_in_reg[3]_i_1444_n_3
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857     3.898 r  m_7segcon/r_in_reg[3]_i_1373/CO[2]
                         net (fo=4, routed)           0.353     4.252    m_7segcon/r_in_reg[3]_i_1373_n_1
    SLICE_X37Y118        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.030 r  m_7segcon/r_in_reg[3]_i_1372/CO[2]
                         net (fo=3, routed)           0.496     5.526    m_7segcon/r_in_reg[3]_i_1372_n_1
    SLICE_X35Y118        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787     6.313 r  m_7segcon/r_in_reg[3]_i_1248/O[1]
                         net (fo=2, routed)           0.604     6.917    m_7segcon/r_in_reg[3]_i_1248_n_6
    SLICE_X28Y118        LUT3 (Prop_lut3_I1_O)        0.303     7.220 r  m_7segcon/r_in[3]_i_1231/O
                         net (fo=2, routed)           0.556     7.776    m_7segcon/r_in[3]_i_1231_n_0
    SLICE_X31Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.900 r  m_7segcon/r_in[3]_i_1235/O
                         net (fo=1, routed)           0.000     7.900    m_7segcon/r_in[3]_i_1235_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  m_7segcon/r_in_reg[3]_i_1033/CO[3]
                         net (fo=1, routed)           0.000     8.301    m_7segcon/r_in_reg[3]_i_1033_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.540 r  m_7segcon/r_in_reg[3]_i_799/O[2]
                         net (fo=2, routed)           0.606     9.146    m_7segcon/r_in_reg[3]_i_799_n_5
    SLICE_X35Y122        LUT3 (Prop_lut3_I0_O)        0.302     9.448 r  m_7segcon/r_in[3]_i_785/O
                         net (fo=2, routed)           0.745    10.193    m_7segcon/r_in[3]_i_785_n_0
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  m_7segcon/r_in[3]_i_789/O
                         net (fo=1, routed)           0.000    10.317    m_7segcon/r_in[3]_i_789_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.718 r  m_7segcon/r_in_reg[3]_i_539/CO[3]
                         net (fo=1, routed)           0.000    10.718    m_7segcon/r_in_reg[3]_i_539_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.052 r  m_7segcon/r_in_reg[3]_i_331/O[1]
                         net (fo=10, routed)          0.453    11.505    m_7segcon/r_in_reg[3]_i_331_n_6
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.303    11.808 r  m_7segcon/r_in[3]_i_540/O
                         net (fo=1, routed)           0.000    11.808    m_7segcon/r_in[3]_i_540_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.209 r  m_7segcon/r_in_reg[3]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.209    m_7segcon/r_in_reg[3]_i_329_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.431 r  m_7segcon/r_in_reg[3]_i_183/O[0]
                         net (fo=3, routed)           0.778    13.209    m_7segcon/r_in_reg[3]_i_183_n_7
    SLICE_X34Y124        LUT3 (Prop_lut3_I1_O)        0.299    13.508 r  m_7segcon/r_in[3]_i_327/O
                         net (fo=1, routed)           0.000    13.508    m_7segcon/r_in[3]_i_327_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  m_7segcon/r_in_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.050    m_7segcon/r_in_reg[3]_i_176_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.279 r  m_7segcon/r_in_reg[3]_i_90/CO[2]
                         net (fo=45, routed)          0.698    14.977    m_7segcon/r_in_reg[3]_i_90_n_1
    SLICE_X34Y127        LUT3 (Prop_lut3_I0_O)        0.310    15.287 r  m_7segcon/r_in[3]_i_882/O
                         net (fo=151, routed)         1.017    16.304    m_7segcon/r_in[3]_i_882_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124    16.428 r  m_7segcon/r_in[3]_i_628/O
                         net (fo=4, routed)           0.787    17.216    m_7segcon/r_in[3]_i_628_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.742 r  m_7segcon/r_in_reg[3]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    17.742    m_7segcon/r_in_reg[3]_i_1103_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.856 r  m_7segcon/r_in_reg[3]_i_843/CO[3]
                         net (fo=1, routed)           0.000    17.856    m_7segcon/r_in_reg[3]_i_843_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  m_7segcon/r_in_reg[3]_i_603/CO[3]
                         net (fo=1, routed)           0.000    17.970    m_7segcon/r_in_reg[3]_i_603_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.209 r  m_7segcon/r_in_reg[3]_i_889/O[2]
                         net (fo=3, routed)           0.584    18.793    m_7segcon/r_in_reg[3]_i_889_n_5
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.302    19.095 r  m_7segcon/r_in[3]_i_618/O
                         net (fo=2, routed)           0.500    19.595    m_7segcon/r_in[3]_i_618_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124    19.719 r  m_7segcon/r_in[3]_i_621/O
                         net (fo=1, routed)           0.000    19.719    m_7segcon/r_in[3]_i_621_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.120 r  m_7segcon/r_in_reg[3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    20.120    m_7segcon/r_in_reg[3]_i_363_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.342 r  m_7segcon/r_in_reg[3]_i_373/O[0]
                         net (fo=3, routed)           0.465    20.807    m_7segcon_n_174
    SLICE_X37Y131        LUT3 (Prop_lut3_I2_O)        0.299    21.106 r  r_in[3]_i_366/O
                         net (fo=2, routed)           0.323    21.429    r_in[3]_i_366_n_0
    SLICE_X38Y131        LUT5 (Prop_lut5_I4_O)        0.124    21.553 r  r_in[3]_i_204/O
                         net (fo=2, routed)           0.493    22.046    m_7segcon/r_val_reg[26]_rep__2_5[3]
    SLICE_X38Y129        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.442 r  m_7segcon/r_in_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    22.442    m_7segcon/r_in_reg[3]_i_95_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.661 r  m_7segcon/r_in_reg[3]_i_199/O[0]
                         net (fo=2, routed)           0.485    23.146    m_7segcon_n_179
    SLICE_X37Y133        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    23.865 r  r_in_reg[3]_i_94/O[1]
                         net (fo=1, routed)           0.548    24.413    m_7segcon/r_val_reg[26]_rep__2_20[1]
    SLICE_X37Y129        LUT6 (Prop_lut6_I5_O)        0.303    24.716 r  m_7segcon/r_in[3]_i_46/O
                         net (fo=1, routed)           0.000    24.716    m_7segcon/r_in[3]_i_46_n_0
    SLICE_X37Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.117 r  m_7segcon/r_in_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.117    m_7segcon/r_in_reg[3]_i_15_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.339 r  m_7segcon/r_in_reg[3]_i_16/O[0]
                         net (fo=2, routed)           0.632    25.971    m_7segcon/r_in_reg[3]_i_16_n_7
    SLICE_X42Y128        LUT6 (Prop_lut6_I2_O)        0.299    26.270 r  m_7segcon/r_in[3]_i_4/O
                         net (fo=1, routed)           0.165    26.435    m_7segcon/r_in[3]_i_4_n_0
    SLICE_X42Y128        LUT6 (Prop_lut6_I3_O)        0.124    26.559 r  m_7segcon/r_in[3]_i_1/O
                         net (fo=1, routed)           0.000    26.559    m_7segcon/p_0_out[3]
    SLICE_X42Y128        FDRE                                         r  m_7segcon/r_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.487    23.466    m_7segcon/clk_out1
    SLICE_X42Y128        FDRE                                         r  m_7segcon/r_in_reg[3]/C
                         clock pessimism              0.560    24.026    
                         clock uncertainty           -0.087    23.939    
    SLICE_X42Y128        FDRE (Setup_fdre_C_D)        0.077    24.016    m_7segcon/r_in_reg[3]
  -------------------------------------------------------------------
                         required time                         24.016    
                         arrival time                         -26.559    
  -------------------------------------------------------------------
                         slack                                 -2.543    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.119ns  (logic 8.701ns (43.248%)  route 11.418ns (56.752%))
  Logic Levels:           28  (CARRY4=16 LUT3=6 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.624    -0.916    m_7segcon/clk_out1
    SLICE_X31Y108        FDRE                                         r  m_7segcon/r_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  m_7segcon/r_val_reg[3]/Q
                         net (fo=185, routed)         1.844     1.384    m_7segcon/r_val[3]
    SLICE_X37Y121        LUT3 (Prop_lut3_I0_O)        0.150     1.534 r  m_7segcon/r_in[0]_i_1080/O
                         net (fo=2, routed)           0.668     2.202    m_7segcon/r_in[0]_i_1080_n_0
    SLICE_X37Y121        LUT4 (Prop_lut4_I3_O)        0.326     2.528 r  m_7segcon/r_in[0]_i_1084/O
                         net (fo=1, routed)           0.000     2.528    m_7segcon/r_in[0]_i_1084_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.078 r  m_7segcon/r_in_reg[0]_i_1016/CO[3]
                         net (fo=1, routed)           0.000     3.078    m_7segcon/r_in_reg[0]_i_1016_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.192 r  m_7segcon/r_in_reg[0]_i_894/CO[3]
                         net (fo=1, routed)           0.000     3.192    m_7segcon/r_in_reg[0]_i_894_n_0
    SLICE_X37Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.306 r  m_7segcon/r_in_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000     3.306    m_7segcon/r_in_reg[0]_i_745_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.420 r  m_7segcon/r_in_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.009     3.429    m_7segcon/r_in_reg[0]_i_567_n_0
    SLICE_X37Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.543 r  m_7segcon/r_in_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000     3.543    m_7segcon/r_in_reg[0]_i_389_n_0
    SLICE_X37Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.657 r  m_7segcon/r_in_reg[0]_i_195/CO[3]
                         net (fo=3, routed)           0.994     4.651    m_7segcon/r_in_reg[0]_i_195_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     5.253 r  m_7segcon/r_in_reg[0]_i_196/O[2]
                         net (fo=2, routed)           0.660     5.912    m_7segcon/r_in_reg[0]_i_196_n_5
    SLICE_X41Y130        LUT3 (Prop_lut3_I0_O)        0.327     6.239 r  m_7segcon/r_in[2]_i_48/O
                         net (fo=2, routed)           0.666     6.905    m_7segcon/r_in[2]_i_48_n_0
    SLICE_X41Y130        LUT4 (Prop_lut4_I3_O)        0.326     7.231 r  m_7segcon/r_in[2]_i_52/O
                         net (fo=1, routed)           0.000     7.231    m_7segcon/r_in[2]_i_52_n_0
    SLICE_X41Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.781 r  m_7segcon/r_in_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.781    m_7segcon/r_in_reg[2]_i_32_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  m_7segcon/r_in_reg[1]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.895    m_7segcon/r_in_reg[1]_i_83_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.117 r  m_7segcon/r_in_reg[1]_i_81/O[0]
                         net (fo=14, routed)          1.002     9.119    m_7segcon_n_449
    SLICE_X33Y132        LUT3 (Prop_lut3_I0_O)        0.327     9.446 r  r_in[1]_i_568/O
                         net (fo=2, routed)           0.668    10.114    r_in[1]_i_568_n_0
    SLICE_X33Y132        LUT4 (Prop_lut4_I3_O)        0.326    10.440 r  r_in[1]_i_572/O
                         net (fo=1, routed)           0.000    10.440    r_in[1]_i_572_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.990 r  r_in_reg[1]_i_316/CO[3]
                         net (fo=1, routed)           0.000    10.990    r_in_reg[1]_i_316_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.229 r  r_in_reg[1]_i_177/O[2]
                         net (fo=2, routed)           1.043    12.272    r_in_reg[1]_i_177_n_5
    SLICE_X28Y129        LUT3 (Prop_lut3_I2_O)        0.331    12.603 r  r_in[1]_i_168/O
                         net (fo=2, routed)           0.690    13.292    r_in[1]_i_168_n_0
    SLICE_X28Y129        LUT4 (Prop_lut4_I3_O)        0.327    13.619 r  r_in[1]_i_172/O
                         net (fo=1, routed)           0.000    13.619    r_in[1]_i_172_n_0
    SLICE_X28Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.020 r  r_in_reg[1]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.020    r_in_reg[1]_i_72_n_0
    SLICE_X28Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.259 r  r_in_reg[1]_i_32/O[2]
                         net (fo=3, routed)           0.811    15.071    m_7segcon/r_val_reg[26]_rep__1_7[2]
    SLICE_X30Y130        LUT3 (Prop_lut3_I0_O)        0.302    15.373 r  m_7segcon/r_in[1]_i_93/O
                         net (fo=1, routed)           0.000    15.373    m_7segcon/r_in[1]_i_93_n_0
    SLICE_X30Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.906 r  m_7segcon/r_in_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.906    m_7segcon/r_in_reg[1]_i_40_n_0
    SLICE_X30Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.063 r  m_7segcon/r_in_reg[1]_i_14/CO[1]
                         net (fo=14, routed)          0.921    16.984    m_7segcon/r_in_reg[1]_i_14_n_2
    SLICE_X35Y134        LUT3 (Prop_lut3_I2_O)        0.326    17.310 r  m_7segcon/r_in[0]_i_18/O
                         net (fo=9, routed)           1.004    18.314    m_7segcon/r_in[0]_i_18_n_0
    SLICE_X39Y133        LUT6 (Prop_lut6_I4_O)        0.326    18.640 r  m_7segcon/r_in[0]_i_5/O
                         net (fo=1, routed)           0.439    19.079    m_7segcon/r_in[0]_i_5_n_0
    SLICE_X40Y131        LUT6 (Prop_lut6_I5_O)        0.124    19.203 r  m_7segcon/r_in[0]_i_1/O
                         net (fo=1, routed)           0.000    19.203    m_7segcon/p_0_out[0]
    SLICE_X40Y131        FDRE                                         r  m_7segcon/r_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.492    23.471    m_7segcon/clk_out1
    SLICE_X40Y131        FDRE                                         r  m_7segcon/r_in_reg[0]/C
                         clock pessimism              0.560    24.031    
                         clock uncertainty           -0.087    23.944    
    SLICE_X40Y131        FDRE (Setup_fdre_C_D)        0.029    23.973    m_7segcon/r_in_reg[0]
  -------------------------------------------------------------------
                         required time                         23.973    
                         arrival time                         -19.203    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_10_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.557ns  (logic 0.558ns (3.007%)  route 17.999ns (96.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 23.744 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 f  r_address_reg/P[15]
                         net (fo=171, routed)        16.872    16.498    vram_read/P[15]
    SLICE_X72Y29         LUT3 (Prop_lut3_I1_O)        0.124    16.622 r  vram_read/memory_array_reg_10_3_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           1.126    17.749    vram_read/memory_array_reg_10_3_ENARDEN_cooolgate_en_sig_14
    RAMB36_X2Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.764    23.744    vram_read/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_3/CLKARDCLK
                         clock pessimism              0.487    24.231    
                         clock uncertainty           -0.087    24.144    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.701    vram_read/memory_array_reg_10_3
  -------------------------------------------------------------------
                         required time                         23.701    
                         arrival time                         -17.749    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             7.646ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_9_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.785ns  (logic 0.434ns (2.586%)  route 16.351ns (97.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 23.737 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 r  r_address_reg/P[15]
                         net (fo=171, routed)        16.351    15.977    vram_read/P[15]
    RAMB36_X2Y5          RAMB36E1                                     r  vram_read/memory_array_reg_9_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.757    23.737    vram_read/clk_out1
    RAMB36_X2Y5          RAMB36E1                                     r  vram_read/memory_array_reg_9_0/CLKARDCLK
                         clock pessimism              0.487    24.224    
                         clock uncertainty           -0.087    24.137    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.622    vram_read/memory_array_reg_9_0
  -------------------------------------------------------------------
                         required time                         23.622    
                         arrival time                         -15.977    
  -------------------------------------------------------------------
                         slack                                  7.646    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_10_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.717ns  (logic 0.558ns (3.338%)  route 16.159ns (96.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 23.693 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 f  r_address_reg/P[15]
                         net (fo=171, routed)        15.455    15.081    vram_read/P[15]
    SLICE_X62Y21         LUT3 (Prop_lut3_I1_O)        0.124    15.205 r  vram_read/memory_array_reg_10_1_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.704    15.909    vram_read/memory_array_reg_10_1_ENARDEN_cooolgate_en_sig_12
    RAMB36_X1Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.713    23.693    vram_read/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_1/CLKARDCLK
                         clock pessimism              0.487    24.180    
                         clock uncertainty           -0.087    24.093    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.650    vram_read/memory_array_reg_10_1
  -------------------------------------------------------------------
                         required time                         23.650    
                         arrival time                         -15.909    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_8_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.470ns  (logic 0.434ns (2.635%)  route 16.036ns (97.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 23.734 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 r  r_address_reg/P[15]
                         net (fo=171, routed)        16.036    15.662    vram_read/P[15]
    RAMB36_X2Y4          RAMB36E1                                     r  vram_read/memory_array_reg_8_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.754    23.734    vram_read/clk_out1
    RAMB36_X2Y4          RAMB36E1                                     r  vram_read/memory_array_reg_8_0/CLKARDCLK
                         clock pessimism              0.487    24.221    
                         clock uncertainty           -0.087    24.134    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.619    vram_read/memory_array_reg_8_0
  -------------------------------------------------------------------
                         required time                         23.619    
                         arrival time                         -15.662    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.986ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_10_3/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.452ns  (logic 0.434ns (2.638%)  route 16.018ns (97.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 23.744 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 r  r_address_reg/P[15]
                         net (fo=171, routed)        16.018    15.643    vram_read/P[15]
    RAMB36_X2Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.764    23.744    vram_read/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_3/CLKARDCLK
                         clock pessimism              0.487    24.231    
                         clock uncertainty           -0.087    24.144    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.629    vram_read/memory_array_reg_10_3
  -------------------------------------------------------------------
                         required time                         23.629    
                         arrival time                         -15.643    
  -------------------------------------------------------------------
                         slack                                  7.986    

Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_10_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.163ns  (logic 0.434ns (2.685%)  route 15.729ns (97.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 23.693 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 r  r_address_reg/P[15]
                         net (fo=171, routed)        15.729    15.355    vram_read/P[15]
    RAMB36_X1Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.713    23.693    vram_read/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_1/CLKARDCLK
                         clock pessimism              0.487    24.180    
                         clock uncertainty           -0.087    24.093    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.578    vram_read/memory_array_reg_10_1
  -------------------------------------------------------------------
                         required time                         23.578    
                         arrival time                         -15.355    
  -------------------------------------------------------------------
                         slack                                  8.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 m_7segcon/r_an_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.468%)  route 0.322ns (71.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.568    -0.596    m_7segcon/clk_out1
    SLICE_X11Y107        FDSE                                         r  m_7segcon/r_an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDSE (Prop_fdse_C_Q)         0.128    -0.468 r  m_7segcon/r_an_reg[2]/Q
                         net (fo=1, routed)           0.322    -0.147    w_an[2]
    SLICE_X8Y99          FDRE                                         r  r_an_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.847    -0.826    clk
    SLICE_X8Y99          FDRE                                         r  r_an_reg[2]/C
                         clock pessimism              0.509    -0.317    
                         clock uncertainty            0.087    -0.230    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.005    -0.225    r_an_reg[2]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 r_rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.550    -0.614    clk
    SLICE_X68Y123        FDRE                                         r  r_rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  r_rgb_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.357    r_rgb_reg_n_0_[3]
    SLICE_X69Y123        FDRE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.819    -0.854    clk
    SLICE_X69Y123        FDRE                                         r  vga_blue_reg[3]/C
                         clock pessimism              0.253    -0.601    
                         clock uncertainty            0.087    -0.514    
    SLICE_X69Y123        FDRE (Hold_fdre_C_D)         0.070    -0.444    vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 r_rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.550    -0.614    clk
    SLICE_X68Y123        FDRE                                         r  r_rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  r_rgb_reg[11]/Q
                         net (fo=1, routed)           0.118    -0.355    p_0_in[3]
    SLICE_X69Y123        FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.819    -0.854    clk
    SLICE_X69Y123        FDRE                                         r  vga_red_reg[3]/C
                         clock pessimism              0.253    -0.601    
                         clock uncertainty            0.087    -0.514    
    SLICE_X69Y123        FDRE (Hold_fdre_C_D)         0.066    -0.448    vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rand_width/r_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rand_width/r_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.993%)  route 0.141ns (50.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.570    -0.594    rand_width/clk_out1
    SLICE_X29Y89         FDRE                                         r  rand_width/r_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  rand_width/r_out_reg[2]/Q
                         net (fo=3, routed)           0.141    -0.312    rand_width/r_out_reg_n_0_[2]
    SLICE_X30Y89         FDRE                                         r  rand_width/r_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.840    -0.833    rand_width/clk_out1
    SLICE_X30Y89         FDRE                                         r  rand_width/r_out_reg[3]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.087    -0.471    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.063    -0.408    rand_width/r_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 m_7segcon/r_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.392ns (68.527%)  route 0.180ns (31.473%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.576    -0.588    m_7segcon/clk_out1
    SLICE_X13Y99         FDRE                                         r  m_7segcon/r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  m_7segcon/r_cnt_reg[0]/Q
                         net (fo=3, routed)           0.179    -0.268    m_7segcon/r_cnt_reg[0]
    SLICE_X13Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.223 r  m_7segcon/r_cnt[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.223    m_7segcon/r_cnt[0]_i_8_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.071 r  m_7segcon/r_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.070    m_7segcon/r_cnt_reg[0]_i_2_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.016 r  m_7segcon/r_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.016    m_7segcon/r_cnt_reg[4]_i_1_n_7
    SLICE_X13Y100        FDRE                                         r  m_7segcon/r_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.841    -0.832    m_7segcon/clk_out1
    SLICE_X13Y100        FDRE                                         r  m_7segcon/r_cnt_reg[4]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.087    -0.236    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105    -0.131    m_7segcon/r_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 m_7segcon/r_an_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.148ns (29.920%)  route 0.347ns (70.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.568    -0.596    m_7segcon/clk_out1
    SLICE_X12Y107        FDRE                                         r  m_7segcon/r_an_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  m_7segcon/r_an_reg[7]/Q
                         net (fo=1, routed)           0.347    -0.102    w_an[7]
    SLICE_X8Y99          FDRE                                         r  r_an_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.847    -0.826    clk
    SLICE_X8Y99          FDRE                                         r  r_an_reg[7]/C
                         clock pessimism              0.509    -0.317    
                         clock uncertainty            0.087    -0.230    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.009    -0.221    r_an_reg[7]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_address_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.773%)  route 0.289ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.571    -0.593    clk
    SLICE_X13Y85         FDRE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  hcnt_reg[5]/Q
                         net (fo=8, routed)           0.289    -0.163    hcnt[5]
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.930    -0.743    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
                         clock pessimism              0.275    -0.468    
                         clock uncertainty            0.087    -0.381    
    DSP48_X0Y34          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096    -0.285    r_address_reg
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 m_7segcon/r_an_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.568    -0.596    m_7segcon/clk_out1
    SLICE_X11Y107        FDSE                                         r  m_7segcon/r_an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  m_7segcon/r_an_reg[0]/Q
                         net (fo=1, routed)           0.169    -0.286    w_an[0]
    SLICE_X8Y105         FDRE                                         r  r_an_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.840    -0.833    clk
    SLICE_X8Y105         FDRE                                         r  r_an_reg[0]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.087    -0.471    
    SLICE_X8Y105         FDRE (Hold_fdre_C_D)         0.059    -0.412    r_an_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 m_7segcon/r_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.403ns (69.121%)  route 0.180ns (30.879%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.576    -0.588    m_7segcon/clk_out1
    SLICE_X13Y99         FDRE                                         r  m_7segcon/r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  m_7segcon/r_cnt_reg[0]/Q
                         net (fo=3, routed)           0.179    -0.268    m_7segcon/r_cnt_reg[0]
    SLICE_X13Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.223 r  m_7segcon/r_cnt[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.223    m_7segcon/r_cnt[0]_i_8_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.071 r  m_7segcon/r_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.070    m_7segcon/r_cnt_reg[0]_i_2_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.005 r  m_7segcon/r_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.005    m_7segcon/r_cnt_reg[4]_i_1_n_5
    SLICE_X13Y100        FDRE                                         r  m_7segcon/r_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.841    -0.832    m_7segcon/clk_out1
    SLICE_X13Y100        FDRE                                         r  m_7segcon/r_cnt_reg[6]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.087    -0.236    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105    -0.131    m_7segcon/r_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 hcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_address_reg/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.241%)  route 0.257ns (66.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.571    -0.593    clk
    SLICE_X13Y85         FDRE                                         r  hcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  hcnt_reg[6]/Q
                         net (fo=7, routed)           0.257    -0.208    hcnt[6]
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.930    -0.743    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
                         clock pessimism              0.275    -0.468    
                         clock uncertainty            0.087    -0.381    
    DSP48_X0Y34          DSP48E1 (Hold_dsp48e1_CLK_C[6])
                                                      0.043    -0.338    r_address_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -2.854ns,  Total Violation       -8.239ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.854ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.745ns  (logic 13.921ns (50.175%)  route 13.824ns (49.825%))
  Logic Levels:           44  (CARRY4=27 LUT2=1 LUT3=6 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 23.469 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.623    -0.917    m_7segcon/clk_out1
    SLICE_X33Y110        FDRE                                         r  m_7segcon/r_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  m_7segcon/r_val_reg[12]/Q
                         net (fo=191, routed)         1.235     0.774    m_7segcon/r_val[12]
    SLICE_X28Y112        LUT3 (Prop_lut3_I1_O)        0.124     0.898 r  m_7segcon/r_in[3]_i_991/O
                         net (fo=3, routed)           0.503     1.401    m_7segcon/r_in[3]_i_991_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.786 r  m_7segcon/r_in_reg[3]_i_767/CO[3]
                         net (fo=1, routed)           0.000     1.786    m_7segcon/r_in_reg[3]_i_767_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.900 r  m_7segcon/r_in_reg[3]_i_763/CO[3]
                         net (fo=1, routed)           0.000     1.900    m_7segcon/r_in_reg[3]_i_763_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.014 r  m_7segcon/r_in_reg[3]_i_760/CO[3]
                         net (fo=1, routed)           0.000     2.014    m_7segcon/r_in_reg[3]_i_760_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.128 r  m_7segcon/r_in_reg[3]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     2.128    m_7segcon/r_in_reg[3]_i_1311_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.399 r  m_7segcon/r_in_reg[3]_i_1444/CO[0]
                         net (fo=3, routed)           0.642     3.041    m_7segcon/r_in_reg[3]_i_1444_n_3
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857     3.898 r  m_7segcon/r_in_reg[3]_i_1373/CO[2]
                         net (fo=4, routed)           0.353     4.252    m_7segcon/r_in_reg[3]_i_1373_n_1
    SLICE_X37Y118        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.030 r  m_7segcon/r_in_reg[3]_i_1372/CO[2]
                         net (fo=3, routed)           0.496     5.526    m_7segcon/r_in_reg[3]_i_1372_n_1
    SLICE_X35Y118        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787     6.313 r  m_7segcon/r_in_reg[3]_i_1248/O[1]
                         net (fo=2, routed)           0.604     6.917    m_7segcon/r_in_reg[3]_i_1248_n_6
    SLICE_X28Y118        LUT3 (Prop_lut3_I1_O)        0.303     7.220 r  m_7segcon/r_in[3]_i_1231/O
                         net (fo=2, routed)           0.556     7.776    m_7segcon/r_in[3]_i_1231_n_0
    SLICE_X31Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.900 r  m_7segcon/r_in[3]_i_1235/O
                         net (fo=1, routed)           0.000     7.900    m_7segcon/r_in[3]_i_1235_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  m_7segcon/r_in_reg[3]_i_1033/CO[3]
                         net (fo=1, routed)           0.000     8.301    m_7segcon/r_in_reg[3]_i_1033_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.540 r  m_7segcon/r_in_reg[3]_i_799/O[2]
                         net (fo=2, routed)           0.606     9.146    m_7segcon/r_in_reg[3]_i_799_n_5
    SLICE_X35Y122        LUT3 (Prop_lut3_I0_O)        0.302     9.448 r  m_7segcon/r_in[3]_i_785/O
                         net (fo=2, routed)           0.745    10.193    m_7segcon/r_in[3]_i_785_n_0
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  m_7segcon/r_in[3]_i_789/O
                         net (fo=1, routed)           0.000    10.317    m_7segcon/r_in[3]_i_789_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.718 r  m_7segcon/r_in_reg[3]_i_539/CO[3]
                         net (fo=1, routed)           0.000    10.718    m_7segcon/r_in_reg[3]_i_539_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.052 r  m_7segcon/r_in_reg[3]_i_331/O[1]
                         net (fo=10, routed)          0.453    11.505    m_7segcon/r_in_reg[3]_i_331_n_6
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.303    11.808 r  m_7segcon/r_in[3]_i_540/O
                         net (fo=1, routed)           0.000    11.808    m_7segcon/r_in[3]_i_540_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.209 r  m_7segcon/r_in_reg[3]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.209    m_7segcon/r_in_reg[3]_i_329_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.431 r  m_7segcon/r_in_reg[3]_i_183/O[0]
                         net (fo=3, routed)           0.778    13.209    m_7segcon/r_in_reg[3]_i_183_n_7
    SLICE_X34Y124        LUT3 (Prop_lut3_I1_O)        0.299    13.508 r  m_7segcon/r_in[3]_i_327/O
                         net (fo=1, routed)           0.000    13.508    m_7segcon/r_in[3]_i_327_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  m_7segcon/r_in_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.050    m_7segcon/r_in_reg[3]_i_176_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.279 r  m_7segcon/r_in_reg[3]_i_90/CO[2]
                         net (fo=45, routed)          0.698    14.977    m_7segcon/r_in_reg[3]_i_90_n_1
    SLICE_X34Y127        LUT3 (Prop_lut3_I0_O)        0.310    15.287 r  m_7segcon/r_in[3]_i_882/O
                         net (fo=151, routed)         1.017    16.304    m_7segcon/r_in[3]_i_882_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124    16.428 r  m_7segcon/r_in[3]_i_628/O
                         net (fo=4, routed)           0.787    17.216    m_7segcon/r_in[3]_i_628_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.742 r  m_7segcon/r_in_reg[3]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    17.742    m_7segcon/r_in_reg[3]_i_1103_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.856 r  m_7segcon/r_in_reg[3]_i_843/CO[3]
                         net (fo=1, routed)           0.000    17.856    m_7segcon/r_in_reg[3]_i_843_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  m_7segcon/r_in_reg[3]_i_603/CO[3]
                         net (fo=1, routed)           0.000    17.970    m_7segcon/r_in_reg[3]_i_603_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.209 r  m_7segcon/r_in_reg[3]_i_889/O[2]
                         net (fo=3, routed)           0.584    18.793    m_7segcon/r_in_reg[3]_i_889_n_5
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.302    19.095 r  m_7segcon/r_in[3]_i_618/O
                         net (fo=2, routed)           0.500    19.595    m_7segcon/r_in[3]_i_618_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124    19.719 r  m_7segcon/r_in[3]_i_621/O
                         net (fo=1, routed)           0.000    19.719    m_7segcon/r_in[3]_i_621_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.120 r  m_7segcon/r_in_reg[3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    20.120    m_7segcon/r_in_reg[3]_i_363_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.342 r  m_7segcon/r_in_reg[3]_i_373/O[0]
                         net (fo=3, routed)           0.465    20.807    m_7segcon_n_174
    SLICE_X37Y131        LUT3 (Prop_lut3_I2_O)        0.299    21.106 r  r_in[3]_i_366/O
                         net (fo=2, routed)           0.323    21.429    r_in[3]_i_366_n_0
    SLICE_X38Y131        LUT5 (Prop_lut5_I4_O)        0.124    21.553 r  r_in[3]_i_204/O
                         net (fo=2, routed)           0.493    22.046    m_7segcon/r_val_reg[26]_rep__2_5[3]
    SLICE_X38Y129        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.442 r  m_7segcon/r_in_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    22.442    m_7segcon/r_in_reg[3]_i_95_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.661 r  m_7segcon/r_in_reg[3]_i_199/O[0]
                         net (fo=2, routed)           0.485    23.146    m_7segcon_n_179
    SLICE_X37Y133        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    23.865 r  r_in_reg[3]_i_94/O[1]
                         net (fo=1, routed)           0.548    24.413    m_7segcon/r_val_reg[26]_rep__2_20[1]
    SLICE_X37Y129        LUT6 (Prop_lut6_I5_O)        0.303    24.716 r  m_7segcon/r_in[3]_i_46/O
                         net (fo=1, routed)           0.000    24.716    m_7segcon/r_in[3]_i_46_n_0
    SLICE_X37Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.117 r  m_7segcon/r_in_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.117    m_7segcon/r_in_reg[3]_i_15_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.339 f  m_7segcon/r_in_reg[3]_i_16/O[0]
                         net (fo=2, routed)           0.468    25.807    m_7segcon/r_in_reg[3]_i_16_n_7
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.299    26.106 r  m_7segcon/r_in[2]_i_17/O
                         net (fo=2, routed)           0.171    26.277    m_7segcon/r_in[2]_i_17_n_0
    SLICE_X40Y129        LUT6 (Prop_lut6_I4_O)        0.124    26.401 r  m_7segcon/r_in[2]_i_4/O
                         net (fo=1, routed)           0.302    26.704    m_7segcon/r_in[2]_i_4_n_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I3_O)        0.124    26.828 r  m_7segcon/r_in[2]_i_1/O
                         net (fo=1, routed)           0.000    26.828    m_7segcon/p_0_out[2]
    SLICE_X40Y128        FDRE                                         r  m_7segcon/r_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.490    23.469    m_7segcon/clk_out1
    SLICE_X40Y128        FDRE                                         r  m_7segcon/r_in_reg[2]/C
                         clock pessimism              0.560    24.029    
                         clock uncertainty           -0.087    23.942    
    SLICE_X40Y128        FDRE (Setup_fdre_C_D)        0.032    23.974    m_7segcon/r_in_reg[2]
  -------------------------------------------------------------------
                         required time                         23.974    
                         arrival time                         -26.828    
  -------------------------------------------------------------------
                         slack                                 -2.854    

Slack (VIOLATED) :        -2.842ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.729ns  (logic 13.921ns (50.203%)  route 13.808ns (49.797%))
  Logic Levels:           44  (CARRY4=27 LUT2=1 LUT3=6 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 23.467 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.623    -0.917    m_7segcon/clk_out1
    SLICE_X33Y110        FDRE                                         r  m_7segcon/r_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  m_7segcon/r_val_reg[12]/Q
                         net (fo=191, routed)         1.235     0.774    m_7segcon/r_val[12]
    SLICE_X28Y112        LUT3 (Prop_lut3_I1_O)        0.124     0.898 r  m_7segcon/r_in[3]_i_991/O
                         net (fo=3, routed)           0.503     1.401    m_7segcon/r_in[3]_i_991_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.786 r  m_7segcon/r_in_reg[3]_i_767/CO[3]
                         net (fo=1, routed)           0.000     1.786    m_7segcon/r_in_reg[3]_i_767_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.900 r  m_7segcon/r_in_reg[3]_i_763/CO[3]
                         net (fo=1, routed)           0.000     1.900    m_7segcon/r_in_reg[3]_i_763_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.014 r  m_7segcon/r_in_reg[3]_i_760/CO[3]
                         net (fo=1, routed)           0.000     2.014    m_7segcon/r_in_reg[3]_i_760_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.128 r  m_7segcon/r_in_reg[3]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     2.128    m_7segcon/r_in_reg[3]_i_1311_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.399 r  m_7segcon/r_in_reg[3]_i_1444/CO[0]
                         net (fo=3, routed)           0.642     3.041    m_7segcon/r_in_reg[3]_i_1444_n_3
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857     3.898 r  m_7segcon/r_in_reg[3]_i_1373/CO[2]
                         net (fo=4, routed)           0.353     4.252    m_7segcon/r_in_reg[3]_i_1373_n_1
    SLICE_X37Y118        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.030 r  m_7segcon/r_in_reg[3]_i_1372/CO[2]
                         net (fo=3, routed)           0.496     5.526    m_7segcon/r_in_reg[3]_i_1372_n_1
    SLICE_X35Y118        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787     6.313 r  m_7segcon/r_in_reg[3]_i_1248/O[1]
                         net (fo=2, routed)           0.604     6.917    m_7segcon/r_in_reg[3]_i_1248_n_6
    SLICE_X28Y118        LUT3 (Prop_lut3_I1_O)        0.303     7.220 r  m_7segcon/r_in[3]_i_1231/O
                         net (fo=2, routed)           0.556     7.776    m_7segcon/r_in[3]_i_1231_n_0
    SLICE_X31Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.900 r  m_7segcon/r_in[3]_i_1235/O
                         net (fo=1, routed)           0.000     7.900    m_7segcon/r_in[3]_i_1235_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  m_7segcon/r_in_reg[3]_i_1033/CO[3]
                         net (fo=1, routed)           0.000     8.301    m_7segcon/r_in_reg[3]_i_1033_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.540 r  m_7segcon/r_in_reg[3]_i_799/O[2]
                         net (fo=2, routed)           0.606     9.146    m_7segcon/r_in_reg[3]_i_799_n_5
    SLICE_X35Y122        LUT3 (Prop_lut3_I0_O)        0.302     9.448 r  m_7segcon/r_in[3]_i_785/O
                         net (fo=2, routed)           0.745    10.193    m_7segcon/r_in[3]_i_785_n_0
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  m_7segcon/r_in[3]_i_789/O
                         net (fo=1, routed)           0.000    10.317    m_7segcon/r_in[3]_i_789_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.718 r  m_7segcon/r_in_reg[3]_i_539/CO[3]
                         net (fo=1, routed)           0.000    10.718    m_7segcon/r_in_reg[3]_i_539_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.052 r  m_7segcon/r_in_reg[3]_i_331/O[1]
                         net (fo=10, routed)          0.453    11.505    m_7segcon/r_in_reg[3]_i_331_n_6
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.303    11.808 r  m_7segcon/r_in[3]_i_540/O
                         net (fo=1, routed)           0.000    11.808    m_7segcon/r_in[3]_i_540_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.209 r  m_7segcon/r_in_reg[3]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.209    m_7segcon/r_in_reg[3]_i_329_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.431 r  m_7segcon/r_in_reg[3]_i_183/O[0]
                         net (fo=3, routed)           0.778    13.209    m_7segcon/r_in_reg[3]_i_183_n_7
    SLICE_X34Y124        LUT3 (Prop_lut3_I1_O)        0.299    13.508 r  m_7segcon/r_in[3]_i_327/O
                         net (fo=1, routed)           0.000    13.508    m_7segcon/r_in[3]_i_327_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  m_7segcon/r_in_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.050    m_7segcon/r_in_reg[3]_i_176_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.279 r  m_7segcon/r_in_reg[3]_i_90/CO[2]
                         net (fo=45, routed)          0.698    14.977    m_7segcon/r_in_reg[3]_i_90_n_1
    SLICE_X34Y127        LUT3 (Prop_lut3_I0_O)        0.310    15.287 r  m_7segcon/r_in[3]_i_882/O
                         net (fo=151, routed)         1.017    16.304    m_7segcon/r_in[3]_i_882_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124    16.428 r  m_7segcon/r_in[3]_i_628/O
                         net (fo=4, routed)           0.787    17.216    m_7segcon/r_in[3]_i_628_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.742 r  m_7segcon/r_in_reg[3]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    17.742    m_7segcon/r_in_reg[3]_i_1103_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.856 r  m_7segcon/r_in_reg[3]_i_843/CO[3]
                         net (fo=1, routed)           0.000    17.856    m_7segcon/r_in_reg[3]_i_843_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  m_7segcon/r_in_reg[3]_i_603/CO[3]
                         net (fo=1, routed)           0.000    17.970    m_7segcon/r_in_reg[3]_i_603_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.209 r  m_7segcon/r_in_reg[3]_i_889/O[2]
                         net (fo=3, routed)           0.584    18.793    m_7segcon/r_in_reg[3]_i_889_n_5
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.302    19.095 r  m_7segcon/r_in[3]_i_618/O
                         net (fo=2, routed)           0.500    19.595    m_7segcon/r_in[3]_i_618_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124    19.719 r  m_7segcon/r_in[3]_i_621/O
                         net (fo=1, routed)           0.000    19.719    m_7segcon/r_in[3]_i_621_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.120 r  m_7segcon/r_in_reg[3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    20.120    m_7segcon/r_in_reg[3]_i_363_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.342 r  m_7segcon/r_in_reg[3]_i_373/O[0]
                         net (fo=3, routed)           0.465    20.807    m_7segcon_n_174
    SLICE_X37Y131        LUT3 (Prop_lut3_I2_O)        0.299    21.106 r  r_in[3]_i_366/O
                         net (fo=2, routed)           0.323    21.429    r_in[3]_i_366_n_0
    SLICE_X38Y131        LUT5 (Prop_lut5_I4_O)        0.124    21.553 r  r_in[3]_i_204/O
                         net (fo=2, routed)           0.493    22.046    m_7segcon/r_val_reg[26]_rep__2_5[3]
    SLICE_X38Y129        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.442 r  m_7segcon/r_in_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    22.442    m_7segcon/r_in_reg[3]_i_95_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.661 r  m_7segcon/r_in_reg[3]_i_199/O[0]
                         net (fo=2, routed)           0.485    23.146    m_7segcon_n_179
    SLICE_X37Y133        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    23.865 r  r_in_reg[3]_i_94/O[1]
                         net (fo=1, routed)           0.548    24.413    m_7segcon/r_val_reg[26]_rep__2_20[1]
    SLICE_X37Y129        LUT6 (Prop_lut6_I5_O)        0.303    24.716 r  m_7segcon/r_in[3]_i_46/O
                         net (fo=1, routed)           0.000    24.716    m_7segcon/r_in[3]_i_46_n_0
    SLICE_X37Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.117 r  m_7segcon/r_in_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.117    m_7segcon/r_in_reg[3]_i_15_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.339 f  m_7segcon/r_in_reg[3]_i_16/O[0]
                         net (fo=2, routed)           0.468    25.807    m_7segcon/r_in_reg[3]_i_16_n_7
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.299    26.106 r  m_7segcon/r_in[2]_i_17/O
                         net (fo=2, routed)           0.307    26.413    m_7segcon/r_in[2]_i_17_n_0
    SLICE_X43Y129        LUT5 (Prop_lut5_I1_O)        0.124    26.537 f  m_7segcon/r_in[1]_i_5/O
                         net (fo=1, routed)           0.151    26.688    m_7segcon/r_in[1]_i_5_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I5_O)        0.124    26.812 r  m_7segcon/r_in[1]_i_1/O
                         net (fo=1, routed)           0.000    26.812    m_7segcon/p_0_out[1]
    SLICE_X43Y129        FDRE                                         r  m_7segcon/r_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.488    23.467    m_7segcon/clk_out1
    SLICE_X43Y129        FDRE                                         r  m_7segcon/r_in_reg[1]/C
                         clock pessimism              0.560    24.027    
                         clock uncertainty           -0.087    23.940    
    SLICE_X43Y129        FDRE (Setup_fdre_C_D)        0.031    23.971    m_7segcon/r_in_reg[1]
  -------------------------------------------------------------------
                         required time                         23.971    
                         arrival time                         -26.812    
  -------------------------------------------------------------------
                         slack                                 -2.842    

Slack (VIOLATED) :        -2.543ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.476ns  (logic 13.797ns (50.215%)  route 13.679ns (49.785%))
  Logic Levels:           43  (CARRY4=27 LUT2=1 LUT3=6 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 23.466 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.623    -0.917    m_7segcon/clk_out1
    SLICE_X33Y110        FDRE                                         r  m_7segcon/r_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  m_7segcon/r_val_reg[12]/Q
                         net (fo=191, routed)         1.235     0.774    m_7segcon/r_val[12]
    SLICE_X28Y112        LUT3 (Prop_lut3_I1_O)        0.124     0.898 r  m_7segcon/r_in[3]_i_991/O
                         net (fo=3, routed)           0.503     1.401    m_7segcon/r_in[3]_i_991_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.786 r  m_7segcon/r_in_reg[3]_i_767/CO[3]
                         net (fo=1, routed)           0.000     1.786    m_7segcon/r_in_reg[3]_i_767_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.900 r  m_7segcon/r_in_reg[3]_i_763/CO[3]
                         net (fo=1, routed)           0.000     1.900    m_7segcon/r_in_reg[3]_i_763_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.014 r  m_7segcon/r_in_reg[3]_i_760/CO[3]
                         net (fo=1, routed)           0.000     2.014    m_7segcon/r_in_reg[3]_i_760_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.128 r  m_7segcon/r_in_reg[3]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     2.128    m_7segcon/r_in_reg[3]_i_1311_n_0
    SLICE_X32Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.399 r  m_7segcon/r_in_reg[3]_i_1444/CO[0]
                         net (fo=3, routed)           0.642     3.041    m_7segcon/r_in_reg[3]_i_1444_n_3
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857     3.898 r  m_7segcon/r_in_reg[3]_i_1373/CO[2]
                         net (fo=4, routed)           0.353     4.252    m_7segcon/r_in_reg[3]_i_1373_n_1
    SLICE_X37Y118        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778     5.030 r  m_7segcon/r_in_reg[3]_i_1372/CO[2]
                         net (fo=3, routed)           0.496     5.526    m_7segcon/r_in_reg[3]_i_1372_n_1
    SLICE_X35Y118        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787     6.313 r  m_7segcon/r_in_reg[3]_i_1248/O[1]
                         net (fo=2, routed)           0.604     6.917    m_7segcon/r_in_reg[3]_i_1248_n_6
    SLICE_X28Y118        LUT3 (Prop_lut3_I1_O)        0.303     7.220 r  m_7segcon/r_in[3]_i_1231/O
                         net (fo=2, routed)           0.556     7.776    m_7segcon/r_in[3]_i_1231_n_0
    SLICE_X31Y118        LUT4 (Prop_lut4_I0_O)        0.124     7.900 r  m_7segcon/r_in[3]_i_1235/O
                         net (fo=1, routed)           0.000     7.900    m_7segcon/r_in[3]_i_1235_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.301 r  m_7segcon/r_in_reg[3]_i_1033/CO[3]
                         net (fo=1, routed)           0.000     8.301    m_7segcon/r_in_reg[3]_i_1033_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.540 r  m_7segcon/r_in_reg[3]_i_799/O[2]
                         net (fo=2, routed)           0.606     9.146    m_7segcon/r_in_reg[3]_i_799_n_5
    SLICE_X35Y122        LUT3 (Prop_lut3_I0_O)        0.302     9.448 r  m_7segcon/r_in[3]_i_785/O
                         net (fo=2, routed)           0.745    10.193    m_7segcon/r_in[3]_i_785_n_0
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  m_7segcon/r_in[3]_i_789/O
                         net (fo=1, routed)           0.000    10.317    m_7segcon/r_in[3]_i_789_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.718 r  m_7segcon/r_in_reg[3]_i_539/CO[3]
                         net (fo=1, routed)           0.000    10.718    m_7segcon/r_in_reg[3]_i_539_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.052 r  m_7segcon/r_in_reg[3]_i_331/O[1]
                         net (fo=10, routed)          0.453    11.505    m_7segcon/r_in_reg[3]_i_331_n_6
    SLICE_X33Y125        LUT2 (Prop_lut2_I0_O)        0.303    11.808 r  m_7segcon/r_in[3]_i_540/O
                         net (fo=1, routed)           0.000    11.808    m_7segcon/r_in[3]_i_540_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.209 r  m_7segcon/r_in_reg[3]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.209    m_7segcon/r_in_reg[3]_i_329_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.431 r  m_7segcon/r_in_reg[3]_i_183/O[0]
                         net (fo=3, routed)           0.778    13.209    m_7segcon/r_in_reg[3]_i_183_n_7
    SLICE_X34Y124        LUT3 (Prop_lut3_I1_O)        0.299    13.508 r  m_7segcon/r_in[3]_i_327/O
                         net (fo=1, routed)           0.000    13.508    m_7segcon/r_in[3]_i_327_n_0
    SLICE_X34Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  m_7segcon/r_in_reg[3]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.050    m_7segcon/r_in_reg[3]_i_176_n_0
    SLICE_X34Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.279 r  m_7segcon/r_in_reg[3]_i_90/CO[2]
                         net (fo=45, routed)          0.698    14.977    m_7segcon/r_in_reg[3]_i_90_n_1
    SLICE_X34Y127        LUT3 (Prop_lut3_I0_O)        0.310    15.287 r  m_7segcon/r_in[3]_i_882/O
                         net (fo=151, routed)         1.017    16.304    m_7segcon/r_in[3]_i_882_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124    16.428 r  m_7segcon/r_in[3]_i_628/O
                         net (fo=4, routed)           0.787    17.216    m_7segcon/r_in[3]_i_628_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.742 r  m_7segcon/r_in_reg[3]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    17.742    m_7segcon/r_in_reg[3]_i_1103_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.856 r  m_7segcon/r_in_reg[3]_i_843/CO[3]
                         net (fo=1, routed)           0.000    17.856    m_7segcon/r_in_reg[3]_i_843_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.970 r  m_7segcon/r_in_reg[3]_i_603/CO[3]
                         net (fo=1, routed)           0.000    17.970    m_7segcon/r_in_reg[3]_i_603_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.209 r  m_7segcon/r_in_reg[3]_i_889/O[2]
                         net (fo=3, routed)           0.584    18.793    m_7segcon/r_in_reg[3]_i_889_n_5
    SLICE_X33Y128        LUT6 (Prop_lut6_I0_O)        0.302    19.095 r  m_7segcon/r_in[3]_i_618/O
                         net (fo=2, routed)           0.500    19.595    m_7segcon/r_in[3]_i_618_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.124    19.719 r  m_7segcon/r_in[3]_i_621/O
                         net (fo=1, routed)           0.000    19.719    m_7segcon/r_in[3]_i_621_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.120 r  m_7segcon/r_in_reg[3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    20.120    m_7segcon/r_in_reg[3]_i_363_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.342 r  m_7segcon/r_in_reg[3]_i_373/O[0]
                         net (fo=3, routed)           0.465    20.807    m_7segcon_n_174
    SLICE_X37Y131        LUT3 (Prop_lut3_I2_O)        0.299    21.106 r  r_in[3]_i_366/O
                         net (fo=2, routed)           0.323    21.429    r_in[3]_i_366_n_0
    SLICE_X38Y131        LUT5 (Prop_lut5_I4_O)        0.124    21.553 r  r_in[3]_i_204/O
                         net (fo=2, routed)           0.493    22.046    m_7segcon/r_val_reg[26]_rep__2_5[3]
    SLICE_X38Y129        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.442 r  m_7segcon/r_in_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    22.442    m_7segcon/r_in_reg[3]_i_95_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.661 r  m_7segcon/r_in_reg[3]_i_199/O[0]
                         net (fo=2, routed)           0.485    23.146    m_7segcon_n_179
    SLICE_X37Y133        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    23.865 r  r_in_reg[3]_i_94/O[1]
                         net (fo=1, routed)           0.548    24.413    m_7segcon/r_val_reg[26]_rep__2_20[1]
    SLICE_X37Y129        LUT6 (Prop_lut6_I5_O)        0.303    24.716 r  m_7segcon/r_in[3]_i_46/O
                         net (fo=1, routed)           0.000    24.716    m_7segcon/r_in[3]_i_46_n_0
    SLICE_X37Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.117 r  m_7segcon/r_in_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.117    m_7segcon/r_in_reg[3]_i_15_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.339 r  m_7segcon/r_in_reg[3]_i_16/O[0]
                         net (fo=2, routed)           0.632    25.971    m_7segcon/r_in_reg[3]_i_16_n_7
    SLICE_X42Y128        LUT6 (Prop_lut6_I2_O)        0.299    26.270 r  m_7segcon/r_in[3]_i_4/O
                         net (fo=1, routed)           0.165    26.435    m_7segcon/r_in[3]_i_4_n_0
    SLICE_X42Y128        LUT6 (Prop_lut6_I3_O)        0.124    26.559 r  m_7segcon/r_in[3]_i_1/O
                         net (fo=1, routed)           0.000    26.559    m_7segcon/p_0_out[3]
    SLICE_X42Y128        FDRE                                         r  m_7segcon/r_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.487    23.466    m_7segcon/clk_out1
    SLICE_X42Y128        FDRE                                         r  m_7segcon/r_in_reg[3]/C
                         clock pessimism              0.560    24.026    
                         clock uncertainty           -0.087    23.939    
    SLICE_X42Y128        FDRE (Setup_fdre_C_D)        0.077    24.016    m_7segcon/r_in_reg[3]
  -------------------------------------------------------------------
                         required time                         24.016    
                         arrival time                         -26.559    
  -------------------------------------------------------------------
                         slack                                 -2.543    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 m_7segcon/r_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.119ns  (logic 8.701ns (43.248%)  route 11.418ns (56.752%))
  Logic Levels:           28  (CARRY4=16 LUT3=6 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.624    -0.916    m_7segcon/clk_out1
    SLICE_X31Y108        FDRE                                         r  m_7segcon/r_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.460 r  m_7segcon/r_val_reg[3]/Q
                         net (fo=185, routed)         1.844     1.384    m_7segcon/r_val[3]
    SLICE_X37Y121        LUT3 (Prop_lut3_I0_O)        0.150     1.534 r  m_7segcon/r_in[0]_i_1080/O
                         net (fo=2, routed)           0.668     2.202    m_7segcon/r_in[0]_i_1080_n_0
    SLICE_X37Y121        LUT4 (Prop_lut4_I3_O)        0.326     2.528 r  m_7segcon/r_in[0]_i_1084/O
                         net (fo=1, routed)           0.000     2.528    m_7segcon/r_in[0]_i_1084_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.078 r  m_7segcon/r_in_reg[0]_i_1016/CO[3]
                         net (fo=1, routed)           0.000     3.078    m_7segcon/r_in_reg[0]_i_1016_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.192 r  m_7segcon/r_in_reg[0]_i_894/CO[3]
                         net (fo=1, routed)           0.000     3.192    m_7segcon/r_in_reg[0]_i_894_n_0
    SLICE_X37Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.306 r  m_7segcon/r_in_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000     3.306    m_7segcon/r_in_reg[0]_i_745_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.420 r  m_7segcon/r_in_reg[0]_i_567/CO[3]
                         net (fo=1, routed)           0.009     3.429    m_7segcon/r_in_reg[0]_i_567_n_0
    SLICE_X37Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.543 r  m_7segcon/r_in_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000     3.543    m_7segcon/r_in_reg[0]_i_389_n_0
    SLICE_X37Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.657 r  m_7segcon/r_in_reg[0]_i_195/CO[3]
                         net (fo=3, routed)           0.994     4.651    m_7segcon/r_in_reg[0]_i_195_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     5.253 r  m_7segcon/r_in_reg[0]_i_196/O[2]
                         net (fo=2, routed)           0.660     5.912    m_7segcon/r_in_reg[0]_i_196_n_5
    SLICE_X41Y130        LUT3 (Prop_lut3_I0_O)        0.327     6.239 r  m_7segcon/r_in[2]_i_48/O
                         net (fo=2, routed)           0.666     6.905    m_7segcon/r_in[2]_i_48_n_0
    SLICE_X41Y130        LUT4 (Prop_lut4_I3_O)        0.326     7.231 r  m_7segcon/r_in[2]_i_52/O
                         net (fo=1, routed)           0.000     7.231    m_7segcon/r_in[2]_i_52_n_0
    SLICE_X41Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.781 r  m_7segcon/r_in_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.781    m_7segcon/r_in_reg[2]_i_32_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  m_7segcon/r_in_reg[1]_i_83/CO[3]
                         net (fo=1, routed)           0.000     7.895    m_7segcon/r_in_reg[1]_i_83_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.117 r  m_7segcon/r_in_reg[1]_i_81/O[0]
                         net (fo=14, routed)          1.002     9.119    m_7segcon_n_449
    SLICE_X33Y132        LUT3 (Prop_lut3_I0_O)        0.327     9.446 r  r_in[1]_i_568/O
                         net (fo=2, routed)           0.668    10.114    r_in[1]_i_568_n_0
    SLICE_X33Y132        LUT4 (Prop_lut4_I3_O)        0.326    10.440 r  r_in[1]_i_572/O
                         net (fo=1, routed)           0.000    10.440    r_in[1]_i_572_n_0
    SLICE_X33Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.990 r  r_in_reg[1]_i_316/CO[3]
                         net (fo=1, routed)           0.000    10.990    r_in_reg[1]_i_316_n_0
    SLICE_X33Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.229 r  r_in_reg[1]_i_177/O[2]
                         net (fo=2, routed)           1.043    12.272    r_in_reg[1]_i_177_n_5
    SLICE_X28Y129        LUT3 (Prop_lut3_I2_O)        0.331    12.603 r  r_in[1]_i_168/O
                         net (fo=2, routed)           0.690    13.292    r_in[1]_i_168_n_0
    SLICE_X28Y129        LUT4 (Prop_lut4_I3_O)        0.327    13.619 r  r_in[1]_i_172/O
                         net (fo=1, routed)           0.000    13.619    r_in[1]_i_172_n_0
    SLICE_X28Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.020 r  r_in_reg[1]_i_72/CO[3]
                         net (fo=1, routed)           0.000    14.020    r_in_reg[1]_i_72_n_0
    SLICE_X28Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.259 r  r_in_reg[1]_i_32/O[2]
                         net (fo=3, routed)           0.811    15.071    m_7segcon/r_val_reg[26]_rep__1_7[2]
    SLICE_X30Y130        LUT3 (Prop_lut3_I0_O)        0.302    15.373 r  m_7segcon/r_in[1]_i_93/O
                         net (fo=1, routed)           0.000    15.373    m_7segcon/r_in[1]_i_93_n_0
    SLICE_X30Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.906 r  m_7segcon/r_in_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.906    m_7segcon/r_in_reg[1]_i_40_n_0
    SLICE_X30Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.063 r  m_7segcon/r_in_reg[1]_i_14/CO[1]
                         net (fo=14, routed)          0.921    16.984    m_7segcon/r_in_reg[1]_i_14_n_2
    SLICE_X35Y134        LUT3 (Prop_lut3_I2_O)        0.326    17.310 r  m_7segcon/r_in[0]_i_18/O
                         net (fo=9, routed)           1.004    18.314    m_7segcon/r_in[0]_i_18_n_0
    SLICE_X39Y133        LUT6 (Prop_lut6_I4_O)        0.326    18.640 r  m_7segcon/r_in[0]_i_5/O
                         net (fo=1, routed)           0.439    19.079    m_7segcon/r_in[0]_i_5_n_0
    SLICE_X40Y131        LUT6 (Prop_lut6_I5_O)        0.124    19.203 r  m_7segcon/r_in[0]_i_1/O
                         net (fo=1, routed)           0.000    19.203    m_7segcon/p_0_out[0]
    SLICE_X40Y131        FDRE                                         r  m_7segcon/r_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.492    23.471    m_7segcon/clk_out1
    SLICE_X40Y131        FDRE                                         r  m_7segcon/r_in_reg[0]/C
                         clock pessimism              0.560    24.031    
                         clock uncertainty           -0.087    23.944    
    SLICE_X40Y131        FDRE (Setup_fdre_C_D)        0.029    23.973    m_7segcon/r_in_reg[0]
  -------------------------------------------------------------------
                         required time                         23.973    
                         arrival time                         -19.203    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_10_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.557ns  (logic 0.558ns (3.007%)  route 17.999ns (96.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 23.744 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 f  r_address_reg/P[15]
                         net (fo=171, routed)        16.872    16.498    vram_read/P[15]
    SLICE_X72Y29         LUT3 (Prop_lut3_I1_O)        0.124    16.622 r  vram_read/memory_array_reg_10_3_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           1.126    17.749    vram_read/memory_array_reg_10_3_ENARDEN_cooolgate_en_sig_14
    RAMB36_X2Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.764    23.744    vram_read/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_3/CLKARDCLK
                         clock pessimism              0.487    24.231    
                         clock uncertainty           -0.087    24.144    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.701    vram_read/memory_array_reg_10_3
  -------------------------------------------------------------------
                         required time                         23.701    
                         arrival time                         -17.749    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             7.646ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_9_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.785ns  (logic 0.434ns (2.586%)  route 16.351ns (97.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 23.737 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 r  r_address_reg/P[15]
                         net (fo=171, routed)        16.351    15.977    vram_read/P[15]
    RAMB36_X2Y5          RAMB36E1                                     r  vram_read/memory_array_reg_9_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.757    23.737    vram_read/clk_out1
    RAMB36_X2Y5          RAMB36E1                                     r  vram_read/memory_array_reg_9_0/CLKARDCLK
                         clock pessimism              0.487    24.224    
                         clock uncertainty           -0.087    24.137    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.622    vram_read/memory_array_reg_9_0
  -------------------------------------------------------------------
                         required time                         23.622    
                         arrival time                         -15.977    
  -------------------------------------------------------------------
                         slack                                  7.646    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_10_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.717ns  (logic 0.558ns (3.338%)  route 16.159ns (96.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 23.693 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 f  r_address_reg/P[15]
                         net (fo=171, routed)        15.455    15.081    vram_read/P[15]
    SLICE_X62Y21         LUT3 (Prop_lut3_I1_O)        0.124    15.205 r  vram_read/memory_array_reg_10_1_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.704    15.909    vram_read/memory_array_reg_10_1_ENARDEN_cooolgate_en_sig_12
    RAMB36_X1Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.713    23.693    vram_read/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_1/CLKARDCLK
                         clock pessimism              0.487    24.180    
                         clock uncertainty           -0.087    24.093    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.650    vram_read/memory_array_reg_10_1
  -------------------------------------------------------------------
                         required time                         23.650    
                         arrival time                         -15.909    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_8_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.470ns  (logic 0.434ns (2.635%)  route 16.036ns (97.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 23.734 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 r  r_address_reg/P[15]
                         net (fo=171, routed)        16.036    15.662    vram_read/P[15]
    RAMB36_X2Y4          RAMB36E1                                     r  vram_read/memory_array_reg_8_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.754    23.734    vram_read/clk_out1
    RAMB36_X2Y4          RAMB36E1                                     r  vram_read/memory_array_reg_8_0/CLKARDCLK
                         clock pessimism              0.487    24.221    
                         clock uncertainty           -0.087    24.134    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.619    vram_read/memory_array_reg_8_0
  -------------------------------------------------------------------
                         required time                         23.619    
                         arrival time                         -15.662    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.986ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_10_3/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.452ns  (logic 0.434ns (2.638%)  route 16.018ns (97.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 23.744 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 r  r_address_reg/P[15]
                         net (fo=171, routed)        16.018    15.643    vram_read/P[15]
    RAMB36_X2Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.764    23.744    vram_read/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_3/CLKARDCLK
                         clock pessimism              0.487    24.231    
                         clock uncertainty           -0.087    24.144    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.629    vram_read/memory_array_reg_10_3
  -------------------------------------------------------------------
                         required time                         23.629    
                         arrival time                         -15.643    
  -------------------------------------------------------------------
                         slack                                  7.986    

Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 r_address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vram_read/memory_array_reg_10_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.163ns  (logic 0.434ns (2.685%)  route 15.729ns (97.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 23.693 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.732    -0.808    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434    -0.374 r  r_address_reg/P[15]
                         net (fo=171, routed)        15.729    15.355    vram_read/P[15]
    RAMB36_X1Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         1.713    23.693    vram_read/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  vram_read/memory_array_reg_10_1/CLKARDCLK
                         clock pessimism              0.487    24.180    
                         clock uncertainty           -0.087    24.093    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    23.578    vram_read/memory_array_reg_10_1
  -------------------------------------------------------------------
                         required time                         23.578    
                         arrival time                         -15.355    
  -------------------------------------------------------------------
                         slack                                  8.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 m_7segcon/r_an_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.468%)  route 0.322ns (71.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.568    -0.596    m_7segcon/clk_out1
    SLICE_X11Y107        FDSE                                         r  m_7segcon/r_an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDSE (Prop_fdse_C_Q)         0.128    -0.468 r  m_7segcon/r_an_reg[2]/Q
                         net (fo=1, routed)           0.322    -0.147    w_an[2]
    SLICE_X8Y99          FDRE                                         r  r_an_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.847    -0.826    clk
    SLICE_X8Y99          FDRE                                         r  r_an_reg[2]/C
                         clock pessimism              0.509    -0.317    
                         clock uncertainty            0.087    -0.230    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.005    -0.225    r_an_reg[2]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 r_rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.550    -0.614    clk
    SLICE_X68Y123        FDRE                                         r  r_rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  r_rgb_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.357    r_rgb_reg_n_0_[3]
    SLICE_X69Y123        FDRE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.819    -0.854    clk
    SLICE_X69Y123        FDRE                                         r  vga_blue_reg[3]/C
                         clock pessimism              0.253    -0.601    
                         clock uncertainty            0.087    -0.514    
    SLICE_X69Y123        FDRE (Hold_fdre_C_D)         0.070    -0.444    vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 r_rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.550    -0.614    clk
    SLICE_X68Y123        FDRE                                         r  r_rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  r_rgb_reg[11]/Q
                         net (fo=1, routed)           0.118    -0.355    p_0_in[3]
    SLICE_X69Y123        FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.819    -0.854    clk
    SLICE_X69Y123        FDRE                                         r  vga_red_reg[3]/C
                         clock pessimism              0.253    -0.601    
                         clock uncertainty            0.087    -0.514    
    SLICE_X69Y123        FDRE (Hold_fdre_C_D)         0.066    -0.448    vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rand_width/r_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rand_width/r_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.993%)  route 0.141ns (50.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.570    -0.594    rand_width/clk_out1
    SLICE_X29Y89         FDRE                                         r  rand_width/r_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  rand_width/r_out_reg[2]/Q
                         net (fo=3, routed)           0.141    -0.312    rand_width/r_out_reg_n_0_[2]
    SLICE_X30Y89         FDRE                                         r  rand_width/r_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.840    -0.833    rand_width/clk_out1
    SLICE_X30Y89         FDRE                                         r  rand_width/r_out_reg[3]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.087    -0.471    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.063    -0.408    rand_width/r_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 m_7segcon/r_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.392ns (68.527%)  route 0.180ns (31.473%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.576    -0.588    m_7segcon/clk_out1
    SLICE_X13Y99         FDRE                                         r  m_7segcon/r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  m_7segcon/r_cnt_reg[0]/Q
                         net (fo=3, routed)           0.179    -0.268    m_7segcon/r_cnt_reg[0]
    SLICE_X13Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.223 r  m_7segcon/r_cnt[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.223    m_7segcon/r_cnt[0]_i_8_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.071 r  m_7segcon/r_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.070    m_7segcon/r_cnt_reg[0]_i_2_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.016 r  m_7segcon/r_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.016    m_7segcon/r_cnt_reg[4]_i_1_n_7
    SLICE_X13Y100        FDRE                                         r  m_7segcon/r_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.841    -0.832    m_7segcon/clk_out1
    SLICE_X13Y100        FDRE                                         r  m_7segcon/r_cnt_reg[4]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.087    -0.236    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105    -0.131    m_7segcon/r_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 m_7segcon/r_an_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.148ns (29.920%)  route 0.347ns (70.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.568    -0.596    m_7segcon/clk_out1
    SLICE_X12Y107        FDRE                                         r  m_7segcon/r_an_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  m_7segcon/r_an_reg[7]/Q
                         net (fo=1, routed)           0.347    -0.102    w_an[7]
    SLICE_X8Y99          FDRE                                         r  r_an_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.847    -0.826    clk
    SLICE_X8Y99          FDRE                                         r  r_an_reg[7]/C
                         clock pessimism              0.509    -0.317    
                         clock uncertainty            0.087    -0.230    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.009    -0.221    r_an_reg[7]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_address_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.773%)  route 0.289ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.571    -0.593    clk
    SLICE_X13Y85         FDRE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  hcnt_reg[5]/Q
                         net (fo=8, routed)           0.289    -0.163    hcnt[5]
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.930    -0.743    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
                         clock pessimism              0.275    -0.468    
                         clock uncertainty            0.087    -0.381    
    DSP48_X0Y34          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096    -0.285    r_address_reg
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 m_7segcon/r_an_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.568    -0.596    m_7segcon/clk_out1
    SLICE_X11Y107        FDSE                                         r  m_7segcon/r_an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  m_7segcon/r_an_reg[0]/Q
                         net (fo=1, routed)           0.169    -0.286    w_an[0]
    SLICE_X8Y105         FDRE                                         r  r_an_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.840    -0.833    clk
    SLICE_X8Y105         FDRE                                         r  r_an_reg[0]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.087    -0.471    
    SLICE_X8Y105         FDRE (Hold_fdre_C_D)         0.059    -0.412    r_an_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 m_7segcon/r_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            m_7segcon/r_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.403ns (69.121%)  route 0.180ns (30.879%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.576    -0.588    m_7segcon/clk_out1
    SLICE_X13Y99         FDRE                                         r  m_7segcon/r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  m_7segcon/r_cnt_reg[0]/Q
                         net (fo=3, routed)           0.179    -0.268    m_7segcon/r_cnt_reg[0]
    SLICE_X13Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.223 r  m_7segcon/r_cnt[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.223    m_7segcon/r_cnt[0]_i_8_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.071 r  m_7segcon/r_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.070    m_7segcon/r_cnt_reg[0]_i_2_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.005 r  m_7segcon/r_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.005    m_7segcon/r_cnt_reg[4]_i_1_n_5
    SLICE_X13Y100        FDRE                                         r  m_7segcon/r_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.841    -0.832    m_7segcon/clk_out1
    SLICE_X13Y100        FDRE                                         r  m_7segcon/r_cnt_reg[6]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.087    -0.236    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105    -0.131    m_7segcon/r_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 hcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_address_reg/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.241%)  route 0.257ns (66.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.571    -0.593    clk
    SLICE_X13Y85         FDRE                                         r  hcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  hcnt_reg[6]/Q
                         net (fo=7, routed)           0.257    -0.208    hcnt[6]
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=397, routed)         0.930    -0.743    clk
    DSP48_X0Y34          DSP48E1                                      r  r_address_reg/CLK
                         clock pessimism              0.275    -0.468    
                         clock uncertainty            0.087    -0.381    
    DSP48_X0Y34          DSP48E1 (Hold_dsp48e1_CLK_C[6])
                                                      0.043    -0.338    r_address_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.129    





