{
  "module_name": "inno_hdmi.h",
  "hash_id": "c320f69971da08631051a1ff1c0ac8cb55ef9f10804ad1279017a75ebd2414ba",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/rockchip/inno_hdmi.h",
  "human_readable_source": " \n \n\n#ifndef __INNO_HDMI_H__\n#define __INNO_HDMI_H__\n\n#define DDC_SEGMENT_ADDR\t\t0x30\n\nenum PWR_MODE {\n\tNORMAL,\n\tLOWER_PWR,\n};\n\n#define HDMI_SCL_RATE\t\t\t(100*1000)\n#define DDC_BUS_FREQ_L\t\t\t0x4b\n#define DDC_BUS_FREQ_H\t\t\t0x4c\n\n#define HDMI_SYS_CTRL\t\t\t0x00\n#define m_RST_ANALOG\t\t\t(1 << 6)\n#define v_RST_ANALOG\t\t\t(0 << 6)\n#define v_NOT_RST_ANALOG\t\t(1 << 6)\n#define m_RST_DIGITAL\t\t\t(1 << 5)\n#define v_RST_DIGITAL\t\t\t(0 << 5)\n#define v_NOT_RST_DIGITAL\t\t(1 << 5)\n#define m_REG_CLK_INV\t\t\t(1 << 4)\n#define v_REG_CLK_NOT_INV\t\t(0 << 4)\n#define v_REG_CLK_INV\t\t\t(1 << 4)\n#define m_VCLK_INV\t\t\t(1 << 3)\n#define v_VCLK_NOT_INV\t\t\t(0 << 3)\n#define v_VCLK_INV\t\t\t(1 << 3)\n#define m_REG_CLK_SOURCE\t\t(1 << 2)\n#define v_REG_CLK_SOURCE_TMDS\t\t(0 << 2)\n#define v_REG_CLK_SOURCE_SYS\t\t(1 << 2)\n#define m_POWER\t\t\t\t(1 << 1)\n#define v_PWR_ON\t\t\t(0 << 1)\n#define v_PWR_OFF\t\t\t(1 << 1)\n#define m_INT_POL\t\t\t(1 << 0)\n#define v_INT_POL_HIGH\t\t\t1\n#define v_INT_POL_LOW\t\t\t0\n\n#define HDMI_VIDEO_CONTRL1\t\t0x01\n#define m_VIDEO_INPUT_FORMAT\t\t(7 << 1)\n#define m_DE_SOURCE\t\t\t(1 << 0)\n#define v_VIDEO_INPUT_FORMAT(n)\t\t(n << 1)\n#define v_DE_EXTERNAL\t\t\t1\n#define v_DE_INTERNAL\t\t\t0\nenum {\n\tVIDEO_INPUT_SDR_RGB444 = 0,\n\tVIDEO_INPUT_DDR_RGB444 = 5,\n\tVIDEO_INPUT_DDR_YCBCR422 = 6\n};\n\n#define HDMI_VIDEO_CONTRL2\t\t0x02\n#define m_VIDEO_OUTPUT_COLOR\t\t(3 << 6)\n#define m_VIDEO_INPUT_BITS\t\t(3 << 4)\n#define m_VIDEO_INPUT_CSP\t\t(1 << 0)\n#define v_VIDEO_OUTPUT_COLOR(n)\t\t(((n) & 0x3) << 6)\n#define v_VIDEO_INPUT_BITS(n)\t\t(n << 4)\n#define v_VIDEO_INPUT_CSP(n)\t\t(n << 0)\nenum {\n\tVIDEO_INPUT_12BITS = 0,\n\tVIDEO_INPUT_10BITS = 1,\n\tVIDEO_INPUT_REVERT = 2,\n\tVIDEO_INPUT_8BITS = 3,\n};\n\n#define HDMI_VIDEO_CONTRL\t\t0x03\n#define m_VIDEO_AUTO_CSC\t\t(1 << 7)\n#define v_VIDEO_AUTO_CSC(n)\t\t(n << 7)\n#define m_VIDEO_C0_C2_SWAP\t\t(1 << 0)\n#define v_VIDEO_C0_C2_SWAP(n)\t\t(n << 0)\nenum {\n\tC0_C2_CHANGE_ENABLE = 0,\n\tC0_C2_CHANGE_DISABLE = 1,\n\tAUTO_CSC_DISABLE = 0,\n\tAUTO_CSC_ENABLE = 1,\n};\n\n#define HDMI_VIDEO_CONTRL3\t\t0x04\n#define m_COLOR_DEPTH_NOT_INDICATED\t(1 << 4)\n#define m_SOF\t\t\t\t(1 << 3)\n#define m_COLOR_RANGE\t\t\t(1 << 2)\n#define m_CSC\t\t\t\t(1 << 0)\n#define v_COLOR_DEPTH_NOT_INDICATED(n)\t((n) << 4)\n#define v_SOF_ENABLE\t\t\t(0 << 3)\n#define v_SOF_DISABLE\t\t\t(1 << 3)\n#define v_COLOR_RANGE_FULL\t\t(1 << 2)\n#define v_COLOR_RANGE_LIMITED\t\t(0 << 2)\n#define v_CSC_ENABLE\t\t\t1\n#define v_CSC_DISABLE\t\t\t0\n\n#define HDMI_AV_MUTE\t\t\t0x05\n#define m_AVMUTE_CLEAR\t\t\t(1 << 7)\n#define m_AVMUTE_ENABLE\t\t\t(1 << 6)\n#define m_AUDIO_MUTE\t\t\t(1 << 1)\n#define m_VIDEO_BLACK\t\t\t(1 << 0)\n#define v_AVMUTE_CLEAR(n)\t\t(n << 7)\n#define v_AVMUTE_ENABLE(n)\t\t(n << 6)\n#define v_AUDIO_MUTE(n)\t\t\t(n << 1)\n#define v_VIDEO_MUTE(n)\t\t\t(n << 0)\n\n#define HDMI_VIDEO_TIMING_CTL\t\t0x08\n#define v_HSYNC_POLARITY(n)\t\t(n << 3)\n#define v_VSYNC_POLARITY(n)\t\t(n << 2)\n#define v_INETLACE(n)\t\t\t(n << 1)\n#define v_EXTERANL_VIDEO(n)\t\t(n << 0)\n\n#define HDMI_VIDEO_EXT_HTOTAL_L\t\t0x09\n#define HDMI_VIDEO_EXT_HTOTAL_H\t\t0x0a\n#define HDMI_VIDEO_EXT_HBLANK_L\t\t0x0b\n#define HDMI_VIDEO_EXT_HBLANK_H\t\t0x0c\n#define HDMI_VIDEO_EXT_HDELAY_L\t\t0x0d\n#define HDMI_VIDEO_EXT_HDELAY_H\t\t0x0e\n#define HDMI_VIDEO_EXT_HDURATION_L\t0x0f\n#define HDMI_VIDEO_EXT_HDURATION_H\t0x10\n#define HDMI_VIDEO_EXT_VTOTAL_L\t\t0x11\n#define HDMI_VIDEO_EXT_VTOTAL_H\t\t0x12\n#define HDMI_VIDEO_EXT_VBLANK\t\t0x13\n#define HDMI_VIDEO_EXT_VDELAY\t\t0x14\n#define HDMI_VIDEO_EXT_VDURATION\t0x15\n\n#define HDMI_VIDEO_CSC_COEF\t\t0x18\n\n#define HDMI_AUDIO_CTRL1\t\t0x35\nenum {\n\tCTS_SOURCE_INTERNAL = 0,\n\tCTS_SOURCE_EXTERNAL = 1,\n};\n#define v_CTS_SOURCE(n)\t\t\t(n << 7)\n\nenum {\n\tDOWNSAMPLE_DISABLE = 0,\n\tDOWNSAMPLE_1_2 = 1,\n\tDOWNSAMPLE_1_4 = 2,\n};\n#define v_DOWN_SAMPLE(n)\t\t(n << 5)\n\nenum {\n\tAUDIO_SOURCE_IIS = 0,\n\tAUDIO_SOURCE_SPDIF = 1,\n};\n#define v_AUDIO_SOURCE(n)\t\t(n << 3)\n\n#define v_MCLK_ENABLE(n)\t\t(n << 2)\nenum {\n\tMCLK_128FS = 0,\n\tMCLK_256FS = 1,\n\tMCLK_384FS = 2,\n\tMCLK_512FS = 3,\n};\n#define v_MCLK_RATIO(n)\t\t\t(n)\n\n#define AUDIO_SAMPLE_RATE\t\t0x37\nenum {\n\tAUDIO_32K = 0x3,\n\tAUDIO_441K = 0x0,\n\tAUDIO_48K = 0x2,\n\tAUDIO_882K = 0x8,\n\tAUDIO_96K = 0xa,\n\tAUDIO_1764K = 0xc,\n\tAUDIO_192K = 0xe,\n};\n\n#define AUDIO_I2S_MODE\t\t\t0x38\nenum {\n\tI2S_CHANNEL_1_2 = 1,\n\tI2S_CHANNEL_3_4 = 3,\n\tI2S_CHANNEL_5_6 = 7,\n\tI2S_CHANNEL_7_8 = 0xf\n};\n#define v_I2S_CHANNEL(n)\t\t((n) << 2)\nenum {\n\tI2S_STANDARD = 0,\n\tI2S_LEFT_JUSTIFIED = 1,\n\tI2S_RIGHT_JUSTIFIED = 2,\n};\n#define v_I2S_MODE(n)\t\t\t(n)\n\n#define AUDIO_I2S_MAP\t\t\t0x39\n#define AUDIO_I2S_SWAPS_SPDIF\t\t0x3a\n#define v_SPIDF_FREQ(n)\t\t\t(n)\n\n#define N_32K\t\t\t\t0x1000\n#define N_441K\t\t\t\t0x1880\n#define N_882K\t\t\t\t0x3100\n#define N_1764K\t\t\t\t0x6200\n#define N_48K\t\t\t\t0x1800\n#define N_96K\t\t\t\t0x3000\n#define N_192K\t\t\t\t0x6000\n\n#define HDMI_AUDIO_CHANNEL_STATUS\t0x3e\n#define m_AUDIO_STATUS_NLPCM\t\t(1 << 7)\n#define m_AUDIO_STATUS_USE\t\t(1 << 6)\n#define m_AUDIO_STATUS_COPYRIGHT\t(1 << 5)\n#define m_AUDIO_STATUS_ADDITION\t\t(3 << 2)\n#define m_AUDIO_STATUS_CLK_ACCURACY\t(2 << 0)\n#define v_AUDIO_STATUS_NLPCM(n)\t\t((n & 1) << 7)\n#define AUDIO_N_H\t\t\t0x3f\n#define AUDIO_N_M\t\t\t0x40\n#define AUDIO_N_L\t\t\t0x41\n\n#define HDMI_AUDIO_CTS_H\t\t0x45\n#define HDMI_AUDIO_CTS_M\t\t0x46\n#define HDMI_AUDIO_CTS_L\t\t0x47\n\n#define HDMI_DDC_CLK_L\t\t\t0x4b\n#define HDMI_DDC_CLK_H\t\t\t0x4c\n\n#define HDMI_EDID_SEGMENT_POINTER\t0x4d\n#define HDMI_EDID_WORD_ADDR\t\t0x4e\n#define HDMI_EDID_FIFO_OFFSET\t\t0x4f\n#define HDMI_EDID_FIFO_ADDR\t\t0x50\n\n#define HDMI_PACKET_SEND_MANUAL\t\t0x9c\n#define HDMI_PACKET_SEND_AUTO\t\t0x9d\n#define m_PACKET_GCP_EN\t\t\t(1 << 7)\n#define m_PACKET_MSI_EN\t\t\t(1 << 6)\n#define m_PACKET_SDI_EN\t\t\t(1 << 5)\n#define m_PACKET_VSI_EN\t\t\t(1 << 4)\n#define v_PACKET_GCP_EN(n)\t\t((n & 1) << 7)\n#define v_PACKET_MSI_EN(n)\t\t((n & 1) << 6)\n#define v_PACKET_SDI_EN(n)\t\t((n & 1) << 5)\n#define v_PACKET_VSI_EN(n)\t\t((n & 1) << 4)\n\n#define HDMI_CONTROL_PACKET_BUF_INDEX\t0x9f\nenum {\n\tINFOFRAME_VSI = 0x05,\n\tINFOFRAME_AVI = 0x06,\n\tINFOFRAME_AAI = 0x08,\n};\n\n#define HDMI_CONTROL_PACKET_ADDR\t0xa0\n#define HDMI_MAXIMUM_INFO_FRAME_SIZE\t0x11\nenum {\n\tAVI_COLOR_MODE_RGB = 0,\n\tAVI_COLOR_MODE_YCBCR422 = 1,\n\tAVI_COLOR_MODE_YCBCR444 = 2,\n\tAVI_COLORIMETRY_NO_DATA = 0,\n\n\tAVI_COLORIMETRY_SMPTE_170M = 1,\n\tAVI_COLORIMETRY_ITU709 = 2,\n\tAVI_COLORIMETRY_EXTENDED = 3,\n\n\tAVI_CODED_FRAME_ASPECT_NO_DATA = 0,\n\tAVI_CODED_FRAME_ASPECT_4_3 = 1,\n\tAVI_CODED_FRAME_ASPECT_16_9 = 2,\n\n\tACTIVE_ASPECT_RATE_SAME_AS_CODED_FRAME = 0x08,\n\tACTIVE_ASPECT_RATE_4_3 = 0x09,\n\tACTIVE_ASPECT_RATE_16_9 = 0x0A,\n\tACTIVE_ASPECT_RATE_14_9 = 0x0B,\n};\n\n#define HDMI_HDCP_CTRL\t\t\t0x52\n#define m_HDMI_DVI\t\t\t(1 << 1)\n#define v_HDMI_DVI(n)\t\t\t(n << 1)\n\n#define HDMI_INTERRUPT_MASK1\t\t0xc0\n#define HDMI_INTERRUPT_STATUS1\t\t0xc1\n#define\tm_INT_ACTIVE_VSYNC\t\t(1 << 5)\n#define m_INT_EDID_READY\t\t(1 << 2)\n\n#define HDMI_INTERRUPT_MASK2\t\t0xc2\n#define HDMI_INTERRUPT_STATUS2\t\t0xc3\n#define m_INT_HDCP_ERR\t\t\t(1 << 7)\n#define m_INT_BKSV_FLAG\t\t\t(1 << 6)\n#define m_INT_HDCP_OK\t\t\t(1 << 4)\n\n#define HDMI_STATUS\t\t\t0xc8\n#define m_HOTPLUG\t\t\t(1 << 7)\n#define m_MASK_INT_HOTPLUG\t\t(1 << 5)\n#define m_INT_HOTPLUG\t\t\t(1 << 1)\n#define v_MASK_INT_HOTPLUG(n)\t\t((n & 0x1) << 5)\n\n#define HDMI_COLORBAR                   0xc9\n\n#define HDMI_PHY_SYNC\t\t\t0xce\n#define HDMI_PHY_SYS_CTL\t\t0xe0\n#define m_TMDS_CLK_SOURCE\t\t(1 << 5)\n#define v_TMDS_FROM_PLL\t\t\t(0 << 5)\n#define v_TMDS_FROM_GEN\t\t\t(1 << 5)\n#define m_PHASE_CLK\t\t\t(1 << 4)\n#define v_DEFAULT_PHASE\t\t\t(0 << 4)\n#define v_SYNC_PHASE\t\t\t(1 << 4)\n#define m_TMDS_CURRENT_PWR\t\t(1 << 3)\n#define v_TURN_ON_CURRENT\t\t(0 << 3)\n#define v_CAT_OFF_CURRENT\t\t(1 << 3)\n#define m_BANDGAP_PWR\t\t\t(1 << 2)\n#define v_BANDGAP_PWR_UP\t\t(0 << 2)\n#define v_BANDGAP_PWR_DOWN\t\t(1 << 2)\n#define m_PLL_PWR\t\t\t(1 << 1)\n#define v_PLL_PWR_UP\t\t\t(0 << 1)\n#define v_PLL_PWR_DOWN\t\t\t(1 << 1)\n#define m_TMDS_CHG_PWR\t\t\t(1 << 0)\n#define v_TMDS_CHG_PWR_UP\t\t(0 << 0)\n#define v_TMDS_CHG_PWR_DOWN\t\t(1 << 0)\n\n#define HDMI_PHY_CHG_PWR\t\t0xe1\n#define v_CLK_CHG_PWR(n)\t\t((n & 1) << 3)\n#define v_DATA_CHG_PWR(n)\t\t((n & 7) << 0)\n\n#define HDMI_PHY_DRIVER\t\t\t0xe2\n#define v_CLK_MAIN_DRIVER(n)\t\t(n << 4)\n#define v_DATA_MAIN_DRIVER(n)\t\t(n << 0)\n\n#define HDMI_PHY_PRE_EMPHASIS\t\t0xe3\n#define v_PRE_EMPHASIS(n)\t\t((n & 7) << 4)\n#define v_CLK_PRE_DRIVER(n)\t\t((n & 3) << 2)\n#define v_DATA_PRE_DRIVER(n)\t\t((n & 3) << 0)\n\n#define HDMI_PHY_FEEDBACK_DIV_RATIO_LOW\t\t0xe7\n#define v_FEEDBACK_DIV_LOW(n)\t\t\t(n & 0xff)\n#define HDMI_PHY_FEEDBACK_DIV_RATIO_HIGH\t0xe8\n#define v_FEEDBACK_DIV_HIGH(n)\t\t\t(n & 1)\n\n#define HDMI_PHY_PRE_DIV_RATIO\t\t0xed\n#define v_PRE_DIV_RATIO(n)\t\t(n & 0x1f)\n\n#define HDMI_CEC_CTRL\t\t\t0xd0\n#define m_ADJUST_FOR_HISENSE\t\t(1 << 6)\n#define m_REJECT_RX_BROADCAST\t\t(1 << 5)\n#define m_BUSFREETIME_ENABLE\t\t(1 << 2)\n#define m_REJECT_RX\t\t\t(1 << 1)\n#define m_START_TX\t\t\t(1 << 0)\n\n#define HDMI_CEC_DATA\t\t\t0xd1\n#define HDMI_CEC_TX_OFFSET\t\t0xd2\n#define HDMI_CEC_RX_OFFSET\t\t0xd3\n#define HDMI_CEC_CLK_H\t\t\t0xd4\n#define HDMI_CEC_CLK_L\t\t\t0xd5\n#define HDMI_CEC_TX_LENGTH\t\t0xd6\n#define HDMI_CEC_RX_LENGTH\t\t0xd7\n#define HDMI_CEC_TX_INT_MASK\t\t0xd8\n#define m_TX_DONE\t\t\t(1 << 3)\n#define m_TX_NOACK\t\t\t(1 << 2)\n#define m_TX_BROADCAST_REJ\t\t(1 << 1)\n#define m_TX_BUSNOTFREE\t\t\t(1 << 0)\n\n#define HDMI_CEC_RX_INT_MASK\t\t0xd9\n#define m_RX_LA_ERR\t\t\t(1 << 4)\n#define m_RX_GLITCH\t\t\t(1 << 3)\n#define m_RX_DONE\t\t\t(1 << 0)\n\n#define HDMI_CEC_TX_INT\t\t\t0xda\n#define HDMI_CEC_RX_INT\t\t\t0xdb\n#define HDMI_CEC_BUSFREETIME_L\t\t0xdc\n#define HDMI_CEC_BUSFREETIME_H\t\t0xdd\n#define HDMI_CEC_LOGICADDR\t\t0xde\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}