-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Tue Jul 28 23:04:29 2020
-- Host        : DESKTOP-QPN994V running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top Picture_R_Rom -prefix
--               Picture_R_Rom_ Picture_R_Rom_sim_netlist.vhdl
-- Design      : Picture_R_Rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s15ftgb196-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
end Picture_R_Rom_bindec;

architecture STRUCTURE of Picture_R_Rom_bindec is
begin
\ENOUT_inferred__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end Picture_R_Rom_blk_mem_gen_mux;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(7),
      O => douta(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end Picture_R_Rom_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFEF6FFFFFFFFFFFFFFFDFEFAFAFAFCFFFFFFC44E4C5249574E64",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFDE2C6A377534A43475C769DD9FF",
      INIT_02 => X"FDFCFDFDFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD9D674C4F474A5F85B5E0F8",
      INIT_03 => X"F4FFFFFFFFFFFFFDFDFDFDFDFEFCFAFBFEFFFFFFBE51505553625464FAFEFCFF",
      INIT_04 => X"FCFEFFFFFAFDFFFFFFFFFFFFFAFFFFFFFFEFCDAB715D4E49485C94C9F7FFFFFB",
      INIT_05 => X"FEFEFFFFFFFFFFFFFFFFFFFFFDFFFFD89B684E4B455B81AEDBF8FFFFFFFFFFFC",
      INIT_06 => X"FFFFFDFCFCFCFCFCFDFCFAFBFDFFFFFFE5815545495C5259F9FDFFFFFDFCFDFD",
      INIT_07 => X"FEFFFFFFFFFFFEFDF7FBFDFFFFFFFFF6D6A36D544B4B5A6CABDEFFFFFDFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFDE8F5E514E485D91CAF3FFFFFFFDFEFDFCFBFCFEFFFF",
      INIT_09 => X"FCFAFAFAFCFBFAFCFFFFFFFFFFC7805953585858F8FDFFFFFEFCFDFDFEFEFFFF",
      INIT_0A => X"F7F5F5F5FFFDFAF9FBFFFFFFFFF0CFA3704846535C8ED3FFFFFFFFFCFFFFFDFC",
      INIT_0B => X"FFFFFFFFFFE69A5C484A5668B0DFFFFFFFFFFEFFFEFDFCFBFAF8F5F3FAFAF9F9",
      INIT_0C => X"FDFBFAFCFFFFFFFFFFFFCEA99885837EF9FCFFFFFEFCFDFDFEFEFFFFFFFFFFFF",
      INIT_0D => X"F2F0F4F9F8F8FCFFFFFFFEEDC084574443548BD7FFFFFFFFFDFCFAF9FAFCFDFD",
      INIT_0E => X"F8AC5C4A4F4A67A7EDFFFFFFFFFEF8F9FBFAF9F9FAFBFBFBFBFAFAFBFAF9FAFB",
      INIT_0F => X"FDFDFFFFFFFDF8F2ECE4E1DEFDFDFFFFFEFCFDFDFEFFFFFFFFFFFFFFFDFDFDFF",
      INIT_10 => X"FBFCFDFEFEFFFEFFFDDD985C424C5383DDFFFFFFFAF8F3F3FEFFFFFFFFFDFDFD",
      INIT_11 => X"405FB5DFFFFFFFFFFFFFFFFFFAF9F9F9FAFAFAFAFAFAFAFAFAFAFAF8F8F8F8F9",
      INIT_12 => X"FFFFFDFBF9F7F6F5F9FBFEFDFCFBFDFEFFFFFFFFFFFDFFFEF6FFFFEFBB6A5059",
      INIT_13 => X"FFFFFFFFFFFAD8B8744F4B678ECCFFFFFCF2F5FBF7FAFFFFFFFDFDFDFDFDFDFD",
      INIT_14 => X"FDFCFCFCFFFFFFFFFDFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBF8F8F8FAFAFBFDFD",
      INIT_15 => X"FFFFFFFFFCFDFCFCFCFBFDFEFFFFFFFFFFFCFFFEF3FFF6C17B6551515F96DEFF",
      INIT_16 => X"FFFFFFFEBD7B50484D7ECFFFFFF5F8FFF9FAFFFFFFFDFDFDFDFDFDFDFAFBFCFE",
      INIT_17 => X"FFFFFFFFFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCFBFAFAFBFBFDFDFDFDFFFFFF",
      INIT_18 => X"FCFBFCFCFEFDFEFFFFFFFFFFFFFBFFFDFBFFDB824A5D4F5698E0FFFFFCFAFAFC",
      INIT_19 => X"F9CC7D4B495686C6FDFFFCF4FFFFFFFFFFFDFDFDFDFDFDFDFAFAFBFCFCFDFEFE",
      INIT_1A => X"FFFFFEFEFEFDFDFDFDFDFDFDFDFDFDFDFDFDFDFEFEFEFFFFF8FFFFFFFFFFFFFF",
      INIT_1B => X"FFFEFFFEFDFDFDFDFBFDFDFFFFF9A8534E57557FD6FFFFFCFCFAFAFAFDFFFFFF",
      INIT_1C => X"58455580D2FFFFF0FFFFFAFDFFFDFDFDFDFDFDFDFFFFFFFFFFFEFEFEFAFBFDFD",
      INIT_1D => X"FEFEFDFDFDFDFDFDFDFDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFC47E",
      INIT_1E => X"FCFAFAFAF7FFF8FFFFD57041574D70C0FFFFFFF1FAF9F9FAFDFFFFFFFFFFFFFF",
      INIT_1F => X"91ECFFF8FEFEF6FFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFCFCFDFEFFFFFFFD",
      INIT_20 => X"FCFCFCFCFCFCFCFCFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFBC56D465054",
      INIT_21 => X"F7FDFBFFFBA14E464C51A1FCFFFFFFFFF9F9F9FAFCFDFFFFFEFFFFFFFEFDFCFC",
      INIT_22 => X"FBF8FEFFFDFDFDFDFDFDFDFDF8F9F9F9FAFAFBFBFAFBFDFEFFFFFFFDF9F8F6F6",
      INIT_23 => X"FAFAFAFCFEFFFFFFFFFFFFFFFFFCF9F8FBFCFFFFFAF7FFF5A96B554B5EACF3FF",
      INIT_24 => X"C96F48524A77D8FFFFF9FFFFF9F8F9FAFCFDFFFFFEFFFEFDFCFBFBFAFAFAFAFA",
      INIT_25 => X"FCFDFDFDFDFDFDFDFFFFFFFFFFFFFEFEFAFBFDFFFFFFFFFDF8F5F3F3F7F6FFFF",
      INIT_26 => X"FCFDFDFEFFFEFEFEFFFFFFFFFFFEFBFDF5FBFFFFEC96524F4A75D3FFFFFCFFF7",
      INIT_27 => X"56A3FAFFFDFCFFF2F9F8F9FAFCFDFFFFFEFFFFFEFDFCFBFAFAFAFAFAFAFAFAFB",
      INIT_28 => X"FDFDFDFDFDFDFDFDFDFDFDFDF9F9FCFDFFFFFFFDF9F3F2F2F9F0FFFF9F525059",
      INIT_29 => X"FDFCFBFAFCFCFDFCFCFCF9F8F2FFF8FAFFD57A4D545489F7FFF0FFFAFCFDFDFD",
      INIT_2A => X"FFFFF8FCF7F8F9F9FAF9F9F9FAFBFBFBFBFBFBFBFCFCFCFCFCFCFCFCFCFCFDFC",
      INIT_2B => X"FDFDFDFDFDFDFDFDF7F8FEFFFFFFFFFCF7F2F0F1F7F9FFC867585B557AD8FFFF",
      INIT_2C => X"FAFBFCFCFDFCFAF9F6FBFDFFFFF0AB5F555068BEFFFFFFF9FCFDFDFDFDFDFDFD",
      INIT_2D => X"F8F9F9FBFAFAF8FAFAFBFBFBFBFBFBFBFCFCFCFCFCFCFCFCFCFEFDFDFDFCFBFA",
      INIT_2E => X"FDFDFDFDF5F8FEFFFFFFFFFCF7F4F3F3FEFFF69A54535661ADEDFFFDFCFDF5F8",
      INIT_2F => X"FCFDFCFAFAF4FFFFFAFFE481554F507DE1FFFBFDFDFDFDFDFDFDFDFDFDFDFDFD",
      INIT_30 => X"FBF9F7F8FAFBFBFBFBFBFBFBFCFCFCFCFCFCFCFDFEFEFDFDFDFDFDFAF9F9FBFC",
      INIT_31 => X"F7F9FDFFFFFFFFFCF8F7F7F8FFFFD1674B52567EE7FFFFF5FCFFF6FAFAFAFBFA",
      INIT_32 => X"FCF1FDFDF7FFFFB561504E59AFFFFAFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFD",
      INIT_33 => X"FAFBFBFBFBFBFBFBFCFCFCFCFCFCFCFCFCFCFDFCFDFCFBFBF9F8F9FBFCFCFDFD",
      INIT_34 => X"FFFFFDFCFAF9FBFCFDFFAB4F545261AFFFFFFBF4FFFFFAFFFCFBFBFAFAF9F7F7",
      INIT_35 => X"F9FFFFEA8252514E82E4FFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF7FAFCFF",
      INIT_36 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFCFCFDFCFBFBF8F9F8F9FBFCFEFFFFFAF8F7",
      INIT_37 => X"FDFFFFFFFFEE864A564B77E2FFFFF9F7FFFCFAFFFCFDFCFAF9F8F7F8FBFBFBFB",
      INIT_38 => X"B7624A4E65BEFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF9FCFDFEFCFCFBFC",
      INIT_39 => X"FBFBFBFBFBFBFBFBFBFBFCFCFCFCFBFBF9F9F8F9FAFBFDFFFFFFF8F7FEFCFEFF",
      INIT_3A => X"FFCA62464B489BFFFFFDFAFCFDF8F7FCFCFCFAFAF8F9F8F9FBFBFBFBFBFBFBFB",
      INIT_3B => X"4E89F0FFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFEFEFDFBF9FBFCFFFFFFFF",
      INIT_3C => X"F9F9F9F9FAFAFBFBFCFCFBFBFBFBF9FAFBFDFEFFFFFFFCF8F8F8FCFFE7844D52",
      INIT_3D => X"445BCBFFFFFCFCFBFDFBFBFCFAF9FAF9F9F9F9FAFBFAFAFAFAFAFAFAF9F9F9F9",
      INIT_3E => X"FFFDFDFDFCFCFDFDFFFFFFFFFDFDFCFCFCFFFEFDF7F7F9FCFFFFFFFFFF9F494B",
      INIT_3F => X"FAFAFBFBFCFCFBFBFCFBF9F9FAFBFDFFFDFCFEF8F2F8FFFEFFA255543D5BDAFF",
      INIT_40 => X"FFFBFAFAFCFFFFFFFAFBFAFAF9F9FAFAFBFBFBFBFBFBFBFBFAFAFAF9F9F9F9F9",
      INIT_41 => X"F3FDFDFEFFFFFFFFFFFCF9F9FCFFFFFDF7F7F9FCFFFFFFFFEF7E3F564872EDFF",
      INIT_42 => X"F6FCFDFBF8F8F9F9FAFAFBFBFFFEFFFDFDFBFDFFFFCA6A4D4A479EFFFFFEFFFB",
      INIT_43 => X"FFFFFFFEFAFCFBFBFAF9F9FAFEFCFAFBFFFFFEFBFAFBFBFAF8F8F8F9FAFBF9F5",
      INIT_44 => X"FFFFFFFFFFFCF8F8FFFFFFFBFBFDF9FFFCFBFFFFC85C4E4C3BA1FFFDFFFAFCFD",
      INIT_45 => X"F8F8F9F9FAFAFDFBFFFEFFFFFEFDFDFDFFE5874C504C81F2FFFDFFFBF7FCFAFC",
      INIT_46 => X"FDFDFCFCFAFAF7F9FAFFFFFFFEFCFFFFFFFFFFFFFFFEFDFFFEFFFFFFFFFDF9F4",
      INIT_47 => X"FFFCF8F8FFFFFFFCFBFFF9FEFBFEFFFFA54E4E4B52BEFFFFFEFCFDFFFFFFFFFF",
      INIT_48 => X"FAFAFBFBFEFFFFFFFEFDFDFDFFFFB75453535DC7FFFFFEFBFDFCFAFCFFFFFFFF",
      INIT_49 => X"FAFAFAF9FCFEFEFBF8F6F7FBFFFFFEFDFCFBF9F9FCFBFDFFFDFAFAFEF8F8F9F9",
      INIT_4A => X"FFFFFFFEFCFFF9FEFEFFFFF47B43514C75E6FFFFFEFCFCFFFFFFFFFFFCFCFCFC",
      INIT_4B => X"FDFEFEFEFEFDFDFEFFFFE16B4F584D9BFEFFFEFBFFF9F9FDFFFFFFFFFFFCF8F8",
      INIT_4C => X"FCF6F5F8FFFFFFFDFFFFFFFFFFFFFFFFFFFFFEFDFAF7FBFFFAF8F9F9FAFAFBFB",
      INIT_4D => X"FBFEF9FDFEFFFFDB6447554B94FFFFFFFDFBFCFFFFFFFEFDFCFCFCFBFAFAFAFA",
      INIT_4E => X"FDFDFDFEFFFFFF914B534E74E9FFFFF9FFF7FDFFFFFFFFFFFFFCF9F9FFFFFFFD",
      INIT_4F => X"FDF8F1EAE6E6E7EBEFF0EEEDF9FEFFFFFFFFFCF8FAFAF9F9FAFAFBFBFDFDFEFE",
      INIT_50 => X"FEFFFEBB5C515353B1FFFCFFFCFBFCFFFFFFFDFBFBFCFCFCFBFCFBFBF6F7FBFE",
      INIT_51 => X"FFFEFFC058485056C4FFFFFAFFF5FEFFFFFFFFFFFFFCF9F9FFFFFFFEFAFEF9FD",
      INIT_52 => X"8D8E90949A9C97949FB4CCE3FAFFFFF6FBFAF9F9FAFAFBFBFCFCFDFDFDFDFDFD",
      INIT_53 => X"52554967D1FFFFFFFBFBFEFFFFFFFDFAFBFCFCFCFCFCFBFBFCFDF6E1C2A79A98",
      INIT_54 => X"7544524C96FFFFFBFFF5FFFBFFFFFFFFFFFDF9F9FFFEFEFFFAFEFBFDFEFFF198",
      INIT_55 => X"60615B555466798DBDF2FFFFFBFAF9F8F9F9FBFBFBFCFCFDFDFDFBFDFFFDFFE5",
      INIT_56 => X"EEFFFFFFFBFBFEFFFFFFFCF8FBFBFCFCFCFCFDFEFFEBC093705C595B5656575B",
      INIT_57 => X"76FAFFFDFFF6FFF8FFFFFFFFFFFDF9F9FFFEFEFFF9FEFCFDFFFFE87C4C584183",
      INIT_58 => X"58584D4C7DCEFDFFFBF8F8F8F9F9FBFBFBFBFCFDFDFDFBFDFAFAFFF98D45534D",
      INIT_59 => X"FBFDFFFFFFFFFBF8FBFBFBFCFCFCFDFFFDC67D4D4655636C7170707377757067",
      INIT_5A => X"FFFDF8FBFDFFFFFFFFFDFAFAFFFCFDFFF9FEFDFDFEFFE16B4A5A3F99FFFFFFF8",
      INIT_5B => X"52A4FFFBFAF8F8F8FAFAFDFDFDFCFBFCFAFAF9FCFFFFFFFFB04E4E4A5ADAFFFF",
      INIT_5C => X"FDFCFBFBFEFEFEFEFCFCFBFFE88C565F6C7F9A9FAFB4B7B6B8BBB2A1806C6157",
      INIT_5D => X"FDFFFFFFFFFDFAFAFFFEFCF9FEF6FFFDFFFFBC5D48524BC1FFFFFFF6FDFFFFFF",
      INIT_5E => X"F8F7F8F8FAFAFDFDFFFDFDFCFAFAF9FAFDFEFFFFC5604C4A52BFFFFFFFFFF8FB",
      INIT_5F => X"FEFEFEFEFCFCFBFFE0844F6288B6E0EDECF1F3F1F0EDE1D1B69979594693F7FC",
      INIT_60 => X"FFFDFCFAFFFEFCF9FFF7FFFCFFFFB0554B5354CDFFFFFFF8FDFFFFFFFDFCFBFB",
      INIT_61 => X"FAFCFEFEFFFDFDFCFAFAF9FAFBFFFFFFE479484A4B98FFFFF8FFF7FEFDFFFFFF",
      INIT_62 => X"FEFEFCFFD98551658CBBE0E8EBF0F4EEE7DFD2C3B09777584C93F4FFF8F5F6F8",
      INIT_63 => X"FFFEFCF8FFF8FEFBFFFB9F4C4D5062E0FFFFFAFAFDFFFFFFFDFBFBFCFEFFFFFF",
      INIT_64 => X"FFFDFDFCFAF8F8F9F8FFFFFFF890464E4876F6FFF3FFF7FEFCFFFFFFFFFDFCFC",
      INIT_65 => X"EAA0655C67829DA8C9CED1CDC4B7ACA0806D544D5BA4F7FEF5F5F6F8FAFCFEFF",
      INIT_66 => X"FFF9FCFDFFF18F474F4D73F3FFFFF5F9FDFFFFFFFCFCFCFEFFFFFFFFFEFEFCFF",
      INIT_67 => X"FAFAF9FAFAFFFFFFFFA349514B61E5FFF5FFF8FCFCFFFFFFFFFDFCFCFDFDFAF8",
      INIT_68 => X"51556E7E848789887F766D696357495980C3FDFBF5F4F6F8FAFDFFFFFFFDFDFC",
      INIT_69 => X"FFE9844A4F4C84FFFFFFF1F8FDFFFFFFFBFBFBFEFFFFFFFFFEFEFEFEFFCA8E66",
      INIT_6A => X"F9FFFFFFFFBB56514E55C8FFFCFEFBF8FCFDFFFFFFFFFDFCFCFDFAF8FAFAFCFF",
      INIT_6B => X"616060615E5A58575867769ECEF5FFF7F4F3F5F8FAFDFFFFFFFDFDFCFAF8F8F9",
      INIT_6C => X"4F4D96FFFFFFF0F6FDFFFFFEFAFBFBFEFFFFFFFFFEFEFEFCFFEACAA57D645F60",
      INIT_6D => X"FFD5664C4E50AAFFFFF9FFF5FCFDFFFFFFFFFDFCFCFCFBF9F8FCFDFFFFDD774D",
      INIT_6E => X"6A6A6B7287ACC6EDFFFFFFF4F3F3F5F6FCFEFFFFFFFDFDFCFAFAF9F9F9FEFFFF",
      INIT_6F => X"FFFFF4F8FEFFFFFDFAFAFBFEFFFFFFFFFFFFFEFAF1F1F1E4C8A98E7E70686467",
      INIT_70 => X"4C4F97FEFFF5FFF3FAFDFFFFFFFFFCFCFCFCFBF8F6FEFEFFFFD06A4E5053A5FF",
      INIT_71 => X"DFFEFFFFFFF6F9F3F4F4F6F8FCFDFFFFFFFDFDFDFCFBFBFAF9F7FFFFFFE77449",
      INIT_72 => X"FEFFFFFDF9FAFBFEFEFEFEFEFEFEFCF8EFF1F9F9F9EFDED0BCB0AAAEB4B8BDC3",
      INIT_73 => X"FFFFF5FFFCFDFFFFFFFFFCFCFCFCFBF9F8FFFFFEFFC662505557ADFFFCFFF9FC",
      INIT_74 => X"FCFBFAF8F8F9F9F9FCFCFEFDFCFAFCFCFEFEFEFCF9F4FFFCFFF489464F5868FF",
      INIT_75 => X"FAFBFCFDFCFEFEFCFBFBFAF8F7F7F8FAFBFCFEFFF7F7F7F7F7F6F6F6FFFFFEFE",
      INIT_76 => X"FAFCFDFFFFFDFCFAFCFCFCFCFFFFFAF9FFB6664E5453C2FFFCFBF9FFFFFFFFFE",
      INIT_77 => X"FBFBFBFBFCFCFDFBFAF9FAFCFFFFFFFDFAF3FFFBFFFA954C515965FBFFFFF6FD",
      INIT_78 => X"FCFCFCFBFAFAF8F8FAFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFB",
      INIT_79 => X"FFFDFCFCFCFCFCFDFFFFFBF7FFB367515554C0FFF9FBFBFFFFFFFFFEFAFAFBFD",
      INIT_7A => X"FCFDFDFBFAFAFCFCFFFFFFFDFCF4FCFCFFFFA75556585DE8FFFFF7FCFCFDFFFF",
      INIT_7B => X"FBFAF8FAFBFBFBFBFBFBFBFBFDFDFDFDFDFDFDFDFBFBFBFBFBFBFBFBFBFBFBFC",
      INIT_7C => X"FCFCFCFDFFFFFBF7FFAE65525456C2FFF8FBFCFFFFFFFFFEFAFBFCFDFCFCFCFC",
      INIT_7D => X"FAF9FAFCFFFFFFFDFEF6F9FCFFFFB956575654D2FFFFFAFAFAFCFDFFFFFDFCFA",
      INIT_7E => X"FAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFCFCFDFDFDFC",
      INIT_7F => X"FFFFFCF7FFA861545458C5FFF8FBFDFFFFFFFFFEFAFAFBFDFCFCFCFBFAFAF8F8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFDFFF8F7FCFFFFC9595A554EBDFFFFFCFAFCFDFFFFFFFDFCFCFCFCFCFD",
      INIT_01 => X"FBFBFBFBFAFAFAFAFAFAFAFAFCFCFCFCFCFCFCFCFCFCFCFDFDFEFEFCFAFAFCFC",
      INIT_02 => X"FFA25E55545BC8FFF7FCFDFFFFFFFFFEFAFBFCFDFCFCFCFCFBFAF8FAFBFBFBFB",
      INIT_03 => X"FEFAF6FDFFFFD85C57544BABFFFFFDF9FAFCFDFFFFFDFCFAFCFCFCFDFFFFFCF7",
      INIT_04 => X"FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFDFDFDFEFEFCFAF9FAFCFFFFFFFD",
      INIT_05 => X"545DCAFFF7FCFEFFFFFFFFFEFAFAFBFDFCFCFCFBFAFAF8F8FAFBFBFBFBFBFBFB",
      INIT_06 => X"FFFFE86657544AA0FFFFFFFAFCFDFFFFFFFDFCFCFCFCFCFDFFFFFDF6FE9C5A57",
      INIT_07 => X"FDFDFDFDFCFCFCFCFCFCFCFCFCFCFDFDFEFEFFFDFAFAFCFCFFFFFFFDFAFAF7FF",
      INIT_08 => X"F6FCFFFFFFFFFFFEFAFBFCFDFCFCFCFCFBFAF8FAFBFBFBFBFBFBFBFBFDFDFDFD",
      INIT_09 => X"53544B9AFFFFFFFAFAFCFDFFFFFDFCFAFCFCFCFDFEFFFDF6FB975858545FCCFF",
      INIT_0A => X"FDFDFDFDFDFDFDFDFCFDFDFDFEFEFFFDFAF9FAFCFFFFFFFDF7FAF7FFFFFFF36C",
      INIT_0B => X"FFFFFFFEFAFAFBFDFCFCFCFBFAFAF8F8FAFBFBFBFBFBFBFBFAFAFAFAFAFAFAFA",
      INIT_0C => X"FFFFF8F9FCFDFFFFFFFDFCFCFCFCFCFDFEFFFDF6FA945658545FCEFFF6FCFFFF",
      INIT_0D => X"FCFCFDFDFDFDFDFEFEFFFFFDF8F8FBFDFFFFFDFBF7F9FAFFFFFFFE7155524988",
      INIT_0E => X"FAFBFCFDFCFCFCFCFBFAF8FAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFAFBFBFB",
      INIT_0F => X"FAFCFDFFFFFDFCFAFCFCFCFDFFFCFAF9FA9255575362D1FFF4FCFFFFFFFFFEFD",
      INIT_10 => X"FDFDFDFEFEFFFFFDF8F8FAFDFFFFFEFCF7FAF9FEFFFFFF7354524885FFFFF8F8",
      INIT_11 => X"FCFCFCFBFAFAF8F8FAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFCFCFDFD",
      INIT_12 => X"FFFDFCFCFCFCFCFDFFFCFBF9F99155575361D0FFF4FCFFFFFFFFFEFDFAFAFBFD",
      INIT_13 => X"FFFFFFFEF9FAFDFEFFFFFFFDF9FAF9FDFFFFFF7A56534781FCFFF9FAFCFDFFFF",
      INIT_14 => X"FBFAF8FAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFCFCFDFDFDFDFDFEFE",
      INIT_15 => X"FCFCFCFDFFFCFDF9F89055585360CEFFF5FCFFFFFFFFFEFDFAFBFCFDFCFCFCFC",
      INIT_16 => X"FAFAFCFFFFFFFFFEFAFAF8FCFFFFFF7C5553467DF8FFF9FAFAFCFDFFFFFDFCFA",
      INIT_17 => X"FAFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFCFCFDFDFDFEFDFEFEFEFFFFFFFE",
      INIT_18 => X"FEFCFEFAF7915658545ECCFFF6FCFEFFFFFFFEFDFAFAFBFDFCFCFCFBFAFAF8F8",
      INIT_19 => X"FFFFFFFEFAFAF8FCFFFFFF805754457AF5FFFAFBFCFDFFFFFFFDFCFCFCFCFCFD",
      INIT_1A => X"FBFBFBFBFBFBFBFBFBFBFBFBFCFCFCFDFDFEFEFEFEFEFEFFFFFFFFFEFBFBFEFF",
      INIT_1B => X"F9945857545CC9FFF7FCFEFFFFFFFEFDFAFBFCFDFCFCFCFCFBFAF8FAFBFBFBFB",
      INIT_1C => X"FAFAF8FCFFFFFF7D5555467AF5FFFBF9FAFCFDFFFFFDFCFAFCFCFCFDFEFDFFFA",
      INIT_1D => X"FBFBFBFBFBFBFBFBFCFCFDFDFDFEFEFEFEFEFFFFFFFFFFFFFBFAFCFFFFFFFFFE",
      INIT_1E => X"555AC7FFF8FCFDFFFFFFFEFDFAFAFBFDFCFCFCFBFAFAF8F8FAFBFBFBFBFBFBFB",
      INIT_1F => X"FFFFFF7C5656487AF5FFFCFAFCFDFFFFFFFDFCFCFCFCFCFDFFFEFFF9FB995B55",
      INIT_20 => X"FBFBFBFBFCFCFDFDFEFEFFFFFFFFFFFFFFFFFFFFFAFBFEFFFFFFFFFDF9FAF9FD",
      INIT_21 => X"F9FCFDFFFFFFFEFDFAFBFCFDFCFCFCFCFBFAF8FAFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_22 => X"55574A7BF6FFFDF9FCFCFDFFFFFDFCFAFCFCFCFDFFFFFEF9FE9F5E545559C5FF",
      INIT_23 => X"FDFEFEFEFFFFFFFFFFFFFFFEFEFFFFFEF9F9FBFFFFFFFEFCF8F9F8FDFFFFFF78",
      INIT_24 => X"FEFFFDFBFAFAFBFDFCFCFCFCFBFAFAFAFBFBFBFBFBFAFAFAFAFBFBFBFBFBFBFB",
      INIT_25 => X"FFFAFFF9FCFDFFFFFDFDFCFCFCFCFCFDFFFFFFFBFFA25D505358C7FFFCFCFAFE",
      INIT_26 => X"FFFFFFFFFFFEFCFCFAFBFAFAF7F8FCFFFFFFFDFAF8EFFAFBFFFFFA7357534C89",
      INIT_27 => X"FCFBFAFAFEFEFEFCFCFBFBFBFBFBFAFAFAFAFAFAFCFCFCFDFDFEFEFEFFFFFFFF",
      INIT_28 => X"FCFCFDFFFDFCFAFAFCFCFCFDFDFFFEFFFFB8534F4D57BEFFFAFFF3FDFBFFFDFB",
      INIT_29 => X"FFFEFCFCFAFAF9F9F5F7FBFEFFFFFCF9F7EFF8F8FDFFF76F57524C8FFFFBFFF9",
      INIT_2A => X"FFFFFFFFFDFDFDFDFDFCFCFBFBFBFBFBFCFCFCFDFEFEFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FDFDFCFCFCFCFCFCFBFFFFFFFFBB534B4C56BBFFFFFFF1F9F9FDFDFBFBFCFBFB",
      INIT_2C => X"FBFBFAFAF6FAFDFFFFFFFDFAF8F1F8F7FDFFF66F58514C9AFFFEFFFAFCFDFFFF",
      INIT_2D => X"FDFDFCFDFDFDFDFDFDFCFCFCFDFDFDFEFEFFFFFFFFFFFFFFFFFFFFFFFEFCFCFC",
      INIT_2E => X"FCFCFCFDFEFFFFFFFFC159494C55B0FFFFFFF2F8F9FDFDFCFBFCFBFCFFFFFFFF",
      INIT_2F => X"F9F8FCFFFFFFFDFAF7F3F7F6FFFFF77455504EACFFFFFFFBFCFCFDFFFDFDFCFA",
      INIT_30 => X"FFFFFFFFFDFDFDFDFEFEFEFEFFFFFFFEFEFDFDFEFEFEFFFDFDFDFCFDFBFBFCFB",
      INIT_31 => X"FDFFFFFFFFCA62474D53A1FFFFFFF4F6F9FBFCFCFCFBFBFCFDFFFFFFFDFDFCFD",
      INIT_32 => X"FFFFFDF9F8F5F9F7FFFFF975545255C2FFFFFFFBFCFDFFFFFFFDFCFCFCFCFCFC",
      INIT_33 => X"FFFFFFFFFFFFFEFEFEFEFEFDFDFBFBFCFCFCFDFCFCFCFDFDFDFEFEFCFAFBFEFF",
      INIT_34 => X"FFD66E474E5191FFFFFFF7F6F9FDFDFCFCFCFCFDFEFEFEFEFEFEFDFEFFFFFFFF",
      INIT_35 => X"F7F7F9F6FFFFF26F52525DD8FFFFFBFBFAFCFDFFFFFDFCFCFCFCFCFCFEFFFFFF",
      INIT_36 => X"FEFEFEFDFDFDFCFCFBFAFAFBFBF9FAFAFAFDFDFDFEFEFFFDFBFAFEFFFFFFFDF9",
      INIT_37 => X"504F80F9FFFFF8F6F8FBFCFBFBFCFDFEFEFEFEFEFEFDFDFDFEFFFFFFFFFEFEFE",
      INIT_38 => X"FFFFEA634F5466EBFFFFF8FBFAFCFDFFFFFDFCFCFCFCFCFCFEFFFFFFFFE27A48",
      INIT_39 => X"FAFAF9F9FAFAFAF9F9F9FAFAFBFBFBFCFEFFFFFDFCFBFEFFFFFFFDF9F7F9F9F7",
      INIT_3A => X"FFFDF8F6F8FBFCFCFBFDFEFEFEFEFEFEFDFDFDFCFCFCFDFDFDFEFEFEFEFDFDFC",
      INIT_3B => X"4E546BF6FFFFF6FAF9FCFDFFFFFDFCFCFCFCFCFCFCFEFFFFFFEA844A514E74F2",
      INIT_3C => X"FAFAFAF9F9F8F9F9FAFAFAFCFEFFFFFFFDFBFFFFFFFFFDF9F8FDFBF6FFFFE159",
      INIT_3D => X"F8FAFAFBFBFCFCFEFEFFFFFEFEFDFDFBFAFAFAFBFDFDFEFEFDFCFCFAF9F7F7F7",
      INIT_3E => X"FFF1FBF7F9FCFDFFFFFFFDFCFCFCFCFCFCFCFEFFFFF08A4C524D6CEDFFFDF9F6",
      INIT_3F => X"F7F9FAF9F9FAFBFCFEFFFFFFFDFCFEFFFFFFFFFDF7F5FFF7FFFFB3524B5395FB",
      INIT_40 => X"FDFDFDFFFEFEFDFDFCFBFBF7FCF2F5F7F5FEFFEFFBFCFFFFFFFDFCFCFAFFFFFE",
      INIT_41 => X"F9FCFDFFFFFFFDFCFAFBFCFDF7FDFFFCFFF99D504F495CCBFFFCFAFBFAFBFBFC",
      INIT_42 => X"F9F9FBFCFFFFFFFFFDFBFEFFFFFFFFFDFAF9FFF8FFFFA3514E52A7FFFFF6F8F4",
      INIT_43 => X"FDFEFDFDFBFBF9F6F5F0F8FBF5F9FFFFFFFFFFFEFBF8F5F5FFFDFBFDFFFFFFF8",
      INIT_44 => X"FFFFFDFDFAFBFCFDF9F9FFFEFFFFAE54504C55B9FFFFF8FCFAFCFCFCFCFBFDFF",
      INIT_45 => X"FFFFFFFFFBFBFEFFFFFFFFFDFDFCFCFBFFF28B4C5055C3FFFEFCF3F4F9FAFDFF",
      INIT_46 => X"FCFBF9F6F4F0F8FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F7F9FAFBFC",
      INIT_47 => X"FBFBFCFDFCF7FFFFFFFFC85A52514EA0FFFFF5FDFAFCFCFDFCFCFEFFFDFDFDFC",
      INIT_48 => X"FBFBFCFEFFFFFFFDFBFEF8FFFFD6724A4D5BDCFFF4FFF1F5F8FAFDFFFFFFFDFD",
      INIT_49 => X"F8F1F7FFFFF1E0D5C8CACBCDD3DAE2E7FBFFFFFFFFF9F8FEFBFAFBFCFDFFFFFF",
      INIT_4A => X"FEF6FBFFFFFFE06452554A87F3FFF6FEFAFAFBFBFBFCFDFEFEFDFDFDFCFAF9F6",
      INIT_4B => X"FFFFFFFEF8FFF8FFFFB8604A4A6FEDFFF1FFF2F7F8FAFDFFFFFFFDFDFBFBFCFA",
      INIT_4C => X"D5B19284737271737A848D92B6CAE7FCFFFFFFFFFBFBFCFDFFFFFFFFFBFBFCFF",
      INIT_4D => X"FCFFF17653584B74E1FFF7FCFAFBFCFBFCFDFDFEFEFEFEFDFBFAFAF9F7FBFBEE",
      INIT_4E => X"F8FFF9FFF392544A4C92FAFFF3FEF5F8F8FAFDFFFFFFFDFDFCFCFBF9FFF9F8FF",
      INIT_4F => X"5958555354575A5B5F6F8BB2E2FFFFFBFDFCFCFDFEFFFFFFFBFBFCFEFFFFFFFE",
      INIT_50 => X"56574E62C6FFFBFBFBFAFAFCFCFCFCFDFCFEFEFDFBFBF9F9F5FFF6C38C655252",
      INIT_51 => X"D46F4D4A54B9FFFFFBF9F6F6F8FAFDFFFFFFFDFDFDFCFBF9FDFCF4FFFDFFFE93",
      INIT_52 => X"7C77726D5E5C596BA5E9FFF8FDFCFCFEFFFFFFFFFBFBFCFFFFFFFFFEFCFFFBFF",
      INIT_53 => X"A7FFFFFBFBFBFCFCFDFDFEFFFFFFFEFEFBFBF9FAFBFFD689594F5968767B7C7D",
      INIT_54 => X"59CEFFFFFFF7F8F6F9FAFDFFFFFFFDFDFDFCFBF8F8FFF2FFFFFFFFB35B544F55",
      INIT_55 => X"A18E6C547CCDFFFFFDFCFDFDFEFFFFFFFEFEFEFEFFFDFEFDFFFFFFFFBF5A4A4A",
      INIT_56 => X"FCFEFDFEFEFDFEFFFDFFFEFCFBFAFAFAFFF9B25E4B68889BAFB8C3CBCCC7BFB4",
      INIT_57 => X"FFF9FFF5FDFBFAFDFFFFFFFFFDFCFBF8F5FFF0FFFFFFFFC75E54524C95F9FFFD",
      INIT_58 => X"5090ECFFFFFCFCFAFBFDFDFFFFFFFFFDFAF8F8FAF3FFFFF5964C594679F0FFFD",
      INIT_59 => X"FFFFFFFFFDFDFDFBFBF8F8FAFFF9A457587299D4EBF7FDFBFAF9F4E4CAB39968",
      INIT_5A => X"FEFCFBFCFDFDFDFEFBFBFAFCFFFEF7F4F5FDF9EA6E5E535C6CF1FFFCFFFFFFFF",
      INIT_5B => X"FFFDFCFAFAFAFCFFFFFFFFFDF8F5F6F9FDFFFFD676495A4C98F8FEFAFFF9FFF9",
      INIT_5C => X"FEFEFCFCF9F9F8FAFFF8B4644F5E85BCD9E4EAEAEAEBE7DACDAF90604C8EE9FF",
      INIT_5D => X"FAFAFBFDFBFBFAFCFFFFF9F4F2FBFBF17E5C595363DCFFFDFFFFFFFFFFFFFFFF",
      INIT_5E => X"FBFCFEFFFFFFFFFCF8F5F6FAFFFFFFAA56485660C9FFFEFAFFF7FFFDFEFEFDFC",
      INIT_5F => X"FBFAFAFAFDFBD28C5A4D627FA2AFBBC0C6C7C3B9A68469515CA7F2FFFFFDFCFB",
      INIT_60 => X"FBFBFAFDFFFFFDF7F4FCFFFFA25D5F4B54B0FFFFFFFFFFFFFFFFFFFFFEFEFEFD",
      INIT_61 => X"FFFFFFFAF6F6F8FCFFFFE2804E4C508BF0FFFDFBFFF8FFFEFCFFFFFCFAFBFEFF",
      INIT_62 => X"FBFCF5C88B67584D5E697884898A867F694F4A6093DDFFFFFEFCFBFBFCFCFEFF",
      INIT_63 => X"FFFFFFF8F2FAFFFFD265604B4E7FF4FFFFFEFFFFFFFFFEFFFDFFFEFEFCFBFBFB",
      INIT_64 => X"F6F6F9FDFFFBB75E524D58C3FFFFFCFEFFFAFDFDFAFFFFFDFCFFFFFFFCFBFAFD",
      INIT_65 => X"CCA88863595A5A5C5C5A5B5B525774A3D7FFFFFEFDFDFBFBFEFEFFFFFFFFFDF9",
      INIT_66 => X"F1F5FFFFF4755952535CDAFFFEFDFDFDFDFCFEFEFCFDFDFCFEFDFDFBF9F9FFF7",
      INIT_67 => X"FFE3864A51517DF3FFFBFDFFFFFDFCFCFAFFFFFDFFFFFFFAFEFCFAFCFFFFFFFA",
      INIT_68 => X"897C6A5C5452576183A0CCF0FFFFFFFDFDFDFBFCFEFFFFFFFFFFFCF9F6F8FAFF",
      INIT_69 => X"FF985556554FB7FFFDFAFAFAFAFCFCFDFBFCFCFCFEFDFDFBF9F5FFFFFAEAD1B4",
      INIT_6A => X"5063B9FFFFF6FFFFFAFEFDFCFCFFFFFCFFFFFAEFFEFDFCFCFFFFFFFAF0F4FEFF",
      INIT_6B => X"B7B5BAC6D3E9FFFFFFFFFEFEFDFBFCFCFFFFFFFFFFFCF9F8F8F9FDFFFFB35D4B",
      INIT_6C => X"514C8FF3FFF9F9FAFBFBFBFDF8F9FBFCFDFDFDFAF7F6F7FAFFFFFAF4EDDDCCC0",
      INIT_6D => X"FFF5FFFFF6FEFEFDFEFFFEFAFEFFF4E5FFFDFCFCFFFEFDFCF3F6FFFFFFC85B56",
      INIT_6E => X"FFFFFFFFFDFBFCFFFBFCFCFEFFFFFFFFFDFAF9F8F9FAFFFFE08845555276E7FF",
      INIT_6F => X"FFFAFAFAFAFAFAFBF5F7FAFAFBFCFDFCF7FDF6F2FDFEFCFFFFFDF9F8F7F4F5FE",
      INIT_70 => X"FDFDFDFDFFFCFFFBF7FFF7CFFFFDFCFBFFFCFCFEF8FAFFFFFFEE6553484C75D9",
      INIT_71 => X"FEFDFDFCFDFDFFFFFFFFFFFFFFF8F5FAFEFCFCFFA8664F4C56B5FFFFFFFDFDFD",
      INIT_72 => X"F5FAFFF1F7F8F9FBFCFEFEFDFBFBFBFDFDFEFEFEFCFDFEFEFDFDFBFAFFFFFFFE",
      INIT_73 => X"FFFCFFFCF7FFFADAFFFFFEFDFFFFFDFAF9F9FCFFFFFF9B515243669CFFF3FDFF",
      INIT_74 => X"FDFDFFFFFFFFFFFFFFF6FEFFFDFFFFD47957435184DBFFFFFFFDFDFDFDFDFDFD",
      INIT_75 => X"F6F7F8FBFBFCFEFEFEFDFDFEFEFEFEFEFCFDFCFCFCFCF9F8FCFDFDFCFDFDFCFC",
      INIT_76 => X"F8FFFFEAFFFFFFFDFFFFFDFCFAFAFCFFFFFFC262494D567CE7FEFFF8FBFEF9FA",
      INIT_77 => X"FFFFFFFFFFF6FFFEF9FFF49A574F4064BFFFFFFFFFFDFDFDFDFDFDFDFFFCFFFC",
      INIT_78 => X"FCFFFFFFFFFFFFFFFFFFFFFFFDFDFCFDFDFDFBFBFCFCFCFBFBFCFCFCFFFFFFFF",
      INIT_79 => X"FFFFFEFDFDFDFCFCFAFAFCFDFFFFF28A4B564E5EB2FBFFF1FFFFF0FFF6F7F9F9",
      INIT_7A => X"FFFBFCFAFBFFCC6E5450528DE9FFFFFFFDFDFDFDFDFDFDFDFDFDFFFDFAFFFFFA",
      INIT_7B => X"FFFFFFFFFFFFFEFEFEFCFCFDFDFDFDFDFAFAFBFBFCFCFCFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FDFDFCFCFCFCFCFDFFFFFFBB605258577AE0FFF8FFFEF0FCF7F7F8FAFDFDFFFF",
      INIT_7D => X"FFE29354515075C7FFFFF7FAFCFDFDFDFDFDFDFDFDFDFFFDFCFFFFFFFFFFFFFD",
      INIT_7E => X"FEFEFCFCFDFDFDFDFDFEFFFEFAFAFBFBFEFEFFFFFFFFFFFFFFFFFFFFFCFFFBFF",
      INIT_7F => X"FDFCFCFCFDFFFFE78649625B55B2FFFFFFFFFCF9F8F9FAFBFDFEFFFFFEFFFFFE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"485CA7F8FFFCF4F6FAFDFDFDFDFDFDFDFDFEFDFCFEFFFFFFFFFFFEFCFDFCFDFD",
      INIT_01 => X"FCFCFCFDFDFEFFFFFBFAFBFCFEFFFFFFFFFFFFFFFFFFFFFDF8FFFFFFFFB4614C",
      INIT_02 => X"FEFFFAFFB6595F5A4B82DCFFFFFFFFFCFAF9F9FBFDFEFFFFFDFDFDFDFCFCFBFB",
      INIT_03 => X"FFFAF3F4FAFDFDFDFDFDFDFDFEFEFAFBFFFEFBFFFFFFFEFCFCFCFDFDFDFCFAFA",
      INIT_04 => X"FDFEFFFFFDFBFEFEFFFFFFFFFFFFFFFFFFFFFDFDFAFFFFFFCF7D4A4D538FE2FF",
      INIT_05 => X"E7905C5B505AA2F2FFFFFFFFFAF9FAFBFEFEFFFFFCFBFBFBF9F9F9F9FAFCFCFC",
      INIT_06 => X"F9FDFDFDFDFFFFFFFFFEF9FAFFFCF5FFFFFFFDFEFDFCFDFDFDFDFCFAFCFFFDFF",
      INIT_07 => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFBFFEC9C5245526DC5FFFFFFF8F3F5",
      INIT_08 => X"564676D6FFFEF6FEFAF8F9FAFCFFFFFFFBF9F9F9F8F8F8F8FBFAFBFAFCFDFFFF",
      INIT_09 => X"FFFFFFFFFEFEFCFBF9F8F7FEFFFFFDFEFFFDFDFDFDFCFAFAFBF6FFFFFFC1595D",
      INIT_0A => X"FFFEFCFBF5FBFEFBF9FBFFFFFFFFFFC25A455E50ADF3FFFFFFFEF5F8F9FCFDFD",
      INIT_0B => X"DFFFF7FDF0F4F7F8F9FDFFFFFDFAFAFAFAFAFAFAFAFAFBFBFBFBFBFEFFFFFFFF",
      INIT_0C => X"FEFEFCF9F8F6F6FBFEFFFFFFFFFFFFFFFDFCFAFAFAFCFEFFFFEE9D4653625B81",
      INIT_0D => X"FFFBF7FBFBF9FCFFFFFFCA7A574D5D82D9FFFFFFFFFFF8F9FAFCFDFDFFFFFFFF",
      INIT_0E => X"F4F6FAFBFEFFFFFFFDFBFBFBFBFBFBFBFBFBFBFBFBFBFBFEFFFFFFFFFFFEFBF9",
      INIT_0F => X"F9F6F6FDFDFFFFFFFFFFFFFFFDFCFAFAFDFDFFFFFFF7B874565E55609EE9FFF8",
      INIT_10 => X"FFFAFAFFFFE082494E4E74CBFFFFFFFEFFFFF8FBFAFCFDFFFFFFFFFFFEFEFCF9",
      INIT_11 => X"FDFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCFBFBFDF8FCFF",
      INIT_12 => X"FDFFFFFFFFFFFFFFFDFCFAFAFDFEFFFFFFFFE2B86A55505261AEF7FFF6F8FAFA",
      INIT_13 => X"D98E564E4B61AFFFFFFFFFFCFFFEF9FDFCFCFDFDFFFFFFFFFEFEFCFBF9F8F7FD",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFCFCFCF5F9FEFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFDFCFAFAFBFEFFFFFFFFFEE99A5E515F526DC2FDFCFDFBF6F7FCFDFB",
      INIT_16 => X"5F9CECFFFFFDFBFFFFFCFAFFFCFCFDFDFFFFFFFFFEFEFCFBFAF9F9FEFCFDFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFBFBFBFBFBFBFCFFFFFCF7FFFFF8DB92584752",
      INIT_18 => X"FDFCFAFAF9FEFFFFFFFFFFFBD68A575B534E85D1FFFFFFFEF8FBFCFBFFFFFFFF",
      INIT_19 => X"FAFAFEFFFFFEFCFEFDFCFDFDFFFFFFFFFDFEFCFCFCFAFAFFFBFDFEFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFAF8F8F8F8FAFBFDFFFFFFFFFFFFC18158594F5792E4FFFA",
      INIT_1B => X"FBFDFFFFFCFFFFFDFFC6745052506189E6FDFFFFFFFEFDFCFFFFFFFFFFFFFFFF",
      INIT_1C => X"FDFFFFFEFFFDFFFFFFFFFFFFFDFEFCFCFDFCFDFFF9FCFFFFFFFFFFFFFDFCFAFC",
      INIT_1D => X"FFFFFFFEF7F6F6F7F7FAFCFEFBFFFFFFEFB8764A50616A8FD7FFFFF5FAF8FDFF",
      INIT_1E => X"FDFDFEFEFFF5B3725D5B5A5F9DCBFBFFFFFDFBFAFDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFDFFFFFFFFFFFFFDFEFCFCFDFDFEFFFAFBFFFFFFFFFFFFFDFDFCFCFFFEFFFF",
      INIT_20 => X"F6F5F5F6F9FBFDFFFFFFFFE8A9624A58625B86DDFFFDF0FAF7F4F6F6F7FFFFFF",
      INIT_21 => X"FFFFEDAA705B5C5C5598E1FFFFFDF9F7FDFEFEFEFEFEFEFEFEFEFEFEFEFEFEFD",
      INIT_22 => X"FDFDFDFDFFFFFFF7FFFFFDFFF9FAFFFFFFFFFFFFFDFDFCFCFFFDFFFFFFFEFFFF",
      INIT_23 => X"F8FDFFFFF9FFDE8F585155515FA2E6FFFFFFFFFBF6F5F7F8FDFFFFFFFFFFFFFF",
      INIT_24 => X"AE705A635F5E82C6F8FFFAF9FCFEFEFDFCFCFBFAF9FCFCF9FAFCFDF8F6FCFDF8",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFCFCFFFFFEFFFFFEFDFDFCFBFEFFFFFFFFFDFFFFFFFFEA",
      INIT_26 => X"F4B87A5B524F5A6BA4D4FDFFFFFDFBF7F4F4F7F8FDFFFFFFFFFFFFFFFDFDFDFD",
      INIT_27 => X"645A5B7BB6ECFFFAFCFFFFFFFFFEFCFBFFFFFFFCFBFDFCFAF4F9FEFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFCFBFFFEFEFEFFFEFDFDFCFBFEFFFFFFFFFCFFFFFFFFF9DCAA785E",
      INIT_29 => X"4E527AB0EEFFFFFFFCFBF9F5F6F6F6F9FCFFFFFFFFFFFFFFFDFDFCFDFFF8FFFF",
      INIT_2A => X"689AD5F7FFFFFFFDF7F6FAFFFAFCFAF7F6F8F8F7FEFEFDFBFDF9EBE0A3704C4B",
      INIT_2B => X"FFFBF8FFFCFCFEFFFFFFFFFEFEFFFFFFFFFFFDFEFFFFFEFFFFE4AC7C5C5C5654",
      INIT_2C => X"FFFFFFFFF9FCFCF7F6F7F8FAFCFFFFFFFFFFFFFFFDFDFCFCFFF5FFFFFCFFFFE7",
      INIT_2D => X"E0E9F8FFFFFDFFFFF7FAFAF7F7FAFAFAFDFFFFFFF6D4A684535556586489C6F7",
      INIT_2E => X"FBFBFDFFFFFFFFFEFFFFFFFFFFFFFDFDF9FFFFFFFFFDDDBF7D6D61594E5486BB",
      INIT_2F => X"FAFFFFFAF9F9FAFBFEFEFFFFFFFFFFFFFDFDFCFCFCFCFFFFFFFFFFC2FCFAF9FB",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFF8E0CAAF8F6D5650555C70A4E4FFFFFFFFFCF9",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFEFDFEF8FFFFFCFCFEF8EAC6966A5D595459648FA8D2F4",
      INIT_32 => X"FCFCFCFDFDFEFFFFFFFFFFFFFDFCFCFCF8FFFFFFFFFFE199F6FDFEF5F9F8FCFE",
      INIT_33 => X"FAFDFDF8F3EEE7E1D5BA94735E5250525C6B8DBDEAFFFFFFFAF8F8F9FEFFFFFA",
      INIT_34 => X"FFFFFEFEFEFDFCFDFFFFFFF9FDFFFCF2E9CFA17865625D514D5F82A4C0D5E6F0",
      INIT_35 => X"FDFDFEFFFFFFFFFFFDFCFCFCFAFFFFFFFFECA668F8FFFFF7F8F8FCFEFFFFFFFF",
      INIT_36 => X"AFA89F966C6964615A565A6187AFE0FFFFFEFBFBF9F6F8F9FBFDFDFAFCFDFDFC",
      INIT_37 => X"FCFCFCFCFFFFFBFEFFFFFFFBF0F4E4BD978077704C4B505A6B829AA9AFB4B6B4",
      INIT_38 => X"00000000000000000000000000000000FFFEFAF7F7F7FBFDFFFFFFFFFFFFFDFD",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end Picture_R_Rom_blk_mem_gen_prim_width;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.Picture_R_Rom_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_R_Rom_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_R_Rom_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \Picture_R_Rom_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \Picture_R_Rom_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_R_Rom_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_R_Rom_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \Picture_R_Rom_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \Picture_R_Rom_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end Picture_R_Rom_blk_mem_gen_generic_cstr;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.Picture_R_Rom_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.Picture_R_Rom_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      \douta[7]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[7]_0\(7 downto 0) => ram_douta(7 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.Picture_R_Rom_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0) => ram_douta(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\Picture_R_Rom_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\Picture_R_Rom_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(4),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end Picture_R_Rom_blk_mem_gen_top;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_top is
begin
\valid.cstr\: entity work.Picture_R_Rom_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end Picture_R_Rom_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.Picture_R_Rom_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     2.319445 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "Picture_R_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "Picture_R_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "yes";
end Picture_R_Rom_blk_mem_gen_v8_4_2;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.Picture_R_Rom_blk_mem_gen_v8_4_2_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of Picture_R_Rom : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Picture_R_Rom : entity is "Picture_R_Rom,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Picture_R_Rom : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of Picture_R_Rom : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end Picture_R_Rom;

architecture STRUCTURE of Picture_R_Rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.319445 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "Picture_R_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "Picture_R_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.Picture_R_Rom_blk_mem_gen_v8_4_2
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
