// Seed: 2429854301
module module_0 (
    input uwire id_0,
    input wor   id_1,
    input tri0  id_2
);
endmodule
module module_1 #(
    parameter id_0 = 32'd80,
    parameter id_4 = 32'd26
) (
    input supply1 _id_0[{  id_0  ,  1 'b0 ,  -1  ,  id_4  } : 1  -  -1],
    input supply0 id_1,
    input tri id_2,
    output uwire id_3,
    input supply0 _id_4,
    input supply1 id_5
);
  logic id_7;
  wire [-1 : 1] id_8, id_9, id_10;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_5
  );
  assign modCall_1.id_2 = 0;
  logic id_11;
endmodule
