INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nstrahs/Downloads/EC311_project/ENDPROJECT/ENDPROJECT.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nstrahs/Downloads/EC311_project/ENDPROJECT/ENDPROJECT.srcs/sim_1/new/clk_divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider_tb
