/*
 * Table of the DAVINCI register configurations for the PINMUX combinations
 *
 * Author: Vladimir Barinov, MontaVista Software, Inc. <source@mvista.com>
 *
 * Based on linux/include/asm-arm/arch-omap/mux.h:
 * Copyright (C) 2003 - 2005 Nokia Corporation
 *
 * Written by Tony Lindgren
 *
 * 2007 (c) MontaVista Software, Inc. This file is licensed under
 * the terms of the GNU General Public License version 2. This program
 * is licensed "as is" without any warranty of any kind, whether express
 * or implied.
 *
 * Copyright (C) 2008 Texas Instruments.
 */

#ifndef __INC_MACH_MUX_H
#define __INC_MACH_MUX_H

#include <mach/dm644x.h>

/* System module registers */
#define PINMUX0			0x00
#define PINMUX1			0x04
/* dm355 only */
#define PINMUX2			0x08
#define PINMUX3			0x0c
#define PINMUX4			0x10
#define INTMUX			0x18
#define EVTMUX			0x1c

struct mux_config {
	char *name;
	const char *mux_reg_name;
	const unsigned int mux_reg;
	const unsigned char mask_offset;
	const unsigned char mask;
	const unsigned char mode;
	bool debug;
};

enum davinci_dm644x_index {
	/* ATA and HDDIR functions */
	DM644X_HDIREN,
	DM644X_ATAEN,
	DM644X_ATAEN_DISABLE,

	/* HPI functions */
	DM644X_HPIEN_DISABLE,

	/* AEAW functions */
	DM644X_AEAW,

	/* Memory Stick */
	DM644X_MSTK,

	/* I2C */
	DM644X_I2C,

	/* ASP function */
	DM644X_MCBSP,

	/* UART1 */
	DM644X_UART1,

	/* UART2 */
	DM644X_UART2,

	/* PWM0 */
	DM644X_PWM0,

	/* PWM1 */
	DM644X_PWM1,

	/* PWM2 */
	DM644X_PWM2,

	/* VLYNQ function */
	DM644X_VLYNQEN,
	DM644X_VLSCREN,
	DM644X_VLYNQWD,

	/* EMAC and MDIO function */
	DM644X_EMACEN,

	/* GPIO3V[0:16] pins */
	DM644X_GPIO3V,

	/* GPIO pins */
	DM644X_GPIO0,
	DM644X_GPIO3,
	DM644X_GPIO43_44,
	DM644X_GPIO46_47,

	/* VPBE */
	DM644X_RGB666,

	/* LCD */
	DM644X_LOEEN,
	DM644X_LFLDEN,
};

enum davinci_dm646x_index {
	/* ATA function */
	DM646X_ATAEN,

	/* AUDIO Clock */
	DM646X_AUDCK1,
	DM646X_AUDCK0,
};

enum davinci_dm355_index {
	/* MMC/SD 0 */
	DM355_MMCSD0,

	/* MMC/SD 1 */
	DM355_SD1_CLK,
	DM355_SD1_CMD,
	DM355_SD1_DATA3,
	DM355_SD1_DATA2,
	DM355_SD1_DATA1,
	DM355_SD1_DATA0,

	/* I2C */
	DM355_I2C_SDA,
	DM355_I2C_SCL,

	/* ASP0 function */
	DM355_MCBSP0_BDX,
	DM355_MCBSP0_X,
	DM355_MCBSP0_BFSX,
	DM355_MCBSP0_BDR,
	DM355_MCBSP0_R,
	DM355_MCBSP0_BFSR,

	/* SPI0 */
	DM355_SPI0_SDI,
	DM355_SPI0_SDENA0,
	DM355_SPI0_SDENA1,

	/* IRQ muxing */
	DM355_INT_EDMA_CC,
	DM355_INT_EDMA_TC0_ERR,
	DM355_INT_EDMA_TC1_ERR,

	/* EDMA event muxing */
	DM355_EVT8_ASP1_TX,
	DM355_EVT9_ASP1_RX,
	DM355_EVT26_MMC0_RX,
};

enum davinci_omapl1x7_index {
	/* UART0 function */
	OMAPL1X7_NUART0_CTS,
	OMAPL1X7_NUART0_RTS,
	OMAPL1X7_UART0_RXD,
	OMAPL1X7_UART0_TXD,

	/* UART1 function */
	OMAPL1X7_UART1_RXD,
	OMAPL1X7_UART1_TXD,

	/* UART2 function */
	OMAPL1X7_UART2_RXD,
	OMAPL1X7_UART2_TXD,

	/* I2C function */
	OMAPL1X7_I2C1_SCL,
	OMAPL1X7_I2C1_SDA,
	OMAPL1X7_I2C0_SDA,
	OMAPL1X7_I2C0_SCL,

	/* EMAC function */
	OMAPL1X7_RMII_TXD_0,
	OMAPL1X7_RMII_TXD_1,
	OMAPL1X7_RMII_TXEN,
	OMAPL1X7_RMII_CRS_DV,
	OMAPL1X7_RMII_RXD_0,
	OMAPL1X7_RMII_RXD_1,
	OMAPL1X7_RMII_RXER,
	OMAPL1X7_MDIO_CLK,
	OMAPL1X7_MDIO_D,

	/* MMC/SD function */
	OMAPL1X7_MMCSD_DAT_0,
	OMAPL1X7_MMCSD_DAT_1,
	OMAPL1X7_MMCSD_DAT_2,
	OMAPL1X7_MMCSD_DAT_3,
	OMAPL1X7_MMCSD_DAT_4,
	OMAPL1X7_MMCSD_DAT_5,
	OMAPL1X7_MMCSD_DAT_6,
	OMAPL1X7_MMCSD_DAT_7,
	OMAPL1X7_MMCSD_CLK,
	OMAPL1X7_MMCSD_CMD,

	/* EMIFA function */
	OMAPL1X7_EMA_D_0,
	OMAPL1X7_EMA_D_1,
	OMAPL1X7_EMA_D_2,
	OMAPL1X7_EMA_D_3,
	OMAPL1X7_EMA_D_4,
	OMAPL1X7_EMA_D_5,
	OMAPL1X7_EMA_D_6,
	OMAPL1X7_EMA_D_7,
	OMAPL1X7_EMA_D_8,
	OMAPL1X7_EMA_D_9,
	OMAPL1X7_EMA_D_10,
	OMAPL1X7_EMA_D_11,
	OMAPL1X7_EMA_D_12,
	OMAPL1X7_EMA_D_13,
	OMAPL1X7_EMA_D_14,
	OMAPL1X7_EMA_D_15,
	OMAPL1X7_EMA_A_0,
	OMAPL1X7_EMA_A_1,
	OMAPL1X7_EMA_A_2,
	OMAPL1X7_EMA_A_3,
	OMAPL1X7_EMA_A_4,
	OMAPL1X7_EMA_A_5,
	OMAPL1X7_EMA_A_6,
	OMAPL1X7_EMA_A_7,
	OMAPL1X7_EMA_A_8,
	OMAPL1X7_EMA_A_9,
	OMAPL1X7_EMA_A_10,
	OMAPL1X7_EMA_A_11,
	OMAPL1X7_EMA_A_12,
	OMAPL1X7_EMA_BA_1,
	OMAPL1X7_EMA_BA_0,
	OMAPL1X7_EMA_CLK,
	OMAPL1X7_EMA_SDCKE,
	OMAPL1X7_NEMA_CAS,
	OMAPL1X7_NEMA_CS_4,
	OMAPL1X7_NEMA_RAS,
	OMAPL1X7_NEMA_WE,
	OMAPL1X7_NEMA_CS_0,
	OMAPL1X7_NEMA_CS_2,
	OMAPL1X7_NEMA_CS_3,
	OMAPL1X7_NEMA_OE,
	OMAPL1X7_NEMA_WE_DQM_1,
	OMAPL1X7_NEMA_WE_DQM_0,
	OMAPL1X7_NEMA_CS_5,
	OMAPL1X7_EMA_WAIT_0,

	/* EMIFB function */
	OMAPL1X7_EMB_SDCKE,
	OMAPL1X7_EMB_CLK_GLUE,
	OMAPL1X7_EMB_CLK,
	OMAPL1X7_NEMB_CS_0,
	OMAPL1X7_NEMB_CAS,
	OMAPL1X7_NEMB_RAS,
	OMAPL1X7_NEMB_WE,
	OMAPL1X7_EMB_BA_1,
	OMAPL1X7_EMB_BA_0,
	OMAPL1X7_EMB_A_0,
	OMAPL1X7_EMB_A_1,
	OMAPL1X7_EMB_A_2,
	OMAPL1X7_EMB_A_3,
	OMAPL1X7_EMB_A_4,
	OMAPL1X7_EMB_A_5,
	OMAPL1X7_EMB_A_6,
	OMAPL1X7_EMB_A_7,
	OMAPL1X7_EMB_A_8,
	OMAPL1X7_EMB_A_9,
	OMAPL1X7_EMB_A_10,
	OMAPL1X7_EMB_A_11,
	OMAPL1X7_EMB_A_12,
	OMAPL1X7_EMB_D_31,
	OMAPL1X7_EMB_D_30,
	OMAPL1X7_EMB_D_29,
	OMAPL1X7_EMB_D_28,
	OMAPL1X7_EMB_D_27,
	OMAPL1X7_EMB_D_26,
	OMAPL1X7_EMB_D_25,
	OMAPL1X7_EMB_D_24,
	OMAPL1X7_EMB_D_23,
	OMAPL1X7_EMB_D_22,
	OMAPL1X7_EMB_D_21,
	OMAPL1X7_EMB_D_20,
	OMAPL1X7_EMB_D_19,
	OMAPL1X7_EMB_D_18,
	OMAPL1X7_EMB_D_17,
	OMAPL1X7_EMB_D_16,
	OMAPL1X7_NEMB_WE_DQM_3,
	OMAPL1X7_NEMB_WE_DQM_2,
	OMAPL1X7_EMB_D_0,
	OMAPL1X7_EMB_D_1,
	OMAPL1X7_EMB_D_2,
	OMAPL1X7_EMB_D_3,
	OMAPL1X7_EMB_D_4,
	OMAPL1X7_EMB_D_5,
	OMAPL1X7_EMB_D_6,
	OMAPL1X7_EMB_D_7,
	OMAPL1X7_EMB_D_8,
	OMAPL1X7_EMB_D_9,
	OMAPL1X7_EMB_D_10,
	OMAPL1X7_EMB_D_11,
	OMAPL1X7_EMB_D_12,
	OMAPL1X7_EMB_D_13,
	OMAPL1X7_EMB_D_14,
	OMAPL1X7_EMB_D_15,
	OMAPL1X7_NEMB_WE_DQM_1,
	OMAPL1X7_NEMB_WE_DQM_0,

	/* SPI0 function */
	OMAPL1X7_SPI0_SOMI_0,
	OMAPL1X7_SPI0_SIMO_0,
	OMAPL1X7_SPI0_CLK,
	OMAPL1X7_NSPI0_ENA,
	OMAPL1X7_NSPI0_SCS_0,

	/* SPI1 function */
	OMAPL1X7_SPI1_SOMI_0,
	OMAPL1X7_SPI1_SIMO_0,
	OMAPL1X7_SPI1_CLK,
	OMAPL1X7_NSPI1_ENA,
	OMAPL1X7_NSPI1_SCS_0,
	OMAPL1X7_GPIO3_10,
};

#ifdef CONFIG_DAVINCI_MUX
/* setup pin muxing */
extern void davinci_mux_init(void);
extern int davinci_mux_register(const struct mux_config *pins,
				unsigned long size);
extern int davinci_cfg_reg(unsigned long reg_cfg);
#else
/* boot loader does it all (no warnings from CONFIG_DAVINCI_MUX_WARNINGS) */
static inline void davinci_mux_init(void) {}
static inline int davinci_mux_register(const struct mux_config *pins,
				       unsigned long size) { return 0; }
static inline int davinci_cfg_reg(unsigned long reg_cfg) { return 0; }
#endif

#endif /* __INC_MACH_MUX_H */
