#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x142f04220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x142f044a0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x142f04610 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x138008010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x142f04d70_0 .net "in", 31 0, o0x138008010;  0 drivers
v0x142f14d60_0 .var "out", 31 0;
S_0x142f04780 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1380080d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x142f14e20_0 .net "clk", 0 0, o0x1380080d0;  0 drivers
o0x138008100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x142f14ec0_0 .net "data_address", 31 0, o0x138008100;  0 drivers
o0x138008130 .functor BUFZ 1, C4<z>; HiZ drive
v0x142f14f70_0 .net "data_read", 0 0, o0x138008130;  0 drivers
v0x142f15020_0 .var "data_readdata", 31 0;
o0x138008190 .functor BUFZ 1, C4<z>; HiZ drive
v0x142f150d0_0 .net "data_write", 0 0, o0x138008190;  0 drivers
o0x1380081c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x142f151b0_0 .net "data_writedata", 31 0, o0x1380081c0;  0 drivers
S_0x142f049a0 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x138008310 .functor BUFZ 1, C4<z>; HiZ drive
v0x142f152f0_0 .net "clk", 0 0, o0x138008310;  0 drivers
v0x142f153a0_0 .var "curr_addr", 31 0;
o0x138008370 .functor BUFZ 1, C4<z>; HiZ drive
v0x142f15450_0 .net "enable", 0 0, o0x138008370;  0 drivers
o0x1380083a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x142f15500_0 .net "next_addr", 31 0, o0x1380083a0;  0 drivers
o0x1380083d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x142f155b0_0 .net "reset", 0 0, o0x1380083d0;  0 drivers
E_0x142f043e0 .event posedge, v0x142f152f0_0;
S_0x142f04bc0 .scope module, "srav_tb" "srav_tb" 7 1;
 .timescale 0 0;
v0x142f223e0_0 .net "active", 0 0, L_0x142f2add0;  1 drivers
v0x142f22490_0 .var "clk", 0 0;
v0x142f225a0_0 .var "clk_enable", 0 0;
v0x142f22630_0 .net "data_address", 31 0, v0x142f201c0_0;  1 drivers
v0x142f226c0_0 .net "data_read", 0 0, L_0x142f2a530;  1 drivers
v0x142f22750_0 .var "data_readdata", 31 0;
v0x142f227e0_0 .net "data_write", 0 0, L_0x142f29ee0;  1 drivers
v0x142f22870_0 .net "data_writedata", 31 0, v0x142f18e60_0;  1 drivers
v0x142f22940_0 .net "instr_address", 31 0, L_0x142f2af00;  1 drivers
v0x142f22a50_0 .var "instr_readdata", 31 0;
v0x142f22ae0_0 .net "register_v0", 31 0, L_0x142f28950;  1 drivers
v0x142f22bb0_0 .var "reset", 0 0;
v0x142f22cc0_0 .var "testlower5", 4 0;
S_0x142f15710 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 37, 7 37 0, S_0x142f04bc0;
 .timescale 0 0;
v0x142f158e0_0 .var "expected", 31 0;
v0x142f159a0_0 .var "funct", 5 0;
v0x142f15a50_0 .var "i", 4 0;
v0x142f15b10_0 .var "imm", 15 0;
v0x142f15bc0_0 .var "imm_instr", 31 0;
v0x142f15cb0_0 .var "opcode", 5 0;
v0x142f15d60_0 .var "r_instr", 31 0;
v0x142f15e10_0 .var "rd", 4 0;
v0x142f15ec0_0 .var "rs", 4 0;
v0x142f15fd0_0 .var "rt", 4 0;
v0x142f16080_0 .var "shamt", 4 0;
v0x142f16130_0 .var "test", 31 0;
E_0x142f04b10 .event posedge, v0x142f191d0_0;
S_0x142f161e0 .scope module, "dut" "mips_cpu_harvard" 7 129, 8 1 0, S_0x142f04bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x142f238c0 .functor OR 1, L_0x142f23570, L_0x142f23780, C4<0>, C4<0>;
L_0x142f239b0 .functor BUFZ 1, L_0x142f23060, C4<0>, C4<0>, C4<0>;
L_0x142f23d40 .functor BUFZ 1, L_0x142f23180, C4<0>, C4<0>, C4<0>;
L_0x142f23e90 .functor AND 1, L_0x142f23060, L_0x142f23fe0, C4<1>, C4<1>;
L_0x142f24180 .functor OR 1, L_0x142f23e90, L_0x142f23f00, C4<0>, C4<0>;
L_0x142f242c0 .functor OR 1, L_0x142f24180, L_0x142f23c60, C4<0>, C4<0>;
L_0x142f243b0 .functor OR 1, L_0x142f242c0, L_0x142f25650, C4<0>, C4<0>;
L_0x142f244a0 .functor OR 1, L_0x142f243b0, L_0x142f25130, C4<0>, C4<0>;
L_0x142f24ff0 .functor AND 1, L_0x142f24b00, L_0x142f24c20, C4<1>, C4<1>;
L_0x142f25130 .functor OR 1, L_0x142f248a0, L_0x142f24ff0, C4<0>, C4<0>;
L_0x142f25650 .functor AND 1, L_0x142f24dd0, L_0x142f252c0, C4<1>, C4<1>;
L_0x142f25bd0 .functor OR 1, L_0x142f254f0, L_0x142f25880, C4<0>, C4<0>;
L_0x142f22df0 .functor OR 1, L_0x142f25f60, L_0x142f26210, C4<0>, C4<0>;
L_0x142f265f0 .functor AND 1, L_0x142f23b60, L_0x142f22df0, C4<1>, C4<1>;
L_0x142f26780 .functor OR 1, L_0x142f263d0, L_0x142f268c0, C4<0>, C4<0>;
L_0x142f26580 .functor OR 1, L_0x142f26780, L_0x142f26b70, C4<0>, C4<0>;
L_0x142f26cd0 .functor AND 1, L_0x142f23060, L_0x142f26580, C4<1>, C4<1>;
L_0x142f269a0 .functor AND 1, L_0x142f23060, L_0x142f26e90, C4<1>, C4<1>;
L_0x142f24f10 .functor AND 1, L_0x142f23060, L_0x142f26a10, C4<1>, C4<1>;
L_0x142f278e0 .functor AND 1, v0x142f200a0_0, v0x142f220e0_0, C4<1>, C4<1>;
L_0x142f27950 .functor AND 1, L_0x142f278e0, L_0x142f244a0, C4<1>, C4<1>;
L_0x142f27c50 .functor OR 1, L_0x142f25130, L_0x142f25650, C4<0>, C4<0>;
L_0x142f289c0 .functor BUFZ 32, L_0x142f285f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142f28b70 .functor BUFZ 32, L_0x142f288a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142f29810 .functor AND 1, v0x142f225a0_0, L_0x142f26cd0, C4<1>, C4<1>;
L_0x142f29950 .functor AND 1, L_0x142f29810, v0x142f200a0_0, C4<1>, C4<1>;
L_0x142f28310 .functor AND 1, L_0x142f29950, L_0x142f29aa0, C4<1>, C4<1>;
L_0x142f29e70 .functor AND 1, v0x142f200a0_0, v0x142f220e0_0, C4<1>, C4<1>;
L_0x142f29ee0 .functor AND 1, L_0x142f29e70, L_0x142f24630, C4<1>, C4<1>;
L_0x142f29bc0 .functor OR 1, L_0x142f29d90, L_0x142f2a080, C4<0>, C4<0>;
L_0x142f2a3c0 .functor AND 1, L_0x142f29bc0, L_0x142f29cb0, C4<1>, C4<1>;
L_0x142f2a530 .functor OR 1, L_0x142f23c60, L_0x142f2a3c0, C4<0>, C4<0>;
L_0x142f2add0 .functor BUFZ 1, v0x142f200a0_0, C4<0>, C4<0>, C4<0>;
L_0x142f2af00 .functor BUFZ 32, v0x142f20130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142f1b210_0 .net *"_ivl_102", 31 0, L_0x142f25220;  1 drivers
L_0x1380404d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142f1b2a0_0 .net *"_ivl_105", 25 0, L_0x1380404d8;  1 drivers
L_0x138040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142f1b330_0 .net/2u *"_ivl_106", 31 0, L_0x138040520;  1 drivers
v0x142f1b3c0_0 .net *"_ivl_108", 0 0, L_0x142f24dd0;  1 drivers
v0x142f1b450_0 .net *"_ivl_111", 5 0, L_0x142f25450;  1 drivers
L_0x138040568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x142f1b4f0_0 .net/2u *"_ivl_112", 5 0, L_0x138040568;  1 drivers
v0x142f1b5a0_0 .net *"_ivl_114", 0 0, L_0x142f252c0;  1 drivers
v0x142f1b640_0 .net *"_ivl_118", 31 0, L_0x142f257e0;  1 drivers
L_0x1380400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x142f1b6f0_0 .net/2u *"_ivl_12", 5 0, L_0x1380400a0;  1 drivers
L_0x1380405b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142f1b800_0 .net *"_ivl_121", 25 0, L_0x1380405b0;  1 drivers
L_0x1380405f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x142f1b8b0_0 .net/2u *"_ivl_122", 31 0, L_0x1380405f8;  1 drivers
v0x142f1b960_0 .net *"_ivl_124", 0 0, L_0x142f254f0;  1 drivers
v0x142f1ba00_0 .net *"_ivl_126", 31 0, L_0x142f259b0;  1 drivers
L_0x138040640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142f1bab0_0 .net *"_ivl_129", 25 0, L_0x138040640;  1 drivers
L_0x138040688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x142f1bb60_0 .net/2u *"_ivl_130", 31 0, L_0x138040688;  1 drivers
v0x142f1bc10_0 .net *"_ivl_132", 0 0, L_0x142f25880;  1 drivers
v0x142f1bcb0_0 .net *"_ivl_136", 31 0, L_0x142f25cc0;  1 drivers
L_0x1380406d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142f1be40_0 .net *"_ivl_139", 25 0, L_0x1380406d0;  1 drivers
L_0x138040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142f1bed0_0 .net/2u *"_ivl_140", 31 0, L_0x138040718;  1 drivers
v0x142f1bf80_0 .net *"_ivl_142", 0 0, L_0x142f23b60;  1 drivers
v0x142f1c020_0 .net *"_ivl_145", 5 0, L_0x142f26070;  1 drivers
L_0x138040760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x142f1c0d0_0 .net/2u *"_ivl_146", 5 0, L_0x138040760;  1 drivers
v0x142f1c180_0 .net *"_ivl_148", 0 0, L_0x142f25f60;  1 drivers
v0x142f1c220_0 .net *"_ivl_151", 5 0, L_0x142f26330;  1 drivers
L_0x1380407a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x142f1c2d0_0 .net/2u *"_ivl_152", 5 0, L_0x1380407a8;  1 drivers
v0x142f1c380_0 .net *"_ivl_154", 0 0, L_0x142f26210;  1 drivers
v0x142f1c420_0 .net *"_ivl_157", 0 0, L_0x142f22df0;  1 drivers
L_0x1380400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x142f1c4c0_0 .net/2u *"_ivl_16", 5 0, L_0x1380400e8;  1 drivers
v0x142f1c570_0 .net *"_ivl_161", 1 0, L_0x142f266a0;  1 drivers
L_0x1380407f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x142f1c620_0 .net/2u *"_ivl_162", 1 0, L_0x1380407f0;  1 drivers
v0x142f1c6d0_0 .net *"_ivl_164", 0 0, L_0x142f263d0;  1 drivers
L_0x138040838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x142f1c770_0 .net/2u *"_ivl_166", 5 0, L_0x138040838;  1 drivers
v0x142f1c820_0 .net *"_ivl_168", 0 0, L_0x142f268c0;  1 drivers
v0x142f1bd50_0 .net *"_ivl_171", 0 0, L_0x142f26780;  1 drivers
L_0x138040880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x142f1cab0_0 .net/2u *"_ivl_172", 5 0, L_0x138040880;  1 drivers
v0x142f1cb40_0 .net *"_ivl_174", 0 0, L_0x142f26b70;  1 drivers
v0x142f1cbd0_0 .net *"_ivl_177", 0 0, L_0x142f26580;  1 drivers
L_0x1380408c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x142f1cc60_0 .net/2u *"_ivl_180", 5 0, L_0x1380408c8;  1 drivers
v0x142f1cd00_0 .net *"_ivl_182", 0 0, L_0x142f26e90;  1 drivers
L_0x138040910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x142f1cda0_0 .net/2u *"_ivl_186", 5 0, L_0x138040910;  1 drivers
v0x142f1ce50_0 .net *"_ivl_188", 0 0, L_0x142f26a10;  1 drivers
L_0x138040958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x142f1cef0_0 .net/2u *"_ivl_196", 4 0, L_0x138040958;  1 drivers
v0x142f1cfa0_0 .net *"_ivl_199", 4 0, L_0x142f26fd0;  1 drivers
v0x142f1d050_0 .net *"_ivl_20", 31 0, L_0x142f233d0;  1 drivers
v0x142f1d100_0 .net *"_ivl_201", 4 0, L_0x142f27590;  1 drivers
v0x142f1d1b0_0 .net *"_ivl_202", 4 0, L_0x142f27630;  1 drivers
v0x142f1d260_0 .net *"_ivl_207", 0 0, L_0x142f278e0;  1 drivers
v0x142f1d300_0 .net *"_ivl_211", 0 0, L_0x142f27c50;  1 drivers
L_0x1380409a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x142f1d3a0_0 .net/2u *"_ivl_212", 31 0, L_0x1380409a0;  1 drivers
v0x142f1d450_0 .net *"_ivl_214", 31 0, L_0x142f27d40;  1 drivers
v0x142f1d500_0 .net *"_ivl_216", 31 0, L_0x142f276d0;  1 drivers
v0x142f1d5b0_0 .net *"_ivl_218", 31 0, L_0x142f27fe0;  1 drivers
v0x142f1d660_0 .net *"_ivl_220", 31 0, L_0x142f27ea0;  1 drivers
v0x142f1d710_0 .net *"_ivl_229", 0 0, L_0x142f29810;  1 drivers
L_0x138040130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142f1d7b0_0 .net *"_ivl_23", 25 0, L_0x138040130;  1 drivers
v0x142f1d860_0 .net *"_ivl_231", 0 0, L_0x142f29950;  1 drivers
v0x142f1d900_0 .net *"_ivl_232", 31 0, L_0x142f299c0;  1 drivers
L_0x138040ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142f1d9b0_0 .net *"_ivl_235", 30 0, L_0x138040ac0;  1 drivers
L_0x138040b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x142f1da60_0 .net/2u *"_ivl_236", 31 0, L_0x138040b08;  1 drivers
v0x142f1db10_0 .net *"_ivl_238", 0 0, L_0x142f29aa0;  1 drivers
L_0x138040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x142f1dbb0_0 .net/2u *"_ivl_24", 31 0, L_0x138040178;  1 drivers
v0x142f1dc60_0 .net *"_ivl_243", 0 0, L_0x142f29e70;  1 drivers
L_0x138040b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x142f1dd00_0 .net/2u *"_ivl_246", 5 0, L_0x138040b50;  1 drivers
L_0x138040b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x142f1ddb0_0 .net/2u *"_ivl_250", 5 0, L_0x138040b98;  1 drivers
v0x142f1de60_0 .net *"_ivl_257", 0 0, L_0x142f29cb0;  1 drivers
v0x142f1c8c0_0 .net *"_ivl_259", 0 0, L_0x142f2a3c0;  1 drivers
v0x142f1c960_0 .net *"_ivl_26", 0 0, L_0x142f23570;  1 drivers
L_0x138040be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x142f1ca00_0 .net/2u *"_ivl_262", 5 0, L_0x138040be0;  1 drivers
L_0x138040c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x142f1def0_0 .net/2u *"_ivl_266", 5 0, L_0x138040c28;  1 drivers
v0x142f1dfa0_0 .net *"_ivl_271", 15 0, L_0x142f2aa70;  1 drivers
v0x142f1e050_0 .net *"_ivl_272", 17 0, L_0x142f2a620;  1 drivers
L_0x138040cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142f1e100_0 .net *"_ivl_275", 1 0, L_0x138040cb8;  1 drivers
v0x142f1e1b0_0 .net *"_ivl_278", 15 0, L_0x142f2ad30;  1 drivers
v0x142f1e260_0 .net *"_ivl_28", 31 0, L_0x142f23690;  1 drivers
L_0x138040d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142f1e310_0 .net *"_ivl_280", 1 0, L_0x138040d00;  1 drivers
v0x142f1e3c0_0 .net *"_ivl_283", 0 0, L_0x142f2ac50;  1 drivers
L_0x138040d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x142f1e470_0 .net/2u *"_ivl_284", 13 0, L_0x138040d48;  1 drivers
L_0x138040d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x142f1e520_0 .net/2u *"_ivl_286", 13 0, L_0x138040d90;  1 drivers
v0x142f1e5d0_0 .net *"_ivl_288", 13 0, L_0x142f2aff0;  1 drivers
L_0x1380401c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142f1e680_0 .net *"_ivl_31", 25 0, L_0x1380401c0;  1 drivers
L_0x138040208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x142f1e730_0 .net/2u *"_ivl_32", 31 0, L_0x138040208;  1 drivers
v0x142f1e7e0_0 .net *"_ivl_34", 0 0, L_0x142f23780;  1 drivers
v0x142f1e880_0 .net *"_ivl_4", 31 0, L_0x142f22f10;  1 drivers
v0x142f1e930_0 .net *"_ivl_41", 2 0, L_0x142f23a60;  1 drivers
L_0x138040250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x142f1e9e0_0 .net/2u *"_ivl_42", 2 0, L_0x138040250;  1 drivers
v0x142f1ea90_0 .net *"_ivl_49", 2 0, L_0x142f23df0;  1 drivers
L_0x138040298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x142f1eb40_0 .net/2u *"_ivl_50", 2 0, L_0x138040298;  1 drivers
v0x142f1ebf0_0 .net *"_ivl_55", 0 0, L_0x142f23fe0;  1 drivers
v0x142f1ec90_0 .net *"_ivl_57", 0 0, L_0x142f23e90;  1 drivers
v0x142f1ed30_0 .net *"_ivl_59", 0 0, L_0x142f24180;  1 drivers
v0x142f1edd0_0 .net *"_ivl_61", 0 0, L_0x142f242c0;  1 drivers
v0x142f1ee70_0 .net *"_ivl_63", 0 0, L_0x142f243b0;  1 drivers
v0x142f1ef10_0 .net *"_ivl_67", 2 0, L_0x142f24570;  1 drivers
L_0x1380402e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x142f1efc0_0 .net/2u *"_ivl_68", 2 0, L_0x1380402e0;  1 drivers
L_0x138040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142f1f070_0 .net *"_ivl_7", 25 0, L_0x138040010;  1 drivers
v0x142f1f120_0 .net *"_ivl_72", 31 0, L_0x142f24800;  1 drivers
L_0x138040328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142f1f1d0_0 .net *"_ivl_75", 25 0, L_0x138040328;  1 drivers
L_0x138040370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x142f1f280_0 .net/2u *"_ivl_76", 31 0, L_0x138040370;  1 drivers
v0x142f1f330_0 .net *"_ivl_78", 0 0, L_0x142f248a0;  1 drivers
L_0x138040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142f1f3d0_0 .net/2u *"_ivl_8", 31 0, L_0x138040058;  1 drivers
v0x142f1f480_0 .net *"_ivl_80", 31 0, L_0x142f24a60;  1 drivers
L_0x1380403b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142f1f530_0 .net *"_ivl_83", 25 0, L_0x1380403b8;  1 drivers
L_0x138040400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x142f1f5e0_0 .net/2u *"_ivl_84", 31 0, L_0x138040400;  1 drivers
v0x142f1f690_0 .net *"_ivl_86", 0 0, L_0x142f24b00;  1 drivers
v0x142f1f730_0 .net *"_ivl_89", 0 0, L_0x142f249c0;  1 drivers
v0x142f1f7e0_0 .net *"_ivl_90", 31 0, L_0x142f24cd0;  1 drivers
L_0x138040448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142f1f890_0 .net *"_ivl_93", 30 0, L_0x138040448;  1 drivers
L_0x138040490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x142f1f940_0 .net/2u *"_ivl_94", 31 0, L_0x138040490;  1 drivers
v0x142f1f9f0_0 .net *"_ivl_96", 0 0, L_0x142f24c20;  1 drivers
v0x142f1fa90_0 .net *"_ivl_99", 0 0, L_0x142f24ff0;  1 drivers
v0x142f1fb30_0 .net "active", 0 0, L_0x142f2add0;  alias, 1 drivers
v0x142f1fbd0_0 .net "alu_op1", 31 0, L_0x142f289c0;  1 drivers
v0x142f1fc70_0 .net "alu_op2", 31 0, L_0x142f28b70;  1 drivers
v0x142f1fd10_0 .net "alui_instr", 0 0, L_0x142f23f00;  1 drivers
v0x142f1fdb0_0 .net "b_flag", 0 0, v0x142f16e40_0;  1 drivers
v0x142f1fe60_0 .net "b_imm", 17 0, L_0x142f2ab30;  1 drivers
v0x142f1fef0_0 .net "b_offset", 31 0, L_0x142f2b170;  1 drivers
v0x142f1ff80_0 .net "clk", 0 0, v0x142f22490_0;  1 drivers
v0x142f20010_0 .net "clk_enable", 0 0, v0x142f225a0_0;  1 drivers
v0x142f200a0_0 .var "cpu_active", 0 0;
v0x142f20130_0 .var "curr_addr", 31 0;
v0x142f201c0_0 .var "data_address", 31 0;
v0x142f20260_0 .net "data_read", 0 0, L_0x142f2a530;  alias, 1 drivers
v0x142f20300_0 .net "data_readdata", 31 0, v0x142f22750_0;  1 drivers
v0x142f203e0_0 .net "data_write", 0 0, L_0x142f29ee0;  alias, 1 drivers
v0x142f20480_0 .net "data_writedata", 31 0, v0x142f18e60_0;  alias, 1 drivers
v0x142f20520_0 .var "delay_slot", 31 0;
v0x142f205c0_0 .net "effective_addr", 31 0, v0x142f17200_0;  1 drivers
v0x142f20660_0 .net "funct_code", 5 0, L_0x142f22e70;  1 drivers
v0x142f20710_0 .net "hi_out", 31 0, v0x142f19260_0;  1 drivers
v0x142f207d0_0 .net "hl_reg_enable", 0 0, L_0x142f28310;  1 drivers
v0x142f208a0_0 .net "instr_address", 31 0, L_0x142f2af00;  alias, 1 drivers
v0x142f20940_0 .net "instr_opcode", 5 0, L_0x142f22d50;  1 drivers
v0x142f209e0_0 .net "instr_readdata", 31 0, v0x142f22a50_0;  1 drivers
v0x142f20ab0_0 .net "j_imm", 0 0, L_0x142f25bd0;  1 drivers
v0x142f20b50_0 .net "j_reg", 0 0, L_0x142f265f0;  1 drivers
v0x142f20bf0_0 .net "link_const", 0 0, L_0x142f25130;  1 drivers
v0x142f20c90_0 .net "link_reg", 0 0, L_0x142f25650;  1 drivers
v0x142f20d30_0 .net "lo_out", 31 0, v0x142f19970_0;  1 drivers
v0x142f20dd0_0 .net "load_data", 31 0, v0x142f182b0_0;  1 drivers
v0x142f20e80_0 .net "load_instr", 0 0, L_0x142f23c60;  1 drivers
v0x142f20f10_0 .net "lw", 0 0, L_0x142f23180;  1 drivers
v0x142f20fb0_0 .net "lwl", 0 0, L_0x142f29fd0;  1 drivers
v0x142f21050_0 .net "lwr", 0 0, L_0x142f2a160;  1 drivers
v0x142f210f0_0 .net "mem_to_reg", 0 0, L_0x142f23d40;  1 drivers
v0x142f21190_0 .net "mfhi", 0 0, L_0x142f269a0;  1 drivers
v0x142f21230_0 .net "mflo", 0 0, L_0x142f24f10;  1 drivers
v0x142f212d0_0 .net "movefrom", 0 0, L_0x142f238c0;  1 drivers
v0x142f21370_0 .net "muldiv", 0 0, L_0x142f26cd0;  1 drivers
v0x142f21410_0 .var "next_delay_slot", 31 0;
v0x142f214c0_0 .net "partial_store", 0 0, L_0x142f29bc0;  1 drivers
v0x142f21560_0 .net "r_format", 0 0, L_0x142f23060;  1 drivers
v0x142f21600_0 .net "reg_a_read_data", 31 0, L_0x142f285f0;  1 drivers
v0x142f216c0_0 .net "reg_a_read_index", 4 0, L_0x142f27330;  1 drivers
v0x142f21770_0 .net "reg_b_read_data", 31 0, L_0x142f288a0;  1 drivers
v0x142f21840_0 .net "reg_b_read_index", 4 0, L_0x142f26f30;  1 drivers
v0x142f218e0_0 .net "reg_dst", 0 0, L_0x142f239b0;  1 drivers
v0x142f21970_0 .net "reg_write", 0 0, L_0x142f244a0;  1 drivers
v0x142f21a10_0 .net "reg_write_data", 31 0, L_0x142f28270;  1 drivers
v0x142f21ad0_0 .net "reg_write_enable", 0 0, L_0x142f27950;  1 drivers
v0x142f21b80_0 .net "reg_write_index", 4 0, L_0x142f27490;  1 drivers
v0x142f21c30_0 .net "register_v0", 31 0, L_0x142f28950;  alias, 1 drivers
v0x142f21ce0_0 .net "reset", 0 0, v0x142f22bb0_0;  1 drivers
v0x142f21d70_0 .net "result", 31 0, v0x142f17650_0;  1 drivers
v0x142f21e20_0 .net "result_hi", 31 0, v0x142f16ff0_0;  1 drivers
v0x142f21ef0_0 .net "result_lo", 31 0, v0x142f17150_0;  1 drivers
v0x142f21fc0_0 .net "sb", 0 0, L_0x142f29d90;  1 drivers
v0x142f22050_0 .net "sh", 0 0, L_0x142f2a080;  1 drivers
v0x142f220e0_0 .var "state", 0 0;
v0x142f22180_0 .net "store_instr", 0 0, L_0x142f24630;  1 drivers
v0x142f22220_0 .net "sw", 0 0, L_0x142f232f0;  1 drivers
E_0x142f15c50/0 .event edge, v0x142f16e40_0, v0x142f20520_0, v0x142f1fef0_0, v0x142f20ab0_0;
E_0x142f15c50/1 .event edge, v0x142f170a0_0, v0x142f20b50_0, v0x142f1a630_0, v0x142f20130_0;
E_0x142f15c50 .event/or E_0x142f15c50/0, E_0x142f15c50/1;
E_0x142f16570 .event edge, v0x142f20fb0_0, v0x142f21050_0, v0x142f18b60_0, v0x142f17200_0;
L_0x142f22d50 .part v0x142f22a50_0, 26, 6;
L_0x142f22e70 .part v0x142f22a50_0, 0, 6;
L_0x142f22f10 .concat [ 6 26 0 0], L_0x142f22d50, L_0x138040010;
L_0x142f23060 .cmp/eq 32, L_0x142f22f10, L_0x138040058;
L_0x142f23180 .cmp/eq 6, L_0x142f22d50, L_0x1380400a0;
L_0x142f232f0 .cmp/eq 6, L_0x142f22d50, L_0x1380400e8;
L_0x142f233d0 .concat [ 6 26 0 0], L_0x142f22d50, L_0x138040130;
L_0x142f23570 .cmp/eq 32, L_0x142f233d0, L_0x138040178;
L_0x142f23690 .concat [ 6 26 0 0], L_0x142f22d50, L_0x1380401c0;
L_0x142f23780 .cmp/eq 32, L_0x142f23690, L_0x138040208;
L_0x142f23a60 .part L_0x142f22d50, 3, 3;
L_0x142f23c60 .cmp/eq 3, L_0x142f23a60, L_0x138040250;
L_0x142f23df0 .part L_0x142f22d50, 3, 3;
L_0x142f23f00 .cmp/eq 3, L_0x142f23df0, L_0x138040298;
L_0x142f23fe0 .reduce/nor L_0x142f26cd0;
L_0x142f24570 .part L_0x142f22d50, 3, 3;
L_0x142f24630 .cmp/eq 3, L_0x142f24570, L_0x1380402e0;
L_0x142f24800 .concat [ 6 26 0 0], L_0x142f22d50, L_0x138040328;
L_0x142f248a0 .cmp/eq 32, L_0x142f24800, L_0x138040370;
L_0x142f24a60 .concat [ 6 26 0 0], L_0x142f22d50, L_0x1380403b8;
L_0x142f24b00 .cmp/eq 32, L_0x142f24a60, L_0x138040400;
L_0x142f249c0 .part v0x142f22a50_0, 20, 1;
L_0x142f24cd0 .concat [ 1 31 0 0], L_0x142f249c0, L_0x138040448;
L_0x142f24c20 .cmp/eq 32, L_0x142f24cd0, L_0x138040490;
L_0x142f25220 .concat [ 6 26 0 0], L_0x142f22d50, L_0x1380404d8;
L_0x142f24dd0 .cmp/eq 32, L_0x142f25220, L_0x138040520;
L_0x142f25450 .part v0x142f22a50_0, 0, 6;
L_0x142f252c0 .cmp/eq 6, L_0x142f25450, L_0x138040568;
L_0x142f257e0 .concat [ 6 26 0 0], L_0x142f22d50, L_0x1380405b0;
L_0x142f254f0 .cmp/eq 32, L_0x142f257e0, L_0x1380405f8;
L_0x142f259b0 .concat [ 6 26 0 0], L_0x142f22d50, L_0x138040640;
L_0x142f25880 .cmp/eq 32, L_0x142f259b0, L_0x138040688;
L_0x142f25cc0 .concat [ 6 26 0 0], L_0x142f22d50, L_0x1380406d0;
L_0x142f23b60 .cmp/eq 32, L_0x142f25cc0, L_0x138040718;
L_0x142f26070 .part v0x142f22a50_0, 0, 6;
L_0x142f25f60 .cmp/eq 6, L_0x142f26070, L_0x138040760;
L_0x142f26330 .part v0x142f22a50_0, 0, 6;
L_0x142f26210 .cmp/eq 6, L_0x142f26330, L_0x1380407a8;
L_0x142f266a0 .part L_0x142f22e70, 3, 2;
L_0x142f263d0 .cmp/eq 2, L_0x142f266a0, L_0x1380407f0;
L_0x142f268c0 .cmp/eq 6, L_0x142f22e70, L_0x138040838;
L_0x142f26b70 .cmp/eq 6, L_0x142f22e70, L_0x138040880;
L_0x142f26e90 .cmp/eq 6, L_0x142f22e70, L_0x1380408c8;
L_0x142f26a10 .cmp/eq 6, L_0x142f22e70, L_0x138040910;
L_0x142f27330 .part v0x142f22a50_0, 21, 5;
L_0x142f26f30 .part v0x142f22a50_0, 16, 5;
L_0x142f26fd0 .part v0x142f22a50_0, 11, 5;
L_0x142f27590 .part v0x142f22a50_0, 16, 5;
L_0x142f27630 .functor MUXZ 5, L_0x142f27590, L_0x142f26fd0, L_0x142f239b0, C4<>;
L_0x142f27490 .functor MUXZ 5, L_0x142f27630, L_0x138040958, L_0x142f25130, C4<>;
L_0x142f27d40 .arith/sum 32, v0x142f20520_0, L_0x1380409a0;
L_0x142f276d0 .functor MUXZ 32, v0x142f17650_0, v0x142f182b0_0, L_0x142f23d40, C4<>;
L_0x142f27fe0 .functor MUXZ 32, L_0x142f276d0, v0x142f19970_0, L_0x142f24f10, C4<>;
L_0x142f27ea0 .functor MUXZ 32, L_0x142f27fe0, v0x142f19260_0, L_0x142f269a0, C4<>;
L_0x142f28270 .functor MUXZ 32, L_0x142f27ea0, L_0x142f27d40, L_0x142f27c50, C4<>;
L_0x142f299c0 .concat [ 1 31 0 0], v0x142f220e0_0, L_0x138040ac0;
L_0x142f29aa0 .cmp/eq 32, L_0x142f299c0, L_0x138040b08;
L_0x142f29d90 .cmp/eq 6, L_0x142f22d50, L_0x138040b50;
L_0x142f2a080 .cmp/eq 6, L_0x142f22d50, L_0x138040b98;
L_0x142f29cb0 .reduce/nor v0x142f220e0_0;
L_0x142f29fd0 .cmp/eq 6, L_0x142f22d50, L_0x138040be0;
L_0x142f2a160 .cmp/eq 6, L_0x142f22d50, L_0x138040c28;
L_0x142f2aa70 .part v0x142f22a50_0, 0, 16;
L_0x142f2a620 .concat [ 16 2 0 0], L_0x142f2aa70, L_0x138040cb8;
L_0x142f2ad30 .part L_0x142f2a620, 0, 16;
L_0x142f2ab30 .concat [ 2 16 0 0], L_0x138040d00, L_0x142f2ad30;
L_0x142f2ac50 .part L_0x142f2ab30, 17, 1;
L_0x142f2aff0 .functor MUXZ 14, L_0x138040d90, L_0x138040d48, L_0x142f2ac50, C4<>;
L_0x142f2b170 .concat [ 18 14 0 0], L_0x142f2ab30, L_0x142f2aff0;
S_0x142f165c0 .scope module, "cpu_alu" "alu" 8 149, 9 1 0, S_0x142f161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x142f16910_0 .net *"_ivl_10", 15 0, L_0x142f29450;  1 drivers
L_0x138040a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142f169d0_0 .net/2u *"_ivl_14", 15 0, L_0x138040a78;  1 drivers
v0x142f16a80_0 .net *"_ivl_17", 15 0, L_0x142f29590;  1 drivers
v0x142f16b40_0 .net *"_ivl_5", 0 0, L_0x142f26110;  1 drivers
v0x142f16bf0_0 .net *"_ivl_6", 15 0, L_0x142f28fa0;  1 drivers
v0x142f16ce0_0 .net *"_ivl_9", 15 0, L_0x142f29150;  1 drivers
v0x142f16d90_0 .net "addr_rt", 4 0, L_0x142f29770;  1 drivers
v0x142f16e40_0 .var "b_flag", 0 0;
v0x142f16ee0_0 .net "funct", 5 0, L_0x142f28d00;  1 drivers
v0x142f16ff0_0 .var "hi", 31 0;
v0x142f170a0_0 .net "instructionword", 31 0, v0x142f22a50_0;  alias, 1 drivers
v0x142f17150_0 .var "lo", 31 0;
v0x142f17200_0 .var "memaddroffset", 31 0;
v0x142f172b0_0 .var "multresult", 63 0;
v0x142f17360_0 .net "op1", 31 0, L_0x142f289c0;  alias, 1 drivers
v0x142f17410_0 .net "op2", 31 0, L_0x142f28b70;  alias, 1 drivers
v0x142f174c0_0 .net "opcode", 5 0, L_0x142f28c60;  1 drivers
v0x142f17650_0 .var "result", 31 0;
v0x142f176e0_0 .net "shamt", 4 0, L_0x142f296d0;  1 drivers
v0x142f17790_0 .net/s "sign_op1", 31 0, L_0x142f289c0;  alias, 1 drivers
v0x142f17850_0 .net/s "sign_op2", 31 0, L_0x142f28b70;  alias, 1 drivers
v0x142f178e0_0 .net "simmediatedata", 31 0, L_0x142f294f0;  1 drivers
v0x142f17970_0 .net "simmediatedatas", 31 0, L_0x142f294f0;  alias, 1 drivers
v0x142f17a00_0 .net "uimmediatedata", 31 0, L_0x142f29630;  1 drivers
v0x142f17a90_0 .net "unsign_op1", 31 0, L_0x142f289c0;  alias, 1 drivers
v0x142f17b60_0 .net "unsign_op2", 31 0, L_0x142f28b70;  alias, 1 drivers
v0x142f17c40_0 .var "unsigned_result", 31 0;
E_0x142f16880/0 .event edge, v0x142f174c0_0, v0x142f16ee0_0, v0x142f17410_0, v0x142f176e0_0;
E_0x142f16880/1 .event edge, v0x142f17360_0, v0x142f172b0_0, v0x142f16d90_0, v0x142f178e0_0;
E_0x142f16880/2 .event edge, v0x142f17a00_0, v0x142f17c40_0;
E_0x142f16880 .event/or E_0x142f16880/0, E_0x142f16880/1, E_0x142f16880/2;
L_0x142f28c60 .part v0x142f22a50_0, 26, 6;
L_0x142f28d00 .part v0x142f22a50_0, 0, 6;
L_0x142f26110 .part v0x142f22a50_0, 15, 1;
LS_0x142f28fa0_0_0 .concat [ 1 1 1 1], L_0x142f26110, L_0x142f26110, L_0x142f26110, L_0x142f26110;
LS_0x142f28fa0_0_4 .concat [ 1 1 1 1], L_0x142f26110, L_0x142f26110, L_0x142f26110, L_0x142f26110;
LS_0x142f28fa0_0_8 .concat [ 1 1 1 1], L_0x142f26110, L_0x142f26110, L_0x142f26110, L_0x142f26110;
LS_0x142f28fa0_0_12 .concat [ 1 1 1 1], L_0x142f26110, L_0x142f26110, L_0x142f26110, L_0x142f26110;
L_0x142f28fa0 .concat [ 4 4 4 4], LS_0x142f28fa0_0_0, LS_0x142f28fa0_0_4, LS_0x142f28fa0_0_8, LS_0x142f28fa0_0_12;
L_0x142f29150 .part v0x142f22a50_0, 0, 16;
L_0x142f29450 .concat [ 16 0 0 0], L_0x142f29150;
L_0x142f294f0 .concat [ 16 16 0 0], L_0x142f29450, L_0x142f28fa0;
L_0x142f29590 .part v0x142f22a50_0, 0, 16;
L_0x142f29630 .concat [ 16 16 0 0], L_0x142f29590, L_0x138040a78;
L_0x142f296d0 .part v0x142f22a50_0, 6, 5;
L_0x142f29770 .part v0x142f22a50_0, 16, 5;
S_0x142f17d90 .scope module, "cpu_load_block" "load_block" 8 107, 10 1 0, S_0x142f161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x142f17fe0_0 .net "address", 31 0, v0x142f17200_0;  alias, 1 drivers
v0x142f180a0_0 .net "datafromMem", 31 0, v0x142f22750_0;  alias, 1 drivers
v0x142f18140_0 .net "instr_word", 31 0, v0x142f22a50_0;  alias, 1 drivers
v0x142f18210_0 .net "opcode", 5 0, L_0x142f27290;  1 drivers
v0x142f182b0_0 .var "out_transformed", 31 0;
v0x142f183a0_0 .net "whichbyte", 1 0, L_0x142f27b30;  1 drivers
E_0x142f17fb0 .event edge, v0x142f18210_0, v0x142f180a0_0, v0x142f183a0_0, v0x142f170a0_0;
L_0x142f27290 .part v0x142f22a50_0, 26, 6;
L_0x142f27b30 .part v0x142f17200_0, 0, 2;
S_0x142f18490 .scope module, "dut" "store_block" 8 216, 11 1 0, S_0x142f161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x142f18760_0 .net *"_ivl_1", 1 0, L_0x142f2a240;  1 drivers
L_0x138040c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142f18820_0 .net *"_ivl_5", 0 0, L_0x138040c70;  1 drivers
v0x142f188d0_0 .net "bytenum", 2 0, L_0x142f2a810;  1 drivers
v0x142f18990_0 .net "dataword", 31 0, v0x142f22750_0;  alias, 1 drivers
v0x142f18a50_0 .net "eff_addr", 31 0, v0x142f17200_0;  alias, 1 drivers
v0x142f18b60_0 .net "opcode", 5 0, L_0x142f22d50;  alias, 1 drivers
v0x142f18bf0_0 .net "regbyte", 7 0, L_0x142f2a8f0;  1 drivers
v0x142f18ca0_0 .net "reghalfword", 15 0, L_0x142f2a9b0;  1 drivers
v0x142f18d50_0 .net "regword", 31 0, L_0x142f288a0;  alias, 1 drivers
v0x142f18e60_0 .var "storedata", 31 0;
E_0x142f18700/0 .event edge, v0x142f18b60_0, v0x142f18d50_0, v0x142f188d0_0, v0x142f18bf0_0;
E_0x142f18700/1 .event edge, v0x142f180a0_0, v0x142f18ca0_0;
E_0x142f18700 .event/or E_0x142f18700/0, E_0x142f18700/1;
L_0x142f2a240 .part v0x142f17200_0, 0, 2;
L_0x142f2a810 .concat [ 2 1 0 0], L_0x142f2a240, L_0x138040c70;
L_0x142f2a8f0 .part L_0x142f288a0, 0, 8;
L_0x142f2a9b0 .part L_0x142f288a0, 0, 16;
S_0x142f18f90 .scope module, "hi" "hl_reg" 8 176, 12 1 0, S_0x142f161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x142f191d0_0 .net "clk", 0 0, v0x142f22490_0;  alias, 1 drivers
v0x142f19260_0 .var "data", 31 0;
v0x142f192f0_0 .net "data_in", 31 0, v0x142f16ff0_0;  alias, 1 drivers
v0x142f193c0_0 .net "data_out", 31 0, v0x142f19260_0;  alias, 1 drivers
v0x142f19460_0 .net "enable", 0 0, L_0x142f28310;  alias, 1 drivers
v0x142f19540_0 .net "reset", 0 0, v0x142f22bb0_0;  alias, 1 drivers
S_0x142f19660 .scope module, "lo" "hl_reg" 8 168, 12 1 0, S_0x142f161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x142f198e0_0 .net "clk", 0 0, v0x142f22490_0;  alias, 1 drivers
v0x142f19970_0 .var "data", 31 0;
v0x142f19a00_0 .net "data_in", 31 0, v0x142f17150_0;  alias, 1 drivers
v0x142f19ad0_0 .net "data_out", 31 0, v0x142f19970_0;  alias, 1 drivers
v0x142f19b70_0 .net "enable", 0 0, L_0x142f28310;  alias, 1 drivers
v0x142f19c40_0 .net "reset", 0 0, v0x142f22bb0_0;  alias, 1 drivers
S_0x142f19d50 .scope module, "register" "regfile" 8 120, 13 1 0, S_0x142f161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x142f285f0 .functor BUFZ 32, L_0x142f28180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142f288a0 .functor BUFZ 32, L_0x142f286e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142f1a9b0_2 .array/port v0x142f1a9b0, 2;
L_0x142f28950 .functor BUFZ 32, v0x142f1a9b0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142f1a080_0 .net *"_ivl_0", 31 0, L_0x142f28180;  1 drivers
v0x142f1a140_0 .net *"_ivl_10", 6 0, L_0x142f28780;  1 drivers
L_0x138040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142f1a1e0_0 .net *"_ivl_13", 1 0, L_0x138040a30;  1 drivers
v0x142f1a280_0 .net *"_ivl_2", 6 0, L_0x142f284d0;  1 drivers
L_0x1380409e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142f1a330_0 .net *"_ivl_5", 1 0, L_0x1380409e8;  1 drivers
v0x142f1a420_0 .net *"_ivl_8", 31 0, L_0x142f286e0;  1 drivers
v0x142f1a4d0_0 .net "r_clk", 0 0, v0x142f22490_0;  alias, 1 drivers
v0x142f1a5a0_0 .net "r_clk_enable", 0 0, v0x142f225a0_0;  alias, 1 drivers
v0x142f1a630_0 .net "read_data1", 31 0, L_0x142f285f0;  alias, 1 drivers
v0x142f1a740_0 .net "read_data2", 31 0, L_0x142f288a0;  alias, 1 drivers
v0x142f1a7f0_0 .net "read_reg1", 4 0, L_0x142f27330;  alias, 1 drivers
v0x142f1a880_0 .net "read_reg2", 4 0, L_0x142f26f30;  alias, 1 drivers
v0x142f1a910_0 .net "register_v0", 31 0, L_0x142f28950;  alias, 1 drivers
v0x142f1a9b0 .array "registers", 0 31, 31 0;
v0x142f1ad50_0 .net "reset", 0 0, v0x142f22bb0_0;  alias, 1 drivers
v0x142f1ae20_0 .net "write_control", 0 0, L_0x142f27950;  alias, 1 drivers
v0x142f1aec0_0 .net "write_data", 31 0, L_0x142f28270;  alias, 1 drivers
v0x142f1b050_0 .net "write_reg", 4 0, L_0x142f27490;  alias, 1 drivers
L_0x142f28180 .array/port v0x142f1a9b0, L_0x142f284d0;
L_0x142f284d0 .concat [ 5 2 0 0], L_0x142f27330, L_0x1380409e8;
L_0x142f286e0 .array/port v0x142f1a9b0, L_0x142f28780;
L_0x142f28780 .concat [ 5 2 0 0], L_0x142f26f30, L_0x138040a30;
    .scope S_0x142f049a0;
T_0 ;
    %wait E_0x142f043e0;
    %load/vec4 v0x142f155b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x142f153a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x142f15450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x142f15500_0;
    %assign/vec4 v0x142f153a0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x142f17d90;
T_1 ;
    %wait E_0x142f17fb0;
    %load/vec4 v0x142f18210_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x142f180a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x142f180a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142f180a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142f180a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f182b0_0, 0, 32;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x142f183a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x142f180a0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x142f180a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f182b0_0, 0, 32;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x142f180a0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x142f180a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f182b0_0, 0, 32;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x142f180a0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x142f180a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f182b0_0, 0, 32;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x142f180a0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x142f180a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f182b0_0, 0, 32;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x142f183a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x142f180a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f182b0_0, 0, 32;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x142f180a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f182b0_0, 0, 32;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x142f180a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f182b0_0, 0, 32;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x142f180a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f182b0_0, 0, 32;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x142f183a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %jmp T_1.19;
T_1.17 ;
    %load/vec4 v0x142f180a0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x142f180a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f182b0_0, 0, 32;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0x142f180a0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x142f180a0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f182b0_0, 0, 32;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x142f183a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %jmp T_1.22;
T_1.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x142f180a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f182b0_0, 0, 32;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x142f180a0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f182b0_0, 0, 32;
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x142f18140_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x142f182b0_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x142f19d50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x142f1a9b0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x142f19d50;
T_3 ;
    %wait E_0x142f04b10;
    %load/vec4 v0x142f1ad50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x142f1a5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x142f1ae20_0;
    %load/vec4 v0x142f1b050_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x142f1aec0_0;
    %load/vec4 v0x142f1b050_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142f1a9b0, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x142f165c0;
T_4 ;
    %wait E_0x142f16880;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142f16e40_0, 0, 1;
    %load/vec4 v0x142f174c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x142f16ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x142f17850_0;
    %ix/getv 4, v0x142f176e0_0;
    %shiftl 4;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x142f17850_0;
    %ix/getv 4, v0x142f176e0_0;
    %shiftr 4;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x142f17850_0;
    %ix/getv 4, v0x142f176e0_0;
    %shiftr/s 4;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x142f17850_0;
    %load/vec4 v0x142f17a90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x142f17850_0;
    %load/vec4 v0x142f17a90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x142f17850_0;
    %load/vec4 v0x142f17a90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x142f17790_0;
    %pad/s 64;
    %load/vec4 v0x142f17850_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x142f172b0_0, 0, 64;
    %load/vec4 v0x142f172b0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x142f16ff0_0, 0, 32;
    %load/vec4 v0x142f172b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x142f17150_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x142f17a90_0;
    %pad/u 64;
    %load/vec4 v0x142f17b60_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x142f172b0_0, 0, 64;
    %load/vec4 v0x142f172b0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x142f16ff0_0, 0, 32;
    %load/vec4 v0x142f172b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x142f17150_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x142f17790_0;
    %load/vec4 v0x142f17850_0;
    %mod/s;
    %store/vec4 v0x142f16ff0_0, 0, 32;
    %load/vec4 v0x142f17790_0;
    %load/vec4 v0x142f17850_0;
    %div/s;
    %store/vec4 v0x142f17150_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x142f17a90_0;
    %load/vec4 v0x142f17b60_0;
    %mod;
    %store/vec4 v0x142f16ff0_0, 0, 32;
    %load/vec4 v0x142f17a90_0;
    %load/vec4 v0x142f17b60_0;
    %div;
    %store/vec4 v0x142f17150_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x142f17360_0;
    %store/vec4 v0x142f16ff0_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x142f17360_0;
    %store/vec4 v0x142f17150_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x142f17790_0;
    %load/vec4 v0x142f17850_0;
    %add;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x142f17a90_0;
    %load/vec4 v0x142f17b60_0;
    %add;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x142f17a90_0;
    %load/vec4 v0x142f17b60_0;
    %sub;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x142f17a90_0;
    %load/vec4 v0x142f17b60_0;
    %and;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x142f17a90_0;
    %load/vec4 v0x142f17b60_0;
    %or;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x142f17a90_0;
    %load/vec4 v0x142f17b60_0;
    %xor;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x142f17a90_0;
    %load/vec4 v0x142f17b60_0;
    %or;
    %inv;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x142f17790_0;
    %load/vec4 v0x142f17850_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x142f17a90_0;
    %load/vec4 v0x142f17b60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x142f16d90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x142f17790_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142f16e40_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142f16e40_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x142f17790_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142f16e40_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142f16e40_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x142f17790_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142f16e40_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142f16e40_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x142f17790_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142f16e40_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142f16e40_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x142f17790_0;
    %load/vec4 v0x142f17850_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142f16e40_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142f16e40_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x142f17790_0;
    %load/vec4 v0x142f17410_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142f16e40_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142f16e40_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x142f17790_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142f16e40_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142f16e40_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x142f17790_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142f16e40_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142f16e40_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x142f17790_0;
    %load/vec4 v0x142f178e0_0;
    %add;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x142f17a90_0;
    %load/vec4 v0x142f178e0_0;
    %add;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x142f17790_0;
    %load/vec4 v0x142f178e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x142f17a90_0;
    %load/vec4 v0x142f17970_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x142f17a90_0;
    %load/vec4 v0x142f17a00_0;
    %and;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x142f17a90_0;
    %load/vec4 v0x142f17a00_0;
    %or;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x142f17a90_0;
    %load/vec4 v0x142f17a00_0;
    %xor;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x142f17a00_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x142f17c40_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x142f17790_0;
    %load/vec4 v0x142f178e0_0;
    %add;
    %store/vec4 v0x142f17200_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x142f17790_0;
    %load/vec4 v0x142f178e0_0;
    %add;
    %store/vec4 v0x142f17200_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x142f17790_0;
    %load/vec4 v0x142f178e0_0;
    %add;
    %store/vec4 v0x142f17200_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x142f17790_0;
    %load/vec4 v0x142f178e0_0;
    %add;
    %store/vec4 v0x142f17200_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x142f17790_0;
    %load/vec4 v0x142f178e0_0;
    %add;
    %store/vec4 v0x142f17200_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x142f17790_0;
    %load/vec4 v0x142f178e0_0;
    %add;
    %store/vec4 v0x142f17200_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x142f17790_0;
    %load/vec4 v0x142f178e0_0;
    %add;
    %store/vec4 v0x142f17200_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x142f17790_0;
    %load/vec4 v0x142f178e0_0;
    %add;
    %store/vec4 v0x142f17200_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x142f17c40_0;
    %store/vec4 v0x142f17650_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x142f19660;
T_5 ;
    %wait E_0x142f04b10;
    %load/vec4 v0x142f19c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x142f19970_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x142f19b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x142f19a00_0;
    %assign/vec4 v0x142f19970_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x142f18f90;
T_6 ;
    %wait E_0x142f04b10;
    %load/vec4 v0x142f19540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x142f19260_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x142f19460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x142f192f0_0;
    %assign/vec4 v0x142f19260_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x142f18490;
T_7 ;
    %wait E_0x142f18700;
    %load/vec4 v0x142f18b60_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x142f18d50_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142f18e60_0, 4, 8;
    %load/vec4 v0x142f18d50_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142f18e60_0, 4, 8;
    %load/vec4 v0x142f18d50_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142f18e60_0, 4, 8;
    %load/vec4 v0x142f18d50_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142f18e60_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x142f18b60_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x142f188d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x142f18bf0_0;
    %load/vec4 v0x142f18990_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f18e60_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x142f18990_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x142f18bf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142f18990_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x142f18e60_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x142f18990_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x142f18bf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142f18990_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f18e60_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x142f18990_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x142f18bf0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f18e60_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x142f18b60_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x142f188d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x142f18ca0_0;
    %load/vec4 v0x142f18990_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f18e60_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x142f18990_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x142f18ca0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f18e60_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x142f161e0;
T_8 ;
    %wait E_0x142f16570;
    %load/vec4 v0x142f20fb0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x142f21050_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x142f20940_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x142f205c0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x142f201c0_0, 0, 32;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x142f161e0;
T_9 ;
    %wait E_0x142f15c50;
    %load/vec4 v0x142f1fdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x142f20520_0;
    %load/vec4 v0x142f1fef0_0;
    %add;
    %store/vec4 v0x142f21410_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x142f20ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x142f20520_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x142f209e0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x142f21410_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x142f20b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x142f21600_0;
    %store/vec4 v0x142f21410_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x142f20130_0;
    %addi 4, 0, 32;
    %store/vec4 v0x142f21410_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x142f161e0;
T_10 ;
    %wait E_0x142f04b10;
    %load/vec4 v0x142f20010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x142f21ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x142f20130_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x142f20520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x142f200a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142f220e0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x142f200a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x142f220e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x142f220e0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x142f220e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142f220e0_0, 0;
    %load/vec4 v0x142f20520_0;
    %assign/vec4 v0x142f20130_0, 0;
    %load/vec4 v0x142f21410_0;
    %assign/vec4 v0x142f20520_0, 0;
T_10.8 ;
T_10.7 ;
    %load/vec4 v0x142f20520_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142f200a0_0, 0;
T_10.10 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x142f04bc0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142f22490_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x142f22490_0;
    %inv;
    %store/vec4 v0x142f22490_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x142f04bc0;
T_12 ;
    %fork t_1, S_0x142f15710;
    %jmp t_0;
    .scope S_0x142f15710;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142f22bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142f225a0_0, 0, 1;
    %wait E_0x142f04b10;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142f22bb0_0, 0, 1;
    %wait E_0x142f04b10;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x142f15a50_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x142f22750_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x142f15cb0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x142f15ec0_0, 0, 5;
    %load/vec4 v0x142f15a50_0;
    %store/vec4 v0x142f15fd0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x142f15b10_0, 0, 16;
    %load/vec4 v0x142f15cb0_0;
    %load/vec4 v0x142f15ec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142f15fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142f15b10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f15bc0_0, 0, 32;
    %load/vec4 v0x142f15bc0_0;
    %store/vec4 v0x142f22a50_0, 0, 32;
    %load/vec4 v0x142f22750_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x142f22750_0, 0, 32;
    %vpi_call/w 7 77 "$display", "%h", v0x142f22750_0 {0 0 0};
    %wait E_0x142f04b10;
    %delay 2, 0;
    %load/vec4 v0x142f227e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x142f226c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 81 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x142f15a50_0;
    %addi 1, 0, 5;
    %store/vec4 v0x142f15a50_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x142f15a50_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x142f15cb0_0, 0, 6;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x142f159a0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x142f16080_0, 0, 5;
    %load/vec4 v0x142f15a50_0;
    %subi 1, 0, 5;
    %store/vec4 v0x142f15ec0_0, 0, 5;
    %load/vec4 v0x142f15a50_0;
    %store/vec4 v0x142f15fd0_0, 0, 5;
    %load/vec4 v0x142f15a50_0;
    %addi 15, 0, 5;
    %store/vec4 v0x142f15e10_0, 0, 5;
    %load/vec4 v0x142f15cb0_0;
    %load/vec4 v0x142f15ec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142f15fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142f15e10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142f16080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142f159a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f15d60_0, 0, 32;
    %load/vec4 v0x142f15d60_0;
    %store/vec4 v0x142f22a50_0, 0, 32;
    %wait E_0x142f04b10;
    %delay 2, 0;
    %load/vec4 v0x142f15a50_0;
    %addi 1, 0, 5;
    %store/vec4 v0x142f15a50_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x142f15a50_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x142f16130_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x142f15cb0_0, 0, 6;
    %load/vec4 v0x142f15a50_0;
    %addi 15, 0, 5;
    %store/vec4 v0x142f15ec0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x142f15fd0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x142f15b10_0, 0, 16;
    %load/vec4 v0x142f15cb0_0;
    %load/vec4 v0x142f15ec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142f15fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142f15b10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142f15bc0_0, 0, 32;
    %load/vec4 v0x142f15bc0_0;
    %store/vec4 v0x142f22a50_0, 0, 32;
    %wait E_0x142f04b10;
    %delay 2, 0;
    %load/vec4 v0x142f16130_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x142f22cc0_0, 0, 5;
    %load/vec4 v0x142f16130_0;
    %addi 3703181876, 0, 32;
    %load/vec4 v0x142f15a50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %load/vec4 v0x142f16130_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x142f158e0_0, 0, 32;
    %load/vec4 v0x142f15a50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.12, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.13, 8;
T_12.12 ; End of true expr.
    %load/vec4 v0x142f16130_0;
    %jmp/0 T_12.13, 8;
 ; End of false expr.
    %blend;
T_12.13;
    %load/vec4 v0x142f16130_0;
    %addi 3703181876, 0, 32;
    %vpi_call/w 7 122 "$display", "%h, %h", S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x142f22ae0_0;
    %load/vec4 v0x142f158e0_0;
    %cmp/e;
    %jmp/0xz  T_12.14, 4;
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 7 123 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x142f158e0_0, v0x142f22ae0_0 {0 0 0};
T_12.15 ;
    %load/vec4 v0x142f15a50_0;
    %addi 1, 0, 5;
    %store/vec4 v0x142f15a50_0, 0, 5;
    %load/vec4 v0x142f16130_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x142f16130_0, 0, 32;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x142f04bc0;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/srav_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
