$date
	Thu Nov 07 09:13:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module binary_BCD_tb $end
$var wire 16 ! BCD_code [15:0] $end
$var reg 16 " mult_result [15:0] $end
$var reg 1 # reset $end
$var reg 1 $ valid $end
$scope module uut $end
$var wire 1 % BCD_ready $end
$var wire 16 & mult_result [15:0] $end
$var wire 1 # reset $end
$var wire 1 $ valid $end
$var wire 16 ' BCD_code [15:0] $end
$var reg 1 ( ready $end
$var reg 32 ) shift_reg [31:0] $end
$var integer 32 * i [31:0] $end
$upscope $end
$scope task display_BCD $end
$var reg 16 + BCD [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
bx *
b0 )
0(
b0 '
bx &
0%
0$
1#
bx "
b0 !
$end
#10
b1000101 !
b1000101 '
1%
1(
b10000 *
b10001010000000000000000 )
1$
b101101 "
b101101 &
0#
#20
0$
#70
b100100011 !
b100100011 '
b10000 *
b1001000110000000000000000 )
1$
b1111011 "
b1111011 &
b1000101 +
#80
0$
#130
b100110011001 !
b100110011001 '
b10000 *
b1001100110010000000000000000 )
1$
b1111100111 "
b1111100111 &
b100100011 +
#140
0$
#190
b10000001000111 !
b10000001000111 '
b10000 *
b100000010001110000000000000000 )
1$
b11111111111 "
b11111111111 &
b100110011001 +
#200
0$
#250
b1001010110 !
b1001010110 '
b10000 *
b10010101100000000000000000 )
1$
b100000000 "
b100000000 &
b10000001000111 +
#260
0$
#310
b1001010110 +
