
////////////////////////////////////////////////////////////////////////////////////////
                                       CELLO V2.1                                       
              temp_0f13c7bf27f148459bb4b0cbf995c17c + Eco1C1G1T1.UCF.json               
////////////////////////////////////////////////////////////////////////////////////////

new_out: /home/lexo/Desktop/Practica/App/temp_outputs/temp_0f13c7bf27f148459bb4b0cbf995c17c
verilog: temp_0f13c7bf27f148459bb4b0cbf995c17c.v
v_loc: /home/lexo/Desktop/Practica/App/library/verilogs/temp_0f13c7bf27f148459bb4b0cbf995c17c.v
new_in: /home/lexo/Desktop/Practica/App/library/verilogs
new_out: /home/lexo/Desktop/Practica/App/temp_outputs/temp_0f13c7bf27f148459bb4b0cbf995c17c



////////////////////////////////////////////////////////////////////////////////////////
                                 End of Logic Synthesis                                 
////////////////////////////////////////////////////////////////////////////////////////




////////////////////////////////////////////////////////////////////////////////////////
                            condition checks for valid input                            
////////////////////////////////////////////////////////////////////////////////////////


NETLIST:
isvalid: True

INPUTS (including the communication devices): 
num IN-SENSORS in Eco1C1G1T1.UCF.json in-UCF: 4
num IN-STRUCTURES in Eco1C1G1T1.UCF.json in-UCF: 4
num IN-MODELS in Eco1C1G1T1.UCF.json in-UCF: 4
num IN-PARTS in Eco1C1G1T1.UCF.json in-UCF: 4
num IN-NODES in temp_0f13c7bf27f148459bb4b0cbf995c17c netlist: 2
['LacI_sensor', 'TetR_sensor', 'AraC_sensor', 'LuxR_sensor']
Valid input match!

OUTPUTS: 
num OUT-SENSORS in Eco1C1G1T1.UCF.json out-UCF: 3
num OUT-STRUCTURES in Eco1C1G1T1.UCF.json out-UCF: 3
num OUT-MODELS in Eco1C1G1T1.UCF.json out-UCF: 3
num OUT-PARTS in Eco1C1G1T1.UCF.json out-UCF: 3
num OUT-NODES in temp_0f13c7bf27f148459bb4b0cbf995c17c netlist: 1
['YFP_reporter', 'YFP_reporter_2', 'YFP_reporter_3']
Valid output match!

GATES: 
num PARTS in Eco1C1G1T1.UCF.json UCF: 84
num STRUCTURES in Eco1C1G1T1.UCF.json UCF: 20
num MODELS in Eco1C1G1T1.UCF.json UCF: 20
num GATES in Eco1C1G1T1.UCF.json UCF: 20
num GATE USES: [12, True]
num GATES in temp_0f13c7bf27f148459bb4b0cbf995c17c netlist: 3
['AmeR', 'AmtR', 'BM3R1', 'BetI', 'HlyIIR', 'IcaRA', 'LitR', 'LmrA', 'PhlF', 'PsrA', 'QacR', 'SrpR']
['A1_AmtR', 'B1_BM3R1', 'B2_BM3R1', 'B3_BM3R1', 'E1_BetI', 'F1_AmeR', 'H1_HlyIIR', 'I1_IcaRA', 'L1_LitR', 'N1_LmrA', 'P1_PhlF', 'P2_PhlF', 'P3_PhlF', 'Q1_QacR', 'Q2_QacR', 'R1_PsrA', 'S1_SrpR', 'S2_SrpR', 'S3_SrpR', 'S4_SrpR']
Valid intermediate match!

#47,520 possible permutations for temp_0f13c7bf27f148459bb4b0cbf995c17c.v+Eco1C1G1T1.UCF.json...
(#47,520.0 permutations of UCF gate groups confirmed.)

////////////////////////////////////////////////////////////////////////////////////////
                                End of condition checks                                 
////////////////////////////////////////////////////////////////////////////////////////


Condition check passed? True


////////////////////////////////////////////////////////////////////////////////////////
                               Beginning GATE ASSIGNMENT                                
////////////////////////////////////////////////////////////////////////////////////////


Listing available assignments from UCF: 
['LacI_sensor', 'TetR_sensor', 'AraC_sensor', 'LuxR_sensor']
['YFP_reporter', 'YFP_reporter_2', 'YFP_reporter_3']
['IcaRA', 'LitR', 'BM3R1', 'LmrA', 'BetI', 'SrpR', 'HlyIIR', 'PsrA', 'PhlF', 'AmtR', 'QacR', 'AmeR']

Netlist de-construction: 
[A, B]
[81, 82, 83]
[Y]

Netlist requirements: 
need 2 inputs
need 1 outputs
need 3 gates

////////////////////////////////////////////////////////////////////////////////////////
                Running SIMULATED ANNEALING gate-assignment algorithm...                
////////////////////////////////////////////////////////////////////////////////////////

__________________________________________________ #1/1,000 | Best Score: 63.46843311575617 | Current Score: 63.46843311575617
__________________________________________________ #4/1,000 | Best Score: 244.75699016451603 | Current Score: 244.75699016451603
__________________________________________________ #125/1,000 | Best Score: 327.206125747439 | Current Score: 327.206125747439██████


DONE!
Completed: 1,000/1,000 iterations (out of 47,520 possible iterations)
Best Score: 327.206125747439

////////////////////////////////////////////////////////////////////////////////////////
                                 End of GATE ASSIGNMENT                                 
////////////////////////////////////////////////////////////////////////////////////////





∫ *** DEBUG *** ∫ final result for temp_0f13c7bf27f148459bb4b0cbf995c17c.v+Eco1C1G1T1.UCF.json: 327.206125747439



∫ *** DEBUG *** ∫ Inputs: [LacI_sensor, AraC_sensor], Gates: [HlyIIR, SrpR, PhlF], Outputs: [YFP_reporter_2]


////////////////////////////////////////////////////////////////////////////////////////
                                        RESULTS                                         
              temp_0f13c7bf27f148459bb4b0cbf995c17c + Eco1C1G1T1.UCF.json               
////////////////////////////////////////////////////////////////////////////////////////

CIRCUIT DESIGN:
 - Best Design: Inputs: [LacI_sensor, AraC_sensor], Gates: [HlyIIR, SrpR, PhlF], Outputs: [YFP_reporter_2]
 - Best Circuit Score: 327.206125747439

Inputs ( input response = STATE * (ymax - ymin) + ymin ):
 - ('A', 2) input LacI_sensor 2 with ymax: 2.8 and ymin: 0.0034 with max sensor output of [('high', 2.8), ('low', 0.0034)]
 - ('B', 3) input AraC_sensor 3 with ymax: 2.5 and ymin: 0.0082 with max sensor output of [('high', 2.5), ('low', 0.0082)]

Gates ( response function = ymin + (ymax - ymin) / (1.0 + (x / K)**n);   input composition = x2 + x1 ):
 - 81 gate NOT HlyIIR w/ inputs [2] and output 5, and best_gate = H1_HlyIIR
 - 82 gate NOT SrpR w/ inputs [3] and output 6, and best_gate = S4_SrpR
 - 83 gate NOR PhlF w/ inputs [5, 6] and output 4, and best_gate = P3_PhlF

Outputs ( unit conversion and/or hill response... ):
 - ('Y', 4) output YFP_reporter_2 4 with c * x: c = 0.0076


TRUTH TABLE/GATE SCORING:
+-----------------+-----------------+-------------+-------------+------------+----------+----------+---------------------+----------------------+----------------------+
| LacI_sensor_I/O | AraC_sensor_I/O | LacI_sensor | AraC_sensor | HlyIIR_I/O | SrpR_I/O | PhlF_I/O | HlyIIR              | SrpR                 | PhlF                 |
+-----------------+-----------------+-------------+-------------+------------+----------+----------+---------------------+----------------------+----------------------+
| 0               | 0               | 0.0034      | 0.0082      | 1          | 1        | 0        | 2.499930388714451   | 2.098098688319364    | 0.020023317603627338 |
| 0               | 1               | 0.0034      | 2.5         | 1          | 0        | 0        | 2.499930388714451   | 0.007254967188764109 | 0.020297772421340027 |
| 1               | 0               | 2.8         | 0.0082      | 0          | 1        | 0        | 0.07222513769678209 | 2.098098688319364    | 0.020545818913879965 |
| 1               | 1               | 2.8         | 2.5         | 0          | 0        | 1        | 0.07222513769678209 | 0.007254967188764109 | 6.7227178071191185   |
+-----------------+-----------------+-------------+-------------+------------+----------+----------+---------------------+----------------------+----------------------+
+--------------------+------------------------+
| YFP_reporter_2_I/O | YFP_reporter_2         |
+--------------------+------------------------+
| 0                  | 0.00015217721378756776 |
| 0                  | 0.00015426307040218421 |
| 0                  | 0.00015614822374548774 |
| 1                  | 0.0510926553341053     |
+--------------------+------------------------+


∫ *** DEBUG *** ∫ Truth Table (same as before, simpler format):

['LacI_sensor_I/O', 'AraC_sensor_I/O', 'LacI_sensor', 'AraC_sensor', 'HlyIIR_I/O', 'SrpR_I/O', 'PhlF_I/O', 'HlyIIR', 'SrpR', 'PhlF', 'YFP_reporter_2_I/O', 'YFP_reporter_2']
[0, 0, 0.0034, 0.0082, 1, 1, 0, 2.499930388714451, 2.098098688319364, 0.020023317603627338, 0, 0.00015217721378756776]
[0, 1, 0.0034, 2.5, 1, 0, 0, 2.499930388714451, 0.007254967188764109, 0.020297772421340027, 0, 0.00015426307040218421]
[1, 0, 2.8, 0.0082, 0, 1, 0, 0.07222513769678209, 2.098098688319364, 0.020545818913879965, 0, 0.00015614822374548774]
[1, 1, 2.8, 2.5, 0, 0, 1, 0.07222513769678209, 0.007254967188764109, 6.7227178071191185, 1, 0.0510926553341053]


EUGENE FILES:
 - Eugene object and structs created...
 - Eugene cassettes created...
 - Eugene helpers created...
 - Eugene script written to /home/lexo/Desktop/Practica/App/temp_outputs/temp_0f13c7bf27f148459bb4b0cbf995c17c/temp_0f13c7bf27f148459bb4b0cbf995c17c_Eco1C1G1T1.UCF._eugene.eug

SBOL FILES:
 - Circuit orders selected...
   + ['Loc1_NONCE_PAD', 'Loc2_NONCE_PAD', 'pHlyIIR', 'pSrpR', 'RiboJ53', 'P3', 'PhlF', 'ECK120033737', 'pBAD', 'RiboJ10', 'S4', 'SrpR', 'ECK120029600', 'pPhlF', 'YFP_cassette', 'pTac', 'RiboJ51', 'H1', 'HlyIIR', 'ECK120033736', 'Loc3_NONCE_PAD']
   + ['Loc1_NONCE_PAD', 'Loc2_NONCE_PAD', 'pHlyIIR', 'pSrpR', 'RiboJ53', 'P3', 'PhlF', 'ECK120033737', 'pBAD', 'RiboJ10', 'S4', 'SrpR', 'ECK120029600', 'pTac', 'RiboJ51', 'H1', 'HlyIIR', 'ECK120033736', 'Loc3_NONCE_PAD', 'pPhlF', 'YFP_cassette']
   + ['Loc1_NONCE_PAD', 'Loc2_NONCE_PAD', 'pHlyIIR', 'pSrpR', 'RiboJ53', 'P3', 'PhlF', 'ECK120033737', 'pBAD', 'RiboJ10', 'S4', 'SrpR', 'ECK120029600', 'pTac', 'RiboJ51', 'H1', 'HlyIIR', 'ECK120033736', 'pPhlF', 'YFP_cassette', 'Loc3_NONCE_PAD']
   + ['Loc1_NONCE_PAD', 'Loc2_NONCE_PAD', 'pHlyIIR', 'pSrpR', 'RiboJ53', 'P3', 'PhlF', 'ECK120033737', 'pPhlF', 'YFP_cassette', 'pBAD', 'RiboJ10', 'S4', 'SrpR', 'ECK120029600', 'pTac', 'RiboJ51', 'H1', 'HlyIIR', 'ECK120033736', 'Loc3_NONCE_PAD']
   + ['Loc1_NONCE_PAD', 'Loc2_NONCE_PAD', 'pPhlF', 'YFP_cassette', 'pHlyIIR', 'pSrpR', 'RiboJ53', 'P3', 'PhlF', 'ECK120033737', 'pBAD', 'RiboJ10', 'S4', 'SrpR', 'ECK120029600', 'pTac', 'RiboJ51', 'H1', 'HlyIIR', 'ECK120033736', 'Loc3_NONCE_PAD']

 - SBOL files being generated...
Component.....................37
Sequence......................33
---
Total: .........................70

SBOL XML and related files generated
 - Response plots generated



Thread count: 1
Completion Time: 5.8 seconds
Archivo Verilog temporal eliminado: temp_0f13c7bf27f148459bb4b0cbf995c17c.v
Archivo Verilog temporal creado: temp_dcd368001cdb411591b61da4f8839741.v
