<profile>

<section name = "Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_36_1'" level="0">
<item name = "Date">Thu May  9 21:46:51 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D2</item>
<item name = "Solution">comb_4 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">155, 155, 1.550 us, 1.550 us, 155, 155, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_36_1">153, 153, 26, 16, 1, 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 5678, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 16, 0, 46, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 401, -</column>
<column name="Register">-, -, 4274, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_64ns_64ns_128_1_1_U23">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln36_fu_544_p2">+, 0, 0, 12, 5, 2</column>
<column name="add_ln50_1_fu_732_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln50_2_fu_834_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln50_3_fu_936_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln50_4_fu_1056_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln50_5_fu_1223_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln50_6_fu_1412_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln50_fu_621_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln52_10_fu_1561_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_12_fu_987_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln52_13_fu_1620_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_15_fu_1139_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln52_16_fu_1679_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_18_fu_1339_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln52_19_fu_1738_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_1_fu_1091_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_21_fu_1488_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln52_22_fu_1797_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_3_fu_673_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln52_4_fu_1298_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_6_fu_783_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln52_7_fu_1447_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln52_9_fu_885_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln52_fu_582_p2">+, 0, 0, 71, 64, 64</column>
<column name="arr_16_fu_1303_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_17_fu_1452_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_18_fu_1566_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_19_fu_1625_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_20_fu_1684_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_21_fu_1743_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_22_fu_1802_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_fu_1096_p2">+, 0, 0, 128, 128, 128</column>
<column name="empty_fu_528_p2">+, 0, 0, 71, 64, 64</column>
<column name="k_1_29_fu_756_p2">-, 0, 0, 12, 4, 4</column>
<column name="k_1_fu_704_p2">-, 0, 0, 12, 4, 4</column>
<column name="k_2_30_fu_858_p2">-, 0, 0, 12, 4, 4</column>
<column name="k_2_fu_807_p2">-, 0, 0, 12, 4, 4</column>
<column name="k_3_31_fu_960_p2">-, 0, 0, 12, 4, 4</column>
<column name="k_3_fu_909_p2">-, 0, 0, 12, 4, 4</column>
<column name="k_4_32_fu_1112_p2">-, 0, 0, 12, 4, 4</column>
<column name="k_4_fu_1029_p2">-, 0, 0, 12, 4, 4</column>
<column name="k_5_33_fu_1312_p2">-, 0, 0, 12, 4, 4</column>
<column name="k_5_fu_1191_p2">-, 0, 0, 12, 4, 4</column>
<column name="k_6_34_fu_1461_p2">-, 0, 0, 12, 4, 4</column>
<column name="k_6_fu_1385_p2">-, 0, 0, 12, 4, 4</column>
<column name="k_s_fu_646_p2">-, 0, 0, 12, 4, 4</column>
<column name="sub_ln53_fu_555_p2">-, 0, 0, 12, 3, 4</column>
<column name="and_ln52_10_fu_1653_p2">and, 0, 0, 128, 128, 128</column>
<column name="and_ln52_11_fu_1673_p2">and, 0, 0, 128, 128, 128</column>
<column name="and_ln52_12_fu_1712_p2">and, 0, 0, 128, 128, 128</column>
<column name="and_ln52_13_fu_1732_p2">and, 0, 0, 128, 128, 128</column>
<column name="and_ln52_14_fu_1771_p2">and, 0, 0, 128, 128, 128</column>
<column name="and_ln52_15_fu_1791_p2">and, 0, 0, 128, 128, 128</column>
<column name="and_ln52_1_fu_1085_p2">and, 0, 0, 128, 128, 128</column>
<column name="and_ln52_2_fu_1176_p2">and, 0, 0, 128, 128, 128</column>
<column name="and_ln52_3_fu_1292_p2">and, 0, 0, 128, 128, 128</column>
<column name="and_ln52_4_fu_1376_p2">and, 0, 0, 128, 128, 128</column>
<column name="and_ln52_5_fu_1441_p2">and, 0, 0, 128, 128, 128</column>
<column name="and_ln52_6_fu_1525_p2">and, 0, 0, 128, 128, 128</column>
<column name="and_ln52_7_fu_1555_p2">and, 0, 0, 128, 128, 128</column>
<column name="and_ln52_8_fu_1594_p2">and, 0, 0, 128, 128, 128</column>
<column name="and_ln52_9_fu_1614_p2">and, 0, 0, 128, 128, 128</column>
<column name="and_ln52_fu_1013_p2">and, 0, 0, 128, 128, 128</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage11_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage15_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage9_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln50_1_fu_695_p2">icmp, 0, 0, 12, 5, 3</column>
<column name="icmp_ln50_2_fu_798_p2">icmp, 0, 0, 12, 5, 3</column>
<column name="icmp_ln50_3_fu_900_p2">icmp, 0, 0, 12, 5, 3</column>
<column name="icmp_ln50_4_fu_1019_p2">icmp, 0, 0, 10, 3, 1</column>
<column name="icmp_ln50_5_fu_1182_p2">icmp, 0, 0, 12, 5, 2</column>
<column name="icmp_ln50_6_fu_1247_p2">icmp, 0, 0, 12, 4, 1</column>
<column name="icmp_ln50_7_fu_1268_p2">icmp, 0, 0, 12, 5, 1</column>
<column name="icmp_ln50_fu_597_p2">icmp, 0, 0, 9, 2, 1</column>
<column name="icmp_ln52_1_fu_747_p2">icmp, 0, 0, 12, 5, 3</column>
<column name="icmp_ln52_2_fu_849_p2">icmp, 0, 0, 12, 5, 3</column>
<column name="icmp_ln52_3_fu_951_p2">icmp, 0, 0, 12, 5, 3</column>
<column name="icmp_ln52_4_fu_1102_p2">icmp, 0, 0, 10, 3, 1</column>
<column name="icmp_ln52_5_fu_1206_p2">icmp, 0, 0, 12, 5, 2</column>
<column name="icmp_ln52_6_fu_1262_p2">icmp, 0, 0, 12, 4, 1</column>
<column name="icmp_ln52_7_fu_1273_p2">icmp, 0, 0, 12, 5, 1</column>
<column name="icmp_ln52_fu_636_p2">icmp, 0, 0, 9, 2, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">or, 0, 0, 2, 1, 1</column>
<column name="k_fu_688_p3">select, 0, 0, 5, 1, 3</column>
<column name="select_ln50_fu_613_p3">select, 0, 0, 7, 1, 6</column>
<column name="select_ln52_10_fu_1646_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln52_11_fu_1666_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln52_12_fu_1705_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln52_13_fu_1725_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln52_14_fu_1764_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln52_15_fu_1784_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln52_1_fu_1078_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln52_2_fu_1169_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln52_3_fu_1285_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln52_4_fu_1369_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln52_5_fu_1434_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln52_6_fu_1518_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln52_7_fu_1548_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln52_8_fu_1587_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln52_9_fu_1607_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln52_fu_1006_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">81, 17, 1, 17</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 5, 10</column>
<column name="arr_10_fu_136">9, 2, 128, 256</column>
<column name="arr_11_fu_140">9, 2, 128, 256</column>
<column name="arr_12_fu_144">9, 2, 128, 256</column>
<column name="arr_13_fu_148">9, 2, 128, 256</column>
<column name="arr_14_fu_152">9, 2, 128, 256</column>
<column name="arr_15_fu_156">9, 2, 128, 256</column>
<column name="arr_8_fu_128">9, 2, 128, 256</column>
<column name="arr_9_fu_132">9, 2, 128, 256</column>
<column name="grp_fu_430_p0">81, 17, 64, 1088</column>
<column name="grp_fu_430_p1">14, 3, 64, 192</column>
<column name="i_fu_160">9, 2, 5, 10</column>
<column name="m_axi_mem_ARADDR">81, 17, 64, 1088</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln52_10_reg_2377">128, 0, 128, 0</column>
<column name="and_ln52_12_reg_2392">128, 0, 128, 0</column>
<column name="and_ln52_14_reg_2407">128, 0, 128, 0</column>
<column name="and_ln52_2_reg_2224">128, 0, 128, 0</column>
<column name="and_ln52_4_reg_2304">128, 0, 128, 0</column>
<column name="and_ln52_6_reg_2341">128, 0, 128, 0</column>
<column name="and_ln52_8_reg_2362">128, 0, 128, 0</column>
<column name="and_ln52_reg_2167">128, 0, 128, 0</column>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="arr_10_fu_136">128, 0, 128, 0</column>
<column name="arr_11_fu_140">128, 0, 128, 0</column>
<column name="arr_12_fu_144">128, 0, 128, 0</column>
<column name="arr_13_fu_148">128, 0, 128, 0</column>
<column name="arr_14_fu_152">128, 0, 128, 0</column>
<column name="arr_15_fu_156">128, 0, 128, 0</column>
<column name="arr_8_fu_128">128, 0, 128, 0</column>
<column name="arr_9_fu_132">128, 0, 128, 0</column>
<column name="conv35_cast_reg_1935">64, 0, 128, 64</column>
<column name="i_2_reg_1940">5, 0, 5, 0</column>
<column name="i_fu_160">5, 0, 5, 0</column>
<column name="icmp_ln50_1_reg_2026">1, 0, 1, 0</column>
<column name="icmp_ln50_2_reg_2068">1, 0, 1, 0</column>
<column name="icmp_ln50_3_reg_2110">1, 0, 1, 0</column>
<column name="icmp_ln50_4_reg_2172">1, 0, 1, 0</column>
<column name="icmp_ln50_5_reg_2229">1, 0, 1, 0</column>
<column name="icmp_ln50_6_reg_2256">1, 0, 1, 0</column>
<column name="icmp_ln50_7_reg_2268">1, 0, 1, 0</column>
<column name="icmp_ln50_reg_1988">1, 0, 1, 0</column>
<column name="icmp_ln52_1_reg_2047">1, 0, 1, 0</column>
<column name="icmp_ln52_2_reg_2089">1, 0, 1, 0</column>
<column name="icmp_ln52_3_reg_2136">1, 0, 1, 0</column>
<column name="icmp_ln52_4_reg_2198">1, 0, 1, 0</column>
<column name="icmp_ln52_5_reg_2245">1, 0, 1, 0</column>
<column name="icmp_ln52_6_reg_2262">1, 0, 1, 0</column>
<column name="icmp_ln52_7_reg_2273">1, 0, 1, 0</column>
<column name="icmp_ln52_reg_2005">1, 0, 1, 0</column>
<column name="k_1_29_reg_2052">4, 0, 4, 0</column>
<column name="k_1_reg_2031">4, 0, 4, 0</column>
<column name="k_2_30_reg_2094">4, 0, 4, 0</column>
<column name="k_2_reg_2073">4, 0, 4, 0</column>
<column name="k_3_31_reg_2141">4, 0, 4, 0</column>
<column name="k_3_reg_2115">4, 0, 4, 0</column>
<column name="k_4_32_reg_2203">4, 0, 4, 0</column>
<column name="k_4_reg_2177">4, 0, 4, 0</column>
<column name="k_5_33_reg_2283">4, 0, 4, 0</column>
<column name="k_5_reg_2234">4, 0, 4, 0</column>
<column name="k_s_reg_2010">4, 0, 4, 0</column>
<column name="mem_addr_10_read_reg_2367">64, 0, 64, 0</column>
<column name="mem_addr_11_read_reg_2372">64, 0, 64, 0</column>
<column name="mem_addr_12_read_reg_2382">64, 0, 64, 0</column>
<column name="mem_addr_13_read_reg_2387">64, 0, 64, 0</column>
<column name="mem_addr_14_read_reg_2397">64, 0, 64, 0</column>
<column name="mem_addr_15_read_reg_2402">64, 0, 64, 0</column>
<column name="mem_addr_1_read_reg_2162">64, 0, 64, 0</column>
<column name="mem_addr_2_read_reg_2193">64, 0, 64, 0</column>
<column name="mem_addr_3_read_reg_2219">64, 0, 64, 0</column>
<column name="mem_addr_4_read_reg_2278">64, 0, 64, 0</column>
<column name="mem_addr_5_read_reg_2299">64, 0, 64, 0</column>
<column name="mem_addr_6_read_reg_2320">64, 0, 64, 0</column>
<column name="mem_addr_7_read_reg_2336">64, 0, 64, 0</column>
<column name="mem_addr_8_read_reg_2352">64, 0, 64, 0</column>
<column name="mem_addr_9_read_reg_2357">64, 0, 64, 0</column>
<column name="mem_addr_read_reg_2131">64, 0, 64, 0</column>
<column name="sub_ln53_reg_1972">4, 0, 4, 0</column>
<column name="tmp_reg_1958">1, 0, 1, 0</column>
<column name="trunc_ln1_reg_1967">61, 0, 61, 0</column>
<column name="trunc_ln2_reg_1983">61, 0, 61, 0</column>
<column name="trunc_ln36_reg_1962">4, 0, 4, 0</column>
<column name="trunc_ln50_1_reg_2000">61, 0, 61, 0</column>
<column name="trunc_ln50_2_reg_2042">61, 0, 61, 0</column>
<column name="trunc_ln50_3_reg_2084">61, 0, 61, 0</column>
<column name="trunc_ln50_4_reg_2126">61, 0, 61, 0</column>
<column name="trunc_ln50_5_reg_2188">61, 0, 61, 0</column>
<column name="trunc_ln50_6_reg_2251">61, 0, 61, 0</column>
<column name="trunc_ln50_7_reg_2315">61, 0, 61, 0</column>
<column name="trunc_ln52_1_reg_2021">61, 0, 61, 0</column>
<column name="trunc_ln52_2_reg_2063">61, 0, 61, 0</column>
<column name="trunc_ln52_3_reg_2105">61, 0, 61, 0</column>
<column name="trunc_ln52_4_reg_2152">61, 0, 61, 0</column>
<column name="trunc_ln52_5_reg_2214">61, 0, 61, 0</column>
<column name="trunc_ln52_6_reg_2294">61, 0, 61, 0</column>
<column name="trunc_ln52_7_reg_2331">61, 0, 61, 0</column>
<column name="zext_ln50_reg_2157">64, 0, 128, 64</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, test_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, test_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, test_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, test_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, test_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, test_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RFIFONUM">in, 9, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
<column name="arg1">in, 64, ap_none, arg1, scalar</column>
<column name="arg2">in, 64, ap_none, arg2, scalar</column>
<column name="conv35">in, 64, ap_none, conv35, scalar</column>
<column name="add47_1_373_out">out, 128, ap_vld, add47_1_373_out, pointer</column>
<column name="add47_1_373_out_ap_vld">out, 1, ap_vld, add47_1_373_out, pointer</column>
<column name="add47_1_272_out">out, 128, ap_vld, add47_1_272_out, pointer</column>
<column name="add47_1_272_out_ap_vld">out, 1, ap_vld, add47_1_272_out, pointer</column>
<column name="add47_1_171_out">out, 128, ap_vld, add47_1_171_out, pointer</column>
<column name="add47_1_171_out_ap_vld">out, 1, ap_vld, add47_1_171_out, pointer</column>
<column name="add47_170_out">out, 128, ap_vld, add47_170_out, pointer</column>
<column name="add47_170_out_ap_vld">out, 1, ap_vld, add47_170_out, pointer</column>
<column name="add47_369_out">out, 128, ap_vld, add47_369_out, pointer</column>
<column name="add47_369_out_ap_vld">out, 1, ap_vld, add47_369_out, pointer</column>
<column name="add47_268_out">out, 128, ap_vld, add47_268_out, pointer</column>
<column name="add47_268_out_ap_vld">out, 1, ap_vld, add47_268_out, pointer</column>
<column name="add47_12667_out">out, 128, ap_vld, add47_12667_out, pointer</column>
<column name="add47_12667_out_ap_vld">out, 1, ap_vld, add47_12667_out, pointer</column>
<column name="add4766_out">out, 128, ap_vld, add4766_out, pointer</column>
<column name="add4766_out_ap_vld">out, 1, ap_vld, add4766_out, pointer</column>
</table>
</item>
</section>
</profile>
