

================================================================
== Vitis HLS Report for 'state_buffer_top_0_s'
================================================================
* Date:           Wed Aug 14 16:55:44 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.465 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                         |                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                        |                    Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272  |state_buffer_top_0_Pipeline_VITIS_LOOP_131_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     135|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     169|     203|    -|
|Memory           |        4|     -|      32|       2|    0|
|Multiplexer      |        -|     -|       -|     360|    -|
|Register         |        -|     -|     282|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|     0|     483|     700|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272  |state_buffer_top_0_Pipeline_VITIS_LOOP_131_1  |        0|   0|  169|  203|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                    |                                              |        0|   0|  169|  203|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------------------+--------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                  Memory                 |                                  Module                                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------------+--------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |state_buffer_buffer_state_lvt_V_U        |event_queue_top_0_s_event_queue_buffer_event_data_V_RAM_AUTO_1R1W         |        1|   0|   0|    0|   128|   32|     1|         4096|
    |state_buffer_buffer_state_rng_state_V_U  |event_queue_top_0_s_event_queue_buffer_event_data_V_RAM_AUTO_1R1W         |        1|   0|   0|    0|   128|   32|     1|         4096|
    |state_buffer_buffer_state_lp_id_V_U      |event_queue_top_0_s_event_queue_buffer_event_receiver_id_V_RAM_AUTO_1R1W  |        1|   0|   0|    0|   128|   16|     1|         2048|
    |state_buffer_buffer_next_V_U             |event_queue_top_0_s_event_queue_buffer_next_V_RAM_AUTO_1R1W               |        1|   0|   0|    0|   128|   16|     1|         2048|
    |state_buffer_lp_heads_V_U                |event_queue_top_0_s_event_queue_lp_oldest_unissued_V_RAM_AUTO_1R1W        |        0|  16|   1|    0|     4|   16|     1|           64|
    |state_buffer_lp_sizes_V_U                |state_buffer_top_0_s_state_buffer_lp_sizes_V_RAM_AUTO_1R1W                |        0|  16|   1|    0|     4|   16|     1|           64|
    +-----------------------------------------+--------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                    |                                                                          |        4|  32|   2|    0|   520|  128|     6|        12416|
    +-----------------------------------------+--------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln886_1_fu_422_p2           |         +|   0|  0|  15|           8|           1|
    |add_ln886_fu_443_p2             |         +|   0|  0|  23|          16|           1|
    |sub_ln887_1_fu_459_p2           |         -|   0|  0|  23|          16|          16|
    |sub_ln887_fu_470_p2             |         -|   0|  0|  23|          16|          16|
    |and_ln51_fu_302_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state4                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op50_write_state4  |       and|   0|  0|   2|           1|           1|
    |tmp_2_nbreadreq_fu_104_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_3_nbreadreq_fu_112_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_96_p3          |       and|   0|  0|   2|           1|           0|
    |icmp_ln1065_fu_296_p2           |      icmp|   0|  0|  13|          16|           8|
    |icmp_ln1077_fu_397_p2           |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln1081_fu_453_p2           |      icmp|   0|  0|  13|          16|           1|
    |ap_block_state1                 |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 135|         104|          48|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  65|         12|    1|         12|
    |ap_done                                         |   9|          2|    1|          2|
    |event_processor_input_stream_blk_n              |   9|          2|    1|          2|
    |issued_event_stream_blk_n                       |   9|          2|    1|          2|
    |state_buffer_buffer_next_V_address0             |  20|          4|    7|         28|
    |state_buffer_buffer_next_V_ce0                  |  14|          3|    1|          3|
    |state_buffer_buffer_next_V_d0                   |  14|          3|   16|         48|
    |state_buffer_buffer_next_V_we0                  |  14|          3|    1|          3|
    |state_buffer_buffer_state_lp_id_V_address0      |  14|          3|    7|         21|
    |state_buffer_buffer_state_lvt_V_address0        |  20|          4|    7|         28|
    |state_buffer_buffer_state_lvt_V_ce0             |  14|          3|    1|          3|
    |state_buffer_buffer_state_rng_state_V_address0  |  14|          3|    7|         21|
    |state_buffer_free_head_V                        |   9|          2|   16|         32|
    |state_buffer_input_stream_blk_n                 |   9|          2|    1|          2|
    |state_buffer_lp_heads_V_address0                |  26|          5|    2|         10|
    |state_buffer_lp_heads_V_ce0                     |  14|          3|    1|          3|
    |state_buffer_lp_heads_V_d0                      |  14|          3|   16|         48|
    |state_buffer_lp_heads_V_we0                     |  14|          3|    1|          3|
    |state_buffer_lp_sizes_V_address0                |  26|          5|    2|         10|
    |state_buffer_lp_sizes_V_d0                      |  14|          3|   16|         48|
    |state_buffer_rollback_info_stream_blk_n         |   9|          2|    1|          2|
    |state_buffer_total_size_V                       |   9|          2|   16|         32|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 360|         74|  123|        363|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+-----+----+-----+-----------+
    |                                 Name                                 |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+-----+----+-----+-----------+
    |and_ln51_reg_496                                                      |    1|   0|    1|          0|
    |ap_CS_fsm                                                             |   11|   0|   11|          0|
    |ap_done_reg                                                           |    1|   0|    1|          0|
    |current_V_reg_568                                                     |   16|   0|   16|          0|
    |grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_start_reg  |    1|   0|    1|          0|
    |icmp_ln1077_reg_549                                                   |    1|   0|    1|          0|
    |icmp_ln1081_reg_576                                                   |    1|   0|    1|          0|
    |issued_event_stream_read_reg_524                                      |  129|   0|  129|          0|
    |removed_V_loc_fu_92                                                   |   16|   0|   16|          0|
    |state_buffer_buffer_next_V_addr_reg_553                               |    7|   0|    7|          0|
    |state_buffer_free_head_V                                              |   16|   0|   16|          0|
    |state_buffer_lp_sizes_V_addr_1_reg_580                                |    2|   0|    2|          0|
    |state_buffer_lp_sizes_V_addr_reg_563                                  |    2|   0|    2|          0|
    |state_buffer_total_size_V                                             |   16|   0|   16|          0|
    |state_buffer_total_size_V_load_reg_486                                |   16|   0|   16|          0|
    |tmp_3_reg_500                                                         |    1|   0|    1|          0|
    |tmp_lp_id_V_reg_504                                                   |    2|   0|    2|          0|
    |tmp_reg_482                                                           |    1|   0|    1|          0|
    |tmp_to_time_V_reg_509                                                 |   32|   0|   32|          0|
    |trunc_ln46_reg_491                                                    |    8|   0|    8|          0|
    |zext_ln587_reg_514                                                    |    2|   0|   64|         62|
    +----------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                 |  282|   0|  344|         62|
    +----------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|                state_buffer_top<0>|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|                state_buffer_top<0>|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|                state_buffer_top<0>|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|                state_buffer_top<0>|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|                state_buffer_top<0>|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|                state_buffer_top<0>|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|                state_buffer_top<0>|  return value|
|state_buffer_rollback_info_stream_dout            |   in|   48|     ap_fifo|  state_buffer_rollback_info_stream|       pointer|
|state_buffer_rollback_info_stream_num_data_valid  |   in|    2|     ap_fifo|  state_buffer_rollback_info_stream|       pointer|
|state_buffer_rollback_info_stream_fifo_cap        |   in|    2|     ap_fifo|  state_buffer_rollback_info_stream|       pointer|
|state_buffer_rollback_info_stream_empty_n         |   in|    1|     ap_fifo|  state_buffer_rollback_info_stream|       pointer|
|state_buffer_rollback_info_stream_read            |  out|    1|     ap_fifo|  state_buffer_rollback_info_stream|       pointer|
|state_buffer_input_stream_dout                    |   in|   80|     ap_fifo|          state_buffer_input_stream|       pointer|
|state_buffer_input_stream_num_data_valid          |   in|    2|     ap_fifo|          state_buffer_input_stream|       pointer|
|state_buffer_input_stream_fifo_cap                |   in|    2|     ap_fifo|          state_buffer_input_stream|       pointer|
|state_buffer_input_stream_empty_n                 |   in|    1|     ap_fifo|          state_buffer_input_stream|       pointer|
|state_buffer_input_stream_read                    |  out|    1|     ap_fifo|          state_buffer_input_stream|       pointer|
|issued_event_stream_dout                          |   in|  129|     ap_fifo|                issued_event_stream|       pointer|
|issued_event_stream_num_data_valid                |   in|    2|     ap_fifo|                issued_event_stream|       pointer|
|issued_event_stream_fifo_cap                      |   in|    2|     ap_fifo|                issued_event_stream|       pointer|
|issued_event_stream_empty_n                       |   in|    1|     ap_fifo|                issued_event_stream|       pointer|
|issued_event_stream_read                          |  out|    1|     ap_fifo|                issued_event_stream|       pointer|
|event_processor_input_stream_din                  |  out|  209|     ap_fifo|       event_processor_input_stream|       pointer|
|event_processor_input_stream_num_data_valid       |   in|    2|     ap_fifo|       event_processor_input_stream|       pointer|
|event_processor_input_stream_fifo_cap             |   in|    2|     ap_fifo|       event_processor_input_stream|       pointer|
|event_processor_input_stream_full_n               |   in|    1|     ap_fifo|       event_processor_input_stream|       pointer|
|event_processor_input_stream_write                |  out|    1|     ap_fifo|       event_processor_input_stream|       pointer|
+--------------------------------------------------+-----+-----+------------+-----------------------------------+--------------+

