ISim log file
Running: D:\FPGA\Final_Question\testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/FPGA/Final_Question/testbench_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# isim force add /testbench/timeselector 000 -radix bin
# isim force add /testbench/timeselector 000 -radix bin
# isim force add /testbench/timeadd 11 -radix bin
# isim force add /testbench/timeadd 11 -radix bin
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.

** Failure:SImulation Finished
User(VHDL) Code Called Simulation Stop
In process testbench_1.vhd:tb1 
 
INFO: Simulator is stopped.
