
simple_monitor.elf:     file format elf32-littlearm

SYMBOL TABLE:
08000000 l    d  .isr_vector	00000000 .isr_vector
08000188 l    d  .text	00000000 .text
0800a788 l    d  .rodata	00000000 .rodata
0801b160 l    d  .ARM	00000000 .ARM
0801b168 l    d  .init_array	00000000 .init_array
0801b170 l    d  .fini_array	00000000 .fini_array
20000000 l    d  .data	00000000 .data
10000000 l    d  .ccmram	00000000 .ccmram
20000a9c l    d  .bss	00000000 .bss
2000471c l    d  ._user_heap_stack	00000000 ._user_heap_stack
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
0801bc10 l    d  .parsetable	00000000 .parsetable
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 build/Drivers/CMSIS/Device/ST/STM32F3xx/Source/Templates/gcc/startup_stm32f303xc.o
f1e0f85f l       *ABS*	00000000 BootRAM
08005d00 l       .text	00000000 LoopCopyDataInit
08005cf8 l       .text	00000000 CopyDataInit
08005d14 l       .text	00000000 LoopFillZerobss
08005d0e l       .text	00000000 FillZerobss
08005d26 l       .text	00000000 LoopForever
08005d40 l       .text	00000000 Infinite_Loop
00000000 l    df *ABS*	00000000 crtstuff.c
0800a76c l     O .text	00000000 __EH_FRAME_BEGIN__
08000188 l     F .text	00000000 deregister_tm_clones
080001a8 l     F .text	00000000 register_tm_clones
080001cc l     F .text	00000000 __do_global_dtors_aux
20000a9c l       .bss	00000000 completed.6266
0801b170 l     O .fini_array	00000000 __do_global_dtors_aux_fini_array_entry
080001f4 l     F .text	00000000 frame_dummy
20000aa0 l       .bss	00000000 object.6271
0801b16c l     O .init_array	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 build/mycode.o
00000000 l    df *ABS*	00000000 lib_a-memcpy.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 mytest.c
00000000 l    df *ABS*	00000000 simple_task.c
20000ab8 l     O .bss	00000004 counter
00000000 l    df *ABS*	00000000 task_executive1.c
0800142c l     F .text	00000002 TaskNull
08001588 l     F .text	00000024 TaskShell
00000000 l    df *ABS*	00000000 task_test1.c
00000000 l    df *ABS*	00000000 monitor.c
00000000 l    df *ABS*	00000000 parser.c
20000abc l     O .bss	00000004 count.5804
20000ac0 l     O .bss	00000004 saved.5805
0800ab8f l     O .rodata	00000006 __FUNCTION__.5821
20000004 l     O .data	00000004 buf.5806
20000008 l     O .data	00000004 printPrompt.5807
00000000 l    df *ABS*	00000000 dump.c
20000010 l     O .data	00000004 count.5235
20000ac4 l     O .bss	00000004 address.5234
00000000 l    df *ABS*	00000000 syscall.c
20000ac8 l     O .bss	00000004 heap_end.5843
00000000 l    df *ABS*	00000000 terminal.c
08001a9c l     F .text	00000080 USBD_CDC_DataIn
20000acc l     O .bss	00000124 TerminalState
00000000 l    df *ABS*	00000000 decoder.c
00000000 l    df *ABS*	00000000 system_stm32f3xx.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_rcc.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal.c
20000bf0 l     O .bss	00000004 uwTick
00000000 l    df *ABS*	00000000 stm32f3xx_hal_cortex.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_gpio.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_pcd.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_pcd_ex.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_i2c.c
08003d28 l     F .text	0000002a I2C_TransferConfig
08003d54 l     F .text	00000090 I2C_IsAcknowledgeFailed
08003de4 l     F .text	00000068 I2C_WaitOnFlagUntilTimeout
08003e4c l     F .text	00000054 I2C_WaitOnTXISFlagUntilTimeout
08003ea0 l     F .text	00000064 I2C_RequestMemoryWrite
08003f04 l     F .text	00000062 I2C_RequestMemoryRead
08003f66 l     F .text	00000050 I2C_WaitOnSTOPFlagUntilTimeout
00000000 l    df *ABS*	00000000 stm32f3xx_hal_spi.c
0800427a l     F .text	0000008c SPI_WaitFlagStateUntilTimeout
08004306 l     F .text	0000009c SPI_WaitFifoStateUntilTimeout
080043a2 l     F .text	00000042 SPI_EndRxTxTransaction
00000000 l    df *ABS*	00000000 usbd_core.c
00000000 l    df *ABS*	00000000 usbd_ctlreq.c
20000bf4 l     O .bss	00000001 cfgidx.10117
00000000 l    df *ABS*	00000000 usbd_ioreq.c
00000000 l    df *ABS*	00000000 usbd_cdc.c
08004d60 l     F .text	00000012 USBD_CDC_DataIn
08004d72 l     F .text	00000028 USBD_CDC_EP0_RxReady
08004d9c l     F .text	0000000c USBD_CDC_GetFSCfgDesc
08004da8 l     F .text	0000000c USBD_CDC_GetHSCfgDesc
08004db4 l     F .text	0000000c USBD_CDC_GetOtherSpeedCfgDesc
08004dcc l     F .text	0000002e USBD_CDC_DataOut
08004dfa l     F .text	0000005a USBD_CDC_Setup
08004e54 l     F .text	0000003a USBD_CDC_DeInit
08004e8e l     F .text	00000086 USBD_CDC_Init
20000094 l     O .data	0000000a USBD_CDC_DeviceQualifierDesc
00000000 l    df *ABS*	00000000 usbd_conf.c
20000bf8 l     O .bss	00000230 mem.10340
00000000 l    df *ABS*	00000000 usbd_desc.c
080051d0 l     F .text	00000028 IntToUnicode
00000000 l    df *ABS*	00000000 usbd_cdc_interface.c
080052a8 l     F .text	00000004 CDC_Itf_DeInit
080052ac l     F .text	00000020 CDC_Itf_Receive
080052cc l     F .text	00000018 CDC_Itf_Init
080052e4 l     F .text	00000058 CDC_Itf_Control
00000000 l    df *ABS*	00000000 stm32f3_discovery.c
0800533c l     F .text	00000080 SPIx_Init
080053bc l     F .text	00000040 SPIx_WriteRead
080053fc l     F .text	0000006c I2Cx_Init
20000e28 l     O .bss	00000060 SpiHandle
20000e88 l     O .bss	00000038 I2cHandle
00000000 l    df *ABS*	00000000 stm32f3_discovery_accelerometer.c
20000ec0 l     O .bss	00000004 AccelerometerDrv
00000000 l    df *ABS*	00000000 stm32f3_discovery_gyroscope.c
20000ec4 l     O .bss	00000004 GyroscopeDrv
00000000 l    df *ABS*	00000000 lsm303dlhc.c
00000000 l    df *ABS*	00000000 l3gd20.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 fini.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 putchar.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 setvbuf.c
00000000 l    df *ABS*	00000000 strcasecmp.c
00000000 l    df *ABS*	00000000 strcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strtok.c
00000000 l    df *ABS*	00000000 strtok_r.c
00000000 l    df *ABS*	00000000 strtoul.c
00000000 l    df *ABS*	00000000 vfprintf.c
08007758 l     F .text	00000076 __sbprintf
0801afdc l     O .rodata	00000010 zeroes.6926
0801b030 l     O .rodata	00000010 blanks.6925
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
08007938 l     F .text	00000014 register_fini
00000000 l    df *ABS*	00000000 dtoa.c
0800794c l     F .text	0000012c quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
08008aac l     F .text	000000f0 __sinit.part.1
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 locale.c
2000062c l     O .data	00000038 lconv
20000664 l     O .data	00000020 lc_ctype_charset
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mprec.c
0801b128 l     O .rodata	0000000c p05.5302
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 vfprintf.c
0800a40c l     F .text	00000078 __sprint_r.part.0
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 /usr/lib/gcc/arm-none-eabi/4.9.3/armv7e-m/fpu/crti.o
00000000 l    df *ABS*	00000000 /usr/lib/gcc/arm-none-eabi/4.9.3/armv7e-m/fpu/crtn.o
00000000 l    df *ABS*	00000000 STM32F30x_decoder.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 impure.c
20000200 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 
00000000 l       *UND*	00000000 HAL_DMA_Start_IT
0801b174 l       .fini_array	00000000 __fini_array_end
20000a9c l       .bss	00000000 __bss_start__
2000471c l       .bss	00000000 __bss_end__
00000000 l       *UND*	00000000 HAL_DMA_Abort
00000000 l       *UND*	00000000 software_init_hook
0801b170 l       .fini_array	00000000 __fini_array_start
0801b170 l       .init_array	00000000 __init_array_end
00000000 l       *UND*	00000000 hardware_init_hook
0801b168 l       .init_array	00000000 __preinit_array_end
00000000 l       *UND*	00000000 __stack
0801b168 l       .init_array	00000000 __init_array_start
00000000 l       *UND*	00000000 _exit
0801b168 l       .init_array	00000000 __preinit_array_start
08005d40  w    F .text	00000002 RTC_Alarm_IRQHandler
08015edc g     O .rodata	00000010 RTC_BKP19R_fields
0801ae28 g     O .rodata	00000010 APBAHBPrescTable
0800c050 g     O .rodata	00000058 TIM2_SR_fields
08013564 g     O .rodata	00000108 CAN_F10R1_fields
08016d5c g     O .rodata	00000010 TIM16_DMAR_fields
08005e9c g     F .text	00000014 putchar
08005d40  w    F .text	00000002 TIM8_TRG_COM_IRQHandler
08015acc g     O .rodata	00000010 I2C1_RXDR_fields
080058c8 g     F .text	0000001e LSM303DLHC_AccFilterCmd
08005d40  w    F .text	00000002 TIM8_CC_IRQHandler
080160ac g     O .rodata	00000038 TIM6_CR1_fields
0800bc8c g     O .rodata	00000050 I2C1_ICR_fields
08001a94 g     F .text	00000004 _isatty_r
20003930 g     O .bss	00000050 input_b
08000c00 g     F .text	00000012 .hidden __aeabi_dcmple
08015d9c g     O .rodata	00000010 TIM2_PSC_fields
0800c8a8 g     O .rodata	00000030 TIM17_CCMR1_Output_fields
08006060 g     F .text	000000ba strcpy
0800145c g     F .text	0000003c TaskKill
0801633c g     O .rodata	00000058 COMP_COMP5_CSR_fields
08000cec g     F .text	0000002e .hidden __gnu_uldivmod_helper
08011de8 g     O .rodata	00000010 I2C1_TXDR_fields
08005eb0 g     F .text	00000064 _puts_r
0800162c g     F .text	00000014 CmdTaskswitcher
08005270 g     F .text	0000001c USBD_VCP_ConfigStrDescriptor
0800dea0 g     O .rodata	00000108 CAN_F19R1_fields
08000b3c g     F .text	0000007a .hidden __cmpdf2
08001e40 g     F .text	0000003c DecodeWriteRegister
08003bda g     F .text	000000c8 HAL_PCD_EP_ClrStall
080131b8 g     O .rodata	00000010 TIM16_CCR1_fields
08005d40  w    F .text	00000002 DebugMon_Handler
08001a98 g     F .text	00000004 _lseek_r
08012618 g     O .rodata	00000028 FPU_MVFR1_fields
08005068 g     F .text	0000001a HAL_PCD_ResetCallback
08003cd6 g     F .text	0000002e PCD_WritePMA
0801700c g     O .rodata	00000108 CAN_F22R1_fields
0800c290 g     O .rodata	000000e8 CAN_FA1R_fields
200039d0 g     O .bss	00000224 hUSBDDevice
0800e0b0 g     O .rodata	00000050 TIM2_SMCR_fields
0800c850 g     O .rodata	00000028 NVIC_IPR1_fields
0801bc28 g     O .parsetable	0000000c CmdTestE
08000b3c g     F .text	0000007a .hidden __eqdf2
080122e8 g     O .rodata	00000108 CAN_F14R1_fields
08013554 g     O .rodata	00000010 TIM8_PSC_fields
080115e8 g     O .rodata	00000038 TIM15_EGR_fields
08000d20 g     F .text	0000029c .hidden __divdi3
08001b1c g     F .text	00000054 CmdStats
08005bbc g     F .text	0000002e L3GD20_FilterConfig
08003ca2 g     F .text	00000034 HAL_PCDEx_PMAConfig
08013f98 g     O .rodata	000000fc TIM2_registers
08015780 g     O .rodata	00000060 TIM15_DIER_fields
0800d124 g     O .rodata	00000010 DMA1_CMAR3_fields
0800d938 g     O .rodata	00000108 GPIOA_BSRR_fields
0801a9dc g     O .rodata	00000068 DMA1_CCR7_fields
0800325c g     F .text	000001b0 HAL_PCD_EP_Close
08012798 g     O .rodata	00000010 TSC_IOG6CR_fields
0800d134 g     O .rodata	00000030 ADC1_SQR1_fields
080006ac g     F .text	0000005a .hidden __floatdidf
0800cff4 g     O .rodata	000000e8 CAN_FS1R_fields
080130f0 g     O .rodata	00000038 TIM1_CCMR2_Input_fields
0800b84c g     O .rodata	00000018 RTC_SHIFTR_fields
08005e74 g     F .text	00000028 printf
08005b40 g     F .text	00000040 L3GD20_EnableIT
08015f34 g     O .rodata	00000030 CAN_TI1R_fields
0800479e g     F .text	00000016 USBD_SetClassConfig
08012d10 g     O .rodata	00000028 NVIC_IPR14_fields
0800a6fc g     F .text	00000054 _wcrtomb_r
08005d40  w    F .text	00000002 TIM1_CC_IRQHandler
08002c08 g     F .text	00000060 HAL_NVIC_SetPriority
0800e688 g     O .rodata	00000150 ADC1_registers
0801bc7c g     O .parsetable	0000000c CmdTaskaddE
0801bc94 g     O .parsetable	0000000c CmdTaskswitcherE
08005050 g     F .text	00000010 HAL_PCD_DataInStageCallback
08015eec g     O .rodata	00000020 TIM2_CR2_fields
08012c40 g     O .rodata	00000010 Flash_WRPR_fields
0800a3e4 g     F .text	00000020 __sseek
08008b9c g     F .text	0000000a __sinit
0800dbf0 g     O .rodata	00000068 DMA1_CCR2_fields
0800a49c g     F .text	000000a8 __swbuf_r
08005d40  w    F .text	00000002 HardFault_Handler
0800c450 g     O .rodata	00000108 TSC_IOHCR_fields
08011c98 g     O .rodata	00000028 CRC_CR_fields
0800c430 g     O .rodata	00000010 NVIC_ISER0_fields
080098f8 g     F .text	00000002 __malloc_unlock
08014aac g     O .rodata	00000010 TIM15_ARR_fields
0801699c g     O .rodata	00000010 RTC_BKP24R_fields
00000400 g       *ABS*	00000000 _Min_Stack_Size
080121f0 g     O .rodata	00000010 TIM1_CCR3_fields
0801aa5c g     O .rodata	00000010 TIM1_DMAR_fields
0800d8b0 g     O .rodata	00000010 TIM15_CCR1_fields
08005d40  w    F .text	00000002 USB_HP_IRQHandler
08015d74 g     O .rodata	00000018 USART1_RTOR_fields
080102bc g     O .rodata	00000078 RCC_AHBENR_fields
08013a68 g     O .rodata	00000020 TIM2_CNT_fields
08014994 g     O .rodata	00000090 I2C1_registers
080013c8 g     F .text	00000004 SysTick_Handler
08010b6c g     O .rodata	00000010 RTC_WPR_fields
08016a2c g     O .rodata	00000010 RTC_SSR_fields
08002e40 g     F .text	0000000a HAL_GPIO_WritePin
080124f0 g     O .rodata	00000010 TSC_IOG2CR_fields
08004f6c g     F .text	00000026 USBD_CDC_ReceivePacket
08005d40  w    F .text	00000002 PVD_IRQHandler
0800c440 g     O .rodata	00000010 DMA1_CPAR7_fields
0800588e g     F .text	0000001c LSM303DLHC_AccRebootCmd
08013a88 g     O .rodata	00000018 TIM6_CNT_fields
080148dc g     O .rodata	00000080 TIM1_DIER_fields
08005060 g     F .text	00000008 HAL_PCD_SOFCallback
08011678 g     O .rodata	00000010 NVIC_ICPR0_fields
0800982c g     F .text	000000c6 memmove
08005d40  w    F .text	00000002 TAMP_STAMP_IRQHandler
080055ac g     F .text	00000068 GYRO_IO_Init
08016804 g     O .rodata	00000028 NVIC_IPR2_fields
0801b174 g       *ABS*	00000000 _sidata
08002b28 g     F .text	00000038 HAL_RCC_GetHCLKFreq
08005d40  w    F .text	00000002 PendSV_Handler
0801bc1c g     O .parsetable	0000000c CmdButtonE
08014e30 g     O .rodata	00000010 NVIC_ICPR1_fields
08005d40  w    F .text	00000002 NMI_Handler
08002c68 g     F .text	00000018 HAL_NVIC_EnableIRQ
080098fc g     F .text	0000004c _Balloc
0801b168 g       .ARM	00000000 __exidx_end
08006188 g     F .text	00000064 __strtok_r
0800160c g     F .text	00000020 Task4
08005d40  w    F .text	00000002 EXTI3_IRQHandler
08002abc g     F .text	0000006c HAL_RCC_GetSysClockFreq
080054ec g     F .text	0000001c BSP_LED_Off
0801a704 g     O .rodata	00000010 DMA1_CNDTR5_fields
08010644 g     O .rodata	000000a0 TIM8_CCER_fields
08010ecc g     O .rodata	00000108 CAN_F8R2_fields
08000b2c g     F .text	0000008a .hidden __gtdf2
0801bcc4 g       .parsetable	00000000 _parsetable_end
080155e8 g     O .rodata	00000050 RCC_AHBRSTR_fields
08005d50 g     F .text	0000000c __errno
0800c378 g     O .rodata	00000010 RTC_BKP6R_fields
0800c99c g     O .rodata	00000030 CAN_TI2R_fields
080049a0 g     F .text	00000218 USBD_StdDevReq
08003fb8 g     F .text	00000090 HAL_I2C_Init
08014c24 g     O .rodata	00000010 NVIC_ISER2_fields
0801bcac g     O .parsetable	0000000c CmdWE
08004048  w    F .text	00000002 HAL_I2C_MspDeInit
0800f9fc g     O .rodata	00000028 CAN_RDH0R_fields
08012198 g     O .rodata	00000028 FPU_FPDSCR_fields
080051b8 g     F .text	0000000c USBD_VCP_DeviceDescriptor
08002b60  w    F .text	00000002 HAL_MspInit
0800dd88 g     O .rodata	00000108 CAN_F0R2_fields
0800b794 g     O .rodata	00000010 TSC_IOG8CR_fields
20000efc g     O .bss	00000230 tasks
08005150 g     F .text	00000026 USBD_LL_IsStallEP
08016234 g     O .rodata	00000108 CAN_F0R1_fields
08010fd4 g     O .rodata	00000028 TIM15_SMCR_fields
08005104 g     F .text	0000000e USBD_LL_Start
08005704 g     F .text	00000048 COMPASSACCELERO_IO_ITConfig
080057c8 g     F .text	00000030 BSP_ACCELERO_Init
08004794 g     F .text	0000000a USBD_Start
08001a8a g     F .text	0000000a _fstat_r
08002e4a g     F .text	00000008 HAL_GPIO_TogglePin
08014f80 g     O .rodata	00000050 TIM8_CR1_fields
08012f18 g     O .rodata	00000010 Flash_AR_fields
0800f040 g     O .rodata	00000108 CAN_F2R1_fields
08011e70 g     O .rodata	00000060 COMP_COMP4_CSR_fields
0800d50c g     O .rodata	00000048 GPIOB_AFRH_fields
0800a784 g       .text	00000000 _etext
08011e28 g     O .rodata	00000018 EXTI_PR2_fields
08012d50 g     O .rodata	00000030 USB_FS_FNR_fields
20000a9c g       .bss	00000000 _sbss
08011bb8 g     O .rodata	00000060 COMP_registers
08014e40 g     O .rodata	00000108 CAN_F4R2_fields
080051b4 g     F .text	00000002 USBD_static_free
080115d8 g     O .rodata	00000010 DMA1_CMAR1_fields
0800edc4 g     O .rodata	00000068 TIM2_DIER_fields
08000bc8 g     F .text	00000010 .hidden __aeabi_cdcmple
0800fc1c g     O .rodata	00000010 TSC_IOG1CR_fields
08016d14 g     O .rodata	00000028 TIM17_CCER_fields
08016b0c g     O .rodata	00000010 TIM8_RCR_fields
08013340 g     O .rodata	00000018 TIM16_CNT_fields
0800ebbc g     O .rodata	00000108 GPIOB_BSRR_fields
080100dc g     O .rodata	00000108 CAN_F16R2_fields
0800db80 g     O .rodata	00000020 ADC1_OFR1_fields
080157e0 g     O .rodata	00000108 CAN_F24R2_fields
0800f390 g     O .rodata	00000010 RTC_BKP23R_fields
080129b8 g     O .rodata	00000010 TIM15_CCR2_fields
0800cd0c g     O .rodata	000000a0 ADC1_CFGR_fields
0800c7b8 g     O .rodata	00000010 RTC_BKP13R_fields
08004786 g     F .text	0000000e USBD_RegisterClass
08010344 g     O .rodata	00000108 CAN_F20R1_fields
080101e4 g     O .rodata	00000068 USART1_ICR_fields
0801ad20 g     O .rodata	00000108 CAN_F25R2_fields
08016d3c g     O .rodata	00000010 TSC_IOG4CR_fields
0801044c g     O .rodata	00000108 CAN_F27R2_fields
0801ac90 g     O .rodata	00000080 TIM8_SR_fields
0800bc34 g     O .rodata	00000058 USB_FS_ISTR_fields
08014a7c g     O .rodata	00000010 DMA1_CMAR2_fields
0800d72c g     O .rodata	00000010 RTC_BKP26R_fields
08011648 g     O .rodata	00000030 ADC1_SQR2_fields
0801bc88 g     O .parsetable	0000000c CmdTaskinitE
08010b7c g     O .rodata	00000018 TIM17_CNT_fields
0800d5dc g     O .rodata	00000010 WWDG_SR_fields
08002cac g     F .text	00000188 HAL_GPIO_Init
0800ef4c g     O .rodata	0000009c EXTI_registers
08004942 g     F .text	00000006 USBD_LL_SetSpeed
2000017c g     O .data	00000004 BUTTON_PORT
080057f8 g     F .text	00000010 BSP_ACCELERO_GetXYZ
0800f370 g     O .rodata	00000010 NVIC_ICTR_fields
0800c660 g     O .rodata	00000010 TIM6_ARR_fields
0800fa34 g     O .rodata	000000b8 CAN_TSR_fields
08001948 g     F .text	000000b4 DumpBuffer
080013fc g     F .text	00000010 CmdCount
08010e44 g     O .rodata	00000088 GPIOA_IDR_fields
0800b6b4 g     O .rodata	00000058 USB_FS_USB_EP3R_fields
08005084 g     F .text	00000002 HAL_PCD_ResumeCallback
08000264 g     F .text	00000134 memcpy
08000bb8 g     F .text	00000020 .hidden __aeabi_cdrcmple
08015dac g     O .rodata	00000108 CAN_F7R2_fields
08015998 g     O .rodata	00000018 TIM1_CNT_fields
08005614 g     F .text	00000044 GYRO_IO_Write
08005f24 g     F .text	000000f8 setvbuf
08001228 g     F .text	0000005c CmdLED
20000a9c g     O .data	00000000 .hidden __TMC_END__
0800f1e0 g     O .rodata	00000080 TIM1_SR_fields
0800dc58 g     O .rodata	00000028 NVIC_IPR13_fields
0800c878 g     O .rodata	00000010 TIM15_PSC_fields
08004be8 g     F .text	000000b2 USBD_StdEPReq
08008aa0 g     F .text	0000000c _cleanup_r
08013724 g     O .rodata	00000048 GPIOA_AFRH_fields
0800063c g     F .text	00000022 .hidden __floatsidf
08014c7c g     O .rodata	00000018 DAC_DHR12RD_fields
08015020 g     O .rodata	00000060 COMP_COMP2_CSR_fields
08014c94 g     O .rodata	00000080 TIM8_DIER_fields
0801aa44 g     O .rodata	00000018 ADC1_DIFSEL_fields
08000b34 g     F .text	00000082 .hidden __ltdf2
08005524 g     F .text	00000074 BSP_PB_Init
08005d40  w    F .text	00000002 USB_HP_CAN_TX_IRQHandler
08005d40  w    F .text	00000002 EXTI0_IRQHandler
08016424 g     O .rodata	00000018 TIM8_OR_fields
08005d40  w    F .text	00000002 I2C2_EV_IRQHandler
0800c95c g     O .rodata	00000028 CAN_TDH0R_fields
0800f158 g     O .rodata	00000058 USB_FS_USB_EP4R_fields
08000c8c g     F .text	00000000 .hidden __aeabi_uldivmod
08011df8 g     O .rodata	00000030 WWDG_registers
0800ba14 g     O .rodata	00000010 TIM17_RCR_fields
08005f14 g     F .text	00000010 puts
08004d34 g     F .text	00000016 USBD_CtlSendStatus
08005d40  w    F .text	00000002 FPU_IRQHandler
08002bc8  w    F .text	0000001a HAL_Delay
08004bb8 g     F .text	00000030 USBD_StdItfReq
0800f148 g     O .rodata	00000010 TIM8_CCR4_fields
20000014 g     O .data	00000004 SystemCoreClock
0800a32c g     F .text	0000005c __fpclassifyd
080159b0 g     O .rodata	000000e4 TIM15_registers
08003510 g     F .text	00000182 HAL_PCD_EP_Transmit
08000244 g     F .text	00000012 my_Tick
08012090 g     O .rodata	00000108 CAN_F3R1_fields
08004960 g     F .text	00000028 USBD_ParseSetupRequest
08013088 g     O .rodata	00000018 TIM2_CCR1_fields
0800ff04 g     O .rodata	00000018 DAC_SWTRIGR_fields
08005d40  w    F .text	00000002 TIM1_UP_TIM16_IRQHandler
0800ea5c g     O .rodata	00000108 CAN_F13R1_fields
08009264 g     F .text	00000010 malloc
080113b0 g     O .rodata	00000010 IWDG_RLR_fields
08003d04 g     F .text	00000022 PCD_ReadPMA
080012ac g     F .text	00000054 CmdGyro
080169ec g     O .rodata	00000018 CAN_FMR_fields
0801b060 g     O .rodata	000000c8 __mprec_tens
0801aad4 g     O .rodata	0000003c OPAMP_registers
0801480c g     O .rodata	00000010 DMA1_CNDTR4_fields
08016194 g     O .rodata	00000010 NVIC_IABR1_fields
0801606c g     O .rodata	00000030 ADC1_2_registers
20000128 g     O .data	0000001c VCP_Desc
08015b1c g     O .rodata	000000d8 EXTI_PR1_fields
08005d40  w    F .text	00000002 UsageFault_Handler
08009168 g     F .text	00000008 __locale_charset
0801433c g     O .rodata	00000028 TIM8_CCR5_fields
08005d40  w    F .text	00000002 ADC1_2_IRQHandler
20000ed0 g     O .bss	00000004 __malloc_top_pad
20003980 g     O .bss	00000050 input
08015080 g     O .rodata	00000108 CAN_F4R1_fields
08012d38 g     O .rodata	00000018 ADC1_TR3_fields
0800f260 g     O .rodata	00000010 DMA1_CPAR2_fields
0800d5ec g     O .rodata	00000050 TIM16_DIER_fields
08002e34 g     F .text	0000000c HAL_GPIO_ReadPin
08011dc8 g     O .rodata	00000010 NVIC_ICER2_fields
08006314 g     F .text	00000018 strtoul
20003e70 g     O .bss	00000004 BuffLength
20000684 g     O .data	00000004 __mb_cur_max
0800061c g     F .text	0000001e .hidden __aeabi_ui2d
0800917c g     F .text	00000008 _localeconv_r
0800d5cc g     O .rodata	00000010 TIM8_CCR1_fields
20003e74 g     O .bss	0000006c UartHandle
080165ec g     O .rodata	00000108 CAN_F9R2_fields
08013f88 g     O .rodata	00000010 DAC_DHR12L2_fields
08009a7c g     F .text	00000012 __i2b
08008dfc g     F .text	00000318 __sfvwrite_r
08004948 g     F .text	00000018 USBD_LL_SOF
20000000 g       .data	00000000 _sdata
08005d40  w    F .text	00000002 SPI1_IRQHandler
08012200 g     O .rodata	00000030 CAN_TI0R_fields
08005d40  w    F .text	00000002 CAN_SCE_IRQHandler
08000398 g     F .text	00000000 .hidden __aeabi_drsub
0801675c g     O .rodata	00000050 ADC1_SMPR2_fields
08013250 g     O .rodata	00000028 NVIC_IPR4_fields
08001a50 g     F .text	00000034 _sbrk_r
0800c790 g     O .rodata	00000028 NVIC_IPR18_fields
08004f94 g     F .text	0000009c HAL_PCD_MspInit
080141b4 g     O .rodata	00000018 TIM6_DIER_fields
0800d35c g     O .rodata	00000068 TIM1_CCMR1_Output_fields
0801a5d4 g     O .rodata	000000b8 USART1_ISR_fields
08005d40  w    F .text	00000002 TIM6_DAC_IRQHandler
0800e180 g     O .rodata	00000070 I2C1_CR2_fields
080124e0 g     O .rodata	00000010 TIM8_CCR2_fields
08003b38 g     F .text	000000a2 HAL_PCD_EP_SetStall
08001c38 g     F .text	0000000a _read_r
0800b7fc g     O .rodata	00000050 TIM1_SMCR_fields
080126f8 g     O .rodata	00000038 CAN_ESR_fields
0800475c g     F .text	0000002a USBD_Init
08001654 g     F .text	00000040 CmdTaskadd
080151a8 g     O .rodata	00000088 GPIOB_BRR_fields
20003bf8 g     O .bss	00000178 hpcd
08000bec g     F .text	00000012 .hidden __aeabi_dcmplt
0800a5a4 g     F .text	00000084 _fclose_r
080131c8 g     O .rodata	00000020 ADC1_OFR2_fields
0800c8d8 g     O .rodata	00000018 TIM2_ARR_fields
080056a0 g     F .text	00000064 COMPASSACCELERO_IO_Init
20000ecc g     O .bss	00000004 __malloc_max_sbrked_mem
08016db4 g     O .rodata	00000108 CAN_F9R1_fields
08012f28 g     O .rodata	00000040 RTC_DR_fields
08015900 g     O .rodata	00000010 TIM1_CCR1_fields
08002c80 g     F .text	0000002c HAL_SYSTICK_Config
08000660 g     F .text	0000003a .hidden __extendsfdf2
080146f4 g     O .rodata	00000010 Flash_OPTKEYR_fields
0800f7fc g     O .rodata	00000020 ADC1_OFR4_fields
20003bf4 g     O .bss	00000004 USBDDataIn
0800095c g     F .text	000001d0 .hidden __aeabi_ddiv
08005d40  w    F .text	00000002 TIM8_UP_IRQHandler
20000144 g     O .data	0000001a USBD_StringSerial
0800fd44 g     O .rodata	00000108 CAN_F25R1_fields
08016b4c g     O .rodata	00000020 SPI1_I2SPR_fields
08014244 g     O .rodata	00000010 ADC1_JDR1_fields
08014e20 g     O .rodata	00000010 IWDG_KR_fields
080160e4 g     O .rodata	00000058 USB_FS_USB_EP0R_fields
080003a4 g     F .text	00000276 .hidden __adddf3
0800574c g     F .text	0000003c COMPASSACCELERO_IO_Write
08012500 g     O .rodata	00000108 CAN_F23R2_fields
08012260 g     O .rodata	00000048 CRC_registers
0800e9b4 g     O .rodata	000000a8 USART1_CR1_fields
0800f3d0 g     O .rodata	00000264 RTC_registers
0800fb14 g     O .rodata	00000108 CAN_F5R2_fields
0800e7d8 g     O .rodata	00000030 TIM17_CR2_fields
0801b160 g       .ARM	00000000 __exidx_start
0800e090 g     O .rodata	00000020 TIM16_CCMR1_Input_fields
0800cc7c g     O .rodata	00000010 Flash_KEYR_fields
08000708 g     F .text	00000254 .hidden __aeabi_dmul
08005a4e g     F .text	0000001c LSM303DLHC_AccZClickITConfig
08012bc8 g     O .rodata	00000068 TIM8_CCMR2_Output_fields
0800d4dc g     O .rodata	00000030 PWR_CSR_fields
08015768 g     O .rodata	00000018 RTC_ALRMASSR_fields
2000112c g     O .bss	00000004 currentTask
200000a0 g     O .data	00000043 USBD_CDC_OtherSpeedCfgDesc
08015eb4 g     O .rodata	00000028 SYSCFG_EXTICR4_fields
0800ecdc g     O .rodata	00000010 NVIC_IABR0_fields
0801afd4 g     O .rodata	00000004 _global_impure_ptr
0800ee8c g     O .rodata	00000048 FPU_MVFR0_fields
0801496c g     O .rodata	00000010 TIM16_RCR_fields
08009f40 g     F .text	000003ec _realloc_r
08005d88 g     F .text	00000050 __libc_init_array
08004d22 g     F .text	00000012 USBD_CtlContinueRx
08015d8c g     O .rodata	00000010 RTC_BKP12R_fields
0800c160 g     O .rodata	00000018 USART1_GTPR_fields
08002f24 g     F .text	00000338 HAL_PCD_EP_Open
08005d40  w    F .text	00000002 DMA2_Channel2_IRQHandler
08000fbc g     F .text	0000026a .hidden __udivdi3
08005d40  w    F .text	00000002 DMA1_Channel4_IRQHandler
0800d3d4 g     O .rodata	00000018 TIM1_OR_fields
0800b70c g     O .rodata	00000088 GPIOB_PUPDR_fields
08003692 g     F .text	000004a6 HAL_PCD_IRQHandler
080016b0 g     F .text	00000020 CmdR
0800a6d8 g     F .text	00000024 _fputwc_r
0801b138 g     O .rodata	00000028 __mprec_bigtens
08016a3c g     O .rodata	00000010 TIM1_CCR4_fields
0800061c g     F .text	0000001e .hidden __floatunsidf
080115a0 g     O .rodata	00000028 CAN_TDL1R_fields
08009d10 g     F .text	00000046 __mcmp
08014ff8 g     O .rodata	00000028 NVIC_IPR7_fields
08005bea g     F .text	0000002e L3GD20_FilterCmd
08015adc g     O .rodata	00000010 TIM17_DMAR_fields
0800404a g     F .text	0000002e HAL_I2C_DeInit
0801419c g     O .rodata	00000018 TIM15_CNT_fields
080043e6 g     F .text	000000a6 HAL_SPI_Init
0800e348 g     O .rodata	00000010 RTC_BKP10R_fields
0800ee2c g     O .rodata	00000050 CAN_MSR_fields
08012de0 g     O .rodata	000000a8 RCC_registers
0800a76c g     F .text	00000000 _init
0800faec g     O .rodata	00000028 CAN_TDL0R_fields
080121c0 g     O .rodata	00000010 DAC_DHR8R2_fields
0801376c g     O .rodata	00000098 RCC_APB1RSTR_fields
0800584c g     F .text	00000010 BSP_GYRO_GetXYZ
0800de90 g     O .rodata	00000010 RTC_BKP0R_fields
08013b18 g     O .rodata	00000438 CAN_registers
0801bc10 g       .parsetable	00000000 _parsetable_start
0800f96c g     O .rodata	00000068 DMA1_CCR5_fields
0800f030 g     O .rodata	00000010 RTC_BKP8R_fields
0800e5b0 g     O .rodata	000000d8 TSC_registers
08011ed0 g     O .rodata	00000038 TIM2_CCMR2_Input_fields
08005134 g     F .text	0000000e USBD_LL_StallEP
0800cfac g     O .rodata	00000010 NVIC_ICER1_fields
08015aec g     O .rodata	00000030 TIM16_EGR_fields
0801bc70 g     O .parsetable	0000000c CmdRE
080043e4  w    F .text	00000002 HAL_SPI_MspInit
08014094 g     O .rodata	00000108 CAN_F8R1_fields
08005d40  w    F .text	00000002 USART3_IRQHandler
08011470 g     O .rodata	00000108 CAN_F21R1_fields
0800eb64 g     O .rodata	00000058 RCC_CSR_fields
080051f8 g     F .text	00000040 USBD_VCP_SerialStrDescriptor
080119e0 g     O .rodata	00000088 GPIOA_OTYPER_fields
08016d6c g     O .rodata	00000018 DAC_DHR12LD_fields
0800da40 g     O .rodata	00000038 TIM16_SR_fields
08013804 g     O .rodata	00000144 TIM1_registers
08005d5c g     F .text	0000002c __libc_fini_array
080163e4 g     O .rodata	00000040 ADC1_JSQR_fields
2000471c g       .bss	00000000 _ebss
080013cc g     F .text	00000030 CmdTest
08005788 g     F .text	00000040 COMPASSACCELERO_IO_Read
200001d0 g     O .data	0000002c L3gd20Drv
08011f30 g     O .rodata	00000058 FPU_CPACR_fields
08005d40  w    F .text	00000002 DMA1_Channel7_IRQHandler
08012408 g     O .rodata	00000028 CAN_TDL2R_fields
08004170 g     F .text	00000104 HAL_I2C_Mem_Read
0800d0dc g     O .rodata	00000048 GPIOA_AFRL_fields
08005cf0  w    F .text	00000038 Reset_Handler
20000018 g     O .data	00000043 USBD_CDC_CfgFSDesc
0801a894 g     O .rodata	00000010 RTC_BKP29R_fields
08005808 g     F .text	00000044 BSP_GYRO_Init
0800ce64 g     O .rodata	00000028 NVIC_IPR0_fields
080116b8 g     O .rodata	00000088 GPIOA_ODR_fields
080099e0 g     F .text	00000040 __hi0bits
0800f270 g     O .rodata	00000028 NVIC_IPR15_fields
0800d3c4 g     O .rodata	00000010 TIM1_CCR2_fields
0800e83c g     O .rodata	000000d8 EXTI_RTSR1_fields
0800f95c g     O .rodata	00000010 DAC_DOR2_fields
080115c8 g     O .rodata	00000010 CRC_DR_fields
08000c3c g     F .text	0000004e .hidden __fixdfsi
0800cec4 g     O .rodata	00000088 GPIOB_OSPEEDR_fields
0801bc64 g     O .parsetable	0000000c CmdLEDE
08005d40  w    F .text	00000002 UART5_IRQHandler
08001f08 g     F .text	0000003c DecodePeripheral
08015aa4 g     O .rodata	00000028 SYSCFG_EXTICR1_fields
0800bb2c g     O .rodata	00000108 CAN_F11R2_fields
08005d40  w    F .text	00000002 ADC3_IRQHandler
080113c0 g     O .rodata	00000040 RTC_TSTR_fields
080126a8 g     O .rodata	00000050 TIM2_CR1_fields
08002b88 g     F .text	00000024 HAL_Init
0801108c g     O .rodata	00000108 CAN_F1R2_fields
08009ee8 g     F .text	00000058 _putc_r
08004d02 g     F .text	00000020 USBD_CtlPrepareRx
08010c1c g     O .rodata	00000010 RTC_BKP17R_fields
08001430 g     F .text	0000002c TaskInit
08013948 g     O .rodata	00000028 CAN_RDL1R_fields
0800e368 g     O .rodata	00000108 CAN_F23R1_fields
0800448e g     F .text	0000002e HAL_SPI_DeInit
08005d40  w    F .text	00000002 TIM4_IRQHandler
0800f844 g     O .rodata	00000108 CAN_F18R1_fields
08016a4c g     O .rodata	000000a8 USB_FS_registers
080003a4 g     F .text	00000276 .hidden __aeabi_dadd
08016d04 g     O .rodata	00000010 TIM8_CCR3_fields
08000b34 g     F .text	00000082 .hidden __ledf2
08014704 g     O .rodata	00000108 CAN_F13R2_fields
0800a956 g     O .rodata	00000008 LEDs
08012e88 g     O .rodata	00000038 TIM2_CCMR1_Input_fields
0801ad10 g     O .rodata	00000010 DAC_DHR12R1_fields
08016fcc g     O .rodata	00000030 I2C1_OAR1_fields
080051ac g     F .text	00000008 USBD_static_malloc
0800cfcc g     O .rodata	00000028 CAN_RF0R_fields
08005d40  w    F .text	00000002 CAN_RX1_IRQHandler
08005d40  w    F .text	00000002 DMA2_Channel1_IRQHandler
0800cfbc g     O .rodata	00000010 RTC_BKP7R_fields
08009bc4 g     F .text	000000a0 __pow5mult
08011a68 g     O .rodata	00000018 ADC1_TR1_fields
0801698c g     O .rodata	00000010 DMA1_CNDTR7_fields
0800069c g     F .text	0000006a .hidden __aeabi_ul2d
08004f3e g     F .text	0000002e USBD_CDC_TransmitPacket
20000180 g     O .data	00000004 I2cxTimeout
0800f94c g     O .rodata	00000010 TSC_IOG5CR_fields
080102ac g     O .rodata	00000010 DAC_DHR12R2_fields
080121e0 g     O .rodata	00000010 RTC_BKP18R_fields
080015ac g     F .text	00000020 Task1
0800022c g     F .text	00000016 mytest
0800e358 g     O .rodata	00000010 DMA1_CMAR6_fields
08010274 g     O .rodata	00000038 TIM15_CCMR1_Input_fields
08001300 g     F .text	0000002c CmdButton
00000000  w      *UND*	00000000 __deregister_frame_info
08004d4a g     F .text	00000016 USBD_CtlReceiveStatus
0800f75c g     O .rodata	00000018 TIM2_CCR4_fields
2000471c g       ._user_heap_stack	00000000 end
20000160 g     O .data	00000008 LineCoding
0800eed4 g     O .rodata	00000078 SPI1_CR1_fields
08005d40  w    F .text	00000002 I2C1_EV_IRQHandler
08013aa0 g     O .rodata	00000078 SPI1_registers
08005112 g     F .text	00000014 USBD_LL_OpenEP
080131e8 g     O .rodata	00000018 TIM8_DCR_fields
08001f88 g     F .text	00000048 DecodePrintRegisters
080118e8 g     O .rodata	00000070 USB_FS_USB_CNTR_fields
0800fe74 g     O .rodata	00000090 USART1_registers
08005b80 g     F .text	0000003c L3GD20_DisableIT
0800d3ec g     O .rodata	00000010 USART1_TDR_fields
0801367c g     O .rodata	00000080 RCC_APB1ENR_fields
0800448c  w    F .text	00000002 HAL_SPI_MspDeInit
08016ffc g     O .rodata	00000010 DMA1_CNDTR2_fields
08014d14 g     O .rodata	00000078 CAN_IER_fields
080161a4 g     O .rodata	00000068 DMA1_CCR1_fields
080165dc g     O .rodata	00000010 NVIC_ICER0_fields
00000000  w      *UND*	00000000 _ITM_registerTMCloneTable
08011448 g     O .rodata	00000010 NVIC_ISER1_fields
0800487c g     F .text	00000088 USBD_LL_DataInStage
0801a884 g     O .rodata	00000010 RTC_BKP31R_fields
08011898 g     O .rodata	00000050 TIM1_EGR_fields
08015930 g     O .rodata	00000068 TIM2_CCMR1_Output_fields
08014abc g     O .rodata	00000018 DAC_SR_fields
08012a88 g     O .rodata	00000018 TIM2_CCR2_fields
08005088 g     F .text	0000007c USBD_LL_Init
08014f70 g     O .rodata	00000010 RTC_BKP3R_fields
080054d0 g     F .text	0000001c BSP_LED_On
08005a6a g     F .text	00000032 L3GD20_Init
08000c28 g     F .text	00000012 .hidden __aeabi_dcmpgt
08005d40  w    F .text	00000002 DMA1_Channel6_IRQHandler
08004988 g     F .text	00000016 USBD_CtlError
2000005c g     O .data	00000038 USBD_CDC
080047b4 g     F .text	0000000e USBD_ClrClassConfig
0801a68c g     O .rodata	00000010 RTC_BKP5R_fields
08005d40  w    F .text	00000002 UART4_IRQHandler
08005d40  w    F .text	00000002 DMA2_Channel4_IRQHandler
08004f14 g     F .text	0000000e USBD_CDC_RegisterInterface
08008ba8 g     F .text	00000002 __sfp_lock_acquire
08009798 g     F .text	00000092 memchr
08008c4c g     F .text	000001b0 _free_r
08005d40  w    F .text	00000002 TIM3_IRQHandler
08005d40  w    F .text	00000002 RCC_IRQHandler
0800c028 g     O .rodata	00000028 RTC_CALR_fields
08009170 g     F .text	0000000c __locale_mb_cur_max
08000c14 g     F .text	00000012 .hidden __aeabi_dcmpge
0800ee7c g     O .rodata	00000010 DAC_DHR12L1_fields
0800c128 g     O .rodata	00000038 TIM17_SR_fields
00000200 g       *ABS*	00000000 _Min_Heap_Size
080117c8 g     O .rodata	00000088 GPIOB_OTYPER_fields
08005d40  w    F .text	00000002 DMA1_Channel1_IRQHandler
08015c7c g     O .rodata	00000010 RTC_BKP9R_fields
08016b6c g     O .rodata	00000108 CAN_F14R2_fields
080003a0 g     F .text	0000027a .hidden __aeabi_dsub
0800503e g     F .text	00000012 HAL_PCD_DataOutStageCallback
08005d40 g       .text	00000002 Default_Handler
20000a94 g     O .data	00000004 __malloc_sbrk_base
08005254 g     F .text	0000001c USBD_VCP_ManufacturerStrDescriptor
08013128 g     O .rodata	00000090 GPIOA_LCKR_fields
08010034 g     O .rodata	00000098 RTC_TAFCR_fields
20000168 g     O .data	00000010 USBD_CDC_fops
08016c74 g     O .rodata	00000090 GPIOA_registers
0800f73c g     O .rodata	00000010 NVIC_ISPR2_fields
08005d40  w    F .text	00000002 USBWakeUp_RMP_IRQHandler
080141dc g     O .rodata	00000068 TIM2_CCMR2_Output_fields
0800d2bc g     O .rodata	00000090 GPIOB_LCKR_fields
0800cc8c g     O .rodata	00000080 TIM8_CR2_fields
08003500 g     F .text	00000010 HAL_PCD_EP_GetRxCount
0800c7c8 g     O .rodata	00000038 CAN_BTR_fields
0800069c g     F .text	0000006a .hidden __floatundidf
0801a69c g     O .rodata	00000068 DMA1_CCR4_fields
0800d888 g     O .rodata	00000028 NVIC_IPR10_fields
080100cc g     O .rodata	00000010 TIM17_ARR_fields
0800ff1c g     O .rodata	00000108 CAN_F12R2_fields
08009c64 g     F .text	000000aa __lshift
080144bc g     O .rodata	00000030 USART1_RQR_fields
08012d90 g     O .rodata	00000050 TIM17_DIER_fields
0800b99c g     O .rodata	00000010 RTC_BKP22R_fields
080144ec g     O .rodata	00000028 CAN_TDH2R_fields
08011c30 g     O .rodata	00000010 TIM1_RCR_fields
08005142 g     F .text	0000000e USBD_LL_ClearStallEP
0801ac68 g     O .rodata	00000028 NVIC_IPR5_fields
0800d73c g     O .rodata	00000060 Flash_OBR_fields
08005d40  w    F .text	00000002 EXTI15_10_IRQHandler
0800e100 g     O .rodata	00000020 CAN_TDT1R_fields
08005c18 g     F .text	000000d8 L3GD20_ReadXYZAngRate
080127f0 g     O .rodata	00000040 RTC_TR_fields
08013318 g     O .rodata	00000028 NVIC_IPR17_fields
08007894 g     F .text	000000a4 __register_exitproc
0800d6cc g     O .rodata	00000060 Flash_CR_fields
0800f300 g     O .rodata	00000060 SPI1_SR_fields
0800efe8 g     O .rodata	00000048 USB_FS_DADDR_fields
08001498 g     F .text	00000070 TaskAdd
0800f9e4 g     O .rodata	00000018 EXTI_SWIER2_fields
08002ef8 g     F .text	0000002c HAL_PCD_SetAddress
08011620 g     O .rodata	00000028 NVIC_IPR19_fields
08010554 g     O .rodata	00000010 TIM6_SR_fields
0800c188 g     O .rodata	00000108 CAN_F1R1_fields
08014684 g     O .rodata	00000060 DES_registers
08015198 g     O .rodata	00000010 TIM17_PSC_fields
0800c0a8 g     O .rodata	00000028 SYSCFG_EXTICR2_fields
08009a90 g     F .text	00000134 __multiply
08010a64 g     O .rodata	00000010 SPI1_CRCPR_fields
080058aa g     F .text	0000001e LSM303DLHC_AccFilterConfig
080027f0 g     F .text	000002cc HAL_RCC_ClockConfig
08002be4 g     F .text	00000024 HAL_NVIC_SetPriorityGrouping
2000000c g     O .data	00000004 Commands
080166f4 g     O .rodata	00000018 ADC1_TR2_fields
20000ed4 g     O .bss	00000028 __malloc_current_mallinfo
080059cc g     F .text	0000001e LSM303DLHC_AccFilterClickCmd
08012250 g     O .rodata	00000010 RTC_TSSSR_fields
080017d4 g     F .text	0000012c TaskInput
0800fd34 g     O .rodata	00000010 TIM6_CR2_fields
08014884 g     O .rodata	00000058 RCC_CR_fields
08011a80 g     O .rodata	000000e8 CAN_FM1R_fields
08012608 g     O .rodata	00000010 TIM1_CCR6_fields
08009e2c g     F .text	000000ba __d2b
08013278 g     O .rodata	000000a0 USART1_CR2_fields
080143ac g     O .rodata	00000068 TIM1_BDTR_fields
0800601c g     F .text	00000044 strcasecmp
0800bed8 g     O .rodata	00000010 IWDG_WINR_fields
08011b68 g     O .rodata	00000050 ADC1_SMPR1_fields
08005658 g     F .text	00000048 GYRO_IO_Read
0800025c g     F .text	00000004 my_Init
0800f3a0 g     O .rodata	00000020 I2C1_OAR2_fields
0801643c g     O .rodata	00000108 CAN_F26R1_fields
080061ec g     F .text	00000128 _strtoul_r
08012c30 g     O .rodata	00000010 CRC_POL_fields
0801a8a4 g     O .rodata	00000010 DMA1_CMAR4_fields
08001640 g     F .text	00000014 CmdTaskinit
08005d40  w    F .text	00000002 TIM7_IRQHandler
08005ae4 g     F .text	0000005c L3GD20_INT1InterruptConfig
08005082 g     F .text	00000002 HAL_PCD_SuspendCallback
08014524 g     O .rodata	00000010 DMA1_CPAR3_fields
08010334 g     O .rodata	00000010 RTC_BKP14R_fields
08004dc0 g     F .text	0000000c USBD_CDC_GetDeviceQualifierDescriptor
08001a84 g     F .text	00000006 _close_r
0800b5ec g     O .rodata	00000010 SPI1_DR_fields
0800cc4c g     O .rodata	00000020 RCC_CFGR2_fields
0800063c g     F .text	00000022 .hidden __aeabi_i2d
0800c778 g     O .rodata	00000018 TIM15_DCR_fields
0800c888 g     O .rodata	00000020 Flash_ACR_fields
0801a9bc g     O .rodata	00000010 CRC_IDR_fields
200001a4 g     O .data	0000002c Lsm303dlhcDrv
0800f74c g     O .rodata	00000010 DMA1_CPAR5_fields
08015f64 g     O .rodata	00000108 CAN_F18R2_fields
08014364 g     O .rodata	00000048 IWDG_registers
08006178 g     F .text	00000010 strtok
0801bc58 g     O .parsetable	0000000c CmdGyroE
0800d26c g     O .rodata	00000010 IWDG_PR_fields
08012990 g     O .rodata	00000028 NVIC_IPR11_fields
08011c40 g     O .rodata	00000058 COMP_COMP7_CSR_fields
0800bff0 g     O .rodata	00000028 CAN_RF1R_fields
08001b70 g     F .text	0000007c TerminalInit
080077d0 g     F .text	000000c4 __swsetup_r
0800e82c g     O .rodata	00000010 TIM8_ARR_fields
08000d1c  w    F .text	00000002 .hidden __aeabi_ldiv0
08005d40  w    F .text	00000002 EXTI9_5_IRQHandler
08004756 g     F .text	00000006 HAL_SPI_GetState
0800095c g     F .text	000001d0 .hidden __divdf3
0800e498 g     O .rodata	00000010 ADC1_DR_fields
08005d40  w    F .text	00000002 RTC_WKUP_IRQHandler
0801a86c g     O .rodata	00000018 USART1_BRR_fields
0801613c g     O .rodata	00000058 TIM15_CCMR1_Output_fields
20000688 g     O .data	00000408 __malloc_av_
08012fe8 g     O .rodata	00000090 SYSCFG_CFGR1_fields
08001c42 g     F .text	00000010 TerminalReadNonBlock
08000708 g     F .text	00000254 .hidden __muldf3
08016d94 g     O .rodata	00000020 CAN_TDT0R_fields
080019fc g     F .text	00000054 CmdDump
0800a388 g     F .text	00000022 __sread
08011688 g     O .rodata	00000030 TIM16_CCMR1_Output_fields
08014a8c g     O .rodata	00000020 WWDG_CFR_fields
08015348 g     O .rodata	000002a0 Peripherals
08015bf4 g     O .rodata	00000088 GPIOB_ODR_fields
08002bbc  w    F .text	0000000c HAL_GetTick
08012c50 g     O .rodata	00000058 USB_FS_USB_EP5R_fields
0800fc2c g     O .rodata	00000108 CAN_F11R1_fields
080098f4 g     F .text	00000002 __malloc_lock
08014514 g     O .rodata	00000010 NVIC_ISPR0_fields
00000000  w      *UND*	00000000 _ITM_deregisterTMCloneTable
0800cf4c g     O .rodata	00000060 ADC1_ISR_fields
0800d554 g     O .rodata	00000050 FPU_FPCCR_fields
08016af4 g     O .rodata	00000018 TSC_ICR_fields
080058e6 g     F .text	000000e6 LSM303DLHC_AccReadXYZ
0800dbe0 g     O .rodata	00000010 NVIC_IABR2_fields
08008a74 g     F .text	0000002c _fflush_r
08001c52 g     F .text	00000012 TerminalReadAnyNonBlock
08005238 g     F .text	0000001c USBD_VCP_ProductStrDescriptor
0800a544 g     F .text	0000005e _calloc_r
08017114 g     O .rodata	00000088 GPIOA_PUPDR_fields
08005d40  w    F .text	00000002 SPI2_IRQHandler
08014fd0 g     O .rodata	00000010 RTC_BKP21R_fields
0801aea9 g     O .rodata	00000012 hUSBDDeviceDesc
0800b96c g     O .rodata	00000030 RTC_TSDR_fields
08001df4 g     F .text	0000000c USB_LP_CAN_RX0_IRQHandler
08014b3c g     O .rodata	00000050 RCC_CFGR3_fields
08005dd8 g     F .text	0000009a memset
08005d40  w    F .text	00000002 MemManage_Handler
08001338 g     F .text	00000090 main
08014534 g     O .rodata	00000108 TSC_IOSCR_fields
0800b478 g     O .rodata	00000174 DMA1_registers
08005598 g     F .text	00000014 BSP_PB_GetState
080129d8 g     O .rodata	00000028 SYSCFG_EXTICR3_fields
20000ec8 g     O .bss	00000004 __malloc_max_total_mem
080015ec g     F .text	00000020 Task3
0800f360 g     O .rodata	00000010 ADC1_JDR3_fields
08012980 g     O .rodata	00000010 SPI1_TXCRCR_fields
080044bc g     F .text	0000029a HAL_SPI_TransmitReceive
20000178 g     O .data	00000004 SpixTimeout
0801bc10 g       *ABS*	00000000 _siccmram
0801aa7c g     O .rodata	00000058 COMP_COMP3_CSR_fields
0801061c g     O .rodata	00000028 NVIC_IPR9_fields
080108a8 g     O .rodata	0000003c DBGMCU_registers
08014f48 g     O .rodata	00000028 NVIC_IPR16_fields
0800f634 g     O .rodata	00000108 CAN_F2R2_fields
08005d40  w    F .text	00000002 SVC_Handler
0800a404 g     F .text	00000008 __sclose
08005d40  w    F .text	00000002 DMA2_Channel5_IRQHandler
0800dfa8 g     O .rodata	000000e8 DMA1_IFCR_fields
0800cddc g     O .rodata	00000088 TSC_IOGCSR_fields
08001d84 g     F .text	00000070 TerminalInputBufferWrite
08016d4c g     O .rodata	00000010 DMA1_CPAR1_fields
0800ecc4 g     O .rodata	00000018 DES_UID0_fields
08007a78 g     F .text	00000ea2 _dtoa_r
08009274 g     F .text	00000524 _malloc_r
080127a8 g     O .rodata	00000048 GPIOB_AFRL_fields
0800a750 g     F .text	0000001a __ascii_wctomb
0800c9cc g     O .rodata	00000060 ADC1_IER_fields
080006ac g     F .text	0000005a .hidden __aeabi_l2d
0800d34c g     O .rodata	00000010 DAC_DHR8R1_fields
08013f50 g     O .rodata	00000038 TIM1_CCMR1_Input_fields
0800cb44 g     O .rodata	00000108 TSC_IOASCR_fields
0800e470 g     O .rodata	00000028 NVIC_IPR20_fields
08004904 g     F .text	0000003e USBD_LL_Reset
08013970 g     O .rodata	00000020 CAN_RDT1R_fields
08010b94 g     O .rodata	00000088 GPIOA_BRR_fields
08015240 g     O .rodata	00000108 CAN_F20R2_fields
08011c18 g     O .rodata	00000018 TSC_ISR_fields
00000000  w      *UND*	00000000 __libc_fini
080051a0 g     F .text	0000000c USBD_LL_GetRxDataSize
08005d40  w    F .text	00000002 DMA1_Channel5_IRQHandler
0800585c g     F .text	00000020 LSM303DLHC_AccInit
08005d40  w    F .text	00000002 USB_LP_IRQHandler
20003ee0 g     O .bss	00000800 UserRxBuffer
08012938 g     O .rodata	00000048 SPI1_I2SCFGR_fields
0801ae58 g     O .rodata	00000004 USBD_LangIDDesc
0800d164 g     O .rodata	00000108 CAN_F15R2_fields
08005d40  w    F .text	00000002 EXTI4_IRQHandler
08014a24 g     O .rodata	00000058 USB_FS_USB_EP2R_fields
20000184 g     O .data	00000020 LED_PORT
0800bd8c g     O .rodata	00000010 TIM8_CCR6_fields
08005a08 g     F .text	00000046 LSM303DLHC_AccClickITEnable
0800481c g     F .text	00000060 USBD_LL_DataOutStage
08010024 g     O .rodata	00000010 RTC_BKP4R_fields
08008bb0 g     F .text	0000009c _malloc_trim_r
08015a94 g     O .rodata	00000010 TSC_IOG7CR_fields
0800c018 g     O .rodata	00000010 RTC_BKP16R_fields
08011850 g     O .rodata	00000030 DBGMCU_CR_fields
08012230 g     O .rodata	00000020 CAN_RDT0R_fields
0800d79c g     O .rodata	00000010 ADC1_AWD2CR_fields
08016544 g     O .rodata	00000010 DMA1_CMAR5_fields
0800fe4c g     O .rodata	00000028 CAN_RDL0R_fields
08017204 g     O .rodata	00000010 DMA1_CPAR4_fields
08014d8c g     O .rodata	0000006c TIM6_registers
08001284 g     F .text	00000028 CmdAccel
08011f20 g     O .rodata	00000010 RTC_BKP11R_fields
08004274 g     F .text	00000006 HAL_I2C_GetState
080021b4 g     F .text	00000068 SystemInit
08013200 g     O .rodata	00000050 TIM16_BDTR_fields
08000b3c g     F .text	0000007a .hidden __nedf2
08011968 g     O .rodata	00000078 RTC_ALRMBR_fields
080123f0 g     O .rodata	00000018 TIM2_DCR_fields
080171ac g     O .rodata	00000058 ADC1_CR_fields
0800a778 g     F .text	00000000 _fini
08001694 g     F .text	0000001c CmdW
08002eec g     F .text	0000000c HAL_PCD_Start
08005d40  w    F .text	00000002 TIM1_TRG_COM_TIM17_IRQHandler
080108e4 g     O .rodata	00000028 EXTI_EMR2_fields
0800587c g     F .text	00000012 LSM303DLHC_AccReadID
0800ceb4 g     O .rodata	00000010 RTC_WUTR_fields
080129c8 g     O .rodata	00000010 DMA1_CPAR6_fields
080163d4 g     O .rodata	00000010 CRC_INIT_fields
0800bcec g     O .rodata	00000090 RTC_ISR_fields
0800c984 g     O .rodata	00000018 TIM1_DCR_fields
0800c3f0 g     O .rodata	00000040 PWR_CR_fields
0800ecec g     O .rodata	00000038 TIM2_EGR_fields
08005d44 g     F .text	0000000c atexit
08016554 g     O .rodata	00000088 OPAMP_OPAMP1_CR_fields
0800d7ac g     O .rodata	00000054 FPU_registers
0800ca3c g     O .rodata	00000108 EXTI_IMR1_fields
08001d4c g     F .text	00000038 _write_r
0800d464 g     O .rodata	00000018 ADC1_SQR4_fields
10000000 g       .ccmram	00000000 _eccmram
080169ac g     O .rodata	00000030 ADC1_SQR3_fields
08005d40  w    F .text	00000002 DMA1_Channel3_IRQHandler
08016f44 g     O .rodata	00000088 DBGMCU_APB1FZ_fields
08012640 g     O .rodata	00000068 SPI1_CR2_fields
08016a14 g     O .rodata	00000018 ADC1_CALFACT_fields
08015188 g     O .rodata	00000010 RTC_BKP28R_fields
08002b62  w    F .text	00000024 HAL_InitTick
0800d63c g     O .rodata	00000028 TIM1_CCR5_fields
08005176 g     F .text	0000000e USBD_LL_SetUSBAddress
0801620c g     O .rodata	00000028 NVIC_IPR12_fields
0801aebc g     O .rodata	00000010 LED_PIN
20000628 g     O .data	00000004 _impure_ptr
08011e40 g     O .rodata	00000020 CAN_TDT2R_fields
080146e4 g     O .rodata	00000010 ADC1_JDR4_fields
0801463c g     O .rodata	00000048 TIM15_CR2_fields
08008920 g     F .text	00000154 __sflush_r
0800c388 g     O .rodata	00000068 RCC_CFGR_fields
08002bac  w    F .text	00000010 HAL_IncTick
0800cdac g     O .rodata	00000030 TIM17_EGR_fields
08005126 g     F .text	0000000e USBD_LL_CloseEP
08005d40  w    F .text	00000002 ADC4_IRQHandler
08014414 g     O .rodata	000000a8 RTC_CR_fields
08004cf0 g     F .text	00000012 USBD_CtlContinueSendData
08015c8c g     O .rodata	000000e8 DMA1_ISR_fields
0800da78 g     O .rodata	00000108 CAN_F6R1_fields
08005a9c g     F .text	0000001c L3GD20_ReadID
08005d40  w    F .text	00000002 WWDG_IRQHandler
08003fb6  w    F .text	00000002 HAL_I2C_MspInit
0800ba24 g     O .rodata	00000108 EXTI_EMR1_fields
0801024c g     O .rodata	00000028 NVIC_IPR6_fields
08017214 g     O .rodata	00000018 TIM2_CCR3_fields
08014ad4 g     O .rodata	00000068 DMA1_CCR6_fields
08011740 g     O .rodata	00000088 GPIOA_MODER_fields
08014b9c g     O .rodata	00000088 OPAMP_OPAMP2_CR_fields
08012f68 g     O .rodata	00000080 TIM1_CR2_fields
080015cc g     F .text	00000020 Task2
0800f1c8 g     O .rodata	00000018 RTC_PRER_fields
08005184 g     F .text	0000000e USBD_LL_Transmit
08005d40  w    F .text	00000002 TIM2_IRQHandler
08000258 g     F .text	00000004 my_Loop
08016394 g     O .rodata	00000028 TIM16_CCER_fields
08002e52 g     F .text	0000009a HAL_PCD_Init
200000e4 g     O .data	00000043 USBD_CDC_CfgHSDesc
08011458 g     O .rodata	00000018 DES_UID1_fields
0801bc4c g     O .parsetable	0000000c CmdDecodeE
0800e240 g     O .rodata	00000108 CAN_F26R2_fields
08012aa0 g     O .rodata	00000108 CAN_F6R2_fields
20000000 g       .data	00000000 myTickCount
0800e4a8 g     O .rodata	00000108 CAN_F16R1_fields
0800bd7c g     O .rodata	00000010 RTC_BKP27R_fields
08011f08 g     O .rodata	00000018 EXTI_RTSR2_fields
08016b1c g     O .rodata	00000030 TIM16_CR2_fields
0800d8c0 g     O .rodata	00000078 RTC_ALRMAR_fields
08014e10 g     O .rodata	00000010 TIM1_ARR_fields
08004c9a g     F .text	0000003a USBD_GetString
08005508 g     F .text	0000001c BSP_LED_Toggle
0800dc80 g     O .rodata	00000108 CAN_F22R2_fields
0800b864 g     O .rodata	00000108 CAN_F24R1_fields
08005030 g     F .text	0000000e HAL_PCD_SetupStageCallback
0801a8b4 g     O .rodata	00000108 CAN_F5R1_fields
08005d40  w    F .text	00000002 COMP7_IRQHandler
20007fff g       *ABS*	00000000 _estack
080016d0 g     F .text	00000104 parse
0801366c g     O .rodata	00000010 RTC_BKP2R_fields
08005d40  w    F .text	00000002 COMP1_2_3_IRQHandler
08012830 g     O .rodata	00000108 CAN_F17R1_fields
08005d40  w    F .text	00000002 EXTI1_IRQHandler
0800d664 g     O .rodata	00000068 TIM8_BDTR_fields
08000bd8 g     F .text	00000012 .hidden __aeabi_dcmpeq
0800140c g     F .text	00000020 taskCounter
08012ec0 g     O .rodata	00000058 USB_FS_USB_EP1R_fields
0800b5fc g     O .rodata	000000b8 ADC1_2_CSR_fields
08012d80 g     O .rodata	00000010 FPU_FPCAR_fields
20000a9c g       .data	00000000 _edata
08011194 g     O .rodata	00000144 TIM8_registers
0800f380 g     O .rodata	00000010 RTC_BKP30R_fields
08012ba8 g     O .rodata	00000020 TIM17_CCMR1_Input_fields
10000000 g       .ccmram	00000000 _sccmram
080122a8 g     O .rodata	00000040 TIM16_CR1_fields
0801ab10 g     O .rodata	00000108 CAN_F17R2_fields
0800dba0 g     O .rodata	00000040 TIM15_CR1_fields
0800a628 g     F .text	000000b0 __fputwc
08001fd0 g     F .text	000001e4 CmdDecode
08011e60 g     O .rodata	00000010 TIM15_RCR_fields
0800f774 g     O .rodata	00000088 GPIOB_IDR_fields
0800b7a4 g     O .rodata	00000058 TIM1_CCMR3_Output_fields
08011958 g     O .rodata	00000010 TIM8_DMAR_fields
0800c8f0 g     O .rodata	0000006c Flash_registers
08010a74 g     O .rodata	00000018 TIM16_DCR_fields
0801a824 g     O .rodata	00000048 RCC_APB2RSTR_fields
08001900 g     F .text	00000028 fetch_uint32_arg
08014df8 g     O .rodata	00000018 RTC_ALRMBSSR_fields
08014c34 g     O .rodata	00000048 SYSCFG_RCR_fields
08005d40  w    F .text	00000002 USART2_IRQHandler
0801671c g     O .rodata	00000040 TIM17_CR1_fields
08013380 g     O .rodata	000001d4 NVIC_registers
08005d40  w    F .text	00000002 COMP4_5_6_IRQHandler
0800a3ac g     F .text	00000038 __swrite
0800221c g     F .text	000005d4 HAL_RCC_OscConfig
20000a90 g     O .data	00000004 __malloc_trim_threshold
08011dd8 g     O .rodata	00000010 TIM17_CCR1_fields
0800e984 g     O .rodata	00000030 I2C1_TIMINGR_fields
08015230 g     O .rodata	00000010 USB_FS_BTABLE_fields
080105f4 g     O .rodata	00000028 CAN_TDH1R_fields
08012430 g     O .rodata	000000b0 I2C1_CR1_fields
08000000 g     O .isr_vector	00000000 g_pfnVectors
08004cd4 g     F .text	0000001c USBD_CtlSendData
08015660 g     O .rodata	00000108 CAN_F15R1_fields
0801497c g     O .rodata	00000018 ADC1_2_CDR_fields
08009114 g     F .text	00000052 _fwalk_reent
08009d58 g     F .text	000000d2 __mdiff
0800fa24 g     O .rodata	00000010 TIM6_PSC_fields
08000c3c g     F .text	0000004e .hidden __aeabi_d2iz
080141cc g     O .rodata	00000010 RTC_BKP15R_fields
0800e808 g     O .rodata	00000024 PWR_registers
0801bc34 g     O .parsetable	0000000c CmdCountE
20001130 g     O .bss	00002800 stacks
08015638 g     O .rodata	00000028 Flash_SR_fields
08016d84 g     O .rodata	00000010 ADC1_JDR2_fields
08001508 g     F .text	00000080 TaskSwitcher
08011590 g     O .rodata	00000010 RTC_BKP20R_fields
200001fc g     O .data	00000004 __ctype_ptr__
0800f9d4 g     O .rodata	00000010 DMA1_CNDTR6_fields
0800bee8 g     O .rodata	00000108 CAN_F19R2_fields
08005d40  w    F .text	00000002 I2C2_ER_IRQHandler
08010a8c g     O .rodata	00000048 ADC1_2_CCR_fields
08005d40  w    F .text	00000002 DMA1_Channel2_IRQHandler
0800be24 g     O .rodata	000000b4 DAC_registers
08016ebc g     O .rodata	00000088 GPIOA_OSPEEDR_fields
0801a7ec g     O .rodata	00000038 TIM8_CCMR2_Input_fields
08008bac g     F .text	00000002 __sfp_lock_release
0800bd9c g     O .rodata	00000050 TIM17_BDTR_fields
08013358 g     O .rodata	00000028 CAN_RDH1R_fields
08012730 g     O .rodata	00000068 TIM2_CCER_fields
080163bc g     O .rodata	00000018 DAC_DHR8RD_fields
08001928 g     F .text	00000020 fetch_string_arg
08005468 g     F .text	00000068 BSP_LED_Init
08010d34 g     O .rodata	00000088 GPIOB_MODER_fields
0801bc40 g     O .parsetable	0000000c CmdDumpE
0801ae48 g     O .rodata	00000010 PLLMULFactorTable
0800ed24 g     O .rodata	000000a0 USART1_CR3_fields
08001e7c g     F .text	00000040 DecodeField
08015f0c g     O .rodata	00000028 CAN_RI0R_fields
08005d40  w    F .text	00000002 TIM8_BRK_IRQHandler
0800d5a4 g     O .rodata	00000028 DBGMCU_APB2FZ_fields
0800cc6c g     O .rodata	00000010 TIM1_PSC_fields
08001f44 g     F .text	00000044 DecodePrintPeripherals
08010ad4 g     O .rodata	00000040 TIM15_CCER_fields
0801aecc g     O .rodata	00000101 _ctype_
08013078 g     O .rodata	00000010 DMA1_CMAR7_fields
08000d1c  w    F .text	00000002 .hidden __aeabi_idiv0
0800f81c g     O .rodata	00000028 CAN_RI1R_fields
0801682c g     O .rodata	00000030 SYSCFG_CFGR2_fields
08010564 g     O .rodata	00000090 RCC_CIR_fields
0801bca0 g     O .parsetable	0000000c CmdStatsE
08005d40  w    F .text	00000002 FLASH_IRQHandler
08010898 g     O .rodata	00000010 TIM15_DMAR_fields
0801685c g     O .rodata	00000018 EXTI_FTSR2_fields
0801095c g     O .rodata	00000108 CAN_F10R2_fields
0800e95c g     O .rodata	00000028 NVIC_IPR3_fields
08016a04 g     O .rodata	00000010 DMA1_CNDTR1_fields
0800d28c g     O .rodata	00000030 I2C1_TIMEOUTR_fields
0800c800 g     O .rodata	00000050 TIM15_BDTR_fields
080051c4 g     F .text	0000000c USBD_VCP_LangIDStrDescriptor
20003d70 g     O .bss	00000100 USBD_StrDesc
08001c64 g     F .text	000000e8 TerminalOutputBufferWrite
08005d40  w    F .text	00000002 BusFault_Handler
08005d40  w    F .text	00000002 USART1_IRQHandler
08010b14 g     O .rodata	00000058 COMP_COMP1_CSR_fields
0801ac18 g     O .rodata	00000050 TIM8_EGR_fields
08009184 g     F .text	000000e0 __smakebuf_r
08011400 g     O .rodata	00000048 TIM15_SR_fields
0800611c g     F .text	0000005c strlen
0800e914 g     O .rodata	00000048 RCC_APB2ENR_fields
08005d40  w    F .text	00000002 SPI3_IRQHandler
08000bc8 g     F .text	00000010 .hidden __aeabi_cdcmpeq
08000b2c g     F .text	0000008a .hidden __gedf2
200046e0 g     O .bss	0000003c TimHandle
08012ca8 g     O .rodata	00000068 DMA1_CCR3_fields
0800e1f0 g     O .rodata	00000050 TIM1_CR1_fields
08015910 g     O .rodata	00000020 IWDG_SR_fields
080167ac g     O .rodata	00000058 USB_FS_USB_EP6R_fields
08013990 g     O .rodata	000000d8 TIM16_registers
08003d26  w    F .text	00000002 HAL_PCDEx_SetConnectionState
080107cc g     O .rodata	000000cc TIM17_registers
08004078 g     F .text	000000f8 HAL_I2C_Mem_Write
0800b3d8 g     O .rodata	000000a0 TIM1_CCER_fields
20000a98 g     O .data	00000004 __wctomb
08011f88 g     O .rodata	00000108 CAN_F3R2_fields
08000cbc g     F .text	0000002e .hidden __gnu_ldivmod_helper
0800d800 g     O .rodata	00000088 DAC_CR_fields
08005d40  w    F .text	00000002 I2C1_ER_IRQHandler
0800a484 g     F .text	00000018 __sprint_r
0800d40c g     O .rodata	00000058 USB_FS_USB_EP7R_fields
08010ffc g     O .rodata	00000090 I2C1_ISR_fields
0800b9ac g     O .rodata	00000068 TIM1_CCMR2_Output_fields
0800ce8c g     O .rodata	00000028 NVIC_IPR8_fields
0801ae38 g     O .rodata	00000010 PredivFactorTable
08016874 g     O .rodata	00000010 TSC_IOG3CR_fields
08000660 g     F .text	0000003a .hidden __aeabi_f2d
08005192 g     F .text	0000000e USBD_LL_PrepareReceive
0800f3c0 g     O .rodata	00000010 DMA1_CNDTR3_fields
08005ab8 g     F .text	0000002c L3GD20_RebootCmd
0800c558 g     O .rodata	00000108 CAN_F27R1_fields
08011880 g     O .rodata	00000018 TSC_IER_fields
080106e4 g     O .rodata	000000e8 CAN_FFA1R_fields
0800f1b0 g     O .rodata	00000018 TIM8_CNT_fields
0801670c g     O .rodata	00000010 ADC1_AWD3CR_fields
00000000  w      *UND*	00000000 _Jv_RegisterClasses
080169dc g     O .rodata	00000010 RTC_BKP25R_fields
08011cc0 g     O .rodata	00000108 TSC_IOCCR_fields
08012a00 g     O .rodata	00000088 OPAMP_OPAMP3_CR_fields
08004f32 g     F .text	0000000c USBD_CDC_SetRxBuffer
0801a714 g     O .rodata	000000d8 EXTI_SWIER1_fields
080003a0 g     F .text	0000027a .hidden __subdf3
0800bcdc g     O .rodata	00000010 TIM16_ARR_fields
08011578 g     O .rodata	00000018 DBGMCU_IDCODE_fields
08006330 g     F .text	00001424 _vfprintf_r
08009a20 g     F .text	0000005a __lo0bits
080136fc g     O .rodata	00000028 EXTI_IMR2_fields
08014b8c g     O .rodata	00000010 TIM6_EGR_fields
080130e0 g     O .rodata	00000010 SPI1_RXCRCR_fields
0801aa6c g     O .rodata	00000010 I2C1_PECR_fields
0800340c g     F .text	000000f4 HAL_PCD_EP_Receive
0801a5b4 g     O .rodata	00000020 ADC1_OFR3_fields
0800e120 g     O .rodata	00000060 COMP_COMP6_CSR_fields
080121d0 g     O .rodata	00000010 RTC_BKP1R_fields
0801481c g     O .rodata	00000068 TIM8_CCMR1_Output_fields
080142ac g     O .rodata	00000090 GPIOB_registers
08001ebc g     F .text	0000004c DecodeRegister
0801090c g     O .rodata	00000050 TIM8_SMCR_fields
08001e00 g     F .text	00000040 DecodeReadRegister
00000000  w      *UND*	00000000 __register_frame_info
0800c0d0 g     O .rodata	00000058 CAN_MCR_fields
0800c178 g     O .rodata	00000010 DAC_DOR1_fields
08001bec g     F .text	0000004c TerminalRead
0800f298 g     O .rodata	00000068 TSC_CR_fields
0800d27c g     O .rodata	00000010 TIM2_DMAR_fields
0800bdec g     O .rodata	00000038 TIM8_CCMR1_Input_fields
080059ea g     F .text	0000001e LSM303DLHC_AccIT1Enable
0800c670 g     O .rodata	00000108 CAN_F12R1_fields
08005d40  w    F .text	00000002 USBWakeUp_IRQHandler
0801a9cc g     O .rodata	00000010 TIM16_PSC_fields
0801495c g     O .rodata	00000010 USART1_RDR_fields
080130a0 g     O .rodata	00000040 RCC_BDCR_fields
08014fe0 g     O .rodata	00000018 TIM17_DCR_fields
0801719c g     O .rodata	00000010 NVIC_ISPR1_fields
0800ca2c g     O .rodata	00000010 NVIC_ICPR2_fields
0801bc10 g     O .parsetable	0000000c CmdAccelE
08016884 g     O .rodata	00000108 CAN_F21R2_fields
0801609c g     O .rodata	00000010 DES_UID2_fields
08004f22 g     F .text	00000010 USBD_CDC_SetTxBuffer
0800d47c g     O .rodata	00000060 SYSCFG_registers
08010dbc g     O .rodata	00000088 OPAMP_OPAMP4_CR_fields
08005d40  w    F .text	00000002 DMA2_Channel3_IRQHandler
080112d8 g     O .rodata	000000d8 EXTI_FTSR1_fields
0800528c g     F .text	0000001c USBD_VCP_InterfaceStrDescriptor
08010c2c g     O .rodata	00000108 CAN_F7R1_fields
0800995c g     F .text	00000082 __multadd
080047c2 g     F .text	0000005a USBD_LL_SetupStage
08009948 g     F .text	00000012 _Bfree
0800132c g     F .text	0000000a Error_Handler
080158e8 g     O .rodata	00000018 WWDG_CR_fields
08005d40  w    F .text	00000002 EXTI2_TSC_IRQHandler
0800d3fc g     O .rodata	00000010 NVIC_STIR_fields
08005d40  w    F .text	00000002 TIM1_BRK_TIM15_IRQHandler
08014254 g     O .rodata	00000058 TIM8_CCMR3_Output_fields



Disassembly of section .text:

08000188 <deregister_tm_clones>:
 8000188:	4b04      	ldr	r3, [pc, #16]	; (800019c <deregister_tm_clones+0x14>)
 800018a:	4805      	ldr	r0, [pc, #20]	; (80001a0 <deregister_tm_clones+0x18>)
 800018c:	1a1b      	subs	r3, r3, r0
 800018e:	2b06      	cmp	r3, #6
 8000190:	d902      	bls.n	8000198 <deregister_tm_clones+0x10>
 8000192:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <deregister_tm_clones+0x1c>)
 8000194:	b103      	cbz	r3, 8000198 <deregister_tm_clones+0x10>
 8000196:	4718      	bx	r3
 8000198:	4770      	bx	lr
 800019a:	bf00      	nop
 800019c:	20000a9f 	.word	0x20000a9f
 80001a0:	20000a9c 	.word	0x20000a9c
 80001a4:	00000000 	.word	0x00000000

080001a8 <register_tm_clones>:
 80001a8:	4905      	ldr	r1, [pc, #20]	; (80001c0 <register_tm_clones+0x18>)
 80001aa:	4806      	ldr	r0, [pc, #24]	; (80001c4 <register_tm_clones+0x1c>)
 80001ac:	1a09      	subs	r1, r1, r0
 80001ae:	1089      	asrs	r1, r1, #2
 80001b0:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 80001b4:	1049      	asrs	r1, r1, #1
 80001b6:	d002      	beq.n	80001be <register_tm_clones+0x16>
 80001b8:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <register_tm_clones+0x20>)
 80001ba:	b103      	cbz	r3, 80001be <register_tm_clones+0x16>
 80001bc:	4718      	bx	r3
 80001be:	4770      	bx	lr
 80001c0:	20000a9c 	.word	0x20000a9c
 80001c4:	20000a9c 	.word	0x20000a9c
 80001c8:	00000000 	.word	0x00000000

080001cc <__do_global_dtors_aux>:
 80001cc:	b510      	push	{r4, lr}
 80001ce:	4c06      	ldr	r4, [pc, #24]	; (80001e8 <__do_global_dtors_aux+0x1c>)
 80001d0:	7823      	ldrb	r3, [r4, #0]
 80001d2:	b943      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x1a>
 80001d4:	f7ff ffd8 	bl	8000188 <deregister_tm_clones>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x20>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x16>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x24>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000a9c 	.word	0x20000a9c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a76c 	.word	0x0800a76c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b08      	ldr	r3, [pc, #32]	; (8000218 <frame_dummy+0x24>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4808      	ldr	r0, [pc, #32]	; (800021c <frame_dummy+0x28>)
 80001fc:	4908      	ldr	r1, [pc, #32]	; (8000220 <frame_dummy+0x2c>)
 80001fe:	f3af 8000 	nop.w
 8000202:	4808      	ldr	r0, [pc, #32]	; (8000224 <frame_dummy+0x30>)
 8000204:	6803      	ldr	r3, [r0, #0]
 8000206:	b913      	cbnz	r3, 800020e <frame_dummy+0x1a>
 8000208:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800020c:	e7cc      	b.n	80001a8 <register_tm_clones>
 800020e:	4b06      	ldr	r3, [pc, #24]	; (8000228 <frame_dummy+0x34>)
 8000210:	2b00      	cmp	r3, #0
 8000212:	d0f9      	beq.n	8000208 <frame_dummy+0x14>
 8000214:	4798      	blx	r3
 8000216:	e7f7      	b.n	8000208 <frame_dummy+0x14>
 8000218:	00000000 	.word	0x00000000
 800021c:	0800a76c 	.word	0x0800a76c
 8000220:	20000aa0 	.word	0x20000aa0
 8000224:	20000a9c 	.word	0x20000a9c
 8000228:	00000000 	.word	0x00000000

0800022c <mytest>:
    .type   mytest, %function   @@ - symbol type (not req)
@@ Declaration : int mytest(int x)
@@ Uses r0 for param 0
@@   r0: x
mytest:
    push {lr}
 800022c:	b500      	push	{lr}
    push {r1}
 800022e:	b402      	push	{r1}
    push {r0-r7}
 8000230:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
    ldr  r0, =0
 8000232:	2000      	movs	r0, #0
    bl   BSP_LED_Toggle           @@ call BSP function
 8000234:	f005 f968 	bl	8005508 <BSP_LED_Toggle>
    pop  {r0-r7}
 8000238:	bcff      	pop	{r0, r1, r2, r3, r4, r5, r6, r7}
    ldr  r1, =myTickCount
 800023a:	4909      	ldr	r1, [pc, #36]	; (8000260 <my_Init+0x4>)
    ldr  r0, [r1]
 800023c:	6808      	ldr	r0, [r1, #0]
    pop  {r1} 
 800023e:	bc02      	pop	{r1}
    pop  {pc}
 8000240:	bd00      	pop	{pc}
 8000242:	bf00      	nop

08000244 <my_Tick>:
    .thumb_func             @@ /
    .type   my_Tick, %function   @@ - symbol type (not req)
@@ Declaration : void my_Tick( void )
@@ Uses nothing
my_Tick:
    push {lr}
 8000244:	b500      	push	{lr}
    push {r0-r1}
 8000246:	b403      	push	{r0, r1}

    ldr  r1, =myTickCount
 8000248:	4905      	ldr	r1, [pc, #20]	; (8000260 <my_Init+0x4>)
    ldr  r0, [r1]
 800024a:	6808      	ldr	r0, [r1, #0]
    add  r0, r0, #1
 800024c:	f100 0001 	add.w	r0, r0, #1
    str  r0, [r1]
 8000250:	6008      	str	r0, [r1, #0]
    pop {r0-r1}
 8000252:	bc03      	pop	{r0, r1}
    pop  {pc}
 8000254:	bd00      	pop	{pc}
 8000256:	bf00      	nop

08000258 <my_Loop>:
    .thumb_func             @@ /
    .type   my_Loop, %function   @@ - symbol type (not req)
@@ Declaration : void my_Loop( void )
@@ Uses nothing
my_Loop:
    push {lr}
 8000258:	b500      	push	{lr}
    pop  {pc}
 800025a:	bd00      	pop	{pc}

0800025c <my_Init>:
    .thumb_func             @@ /
    .type   my_Init, %function   @@ - symbol type (not req)
@@ Declaration : void my_Init( void )
@@ Uses nothing
my_Init:
    push {lr}
 800025c:	b500      	push	{lr}
    pop  {pc}
 800025e:	bd00      	pop	{pc}
    push {r1}
    push {r0-r7}
    ldr  r0, =0
    bl   BSP_LED_Toggle           @@ call BSP function
    pop  {r0-r7}
    ldr  r1, =myTickCount
 8000260:	20000000 	.word	0x20000000

08000264 <memcpy>:
 8000264:	4684      	mov	ip, r0
 8000266:	ea41 0300 	orr.w	r3, r1, r0
 800026a:	f013 0303 	ands.w	r3, r3, #3
 800026e:	d16d      	bne.n	800034c <memcpy+0xe8>
 8000270:	3a40      	subs	r2, #64	; 0x40
 8000272:	d341      	bcc.n	80002f8 <memcpy+0x94>
 8000274:	f851 3b04 	ldr.w	r3, [r1], #4
 8000278:	f840 3b04 	str.w	r3, [r0], #4
 800027c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000280:	f840 3b04 	str.w	r3, [r0], #4
 8000284:	f851 3b04 	ldr.w	r3, [r1], #4
 8000288:	f840 3b04 	str.w	r3, [r0], #4
 800028c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000290:	f840 3b04 	str.w	r3, [r0], #4
 8000294:	f851 3b04 	ldr.w	r3, [r1], #4
 8000298:	f840 3b04 	str.w	r3, [r0], #4
 800029c:	f851 3b04 	ldr.w	r3, [r1], #4
 80002a0:	f840 3b04 	str.w	r3, [r0], #4
 80002a4:	f851 3b04 	ldr.w	r3, [r1], #4
 80002a8:	f840 3b04 	str.w	r3, [r0], #4
 80002ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80002b0:	f840 3b04 	str.w	r3, [r0], #4
 80002b4:	f851 3b04 	ldr.w	r3, [r1], #4
 80002b8:	f840 3b04 	str.w	r3, [r0], #4
 80002bc:	f851 3b04 	ldr.w	r3, [r1], #4
 80002c0:	f840 3b04 	str.w	r3, [r0], #4
 80002c4:	f851 3b04 	ldr.w	r3, [r1], #4
 80002c8:	f840 3b04 	str.w	r3, [r0], #4
 80002cc:	f851 3b04 	ldr.w	r3, [r1], #4
 80002d0:	f840 3b04 	str.w	r3, [r0], #4
 80002d4:	f851 3b04 	ldr.w	r3, [r1], #4
 80002d8:	f840 3b04 	str.w	r3, [r0], #4
 80002dc:	f851 3b04 	ldr.w	r3, [r1], #4
 80002e0:	f840 3b04 	str.w	r3, [r0], #4
 80002e4:	f851 3b04 	ldr.w	r3, [r1], #4
 80002e8:	f840 3b04 	str.w	r3, [r0], #4
 80002ec:	f851 3b04 	ldr.w	r3, [r1], #4
 80002f0:	f840 3b04 	str.w	r3, [r0], #4
 80002f4:	3a40      	subs	r2, #64	; 0x40
 80002f6:	d2bd      	bcs.n	8000274 <memcpy+0x10>
 80002f8:	3230      	adds	r2, #48	; 0x30
 80002fa:	d311      	bcc.n	8000320 <memcpy+0xbc>
 80002fc:	f851 3b04 	ldr.w	r3, [r1], #4
 8000300:	f840 3b04 	str.w	r3, [r0], #4
 8000304:	f851 3b04 	ldr.w	r3, [r1], #4
 8000308:	f840 3b04 	str.w	r3, [r0], #4
 800030c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000310:	f840 3b04 	str.w	r3, [r0], #4
 8000314:	f851 3b04 	ldr.w	r3, [r1], #4
 8000318:	f840 3b04 	str.w	r3, [r0], #4
 800031c:	3a10      	subs	r2, #16
 800031e:	d2ed      	bcs.n	80002fc <memcpy+0x98>
 8000320:	320c      	adds	r2, #12
 8000322:	d305      	bcc.n	8000330 <memcpy+0xcc>
 8000324:	f851 3b04 	ldr.w	r3, [r1], #4
 8000328:	f840 3b04 	str.w	r3, [r0], #4
 800032c:	3a04      	subs	r2, #4
 800032e:	d2f9      	bcs.n	8000324 <memcpy+0xc0>
 8000330:	3204      	adds	r2, #4
 8000332:	d008      	beq.n	8000346 <memcpy+0xe2>
 8000334:	07d2      	lsls	r2, r2, #31
 8000336:	bf1c      	itt	ne
 8000338:	f811 3b01 	ldrbne.w	r3, [r1], #1
 800033c:	f800 3b01 	strbne.w	r3, [r0], #1
 8000340:	d301      	bcc.n	8000346 <memcpy+0xe2>
 8000342:	880b      	ldrh	r3, [r1, #0]
 8000344:	8003      	strh	r3, [r0, #0]
 8000346:	4660      	mov	r0, ip
 8000348:	4770      	bx	lr
 800034a:	bf00      	nop
 800034c:	2a08      	cmp	r2, #8
 800034e:	d313      	bcc.n	8000378 <memcpy+0x114>
 8000350:	078b      	lsls	r3, r1, #30
 8000352:	d08d      	beq.n	8000270 <memcpy+0xc>
 8000354:	f010 0303 	ands.w	r3, r0, #3
 8000358:	d08a      	beq.n	8000270 <memcpy+0xc>
 800035a:	f1c3 0304 	rsb	r3, r3, #4
 800035e:	1ad2      	subs	r2, r2, r3
 8000360:	07db      	lsls	r3, r3, #31
 8000362:	bf1c      	itt	ne
 8000364:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000368:	f800 3b01 	strbne.w	r3, [r0], #1
 800036c:	d380      	bcc.n	8000270 <memcpy+0xc>
 800036e:	f831 3b02 	ldrh.w	r3, [r1], #2
 8000372:	f820 3b02 	strh.w	r3, [r0], #2
 8000376:	e77b      	b.n	8000270 <memcpy+0xc>
 8000378:	3a04      	subs	r2, #4
 800037a:	d3d9      	bcc.n	8000330 <memcpy+0xcc>
 800037c:	3a01      	subs	r2, #1
 800037e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000382:	f800 3b01 	strb.w	r3, [r0], #1
 8000386:	d2f9      	bcs.n	800037c <memcpy+0x118>
 8000388:	780b      	ldrb	r3, [r1, #0]
 800038a:	7003      	strb	r3, [r0, #0]
 800038c:	784b      	ldrb	r3, [r1, #1]
 800038e:	7043      	strb	r3, [r0, #1]
 8000390:	788b      	ldrb	r3, [r1, #2]
 8000392:	7083      	strb	r3, [r0, #2]
 8000394:	4660      	mov	r0, ip
 8000396:	4770      	bx	lr

08000398 <__aeabi_drsub>:
 8000398:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800039c:	e002      	b.n	80003a4 <__adddf3>
 800039e:	bf00      	nop

080003a0 <__aeabi_dsub>:
 80003a0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003a4 <__adddf3>:
 80003a4:	b530      	push	{r4, r5, lr}
 80003a6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003aa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ae:	ea94 0f05 	teq	r4, r5
 80003b2:	bf08      	it	eq
 80003b4:	ea90 0f02 	teqeq	r0, r2
 80003b8:	bf1f      	itttt	ne
 80003ba:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003be:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003c2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003c6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003ca:	f000 80e2 	beq.w	8000592 <__adddf3+0x1ee>
 80003ce:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003d2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003d6:	bfb8      	it	lt
 80003d8:	426d      	neglt	r5, r5
 80003da:	dd0c      	ble.n	80003f6 <__adddf3+0x52>
 80003dc:	442c      	add	r4, r5
 80003de:	ea80 0202 	eor.w	r2, r0, r2
 80003e2:	ea81 0303 	eor.w	r3, r1, r3
 80003e6:	ea82 0000 	eor.w	r0, r2, r0
 80003ea:	ea83 0101 	eor.w	r1, r3, r1
 80003ee:	ea80 0202 	eor.w	r2, r0, r2
 80003f2:	ea81 0303 	eor.w	r3, r1, r3
 80003f6:	2d36      	cmp	r5, #54	; 0x36
 80003f8:	bf88      	it	hi
 80003fa:	bd30      	pophi	{r4, r5, pc}
 80003fc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000400:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000404:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000408:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800040c:	d002      	beq.n	8000414 <__adddf3+0x70>
 800040e:	4240      	negs	r0, r0
 8000410:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000414:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000418:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800041c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000420:	d002      	beq.n	8000428 <__adddf3+0x84>
 8000422:	4252      	negs	r2, r2
 8000424:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000428:	ea94 0f05 	teq	r4, r5
 800042c:	f000 80a7 	beq.w	800057e <__adddf3+0x1da>
 8000430:	f1a4 0401 	sub.w	r4, r4, #1
 8000434:	f1d5 0e20 	rsbs	lr, r5, #32
 8000438:	db0d      	blt.n	8000456 <__adddf3+0xb2>
 800043a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800043e:	fa22 f205 	lsr.w	r2, r2, r5
 8000442:	1880      	adds	r0, r0, r2
 8000444:	f141 0100 	adc.w	r1, r1, #0
 8000448:	fa03 f20e 	lsl.w	r2, r3, lr
 800044c:	1880      	adds	r0, r0, r2
 800044e:	fa43 f305 	asr.w	r3, r3, r5
 8000452:	4159      	adcs	r1, r3
 8000454:	e00e      	b.n	8000474 <__adddf3+0xd0>
 8000456:	f1a5 0520 	sub.w	r5, r5, #32
 800045a:	f10e 0e20 	add.w	lr, lr, #32
 800045e:	2a01      	cmp	r2, #1
 8000460:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000464:	bf28      	it	cs
 8000466:	f04c 0c02 	orrcs.w	ip, ip, #2
 800046a:	fa43 f305 	asr.w	r3, r3, r5
 800046e:	18c0      	adds	r0, r0, r3
 8000470:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	d507      	bpl.n	800048a <__adddf3+0xe6>
 800047a:	f04f 0e00 	mov.w	lr, #0
 800047e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000482:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000486:	eb6e 0101 	sbc.w	r1, lr, r1
 800048a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800048e:	d31b      	bcc.n	80004c8 <__adddf3+0x124>
 8000490:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000494:	d30c      	bcc.n	80004b0 <__adddf3+0x10c>
 8000496:	0849      	lsrs	r1, r1, #1
 8000498:	ea5f 0030 	movs.w	r0, r0, rrx
 800049c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a0:	f104 0401 	add.w	r4, r4, #1
 80004a4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004ac:	f080 809a 	bcs.w	80005e4 <__adddf3+0x240>
 80004b0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004b4:	bf08      	it	eq
 80004b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004ba:	f150 0000 	adcs.w	r0, r0, #0
 80004be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004c2:	ea41 0105 	orr.w	r1, r1, r5
 80004c6:	bd30      	pop	{r4, r5, pc}
 80004c8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004cc:	4140      	adcs	r0, r0
 80004ce:	eb41 0101 	adc.w	r1, r1, r1
 80004d2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80004d6:	f1a4 0401 	sub.w	r4, r4, #1
 80004da:	d1e9      	bne.n	80004b0 <__adddf3+0x10c>
 80004dc:	f091 0f00 	teq	r1, #0
 80004e0:	bf04      	itt	eq
 80004e2:	4601      	moveq	r1, r0
 80004e4:	2000      	moveq	r0, #0
 80004e6:	fab1 f381 	clz	r3, r1
 80004ea:	bf08      	it	eq
 80004ec:	3320      	addeq	r3, #32
 80004ee:	f1a3 030b 	sub.w	r3, r3, #11
 80004f2:	f1b3 0220 	subs.w	r2, r3, #32
 80004f6:	da0c      	bge.n	8000512 <__adddf3+0x16e>
 80004f8:	320c      	adds	r2, #12
 80004fa:	dd08      	ble.n	800050e <__adddf3+0x16a>
 80004fc:	f102 0c14 	add.w	ip, r2, #20
 8000500:	f1c2 020c 	rsb	r2, r2, #12
 8000504:	fa01 f00c 	lsl.w	r0, r1, ip
 8000508:	fa21 f102 	lsr.w	r1, r1, r2
 800050c:	e00c      	b.n	8000528 <__adddf3+0x184>
 800050e:	f102 0214 	add.w	r2, r2, #20
 8000512:	bfd8      	it	le
 8000514:	f1c2 0c20 	rsble	ip, r2, #32
 8000518:	fa01 f102 	lsl.w	r1, r1, r2
 800051c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000520:	bfdc      	itt	le
 8000522:	ea41 010c 	orrle.w	r1, r1, ip
 8000526:	4090      	lslle	r0, r2
 8000528:	1ae4      	subs	r4, r4, r3
 800052a:	bfa2      	ittt	ge
 800052c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000530:	4329      	orrge	r1, r5
 8000532:	bd30      	popge	{r4, r5, pc}
 8000534:	ea6f 0404 	mvn.w	r4, r4
 8000538:	3c1f      	subs	r4, #31
 800053a:	da1c      	bge.n	8000576 <__adddf3+0x1d2>
 800053c:	340c      	adds	r4, #12
 800053e:	dc0e      	bgt.n	800055e <__adddf3+0x1ba>
 8000540:	f104 0414 	add.w	r4, r4, #20
 8000544:	f1c4 0220 	rsb	r2, r4, #32
 8000548:	fa20 f004 	lsr.w	r0, r0, r4
 800054c:	fa01 f302 	lsl.w	r3, r1, r2
 8000550:	ea40 0003 	orr.w	r0, r0, r3
 8000554:	fa21 f304 	lsr.w	r3, r1, r4
 8000558:	ea45 0103 	orr.w	r1, r5, r3
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	f1c4 040c 	rsb	r4, r4, #12
 8000562:	f1c4 0220 	rsb	r2, r4, #32
 8000566:	fa20 f002 	lsr.w	r0, r0, r2
 800056a:	fa01 f304 	lsl.w	r3, r1, r4
 800056e:	ea40 0003 	orr.w	r0, r0, r3
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	fa21 f004 	lsr.w	r0, r1, r4
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	f094 0f00 	teq	r4, #0
 8000582:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000586:	bf06      	itte	eq
 8000588:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800058c:	3401      	addeq	r4, #1
 800058e:	3d01      	subne	r5, #1
 8000590:	e74e      	b.n	8000430 <__adddf3+0x8c>
 8000592:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000596:	bf18      	it	ne
 8000598:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800059c:	d029      	beq.n	80005f2 <__adddf3+0x24e>
 800059e:	ea94 0f05 	teq	r4, r5
 80005a2:	bf08      	it	eq
 80005a4:	ea90 0f02 	teqeq	r0, r2
 80005a8:	d005      	beq.n	80005b6 <__adddf3+0x212>
 80005aa:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ae:	bf04      	itt	eq
 80005b0:	4619      	moveq	r1, r3
 80005b2:	4610      	moveq	r0, r2
 80005b4:	bd30      	pop	{r4, r5, pc}
 80005b6:	ea91 0f03 	teq	r1, r3
 80005ba:	bf1e      	ittt	ne
 80005bc:	2100      	movne	r1, #0
 80005be:	2000      	movne	r0, #0
 80005c0:	bd30      	popne	{r4, r5, pc}
 80005c2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005c6:	d105      	bne.n	80005d4 <__adddf3+0x230>
 80005c8:	0040      	lsls	r0, r0, #1
 80005ca:	4149      	adcs	r1, r1
 80005cc:	bf28      	it	cs
 80005ce:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005d2:	bd30      	pop	{r4, r5, pc}
 80005d4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005d8:	bf3c      	itt	cc
 80005da:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005de:	bd30      	popcc	{r4, r5, pc}
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005ec:	f04f 0000 	mov.w	r0, #0
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005f6:	bf1a      	itte	ne
 80005f8:	4619      	movne	r1, r3
 80005fa:	4610      	movne	r0, r2
 80005fc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000600:	bf1c      	itt	ne
 8000602:	460b      	movne	r3, r1
 8000604:	4602      	movne	r2, r0
 8000606:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800060a:	bf06      	itte	eq
 800060c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000610:	ea91 0f03 	teqeq	r1, r3
 8000614:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	bf00      	nop

0800061c <__aeabi_ui2d>:
 800061c:	f090 0f00 	teq	r0, #0
 8000620:	bf04      	itt	eq
 8000622:	2100      	moveq	r1, #0
 8000624:	4770      	bxeq	lr
 8000626:	b530      	push	{r4, r5, lr}
 8000628:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800062c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000630:	f04f 0500 	mov.w	r5, #0
 8000634:	f04f 0100 	mov.w	r1, #0
 8000638:	e750      	b.n	80004dc <__adddf3+0x138>
 800063a:	bf00      	nop

0800063c <__aeabi_i2d>:
 800063c:	f090 0f00 	teq	r0, #0
 8000640:	bf04      	itt	eq
 8000642:	2100      	moveq	r1, #0
 8000644:	4770      	bxeq	lr
 8000646:	b530      	push	{r4, r5, lr}
 8000648:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800064c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000650:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000654:	bf48      	it	mi
 8000656:	4240      	negmi	r0, r0
 8000658:	f04f 0100 	mov.w	r1, #0
 800065c:	e73e      	b.n	80004dc <__adddf3+0x138>
 800065e:	bf00      	nop

08000660 <__aeabi_f2d>:
 8000660:	0042      	lsls	r2, r0, #1
 8000662:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000666:	ea4f 0131 	mov.w	r1, r1, rrx
 800066a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800066e:	bf1f      	itttt	ne
 8000670:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000674:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000678:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800067c:	4770      	bxne	lr
 800067e:	f092 0f00 	teq	r2, #0
 8000682:	bf14      	ite	ne
 8000684:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000698:	e720      	b.n	80004dc <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aedc 	beq.w	800048a <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6c1      	b.n	800048a <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_dmul>:
 8000708:	b570      	push	{r4, r5, r6, lr}
 800070a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800070e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000716:	bf1d      	ittte	ne
 8000718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800071c:	ea94 0f0c 	teqne	r4, ip
 8000720:	ea95 0f0c 	teqne	r5, ip
 8000724:	f000 f8de 	bleq	80008e4 <__aeabi_dmul+0x1dc>
 8000728:	442c      	add	r4, r5
 800072a:	ea81 0603 	eor.w	r6, r1, r3
 800072e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000732:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000736:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800073a:	bf18      	it	ne
 800073c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000740:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000744:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000748:	d038      	beq.n	80007bc <__aeabi_dmul+0xb4>
 800074a:	fba0 ce02 	umull	ip, lr, r0, r2
 800074e:	f04f 0500 	mov.w	r5, #0
 8000752:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000756:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800075a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800075e:	f04f 0600 	mov.w	r6, #0
 8000762:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000766:	f09c 0f00 	teq	ip, #0
 800076a:	bf18      	it	ne
 800076c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000770:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000774:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000778:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800077c:	d204      	bcs.n	8000788 <__aeabi_dmul+0x80>
 800077e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000782:	416d      	adcs	r5, r5
 8000784:	eb46 0606 	adc.w	r6, r6, r6
 8000788:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800078c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000790:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000794:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000798:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800079c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80007a0:	bf88      	it	hi
 80007a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80007a6:	d81e      	bhi.n	80007e6 <__aeabi_dmul+0xde>
 80007a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80007ac:	bf08      	it	eq
 80007ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007b2:	f150 0000 	adcs.w	r0, r0, #0
 80007b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80007c0:	ea46 0101 	orr.w	r1, r6, r1
 80007c4:	ea40 0002 	orr.w	r0, r0, r2
 80007c8:	ea81 0103 	eor.w	r1, r1, r3
 80007cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007d0:	bfc2      	ittt	gt
 80007d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007da:	bd70      	popgt	{r4, r5, r6, pc}
 80007dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007e0:	f04f 0e00 	mov.w	lr, #0
 80007e4:	3c01      	subs	r4, #1
 80007e6:	f300 80ab 	bgt.w	8000940 <__aeabi_dmul+0x238>
 80007ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007ee:	bfde      	ittt	le
 80007f0:	2000      	movle	r0, #0
 80007f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80007f6:	bd70      	pople	{r4, r5, r6, pc}
 80007f8:	f1c4 0400 	rsb	r4, r4, #0
 80007fc:	3c20      	subs	r4, #32
 80007fe:	da35      	bge.n	800086c <__aeabi_dmul+0x164>
 8000800:	340c      	adds	r4, #12
 8000802:	dc1b      	bgt.n	800083c <__aeabi_dmul+0x134>
 8000804:	f104 0414 	add.w	r4, r4, #20
 8000808:	f1c4 0520 	rsb	r5, r4, #32
 800080c:	fa00 f305 	lsl.w	r3, r0, r5
 8000810:	fa20 f004 	lsr.w	r0, r0, r4
 8000814:	fa01 f205 	lsl.w	r2, r1, r5
 8000818:	ea40 0002 	orr.w	r0, r0, r2
 800081c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000820:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000824:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000828:	fa21 f604 	lsr.w	r6, r1, r4
 800082c:	eb42 0106 	adc.w	r1, r2, r6
 8000830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000834:	bf08      	it	eq
 8000836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800083a:	bd70      	pop	{r4, r5, r6, pc}
 800083c:	f1c4 040c 	rsb	r4, r4, #12
 8000840:	f1c4 0520 	rsb	r5, r4, #32
 8000844:	fa00 f304 	lsl.w	r3, r0, r4
 8000848:	fa20 f005 	lsr.w	r0, r0, r5
 800084c:	fa01 f204 	lsl.w	r2, r1, r4
 8000850:	ea40 0002 	orr.w	r0, r0, r2
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000858:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800085c:	f141 0100 	adc.w	r1, r1, #0
 8000860:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000864:	bf08      	it	eq
 8000866:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800086a:	bd70      	pop	{r4, r5, r6, pc}
 800086c:	f1c4 0520 	rsb	r5, r4, #32
 8000870:	fa00 f205 	lsl.w	r2, r0, r5
 8000874:	ea4e 0e02 	orr.w	lr, lr, r2
 8000878:	fa20 f304 	lsr.w	r3, r0, r4
 800087c:	fa01 f205 	lsl.w	r2, r1, r5
 8000880:	ea43 0302 	orr.w	r3, r3, r2
 8000884:	fa21 f004 	lsr.w	r0, r1, r4
 8000888:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800088c:	fa21 f204 	lsr.w	r2, r1, r4
 8000890:	ea20 0002 	bic.w	r0, r0, r2
 8000894:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800089c:	bf08      	it	eq
 800089e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80008a2:	bd70      	pop	{r4, r5, r6, pc}
 80008a4:	f094 0f00 	teq	r4, #0
 80008a8:	d10f      	bne.n	80008ca <__aeabi_dmul+0x1c2>
 80008aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80008ae:	0040      	lsls	r0, r0, #1
 80008b0:	eb41 0101 	adc.w	r1, r1, r1
 80008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b8:	bf08      	it	eq
 80008ba:	3c01      	subeq	r4, #1
 80008bc:	d0f7      	beq.n	80008ae <__aeabi_dmul+0x1a6>
 80008be:	ea41 0106 	orr.w	r1, r1, r6
 80008c2:	f095 0f00 	teq	r5, #0
 80008c6:	bf18      	it	ne
 80008c8:	4770      	bxne	lr
 80008ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80008ce:	0052      	lsls	r2, r2, #1
 80008d0:	eb43 0303 	adc.w	r3, r3, r3
 80008d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80008d8:	bf08      	it	eq
 80008da:	3d01      	subeq	r5, #1
 80008dc:	d0f7      	beq.n	80008ce <__aeabi_dmul+0x1c6>
 80008de:	ea43 0306 	orr.w	r3, r3, r6
 80008e2:	4770      	bx	lr
 80008e4:	ea94 0f0c 	teq	r4, ip
 80008e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ec:	bf18      	it	ne
 80008ee:	ea95 0f0c 	teqne	r5, ip
 80008f2:	d00c      	beq.n	800090e <__aeabi_dmul+0x206>
 80008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f8:	bf18      	it	ne
 80008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fe:	d1d1      	bne.n	80008a4 <__aeabi_dmul+0x19c>
 8000900:	ea81 0103 	eor.w	r1, r1, r3
 8000904:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000908:	f04f 0000 	mov.w	r0, #0
 800090c:	bd70      	pop	{r4, r5, r6, pc}
 800090e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000912:	bf06      	itte	eq
 8000914:	4610      	moveq	r0, r2
 8000916:	4619      	moveq	r1, r3
 8000918:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800091c:	d019      	beq.n	8000952 <__aeabi_dmul+0x24a>
 800091e:	ea94 0f0c 	teq	r4, ip
 8000922:	d102      	bne.n	800092a <__aeabi_dmul+0x222>
 8000924:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000928:	d113      	bne.n	8000952 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	d105      	bne.n	800093c <__aeabi_dmul+0x234>
 8000930:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000934:	bf1c      	itt	ne
 8000936:	4610      	movne	r0, r2
 8000938:	4619      	movne	r1, r3
 800093a:	d10a      	bne.n	8000952 <__aeabi_dmul+0x24a>
 800093c:	ea81 0103 	eor.w	r1, r1, r3
 8000940:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000944:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000948:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800094c:	f04f 0000 	mov.w	r0, #0
 8000950:	bd70      	pop	{r4, r5, r6, pc}
 8000952:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000956:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800095a:	bd70      	pop	{r4, r5, r6, pc}

0800095c <__aeabi_ddiv>:
 800095c:	b570      	push	{r4, r5, r6, lr}
 800095e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000962:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000966:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800096a:	bf1d      	ittte	ne
 800096c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000970:	ea94 0f0c 	teqne	r4, ip
 8000974:	ea95 0f0c 	teqne	r5, ip
 8000978:	f000 f8a7 	bleq	8000aca <__aeabi_ddiv+0x16e>
 800097c:	eba4 0405 	sub.w	r4, r4, r5
 8000980:	ea81 0e03 	eor.w	lr, r1, r3
 8000984:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000988:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800098c:	f000 8088 	beq.w	8000aa0 <__aeabi_ddiv+0x144>
 8000990:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000994:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000998:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800099c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80009a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80009a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80009a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80009ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80009b4:	429d      	cmp	r5, r3
 80009b6:	bf08      	it	eq
 80009b8:	4296      	cmpeq	r6, r2
 80009ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80009be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80009c2:	d202      	bcs.n	80009ca <__aeabi_ddiv+0x6e>
 80009c4:	085b      	lsrs	r3, r3, #1
 80009c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ca:	1ab6      	subs	r6, r6, r2
 80009cc:	eb65 0503 	sbc.w	r5, r5, r3
 80009d0:	085b      	lsrs	r3, r3, #1
 80009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80009da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80009de:	ebb6 0e02 	subs.w	lr, r6, r2
 80009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009e6:	bf22      	ittt	cs
 80009e8:	1ab6      	subcs	r6, r6, r2
 80009ea:	4675      	movcs	r5, lr
 80009ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80009f0:	085b      	lsrs	r3, r3, #1
 80009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009fe:	bf22      	ittt	cs
 8000a00:	1ab6      	subcs	r6, r6, r2
 8000a02:	4675      	movcs	r5, lr
 8000a04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a08:	085b      	lsrs	r3, r3, #1
 8000a0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a16:	bf22      	ittt	cs
 8000a18:	1ab6      	subcs	r6, r6, r2
 8000a1a:	4675      	movcs	r5, lr
 8000a1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a20:	085b      	lsrs	r3, r3, #1
 8000a22:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a26:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a2e:	bf22      	ittt	cs
 8000a30:	1ab6      	subcs	r6, r6, r2
 8000a32:	4675      	movcs	r5, lr
 8000a34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a38:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a3c:	d018      	beq.n	8000a70 <__aeabi_ddiv+0x114>
 8000a3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a46:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a5a:	d1c0      	bne.n	80009de <__aeabi_ddiv+0x82>
 8000a5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a60:	d10b      	bne.n	8000a7a <__aeabi_ddiv+0x11e>
 8000a62:	ea41 0100 	orr.w	r1, r1, r0
 8000a66:	f04f 0000 	mov.w	r0, #0
 8000a6a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a6e:	e7b6      	b.n	80009de <__aeabi_ddiv+0x82>
 8000a70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a74:	bf04      	itt	eq
 8000a76:	4301      	orreq	r1, r0
 8000a78:	2000      	moveq	r0, #0
 8000a7a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a7e:	bf88      	it	hi
 8000a80:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a84:	f63f aeaf 	bhi.w	80007e6 <__aeabi_dmul+0xde>
 8000a88:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a8c:	bf04      	itt	eq
 8000a8e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a96:	f150 0000 	adcs.w	r0, r0, #0
 8000a9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a9e:	bd70      	pop	{r4, r5, r6, pc}
 8000aa0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000aa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000aa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000aac:	bfc2      	ittt	gt
 8000aae:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000ab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000ab6:	bd70      	popgt	{r4, r5, r6, pc}
 8000ab8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000abc:	f04f 0e00 	mov.w	lr, #0
 8000ac0:	3c01      	subs	r4, #1
 8000ac2:	e690      	b.n	80007e6 <__aeabi_dmul+0xde>
 8000ac4:	ea45 0e06 	orr.w	lr, r5, r6
 8000ac8:	e68d      	b.n	80007e6 <__aeabi_dmul+0xde>
 8000aca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000ace:	ea94 0f0c 	teq	r4, ip
 8000ad2:	bf08      	it	eq
 8000ad4:	ea95 0f0c 	teqeq	r5, ip
 8000ad8:	f43f af3b 	beq.w	8000952 <__aeabi_dmul+0x24a>
 8000adc:	ea94 0f0c 	teq	r4, ip
 8000ae0:	d10a      	bne.n	8000af8 <__aeabi_ddiv+0x19c>
 8000ae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ae6:	f47f af34 	bne.w	8000952 <__aeabi_dmul+0x24a>
 8000aea:	ea95 0f0c 	teq	r5, ip
 8000aee:	f47f af25 	bne.w	800093c <__aeabi_dmul+0x234>
 8000af2:	4610      	mov	r0, r2
 8000af4:	4619      	mov	r1, r3
 8000af6:	e72c      	b.n	8000952 <__aeabi_dmul+0x24a>
 8000af8:	ea95 0f0c 	teq	r5, ip
 8000afc:	d106      	bne.n	8000b0c <__aeabi_ddiv+0x1b0>
 8000afe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000b02:	f43f aefd 	beq.w	8000900 <__aeabi_dmul+0x1f8>
 8000b06:	4610      	mov	r0, r2
 8000b08:	4619      	mov	r1, r3
 8000b0a:	e722      	b.n	8000952 <__aeabi_dmul+0x24a>
 8000b0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b10:	bf18      	it	ne
 8000b12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b16:	f47f aec5 	bne.w	80008a4 <__aeabi_dmul+0x19c>
 8000b1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b1e:	f47f af0d 	bne.w	800093c <__aeabi_dmul+0x234>
 8000b22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b26:	f47f aeeb 	bne.w	8000900 <__aeabi_dmul+0x1f8>
 8000b2a:	e712      	b.n	8000952 <__aeabi_dmul+0x24a>

08000b2c <__gedf2>:
 8000b2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000b30:	e006      	b.n	8000b40 <__cmpdf2+0x4>
 8000b32:	bf00      	nop

08000b34 <__ledf2>:
 8000b34:	f04f 0c01 	mov.w	ip, #1
 8000b38:	e002      	b.n	8000b40 <__cmpdf2+0x4>
 8000b3a:	bf00      	nop

08000b3c <__cmpdf2>:
 8000b3c:	f04f 0c01 	mov.w	ip, #1
 8000b40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	bf18      	it	ne
 8000b52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b56:	d01b      	beq.n	8000b90 <__cmpdf2+0x54>
 8000b58:	b001      	add	sp, #4
 8000b5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b5e:	bf0c      	ite	eq
 8000b60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b64:	ea91 0f03 	teqne	r1, r3
 8000b68:	bf02      	ittt	eq
 8000b6a:	ea90 0f02 	teqeq	r0, r2
 8000b6e:	2000      	moveq	r0, #0
 8000b70:	4770      	bxeq	lr
 8000b72:	f110 0f00 	cmn.w	r0, #0
 8000b76:	ea91 0f03 	teq	r1, r3
 8000b7a:	bf58      	it	pl
 8000b7c:	4299      	cmppl	r1, r3
 8000b7e:	bf08      	it	eq
 8000b80:	4290      	cmpeq	r0, r2
 8000b82:	bf2c      	ite	cs
 8000b84:	17d8      	asrcs	r0, r3, #31
 8000b86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b8a:	f040 0001 	orr.w	r0, r0, #1
 8000b8e:	4770      	bx	lr
 8000b90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b98:	d102      	bne.n	8000ba0 <__cmpdf2+0x64>
 8000b9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9e:	d107      	bne.n	8000bb0 <__cmpdf2+0x74>
 8000ba0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba8:	d1d6      	bne.n	8000b58 <__cmpdf2+0x1c>
 8000baa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bae:	d0d3      	beq.n	8000b58 <__cmpdf2+0x1c>
 8000bb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_cdrcmple>:
 8000bb8:	4684      	mov	ip, r0
 8000bba:	4610      	mov	r0, r2
 8000bbc:	4662      	mov	r2, ip
 8000bbe:	468c      	mov	ip, r1
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4663      	mov	r3, ip
 8000bc4:	e000      	b.n	8000bc8 <__aeabi_cdcmpeq>
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_cdcmpeq>:
 8000bc8:	b501      	push	{r0, lr}
 8000bca:	f7ff ffb7 	bl	8000b3c <__cmpdf2>
 8000bce:	2800      	cmp	r0, #0
 8000bd0:	bf48      	it	mi
 8000bd2:	f110 0f00 	cmnmi.w	r0, #0
 8000bd6:	bd01      	pop	{r0, pc}

08000bd8 <__aeabi_dcmpeq>:
 8000bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bdc:	f7ff fff4 	bl	8000bc8 <__aeabi_cdcmpeq>
 8000be0:	bf0c      	ite	eq
 8000be2:	2001      	moveq	r0, #1
 8000be4:	2000      	movne	r0, #0
 8000be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bea:	bf00      	nop

08000bec <__aeabi_dcmplt>:
 8000bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf0:	f7ff ffea 	bl	8000bc8 <__aeabi_cdcmpeq>
 8000bf4:	bf34      	ite	cc
 8000bf6:	2001      	movcc	r0, #1
 8000bf8:	2000      	movcs	r0, #0
 8000bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bfe:	bf00      	nop

08000c00 <__aeabi_dcmple>:
 8000c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c04:	f7ff ffe0 	bl	8000bc8 <__aeabi_cdcmpeq>
 8000c08:	bf94      	ite	ls
 8000c0a:	2001      	movls	r0, #1
 8000c0c:	2000      	movhi	r0, #0
 8000c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c12:	bf00      	nop

08000c14 <__aeabi_dcmpge>:
 8000c14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c18:	f7ff ffce 	bl	8000bb8 <__aeabi_cdrcmple>
 8000c1c:	bf94      	ite	ls
 8000c1e:	2001      	movls	r0, #1
 8000c20:	2000      	movhi	r0, #0
 8000c22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c26:	bf00      	nop

08000c28 <__aeabi_dcmpgt>:
 8000c28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c2c:	f7ff ffc4 	bl	8000bb8 <__aeabi_cdrcmple>
 8000c30:	bf34      	ite	cc
 8000c32:	2001      	movcc	r0, #1
 8000c34:	2000      	movcs	r0, #0
 8000c36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c3a:	bf00      	nop

08000c3c <__aeabi_d2iz>:
 8000c3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c44:	d215      	bcs.n	8000c72 <__aeabi_d2iz+0x36>
 8000c46:	d511      	bpl.n	8000c6c <__aeabi_d2iz+0x30>
 8000c48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c50:	d912      	bls.n	8000c78 <__aeabi_d2iz+0x3c>
 8000c52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c5e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c62:	fa23 f002 	lsr.w	r0, r3, r2
 8000c66:	bf18      	it	ne
 8000c68:	4240      	negne	r0, r0
 8000c6a:	4770      	bx	lr
 8000c6c:	f04f 0000 	mov.w	r0, #0
 8000c70:	4770      	bx	lr
 8000c72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c76:	d105      	bne.n	8000c84 <__aeabi_d2iz+0x48>
 8000c78:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	bf08      	it	eq
 8000c7e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c82:	4770      	bx	lr
 8000c84:	f04f 0000 	mov.w	r0, #0
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop

08000c8c <__aeabi_uldivmod>:
 8000c8c:	b953      	cbnz	r3, 8000ca4 <__aeabi_uldivmod+0x18>
 8000c8e:	b94a      	cbnz	r2, 8000ca4 <__aeabi_uldivmod+0x18>
 8000c90:	2900      	cmp	r1, #0
 8000c92:	bf08      	it	eq
 8000c94:	2800      	cmpeq	r0, #0
 8000c96:	bf1c      	itt	ne
 8000c98:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c9c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ca0:	f000 b83c 	b.w	8000d1c <__aeabi_idiv0>
 8000ca4:	b082      	sub	sp, #8
 8000ca6:	46ec      	mov	ip, sp
 8000ca8:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000cac:	f000 f81e 	bl	8000cec <__gnu_uldivmod_helper>
 8000cb0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb4:	b002      	add	sp, #8
 8000cb6:	bc0c      	pop	{r2, r3}
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop

08000cbc <__gnu_ldivmod_helper>:
 8000cbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000cc0:	9c06      	ldr	r4, [sp, #24]
 8000cc2:	4615      	mov	r5, r2
 8000cc4:	4606      	mov	r6, r0
 8000cc6:	460f      	mov	r7, r1
 8000cc8:	4698      	mov	r8, r3
 8000cca:	f000 f829 	bl	8000d20 <__divdi3>
 8000cce:	fb05 f301 	mul.w	r3, r5, r1
 8000cd2:	fb00 3808 	mla	r8, r0, r8, r3
 8000cd6:	fba5 2300 	umull	r2, r3, r5, r0
 8000cda:	1ab2      	subs	r2, r6, r2
 8000cdc:	4443      	add	r3, r8
 8000cde:	eb67 0303 	sbc.w	r3, r7, r3
 8000ce2:	e9c4 2300 	strd	r2, r3, [r4]
 8000ce6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000cea:	bf00      	nop

08000cec <__gnu_uldivmod_helper>:
 8000cec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000cf0:	9c06      	ldr	r4, [sp, #24]
 8000cf2:	4690      	mov	r8, r2
 8000cf4:	4606      	mov	r6, r0
 8000cf6:	460f      	mov	r7, r1
 8000cf8:	461d      	mov	r5, r3
 8000cfa:	f000 f95f 	bl	8000fbc <__udivdi3>
 8000cfe:	fb00 f505 	mul.w	r5, r0, r5
 8000d02:	fba0 2308 	umull	r2, r3, r0, r8
 8000d06:	fb08 5501 	mla	r5, r8, r1, r5
 8000d0a:	1ab2      	subs	r2, r6, r2
 8000d0c:	442b      	add	r3, r5
 8000d0e:	eb67 0303 	sbc.w	r3, r7, r3
 8000d12:	e9c4 2300 	strd	r2, r3, [r4]
 8000d16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000d1a:	bf00      	nop

08000d1c <__aeabi_idiv0>:
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop

08000d20 <__divdi3>:
 8000d20:	2900      	cmp	r1, #0
 8000d22:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000d26:	f2c0 80a6 	blt.w	8000e76 <__divdi3+0x156>
 8000d2a:	2600      	movs	r6, #0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	f2c0 809c 	blt.w	8000e6a <__divdi3+0x14a>
 8000d32:	4688      	mov	r8, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	469e      	mov	lr, r3
 8000d38:	4615      	mov	r5, r2
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	460f      	mov	r7, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d13d      	bne.n	8000dbe <__divdi3+0x9e>
 8000d42:	428a      	cmp	r2, r1
 8000d44:	d959      	bls.n	8000dfa <__divdi3+0xda>
 8000d46:	fab2 f382 	clz	r3, r2
 8000d4a:	b13b      	cbz	r3, 8000d5c <__divdi3+0x3c>
 8000d4c:	f1c3 0220 	rsb	r2, r3, #32
 8000d50:	409f      	lsls	r7, r3
 8000d52:	fa20 f202 	lsr.w	r2, r0, r2
 8000d56:	409d      	lsls	r5, r3
 8000d58:	4317      	orrs	r7, r2
 8000d5a:	409c      	lsls	r4, r3
 8000d5c:	0c29      	lsrs	r1, r5, #16
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fbb7 fef1 	udiv	lr, r7, r1
 8000d64:	b2a8      	uxth	r0, r5
 8000d66:	fb01 771e 	mls	r7, r1, lr, r7
 8000d6a:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 8000d6e:	fb00 f30e 	mul.w	r3, r0, lr
 8000d72:	42bb      	cmp	r3, r7
 8000d74:	d90a      	bls.n	8000d8c <__divdi3+0x6c>
 8000d76:	197f      	adds	r7, r7, r5
 8000d78:	f10e 32ff 	add.w	r2, lr, #4294967295	; 0xffffffff
 8000d7c:	f080 8105 	bcs.w	8000f8a <__divdi3+0x26a>
 8000d80:	42bb      	cmp	r3, r7
 8000d82:	f240 8102 	bls.w	8000f8a <__divdi3+0x26a>
 8000d86:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8a:	442f      	add	r7, r5
 8000d8c:	1aff      	subs	r7, r7, r3
 8000d8e:	b2a4      	uxth	r4, r4
 8000d90:	fbb7 f3f1 	udiv	r3, r7, r1
 8000d94:	fb01 7713 	mls	r7, r1, r3, r7
 8000d98:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8000d9c:	fb00 f003 	mul.w	r0, r0, r3
 8000da0:	42b8      	cmp	r0, r7
 8000da2:	d908      	bls.n	8000db6 <__divdi3+0x96>
 8000da4:	197f      	adds	r7, r7, r5
 8000da6:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8000daa:	f080 80f0 	bcs.w	8000f8e <__divdi3+0x26e>
 8000dae:	42b8      	cmp	r0, r7
 8000db0:	f240 80ed 	bls.w	8000f8e <__divdi3+0x26e>
 8000db4:	3b02      	subs	r3, #2
 8000db6:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000dba:	2200      	movs	r2, #0
 8000dbc:	e003      	b.n	8000dc6 <__divdi3+0xa6>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d90f      	bls.n	8000de2 <__divdi3+0xc2>
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	4613      	mov	r3, r2
 8000dc6:	1c34      	adds	r4, r6, #0
 8000dc8:	bf18      	it	ne
 8000dca:	2401      	movne	r4, #1
 8000dcc:	4260      	negs	r0, r4
 8000dce:	f04f 0500 	mov.w	r5, #0
 8000dd2:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
 8000dd6:	4058      	eors	r0, r3
 8000dd8:	4051      	eors	r1, r2
 8000dda:	1900      	adds	r0, r0, r4
 8000ddc:	4169      	adcs	r1, r5
 8000dde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000de2:	fab3 f283 	clz	r2, r3
 8000de6:	2a00      	cmp	r2, #0
 8000de8:	f040 8086 	bne.w	8000ef8 <__divdi3+0x1d8>
 8000dec:	428b      	cmp	r3, r1
 8000dee:	d302      	bcc.n	8000df6 <__divdi3+0xd6>
 8000df0:	4584      	cmp	ip, r0
 8000df2:	f200 80db 	bhi.w	8000fac <__divdi3+0x28c>
 8000df6:	2301      	movs	r3, #1
 8000df8:	e7e5      	b.n	8000dc6 <__divdi3+0xa6>
 8000dfa:	b912      	cbnz	r2, 8000e02 <__divdi3+0xe2>
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	fbb3 f5f2 	udiv	r5, r3, r2
 8000e02:	fab5 f085 	clz	r0, r5
 8000e06:	2800      	cmp	r0, #0
 8000e08:	d13b      	bne.n	8000e82 <__divdi3+0x162>
 8000e0a:	1b78      	subs	r0, r7, r5
 8000e0c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e10:	fa1f fc85 	uxth.w	ip, r5
 8000e14:	2201      	movs	r2, #1
 8000e16:	fbb0 f8fe 	udiv	r8, r0, lr
 8000e1a:	0c21      	lsrs	r1, r4, #16
 8000e1c:	fb0e 0718 	mls	r7, lr, r8, r0
 8000e20:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 8000e24:	fb0c f308 	mul.w	r3, ip, r8
 8000e28:	42bb      	cmp	r3, r7
 8000e2a:	d907      	bls.n	8000e3c <__divdi3+0x11c>
 8000e2c:	197f      	adds	r7, r7, r5
 8000e2e:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
 8000e32:	d202      	bcs.n	8000e3a <__divdi3+0x11a>
 8000e34:	42bb      	cmp	r3, r7
 8000e36:	f200 80bd 	bhi.w	8000fb4 <__divdi3+0x294>
 8000e3a:	4688      	mov	r8, r1
 8000e3c:	1aff      	subs	r7, r7, r3
 8000e3e:	b2a4      	uxth	r4, r4
 8000e40:	fbb7 f3fe 	udiv	r3, r7, lr
 8000e44:	fb0e 7713 	mls	r7, lr, r3, r7
 8000e48:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8000e4c:	fb0c fc03 	mul.w	ip, ip, r3
 8000e50:	45bc      	cmp	ip, r7
 8000e52:	d907      	bls.n	8000e64 <__divdi3+0x144>
 8000e54:	197f      	adds	r7, r7, r5
 8000e56:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 8000e5a:	d202      	bcs.n	8000e62 <__divdi3+0x142>
 8000e5c:	45bc      	cmp	ip, r7
 8000e5e:	f200 80a7 	bhi.w	8000fb0 <__divdi3+0x290>
 8000e62:	460b      	mov	r3, r1
 8000e64:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e68:	e7ad      	b.n	8000dc6 <__divdi3+0xa6>
 8000e6a:	4252      	negs	r2, r2
 8000e6c:	ea6f 0606 	mvn.w	r6, r6
 8000e70:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e74:	e75d      	b.n	8000d32 <__divdi3+0x12>
 8000e76:	4240      	negs	r0, r0
 8000e78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e7c:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8000e80:	e754      	b.n	8000d2c <__divdi3+0xc>
 8000e82:	f1c0 0220 	rsb	r2, r0, #32
 8000e86:	fa24 f102 	lsr.w	r1, r4, r2
 8000e8a:	fa07 f300 	lsl.w	r3, r7, r0
 8000e8e:	4085      	lsls	r5, r0
 8000e90:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e94:	40d7      	lsrs	r7, r2
 8000e96:	4319      	orrs	r1, r3
 8000e98:	fbb7 f2fe 	udiv	r2, r7, lr
 8000e9c:	0c0b      	lsrs	r3, r1, #16
 8000e9e:	fb0e 7712 	mls	r7, lr, r2, r7
 8000ea2:	fa1f fc85 	uxth.w	ip, r5
 8000ea6:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8000eaa:	fb0c f702 	mul.w	r7, ip, r2
 8000eae:	429f      	cmp	r7, r3
 8000eb0:	fa04 f400 	lsl.w	r4, r4, r0
 8000eb4:	d907      	bls.n	8000ec6 <__divdi3+0x1a6>
 8000eb6:	195b      	adds	r3, r3, r5
 8000eb8:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
 8000ebc:	d274      	bcs.n	8000fa8 <__divdi3+0x288>
 8000ebe:	429f      	cmp	r7, r3
 8000ec0:	d972      	bls.n	8000fa8 <__divdi3+0x288>
 8000ec2:	3a02      	subs	r2, #2
 8000ec4:	442b      	add	r3, r5
 8000ec6:	1bdf      	subs	r7, r3, r7
 8000ec8:	b289      	uxth	r1, r1
 8000eca:	fbb7 f8fe 	udiv	r8, r7, lr
 8000ece:	fb0e 7318 	mls	r3, lr, r8, r7
 8000ed2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000ed6:	fb0c f708 	mul.w	r7, ip, r8
 8000eda:	429f      	cmp	r7, r3
 8000edc:	d908      	bls.n	8000ef0 <__divdi3+0x1d0>
 8000ede:	195b      	adds	r3, r3, r5
 8000ee0:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
 8000ee4:	d25c      	bcs.n	8000fa0 <__divdi3+0x280>
 8000ee6:	429f      	cmp	r7, r3
 8000ee8:	d95a      	bls.n	8000fa0 <__divdi3+0x280>
 8000eea:	f1a8 0802 	sub.w	r8, r8, #2
 8000eee:	442b      	add	r3, r5
 8000ef0:	1bd8      	subs	r0, r3, r7
 8000ef2:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
 8000ef6:	e78e      	b.n	8000e16 <__divdi3+0xf6>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa2c f103 	lsr.w	r1, ip, r3
 8000f00:	fa0e fe02 	lsl.w	lr, lr, r2
 8000f04:	fa20 f703 	lsr.w	r7, r0, r3
 8000f08:	ea41 0e0e 	orr.w	lr, r1, lr
 8000f0c:	fa08 f002 	lsl.w	r0, r8, r2
 8000f10:	fa28 f103 	lsr.w	r1, r8, r3
 8000f14:	ea4f 451e 	mov.w	r5, lr, lsr #16
 8000f18:	4338      	orrs	r0, r7
 8000f1a:	fbb1 f8f5 	udiv	r8, r1, r5
 8000f1e:	0c03      	lsrs	r3, r0, #16
 8000f20:	fb05 1118 	mls	r1, r5, r8, r1
 8000f24:	fa1f f78e 	uxth.w	r7, lr
 8000f28:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f2c:	fb07 f308 	mul.w	r3, r7, r8
 8000f30:	428b      	cmp	r3, r1
 8000f32:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f36:	d909      	bls.n	8000f4c <__divdi3+0x22c>
 8000f38:	eb11 010e 	adds.w	r1, r1, lr
 8000f3c:	f108 39ff 	add.w	r9, r8, #4294967295	; 0xffffffff
 8000f40:	d230      	bcs.n	8000fa4 <__divdi3+0x284>
 8000f42:	428b      	cmp	r3, r1
 8000f44:	d92e      	bls.n	8000fa4 <__divdi3+0x284>
 8000f46:	f1a8 0802 	sub.w	r8, r8, #2
 8000f4a:	4471      	add	r1, lr
 8000f4c:	1ac9      	subs	r1, r1, r3
 8000f4e:	b280      	uxth	r0, r0
 8000f50:	fbb1 f3f5 	udiv	r3, r1, r5
 8000f54:	fb05 1113 	mls	r1, r5, r3, r1
 8000f58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f5c:	fb07 f703 	mul.w	r7, r7, r3
 8000f60:	428f      	cmp	r7, r1
 8000f62:	d908      	bls.n	8000f76 <__divdi3+0x256>
 8000f64:	eb11 010e 	adds.w	r1, r1, lr
 8000f68:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
 8000f6c:	d216      	bcs.n	8000f9c <__divdi3+0x27c>
 8000f6e:	428f      	cmp	r7, r1
 8000f70:	d914      	bls.n	8000f9c <__divdi3+0x27c>
 8000f72:	3b02      	subs	r3, #2
 8000f74:	4471      	add	r1, lr
 8000f76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f7a:	1bc9      	subs	r1, r1, r7
 8000f7c:	fba3 890c 	umull	r8, r9, r3, ip
 8000f80:	4549      	cmp	r1, r9
 8000f82:	d309      	bcc.n	8000f98 <__divdi3+0x278>
 8000f84:	d005      	beq.n	8000f92 <__divdi3+0x272>
 8000f86:	2200      	movs	r2, #0
 8000f88:	e71d      	b.n	8000dc6 <__divdi3+0xa6>
 8000f8a:	4696      	mov	lr, r2
 8000f8c:	e6fe      	b.n	8000d8c <__divdi3+0x6c>
 8000f8e:	4613      	mov	r3, r2
 8000f90:	e711      	b.n	8000db6 <__divdi3+0x96>
 8000f92:	4094      	lsls	r4, r2
 8000f94:	4544      	cmp	r4, r8
 8000f96:	d2f6      	bcs.n	8000f86 <__divdi3+0x266>
 8000f98:	3b01      	subs	r3, #1
 8000f9a:	e7f4      	b.n	8000f86 <__divdi3+0x266>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	e7ea      	b.n	8000f76 <__divdi3+0x256>
 8000fa0:	4688      	mov	r8, r1
 8000fa2:	e7a5      	b.n	8000ef0 <__divdi3+0x1d0>
 8000fa4:	46c8      	mov	r8, r9
 8000fa6:	e7d1      	b.n	8000f4c <__divdi3+0x22c>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	e78c      	b.n	8000ec6 <__divdi3+0x1a6>
 8000fac:	4613      	mov	r3, r2
 8000fae:	e70a      	b.n	8000dc6 <__divdi3+0xa6>
 8000fb0:	3b02      	subs	r3, #2
 8000fb2:	e757      	b.n	8000e64 <__divdi3+0x144>
 8000fb4:	f1a8 0802 	sub.w	r8, r8, #2
 8000fb8:	442f      	add	r7, r5
 8000fba:	e73f      	b.n	8000e3c <__divdi3+0x11c>

08000fbc <__udivdi3>:
 8000fbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d144      	bne.n	800104e <__udivdi3+0x92>
 8000fc4:	428a      	cmp	r2, r1
 8000fc6:	4615      	mov	r5, r2
 8000fc8:	4604      	mov	r4, r0
 8000fca:	d94f      	bls.n	800106c <__udivdi3+0xb0>
 8000fcc:	fab2 f782 	clz	r7, r2
 8000fd0:	460e      	mov	r6, r1
 8000fd2:	b14f      	cbz	r7, 8000fe8 <__udivdi3+0x2c>
 8000fd4:	f1c7 0320 	rsb	r3, r7, #32
 8000fd8:	40b9      	lsls	r1, r7
 8000fda:	fa20 f603 	lsr.w	r6, r0, r3
 8000fde:	fa02 f507 	lsl.w	r5, r2, r7
 8000fe2:	430e      	orrs	r6, r1
 8000fe4:	fa00 f407 	lsl.w	r4, r0, r7
 8000fe8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000fec:	0c23      	lsrs	r3, r4, #16
 8000fee:	fbb6 f0fe 	udiv	r0, r6, lr
 8000ff2:	b2af      	uxth	r7, r5
 8000ff4:	fb0e 6110 	mls	r1, lr, r0, r6
 8000ff8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ffc:	fb07 f100 	mul.w	r1, r7, r0
 8001000:	4299      	cmp	r1, r3
 8001002:	d909      	bls.n	8001018 <__udivdi3+0x5c>
 8001004:	195b      	adds	r3, r3, r5
 8001006:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800100a:	f080 80ec 	bcs.w	80011e6 <__udivdi3+0x22a>
 800100e:	4299      	cmp	r1, r3
 8001010:	f240 80e9 	bls.w	80011e6 <__udivdi3+0x22a>
 8001014:	3802      	subs	r0, #2
 8001016:	442b      	add	r3, r5
 8001018:	1a5a      	subs	r2, r3, r1
 800101a:	b2a4      	uxth	r4, r4
 800101c:	fbb2 f3fe 	udiv	r3, r2, lr
 8001020:	fb0e 2213 	mls	r2, lr, r3, r2
 8001024:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 8001028:	fb07 f703 	mul.w	r7, r7, r3
 800102c:	4297      	cmp	r7, r2
 800102e:	d908      	bls.n	8001042 <__udivdi3+0x86>
 8001030:	1952      	adds	r2, r2, r5
 8001032:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 8001036:	f080 80d8 	bcs.w	80011ea <__udivdi3+0x22e>
 800103a:	4297      	cmp	r7, r2
 800103c:	f240 80d5 	bls.w	80011ea <__udivdi3+0x22e>
 8001040:	3b02      	subs	r3, #2
 8001042:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001046:	2600      	movs	r6, #0
 8001048:	4631      	mov	r1, r6
 800104a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800104e:	428b      	cmp	r3, r1
 8001050:	d847      	bhi.n	80010e2 <__udivdi3+0x126>
 8001052:	fab3 f683 	clz	r6, r3
 8001056:	2e00      	cmp	r6, #0
 8001058:	d148      	bne.n	80010ec <__udivdi3+0x130>
 800105a:	428b      	cmp	r3, r1
 800105c:	d302      	bcc.n	8001064 <__udivdi3+0xa8>
 800105e:	4282      	cmp	r2, r0
 8001060:	f200 80cd 	bhi.w	80011fe <__udivdi3+0x242>
 8001064:	2001      	movs	r0, #1
 8001066:	4631      	mov	r1, r6
 8001068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800106c:	b912      	cbnz	r2, 8001074 <__udivdi3+0xb8>
 800106e:	2501      	movs	r5, #1
 8001070:	fbb5 f5f2 	udiv	r5, r5, r2
 8001074:	fab5 f885 	clz	r8, r5
 8001078:	f1b8 0f00 	cmp.w	r8, #0
 800107c:	d177      	bne.n	800116e <__udivdi3+0x1b2>
 800107e:	1b4a      	subs	r2, r1, r5
 8001080:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8001084:	b2af      	uxth	r7, r5
 8001086:	2601      	movs	r6, #1
 8001088:	fbb2 f0fe 	udiv	r0, r2, lr
 800108c:	0c23      	lsrs	r3, r4, #16
 800108e:	fb0e 2110 	mls	r1, lr, r0, r2
 8001092:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8001096:	fb07 f300 	mul.w	r3, r7, r0
 800109a:	428b      	cmp	r3, r1
 800109c:	d907      	bls.n	80010ae <__udivdi3+0xf2>
 800109e:	1949      	adds	r1, r1, r5
 80010a0:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80010a4:	d202      	bcs.n	80010ac <__udivdi3+0xf0>
 80010a6:	428b      	cmp	r3, r1
 80010a8:	f200 80ba 	bhi.w	8001220 <__udivdi3+0x264>
 80010ac:	4610      	mov	r0, r2
 80010ae:	1ac9      	subs	r1, r1, r3
 80010b0:	b2a4      	uxth	r4, r4
 80010b2:	fbb1 f3fe 	udiv	r3, r1, lr
 80010b6:	fb0e 1113 	mls	r1, lr, r3, r1
 80010ba:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80010be:	fb07 f703 	mul.w	r7, r7, r3
 80010c2:	42a7      	cmp	r7, r4
 80010c4:	d908      	bls.n	80010d8 <__udivdi3+0x11c>
 80010c6:	1964      	adds	r4, r4, r5
 80010c8:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 80010cc:	f080 808f 	bcs.w	80011ee <__udivdi3+0x232>
 80010d0:	42a7      	cmp	r7, r4
 80010d2:	f240 808c 	bls.w	80011ee <__udivdi3+0x232>
 80010d6:	3b02      	subs	r3, #2
 80010d8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80010dc:	4631      	mov	r1, r6
 80010de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80010e2:	2600      	movs	r6, #0
 80010e4:	4630      	mov	r0, r6
 80010e6:	4631      	mov	r1, r6
 80010e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80010ec:	f1c6 0420 	rsb	r4, r6, #32
 80010f0:	fa22 f504 	lsr.w	r5, r2, r4
 80010f4:	40b3      	lsls	r3, r6
 80010f6:	432b      	orrs	r3, r5
 80010f8:	fa20 fc04 	lsr.w	ip, r0, r4
 80010fc:	fa01 f706 	lsl.w	r7, r1, r6
 8001100:	fa21 f504 	lsr.w	r5, r1, r4
 8001104:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8001108:	ea4c 0707 	orr.w	r7, ip, r7
 800110c:	fbb5 f8fe 	udiv	r8, r5, lr
 8001110:	0c39      	lsrs	r1, r7, #16
 8001112:	fb0e 5518 	mls	r5, lr, r8, r5
 8001116:	fa1f fc83 	uxth.w	ip, r3
 800111a:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 800111e:	fb0c f108 	mul.w	r1, ip, r8
 8001122:	42a9      	cmp	r1, r5
 8001124:	fa02 f206 	lsl.w	r2, r2, r6
 8001128:	d904      	bls.n	8001134 <__udivdi3+0x178>
 800112a:	18ed      	adds	r5, r5, r3
 800112c:	f108 34ff 	add.w	r4, r8, #4294967295	; 0xffffffff
 8001130:	d367      	bcc.n	8001202 <__udivdi3+0x246>
 8001132:	46a0      	mov	r8, r4
 8001134:	1a6d      	subs	r5, r5, r1
 8001136:	b2bf      	uxth	r7, r7
 8001138:	fbb5 f4fe 	udiv	r4, r5, lr
 800113c:	fb0e 5514 	mls	r5, lr, r4, r5
 8001140:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
 8001144:	fb0c fc04 	mul.w	ip, ip, r4
 8001148:	458c      	cmp	ip, r1
 800114a:	d904      	bls.n	8001156 <__udivdi3+0x19a>
 800114c:	18c9      	adds	r1, r1, r3
 800114e:	f104 35ff 	add.w	r5, r4, #4294967295	; 0xffffffff
 8001152:	d35c      	bcc.n	800120e <__udivdi3+0x252>
 8001154:	462c      	mov	r4, r5
 8001156:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800115a:	ebcc 0101 	rsb	r1, ip, r1
 800115e:	fba4 2302 	umull	r2, r3, r4, r2
 8001162:	4299      	cmp	r1, r3
 8001164:	d348      	bcc.n	80011f8 <__udivdi3+0x23c>
 8001166:	d044      	beq.n	80011f2 <__udivdi3+0x236>
 8001168:	4620      	mov	r0, r4
 800116a:	2600      	movs	r6, #0
 800116c:	e76c      	b.n	8001048 <__udivdi3+0x8c>
 800116e:	f1c8 0420 	rsb	r4, r8, #32
 8001172:	fa01 f308 	lsl.w	r3, r1, r8
 8001176:	fa05 f508 	lsl.w	r5, r5, r8
 800117a:	fa20 f704 	lsr.w	r7, r0, r4
 800117e:	40e1      	lsrs	r1, r4
 8001180:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8001184:	431f      	orrs	r7, r3
 8001186:	fbb1 f6fe 	udiv	r6, r1, lr
 800118a:	0c3a      	lsrs	r2, r7, #16
 800118c:	fb0e 1116 	mls	r1, lr, r6, r1
 8001190:	fa1f fc85 	uxth.w	ip, r5
 8001194:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
 8001198:	fb0c f206 	mul.w	r2, ip, r6
 800119c:	429a      	cmp	r2, r3
 800119e:	fa00 f408 	lsl.w	r4, r0, r8
 80011a2:	d907      	bls.n	80011b4 <__udivdi3+0x1f8>
 80011a4:	195b      	adds	r3, r3, r5
 80011a6:	f106 31ff 	add.w	r1, r6, #4294967295	; 0xffffffff
 80011aa:	d237      	bcs.n	800121c <__udivdi3+0x260>
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d935      	bls.n	800121c <__udivdi3+0x260>
 80011b0:	3e02      	subs	r6, #2
 80011b2:	442b      	add	r3, r5
 80011b4:	1a9b      	subs	r3, r3, r2
 80011b6:	b2bf      	uxth	r7, r7
 80011b8:	fbb3 f0fe 	udiv	r0, r3, lr
 80011bc:	fb0e 3310 	mls	r3, lr, r0, r3
 80011c0:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 80011c4:	fb0c f100 	mul.w	r1, ip, r0
 80011c8:	4299      	cmp	r1, r3
 80011ca:	d907      	bls.n	80011dc <__udivdi3+0x220>
 80011cc:	195b      	adds	r3, r3, r5
 80011ce:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80011d2:	d221      	bcs.n	8001218 <__udivdi3+0x25c>
 80011d4:	4299      	cmp	r1, r3
 80011d6:	d91f      	bls.n	8001218 <__udivdi3+0x25c>
 80011d8:	3802      	subs	r0, #2
 80011da:	442b      	add	r3, r5
 80011dc:	1a5a      	subs	r2, r3, r1
 80011de:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80011e2:	4667      	mov	r7, ip
 80011e4:	e750      	b.n	8001088 <__udivdi3+0xcc>
 80011e6:	4610      	mov	r0, r2
 80011e8:	e716      	b.n	8001018 <__udivdi3+0x5c>
 80011ea:	460b      	mov	r3, r1
 80011ec:	e729      	b.n	8001042 <__udivdi3+0x86>
 80011ee:	4613      	mov	r3, r2
 80011f0:	e772      	b.n	80010d8 <__udivdi3+0x11c>
 80011f2:	40b0      	lsls	r0, r6
 80011f4:	4290      	cmp	r0, r2
 80011f6:	d2b7      	bcs.n	8001168 <__udivdi3+0x1ac>
 80011f8:	1e60      	subs	r0, r4, #1
 80011fa:	2600      	movs	r6, #0
 80011fc:	e724      	b.n	8001048 <__udivdi3+0x8c>
 80011fe:	4630      	mov	r0, r6
 8001200:	e722      	b.n	8001048 <__udivdi3+0x8c>
 8001202:	42a9      	cmp	r1, r5
 8001204:	d995      	bls.n	8001132 <__udivdi3+0x176>
 8001206:	f1a8 0802 	sub.w	r8, r8, #2
 800120a:	441d      	add	r5, r3
 800120c:	e792      	b.n	8001134 <__udivdi3+0x178>
 800120e:	458c      	cmp	ip, r1
 8001210:	d9a0      	bls.n	8001154 <__udivdi3+0x198>
 8001212:	3c02      	subs	r4, #2
 8001214:	4419      	add	r1, r3
 8001216:	e79e      	b.n	8001156 <__udivdi3+0x19a>
 8001218:	4610      	mov	r0, r2
 800121a:	e7df      	b.n	80011dc <__udivdi3+0x220>
 800121c:	460e      	mov	r6, r1
 800121e:	e7c9      	b.n	80011b4 <__udivdi3+0x1f8>
 8001220:	3802      	subs	r0, #2
 8001222:	4429      	add	r1, r5
 8001224:	e743      	b.n	80010ae <__udivdi3+0xf2>
 8001226:	bf00      	nop

08001228 <CmdLED>:
{
    HAL_IncTick();
}

void CmdLED(int mode)
{
 8001228:	b507      	push	{r0, r1, r2, lr}
  uint32_t led,val;
  int rc;
  if(mode != CMD_INTERACTIVE) {
 800122a:	b9f8      	cbnz	r0, 800126c <CmdLED+0x44>
    return;
  }

  rc = fetch_uint32_arg(&led);
 800122c:	4668      	mov	r0, sp
 800122e:	f000 fb67 	bl	8001900 <fetch_uint32_arg>
  if(rc) {
 8001232:	b108      	cbz	r0, 8001238 <CmdLED+0x10>
    printf("Missing LED index\n");
 8001234:	480f      	ldr	r0, [pc, #60]	; (8001274 <CmdLED+0x4c>)
 8001236:	e004      	b.n	8001242 <CmdLED+0x1a>
    return;
  }
    
  rc = fetch_uint32_arg(&val);
 8001238:	a801      	add	r0, sp, #4
 800123a:	f000 fb61 	bl	8001900 <fetch_uint32_arg>
  if(rc) {
 800123e:	b118      	cbz	r0, 8001248 <CmdLED+0x20>
    printf("Missing state value, 0 for Off, 1 for On\n");
 8001240:	480d      	ldr	r0, [pc, #52]	; (8001278 <CmdLED+0x50>)
 8001242:	f004 fe67 	bl	8005f14 <puts>
    return;
 8001246:	e011      	b.n	800126c <CmdLED+0x44>
  }
  
  if((led < 3) || (led > 10)) {
 8001248:	9900      	ldr	r1, [sp, #0]
 800124a:	1ecb      	subs	r3, r1, #3
 800124c:	2b07      	cmp	r3, #7
 800124e:	d903      	bls.n	8001258 <CmdLED+0x30>
    printf("Led index of %u is out of the range (3..10)\n",
 8001250:	480a      	ldr	r0, [pc, #40]	; (800127c <CmdLED+0x54>)
 8001252:	f004 fe0f 	bl	8005e74 <printf>
	   (unsigned int)led);
    return;
 8001256:	e009      	b.n	800126c <CmdLED+0x44>
 8001258:	4a09      	ldr	r2, [pc, #36]	; (8001280 <CmdLED+0x58>)
  }

  led -= 3;
  if(val) {
 800125a:	9901      	ldr	r1, [sp, #4]
    printf("Led index of %u is out of the range (3..10)\n",
	   (unsigned int)led);
    return;
  }

  led -= 3;
 800125c:	9300      	str	r3, [sp, #0]
  if(val) {
    BSP_LED_On(LEDs[led]);
 800125e:	5cd0      	ldrb	r0, [r2, r3]
	   (unsigned int)led);
    return;
  }

  led -= 3;
  if(val) {
 8001260:	b111      	cbz	r1, 8001268 <CmdLED+0x40>
    BSP_LED_On(LEDs[led]);
 8001262:	f004 f935 	bl	80054d0 <BSP_LED_On>
 8001266:	e001      	b.n	800126c <CmdLED+0x44>
  } else {
    BSP_LED_Off(LEDs[led]);
 8001268:	f004 f940 	bl	80054ec <BSP_LED_Off>
  }

} 
 800126c:	b003      	add	sp, #12
 800126e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001272:	bf00      	nop
 8001274:	0800a788 	.word	0x0800a788
 8001278:	0800a79a 	.word	0x0800a79a
 800127c:	0800a7c3 	.word	0x0800a7c3
 8001280:	0800a956 	.word	0x0800a956

08001284 <CmdAccel>:

ADD_CMD("led",CmdLED,"<index> <state> Turn off/on LED")

void CmdAccel(int mode)
{
 8001284:	b507      	push	{r0, r1, r2, lr}
  int16_t xyz[3];

  if(mode != CMD_INTERACTIVE) {
 8001286:	b958      	cbnz	r0, 80012a0 <CmdAccel+0x1c>
    return;
  }

  BSP_ACCELERO_GetXYZ(xyz);
 8001288:	4668      	mov	r0, sp
 800128a:	f004 fab5 	bl	80057f8 <BSP_ACCELERO_GetXYZ>

  printf("Accelerometer returns:\n"
 800128e:	4806      	ldr	r0, [pc, #24]	; (80012a8 <CmdAccel+0x24>)
 8001290:	f9bd 1000 	ldrsh.w	r1, [sp]
 8001294:	f9bd 2002 	ldrsh.w	r2, [sp, #2]
 8001298:	f9bd 3004 	ldrsh.w	r3, [sp, #4]
 800129c:	f004 fdea 	bl	8005e74 <printf>
	 "   Y: %d\n"
	 "   Z: %d\n",
	 xyz[0],xyz[1],xyz[2]);


}
 80012a0:	b003      	add	sp, #12
 80012a2:	f85d fb04 	ldr.w	pc, [sp], #4
 80012a6:	bf00      	nop
 80012a8:	0800a7f0 	.word	0x0800a7f0

080012ac <CmdGyro>:

ADD_CMD("accel", CmdAccel,"                Read Accelerometer");

void CmdGyro(int mode)
{
 80012ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  float xyz[3];

  if(mode != CMD_INTERACTIVE) {
 80012ae:	b9f8      	cbnz	r0, 80012f0 <CmdGyro+0x44>
    return;
  }

  BSP_GYRO_GetXYZ(xyz);
 80012b0:	a801      	add	r0, sp, #4
 80012b2:	f004 facb 	bl	800584c <BSP_GYRO_GetXYZ>

  printf("Gyroscope returns:\n"
	 "   X: %d\n"
	 "   Y: %d\n"
	 "   Z: %d\n",
	 (int)(xyz[0]*256),
 80012b6:	ed9f 6a10 	vldr	s12, [pc, #64]	; 80012f8 <CmdGyro+0x4c>
 80012ba:	eddd 6a01 	vldr	s13, [sp, #4]
	 (int)(xyz[1]*256),
 80012be:	ed9d 7a02 	vldr	s14, [sp, #8]
	 (int)(xyz[2]*256));
 80012c2:	eddd 7a03 	vldr	s15, [sp, #12]
    return;
  }

  BSP_GYRO_GetXYZ(xyz);

  printf("Gyroscope returns:\n"
 80012c6:	480d      	ldr	r0, [pc, #52]	; (80012fc <CmdGyro+0x50>)
	 "   X: %d\n"
	 "   Y: %d\n"
	 "   Z: %d\n",
	 (int)(xyz[0]*256),
 80012c8:	ee66 6a86 	vmul.f32	s13, s13, s12
	 (int)(xyz[1]*256),
 80012cc:	ee27 7a06 	vmul.f32	s14, s14, s12
	 (int)(xyz[2]*256));
 80012d0:	ee67 7a86 	vmul.f32	s15, s15, s12
    return;
  }

  BSP_GYRO_GetXYZ(xyz);

  printf("Gyroscope returns:\n"
 80012d4:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 80012d8:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80012dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012e0:	ee16 1a90 	vmov	r1, s13
 80012e4:	ee17 2a10 	vmov	r2, s14
 80012e8:	ee17 3a90 	vmov	r3, s15
 80012ec:	f004 fdc2 	bl	8005e74 <printf>
	 "   Y: %d\n"
	 "   Z: %d\n",
	 (int)(xyz[0]*256),
	 (int)(xyz[1]*256),
	 (int)(xyz[2]*256));
}
 80012f0:	b005      	add	sp, #20
 80012f2:	f85d fb04 	ldr.w	pc, [sp], #4
 80012f6:	bf00      	nop
 80012f8:	43800000 	.word	0x43800000
 80012fc:	0800a823 	.word	0x0800a823

08001300 <CmdButton>:

ADD_CMD("gyro", CmdGyro,"                Read Gyroscope");

void CmdButton(int mode)
{
 8001300:	b508      	push	{r3, lr}
  uint32_t button;

  if(mode != CMD_INTERACTIVE) {
 8001302:	b958      	cbnz	r0, 800131c <CmdButton+0x1c>
    return;
  }

  button = BSP_PB_GetState(BUTTON_USER);
 8001304:	f004 f948 	bl	8005598 <BSP_PB_GetState>
  
  printf("Button is currently: %s\n",
 8001308:	4b05      	ldr	r3, [pc, #20]	; (8001320 <CmdButton+0x20>)
 800130a:	4906      	ldr	r1, [pc, #24]	; (8001324 <CmdButton+0x24>)
 800130c:	2800      	cmp	r0, #0
 800130e:	bf18      	it	ne
 8001310:	4619      	movne	r1, r3
 8001312:	4805      	ldr	r0, [pc, #20]	; (8001328 <CmdButton+0x28>)
	 button ? "Pressed" : "Released");

  return;
}
 8001314:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    return;
  }

  button = BSP_PB_GetState(BUTTON_USER);
  
  printf("Button is currently: %s\n",
 8001318:	f004 bdac 	b.w	8005e74 <printf>
 800131c:	bd08      	pop	{r3, pc}
 800131e:	bf00      	nop
 8001320:	0800a852 	.word	0x0800a852
 8001324:	0800a85a 	.word	0x0800a85a
 8001328:	0800a863 	.word	0x0800a863

0800132c <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 800132c:	b508      	push	{r3, lr}
  BSP_LED_On(LED6);
 800132e:	2003      	movs	r0, #3
 8001330:	f004 f8ce 	bl	80054d0 <BSP_LED_On>
  /* Infinite loop */
  while(1)
  {
  }
 8001334:	e7fe      	b.n	8001334 <Error_Handler+0x8>
	...

08001338 <main>:

/* Private function prototypes -----------------------------------------------*/
static void SystemClock_Config(void);

int main(int argc, char **argv)
{
 8001338:	b510      	push	{r4, lr}
 800133a:	b090      	sub	sp, #64	; 0x40
{
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800133c:	2301      	movs	r3, #1
 800133e:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001340:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001342:	2300      	movs	r3, #0
 8001344:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001346:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800134a:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800134c:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct)!= HAL_OK)
 800134e:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001350:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001354:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001356:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct)!= HAL_OK)
 8001358:	f000 ff60 	bl	800221c <HAL_RCC_OscConfig>
 800135c:	bb10      	cbnz	r0, 80013a4 <main+0x6c>
    Error_Handler();
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800135e:	230f      	movs	r3, #15
 8001360:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001362:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;  
 8001364:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001368:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2)!= HAL_OK)
 800136a:	4621      	mov	r1, r4
 800136c:	a801      	add	r0, sp, #4
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800136e:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;  
 8001370:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2)!= HAL_OK)
 8001372:	f001 fa3d 	bl	80027f0 <HAL_RCC_ClockConfig>
 8001376:	4604      	mov	r4, r0
 8001378:	b9a0      	cbnz	r0, 80013a4 <main+0x6c>
  uint32_t i;
  uint8_t accelRc, gyroRc;
  /* Configure the system clock */
  SystemClock_Config();

  HAL_Init();
 800137a:	f001 fc05 	bl	8002b88 <HAL_Init>

  /* Start the Watchdog */


  TerminalInit();  /* Initialize UART and USB */
 800137e:	f000 fbf7 	bl	8001b70 <TerminalInit>
  /* Configure the LEDs... */
  for(i=0; i<numLEDs; i++) {
    BSP_LED_Init(LEDs[i]);
 8001382:	4b0e      	ldr	r3, [pc, #56]	; (80013bc <main+0x84>)
 8001384:	5d18      	ldrb	r0, [r3, r4]
  /* Start the Watchdog */


  TerminalInit();  /* Initialize UART and USB */
  /* Configure the LEDs... */
  for(i=0; i<numLEDs; i++) {
 8001386:	3401      	adds	r4, #1
    BSP_LED_Init(LEDs[i]);
 8001388:	f004 f86e 	bl	8005468 <BSP_LED_Init>
  /* Start the Watchdog */


  TerminalInit();  /* Initialize UART and USB */
  /* Configure the LEDs... */
  for(i=0; i<numLEDs; i++) {
 800138c:	2c08      	cmp	r4, #8
 800138e:	d1f8      	bne.n	8001382 <main+0x4a>
    BSP_LED_Init(LEDs[i]);
  }

  /* Initialize the pushbutton */
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 8001390:	2000      	movs	r0, #0
 8001392:	4601      	mov	r1, r0
 8001394:	f004 f8c6 	bl	8005524 <BSP_PB_Init>

  /* Initialize the Accelerometer */
  accelRc = BSP_ACCELERO_Init();
 8001398:	f004 fa16 	bl	80057c8 <BSP_ACCELERO_Init>
  if(accelRc != ACCELERO_OK) {
 800139c:	b120      	cbz	r0, 80013a8 <main+0x70>
    printf("Failed to initialize acceleromter\n");
 800139e:	4808      	ldr	r0, [pc, #32]	; (80013c0 <main+0x88>)
 80013a0:	f004 fdb8 	bl	8005f14 <puts>
    Error_Handler();
 80013a4:	f7ff ffc2 	bl	800132c <Error_Handler>
  }

  /* Initialize the Gyroscope */
  gyroRc = BSP_GYRO_Init();
 80013a8:	f004 fa2e 	bl	8005808 <BSP_GYRO_Init>
  if(gyroRc != GYRO_OK) {
 80013ac:	b108      	cbz	r0, 80013b2 <main+0x7a>
    printf("Failed to initialize Gyroscope\n");
 80013ae:	4805      	ldr	r0, [pc, #20]	; (80013c4 <main+0x8c>)
 80013b0:	e7f6      	b.n	80013a0 <main+0x68>
    Error_Handler();
  }

  while(1) 
  {
    TaskInput();
 80013b2:	f000 fa0f 	bl	80017d4 <TaskInput>
   taskCounter();
 80013b6:	f000 f829 	bl	800140c <taskCounter>
  }
 80013ba:	e7fa      	b.n	80013b2 <main+0x7a>
 80013bc:	0800a956 	.word	0x0800a956
 80013c0:	0800a87c 	.word	0x0800a87c
 80013c4:	0800a89e 	.word	0x0800a89e

080013c8 <SysTick_Handler>:
  }
}

void SysTick_Handler(void)
{
    HAL_IncTick();
 80013c8:	f001 bbf0 	b.w	8002bac <HAL_IncTick>

080013cc <CmdTest>:
int mytest( int x );

void CmdTest(int action)
{

  if(action==CMD_SHORT_HELP) return;
 80013cc:	2801      	cmp	r0, #1
#include "common.h"

int mytest( int x );

void CmdTest(int action)
{
 80013ce:	b508      	push	{r3, lr}

  if(action==CMD_SHORT_HELP) return;
 80013d0:	d00f      	beq.n	80013f2 <CmdTest+0x26>
  if(action==CMD_LONG_HELP) {
 80013d2:	2802      	cmp	r0, #2
 80013d4:	d104      	bne.n	80013e0 <CmdTest+0x14>
    printf("testasm\n\n"
 80013d6:	4807      	ldr	r0, [pc, #28]	; (80013f4 <CmdTest+0x28>)
	   );

    return;
  }
  printf("ret val = %d\n", mytest( 77  ) );
}
 80013d8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void CmdTest(int action)
{

  if(action==CMD_SHORT_HELP) return;
  if(action==CMD_LONG_HELP) {
    printf("testasm\n\n"
 80013dc:	f004 bd9a 	b.w	8005f14 <puts>
	   "This command tests the C to assembler interface\n"
	   );

    return;
  }
  printf("ret val = %d\n", mytest( 77  ) );
 80013e0:	204d      	movs	r0, #77	; 0x4d
 80013e2:	f7fe ff23 	bl	800022c <mytest>
}
 80013e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	   "This command tests the C to assembler interface\n"
	   );

    return;
  }
  printf("ret val = %d\n", mytest( 77  ) );
 80013ea:	4601      	mov	r1, r0
 80013ec:	4802      	ldr	r0, [pc, #8]	; (80013f8 <CmdTest+0x2c>)
 80013ee:	f004 bd41 	b.w	8005e74 <printf>
 80013f2:	bd08      	pop	{r3, pc}
 80013f4:	0800a95e 	.word	0x0800a95e
 80013f8:	0800a997 	.word	0x0800a997

080013fc <CmdCount>:

static uint32_t counter;

void CmdCount(int mode)
{
if(mode != CMD_INTERACTIVE)
 80013fc:	b910      	cbnz	r0, 8001404 <CmdCount+0x8>
 {
    return;
  }
  fetch_uint32_arg(&counter);
 80013fe:	4802      	ldr	r0, [pc, #8]	; (8001408 <CmdCount+0xc>)
 8001400:	f000 ba7e 	b.w	8001900 <fetch_uint32_arg>
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	20000ab8 	.word	0x20000ab8

0800140c <taskCounter>:
}

ADD_CMD("count",CmdCount,"             Taking the value");

void taskCounter(void)
  {
 800140c:	b510      	push	{r4, lr}
   if(counter != 0)
 800140e:	4c05      	ldr	r4, [pc, #20]	; (8001424 <taskCounter+0x18>)
 8001410:	6821      	ldr	r1, [r4, #0]
 8001412:	b129      	cbz	r1, 8001420 <taskCounter+0x14>
   {
    printf("The Counter is :%u\n",(unsigned)counter);
 8001414:	4804      	ldr	r0, [pc, #16]	; (8001428 <taskCounter+0x1c>)
 8001416:	f004 fd2d 	bl	8005e74 <printf>
    counter--;
 800141a:	6823      	ldr	r3, [r4, #0]
 800141c:	3b01      	subs	r3, #1
 800141e:	6023      	str	r3, [r4, #0]
 8001420:	bd10      	pop	{r4, pc}
 8001422:	bf00      	nop
 8001424:	20000ab8 	.word	0x20000ab8
 8001428:	0800a9bb 	.word	0x0800a9bb

0800142c <TaskNull>:

static void TaskNull(void * data)
{
 while(1)
 {
 }
 800142c:	e7fe      	b.n	800142c <TaskNull>
	...

08001430 <TaskInit>:
}

void TaskInit(void)
{
 8001430:	2300      	movs	r3, #0
 for(int i = 0; i<MAX_TASKS; i++)
 {
  tasks[i].f = NULL;
 8001432:	4907      	ldr	r1, [pc, #28]	; (8001450 <TaskInit+0x20>)
 8001434:	2200      	movs	r2, #0
 8001436:	1858      	adds	r0, r3, r1
 8001438:	505a      	str	r2, [r3, r1]
 800143a:	3338      	adds	r3, #56	; 0x38
 }
}

void TaskInit(void)
{
 for(int i = 0; i<MAX_TASKS; i++)
 800143c:	f5b3 7f0c 	cmp.w	r3, #560	; 0x230
 {
  tasks[i].f = NULL;
  tasks[i].data = NULL;
 8001440:	6042      	str	r2, [r0, #4]
 }
}

void TaskInit(void)
{
 for(int i = 0; i<MAX_TASKS; i++)
 8001442:	d1f6      	bne.n	8001432 <TaskInit+0x2>
 {
  tasks[i].f = NULL;
  tasks[i].data = NULL;
 }
  tasks[0].f = TaskNull;
 8001444:	4b03      	ldr	r3, [pc, #12]	; (8001454 <TaskInit+0x24>)
 8001446:	600b      	str	r3, [r1, #0]
  tasks[0].data = NULL;
  currentTask = 0;
 8001448:	4b03      	ldr	r3, [pc, #12]	; (8001458 <TaskInit+0x28>)
 {
  tasks[i].f = NULL;
  tasks[i].data = NULL;
 }
  tasks[0].f = TaskNull;
  tasks[0].data = NULL;
 800144a:	604a      	str	r2, [r1, #4]
  currentTask = 0;
 800144c:	601a      	str	r2, [r3, #0]
 800144e:	4770      	bx	lr
 8001450:	20000efc 	.word	0x20000efc
 8001454:	0800142d 	.word	0x0800142d
 8001458:	2000112c 	.word	0x2000112c

0800145c <TaskKill>:


int32_t TaskKill(int32_t id)
{

  if((id < 0) || (id >= MAX_TASKS))
 800145c:	2809      	cmp	r0, #9
  currentTask = 0;
}


int32_t TaskKill(int32_t id)
{
 800145e:	b510      	push	{r4, lr}

  if((id < 0) || (id >= MAX_TASKS))
 8001460:	d903      	bls.n	800146a <TaskKill+0xe>
  {
   printf("Out of Range\n");
 8001462:	480a      	ldr	r0, [pc, #40]	; (800148c <TaskKill+0x30>)
 8001464:	f004 fd56 	bl	8005f14 <puts>
 8001468:	e008      	b.n	800147c <TaskKill+0x20>
   return -1;
  }

  if(tasks[id].f == NULL)
 800146a:	2338      	movs	r3, #56	; 0x38
 800146c:	4a08      	ldr	r2, [pc, #32]	; (8001490 <TaskKill+0x34>)
 800146e:	4343      	muls	r3, r0
 8001470:	18d4      	adds	r4, r2, r3
 8001472:	58d1      	ldr	r1, [r2, r3]
 8001474:	b929      	cbnz	r1, 8001482 <TaskKill+0x26>
  {
   printf("\n ALREADY DEAD");
 8001476:	4807      	ldr	r0, [pc, #28]	; (8001494 <TaskKill+0x38>)
 8001478:	f004 fcfc 	bl	8005e74 <printf>
   return -1;
 800147c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001480:	bd10      	pop	{r4, pc}
  }


  tasks[id].f    = NULL;
 8001482:	2100      	movs	r1, #0
 8001484:	50d1      	str	r1, [r2, r3]
  tasks[id].data = NULL;
 8001486:	6061      	str	r1, [r4, #4]
  return id;
}
 8001488:	bd10      	pop	{r4, pc}
 800148a:	bf00      	nop
 800148c:	0800a9f3 	.word	0x0800a9f3
 8001490:	20000efc 	.word	0x20000efc
 8001494:	0800aa00 	.word	0x0800aa00

08001498 <TaskAdd>:
TaskSwitcher();
}


int32_t TaskAdd(void (*f)(void *data), void *data)
{
 8001498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800149c:	4d15      	ldr	r5, [pc, #84]	; (80014f4 <TaskAdd+0x5c>)
 800149e:	4e16      	ldr	r6, [pc, #88]	; (80014f8 <TaskAdd+0x60>)
 80014a0:	4607      	mov	r7, r0
 80014a2:	4688      	mov	r8, r1
 
 for(int i=0; i<MAX_TASKS; i++) 
 80014a4:	2400      	movs	r4, #0
 {
 memset(&(tasks[i].pcb),0,sizeof(tasks[i].pcb));
 80014a6:	4628      	mov	r0, r5
 80014a8:	2100      	movs	r1, #0
 80014aa:	222c      	movs	r2, #44	; 0x2c
 80014ac:	f004 fc94 	bl	8005dd8 <memset>
 tasks[i].pcb.sp =(uint32_t)(&(stacks[i][TASK_STACK_SIZE-4]));            //Initialize the stack pointer
 tasks[i].pcb.fp =(uint32_t)(&(stacks[i][TASK_STACK_SIZE-4]));            //Initialize the frame pointer
 tasks[i].pcb.lr =(uint32_t)TaskShell;                                    //Initialize the link register
 80014b0:	4b12      	ldr	r3, [pc, #72]	; (80014fc <TaskAdd+0x64>)
 80014b2:	626b      	str	r3, [r5, #36]	; 0x24
 /* Put an initial stack frame on too */
 stacks[i][TASK_STACK_SIZE-1]=(uint32_t)(TaskShell);                      //On the newly allocated stack Push a copy of the link register
 80014b4:	60f3      	str	r3, [r6, #12]
 if(tasks[i].f == NULL)
 80014b6:	f855 3c0c 	ldr.w	r3, [r5, #-12]
{
 
 for(int i=0; i<MAX_TASKS; i++) 
 {
 memset(&(tasks[i].pcb),0,sizeof(tasks[i].pcb));
 tasks[i].pcb.sp =(uint32_t)(&(stacks[i][TASK_STACK_SIZE-4]));            //Initialize the stack pointer
 80014ba:	62ae      	str	r6, [r5, #40]	; 0x28
 tasks[i].pcb.fp =(uint32_t)(&(stacks[i][TASK_STACK_SIZE-4]));            //Initialize the frame pointer
 80014bc:	61ee      	str	r6, [r5, #28]
 tasks[i].pcb.lr =(uint32_t)TaskShell;                                    //Initialize the link register
 /* Put an initial stack frame on too */
 stacks[i][TASK_STACK_SIZE-1]=(uint32_t)(TaskShell);                      //On the newly allocated stack Push a copy of the link register
 if(tasks[i].f == NULL)
 80014be:	b96b      	cbnz	r3, 80014dc <TaskAdd+0x44>
 {
 tasks[i].f = f;
 80014c0:	2338      	movs	r3, #56	; 0x38
 80014c2:	4363      	muls	r3, r4
 80014c4:	490e      	ldr	r1, [pc, #56]	; (8001500 <TaskAdd+0x68>)
 80014c6:	18ca      	adds	r2, r1, r3
 80014c8:	50cf      	str	r7, [r1, r3]
 tasks[i].data = data;
 tasks[i].stack = stacks[i];
 80014ca:	4b0e      	ldr	r3, [pc, #56]	; (8001504 <TaskAdd+0x6c>)
 /* Put an initial stack frame on too */
 stacks[i][TASK_STACK_SIZE-1]=(uint32_t)(TaskShell);                      //On the newly allocated stack Push a copy of the link register
 if(tasks[i].f == NULL)
 {
 tasks[i].f = f;
 tasks[i].data = data;
 80014cc:	f8c2 8004 	str.w	r8, [r2, #4]
 tasks[i].stack = stacks[i];
 80014d0:	eb03 2384 	add.w	r3, r3, r4, lsl #10
 80014d4:	6093      	str	r3, [r2, #8]
 return i;
 80014d6:	4620      	mov	r0, r4
 80014d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}


int32_t TaskAdd(void (*f)(void *data), void *data)
{
 
 for(int i=0; i<MAX_TASKS; i++) 
 80014dc:	3401      	adds	r4, #1
 80014de:	2c0a      	cmp	r4, #10
 80014e0:	f105 0538 	add.w	r5, r5, #56	; 0x38
 80014e4:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80014e8:	d1dd      	bne.n	80014a6 <TaskAdd+0xe>
 tasks[i].data = data;
 tasks[i].stack = stacks[i];
 return i;
 }
 }
 return -1;
 80014ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 80014ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80014f2:	bf00      	nop
 80014f4:	20000f08 	.word	0x20000f08
 80014f8:	20001520 	.word	0x20001520
 80014fc:	08001589 	.word	0x08001589
 8001500:	20000efc 	.word	0x20000efc
 8001504:	20001130 	.word	0x20001130

08001508 <TaskSwitcher>:
//The trick here is that after the context switch, the Link Register 
//will hold the return address to the new task, and not the old one.


int32_t TaskSwitcher(void)
{
 8001508:	b538      	push	{r3, r4, r5, lr}
  int32_t nextTask;
  register PCB_t *currentPCB asm("r0");
  register PCB_t *nextPCB asm("r1");
   printf("Task switcher called\n");
 800150a:	481b      	ldr	r0, [pc, #108]	; (8001578 <TaskSwitcher+0x70>)
 800150c:	f004 fd02 	bl	8005f14 <puts>
static int32_t TaskNext(void)
{
  int32_t i;
  uint32_t count=0;
  
  i = currentTask;
 8001510:	4a1a      	ldr	r2, [pc, #104]	; (800157c <TaskSwitcher+0x74>)
 8001512:	6813      	ldr	r3, [r2, #0]

/* Find the next task to run */
static int32_t TaskNext(void)
{
  int32_t i;
  uint32_t count=0;
 8001514:	2100      	movs	r1, #0
 8001516:	4615      	mov	r5, r2
  
  i = currentTask;
  do {
    /* NOTE: for this expression to work correctly, MAX_TASKS must be an EVEN number */
    //i = (i + 1) % MAX_TASKS;
    i = ((i + 1) % (MAX_TASKS-1))+1;
 8001518:	3301      	adds	r3, #1
 800151a:	2209      	movs	r2, #9
 800151c:	fb93 f2f2 	sdiv	r2, r3, r2
 8001520:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8001524:	1a9b      	subs	r3, r3, r2
 8001526:	3301      	adds	r3, #1
    count++;
  } while((tasks[i].f == NULL) && (count <= MAX_TASKS));
 8001528:	2238      	movs	r2, #56	; 0x38
 800152a:	4c15      	ldr	r4, [pc, #84]	; (8001580 <TaskSwitcher+0x78>)
 800152c:	435a      	muls	r2, r3
  i = currentTask;
  do {
    /* NOTE: for this expression to work correctly, MAX_TASKS must be an EVEN number */
    //i = (i + 1) % MAX_TASKS;
    i = ((i + 1) % (MAX_TASKS-1))+1;
    count++;
 800152e:	3101      	adds	r1, #1
  } while((tasks[i].f == NULL) && (count <= MAX_TASKS));
 8001530:	58a2      	ldr	r2, [r4, r2]
 8001532:	b912      	cbnz	r2, 800153a <TaskSwitcher+0x32>
 8001534:	290b      	cmp	r1, #11
 8001536:	d1ef      	bne.n	8001518 <TaskSwitcher+0x10>
 8001538:	e003      	b.n	8001542 <TaskSwitcher+0x3a>

  return (count <= MAX_TASKS) ? i : -1;
 800153a:	290b      	cmp	r1, #11
 800153c:	d001      	beq.n	8001542 <TaskSwitcher+0x3a>
  register PCB_t *currentPCB asm("r0");
  register PCB_t *nextPCB asm("r1");
   printf("Task switcher called\n");
  nextTask = TaskNext();
  
  if(nextTask < 0) 
 800153e:	2b00      	cmp	r3, #0
 8001540:	da03      	bge.n	800154a <TaskSwitcher+0x42>
  {
   /* In the case of no tasks to run,
   return to the original thread */
   printf("TaskSwitcher(): ""No tasks to run!\n");
 8001542:	4810      	ldr	r0, [pc, #64]	; (8001584 <TaskSwitcher+0x7c>)
 8001544:	f004 fce6 	bl	8005f14 <puts>
   nextTask = 0;
 8001548:	2300      	movs	r3, #0
  }
  /* If the current task is the only one
  to be running, just return */
  if(nextTask == currentTask)
 800154a:	6828      	ldr	r0, [r5, #0]
 800154c:	4283      	cmp	r3, r0
 800154e:	d010      	beq.n	8001572 <TaskSwitcher+0x6a>
  return 0;
  currentPCB = &(tasks[currentTask].pcb);
 8001550:	2138      	movs	r1, #56	; 0x38
  nextPCB = &(tasks[nextTask].pcb);
  currentTask = nextTask;
 8001552:	4a0a      	ldr	r2, [pc, #40]	; (800157c <TaskSwitcher+0x74>)
  }
  /* If the current task is the only one
  to be running, just return */
  if(nextTask == currentTask)
  return 0;
  currentPCB = &(tasks[currentTask].pcb);
 8001554:	fb01 4000 	mla	r0, r1, r0, r4
  nextPCB = &(tasks[nextTask].pcb);
 8001558:	fb01 4103 	mla	r1, r1, r3, r4
  }
  /* If the current task is the only one
  to be running, just return */
  if(nextTask == currentTask)
  return 0;
  currentPCB = &(tasks[currentTask].pcb);
 800155c:	300c      	adds	r0, #12
  nextPCB = &(tasks[nextTask].pcb);
 800155e:	310c      	adds	r1, #12
  currentTask = nextTask;
 8001560:	6013      	str	r3, [r2, #0]

  //Inline assembly is used to save and restore the contexts
 asm volatile (
 8001562:	e8a0 5ff0 	stmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
 8001566:	f8c0 d000 	str.w	sp, [r0]
 800156a:	e8b1 5ff0 	ldmia.w	r1!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
 800156e:	f8d1 d000 	ldr.w	sp, [r1]
  : /* No Outputs */
  : [current] "r" (currentPCB), [next] "r" (nextPCB) /* Inputs */
  : /* 'No' Clobbers */);
  /* We are now on the other context */
  return 0;
}
 8001572:	2000      	movs	r0, #0
 8001574:	bd38      	pop	{r3, r4, r5, pc}
 8001576:	bf00      	nop
 8001578:	0800aa0f 	.word	0x0800aa0f
 800157c:	2000112c 	.word	0x2000112c
 8001580:	20000efc 	.word	0x20000efc
 8001584:	0800aa24 	.word	0x0800aa24

08001588 <TaskShell>:
//and exit of the function we use an attribute to make the function Naked

__attribute__((naked)) static void TaskShell(void)
{
/* call the appropriate Task Function */
tasks[currentTask].f(tasks[currentTask].data);
 8001588:	4c06      	ldr	r4, [pc, #24]	; (80015a4 <TaskShell+0x1c>)
 800158a:	4a07      	ldr	r2, [pc, #28]	; (80015a8 <TaskShell+0x20>)
 800158c:	6821      	ldr	r1, [r4, #0]
 800158e:	2338      	movs	r3, #56	; 0x38
 8001590:	434b      	muls	r3, r1
 8001592:	18d1      	adds	r1, r2, r3
 8001594:	58d3      	ldr	r3, [r2, r3]
 8001596:	6848      	ldr	r0, [r1, #4]
 8001598:	4798      	blx	r3
/* Terminate this task */
TaskKill(currentTask);
 800159a:	6820      	ldr	r0, [r4, #0]
 800159c:	f7ff ff5e 	bl	800145c <TaskKill>
/* Call scheduler, Never returns */
TaskSwitcher();
 80015a0:	f7ff bfb2 	b.w	8001508 <TaskSwitcher>
 80015a4:	2000112c 	.word	0x2000112c
 80015a8:	20000efc 	.word	0x20000efc

080015ac <Task1>:
#include "stm32f3_discovery.h"
#include "common.h"


void Task1(void *data)
{
 80015ac:	b508      	push	{r3, lr}
   printf("Task 1 Starts\n");
 80015ae:	4805      	ldr	r0, [pc, #20]	; (80015c4 <Task1+0x18>)
 80015b0:	f004 fcb0 	bl	8005f14 <puts>
   TaskSwitcher();
 80015b4:	f7ff ffa8 	bl	8001508 <TaskSwitcher>
   printf("Task 1 Ends\n");
 80015b8:	4803      	ldr	r0, [pc, #12]	; (80015c8 <Task1+0x1c>)
}
 80015ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

void Task1(void *data)
{
   printf("Task 1 Starts\n");
   TaskSwitcher();
   printf("Task 1 Ends\n");
 80015be:	f004 bca9 	b.w	8005f14 <puts>
 80015c2:	bf00      	nop
 80015c4:	0800aa45 	.word	0x0800aa45
 80015c8:	0800aa53 	.word	0x0800aa53

080015cc <Task2>:
}


void Task2(void *data)
{
 80015cc:	b508      	push	{r3, lr}
   printf("Task 2 Starts\n");
 80015ce:	4805      	ldr	r0, [pc, #20]	; (80015e4 <Task2+0x18>)
 80015d0:	f004 fca0 	bl	8005f14 <puts>
   TaskSwitcher();
 80015d4:	f7ff ff98 	bl	8001508 <TaskSwitcher>
   printf("Task 2 Ends\n");
 80015d8:	4803      	ldr	r0, [pc, #12]	; (80015e8 <Task2+0x1c>)
}
 80015da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

void Task2(void *data)
{
   printf("Task 2 Starts\n");
   TaskSwitcher();
   printf("Task 2 Ends\n");
 80015de:	f004 bc99 	b.w	8005f14 <puts>
 80015e2:	bf00      	nop
 80015e4:	0800aa5f 	.word	0x0800aa5f
 80015e8:	0800aa6d 	.word	0x0800aa6d

080015ec <Task3>:
}


void Task3(void *data)
{
 80015ec:	b508      	push	{r3, lr}
   printf("Task 3 Starts\n");
 80015ee:	4805      	ldr	r0, [pc, #20]	; (8001604 <Task3+0x18>)
 80015f0:	f004 fc90 	bl	8005f14 <puts>
   TaskSwitcher();
 80015f4:	f7ff ff88 	bl	8001508 <TaskSwitcher>
   printf("Task 3 Ends\n");
 80015f8:	4803      	ldr	r0, [pc, #12]	; (8001608 <Task3+0x1c>)
}
 80015fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

void Task3(void *data)
{
   printf("Task 3 Starts\n");
   TaskSwitcher();
   printf("Task 3 Ends\n");
 80015fe:	f004 bc89 	b.w	8005f14 <puts>
 8001602:	bf00      	nop
 8001604:	0800aa79 	.word	0x0800aa79
 8001608:	0800aa87 	.word	0x0800aa87

0800160c <Task4>:
}

void Task4(void *data)
{
 800160c:	b508      	push	{r3, lr}
   printf("Task 4 Starts\n");
 800160e:	4805      	ldr	r0, [pc, #20]	; (8001624 <Task4+0x18>)
 8001610:	f004 fc80 	bl	8005f14 <puts>
   TaskSwitcher();
 8001614:	f7ff ff78 	bl	8001508 <TaskSwitcher>
   printf("Task 4 Ends\n");
 8001618:	4803      	ldr	r0, [pc, #12]	; (8001628 <Task4+0x1c>)
}
 800161a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

void Task4(void *data)
{
   printf("Task 4 Starts\n");
   TaskSwitcher();
   printf("Task 4 Ends\n");
 800161e:	f004 bc79 	b.w	8005f14 <puts>
 8001622:	bf00      	nop
 8001624:	0800aa93 	.word	0x0800aa93
 8001628:	0800aaa1 	.word	0x0800aaa1

0800162c <CmdTaskswitcher>:
  TaskAdd(Task3, NULL);
  TaskAdd(Task4, NULL);
}

void CmdTaskswitcher(int mode)
{
 800162c:	b508      	push	{r3, lr}
 
   printf("Running Task Switcher\n");
 800162e:	4803      	ldr	r0, [pc, #12]	; (800163c <CmdTaskswitcher+0x10>)
 8001630:	f004 fc70 	bl	8005f14 <puts>

   TaskSwitcher();

}
 8001634:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void CmdTaskswitcher(int mode)
{
 
   printf("Running Task Switcher\n");

   TaskSwitcher();
 8001638:	f7ff bf66 	b.w	8001508 <TaskSwitcher>
 800163c:	0800aaad 	.word	0x0800aaad

08001640 <CmdTaskinit>:
   printf("Task 4 Ends\n");
}


void CmdTaskinit(int mode)
{
 8001640:	b508      	push	{r3, lr}
  printf("Intializing Task Executive\n");
 8001642:	4803      	ldr	r0, [pc, #12]	; (8001650 <CmdTaskinit+0x10>)
 8001644:	f004 fc66 	bl	8005f14 <puts>
  TaskInit();
}
 8001648:	e8bd 4008 	ldmia.w	sp!, {r3, lr}


void CmdTaskinit(int mode)
{
  printf("Intializing Task Executive\n");
  TaskInit();
 800164c:	f7ff bef0 	b.w	8001430 <TaskInit>
 8001650:	0800aac3 	.word	0x0800aac3

08001654 <CmdTaskadd>:
}

void CmdTaskadd(int mode)
{
 8001654:	b508      	push	{r3, lr}
  printf("Adding tasks\n");
 8001656:	480a      	ldr	r0, [pc, #40]	; (8001680 <CmdTaskadd+0x2c>)
 8001658:	f004 fc5c 	bl	8005f14 <puts>
  TaskAdd(Task1, NULL);
 800165c:	2100      	movs	r1, #0
 800165e:	4809      	ldr	r0, [pc, #36]	; (8001684 <CmdTaskadd+0x30>)
 8001660:	f7ff ff1a 	bl	8001498 <TaskAdd>
  TaskAdd(Task2, NULL);
 8001664:	2100      	movs	r1, #0
 8001666:	4808      	ldr	r0, [pc, #32]	; (8001688 <CmdTaskadd+0x34>)
 8001668:	f7ff ff16 	bl	8001498 <TaskAdd>
  TaskAdd(Task3, NULL);
 800166c:	2100      	movs	r1, #0
 800166e:	4807      	ldr	r0, [pc, #28]	; (800168c <CmdTaskadd+0x38>)
 8001670:	f7ff ff12 	bl	8001498 <TaskAdd>
  TaskAdd(Task4, NULL);
 8001674:	4806      	ldr	r0, [pc, #24]	; (8001690 <CmdTaskadd+0x3c>)
 8001676:	2100      	movs	r1, #0
}
 8001678:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  printf("Adding tasks\n");
  TaskAdd(Task1, NULL);
  TaskAdd(Task2, NULL);
  TaskAdd(Task3, NULL);
  TaskAdd(Task4, NULL);
 800167c:	f7ff bf0c 	b.w	8001498 <TaskAdd>
 8001680:	0800aade 	.word	0x0800aade
 8001684:	080015ad 	.word	0x080015ad
 8001688:	080015cd 	.word	0x080015cd
 800168c:	080015ed 	.word	0x080015ed
 8001690:	0800160d 	.word	0x0800160d

08001694 <CmdW>:
	 (unsigned int)(*((uint32_t *)addr)));
}


void CmdW(int mode)
{
 8001694:	b507      	push	{r0, r1, r2, lr}
  uint32_t addr,data;

  if(mode != CMD_INTERACTIVE) return;
 8001696:	b940      	cbnz	r0, 80016aa <CmdW+0x16>

  fetch_uint32_arg(&addr);
 8001698:	4668      	mov	r0, sp
 800169a:	f000 f931 	bl	8001900 <fetch_uint32_arg>
  fetch_uint32_arg(&data);
 800169e:	a801      	add	r0, sp, #4
 80016a0:	f000 f92e 	bl	8001900 <fetch_uint32_arg>

  *((uint32_t *)addr) = data;
 80016a4:	9b00      	ldr	r3, [sp, #0]
 80016a6:	9a01      	ldr	r2, [sp, #4]
 80016a8:	601a      	str	r2, [r3, #0]
}
 80016aa:	b003      	add	sp, #12
 80016ac:	f85d fb04 	ldr.w	pc, [sp], #4

080016b0 <CmdR>:
#include "common.h"



void CmdR(int mode)
{
 80016b0:	b507      	push	{r0, r1, r2, lr}
  uint32_t addr;

  if(mode != CMD_INTERACTIVE) return;
 80016b2:	b938      	cbnz	r0, 80016c4 <CmdR+0x14>

  fetch_uint32_arg(&addr);
 80016b4:	a801      	add	r0, sp, #4
 80016b6:	f000 f923 	bl	8001900 <fetch_uint32_arg>

  printf("0x%08X: 0x%08X\n",(unsigned int)addr, 
 80016ba:	9901      	ldr	r1, [sp, #4]
 80016bc:	4803      	ldr	r0, [pc, #12]	; (80016cc <CmdR+0x1c>)
 80016be:	680a      	ldr	r2, [r1, #0]
 80016c0:	f004 fbd8 	bl	8005e74 <printf>
	 (unsigned int)(*((uint32_t *)addr)));
}
 80016c4:	b003      	add	sp, #12
 80016c6:	f85d fb04 	ldr.w	pc, [sp], #4
 80016ca:	bf00      	nop
 80016cc:	0800ab44 	.word	0x0800ab44

080016d0 <parse>:

#define SEPS " \t\n\v\f\r"

/* Parse the buffer and call commands */ 
int parse(char *buf, int len, const parse_table *table)
{
 80016d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80016d4:	4615      	mov	r5, r2
  char *p;
  int i,arg;
  const parse_table *t;
  
  /* Check for silly things */
  if(buf == NULL) {
 80016d6:	b908      	cbnz	r0, 80016dc <parse+0xc>
    printf("NULL buf pointer passed to %s()\n",__FUNCTION__);
 80016d8:	4833      	ldr	r0, [pc, #204]	; (80017a8 <parse+0xd8>)
 80016da:	e020      	b.n	800171e <parse+0x4e>
    return -1;
  }

  if(len==0) {
 80016dc:	b909      	cbnz	r1, 80016e2 <parse+0x12>
    printf("len == 0 in %s\n",__FUNCTION__);
 80016de:	4833      	ldr	r0, [pc, #204]	; (80017ac <parse+0xdc>)
 80016e0:	e01d      	b.n	800171e <parse+0x4e>
    return -1;
  }

  if(table == NULL) {
 80016e2:	b122      	cbz	r2, 80016ee <parse+0x1e>
  }


  /* Find the first word, by skiping over whitespace */
  i = len;
  while((i--) && (*buf != 0) && (isspace((uint32_t)*buf))) buf++;
 80016e4:	4b32      	ldr	r3, [pc, #200]	; (80017b0 <parse+0xe0>)
 80016e6:	1e4c      	subs	r4, r1, #1
 80016e8:	681e      	ldr	r6, [r3, #0]
 80016ea:	4603      	mov	r3, r0
 80016ec:	e00a      	b.n	8001704 <parse+0x34>
    printf("len == 0 in %s\n",__FUNCTION__);
    return -1;
  }

  if(table == NULL) {
    printf("NULL table pointer passed to %s()\n",__FUNCTION__);
 80016ee:	4831      	ldr	r0, [pc, #196]	; (80017b4 <parse+0xe4>)
 80016f0:	e015      	b.n	800171e <parse+0x4e>
  }


  /* Find the first word, by skiping over whitespace */
  i = len;
  while((i--) && (*buf != 0) && (isspace((uint32_t)*buf))) buf++;
 80016f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80016f6:	2a00      	cmp	r2, #0
 80016f8:	d04d      	beq.n	8001796 <parse+0xc6>
 80016fa:	4432      	add	r2, r6
 80016fc:	3c01      	subs	r4, #1
 80016fe:	7852      	ldrb	r2, [r2, #1]
 8001700:	0712      	lsls	r2, r2, #28
 8001702:	d54b      	bpl.n	800179c <parse+0xcc>
 8001704:	1c67      	adds	r7, r4, #1
 8001706:	4618      	mov	r0, r3
 8001708:	4621      	mov	r1, r4
 800170a:	d1f2      	bne.n	80016f2 <parse+0x22>
  if((i==0) || (*buf==0)) {
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d047      	beq.n	80017a2 <parse+0xd2>
       __FUNCTION__);
#endif
    return -1;
  }
	
  p = strtok(buf,SEPS);
 8001712:	4929      	ldr	r1, [pc, #164]	; (80017b8 <parse+0xe8>)
 8001714:	f004 fd30 	bl	8006178 <strtok>
  if(p==NULL) {
 8001718:	4606      	mov	r6, r0
 800171a:	b910      	cbnz	r0, 8001722 <parse+0x52>
    /* No token found */
    printf("Unable to find a command in the buffer in %s()\n",__FUNCTION__);
 800171c:	4827      	ldr	r0, [pc, #156]	; (80017bc <parse+0xec>)
 800171e:	4928      	ldr	r1, [pc, #160]	; (80017c0 <parse+0xf0>)
 8001720:	e037      	b.n	8001792 <parse+0xc2>
    return -1;
  }

  arg = CMD_INTERACTIVE;  /* Default to calling action part of function */
  /* Check to see if the user is asking for help */
  if(strcasecmp(p,"help") == 0) {
 8001722:	4928      	ldr	r1, [pc, #160]	; (80017c4 <parse+0xf4>)
 8001724:	f004 fc7a 	bl	800601c <strcasecmp>
 8001728:	4604      	mov	r4, r0
 800172a:	b9a0      	cbnz	r0, 8001756 <parse+0x86>
    /* Check to see if the user is asking for more help */
    p = strtok(NULL,SEPS);
 800172c:	4922      	ldr	r1, [pc, #136]	; (80017b8 <parse+0xe8>)
 800172e:	f004 fd23 	bl	8006178 <strtok>
    if(p == NULL) {
 8001732:	4606      	mov	r6, r0
 8001734:	b990      	cbnz	r0, 800175c <parse+0x8c>
 8001736:	350c      	adds	r5, #12
      /* If we don't get any more tokens the user is asking for short
       * help */
      /* Loop over the commands defined and print help for them */
      for(t=table; t->cmdname!=NULL; t++) {
 8001738:	f855 1c0c 	ldr.w	r1, [r5, #-12]
 800173c:	b389      	cbz	r1, 80017a2 <parse+0xd2>
	if(t->help != NULL) {
 800173e:	f855 2c04 	ldr.w	r2, [r5, #-4]
 8001742:	b11a      	cbz	r2, 800174c <parse+0x7c>
	  printf("%12s -- %s\n",t->cmdname,t->help);
 8001744:	4820      	ldr	r0, [pc, #128]	; (80017c8 <parse+0xf8>)
 8001746:	f004 fb95 	bl	8005e74 <printf>
 800174a:	e7f4      	b.n	8001736 <parse+0x66>
	} else {
	  t->func(CMD_SHORT_HELP);  /* Call the function for short help */
 800174c:	f855 3c08 	ldr.w	r3, [r5, #-8]
 8001750:	2001      	movs	r0, #1
 8001752:	4798      	blx	r3
 8001754:	e7ef      	b.n	8001736 <parse+0x66>
    /* No token found */
    printf("Unable to find a command in the buffer in %s()\n",__FUNCTION__);
    return -1;
  }

  arg = CMD_INTERACTIVE;  /* Default to calling action part of function */
 8001756:	f04f 0800 	mov.w	r8, #0
 800175a:	e009      	b.n	8001770 <parse+0xa0>
      }
      return 0;
    } else {
      /* The user has asked for long help, call the function
       * for help */
      arg = CMD_LONG_HELP;
 800175c:	f04f 0802 	mov.w	r8, #2
    }
  }

  /* Now search for token in the table */
  for(t=table; t->cmdname!=NULL; t++) {
 8001760:	e006      	b.n	8001770 <parse+0xa0>
    if(strcasecmp(p,t->cmdname) == 0) {
 8001762:	4630      	mov	r0, r6
 8001764:	4639      	mov	r1, r7
 8001766:	f004 fc59 	bl	800601c <strcasecmp>
 800176a:	4604      	mov	r4, r0
 800176c:	b120      	cbz	r0, 8001778 <parse+0xa8>
      arg = CMD_LONG_HELP;
    }
  }

  /* Now search for token in the table */
  for(t=table; t->cmdname!=NULL; t++) {
 800176e:	350c      	adds	r5, #12
 8001770:	682f      	ldr	r7, [r5, #0]
 8001772:	2f00      	cmp	r7, #0
 8001774:	d1f5      	bne.n	8001762 <parse+0x92>
 8001776:	e00a      	b.n	800178e <parse+0xbe>
    if(strcasecmp(p,t->cmdname) == 0) {
      /* Got a match, call the function */
      if(arg == CMD_LONG_HELP) {	
 8001778:	f1b8 0f00 	cmp.w	r8, #0
 800177c:	d003      	beq.n	8001786 <parse+0xb6>
	printf("%s:\n",t->cmdname);
 800177e:	4813      	ldr	r0, [pc, #76]	; (80017cc <parse+0xfc>)
 8001780:	4639      	mov	r1, r7
 8001782:	f004 fb77 	bl	8005e74 <printf>
      }
      t->func(arg);
 8001786:	686b      	ldr	r3, [r5, #4]
 8001788:	4640      	mov	r0, r8
 800178a:	4798      	blx	r3
      return 0;
 800178c:	e009      	b.n	80017a2 <parse+0xd2>
    }
  }

  printf("Command `%s' not found. Type `help' for online help\n",p);
 800178e:	4810      	ldr	r0, [pc, #64]	; (80017d0 <parse+0x100>)
 8001790:	4631      	mov	r1, r6
 8001792:	f004 fb6f 	bl	8005e74 <printf>
  if((i==0) || (*buf==0)) {
#if 0
    printf("End of buffer reached while discarding whitespace in %s()\n",
       __FUNCTION__);
#endif
    return -1;
 8001796:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800179a:	e002      	b.n	80017a2 <parse+0xd2>


  /* Find the first word, by skiping over whitespace */
  i = len;
  while((i--) && (*buf != 0) && (isspace((uint32_t)*buf))) buf++;
  if((i==0) || (*buf==0)) {
 800179c:	2900      	cmp	r1, #0
 800179e:	d1b8      	bne.n	8001712 <parse+0x42>
 80017a0:	e7f9      	b.n	8001796 <parse+0xc6>
    }
  }

  printf("Command `%s' not found. Type `help' for online help\n",p);
  return -1;
}
 80017a2:	4620      	mov	r0, r4
 80017a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80017a8:	0800ab95 	.word	0x0800ab95
 80017ac:	0800abb6 	.word	0x0800abb6
 80017b0:	200001fc 	.word	0x200001fc
 80017b4:	0800abc6 	.word	0x0800abc6
 80017b8:	0800abe9 	.word	0x0800abe9
 80017bc:	0800abf0 	.word	0x0800abf0
 80017c0:	0800ab8f 	.word	0x0800ab8f
 80017c4:	0800ac20 	.word	0x0800ac20
 80017c8:	0800ac25 	.word	0x0800ac25
 80017cc:	0800ac31 	.word	0x0800ac31
 80017d0:	0800ac36 	.word	0x0800ac36

080017d4 <TaskInput>:
char input[BUFFER_LEN];
char input_b[BUFFER_LEN];

/* Task to handle input */
void TaskInput(void)
{
 80017d4:	b573      	push	{r0, r1, r4, r5, r6, lr}
  static unsigned int saved = 0;
  static char *buf = input;
  static uint32_t printPrompt = 1;

  /* Do we have to print the prompt? */
  if(printPrompt) {
 80017d6:	4d3f      	ldr	r5, [pc, #252]	; (80018d4 <TaskInput+0x100>)
 80017d8:	682b      	ldr	r3, [r5, #0]
 80017da:	b123      	cbz	r3, 80017e6 <TaskInput+0x12>
    printf("ARMON>");
 80017dc:	483e      	ldr	r0, [pc, #248]	; (80018d8 <TaskInput+0x104>)
 80017de:	f004 fb49 	bl	8005e74 <printf>
    printPrompt = 0;
 80017e2:	2300      	movs	r3, #0
 80017e4:	602b      	str	r3, [r5, #0]
  }

  /* Get the next character */
  rc = TerminalReadAnyNonBlock(&c);
 80017e6:	f10d 0007 	add.w	r0, sp, #7
 80017ea:	f000 fa32 	bl	8001c52 <TerminalReadAnyNonBlock>
  if(rc) {
 80017ee:	2800      	cmp	r0, #0
 80017f0:	d16e      	bne.n	80018d0 <TaskInput+0xfc>
  }

  /* We have a character to process */
  /* printf("Got:'%c' %d\n",c,c); */
  /* Check for simple line control characters */
  if(((c == 010) || (c == 0x7f)) && count) {
 80017f2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80017f6:	2b08      	cmp	r3, #8
 80017f8:	d001      	beq.n	80017fe <TaskInput+0x2a>
 80017fa:	2b7f      	cmp	r3, #127	; 0x7f
 80017fc:	d10d      	bne.n	800181a <TaskInput+0x46>
 80017fe:	4c37      	ldr	r4, [pc, #220]	; (80018dc <TaskInput+0x108>)
 8001800:	6822      	ldr	r2, [r4, #0]
 8001802:	b152      	cbz	r2, 800181a <TaskInput+0x46>
    /* User pressed backspace */
    printf("\010 \010"); /* Obliterate character */
 8001804:	4836      	ldr	r0, [pc, #216]	; (80018e0 <TaskInput+0x10c>)
 8001806:	f004 fb35 	bl	8005e74 <printf>
    buf--;     /* Then remove it from the buffer */
 800180a:	4a36      	ldr	r2, [pc, #216]	; (80018e4 <TaskInput+0x110>)
 800180c:	6813      	ldr	r3, [r2, #0]
 800180e:	3b01      	subs	r3, #1
 8001810:	6013      	str	r3, [r2, #0]
    count--;   /* Then keep track of how many are left */
 8001812:	6823      	ldr	r3, [r4, #0]
 8001814:	3b01      	subs	r3, #1
 8001816:	6023      	str	r3, [r4, #0]
 8001818:	e05a      	b.n	80018d0 <TaskInput+0xfc>
  } else if(c == '!') { /* '!' repeats the last command */
 800181a:	2b21      	cmp	r3, #33	; 0x21
 800181c:	d115      	bne.n	800184a <TaskInput+0x76>
    if(saved) {  /* But only if we have something saved */
 800181e:	4b32      	ldr	r3, [pc, #200]	; (80018e8 <TaskInput+0x114>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d054      	beq.n	80018d0 <TaskInput+0xfc>
      strcpy(input,input_b);  /* Restore the command */
 8001826:	4c31      	ldr	r4, [pc, #196]	; (80018ec <TaskInput+0x118>)
 8001828:	4931      	ldr	r1, [pc, #196]	; (80018f0 <TaskInput+0x11c>)
 800182a:	4620      	mov	r0, r4
 800182c:	f004 fc18 	bl	8006060 <strcpy>
      printf("%s",input);
 8001830:	4621      	mov	r1, r4
 8001832:	4830      	ldr	r0, [pc, #192]	; (80018f4 <TaskInput+0x120>)
 8001834:	f004 fb1e 	bl	8005e74 <printf>
      count = strlen(input);
 8001838:	4620      	mov	r0, r4
 800183a:	f004 fc6f 	bl	800611c <strlen>
 800183e:	4b27      	ldr	r3, [pc, #156]	; (80018dc <TaskInput+0x108>)
 8001840:	6018      	str	r0, [r3, #0]
      buf = input+count;
 8001842:	4b28      	ldr	r3, [pc, #160]	; (80018e4 <TaskInput+0x110>)
 8001844:	4404      	add	r4, r0
 8001846:	601c      	str	r4, [r3, #0]
      goto parseme;
 8001848:	e025      	b.n	8001896 <TaskInput+0xc2>
    }
  } else if(isprint((unsigned int)c)) {
 800184a:	4a2b      	ldr	r2, [pc, #172]	; (80018f8 <TaskInput+0x124>)
 800184c:	6812      	ldr	r2, [r2, #0]
 800184e:	441a      	add	r2, r3
 8001850:	7852      	ldrb	r2, [r2, #1]
 8001852:	f012 0297 	ands.w	r2, r2, #151	; 0x97
 8001856:	d012      	beq.n	800187e <TaskInput+0xaa>
    /* We are only going to save printable characters */
    if(count >= sizeof(input)) {
 8001858:	4920      	ldr	r1, [pc, #128]	; (80018dc <TaskInput+0x108>)
 800185a:	680a      	ldr	r2, [r1, #0]
 800185c:	2a4f      	cmp	r2, #79	; 0x4f
      /* We are out of space */
      printf("\x07"); /* Beep */
      return;
    } else {
      *buf++ = c;
 800185e:	bf9f      	itttt	ls
 8001860:	4c20      	ldrls	r4, [pc, #128]	; (80018e4 <TaskInput+0x110>)
 8001862:	6820      	ldrls	r0, [r4, #0]
 8001864:	7003      	strbls	r3, [r0, #0]
 8001866:	1c45      	addls	r5, r0, #1
      count++;
 8001868:	bf97      	itett	ls
 800186a:	3201      	addls	r2, #1
    }
  } else if(isprint((unsigned int)c)) {
    /* We are only going to save printable characters */
    if(count >= sizeof(input)) {
      /* We are out of space */
      printf("\x07"); /* Beep */
 800186c:	2007      	movhi	r0, #7
      return;
    } else {
      *buf++ = c;
      count++;
      /* Echo it back to the user */
      printf("%c",c);
 800186e:	f89d 0007 	ldrbls.w	r0, [sp, #7]
    if(count >= sizeof(input)) {
      /* We are out of space */
      printf("\x07"); /* Beep */
      return;
    } else {
      *buf++ = c;
 8001872:	6025      	strls	r5, [r4, #0]
      count++;
 8001874:	bf98      	it	ls
 8001876:	600a      	strls	r2, [r1, #0]
      /* Echo it back to the user */
      printf("%c",c);
 8001878:	f004 fb10 	bl	8005e9c <putchar>
 800187c:	e028      	b.n	80018d0 <TaskInput+0xfc>
    }
  } else if(c == '\r') {
 800187e:	2b0d      	cmp	r3, #13
 8001880:	d126      	bne.n	80018d0 <TaskInput+0xfc>
    /* NULL Terminate anything we have received */
    *buf = '\0';
 8001882:	4b18      	ldr	r3, [pc, #96]	; (80018e4 <TaskInput+0x110>)
    /* save current buffer in case we want to re do the command */
    strcpy(input_b,input);
 8001884:	481a      	ldr	r0, [pc, #104]	; (80018f0 <TaskInput+0x11c>)
      /* Echo it back to the user */
      printf("%c",c);
    }
  } else if(c == '\r') {
    /* NULL Terminate anything we have received */
    *buf = '\0';
 8001886:	681b      	ldr	r3, [r3, #0]
    /* save current buffer in case we want to re do the command */
    strcpy(input_b,input);
 8001888:	4918      	ldr	r1, [pc, #96]	; (80018ec <TaskInput+0x118>)
      /* Echo it back to the user */
      printf("%c",c);
    }
  } else if(c == '\r') {
    /* NULL Terminate anything we have received */
    *buf = '\0';
 800188a:	701a      	strb	r2, [r3, #0]
    /* save current buffer in case we want to re do the command */
    strcpy(input_b,input);
 800188c:	f004 fbe8 	bl	8006060 <strcpy>
    saved = 1;
 8001890:	4b15      	ldr	r3, [pc, #84]	; (80018e8 <TaskInput+0x114>)
 8001892:	2201      	movs	r2, #1
 8001894:	601a      	str	r2, [r3, #0]
  parseme:
    /* The user pressed enter, parse the command */
    printf("\n");
 8001896:	200a      	movs	r0, #10
 8001898:	4c12      	ldr	r4, [pc, #72]	; (80018e4 <TaskInput+0x110>)
 800189a:	f004 faff 	bl	8005e9c <putchar>
    /* Fill the rest of the buffer wil NUL */
    for(i=count; i<BUFFER_LEN; i++) *buf++ = '\0';
 800189e:	4b0f      	ldr	r3, [pc, #60]	; (80018dc <TaskInput+0x108>)
 80018a0:	6820      	ldr	r0, [r4, #0]
 80018a2:	681e      	ldr	r6, [r3, #0]
 80018a4:	4602      	mov	r2, r0
 80018a6:	1a31      	subs	r1, r6, r0
 80018a8:	4411      	add	r1, r2
 80018aa:	294f      	cmp	r1, #79	; 0x4f
 80018ac:	f04f 0100 	mov.w	r1, #0
 80018b0:	d802      	bhi.n	80018b8 <TaskInput+0xe4>
 80018b2:	f802 1b01 	strb.w	r1, [r2], #1
 80018b6:	e7f6      	b.n	80018a6 <TaskInput+0xd2>
    count = 0;
 80018b8:	6019      	str	r1, [r3, #0]
    parse(input, sizeof(input), Commands);
 80018ba:	4e0c      	ldr	r6, [pc, #48]	; (80018ec <TaskInput+0x118>)
 80018bc:	4b0f      	ldr	r3, [pc, #60]	; (80018fc <TaskInput+0x128>)
 80018be:	6022      	str	r2, [r4, #0]
 80018c0:	4630      	mov	r0, r6
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	2150      	movs	r1, #80	; 0x50
 80018c6:	f7ff ff03 	bl	80016d0 <parse>
    buf = input;
    printPrompt = 1;
 80018ca:	2301      	movs	r3, #1
    printf("\n");
    /* Fill the rest of the buffer wil NUL */
    for(i=count; i<BUFFER_LEN; i++) *buf++ = '\0';
    count = 0;
    parse(input, sizeof(input), Commands);
    buf = input;
 80018cc:	6026      	str	r6, [r4, #0]
    printPrompt = 1;
 80018ce:	602b      	str	r3, [r5, #0]
  }
}
 80018d0:	b002      	add	sp, #8
 80018d2:	bd70      	pop	{r4, r5, r6, pc}
 80018d4:	20000008 	.word	0x20000008
 80018d8:	0800ac6b 	.word	0x0800ac6b
 80018dc:	20000abc 	.word	0x20000abc
 80018e0:	0800ac72 	.word	0x0800ac72
 80018e4:	20000004 	.word	0x20000004
 80018e8:	20000ac0 	.word	0x20000ac0
 80018ec:	20003980 	.word	0x20003980
 80018f0:	20003930 	.word	0x20003930
 80018f4:	0800ac76 	.word	0x0800ac76
 80018f8:	200001fc 	.word	0x200001fc
 80018fc:	2000000c 	.word	0x2000000c

08001900 <fetch_uint32_arg>:
  return 0;
}     

/* Fetch an integer argument */
int fetch_uint32_arg(uint32_t *dest)
{
 8001900:	b510      	push	{r4, lr}
  char *p;
  p = strtok(NULL,SEPS);
 8001902:	4908      	ldr	r1, [pc, #32]	; (8001924 <fetch_uint32_arg+0x24>)
  return 0;
}     

/* Fetch an integer argument */
int fetch_uint32_arg(uint32_t *dest)
{
 8001904:	4604      	mov	r4, r0
  char *p;
  p = strtok(NULL,SEPS);
 8001906:	2000      	movs	r0, #0
 8001908:	f004 fc36 	bl	8006178 <strtok>
  if(p == NULL) {
 800190c:	b130      	cbz	r0, 800191c <fetch_uint32_arg+0x1c>
    /* If we don't get any more tokens it's not an error, just the EOL */
    return -1;
  }
  
  *dest = (uint32_t)strtoul(p,NULL,0);
 800190e:	2100      	movs	r1, #0
 8001910:	460a      	mov	r2, r1
 8001912:	f004 fcff 	bl	8006314 <strtoul>
 8001916:	6020      	str	r0, [r4, #0]
  return 0;
 8001918:	2000      	movs	r0, #0
 800191a:	bd10      	pop	{r4, pc}
{
  char *p;
  p = strtok(NULL,SEPS);
  if(p == NULL) {
    /* If we don't get any more tokens it's not an error, just the EOL */
    return -1;
 800191c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  }
  
  *dest = (uint32_t)strtoul(p,NULL,0);
  return 0;
}     
 8001920:	bd10      	pop	{r4, pc}
 8001922:	bf00      	nop
 8001924:	0800abe9 	.word	0x0800abe9

08001928 <fetch_string_arg>:

/* Fetch a string argument */
int fetch_string_arg(char **dest)
{
 8001928:	b510      	push	{r4, lr}
  char *p;
  p = strtok(NULL,SEPS);
 800192a:	4906      	ldr	r1, [pc, #24]	; (8001944 <fetch_string_arg+0x1c>)
  return 0;
}     

/* Fetch a string argument */
int fetch_string_arg(char **dest)
{
 800192c:	4604      	mov	r4, r0
  char *p;
  p = strtok(NULL,SEPS);
 800192e:	2000      	movs	r0, #0
 8001930:	f004 fc22 	bl	8006178 <strtok>
  if(p == NULL) {
 8001934:	b110      	cbz	r0, 800193c <fetch_string_arg+0x14>
    /* If we don't get any more tokens it's not an error, just the EOL */
    return -1;
  }
  
  *dest = p;
 8001936:	6020      	str	r0, [r4, #0]
  return 0;
 8001938:	2000      	movs	r0, #0
 800193a:	bd10      	pop	{r4, pc}
{
  char *p;
  p = strtok(NULL,SEPS);
  if(p == NULL) {
    /* If we don't get any more tokens it's not an error, just the EOL */
    return -1;
 800193c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  }
  
  *dest = p;
  return 0;
}
 8001940:	bd10      	pop	{r4, pc}
 8001942:	bf00      	nop
 8001944:	0800abe9 	.word	0x0800abe9

08001948 <DumpBuffer>:

#define BYTES_PER_LINE 16

/* Dump a buffer in HEX with the address as given */
void DumpBuffer(uint8_t *buffer, uint32_t count, uint32_t address)
{
 8001948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800194c:	4680      	mov	r8, r0
 800194e:	b089      	sub	sp, #36	; 0x24
 8001950:	4692      	mov	sl, r2
  uint32_t i;
  uint8_t buf[BYTES_PER_LINE+1],*bufp;   /* Buffer to assemble printed chars */
  uint8_t *p,c;

  if(count == 0) return;
 8001952:	460d      	mov	r5, r1
 8001954:	2900      	cmp	r1, #0
 8001956:	d044      	beq.n	80019e2 <DumpBuffer+0x9a>
 8001958:	ac03      	add	r4, sp, #12
 800195a:	eb00 0901 	add.w	r9, r0, r1
 800195e:	4606      	mov	r6, r0
 8001960:	4627      	mov	r7, r4
 8001962:	ebc8 010a 	rsb	r1, r8, sl

  p = buffer;
  bufp = buf;
  /* dump the requested number of bytes in hex. */
  for(i=0; i<count; i++) {
 8001966:	454e      	cmp	r6, r9
 8001968:	4431      	add	r1, r6
 800196a:	ebc8 0306 	rsb	r3, r8, r6
 800196e:	d025      	beq.n	80019bc <DumpBuffer+0x74>
    if((i% BYTES_PER_LINE) == 0) {
 8001970:	f013 0b0f 	ands.w	fp, r3, #15
 8001974:	d103      	bne.n	800197e <DumpBuffer+0x36>
      printf("%08x:",(unsigned int)address);
 8001976:	481c      	ldr	r0, [pc, #112]	; (80019e8 <DumpBuffer+0xa0>)
 8001978:	f004 fa7c 	bl	8005e74 <printf>
      bufp = buf;
 800197c:	463c      	mov	r4, r7
    /* Read the value to print */
    c = *p++;
    address++;

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
 800197e:	4b1b      	ldr	r3, [pc, #108]	; (80019ec <DumpBuffer+0xa4>)
    if((i% BYTES_PER_LINE) == 0) {
      printf("%08x:",(unsigned int)address);
      bufp = buf;
    }
    /* Read the value to print */
    c = *p++;
 8001980:	f816 1b01 	ldrb.w	r1, [r6], #1
    address++;

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
 8001984:	681b      	ldr	r3, [r3, #0]
      *bufp++ = c; /* Stick in the character */
    } else {
      *bufp++ = '.';
    }

    printf(" %02x",((unsigned int)c) & 0xff);
 8001986:	481a      	ldr	r0, [pc, #104]	; (80019f0 <DumpBuffer+0xa8>)
    /* Read the value to print */
    c = *p++;
    address++;

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
 8001988:	440b      	add	r3, r1
 800198a:	785b      	ldrb	r3, [r3, #1]
 800198c:	f013 0f97 	tst.w	r3, #151	; 0x97
      *bufp++ = c; /* Stick in the character */
    } else {
      *bufp++ = '.';
 8001990:	bf08      	it	eq
 8001992:	222e      	moveq	r2, #46	; 0x2e
 8001994:	f104 0301 	add.w	r3, r4, #1
    c = *p++;
    address++;

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
      *bufp++ = c; /* Stick in the character */
 8001998:	bf14      	ite	ne
 800199a:	7021      	strbne	r1, [r4, #0]
    } else {
      *bufp++ = '.';
 800199c:	7022      	strbeq	r2, [r4, #0]
 800199e:	9301      	str	r3, [sp, #4]
 80019a0:	461c      	mov	r4, r3
    }

    printf(" %02x",((unsigned int)c) & 0xff);
 80019a2:	f004 fa67 	bl	8005e74 <printf>
    
    /* At end of line ? */
    if((i % BYTES_PER_LINE) == (BYTES_PER_LINE-1)) {
 80019a6:	f1bb 0f0f 	cmp.w	fp, #15
 80019aa:	9b01      	ldr	r3, [sp, #4]
 80019ac:	d1d9      	bne.n	8001962 <DumpBuffer+0x1a>
      *bufp = '\0';  /* NULL terminate buffer */
 80019ae:	2200      	movs	r2, #0
 80019b0:	701a      	strb	r2, [r3, #0]

      /* Yes, print buffer */
      printf("  %s\n",buf);
 80019b2:	4639      	mov	r1, r7
 80019b4:	480f      	ldr	r0, [pc, #60]	; (80019f4 <DumpBuffer+0xac>)
 80019b6:	f004 fa5d 	bl	8005e74 <printf>
 80019ba:	e7d2      	b.n	8001962 <DumpBuffer+0x1a>
    }

  }

  /* dump out to EOL */
  *bufp='\0';
 80019bc:	2300      	movs	r3, #0
  if(count % BYTES_PER_LINE) {
 80019be:	f015 050f 	ands.w	r5, r5, #15
    }

  }

  /* dump out to EOL */
  *bufp='\0';
 80019c2:	7023      	strb	r3, [r4, #0]
  if(count % BYTES_PER_LINE) {
 80019c4:	d00d      	beq.n	80019e2 <DumpBuffer+0x9a>
 80019c6:	461c      	mov	r4, r3
    for(i=0; i<(BYTES_PER_LINE - (count % BYTES_PER_LINE)); i++) {
 80019c8:	f1c5 0310 	rsb	r3, r5, #16
 80019cc:	429c      	cmp	r4, r3
 80019ce:	d204      	bcs.n	80019da <DumpBuffer+0x92>
      printf("   ");
 80019d0:	4809      	ldr	r0, [pc, #36]	; (80019f8 <DumpBuffer+0xb0>)
 80019d2:	f004 fa4f 	bl	8005e74 <printf>
  }

  /* dump out to EOL */
  *bufp='\0';
  if(count % BYTES_PER_LINE) {
    for(i=0; i<(BYTES_PER_LINE - (count % BYTES_PER_LINE)); i++) {
 80019d6:	3401      	adds	r4, #1
 80019d8:	e7f6      	b.n	80019c8 <DumpBuffer+0x80>
      printf("   ");
    }
    /* Yes, print buffer */
    printf("  %s\n",buf);
 80019da:	4806      	ldr	r0, [pc, #24]	; (80019f4 <DumpBuffer+0xac>)
 80019dc:	4639      	mov	r1, r7
 80019de:	f004 fa49 	bl	8005e74 <printf>
  }



}
 80019e2:	b009      	add	sp, #36	; 0x24
 80019e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80019e8:	0800ac79 	.word	0x0800ac79
 80019ec:	200001fc 	.word	0x200001fc
 80019f0:	0800ac7f 	.word	0x0800ac7f
 80019f4:	0800ac85 	.word	0x0800ac85
 80019f8:	0800ac8b 	.word	0x0800ac8b

080019fc <CmdDump>:
void CmdDump(int action)
{
  int rc;
  static uint32_t address=0, count=0x100;

  if(action==CMD_SHORT_HELP) return;
 80019fc:	2801      	cmp	r0, #1


}

void CmdDump(int action)
{
 80019fe:	b538      	push	{r3, r4, r5, lr}
  int rc;
  static uint32_t address=0, count=0x100;

  if(action==CMD_SHORT_HELP) return;
 8001a00:	d01d      	beq.n	8001a3e <CmdDump+0x42>
  if(action==CMD_LONG_HELP) {
 8001a02:	2802      	cmp	r0, #2
 8001a04:	4c0e      	ldr	r4, [pc, #56]	; (8001a40 <CmdDump+0x44>)
 8001a06:	4d0f      	ldr	r5, [pc, #60]	; (8001a44 <CmdDump+0x48>)
 8001a08:	d109      	bne.n	8001a1e <CmdDump+0x22>
    printf("dump {<address> {<count>}}\n\n"
 8001a0a:	480f      	ldr	r0, [pc, #60]	; (8001a48 <CmdDump+0x4c>)
 8001a0c:	f004 fa82 	bl	8005f14 <puts>
	   "\n"
	   "<count> is the number of bytes to dump to the terminal.\n"
	   "If the count is unspecified uses last count. The default\n"
	   "count is 0x100 bytes.\n\n");

    printf("Current address is 0x%08x, current count is 0x%x\n",
 8001a10:	6821      	ldr	r1, [r4, #0]
 8001a12:	682a      	ldr	r2, [r5, #0]
 8001a14:	480d      	ldr	r0, [pc, #52]	; (8001a4c <CmdDump+0x50>)
  }

  DumpBuffer((uint8_t *)address, count, address);
  /* Update parameters for next time */
  address = address+count;
}
 8001a16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	   "\n"
	   "<count> is the number of bytes to dump to the terminal.\n"
	   "If the count is unspecified uses last count. The default\n"
	   "count is 0x100 bytes.\n\n");

    printf("Current address is 0x%08x, current count is 0x%x\n",
 8001a1a:	f004 ba2b 	b.w	8005e74 <printf>
	   (unsigned int)address, (unsigned int)count);
    return;
  }

  /* Fetch address, defaut to last address if missing */
  rc = fetch_uint32_arg(&address);
 8001a1e:	4620      	mov	r0, r4
 8001a20:	f7ff ff6e 	bl	8001900 <fetch_uint32_arg>
  if(rc == 0) {
 8001a24:	b910      	cbnz	r0, 8001a2c <CmdDump+0x30>
    /* Fetch count, default to last count if missing */
    fetch_uint32_arg(&count);
 8001a26:	4628      	mov	r0, r5
 8001a28:	f7ff ff6a 	bl	8001900 <fetch_uint32_arg>
  }

  DumpBuffer((uint8_t *)address, count, address);
 8001a2c:	6820      	ldr	r0, [r4, #0]
 8001a2e:	6829      	ldr	r1, [r5, #0]
 8001a30:	4602      	mov	r2, r0
 8001a32:	f7ff ff89 	bl	8001948 <DumpBuffer>
  /* Update parameters for next time */
  address = address+count;
 8001a36:	6823      	ldr	r3, [r4, #0]
 8001a38:	682a      	ldr	r2, [r5, #0]
 8001a3a:	4413      	add	r3, r2
 8001a3c:	6023      	str	r3, [r4, #0]
 8001a3e:	bd38      	pop	{r3, r4, r5, pc}
 8001a40:	20000ac4 	.word	0x20000ac4
 8001a44:	20000010 	.word	0x20000010
 8001a48:	0800ac8f 	.word	0x0800ac8f
 8001a4c:	0800ae27 	.word	0x0800ae27

08001a50 <_sbrk_r>:
#include <reent.h>

register char *stack_ptr asm("sp");

void *_sbrk_r(struct _reent *ptr, int incr)
{
 8001a50:	b508      	push	{r3, lr}
        extern char end asm("end");
        static char *heap_end;
        char *prev_heap_end;

        if (heap_end == 0)
 8001a52:	4b0a      	ldr	r3, [pc, #40]	; (8001a7c <_sbrk_r+0x2c>)
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	b90a      	cbnz	r2, 8001a5c <_sbrk_r+0xc>
                heap_end = &end;
 8001a58:	4a09      	ldr	r2, [pc, #36]	; (8001a80 <_sbrk_r+0x30>)
 8001a5a:	601a      	str	r2, [r3, #0]

        prev_heap_end = heap_end;
 8001a5c:	6818      	ldr	r0, [r3, #0]
        if (heap_end + incr > stack_ptr)
 8001a5e:	466b      	mov	r3, sp
 8001a60:	4401      	add	r1, r0
 8001a62:	4299      	cmp	r1, r3
 8001a64:	d906      	bls.n	8001a74 <_sbrk_r+0x24>
        {
//              write(1, "Heap and stack collision\n", 25);
//              abort();
                errno = ENOMEM;
 8001a66:	f004 f973 	bl	8005d50 <__errno>
 8001a6a:	230c      	movs	r3, #12
 8001a6c:	6003      	str	r3, [r0, #0]
                return (caddr_t) -1;
 8001a6e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a72:	bd08      	pop	{r3, pc}
        }

        heap_end += incr;
 8001a74:	4b01      	ldr	r3, [pc, #4]	; (8001a7c <_sbrk_r+0x2c>)
 8001a76:	6019      	str	r1, [r3, #0]

        return (caddr_t) prev_heap_end;
}
 8001a78:	bd08      	pop	{r3, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20000ac8 	.word	0x20000ac8
 8001a80:	2000471c 	.word	0x2000471c

08001a84 <_close_r>:

int _close_r(struct _reent *ptr, int file)
{
        return -1;
}
 8001a84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a88:	4770      	bx	lr

08001a8a <_fstat_r>:

int _fstat_r(struct _reent *ptr, int file, struct stat *st)
{
        st->st_mode = S_IFCHR;
 8001a8a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a8e:	6053      	str	r3, [r2, #4]
        return 0;
}
 8001a90:	2000      	movs	r0, #0
 8001a92:	4770      	bx	lr

08001a94 <_isatty_r>:
int _isatty_r(struct _reent *ptr, int file)
{
        return 1;
}
 8001a94:	2001      	movs	r0, #1
 8001a96:	4770      	bx	lr

08001a98 <_lseek_r>:
_off_t _lseek_r(struct _reent *ptr, int i, off_t j, int p)
{
        return 0;
}
 8001a98:	2000      	movs	r0, #0
 8001a9a:	4770      	bx	lr

08001a9c <USBD_CDC_DataIn>:
{
  uint8_t rc;
  uint32_t index=INDEX_USB, tail, count;

  /* Call the original function */
  rc = (*USBDDataIn)(pdev,epnum);
 8001a9c:	4b1c      	ldr	r3, [pc, #112]	; (8001b10 <USBD_CDC_DataIn+0x74>)
#endif

#ifdef USE_USB
/* USB IN endpoint Transmission complete Callback */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8001a9e:	b570      	push	{r4, r5, r6, lr}
  uint8_t rc;
  uint32_t index=INDEX_USB, tail, count;

  /* Call the original function */
  rc = (*USBDDataIn)(pdev,epnum);
 8001aa0:	681b      	ldr	r3, [r3, #0]
#endif

#ifdef USE_USB
/* USB IN endpoint Transmission complete Callback */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8001aa2:	4604      	mov	r4, r0
  uint8_t rc;
  uint32_t index=INDEX_USB, tail, count;

  /* Call the original function */
  rc = (*USBDDataIn)(pdev,epnum);
 8001aa4:	4798      	blx	r3

  if(pdev == &hUSBDDevice) {
 8001aa6:	4b1b      	ldr	r3, [pc, #108]	; (8001b14 <USBD_CDC_DataIn+0x78>)
 8001aa8:	429c      	cmp	r4, r3
{
  uint8_t rc;
  uint32_t index=INDEX_USB, tail, count;

  /* Call the original function */
  rc = (*USBDDataIn)(pdev,epnum);
 8001aaa:	4606      	mov	r6, r0

  if(pdev == &hUSBDDevice) {
 8001aac:	d12d      	bne.n	8001b0a <USBD_CDC_DataIn+0x6e>
    /* Update head and tail pointers, we just sent outSending bytes */
    tail = TerminalState[index].outTail;
 8001aae:	4b1a      	ldr	r3, [pc, #104]	; (8001b18 <USBD_CDC_DataIn+0x7c>)
 8001ab0:	f8b3 1108 	ldrh.w	r1, [r3, #264]	; 0x108
    count = TerminalState[index].outSending;
 8001ab4:	f8b3 210c 	ldrh.w	r2, [r3, #268]	; 0x10c
 8001ab8:	b292      	uxth	r2, r2
    TerminalState[index].outTail = TERMINALINCRBY(tail,count);
 8001aba:	fa12 f181 	uxtah	r1, r2, r1
 8001abe:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8001ac2:	f8a3 1108 	strh.w	r1, [r3, #264]	; 0x108
    TerminalState[index].outCount -= count;
 8001ac6:	f8b3 110a 	ldrh.w	r1, [r3, #266]	; 0x10a
 8001aca:	1a8a      	subs	r2, r1, r2
 8001acc:	b292      	uxth	r2, r2
 8001ace:	f8a3 210a 	strh.w	r2, [r3, #266]	; 0x10a
    TerminalState[index].outSending = 0;
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c

    /* Re - Trigger output from this buffer */
    tail = TerminalState[index].outTail;
 8001ad8:	f8b3 1108 	ldrh.w	r1, [r3, #264]	; 0x108
    count = TerminalState[index].outCount;
 8001adc:	f8b3 210a 	ldrh.w	r2, [r3, #266]	; 0x10a
 8001ae0:	b292      	uxth	r2, r2
    TerminalState[index].outTail = TERMINALINCRBY(tail,count);
    TerminalState[index].outCount -= count;
    TerminalState[index].outSending = 0;

    /* Re - Trigger output from this buffer */
    tail = TerminalState[index].outTail;
 8001ae2:	b289      	uxth	r1, r1
 8001ae4:	461c      	mov	r4, r3
    count = TerminalState[index].outCount;
    if(count != 0) {
 8001ae6:	b182      	cbz	r2, 8001b0a <USBD_CDC_DataIn+0x6e>
      /* Only allow a transfer to the end of the buffer */
      if((count + tail) >= TERMINALBUFFERSIZE) {
 8001ae8:	188b      	adds	r3, r1, r2
 8001aea:	2b7f      	cmp	r3, #127	; 0x7f
	count = TERMINALBUFFERSIZE - tail;
 8001aec:	bf88      	it	hi
 8001aee:	f1c1 0280 	rsbhi	r2, r1, #128	; 0x80
      }
      USBD_CDC_SetTxBuffer(&hUSBDDevice,
 8001af2:	b295      	uxth	r5, r2
			   (uint8_t*)&(TerminalState[index].outBuffer[tail]),
 8001af4:	4421      	add	r1, r4
    if(count != 0) {
      /* Only allow a transfer to the end of the buffer */
      if((count + tail) >= TERMINALBUFFERSIZE) {
	count = TERMINALBUFFERSIZE - tail;
      }
      USBD_CDC_SetTxBuffer(&hUSBDDevice,
 8001af6:	3186      	adds	r1, #134	; 0x86
 8001af8:	462a      	mov	r2, r5
 8001afa:	4806      	ldr	r0, [pc, #24]	; (8001b14 <USBD_CDC_DataIn+0x78>)
 8001afc:	f003 fa11 	bl	8004f22 <USBD_CDC_SetTxBuffer>
			   (uint8_t*)&(TerminalState[index].outBuffer[tail]),
			   count);
      USBD_CDC_TransmitPacket(&hUSBDDevice);
 8001b00:	4804      	ldr	r0, [pc, #16]	; (8001b14 <USBD_CDC_DataIn+0x78>)
 8001b02:	f003 fa1c 	bl	8004f3e <USBD_CDC_TransmitPacket>
      TerminalState[index].outSending = count;
 8001b06:	f8a4 510c 	strh.w	r5, [r4, #268]	; 0x10c
    }
  }
    
  return rc;
}
 8001b0a:	4630      	mov	r0, r6
 8001b0c:	bd70      	pop	{r4, r5, r6, pc}
 8001b0e:	bf00      	nop
 8001b10:	20003bf4 	.word	0x20003bf4
 8001b14:	200039d0 	.word	0x200039d0
 8001b18:	20000acc 	.word	0x20000acc

08001b1c <CmdStats>:

#endif

/* Dump the terminal statistics */
void CmdStats(int mode)
{
 8001b1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  uint32_t i;
  TerminalStats_t s[INDEX_MAX];

  if(mode != CMD_INTERACTIVE) return;
 8001b20:	4604      	mov	r4, r0

#endif

/* Dump the terminal statistics */
void CmdStats(int mode)
{
 8001b22:	b085      	sub	sp, #20
  uint32_t i;
  TerminalStats_t s[INDEX_MAX];

  if(mode != CMD_INTERACTIVE) return;
 8001b24:	b9e8      	cbnz	r0, 8001b62 <CmdStats+0x46>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b26:	b672      	cpsid	i

  /* Copy terminal stats to local storage, and reset counters atomincally */
  __disable_irq();
  for(i=0; i<INDEX_MAX; i++) {
    s[i] = TerminalState[i].stats;
 8001b28:	480f      	ldr	r0, [pc, #60]	; (8001b68 <CmdStats+0x4c>)
    bzero(&TerminalState[i].stats, sizeof(TerminalState[i].stats));
 8001b2a:	4621      	mov	r1, r4
  if(mode != CMD_INTERACTIVE) return;

  /* Copy terminal stats to local storage, and reset counters atomincally */
  __disable_irq();
  for(i=0; i<INDEX_MAX; i++) {
    s[i] = TerminalState[i].stats;
 8001b2c:	f8d0 6110 	ldr.w	r6, [r0, #272]	; 0x110
 8001b30:	f8d0 5114 	ldr.w	r5, [r0, #276]	; 0x114
 8001b34:	f8d0 9118 	ldr.w	r9, [r0, #280]	; 0x118
 8001b38:	f8d0 811c 	ldr.w	r8, [r0, #284]	; 0x11c
 8001b3c:	f8d0 7120 	ldr.w	r7, [r0, #288]	; 0x120
    bzero(&TerminalState[i].stats, sizeof(TerminalState[i].stats));
 8001b40:	2214      	movs	r2, #20
 8001b42:	f500 7088 	add.w	r0, r0, #272	; 0x110
 8001b46:	f004 f947 	bl	8005dd8 <memset>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8001b4a:	b662      	cpsie	i
  }
  __enable_irq();

  /* Display stats for the user */
  for(i=0; i<INDEX_MAX; i++) {
    printf("Terminal #%u:\n"
 8001b4c:	4807      	ldr	r0, [pc, #28]	; (8001b6c <CmdStats+0x50>)
 8001b4e:	f8cd 9000 	str.w	r9, [sp]
 8001b52:	f8cd 8004 	str.w	r8, [sp, #4]
 8001b56:	9702      	str	r7, [sp, #8]
 8001b58:	4621      	mov	r1, r4
 8001b5a:	4632      	mov	r2, r6
 8001b5c:	462b      	mov	r3, r5
 8001b5e:	f004 f989 	bl	8005e74 <printf>
	   (unsigned int)(s[i].written),
	   (unsigned int)(s[i].receiveTooBig),
	   (unsigned int)(s[i].received));
  }

}
 8001b62:	b005      	add	sp, #20
 8001b64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b68:	20000acc 	.word	0x20000acc
 8001b6c:	0800ae75 	.word	0x0800ae75

08001b70 <TerminalInit>:
/* Private functions */
uint32_t TerminalOutputBufferWrite(uint32_t index, char *p, uint32_t len);
uint32_t TerminalInputBufferWrite(uint32_t index, char *p, uint32_t len);

void TerminalInit(void)
{
 8001b70:	b510      	push	{r4, lr}
#ifdef USE_UART
  GPIO_InitTypeDef  GPIO_InitStruct;
#endif

  /* Set all stream I/O to non-buffered */
  setvbuf(stdin, NULL, _IONBF, 0);
 8001b72:	4c17      	ldr	r4, [pc, #92]	; (8001bd0 <TerminalInit+0x60>)
 8001b74:	6823      	ldr	r3, [r4, #0]
 8001b76:	2100      	movs	r1, #0
 8001b78:	6858      	ldr	r0, [r3, #4]
 8001b7a:	2202      	movs	r2, #2
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	f004 f9d1 	bl	8005f24 <setvbuf>
  setvbuf(stdout, NULL, _IONBF, 0);
 8001b82:	6823      	ldr	r3, [r4, #0]
 8001b84:	2100      	movs	r1, #0
 8001b86:	6898      	ldr	r0, [r3, #8]
 8001b88:	2202      	movs	r2, #2
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	f004 f9ca 	bl	8005f24 <setvbuf>
  setvbuf(stderr, NULL, _IONBF, 0);
 8001b90:	6823      	ldr	r3, [r4, #0]
#endif

#ifdef USE_USB
  /* Initialize USB interface */
  /* Init Device Library */
  USBD_Init(&hUSBDDevice, &VCP_Desc, 0);
 8001b92:	4c10      	ldr	r4, [pc, #64]	; (8001bd4 <TerminalInit+0x64>)
#endif

  /* Set all stream I/O to non-buffered */
  setvbuf(stdin, NULL, _IONBF, 0);
  setvbuf(stdout, NULL, _IONBF, 0);
  setvbuf(stderr, NULL, _IONBF, 0);
 8001b94:	68d8      	ldr	r0, [r3, #12]
 8001b96:	2100      	movs	r1, #0
 8001b98:	460b      	mov	r3, r1
 8001b9a:	2202      	movs	r2, #2
 8001b9c:	f004 f9c2 	bl	8005f24 <setvbuf>
#endif

#ifdef USE_USB
  /* Initialize USB interface */
  /* Init Device Library */
  USBD_Init(&hUSBDDevice, &VCP_Desc, 0);
 8001ba0:	4620      	mov	r0, r4
 8001ba2:	490d      	ldr	r1, [pc, #52]	; (8001bd8 <TerminalInit+0x68>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f002 fdd9 	bl	800475c <USBD_Init>
  
  /* Add Supported Class */
  /* Save, and replace DataIn callback with our own...*/
  USBDDataIn = USBD_CDC.DataIn;
 8001baa:	490c      	ldr	r1, [pc, #48]	; (8001bdc <TerminalInit+0x6c>)
 8001bac:	4b0c      	ldr	r3, [pc, #48]	; (8001be0 <TerminalInit+0x70>)
 8001bae:	694a      	ldr	r2, [r1, #20]
 8001bb0:	601a      	str	r2, [r3, #0]
  USBD_CDC.DataIn = USBD_CDC_DataIn;
  USBD_RegisterClass(&hUSBDDevice, &USBD_CDC);
 8001bb2:	4620      	mov	r0, r4
  USBD_Init(&hUSBDDevice, &VCP_Desc, 0);
  
  /* Add Supported Class */
  /* Save, and replace DataIn callback with our own...*/
  USBDDataIn = USBD_CDC.DataIn;
  USBD_CDC.DataIn = USBD_CDC_DataIn;
 8001bb4:	4b0b      	ldr	r3, [pc, #44]	; (8001be4 <TerminalInit+0x74>)
 8001bb6:	614b      	str	r3, [r1, #20]
  USBD_RegisterClass(&hUSBDDevice, &USBD_CDC);
 8001bb8:	f002 fde5 	bl	8004786 <USBD_RegisterClass>
  
  /* Add CDC Interface Class */
  USBD_CDC_RegisterInterface(&hUSBDDevice, &USBD_CDC_fops);
 8001bbc:	4620      	mov	r0, r4
 8001bbe:	490a      	ldr	r1, [pc, #40]	; (8001be8 <TerminalInit+0x78>)
 8001bc0:	f003 f9a8 	bl	8004f14 <USBD_CDC_RegisterInterface>
  
  /* Start Device Process */
  USBD_Start(&hUSBDDevice);
 8001bc4:	4620      	mov	r0, r4
#endif

}
 8001bc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  
  /* Add CDC Interface Class */
  USBD_CDC_RegisterInterface(&hUSBDDevice, &USBD_CDC_fops);
  
  /* Start Device Process */
  USBD_Start(&hUSBDDevice);
 8001bca:	f002 bde3 	b.w	8004794 <USBD_Start>
 8001bce:	bf00      	nop
 8001bd0:	20000628 	.word	0x20000628
 8001bd4:	200039d0 	.word	0x200039d0
 8001bd8:	20000128 	.word	0x20000128
 8001bdc:	2000005c 	.word	0x2000005c
 8001be0:	20003bf4 	.word	0x20003bf4
 8001be4:	08001a9d 	.word	0x08001a9d
 8001be8:	20000168 	.word	0x20000168

08001bec <TerminalRead>:

/* Attempt to read a block of data from the Terminal buffer
 * return the actual number of bytes read.
 */
uint32_t TerminalRead(uint32_t index, uint8_t *ptr, uint32_t len)
{
 8001bec:	b5f0      	push	{r4, r5, r6, r7, lr}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bee:	b672      	cpsid	i
 8001bf0:	440a      	add	r2, r1
  /* try to read len characters from the input buffer */

  /* Crticial section begin */
  __disable_irq();
  count = 0;
  while(TerminalState[index].inCount && (count < len)) {
 8001bf2:	460e      	mov	r6, r1
 8001bf4:	4f0f      	ldr	r7, [pc, #60]	; (8001c34 <TerminalRead+0x48>)
 8001bf6:	f44f 7592 	mov.w	r5, #292	; 0x124
 8001bfa:	4345      	muls	r5, r0
 8001bfc:	197c      	adds	r4, r7, r5
 8001bfe:	3480      	adds	r4, #128	; 0x80
 8001c00:	88a3      	ldrh	r3, [r4, #4]
 8001c02:	b29b      	uxth	r3, r3
 8001c04:	ebc1 0e06 	rsb	lr, r1, r6
 8001c08:	b183      	cbz	r3, 8001c2c <TerminalRead+0x40>
 8001c0a:	4296      	cmp	r6, r2
 8001c0c:	d00e      	beq.n	8001c2c <TerminalRead+0x40>
    tail   = TerminalState[index].inTail;
 8001c0e:	8863      	ldrh	r3, [r4, #2]
 8001c10:	b29b      	uxth	r3, r3
    *ptr++ = TerminalState[index].inBuffer[tail];
 8001c12:	441d      	add	r5, r3
    TerminalState[index].inTail = TERMINALINCR(tail);
 8001c14:	3301      	adds	r3, #1
  /* Crticial section begin */
  __disable_irq();
  count = 0;
  while(TerminalState[index].inCount && (count < len)) {
    tail   = TerminalState[index].inTail;
    *ptr++ = TerminalState[index].inBuffer[tail];
 8001c16:	5d7d      	ldrb	r5, [r7, r5]
 8001c18:	f806 5b01 	strb.w	r5, [r6], #1
    TerminalState[index].inTail = TERMINALINCR(tail);
 8001c1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c20:	8063      	strh	r3, [r4, #2]
    TerminalState[index].inCount--;
 8001c22:	88a3      	ldrh	r3, [r4, #4]
 8001c24:	3b01      	subs	r3, #1
 8001c26:	b29b      	uxth	r3, r3
 8001c28:	80a3      	strh	r3, [r4, #4]
 8001c2a:	e7e3      	b.n	8001bf4 <TerminalRead+0x8>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8001c2c:	b662      	cpsie	i
  /* Critical section end */
  __enable_irq();

  return count;

}
 8001c2e:	4670      	mov	r0, lr
 8001c30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c32:	bf00      	nop
 8001c34:	20000acc 	.word	0x20000acc

08001c38 <_read_r>:
}

int _read_r( void *r, int fd, char *ptr, int len )
{
  uint32_t count;
  count = TerminalRead(0, (uint8_t *)ptr, len);
 8001c38:	4611      	mov	r1, r2
 8001c3a:	2000      	movs	r0, #0
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	f7ff bfd5 	b.w	8001bec <TerminalRead>

08001c42 <TerminalReadNonBlock>:

/* Attempt to read a single character from the Terminal buffer(s), return 1
 * if none are available. Return 0 if there is a character available.
 */
int TerminalReadNonBlock(uint32_t index, char *c)
{
 8001c42:	b508      	push	{r3, lr}
  /* Check for a character to be ready */
  if(TerminalRead(index,(uint8_t*)c,1) == 0) {
 8001c44:	2201      	movs	r2, #1
 8001c46:	f7ff ffd1 	bl	8001bec <TerminalRead>
    /* Nope, just return */
    return 1;
  }
  return 0;
}
 8001c4a:	fab0 f080 	clz	r0, r0
 8001c4e:	0940      	lsrs	r0, r0, #5
 8001c50:	bd08      	pop	{r3, pc}

08001c52 <TerminalReadAnyNonBlock>:

/* Scan through all possible terminal input buffers and return if
 * there is a character available.
 */
int TerminalReadAnyNonBlock(char *c)
{
 8001c52:	4601      	mov	r1, r0
 8001c54:	b508      	push	{r3, lr}
  uint32_t i;
  int rc;

  for(i=0; i<INDEX_MAX; i++) {
    rc = TerminalReadNonBlock(i, c);
 8001c56:	2000      	movs	r0, #0
 8001c58:	f7ff fff3 	bl	8001c42 <TerminalReadNonBlock>
    if(rc==0) {
      return rc;
    }
  }
  return 1;
}
 8001c5c:	3000      	adds	r0, #0
 8001c5e:	bf18      	it	ne
 8001c60:	2001      	movne	r0, #1
 8001c62:	bd08      	pop	{r3, pc}

08001c64 <TerminalOutputBufferWrite>:

/* Write a block to the given terminal buffer, assume interrupts can
 * be disabled.
 */
 uint32_t TerminalOutputBufferWrite(uint32_t index, char *p, uint32_t len)
{
 8001c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c66:	4e37      	ldr	r6, [pc, #220]	; (8001d44 <TerminalOutputBufferWrite+0xe0>)
 8001c68:	f44f 7392 	mov.w	r3, #292	; 0x124
#ifdef USE_USB
  uint8_t cdcRc;
#endif
  uint32_t head, tail, count;
  /* Check that our block will ever fit, if not, return fail */
  if(len >= TERMINALBUFFERSIZE) {
 8001c6c:	2a7f      	cmp	r2, #127	; 0x7f
    /* Keep track of how many times this happens */
    TerminalState[index].stats.writeTooBig++;
 8001c6e:	fb03 6300 	mla	r3, r3, r0, r6
#ifdef USE_USB
  uint8_t cdcRc;
#endif
  uint32_t head, tail, count;
  /* Check that our block will ever fit, if not, return fail */
  if(len >= TERMINALBUFFERSIZE) {
 8001c72:	d906      	bls.n	8001c82 <TerminalOutputBufferWrite+0x1e>
    /* Keep track of how many times this happens */
    TerminalState[index].stats.writeTooBig++;
 8001c74:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8001c78:	3201      	adds	r2, #1
 8001c7a:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    return 1;
 8001c7e:	2001      	movs	r0, #1
 8001c80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  }

  if((TerminalState[index].outCount+len) >= TERMINALBUFFERSIZE) {
 8001c82:	f8b3 410a 	ldrh.w	r4, [r3, #266]	; 0x10a
 8001c86:	fa12 f484 	uxtah	r4, r2, r4
 8001c8a:	2c7f      	cmp	r4, #127	; 0x7f
    /* Keep track of how many times we block */
    TerminalState[index].stats.writeBlocked++;
 8001c8c:	bf82      	ittt	hi
 8001c8e:	f8d3 4114 	ldrhi.w	r4, [r3, #276]	; 0x114
 8001c92:	3401      	addhi	r4, #1
 8001c94:	f8c3 4114 	strhi.w	r4, [r3, #276]	; 0x114
  }

  /* Block until there is room in the buffer */
  while((TerminalState[index].outCount+len) >= TERMINALBUFFERSIZE) {} 
 8001c98:	f44f 7392 	mov.w	r3, #292	; 0x124
 8001c9c:	fb03 6300 	mla	r3, r3, r0, r6
 8001ca0:	f8b3 410a 	ldrh.w	r4, [r3, #266]	; 0x10a
 8001ca4:	fa12 f484 	uxtah	r4, r2, r4
 8001ca8:	2c7f      	cmp	r4, #127	; 0x7f
 8001caa:	d8f5      	bhi.n	8001c98 <TerminalOutputBufferWrite+0x34>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cac:	b672      	cpsid	i

  /* Critical section begin */
  __disable_irq();
  /* Copy characters into the buffer */
  TerminalState[index].stats.written += len;  /* gather statistics */
 8001cae:	f8d3 4118 	ldr.w	r4, [r3, #280]	; 0x118
 8001cb2:	4414      	add	r4, r2
 8001cb4:	f8c3 4118 	str.w	r4, [r3, #280]	; 0x118
 8001cb8:	440a      	add	r2, r1
  while((len != 0) 
 8001cba:	4291      	cmp	r1, r2
 8001cbc:	d01c      	beq.n	8001cf8 <TerminalOutputBufferWrite+0x94>
	&& (TerminalState[index].outCount<TERMINALBUFFERSIZE)) {
 8001cbe:	f44f 7392 	mov.w	r3, #292	; 0x124
 8001cc2:	fb03 6300 	mla	r3, r3, r0, r6
 8001cc6:	f503 7584 	add.w	r5, r3, #264	; 0x108
 8001cca:	886c      	ldrh	r4, [r5, #2]
 8001ccc:	b2a4      	uxth	r4, r4
 8001cce:	2c7f      	cmp	r4, #127	; 0x7f
 8001cd0:	d812      	bhi.n	8001cf8 <TerminalOutputBufferWrite+0x94>
    head = TerminalState[index].outHead;
 8001cd2:	f8b3 4106 	ldrh.w	r4, [r3, #262]	; 0x106
    TerminalState[index].outBuffer[head] = *p++;
 8001cd6:	f811 eb01 	ldrb.w	lr, [r1], #1
  __disable_irq();
  /* Copy characters into the buffer */
  TerminalState[index].stats.written += len;  /* gather statistics */
  while((len != 0) 
	&& (TerminalState[index].outCount<TERMINALBUFFERSIZE)) {
    head = TerminalState[index].outHead;
 8001cda:	b2a4      	uxth	r4, r4
 8001cdc:	f503 7780 	add.w	r7, r3, #256	; 0x100
    TerminalState[index].outBuffer[head] = *p++;
 8001ce0:	4423      	add	r3, r4
    TerminalState[index].outHead = TERMINALINCR(head);
 8001ce2:	3401      	adds	r4, #1
 8001ce4:	f004 047f 	and.w	r4, r4, #127	; 0x7f
 8001ce8:	80fc      	strh	r4, [r7, #6]
  /* Copy characters into the buffer */
  TerminalState[index].stats.written += len;  /* gather statistics */
  while((len != 0) 
	&& (TerminalState[index].outCount<TERMINALBUFFERSIZE)) {
    head = TerminalState[index].outHead;
    TerminalState[index].outBuffer[head] = *p++;
 8001cea:	f883 e086 	strb.w	lr, [r3, #134]	; 0x86
    TerminalState[index].outHead = TERMINALINCR(head);
    TerminalState[index].outCount++;
 8001cee:	886b      	ldrh	r3, [r5, #2]
 8001cf0:	3301      	adds	r3, #1
 8001cf2:	b29b      	uxth	r3, r3
 8001cf4:	806b      	strh	r3, [r5, #2]
 8001cf6:	e7e0      	b.n	8001cba <TerminalOutputBufferWrite+0x56>
    len--;
  }
  
  /* Trigger output from this buffer */
  tail = TerminalState[index].outTail;
 8001cf8:	f44f 7392 	mov.w	r3, #292	; 0x124
 8001cfc:	fb03 6300 	mla	r3, r3, r0, r6
 8001d00:	f8b3 2108 	ldrh.w	r2, [r3, #264]	; 0x108
 8001d04:	b295      	uxth	r5, r2
  count = TerminalState[index].outCount;
 8001d06:	f8b3 210a 	ldrh.w	r2, [r3, #266]	; 0x10a
 8001d0a:	b292      	uxth	r2, r2
  /* Only allow a transfer to the end of the buffer */
  if((count + tail) >= TERMINALBUFFERSIZE) {
 8001d0c:	1953      	adds	r3, r2, r5
 8001d0e:	2b7f      	cmp	r3, #127	; 0x7f
    count = TERMINALBUFFERSIZE - tail;
 8001d10:	bf88      	it	hi
 8001d12:	f1c5 0280 	rsbhi	r2, r5, #128	; 0x80
  }
  switch(index) {
 8001d16:	b990      	cbnz	r0, 8001d3e <TerminalOutputBufferWrite+0xda>
    }
    break;
#endif
#ifdef USE_USB
  case INDEX_USB: /* USB */
    if(hUSBDDevice.dev_state == USBD_STATE_CONFIGURED) {
 8001d18:	4f0b      	ldr	r7, [pc, #44]	; (8001d48 <TerminalOutputBufferWrite+0xe4>)
 8001d1a:	f897 31fc 	ldrb.w	r3, [r7, #508]	; 0x1fc
 8001d1e:	2b03      	cmp	r3, #3
 8001d20:	d10d      	bne.n	8001d3e <TerminalOutputBufferWrite+0xda>
      USBD_CDC_SetTxBuffer(&hUSBDDevice,
 8001d22:	b294      	uxth	r4, r2
			   (uint8_t*)&(TerminalState[index].outBuffer[tail]),
 8001d24:	1971      	adds	r1, r6, r5
    break;
#endif
#ifdef USE_USB
  case INDEX_USB: /* USB */
    if(hUSBDDevice.dev_state == USBD_STATE_CONFIGURED) {
      USBD_CDC_SetTxBuffer(&hUSBDDevice,
 8001d26:	4638      	mov	r0, r7
 8001d28:	3186      	adds	r1, #134	; 0x86
 8001d2a:	4622      	mov	r2, r4
 8001d2c:	f003 f8f9 	bl	8004f22 <USBD_CDC_SetTxBuffer>
			   (uint8_t*)&(TerminalState[index].outBuffer[tail]),
			   count);
      cdcRc = USBD_CDC_TransmitPacket(&hUSBDDevice);
 8001d30:	4638      	mov	r0, r7
 8001d32:	f003 f904 	bl	8004f3e <USBD_CDC_TransmitPacket>
      if(cdcRc == USBD_OK) {
 8001d36:	b910      	cbnz	r0, 8001d3e <TerminalOutputBufferWrite+0xda>
	/* CDC was not busy, and we are now sending */
	TerminalState[index].outSending = count;
 8001d38:	4b02      	ldr	r3, [pc, #8]	; (8001d44 <TerminalOutputBufferWrite+0xe0>)
 8001d3a:	f8a3 410c 	strh.w	r4, [r3, #268]	; 0x10c
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8001d3e:	b662      	cpsie	i
 8001d40:	2000      	movs	r0, #0
    

  /* Critical section end */
  __enable_irq();
  return 0;
}
 8001d42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d44:	20000acc 	.word	0x20000acc
 8001d48:	200039d0 	.word	0x200039d0

08001d4c <_write_r>:
#endif

}

int _write_r(void *reent, int fd, char *ptr, size_t len)
{
 8001d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d4e:	461d      	mov	r5, r3
 8001d50:	4614      	mov	r4, r2
 8001d52:	18d7      	adds	r7, r2, r3
  uint32_t count;
  /* Frob buffer to add appropriate carriage returns and newlines */
  count = len;
  while(count != 0) {
 8001d54:	42bc      	cmp	r4, r7
 8001d56:	4626      	mov	r6, r4
 8001d58:	d00f      	beq.n	8001d7a <_write_r+0x2e>
    if(*ptr == '\n') {
 8001d5a:	7833      	ldrb	r3, [r6, #0]
 8001d5c:	2b0a      	cmp	r3, #10
 8001d5e:	f104 0401 	add.w	r4, r4, #1
 8001d62:	d104      	bne.n	8001d6e <_write_r+0x22>
      /* XXX handle buffer overflow */
#ifdef USE_UART
      TerminalOutputBufferWrite(INDEX_UART,"\r",1);
#endif
#ifdef USE_USB
      TerminalOutputBufferWrite(INDEX_USB,"\r",1);
 8001d64:	2000      	movs	r0, #0
 8001d66:	4906      	ldr	r1, [pc, #24]	; (8001d80 <_write_r+0x34>)
 8001d68:	2201      	movs	r2, #1
 8001d6a:	f7ff ff7b 	bl	8001c64 <TerminalOutputBufferWrite>
    }
#ifdef USE_UART
    TerminalOutputBufferWrite(INDEX_UART,ptr,1);
#endif
#ifdef USE_USB
    TerminalOutputBufferWrite(INDEX_USB,ptr,1);
 8001d6e:	4631      	mov	r1, r6
 8001d70:	2201      	movs	r2, #1
 8001d72:	2000      	movs	r0, #0
 8001d74:	f7ff ff76 	bl	8001c64 <TerminalOutputBufferWrite>
 8001d78:	e7ec      	b.n	8001d54 <_write_r+0x8>
    /* Transfer error in transmission process */
    Error_Handler();
  }
#endif
  return len;
}
 8001d7a:	4628      	mov	r0, r5
 8001d7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	0800abee 	.word	0x0800abee

08001d84 <TerminalInputBufferWrite>:
  __enable_irq();
  return 0;
}

uint32_t TerminalInputBufferWrite(uint32_t index, char *p, uint32_t len)
{
 8001d84:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t head;

  /* Critical Section begin */
  //__disable_irq();
  /* Check that our block will fit, if not, return fail */
  if((TerminalState[index].inCount + len) >= TERMINALBUFFERSIZE) {
 8001d86:	4d1a      	ldr	r5, [pc, #104]	; (8001df0 <TerminalInputBufferWrite+0x6c>)
 8001d88:	f44f 7392 	mov.w	r3, #292	; 0x124
 8001d8c:	fb03 5300 	mla	r3, r3, r0, r5
 8001d90:	f8b3 4084 	ldrh.w	r4, [r3, #132]	; 0x84
 8001d94:	fa12 f484 	uxtah	r4, r2, r4
 8001d98:	2c7f      	cmp	r4, #127	; 0x7f
 8001d9a:	d906      	bls.n	8001daa <TerminalInputBufferWrite+0x26>
    //__enable_irq();
    TerminalState[index].stats.receiveTooBig++;
 8001d9c:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8001da0:	3201      	adds	r2, #1
 8001da2:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
    return 1;
 8001da6:	2001      	movs	r0, #1
 8001da8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  }
  /* Copy characters into the buffer */
  TerminalState[index].stats.received += len;
 8001daa:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 8001dae:	4414      	add	r4, r2
 8001db0:	f8c3 4120 	str.w	r4, [r3, #288]	; 0x120
 8001db4:	440a      	add	r2, r1
  while(len != 0) {
 8001db6:	4291      	cmp	r1, r2
 8001db8:	d017      	beq.n	8001dea <TerminalInputBufferWrite+0x66>
    head = TerminalState[index].inHead;
 8001dba:	f44f 7492 	mov.w	r4, #292	; 0x124
 8001dbe:	4344      	muls	r4, r0
 8001dc0:	192f      	adds	r7, r5, r4
    TerminalState[index].inBuffer[head] = *p++;
 8001dc2:	f811 eb01 	ldrb.w	lr, [r1], #1
    return 1;
  }
  /* Copy characters into the buffer */
  TerminalState[index].stats.received += len;
  while(len != 0) {
    head = TerminalState[index].inHead;
 8001dc6:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8001dca:	b29b      	uxth	r3, r3
    TerminalState[index].inBuffer[head] = *p++;
 8001dcc:	441c      	add	r4, r3
    TerminalState[index].inHead = TERMINALINCR(head);
 8001dce:	3301      	adds	r3, #1
 8001dd0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001dd4:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
    TerminalState[index].inCount++;
 8001dd8:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
  }
  /* Copy characters into the buffer */
  TerminalState[index].stats.received += len;
  while(len != 0) {
    head = TerminalState[index].inHead;
    TerminalState[index].inBuffer[head] = *p++;
 8001ddc:	f805 e004 	strb.w	lr, [r5, r4]
    TerminalState[index].inHead = TERMINALINCR(head);
    TerminalState[index].inCount++;
 8001de0:	3301      	adds	r3, #1
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
 8001de8:	e7e5      	b.n	8001db6 <TerminalInputBufferWrite+0x32>
    len--;
  }
  
  /* Critical section end */
  //__enable_irq();
  return 0;
 8001dea:	2000      	movs	r0, #0
}
 8001dec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dee:	bf00      	nop
 8001df0:	20000acc 	.word	0x20000acc

08001df4 <USB_LP_CAN_RX0_IRQHandler>:
void USB_LP_CAN_RX0_IRQHandler(void)
#elif defined (USE_USB_INTERRUPT_REMAPPED)
void USB_LP_IRQHandler(void)
#endif
{
  HAL_PCD_IRQHandler(&hpcd);
 8001df4:	4801      	ldr	r0, [pc, #4]	; (8001dfc <USB_LP_CAN_RX0_IRQHandler+0x8>)
 8001df6:	f001 bc4c 	b.w	8003692 <HAL_PCD_IRQHandler>
 8001dfa:	bf00      	nop
 8001dfc:	20003bf8 	.word	0x20003bf8

08001e00 <DecodeReadRegister>:
#include "decoder.h"


/* Read a specific register from memory */
uint32_t DecodeReadRegister(const Peripheral_t *p, const Register_t *r)
{
 8001e00:	b510      	push	{r4, lr}
 8001e02:	460b      	mov	r3, r1
  uint32_t address, val;

  if(p == NULL) return 0;
 8001e04:	4604      	mov	r4, r0
 8001e06:	b1b0      	cbz	r0, 8001e36 <DecodeReadRegister+0x36>
  if(r == NULL) return 0;
 8001e08:	b1b1      	cbz	r1, 8001e38 <DecodeReadRegister+0x38>
  
  /* Calculate effective address */
  address = p->base + r->offset;
 8001e0a:	8888      	ldrh	r0, [r1, #4]

  /* read register according to size */
  switch(r->size) {
 8001e0c:	7989      	ldrb	r1, [r1, #6]

  if(p == NULL) return 0;
  if(r == NULL) return 0;
  
  /* Calculate effective address */
  address = p->base + r->offset;
 8001e0e:	6862      	ldr	r2, [r4, #4]

  /* read register according to size */
  switch(r->size) {
 8001e10:	2910      	cmp	r1, #16
 8001e12:	d005      	beq.n	8001e20 <DecodeReadRegister+0x20>
 8001e14:	2920      	cmp	r1, #32
 8001e16:	d005      	beq.n	8001e24 <DecodeReadRegister+0x24>
 8001e18:	2908      	cmp	r1, #8
 8001e1a:	d105      	bne.n	8001e28 <DecodeReadRegister+0x28>
  case 8:
    val = *(uint8_t *)address;
 8001e1c:	5c80      	ldrb	r0, [r0, r2]
    break;
 8001e1e:	bd10      	pop	{r4, pc}
  case 16:
    val = *(uint16_t *)address;
 8001e20:	5a80      	ldrh	r0, [r0, r2]
    break;  
 8001e22:	bd10      	pop	{r4, pc}
  case 32:
    val = *(uint32_t *)address;
 8001e24:	5880      	ldr	r0, [r0, r2]
    break;
 8001e26:	bd10      	pop	{r4, pc}
  default:
    printf("Invalid size 0x%x for register %s in periphral %s!\n",
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	4804      	ldr	r0, [pc, #16]	; (8001e3c <DecodeReadRegister+0x3c>)
 8001e2c:	6823      	ldr	r3, [r4, #0]
 8001e2e:	f004 f821 	bl	8005e74 <printf>
	   (unsigned int)r->size,
	   r->name,
	   p->name);
    return 0;
 8001e32:	2000      	movs	r0, #0
 8001e34:	bd10      	pop	{r4, pc}
 8001e36:	bd10      	pop	{r4, pc}
/* Read a specific register from memory */
uint32_t DecodeReadRegister(const Peripheral_t *p, const Register_t *r)
{
  uint32_t address, val;

  if(p == NULL) return 0;
 8001e38:	4608      	mov	r0, r1
	   r->name,
	   p->name);
    return 0;
  }
  return val;
}
 8001e3a:	bd10      	pop	{r4, pc}
 8001e3c:	0800af1f 	.word	0x0800af1f

08001e40 <DecodeWriteRegister>:

/* Read a specific register from memory */
uint32_t DecodeWriteRegister(const Peripheral_t *p, const Register_t *r,
			     uint32_t val)
{
 8001e40:	b538      	push	{r3, r4, r5, lr}
 8001e42:	460b      	mov	r3, r1
  uint32_t address;

  if(p == NULL) return 1;
 8001e44:	4604      	mov	r4, r0
 8001e46:	b1a8      	cbz	r0, 8001e74 <DecodeWriteRegister+0x34>
  if(r == NULL) return 1;
 8001e48:	b1a1      	cbz	r1, 8001e74 <DecodeWriteRegister+0x34>
  
  /* Calculate effective address */
  address = p->base + r->offset;
 8001e4a:	888d      	ldrh	r5, [r1, #4]

  /* read register according to size */
  switch(r->size) {
 8001e4c:	7989      	ldrb	r1, [r1, #6]

  if(p == NULL) return 1;
  if(r == NULL) return 1;
  
  /* Calculate effective address */
  address = p->base + r->offset;
 8001e4e:	6840      	ldr	r0, [r0, #4]

  /* read register according to size */
  switch(r->size) {
 8001e50:	2910      	cmp	r1, #16
 8001e52:	d005      	beq.n	8001e60 <DecodeWriteRegister+0x20>
 8001e54:	2920      	cmp	r1, #32
 8001e56:	d005      	beq.n	8001e64 <DecodeWriteRegister+0x24>
 8001e58:	2908      	cmp	r1, #8
 8001e5a:	d106      	bne.n	8001e6a <DecodeWriteRegister+0x2a>
  case 8:
    *(uint8_t *)address = val;
 8001e5c:	542a      	strb	r2, [r5, r0]
 8001e5e:	e002      	b.n	8001e66 <DecodeWriteRegister+0x26>
    break;
  case 16:
    *(uint16_t *)address = val;
 8001e60:	522a      	strh	r2, [r5, r0]
 8001e62:	e000      	b.n	8001e66 <DecodeWriteRegister+0x26>
    break;  
  case 32:
    *(uint32_t *)address = val;
 8001e64:	502a      	str	r2, [r5, r0]
	   (unsigned int)r->size,
	   r->name,
	   p->name);
    return 1;
  }
  return 0;
 8001e66:	2000      	movs	r0, #0
  case 16:
    *(uint16_t *)address = val;
    break;  
  case 32:
    *(uint32_t *)address = val;
    break;
 8001e68:	bd38      	pop	{r3, r4, r5, pc}
  default:
    printf("Invalid size 0x%x for register %s in periphral %s!\n",
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	4802      	ldr	r0, [pc, #8]	; (8001e78 <DecodeWriteRegister+0x38>)
 8001e6e:	6823      	ldr	r3, [r4, #0]
 8001e70:	f004 f800 	bl	8005e74 <printf>
uint32_t DecodeWriteRegister(const Peripheral_t *p, const Register_t *r,
			     uint32_t val)
{
  uint32_t address;

  if(p == NULL) return 1;
 8001e74:	2001      	movs	r0, #1
	   r->name,
	   p->name);
    return 1;
  }
  return 0;
}
 8001e76:	bd38      	pop	{r3, r4, r5, pc}
 8001e78:	0800af1f 	.word	0x0800af1f

08001e7c <DecodeField>:

/* Decode a field */
void DecodeField(const Field_t *f, uint32_t val)
{
 8001e7c:	b530      	push	{r4, r5, lr}
 8001e7e:	b085      	sub	sp, #20
  uint32_t v;
  if(f == NULL) return;
 8001e80:	b198      	cbz	r0, 8001eaa <DecodeField+0x2e>

  v = (val >> (f->offset)) & ((1<<f->width)-1);
 8001e82:	7944      	ldrb	r4, [r0, #5]
 8001e84:	7905      	ldrb	r5, [r0, #4]
  printf("  %21s : 0x%-2x (%6u) %2u %s offset: %u\n",
 8001e86:	4b0a      	ldr	r3, [pc, #40]	; (8001eb0 <DecodeField+0x34>)
void DecodeField(const Field_t *f, uint32_t val)
{
  uint32_t v;
  if(f == NULL) return;

  v = (val >> (f->offset)) & ((1<<f->width)-1);
 8001e88:	2201      	movs	r2, #1
 8001e8a:	40a2      	lsls	r2, r4
 8001e8c:	40e9      	lsrs	r1, r5
 8001e8e:	3a01      	subs	r2, #1
 8001e90:	400a      	ands	r2, r1
  printf("  %21s : 0x%-2x (%6u) %2u %s offset: %u\n",
 8001e92:	6801      	ldr	r1, [r0, #0]
 8001e94:	4807      	ldr	r0, [pc, #28]	; (8001eb4 <DecodeField+0x38>)
 8001e96:	9400      	str	r4, [sp, #0]
 8001e98:	2c01      	cmp	r4, #1
 8001e9a:	bf98      	it	ls
 8001e9c:	4603      	movls	r3, r0
 8001e9e:	9301      	str	r3, [sp, #4]
 8001ea0:	9502      	str	r5, [sp, #8]
 8001ea2:	4805      	ldr	r0, [pc, #20]	; (8001eb8 <DecodeField+0x3c>)
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	f003 ffe5 	bl	8005e74 <printf>
	 (unsigned int)v,
	 (unsigned int)v,
	 (unsigned int)(f->width),
	 (f->width > 1 ) ? "bits," : "bit, ",
	 (unsigned int)(f->offset));
}
 8001eaa:	b005      	add	sp, #20
 8001eac:	bd30      	pop	{r4, r5, pc}
 8001eae:	bf00      	nop
 8001eb0:	0800af53 	.word	0x0800af53
 8001eb4:	0800af59 	.word	0x0800af59
 8001eb8:	0800af5f 	.word	0x0800af5f

08001ebc <DecodeRegister>:

/* Decode a register */
void DecodeRegister(const Register_t *r, uint32_t base, uint32_t val,
		    uint32_t decodeFields)
{
 8001ebc:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001ebe:	4616      	mov	r6, r2
 8001ec0:	461d      	mov	r5, r3
  Field_t const *f;
  
  if(r == NULL) return;
 8001ec2:	4604      	mov	r4, r0
 8001ec4:	b1d8      	cbz	r0, 8001efe <DecodeRegister+0x42>

  //  printf("\tRegister :\n");
  printf(" Register %-13s : 0x%08x (%10u) Size: %2u Address: 0x%08x\n",
 8001ec6:	7983      	ldrb	r3, [r0, #6]
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	8883      	ldrh	r3, [r0, #4]
 8001ecc:	480d      	ldr	r0, [pc, #52]	; (8001f04 <DecodeRegister+0x48>)
	 r->name,
	 (unsigned int)val,
	 (unsigned int)val,
	 (unsigned int)r->size,
	 (unsigned int)(base + r->offset)
 8001ece:	4419      	add	r1, r3
  Field_t const *f;
  
  if(r == NULL) return;

  //  printf("\tRegister :\n");
  printf(" Register %-13s : 0x%08x (%10u) Size: %2u Address: 0x%08x\n",
 8001ed0:	9101      	str	r1, [sp, #4]
 8001ed2:	6821      	ldr	r1, [r4, #0]
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	f003 ffcd 	bl	8005e74 <printf>
	 (unsigned int)r->size,
	 (unsigned int)(base + r->offset)
	 );

  /* Dump out fields */
  if(r->fields != NULL && decodeFields) {
 8001eda:	68a4      	ldr	r4, [r4, #8]
 8001edc:	b144      	cbz	r4, 8001ef0 <DecodeRegister+0x34>
 8001ede:	b175      	cbz	r5, 8001efe <DecodeRegister+0x42>
    for(f = r->fields; f->name != NULL; f++) {
 8001ee0:	6823      	ldr	r3, [r4, #0]
 8001ee2:	b133      	cbz	r3, 8001ef2 <DecodeRegister+0x36>
      DecodeField(f,val);
 8001ee4:	4620      	mov	r0, r4
 8001ee6:	4631      	mov	r1, r6
 8001ee8:	f7ff ffc8 	bl	8001e7c <DecodeField>
	 (unsigned int)(base + r->offset)
	 );

  /* Dump out fields */
  if(r->fields != NULL && decodeFields) {
    for(f = r->fields; f->name != NULL; f++) {
 8001eec:	3408      	adds	r4, #8
 8001eee:	e7f7      	b.n	8001ee0 <DecodeRegister+0x24>
      DecodeField(f,val);
    }
  }
  if(decodeFields) {
 8001ef0:	b12d      	cbz	r5, 8001efe <DecodeRegister+0x42>
    printf("\n");
 8001ef2:	200a      	movs	r0, #10
  }

}
 8001ef4:	b002      	add	sp, #8
 8001ef6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    for(f = r->fields; f->name != NULL; f++) {
      DecodeField(f,val);
    }
  }
  if(decodeFields) {
    printf("\n");
 8001efa:	f003 bfcf 	b.w	8005e9c <putchar>
  }

}
 8001efe:	b002      	add	sp, #8
 8001f00:	bd70      	pop	{r4, r5, r6, pc}
 8001f02:	bf00      	nop
 8001f04:	0800af88 	.word	0x0800af88

08001f08 <DecodePeripheral>:

/* Decode a peripheral */
void DecodePeripheral(const Peripheral_t *p, uint32_t decodeFields)
{
 8001f08:	b570      	push	{r4, r5, r6, lr}
 8001f0a:	460e      	mov	r6, r1
  Register_t const *r;
  uint32_t val;

  if(p == NULL) return;
 8001f0c:	4605      	mov	r5, r0
 8001f0e:	b1a8      	cbz	r0, 8001f3c <DecodePeripheral+0x34>
  
  printf("Peripheral %-13s: Base address: 0x%08x\n",
 8001f10:	480b      	ldr	r0, [pc, #44]	; (8001f40 <DecodePeripheral+0x38>)
 8001f12:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001f16:	f003 ffad 	bl	8005e74 <printf>
	 p->name,  (unsigned int)p->base);

  /* Dump out registers */
  if(p->registers != NULL) {
 8001f1a:	68ac      	ldr	r4, [r5, #8]
 8001f1c:	b904      	cbnz	r4, 8001f20 <DecodePeripheral+0x18>
 8001f1e:	bd70      	pop	{r4, r5, r6, pc}
    for(r = p->registers; r->name != NULL; r++) {
 8001f20:	6823      	ldr	r3, [r4, #0]
 8001f22:	b15b      	cbz	r3, 8001f3c <DecodePeripheral+0x34>
      /* Read value */
      val = DecodeReadRegister(p,r);
 8001f24:	4621      	mov	r1, r4
 8001f26:	4628      	mov	r0, r5
 8001f28:	f7ff ff6a 	bl	8001e00 <DecodeReadRegister>
      /* Decode Register, but don't dump fields */
      DecodeRegister(r, p->base, val, decodeFields);
 8001f2c:	6869      	ldr	r1, [r5, #4]

  /* Dump out registers */
  if(p->registers != NULL) {
    for(r = p->registers; r->name != NULL; r++) {
      /* Read value */
      val = DecodeReadRegister(p,r);
 8001f2e:	4602      	mov	r2, r0
      /* Decode Register, but don't dump fields */
      DecodeRegister(r, p->base, val, decodeFields);
 8001f30:	4633      	mov	r3, r6
 8001f32:	4620      	mov	r0, r4
 8001f34:	f7ff ffc2 	bl	8001ebc <DecodeRegister>
  printf("Peripheral %-13s: Base address: 0x%08x\n",
	 p->name,  (unsigned int)p->base);

  /* Dump out registers */
  if(p->registers != NULL) {
    for(r = p->registers; r->name != NULL; r++) {
 8001f38:	340c      	adds	r4, #12
 8001f3a:	e7f1      	b.n	8001f20 <DecodePeripheral+0x18>
 8001f3c:	bd70      	pop	{r4, r5, r6, pc}
 8001f3e:	bf00      	nop
 8001f40:	0800afc3 	.word	0x0800afc3

08001f44 <DecodePrintPeripherals>:
  }
}

/* Pretty print the names of all the peripherals */
void DecodePrintPeripherals(const Peripheral_t *p)
{
 8001f44:	b538      	push	{r3, r4, r5, lr}
 8001f46:	4605      	mov	r5, r0
  uint32_t col;
  col = 8;
  printf("\t");
 8001f48:	2009      	movs	r0, #9
 8001f4a:	f003 ffa7 	bl	8005e9c <putchar>

/* Pretty print the names of all the peripherals */
void DecodePrintPeripherals(const Peripheral_t *p)
{
  uint32_t col;
  col = 8;
 8001f4e:	2408      	movs	r4, #8
  printf("\t");
  for(; p->name != NULL; p++) {
 8001f50:	6829      	ldr	r1, [r5, #0]
 8001f52:	b189      	cbz	r1, 8001f78 <DecodePrintPeripherals+0x34>
    col += printf("%s",p->name);
 8001f54:	4809      	ldr	r0, [pc, #36]	; (8001f7c <DecodePrintPeripherals+0x38>)
 8001f56:	f003 ff8d 	bl	8005e74 <printf>
    if((p+1)->name != NULL) {
 8001f5a:	68eb      	ldr	r3, [r5, #12]
{
  uint32_t col;
  col = 8;
  printf("\t");
  for(; p->name != NULL; p++) {
    col += printf("%s",p->name);
 8001f5c:	4404      	add	r4, r0
    if((p+1)->name != NULL) {
 8001f5e:	b14b      	cbz	r3, 8001f74 <DecodePrintPeripherals+0x30>
      col += printf(", ");
 8001f60:	4807      	ldr	r0, [pc, #28]	; (8001f80 <DecodePrintPeripherals+0x3c>)
 8001f62:	f003 ff87 	bl	8005e74 <printf>
 8001f66:	4404      	add	r4, r0
      if(col > 70) {
 8001f68:	2c46      	cmp	r4, #70	; 0x46
 8001f6a:	d903      	bls.n	8001f74 <DecodePrintPeripherals+0x30>
	col = 8;
	printf("\n\t");
 8001f6c:	4805      	ldr	r0, [pc, #20]	; (8001f84 <DecodePrintPeripherals+0x40>)
 8001f6e:	f003 ff81 	bl	8005e74 <printf>
  for(; p->name != NULL; p++) {
    col += printf("%s",p->name);
    if((p+1)->name != NULL) {
      col += printf(", ");
      if(col > 70) {
	col = 8;
 8001f72:	2408      	movs	r4, #8
void DecodePrintPeripherals(const Peripheral_t *p)
{
  uint32_t col;
  col = 8;
  printf("\t");
  for(; p->name != NULL; p++) {
 8001f74:	350c      	adds	r5, #12
 8001f76:	e7eb      	b.n	8001f50 <DecodePrintPeripherals+0xc>
	col = 8;
	printf("\n\t");
      }
    }
  }
}
 8001f78:	bd38      	pop	{r3, r4, r5, pc}
 8001f7a:	bf00      	nop
 8001f7c:	0800ac76 	.word	0x0800ac76
 8001f80:	0800af5c 	.word	0x0800af5c
 8001f84:	0800afeb 	.word	0x0800afeb

08001f88 <DecodePrintRegisters>:

void DecodePrintRegisters(const Register_t *r) {
 8001f88:	b538      	push	{r3, r4, r5, lr}
 8001f8a:	4605      	mov	r5, r0
  uint8_t col;
  col = 8;
  printf("\t");
 8001f8c:	2009      	movs	r0, #9
 8001f8e:	f003 ff85 	bl	8005e9c <putchar>
  }
}

void DecodePrintRegisters(const Register_t *r) {
  uint8_t col;
  col = 8;
 8001f92:	2408      	movs	r4, #8
  printf("\t");
  for(; r->name != NULL; r++) {
 8001f94:	6829      	ldr	r1, [r5, #0]
 8001f96:	b199      	cbz	r1, 8001fc0 <DecodePrintRegisters+0x38>
    col += printf("%s",r->name);
 8001f98:	480a      	ldr	r0, [pc, #40]	; (8001fc4 <DecodePrintRegisters+0x3c>)
 8001f9a:	f003 ff6b 	bl	8005e74 <printf>
    if((r+1)->name != NULL) {
 8001f9e:	68eb      	ldr	r3, [r5, #12]
void DecodePrintRegisters(const Register_t *r) {
  uint8_t col;
  col = 8;
  printf("\t");
  for(; r->name != NULL; r++) {
    col += printf("%s",r->name);
 8001fa0:	4420      	add	r0, r4
 8001fa2:	b2c4      	uxtb	r4, r0
    if((r+1)->name != NULL) {
 8001fa4:	b153      	cbz	r3, 8001fbc <DecodePrintRegisters+0x34>
      col += printf(", ");
 8001fa6:	4808      	ldr	r0, [pc, #32]	; (8001fc8 <DecodePrintRegisters+0x40>)
 8001fa8:	f003 ff64 	bl	8005e74 <printf>
 8001fac:	4420      	add	r0, r4
 8001fae:	b2c4      	uxtb	r4, r0
      if(col > 70) {
 8001fb0:	2c46      	cmp	r4, #70	; 0x46
 8001fb2:	d903      	bls.n	8001fbc <DecodePrintRegisters+0x34>
	col = 8;
	printf("\n\t");
 8001fb4:	4805      	ldr	r0, [pc, #20]	; (8001fcc <DecodePrintRegisters+0x44>)
 8001fb6:	f003 ff5d 	bl	8005e74 <printf>
  for(; r->name != NULL; r++) {
    col += printf("%s",r->name);
    if((r+1)->name != NULL) {
      col += printf(", ");
      if(col > 70) {
	col = 8;
 8001fba:	2408      	movs	r4, #8

void DecodePrintRegisters(const Register_t *r) {
  uint8_t col;
  col = 8;
  printf("\t");
  for(; r->name != NULL; r++) {
 8001fbc:	350c      	adds	r5, #12
 8001fbe:	e7e9      	b.n	8001f94 <DecodePrintRegisters+0xc>
	col = 8;
	printf("\n\t");
      }
    }
  }
}
 8001fc0:	bd38      	pop	{r3, r4, r5, pc}
 8001fc2:	bf00      	nop
 8001fc4:	0800ac76 	.word	0x0800ac76
 8001fc8:	0800af5c 	.word	0x0800af5c
 8001fcc:	0800afeb 	.word	0x0800afeb

08001fd0 <CmdDecode>:

void CmdDecode(int mode)
{
 8001fd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t val,oval,t,m;
  Peripheral_t const *p;
  Register_t const *r;
  Field_t const *f;

  if(mode == CMD_LONG_HELP) {
 8001fd4:	2802      	cmp	r0, #2
    }
  }
}

void CmdDecode(int mode)
{
 8001fd6:	b086      	sub	sp, #24
  uint32_t val,oval,t,m;
  Peripheral_t const *p;
  Register_t const *r;
  Field_t const *f;

  if(mode == CMD_LONG_HELP) {
 8001fd8:	d118      	bne.n	800200c <CmdDecode+0x3c>
    /* Try to fetch a peripheral name, then just give general help */
    rc = fetch_string_arg(&n);
 8001fda:	a805      	add	r0, sp, #20
 8001fdc:	f7ff fca4 	bl	8001928 <fetch_string_arg>
    if(rc) {
 8001fe0:	b910      	cbnz	r0, 8001fe8 <CmdDecode+0x18>
    } else {
      /* User is requesting a list of registers for a peripheral */
      
      /* Locate the peripheral name */
      p = Peripherals;
      while((p->name != NULL) && strcasecmp(n,p->name)) {
 8001fe2:	9e05      	ldr	r6, [sp, #20]
 8001fe4:	4c65      	ldr	r4, [pc, #404]	; (800217c <CmdDecode+0x1ac>)
 8001fe6:	e00d      	b.n	8002004 <CmdDecode+0x34>
  if(mode == CMD_LONG_HELP) {
    /* Try to fetch a peripheral name, then just give general help */
    rc = fetch_string_arg(&n);
    if(rc) {
      /* nothing to fetch, general help */
      printf("decode {<periph> {<reg>}|full}\n"
 8001fe8:	4865      	ldr	r0, [pc, #404]	; (8002180 <CmdDecode+0x1b0>)
 8001fea:	f003 ff93 	bl	8005f14 <puts>
	     "The forms with <val> on the end allow you to set the\n"
	     "selected register/field value\n"
	     "\n"
	     "Valid peripherals are:\n"
	     "\n");
      DecodePrintPeripherals(Peripherals);
 8001fee:	4863      	ldr	r0, [pc, #396]	; (800217c <CmdDecode+0x1ac>)
 8001ff0:	f7ff ffa8 	bl	8001f44 <DecodePrintPeripherals>
      printf("\n\n"
 8001ff4:	4863      	ldr	r0, [pc, #396]	; (8002184 <CmdDecode+0x1b4>)
 8001ff6:	e036      	b.n	8002066 <CmdDecode+0x96>
    } else {
      /* User is requesting a list of registers for a peripheral */
      
      /* Locate the peripheral name */
      p = Peripherals;
      while((p->name != NULL) && strcasecmp(n,p->name)) {
 8001ff8:	4630      	mov	r0, r6
 8001ffa:	4629      	mov	r1, r5
 8001ffc:	f004 f80e 	bl	800601c <strcasecmp>
 8002000:	b308      	cbz	r0, 8002046 <CmdDecode+0x76>
	p++;
 8002002:	340c      	adds	r4, #12
    } else {
      /* User is requesting a list of registers for a peripheral */
      
      /* Locate the peripheral name */
      p = Peripherals;
      while((p->name != NULL) && strcasecmp(n,p->name)) {
 8002004:	6825      	ldr	r5, [r4, #0]
 8002006:	2d00      	cmp	r5, #0
 8002008:	d1f6      	bne.n	8001ff8 <CmdDecode+0x28>
 800200a:	e014      	b.n	8002036 <CmdDecode+0x66>
    }
    
    return;
  }
  /* User is requesting to decode something */
  rc = fetch_string_arg(&pname);
 800200c:	a802      	add	r0, sp, #8
 800200e:	f7ff fc8b 	bl	8001928 <fetch_string_arg>
  if(rc) {
 8002012:	b910      	cbnz	r0, 800201a <CmdDecode+0x4a>
    return;
  }

  /* Attempt to locate the periperhal */
  p = Peripherals;
  while((p->name != NULL) && strcasecmp(pname,p->name)) {
 8002014:	9e02      	ldr	r6, [sp, #8]
 8002016:	4c59      	ldr	r4, [pc, #356]	; (800217c <CmdDecode+0x1ac>)
 8002018:	e009      	b.n	800202e <CmdDecode+0x5e>
  }
  /* User is requesting to decode something */
  rc = fetch_string_arg(&pname);
  if(rc) {
    /* User did not specify a peripheral name */
    printf("Missing peripheral name, please chose one of:\n\n");
 800201a:	485b      	ldr	r0, [pc, #364]	; (8002188 <CmdDecode+0x1b8>)
 800201c:	f003 ff7a 	bl	8005f14 <puts>
 8002020:	e01d      	b.n	800205e <CmdDecode+0x8e>
    return;
  }

  /* Attempt to locate the periperhal */
  p = Peripherals;
  while((p->name != NULL) && strcasecmp(pname,p->name)) {
 8002022:	4630      	mov	r0, r6
 8002024:	f003 fffa 	bl	800601c <strcasecmp>
 8002028:	4605      	mov	r5, r0
 800202a:	b1f8      	cbz	r0, 800206c <CmdDecode+0x9c>
    p++;
 800202c:	340c      	adds	r4, #12
    return;
  }

  /* Attempt to locate the periperhal */
  p = Peripherals;
  while((p->name != NULL) && strcasecmp(pname,p->name)) {
 800202e:	6821      	ldr	r1, [r4, #0]
 8002030:	2900      	cmp	r1, #0
 8002032:	d1f6      	bne.n	8002022 <CmdDecode+0x52>
 8002034:	e00f      	b.n	8002056 <CmdDecode+0x86>
	p++;
      }

      if(p->name == NULL) {
	/* No valid peripheral name found */
	printf("%s is not a valid peripheral name\n"
 8002036:	4631      	mov	r1, r6
 8002038:	4854      	ldr	r0, [pc, #336]	; (800218c <CmdDecode+0x1bc>)
 800203a:	f003 ff1b 	bl	8005e74 <printf>
	       "Valid peripherals are:\n"
	       "\n",
	       n);
      DecodePrintPeripherals(Peripherals);
 800203e:	484f      	ldr	r0, [pc, #316]	; (800217c <CmdDecode+0x1ac>)
 8002040:	f7ff ff80 	bl	8001f44 <DecodePrintPeripherals>
	return;
 8002044:	e097      	b.n	8002176 <CmdDecode+0x1a6>
      }
      printf("Valid registers for peripheral %s:\n"
 8002046:	4852      	ldr	r0, [pc, #328]	; (8002190 <CmdDecode+0x1c0>)
 8002048:	4629      	mov	r1, r5
 800204a:	f003 ff13 	bl	8005e74 <printf>
	     "\n",
	     p->name);
      DecodePrintRegisters(p->registers);
 800204e:	68a0      	ldr	r0, [r4, #8]
 8002050:	f7ff ff9a 	bl	8001f88 <DecodePrintRegisters>
 8002054:	e006      	b.n	8002064 <CmdDecode+0x94>
    p++;
  }

  if(p->name == NULL) {
    /* No valid peripheral name found */
    printf("'%s' is not a valid peripheral name, valid names for are:\n\n",
 8002056:	484f      	ldr	r0, [pc, #316]	; (8002194 <CmdDecode+0x1c4>)
 8002058:	4631      	mov	r1, r6
 800205a:	f003 ff0b 	bl	8005e74 <printf>
	   pname);
    DecodePrintPeripherals(Peripherals);
 800205e:	4847      	ldr	r0, [pc, #284]	; (800217c <CmdDecode+0x1ac>)
 8002060:	f7ff ff70 	bl	8001f44 <DecodePrintPeripherals>
    printf("\n\n");
 8002064:	484c      	ldr	r0, [pc, #304]	; (8002198 <CmdDecode+0x1c8>)
 8002066:	f003 ff55 	bl	8005f14 <puts>
    return;
 800206a:	e084      	b.n	8002176 <CmdDecode+0x1a6>
  }
  
  /* See if the user is specifying a register */
  rc = fetch_string_arg(&rname);
 800206c:	a803      	add	r0, sp, #12
 800206e:	f7ff fc5b 	bl	8001928 <fetch_string_arg>
  if(rc) {
 8002072:	b110      	cbz	r0, 800207a <CmdDecode+0xaa>
    /* No register name specified, dump whole peripheral */
    DecodePeripheral(p,0);
 8002074:	4620      	mov	r0, r4
 8002076:	4629      	mov	r1, r5
 8002078:	e00f      	b.n	800209a <CmdDecode+0xca>
    return;
  }

  /* See if we can find the register in the list. */
  r = p->registers;
 800207a:	68a5      	ldr	r5, [r4, #8]
  while((r->name != NULL) && strcasecmp(rname,r->name)) {
 800207c:	9e03      	ldr	r6, [sp, #12]
 800207e:	6829      	ldr	r1, [r5, #0]
 8002080:	4630      	mov	r0, r6
 8002082:	b121      	cbz	r1, 800208e <CmdDecode+0xbe>
 8002084:	f003 ffca 	bl	800601c <strcasecmp>
 8002088:	b150      	cbz	r0, 80020a0 <CmdDecode+0xd0>
    r++;
 800208a:	350c      	adds	r5, #12
 800208c:	e7f7      	b.n	800207e <CmdDecode+0xae>
  }

  if(r->name == NULL) {
    /* if the user says 'full' do a full decode */
    if(strcasecmp(rname,"full") == 0) {
 800208e:	4943      	ldr	r1, [pc, #268]	; (800219c <CmdDecode+0x1cc>)
 8002090:	f003 ffc4 	bl	800601c <strcasecmp>
 8002094:	bb08      	cbnz	r0, 80020da <CmdDecode+0x10a>
      DecodePeripheral(p,1);
 8002096:	4620      	mov	r0, r4
 8002098:	2101      	movs	r1, #1
 800209a:	f7ff ff35 	bl	8001f08 <DecodePeripheral>
      return;
 800209e:	e06a      	b.n	8002176 <CmdDecode+0x1a6>
    printf("\n\n");
    return;
  }    

  /* Check to see if there is a field name, or integer value to program */
  rc = fetch_string_arg(&fname);
 80020a0:	a804      	add	r0, sp, #16
 80020a2:	f7ff fc41 	bl	8001928 <fetch_string_arg>
  if(rc == 0) {
 80020a6:	b960      	cbnz	r0, 80020c2 <CmdDecode+0xf2>
    /* There was something... see if it matches a field name */
    f = r->fields;
 80020a8:	68ae      	ldr	r6, [r5, #8]
    while((f->name != NULL) && strcasecmp(fname,f->name)) {
 80020aa:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80020ae:	6837      	ldr	r7, [r6, #0]
 80020b0:	2f00      	cmp	r7, #0
 80020b2:	d043      	beq.n	800213c <CmdDecode+0x16c>
 80020b4:	4640      	mov	r0, r8
 80020b6:	4639      	mov	r1, r7
 80020b8:	f003 ffb0 	bl	800601c <strcasecmp>
 80020bc:	b198      	cbz	r0, 80020e6 <CmdDecode+0x116>
      f++;
 80020be:	3608      	adds	r6, #8
 80020c0:	e7f5      	b.n	80020ae <CmdDecode+0xde>
	   (unsigned)val);
    return;

  }
  /* Read and dump the register, decode all fields */
  val = DecodeReadRegister(p,r);
 80020c2:	4629      	mov	r1, r5
 80020c4:	4620      	mov	r0, r4
 80020c6:	f7ff fe9b 	bl	8001e00 <DecodeReadRegister>
  DecodeRegister(r,p->base, val,1);
 80020ca:	6861      	ldr	r1, [r4, #4]
	   (unsigned)val);
    return;

  }
  /* Read and dump the register, decode all fields */
  val = DecodeReadRegister(p,r);
 80020cc:	9005      	str	r0, [sp, #20]
 80020ce:	4602      	mov	r2, r0
  DecodeRegister(r,p->base, val,1);
 80020d0:	2301      	movs	r3, #1
 80020d2:	4628      	mov	r0, r5
 80020d4:	f7ff fef2 	bl	8001ebc <DecodeRegister>
 80020d8:	e04d      	b.n	8002176 <CmdDecode+0x1a6>
      DecodePeripheral(p,1);
      return;
    }

    /* No valid register name found */
    printf("'%s' is not a valid register name, valid names for %s are:\n\n",
 80020da:	4631      	mov	r1, r6
 80020dc:	6822      	ldr	r2, [r4, #0]
 80020de:	4830      	ldr	r0, [pc, #192]	; (80021a0 <CmdDecode+0x1d0>)
 80020e0:	f003 fec8 	bl	8005e74 <printf>
 80020e4:	e7b3      	b.n	800204e <CmdDecode+0x7e>
    while((f->name != NULL) && strcasecmp(fname,f->name)) {
      f++;
    }
    if(f->name != NULL) {
      /* Matched a field name, look for the value */
      rc = fetch_uint32_arg(&val);
 80020e6:	a805      	add	r0, sp, #20
 80020e8:	f7ff fc0a 	bl	8001900 <fetch_uint32_arg>
      if(rc) {
 80020ec:	b110      	cbz	r0, 80020f4 <CmdDecode+0x124>
	/* Unable to locate a value */
	printf("Missing Value to program into register %s\n",
 80020ee:	482d      	ldr	r0, [pc, #180]	; (80021a4 <CmdDecode+0x1d4>)
 80020f0:	6829      	ldr	r1, [r5, #0]
 80020f2:	e032      	b.n	800215a <CmdDecode+0x18a>
	       r->name);
	return;
      }
    
      /* Update the register field */
      t = DecodeReadRegister(p,r);
 80020f4:	4629      	mov	r1, r5
 80020f6:	4620      	mov	r0, r4
 80020f8:	f7ff fe82 	bl	8001e00 <DecodeReadRegister>
      /* Create mask */
      m = (1<<f->width)-1;
 80020fc:	7972      	ldrb	r2, [r6, #5]

      oval = (t >> f->offset) & m; /* Save old value */
 80020fe:	f896 e004 	ldrb.w	lr, [r6, #4]

      t &= ~(m << f->offset);
      t |= (val & m) << f->offset;
 8002102:	9905      	ldr	r1, [sp, #20]
      }
    
      /* Update the register field */
      t = DecodeReadRegister(p,r);
      /* Create mask */
      m = (1<<f->width)-1;
 8002104:	2301      	movs	r3, #1
 8002106:	4093      	lsls	r3, r2

      oval = (t >> f->offset) & m; /* Save old value */
 8002108:	fa20 f70e 	lsr.w	r7, r0, lr
      }
    
      /* Update the register field */
      t = DecodeReadRegister(p,r);
      /* Create mask */
      m = (1<<f->width)-1;
 800210c:	3b01      	subs	r3, #1

      oval = (t >> f->offset) & m; /* Save old value */

      t &= ~(m << f->offset);
 800210e:	fa03 f20e 	lsl.w	r2, r3, lr
      /* Update the register field */
      t = DecodeReadRegister(p,r);
      /* Create mask */
      m = (1<<f->width)-1;

      oval = (t >> f->offset) & m; /* Save old value */
 8002112:	401f      	ands	r7, r3

      t &= ~(m << f->offset);
      t |= (val & m) << f->offset;
 8002114:	400b      	ands	r3, r1
 8002116:	fa03 f30e 	lsl.w	r3, r3, lr
      /* Create mask */
      m = (1<<f->width)-1;

      oval = (t >> f->offset) & m; /* Save old value */

      t &= ~(m << f->offset);
 800211a:	ea20 0202 	bic.w	r2, r0, r2
      t |= (val & m) << f->offset;
      DecodeWriteRegister(p,r,t);
 800211e:	4629      	mov	r1, r5
 8002120:	431a      	orrs	r2, r3
 8002122:	4620      	mov	r0, r4
 8002124:	f7ff fe8c 	bl	8001e40 <DecodeWriteRegister>
      printf("%s.%s.%s (%d) -> (%d)\n",
 8002128:	9b05      	ldr	r3, [sp, #20]
 800212a:	9700      	str	r7, [sp, #0]
 800212c:	9301      	str	r3, [sp, #4]
 800212e:	6821      	ldr	r1, [r4, #0]
 8002130:	682a      	ldr	r2, [r5, #0]
 8002132:	6833      	ldr	r3, [r6, #0]
 8002134:	481c      	ldr	r0, [pc, #112]	; (80021a8 <CmdDecode+0x1d8>)
 8002136:	f003 fe9d 	bl	8005e74 <printf>
	     p->name, r->name, f->name,
	     (unsigned)oval, (unsigned)val);
      return;
 800213a:	e01c      	b.n	8002176 <CmdDecode+0x1a6>

    }
    /* No matching register name, check if this is an integer */
    errno = 0;
 800213c:	f003 fe08 	bl	8005d50 <__errno>
    val = strtoul(fname,NULL,0);
 8002140:	4639      	mov	r1, r7
	     (unsigned)oval, (unsigned)val);
      return;

    }
    /* No matching register name, check if this is an integer */
    errno = 0;
 8002142:	6007      	str	r7, [r0, #0]
    val = strtoul(fname,NULL,0);
 8002144:	463a      	mov	r2, r7
 8002146:	9804      	ldr	r0, [sp, #16]
 8002148:	f004 f8e4 	bl	8006314 <strtoul>
 800214c:	9005      	str	r0, [sp, #20]
    if(errno != 0) {
 800214e:	f003 fdff 	bl	8005d50 <__errno>
 8002152:	6803      	ldr	r3, [r0, #0]
 8002154:	b123      	cbz	r3, 8002160 <CmdDecode+0x190>
      /* Unable to do conversion */
      printf("Invalid number '%s' entered.\n",
 8002156:	4815      	ldr	r0, [pc, #84]	; (80021ac <CmdDecode+0x1dc>)
 8002158:	9904      	ldr	r1, [sp, #16]
 800215a:	f003 fe8b 	bl	8005e74 <printf>
	     fname);
      return;
 800215e:	e00a      	b.n	8002176 <CmdDecode+0x1a6>
    }
    /* Write to register */
    DecodeWriteRegister(p,r,val);
 8002160:	4629      	mov	r1, r5
 8002162:	9a05      	ldr	r2, [sp, #20]
 8002164:	4620      	mov	r0, r4
 8002166:	f7ff fe6b 	bl	8001e40 <DecodeWriteRegister>
    printf("%s.%s = 0x%08x\n",
 800216a:	4811      	ldr	r0, [pc, #68]	; (80021b0 <CmdDecode+0x1e0>)
 800216c:	6821      	ldr	r1, [r4, #0]
 800216e:	682a      	ldr	r2, [r5, #0]
 8002170:	9b05      	ldr	r3, [sp, #20]
 8002172:	f003 fe7f 	bl	8005e74 <printf>
  }
  /* Read and dump the register, decode all fields */
  val = DecodeReadRegister(p,r);
  DecodeRegister(r,p->base, val,1);

}
 8002176:	b006      	add	sp, #24
 8002178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800217c:	08015348 	.word	0x08015348
 8002180:	0800afee 	.word	0x0800afee
 8002184:	0800b1dd 	.word	0x0800b1dd
 8002188:	0800b232 	.word	0x0800b232
 800218c:	0800b30e 	.word	0x0800b30e
 8002190:	0800b349 	.word	0x0800b349
 8002194:	0800b36e 	.word	0x0800b36e
 8002198:	0800b3a8 	.word	0x0800b3a8
 800219c:	0800b3aa 	.word	0x0800b3aa
 80021a0:	0800b261 	.word	0x0800b261
 80021a4:	0800b29e 	.word	0x0800b29e
 80021a8:	0800b2c9 	.word	0x0800b2c9
 80021ac:	0800b2e0 	.word	0x0800b2e0
 80021b0:	0800b2fe 	.word	0x0800b2fe

080021b4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021b4:	4915      	ldr	r1, [pc, #84]	; (800220c <SystemInit+0x58>)
 80021b6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80021ba:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80021c2:	4b13      	ldr	r3, [pc, #76]	; (8002210 <SystemInit+0x5c>)
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	f042 0201 	orr.w	r2, r2, #1
 80021ca:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 80021cc:	6858      	ldr	r0, [r3, #4]
 80021ce:	4a11      	ldr	r2, [pc, #68]	; (8002214 <SystemInit+0x60>)
 80021d0:	4002      	ands	r2, r0
 80021d2:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80021da:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80021de:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80021e6:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80021e8:	685a      	ldr	r2, [r3, #4]
 80021ea:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80021ee:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 80021f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021f2:	f022 020f 	bic.w	r2, r2, #15
 80021f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 80021f8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80021fa:	4a07      	ldr	r2, [pc, #28]	; (8002218 <SystemInit+0x64>)
 80021fc:	4002      	ands	r2, r0
 80021fe:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002200:	2200      	movs	r2, #0
 8002202:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002204:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002208:	608b      	str	r3, [r1, #8]
 800220a:	4770      	bx	lr
 800220c:	e000ed00 	.word	0xe000ed00
 8002210:	40021000 	.word	0x40021000
 8002214:	f87fc00c 	.word	0xf87fc00c
 8002218:	ff00fccc 	.word	0xff00fccc

0800221c <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800221c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800221e:	6803      	ldr	r3, [r0, #0]
 8002220:	07db      	lsls	r3, r3, #31
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002222:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002224:	d404      	bmi.n	8002230 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002226:	6823      	ldr	r3, [r4, #0]
 8002228:	079f      	lsls	r7, r3, #30
 800222a:	f100 80c6 	bmi.w	80023ba <HAL_RCC_OscConfig+0x19e>
 800222e:	e157      	b.n	80024e0 <HAL_RCC_OscConfig+0x2c4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002230:	4dc1      	ldr	r5, [pc, #772]	; (8002538 <HAL_RCC_OscConfig+0x31c>)
 8002232:	686b      	ldr	r3, [r5, #4]
 8002234:	f003 030c 	and.w	r3, r3, #12
 8002238:	2b04      	cmp	r3, #4
 800223a:	d007      	beq.n	800224c <HAL_RCC_OscConfig+0x30>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800223c:	686b      	ldr	r3, [r5, #4]
 800223e:	f003 030c 	and.w	r3, r3, #12
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002242:	2b08      	cmp	r3, #8
 8002244:	d127      	bne.n	8002296 <HAL_RCC_OscConfig+0x7a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002246:	686b      	ldr	r3, [r5, #4]
 8002248:	03de      	lsls	r6, r3, #15
 800224a:	d524      	bpl.n	8002296 <HAL_RCC_OscConfig+0x7a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800224c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002250:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002254:	fab3 f383 	clz	r3, r3
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState != RCC_HSE_ON))
 8002258:	f043 0320 	orr.w	r3, r3, #32
 800225c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002260:	2b01      	cmp	r3, #1
 8002262:	d101      	bne.n	8002268 <HAL_RCC_OscConfig+0x4c>
 8002264:	6829      	ldr	r1, [r5, #0]
 8002266:	e004      	b.n	8002272 <HAL_RCC_OscConfig+0x56>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002268:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800226c:	fab2 f282 	clz	r2, r2
 8002270:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002272:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002276:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800227a:	fab3 f383 	clz	r3, r3
 800227e:	2201      	movs	r2, #1
 8002280:	f003 031f 	and.w	r3, r3, #31
 8002284:	fa02 f303 	lsl.w	r3, r2, r3
 8002288:	420b      	tst	r3, r1
 800228a:	d0cc      	beq.n	8002226 <HAL_RCC_OscConfig+0xa>
 800228c:	6863      	ldr	r3, [r4, #4]
 800228e:	4293      	cmp	r3, r2
 8002290:	d0c9      	beq.n	8002226 <HAL_RCC_OscConfig+0xa>
      {
        return HAL_ERROR;
 8002292:	2001      	movs	r0, #1
 8002294:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      }
    }
    else
    {
      /* Reset HSEON and HSEBYP bits before configuring the HSE --------------*/
      __HAL_RCC_HSE_CONFIG(RCC_HSE_OFF);
 8002296:	4ea9      	ldr	r6, [pc, #676]	; (800253c <HAL_RCC_OscConfig+0x320>)
 8002298:	2300      	movs	r3, #0
 800229a:	7033      	strb	r3, [r6, #0]
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 800229c:	f000 fc8e 	bl	8002bbc <HAL_GetTick>
 80022a0:	4607      	mov	r7, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80022a6:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80022aa:	fab3 f383 	clz	r3, r3
      
      /* Wait till HSE is bypassed or disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022ae:	f043 0320 	orr.w	r3, r3, #32
 80022b2:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d101      	bne.n	80022be <HAL_RCC_OscConfig+0xa2>
 80022ba:	6829      	ldr	r1, [r5, #0]
 80022bc:	e004      	b.n	80022c8 <HAL_RCC_OscConfig+0xac>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022be:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80022c2:	fab2 f282 	clz	r2, r2
 80022c6:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022cc:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80022d0:	fab3 f383 	clz	r3, r3
 80022d4:	2201      	movs	r2, #1
 80022d6:	f003 031f 	and.w	r3, r3, #31
 80022da:	fa02 f303 	lsl.w	r3, r2, r3
 80022de:	420b      	tst	r3, r1
 80022e0:	d008      	beq.n	80022f4 <HAL_RCC_OscConfig+0xd8>
      {
        if((HAL_GetTick()-tickstart) > HSE_TIMEOUT_VALUE)
 80022e2:	f000 fc6b 	bl	8002bbc <HAL_GetTick>
 80022e6:	f241 3388 	movw	r3, #5000	; 0x1388
 80022ea:	1bc0      	subs	r0, r0, r7
 80022ec:	4298      	cmp	r0, r3
 80022ee:	d9d8      	bls.n	80022a2 <HAL_RCC_OscConfig+0x86>
        {
          return HAL_TIMEOUT;
 80022f0:	2003      	movs	r0, #3
 80022f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        }
      }

      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022f4:	7923      	ldrb	r3, [r4, #4]
 80022f6:	7033      	strb	r3, [r6, #0]

      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80022f8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80022fa:	f023 020f 	bic.w	r2, r3, #15
 80022fe:	68a3      	ldr	r3, [r4, #8]
 8002300:	4313      	orrs	r3, r2
 8002302:	62eb      	str	r3, [r5, #44]	; 0x2c

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState == RCC_HSE_ON)
 8002304:	6863      	ldr	r3, [r4, #4]
 8002306:	2b01      	cmp	r3, #1
 8002308:	d12b      	bne.n	8002362 <HAL_RCC_OscConfig+0x146>
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
 800230a:	f000 fc57 	bl	8002bbc <HAL_GetTick>
 800230e:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002310:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002314:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002318:	fab3 f383 	clz	r3, r3

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800231c:	f043 0320 	orr.w	r3, r3, #32
 8002320:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002324:	2b01      	cmp	r3, #1
 8002326:	d101      	bne.n	800232c <HAL_RCC_OscConfig+0x110>
 8002328:	6829      	ldr	r1, [r5, #0]
 800232a:	e004      	b.n	8002336 <HAL_RCC_OscConfig+0x11a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800232c:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002330:	fab2 f282 	clz	r2, r2
 8002334:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002336:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800233a:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800233e:	fab3 f383 	clz	r3, r3
 8002342:	2201      	movs	r2, #1
 8002344:	f003 031f 	and.w	r3, r3, #31
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	420b      	tst	r3, r1
 800234e:	f47f af6a 	bne.w	8002226 <HAL_RCC_OscConfig+0xa>
        {
          if((HAL_GetTick()-tickstart) > HSE_TIMEOUT_VALUE)
 8002352:	f000 fc33 	bl	8002bbc <HAL_GetTick>
 8002356:	f241 3388 	movw	r3, #5000	; 0x1388
 800235a:	1b80      	subs	r0, r0, r6
 800235c:	4298      	cmp	r0, r3
 800235e:	d9d7      	bls.n	8002310 <HAL_RCC_OscConfig+0xf4>
 8002360:	e7c6      	b.n	80022f0 <HAL_RCC_OscConfig+0xd4>
        }
      }
      else
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
 8002362:	f000 fc2b 	bl	8002bbc <HAL_GetTick>
 8002366:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002368:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800236c:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002370:	fab3 f383 	clz	r3, r3

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002374:	f043 0320 	orr.w	r3, r3, #32
 8002378:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800237c:	2b01      	cmp	r3, #1
 800237e:	d101      	bne.n	8002384 <HAL_RCC_OscConfig+0x168>
 8002380:	6829      	ldr	r1, [r5, #0]
 8002382:	e004      	b.n	800238e <HAL_RCC_OscConfig+0x172>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002384:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002388:	fab2 f282 	clz	r2, r2
 800238c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800238e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002392:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002396:	fab3 f383 	clz	r3, r3
 800239a:	2201      	movs	r2, #1
 800239c:	f003 031f 	and.w	r3, r3, #31
 80023a0:	fa02 f303 	lsl.w	r3, r2, r3
 80023a4:	420b      	tst	r3, r1
 80023a6:	f43f af3e 	beq.w	8002226 <HAL_RCC_OscConfig+0xa>
        {
          if((HAL_GetTick()-tickstart) > HSE_TIMEOUT_VALUE)
 80023aa:	f000 fc07 	bl	8002bbc <HAL_GetTick>
 80023ae:	f241 3388 	movw	r3, #5000	; 0x1388
 80023b2:	1b80      	subs	r0, r0, r6
 80023b4:	4298      	cmp	r0, r3
 80023b6:	d9d7      	bls.n	8002368 <HAL_RCC_OscConfig+0x14c>
 80023b8:	e79a      	b.n	80022f0 <HAL_RCC_OscConfig+0xd4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */    
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80023ba:	4d5f      	ldr	r5, [pc, #380]	; (8002538 <HAL_RCC_OscConfig+0x31c>)
 80023bc:	686b      	ldr	r3, [r5, #4]
 80023be:	f013 0f0c 	tst.w	r3, #12
 80023c2:	d007      	beq.n	80023d4 <HAL_RCC_OscConfig+0x1b8>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80023c4:	686b      	ldr	r3, [r5, #4]
 80023c6:	f003 030c 	and.w	r3, r3, #12
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */    
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80023ca:	2b08      	cmp	r3, #8
 80023cc:	d125      	bne.n	800241a <HAL_RCC_OscConfig+0x1fe>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80023ce:	686b      	ldr	r3, [r5, #4]
 80023d0:	03d8      	lsls	r0, r3, #15
 80023d2:	d422      	bmi.n	800241a <HAL_RCC_OscConfig+0x1fe>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d4:	2202      	movs	r2, #2
 80023d6:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80023da:	fab3 f383 	clz	r3, r3
    {
      /* When the HSI is used as system clock it is not allowed to be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023de:	f043 0320 	orr.w	r3, r3, #32
 80023e2:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d101      	bne.n	80023ee <HAL_RCC_OscConfig+0x1d2>
 80023ea:	6829      	ldr	r1, [r5, #0]
 80023ec:	e004      	b.n	80023f8 <HAL_RCC_OscConfig+0x1dc>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ee:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80023f2:	fab2 f282 	clz	r2, r2
 80023f6:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f8:	2302      	movs	r3, #2
 80023fa:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80023fe:	fab3 f383 	clz	r3, r3
 8002402:	2201      	movs	r2, #1
 8002404:	f003 031f 	and.w	r3, r3, #31
 8002408:	fa02 f303 	lsl.w	r3, r2, r3
 800240c:	420b      	tst	r3, r1
 800240e:	d030      	beq.n	8002472 <HAL_RCC_OscConfig+0x256>
 8002410:	6923      	ldr	r3, [r4, #16]
 8002412:	4293      	cmp	r3, r2
 8002414:	f47f af3d 	bne.w	8002292 <HAL_RCC_OscConfig+0x76>
 8002418:	e02b      	b.n	8002472 <HAL_RCC_OscConfig+0x256>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800241a:	6922      	ldr	r2, [r4, #16]
 800241c:	4b48      	ldr	r3, [pc, #288]	; (8002540 <HAL_RCC_OscConfig+0x324>)
 800241e:	b3ba      	cbz	r2, 8002490 <HAL_RCC_OscConfig+0x274>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002420:	2201      	movs	r2, #1
 8002422:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002424:	f000 fbca 	bl	8002bbc <HAL_GetTick>
 8002428:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800242a:	2202      	movs	r2, #2
 800242c:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002430:	fab3 f383 	clz	r3, r3

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002434:	f043 0320 	orr.w	r3, r3, #32
 8002438:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800243c:	2b01      	cmp	r3, #1
 800243e:	d101      	bne.n	8002444 <HAL_RCC_OscConfig+0x228>
 8002440:	6829      	ldr	r1, [r5, #0]
 8002442:	e004      	b.n	800244e <HAL_RCC_OscConfig+0x232>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002444:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002448:	fab2 f282 	clz	r2, r2
 800244c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800244e:	2302      	movs	r3, #2
 8002450:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002454:	fab3 f383 	clz	r3, r3
 8002458:	2201      	movs	r2, #1
 800245a:	f003 031f 	and.w	r3, r3, #31
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	420b      	tst	r3, r1
 8002464:	d105      	bne.n	8002472 <HAL_RCC_OscConfig+0x256>
        {
          if((HAL_GetTick()-tickstart) > HSI_TIMEOUT_VALUE)
 8002466:	f000 fba9 	bl	8002bbc <HAL_GetTick>
 800246a:	1b80      	subs	r0, r0, r6
 800246c:	2864      	cmp	r0, #100	; 0x64
 800246e:	d9dc      	bls.n	800242a <HAL_RCC_OscConfig+0x20e>
 8002470:	e73e      	b.n	80022f0 <HAL_RCC_OscConfig+0xd4>
            return HAL_TIMEOUT;
          }      
        } 

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002472:	682a      	ldr	r2, [r5, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002474:	23f8      	movs	r3, #248	; 0xf8
 8002476:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800247a:	fab3 f383 	clz	r3, r3
 800247e:	6961      	ldr	r1, [r4, #20]
 8002480:	b2db      	uxtb	r3, r3
 8002482:	4099      	lsls	r1, r3
 8002484:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002488:	ea41 0302 	orr.w	r3, r1, r2
 800248c:	602b      	str	r3, [r5, #0]
 800248e:	e027      	b.n	80024e0 <HAL_RCC_OscConfig+0x2c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002490:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002492:	f000 fb93 	bl	8002bbc <HAL_GetTick>
 8002496:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002498:	2202      	movs	r2, #2
 800249a:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800249e:	fab3 f383 	clz	r3, r3
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024a2:	f043 0320 	orr.w	r3, r3, #32
 80024a6:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d101      	bne.n	80024b2 <HAL_RCC_OscConfig+0x296>
 80024ae:	6829      	ldr	r1, [r5, #0]
 80024b0:	e004      	b.n	80024bc <HAL_RCC_OscConfig+0x2a0>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b2:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80024b6:	fab2 f282 	clz	r2, r2
 80024ba:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024bc:	2302      	movs	r3, #2
 80024be:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80024c2:	fab3 f383 	clz	r3, r3
 80024c6:	2201      	movs	r2, #1
 80024c8:	f003 031f 	and.w	r3, r3, #31
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	420b      	tst	r3, r1
 80024d2:	d005      	beq.n	80024e0 <HAL_RCC_OscConfig+0x2c4>
        {
          if((HAL_GetTick()-tickstart) > HSI_TIMEOUT_VALUE)
 80024d4:	f000 fb72 	bl	8002bbc <HAL_GetTick>
 80024d8:	1b80      	subs	r0, r0, r6
 80024da:	2864      	cmp	r0, #100	; 0x64
 80024dc:	d9dc      	bls.n	8002498 <HAL_RCC_OscConfig+0x27c>
 80024de:	e707      	b.n	80022f0 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024e0:	6823      	ldr	r3, [r4, #0]
 80024e2:	0719      	lsls	r1, r3, #28
 80024e4:	d404      	bmi.n	80024f0 <HAL_RCC_OscConfig+0x2d4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024e6:	6823      	ldr	r3, [r4, #0]
 80024e8:	075a      	lsls	r2, r3, #29
 80024ea:	f140 80a7 	bpl.w	800263c <HAL_RCC_OscConfig+0x420>
 80024ee:	e04a      	b.n	8002586 <HAL_RCC_OscConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024f0:	69a2      	ldr	r2, [r4, #24]
 80024f2:	4d11      	ldr	r5, [pc, #68]	; (8002538 <HAL_RCC_OscConfig+0x31c>)
 80024f4:	4b13      	ldr	r3, [pc, #76]	; (8002544 <HAL_RCC_OscConfig+0x328>)
 80024f6:	b33a      	cbz	r2, 8002548 <HAL_RCC_OscConfig+0x32c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024f8:	2201      	movs	r2, #1
 80024fa:	601a      	str	r2, [r3, #0]
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 80024fc:	f000 fb5e 	bl	8002bbc <HAL_GetTick>
 8002500:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002502:	2302      	movs	r3, #2
 8002504:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002508:	fab2 f282 	clz	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800250c:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002510:	fab2 f282 	clz	r2, r2
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002514:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002516:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800251a:	fab3 f383 	clz	r3, r3
 800251e:	2201      	movs	r2, #1
 8002520:	f003 031f 	and.w	r3, r3, #31
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	420b      	tst	r3, r1
 800252a:	d1dc      	bne.n	80024e6 <HAL_RCC_OscConfig+0x2ca>
      {
        if((HAL_GetTick()-tickstart) > LSI_TIMEOUT_VALUE)
 800252c:	f000 fb46 	bl	8002bbc <HAL_GetTick>
 8002530:	1b80      	subs	r0, r0, r6
 8002532:	2864      	cmp	r0, #100	; 0x64
 8002534:	d9e5      	bls.n	8002502 <HAL_RCC_OscConfig+0x2e6>
 8002536:	e6db      	b.n	80022f0 <HAL_RCC_OscConfig+0xd4>
 8002538:	40021000 	.word	0x40021000
 800253c:	40021002 	.word	0x40021002
 8002540:	42420000 	.word	0x42420000
 8002544:	42420480 	.word	0x42420480
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002548:	601a      	str	r2, [r3, #0]
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 800254a:	f000 fb37 	bl	8002bbc <HAL_GetTick>
 800254e:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002550:	2302      	movs	r3, #2
 8002552:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002556:	fab2 f282 	clz	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800255a:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800255e:	fab2 f282 	clz	r2, r2
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002562:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002564:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002568:	fab3 f383 	clz	r3, r3
 800256c:	2201      	movs	r2, #1
 800256e:	f003 031f 	and.w	r3, r3, #31
 8002572:	fa02 f303 	lsl.w	r3, r2, r3
 8002576:	420b      	tst	r3, r1
 8002578:	d0b5      	beq.n	80024e6 <HAL_RCC_OscConfig+0x2ca>
      {
        if((HAL_GetTick()-tickstart) > LSI_TIMEOUT_VALUE)
 800257a:	f000 fb1f 	bl	8002bbc <HAL_GetTick>
 800257e:	1b80      	subs	r0, r0, r6
 8002580:	2864      	cmp	r0, #100	; 0x64
 8002582:	d9e5      	bls.n	8002550 <HAL_RCC_OscConfig+0x334>
 8002584:	e6b4      	b.n	80022f0 <HAL_RCC_OscConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock */
    __PWR_CLK_ENABLE();
 8002586:	4d97      	ldr	r5, [pc, #604]	; (80027e4 <HAL_RCC_OscConfig+0x5c8>)

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8002588:	4a97      	ldr	r2, [pc, #604]	; (80027e8 <HAL_RCC_OscConfig+0x5cc>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock */
    __PWR_CLK_ENABLE();
 800258a:	69eb      	ldr	r3, [r5, #28]
 800258c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002590:	61eb      	str	r3, [r5, #28]

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8002592:	6813      	ldr	r3, [r2, #0]
 8002594:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002598:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800259a:	f000 fb0f 	bl	8002bbc <HAL_GetTick>
 800259e:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80025a0:	4b91      	ldr	r3, [pc, #580]	; (80027e8 <HAL_RCC_OscConfig+0x5cc>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	05db      	lsls	r3, r3, #23
 80025a6:	d54d      	bpl.n	8002644 <HAL_RCC_OscConfig+0x428>
        return HAL_TIMEOUT;
      }      
    }

    /* Reset LSEON and LSEBYP bits before configuring the LSE ----------------*/
    __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
 80025a8:	6a2b      	ldr	r3, [r5, #32]
 80025aa:	f023 0305 	bic.w	r3, r3, #5
 80025ae:	622b      	str	r3, [r5, #32]
    
    /* Get timeout */
    tickstart = HAL_GetTick();
 80025b0:	f000 fb04 	bl	8002bbc <HAL_GetTick>
 80025b4:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b6:	2302      	movs	r3, #2
 80025b8:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80025bc:	fab2 f282 	clz	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c0:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80025c4:	fab2 f282 	clz	r2, r2
      
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80025cc:	f3c2 1242 	ubfx	r2, r2, #5, #3
 80025d0:	429a      	cmp	r2, r3
 80025d2:	bf0c      	ite	eq
 80025d4:	6a29      	ldreq	r1, [r5, #32]
 80025d6:	6a69      	ldrne	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d8:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80025dc:	fab3 f383 	clz	r3, r3
 80025e0:	2201      	movs	r2, #1
 80025e2:	f003 031f 	and.w	r3, r3, #31
 80025e6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ea:	420b      	tst	r3, r1
 80025ec:	d130      	bne.n	8002650 <HAL_RCC_OscConfig+0x434>
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025ee:	6a2b      	ldr	r3, [r5, #32]
 80025f0:	68e2      	ldr	r2, [r4, #12]
 80025f2:	f023 0305 	bic.w	r3, r3, #5
 80025f6:	4313      	orrs	r3, r2
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80025f8:	2a01      	cmp	r2, #1
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025fa:	622b      	str	r3, [r5, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80025fc:	d138      	bne.n	8002670 <HAL_RCC_OscConfig+0x454>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 80025fe:	f000 fadd 	bl	8002bbc <HAL_GetTick>
 8002602:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002604:	2302      	movs	r3, #2
 8002606:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800260a:	fab2 f282 	clz	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800260e:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002612:	fab2 f282 	clz	r2, r2
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002616:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800261a:	f3c2 1242 	ubfx	r2, r2, #5, #3
 800261e:	429a      	cmp	r2, r3
 8002620:	bf0c      	ite	eq
 8002622:	6a29      	ldreq	r1, [r5, #32]
 8002624:	6a69      	ldrne	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002626:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800262a:	fab3 f383 	clz	r3, r3
 800262e:	2201      	movs	r2, #1
 8002630:	f003 031f 	and.w	r3, r3, #31
 8002634:	fa02 f303 	lsl.w	r3, r2, r3
 8002638:	420b      	tst	r3, r1
 800263a:	d011      	beq.n	8002660 <HAL_RCC_OscConfig+0x444>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800263c:	69e2      	ldr	r2, [r4, #28]
 800263e:	2a00      	cmp	r2, #0
 8002640:	d13d      	bne.n	80026be <HAL_RCC_OscConfig+0x4a2>
 8002642:	e08b      	b.n	800275c <HAL_RCC_OscConfig+0x540>
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick()-tickstart) > DBP_TIMEOUT_VALUE)
 8002644:	f000 faba 	bl	8002bbc <HAL_GetTick>
 8002648:	1b80      	subs	r0, r0, r6
 800264a:	2864      	cmp	r0, #100	; 0x64
 800264c:	d9a8      	bls.n	80025a0 <HAL_RCC_OscConfig+0x384>
 800264e:	e64f      	b.n	80022f0 <HAL_RCC_OscConfig+0xd4>
    tickstart = HAL_GetTick();
      
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
    {
      if((HAL_GetTick()-tickstart) > LSE_TIMEOUT_VALUE)
 8002650:	f000 fab4 	bl	8002bbc <HAL_GetTick>
 8002654:	f241 3388 	movw	r3, #5000	; 0x1388
 8002658:	1b80      	subs	r0, r0, r6
 800265a:	4298      	cmp	r0, r3
 800265c:	d9ab      	bls.n	80025b6 <HAL_RCC_OscConfig+0x39a>
 800265e:	e647      	b.n	80022f0 <HAL_RCC_OscConfig+0xd4>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick()-tickstart) > LSE_TIMEOUT_VALUE)
 8002660:	f000 faac 	bl	8002bbc <HAL_GetTick>
 8002664:	f241 3388 	movw	r3, #5000	; 0x1388
 8002668:	1b80      	subs	r0, r0, r6
 800266a:	4298      	cmp	r0, r3
 800266c:	d9ca      	bls.n	8002604 <HAL_RCC_OscConfig+0x3e8>
 800266e:	e63f      	b.n	80022f0 <HAL_RCC_OscConfig+0xd4>
      }
    }
    else
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 8002670:	f000 faa4 	bl	8002bbc <HAL_GetTick>
 8002674:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002676:	2302      	movs	r3, #2
 8002678:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800267c:	fab2 f282 	clz	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002680:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002684:	fab2 f282 	clz	r2, r2
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002688:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800268c:	f3c2 1242 	ubfx	r2, r2, #5, #3
 8002690:	429a      	cmp	r2, r3
 8002692:	bf0c      	ite	eq
 8002694:	6a29      	ldreq	r1, [r5, #32]
 8002696:	6a69      	ldrne	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002698:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800269c:	fab3 f383 	clz	r3, r3
 80026a0:	2201      	movs	r2, #1
 80026a2:	f003 031f 	and.w	r3, r3, #31
 80026a6:	fa02 f303 	lsl.w	r3, r2, r3
 80026aa:	420b      	tst	r3, r1
 80026ac:	d0c6      	beq.n	800263c <HAL_RCC_OscConfig+0x420>
      {
        if((HAL_GetTick()-tickstart) > LSE_TIMEOUT_VALUE)
 80026ae:	f000 fa85 	bl	8002bbc <HAL_GetTick>
 80026b2:	f241 3388 	movw	r3, #5000	; 0x1388
 80026b6:	1b80      	subs	r0, r0, r6
 80026b8:	4298      	cmp	r0, r3
 80026ba:	d9dc      	bls.n	8002676 <HAL_RCC_OscConfig+0x45a>
 80026bc:	e618      	b.n	80022f0 <HAL_RCC_OscConfig+0xd4>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026be:	4d49      	ldr	r5, [pc, #292]	; (80027e4 <HAL_RCC_OscConfig+0x5c8>)
 80026c0:	686b      	ldr	r3, [r5, #4]
 80026c2:	f003 030c 	and.w	r3, r3, #12
 80026c6:	2b08      	cmp	r3, #8
 80026c8:	f43f ade3 	beq.w	8002292 <HAL_RCC_OscConfig+0x76>
 80026cc:	4e47      	ldr	r6, [pc, #284]	; (80027ec <HAL_RCC_OscConfig+0x5d0>)
 80026ce:	2300      	movs	r3, #0
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026d0:	2a02      	cmp	r2, #2
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026d2:	6033      	str	r3, [r6, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026d4:	d15c      	bne.n	8002790 <HAL_RCC_OscConfig+0x574>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get timeout */
        tickstart = HAL_GetTick();
 80026d6:	f000 fa71 	bl	8002bbc <HAL_GetTick>
 80026da:	4607      	mov	r7, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026dc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80026e0:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80026e4:	fab3 f383 	clz	r3, r3
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026e8:	f043 0320 	orr.w	r3, r3, #32
 80026ec:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d135      	bne.n	8002760 <HAL_RCC_OscConfig+0x544>
 80026f4:	682a      	ldr	r2, [r5, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026fa:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80026fe:	fab3 f383 	clz	r3, r3
 8002702:	2101      	movs	r1, #1
 8002704:	f003 031f 	and.w	r3, r3, #31
 8002708:	fa01 f303 	lsl.w	r3, r1, r3
 800270c:	4213      	tst	r3, r2
 800270e:	d12d      	bne.n	800276c <HAL_RCC_OscConfig+0x550>
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002710:	6a20      	ldr	r0, [r4, #32]
 8002712:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002714:	686b      	ldr	r3, [r5, #4]
 8002716:	4302      	orrs	r2, r0
 8002718:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 800271c:	4313      	orrs	r3, r2
 800271e:	606b      	str	r3, [r5, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002720:	6031      	str	r1, [r6, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002722:	f000 fa4b 	bl	8002bbc <HAL_GetTick>
 8002726:	4604      	mov	r4, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002728:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800272c:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002730:	fab3 f383 	clz	r3, r3
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002734:	f043 0320 	orr.w	r3, r3, #32
 8002738:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800273c:	2b01      	cmp	r3, #1
 800273e:	d11b      	bne.n	8002778 <HAL_RCC_OscConfig+0x55c>
 8002740:	6829      	ldr	r1, [r5, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002742:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002746:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800274a:	fab3 f383 	clz	r3, r3
 800274e:	2201      	movs	r2, #1
 8002750:	f003 031f 	and.w	r3, r3, #31
 8002754:	fa02 f303 	lsl.w	r3, r2, r3
 8002758:	420b      	tst	r3, r1
 800275a:	d013      	beq.n	8002784 <HAL_RCC_OscConfig+0x568>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 800275c:	2000      	movs	r0, #0
 800275e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002760:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002764:	fab2 f282 	clz	r2, r2

        /* Get timeout */
        tickstart = HAL_GetTick();
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002768:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800276a:	e7c4      	b.n	80026f6 <HAL_RCC_OscConfig+0x4da>
        {
          if((HAL_GetTick()-tickstart) > PLL_TIMEOUT_VALUE)
 800276c:	f000 fa26 	bl	8002bbc <HAL_GetTick>
 8002770:	1bc0      	subs	r0, r0, r7
 8002772:	2864      	cmp	r0, #100	; 0x64
 8002774:	d9b2      	bls.n	80026dc <HAL_RCC_OscConfig+0x4c0>
 8002776:	e5bb      	b.n	80022f0 <HAL_RCC_OscConfig+0xd4>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002778:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800277c:	fab2 f282 	clz	r2, r2

        /* Get timeout */
        tickstart = HAL_GetTick();
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002780:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8002782:	e7de      	b.n	8002742 <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick()-tickstart) > PLL_TIMEOUT_VALUE)
 8002784:	f000 fa1a 	bl	8002bbc <HAL_GetTick>
 8002788:	1b00      	subs	r0, r0, r4
 800278a:	2864      	cmp	r0, #100	; 0x64
 800278c:	d9cc      	bls.n	8002728 <HAL_RCC_OscConfig+0x50c>
 800278e:	e5af      	b.n	80022f0 <HAL_RCC_OscConfig+0xd4>
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        /* Get timeout */
        tickstart = HAL_GetTick();
 8002790:	f000 fa14 	bl	8002bbc <HAL_GetTick>
 8002794:	4604      	mov	r4, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002796:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800279a:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800279e:	fab3 f383 	clz	r3, r3
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027a2:	f043 0320 	orr.w	r3, r3, #32
 80027a6:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d101      	bne.n	80027b2 <HAL_RCC_OscConfig+0x596>
 80027ae:	6829      	ldr	r1, [r5, #0]
 80027b0:	e004      	b.n	80027bc <HAL_RCC_OscConfig+0x5a0>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b2:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80027b6:	fab2 f282 	clz	r2, r2
 80027ba:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027bc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027c0:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80027c4:	fab3 f383 	clz	r3, r3
 80027c8:	2201      	movs	r2, #1
 80027ca:	f003 031f 	and.w	r3, r3, #31
 80027ce:	fa02 f303 	lsl.w	r3, r2, r3
 80027d2:	420b      	tst	r3, r1
 80027d4:	d0c2      	beq.n	800275c <HAL_RCC_OscConfig+0x540>
        {
          if((HAL_GetTick()-tickstart) > PLL_TIMEOUT_VALUE)
 80027d6:	f000 f9f1 	bl	8002bbc <HAL_GetTick>
 80027da:	1b00      	subs	r0, r0, r4
 80027dc:	2864      	cmp	r0, #100	; 0x64
 80027de:	d9da      	bls.n	8002796 <HAL_RCC_OscConfig+0x57a>
 80027e0:	e586      	b.n	80022f0 <HAL_RCC_OscConfig+0xd4>
 80027e2:	bf00      	nop
 80027e4:	40021000 	.word	0x40021000
 80027e8:	40007000 	.word	0x40007000
 80027ec:	42420060 	.word	0x42420060

080027f0 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80027f0:	4ab0      	ldr	r2, [pc, #704]	; (8002ab4 <HAL_RCC_ClockConfig+0x2c4>)
  *         If a clock source which is not yet ready is selected, the switch will
  *         occur when the clock source will be ready.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80027f4:	6813      	ldr	r3, [r2, #0]
 80027f6:	f003 0307 	and.w	r3, r3, #7
 80027fa:	4299      	cmp	r1, r3
  *         If a clock source which is not yet ready is selected, the switch will
  *         occur when the clock source will be ready.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027fc:	4604      	mov	r4, r0
 80027fe:	460e      	mov	r6, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002800:	f240 80a9 	bls.w	8002956 <HAL_RCC_ClockConfig+0x166>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002804:	6813      	ldr	r3, [r2, #0]
 8002806:	f023 0307 	bic.w	r3, r3, #7
 800280a:	430b      	orrs	r3, r1
 800280c:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800280e:	6813      	ldr	r3, [r2, #0]
 8002810:	f003 0307 	and.w	r3, r3, #7
 8002814:	428b      	cmp	r3, r1
 8002816:	d001      	beq.n	800281c <HAL_RCC_ClockConfig+0x2c>
    {
      return HAL_ERROR;
 8002818:	2001      	movs	r0, #1
 800281a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }

    /*-------------------------- HCLK Configuration ----------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800281c:	6801      	ldr	r1, [r0, #0]
 800281e:	078f      	lsls	r7, r1, #30
    {
      assert_param(IS_RCC_SYSCLK_DIV(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002820:	bf41      	itttt	mi
 8002822:	48a5      	ldrmi	r0, [pc, #660]	; (8002ab8 <HAL_RCC_ClockConfig+0x2c8>)
 8002824:	6843      	ldrmi	r3, [r0, #4]
 8002826:	f023 02f0 	bicmi.w	r2, r3, #240	; 0xf0
 800282a:	68a3      	ldrmi	r3, [r4, #8]
 800282c:	bf44      	itt	mi
 800282e:	4313      	orrmi	r3, r2
 8002830:	6043      	strmi	r3, [r0, #4]
    }

    /*------------------------- SYSCLK Configuration ---------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002832:	07ce      	lsls	r6, r1, #31
 8002834:	d40b      	bmi.n	800284e <HAL_RCC_ClockConfig+0x5e>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002836:	6821      	ldr	r1, [r4, #0]
 8002838:	074d      	lsls	r5, r1, #29
 800283a:	f140 812b 	bpl.w	8002a94 <HAL_RCC_ClockConfig+0x2a4>
  {
    assert_param(IS_RCC_HCLK_DIV(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800283e:	489e      	ldr	r0, [pc, #632]	; (8002ab8 <HAL_RCC_ClockConfig+0x2c8>)
 8002840:	6843      	ldr	r3, [r0, #4]
 8002842:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002846:	68e3      	ldr	r3, [r4, #12]
 8002848:	4313      	orrs	r3, r2
 800284a:	6043      	str	r3, [r0, #4]
 800284c:	e122      	b.n	8002a94 <HAL_RCC_ClockConfig+0x2a4>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    {
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800284e:	6862      	ldr	r2, [r4, #4]
 8002850:	4d99      	ldr	r5, [pc, #612]	; (8002ab8 <HAL_RCC_ClockConfig+0x2c8>)
 8002852:	2a01      	cmp	r2, #1
 8002854:	d115      	bne.n	8002882 <HAL_RCC_ClockConfig+0x92>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002856:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 800285a:	fa91 f3a1 	rbit	r3, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800285e:	fab3 f383 	clz	r3, r3
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002862:	f043 0320 	orr.w	r3, r3, #32
 8002866:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800286a:	2b01      	cmp	r3, #1
 800286c:	d101      	bne.n	8002872 <HAL_RCC_ClockConfig+0x82>
 800286e:	6828      	ldr	r0, [r5, #0]
 8002870:	e004      	b.n	800287c <HAL_RCC_ClockConfig+0x8c>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002872:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002876:	fab1 f181 	clz	r1, r1
 800287a:	6a68      	ldr	r0, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800287c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002880:	e02a      	b.n	80028d8 <HAL_RCC_ClockConfig+0xe8>
        {
          return HAL_ERROR;
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002882:	2a02      	cmp	r2, #2
 8002884:	d115      	bne.n	80028b2 <HAL_RCC_ClockConfig+0xc2>
 8002886:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800288a:	fa91 f3a1 	rbit	r3, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800288e:	fab3 f383 	clz	r3, r3
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002892:	f043 0320 	orr.w	r3, r3, #32
 8002896:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800289a:	2b01      	cmp	r3, #1
 800289c:	d101      	bne.n	80028a2 <HAL_RCC_ClockConfig+0xb2>
 800289e:	6828      	ldr	r0, [r5, #0]
 80028a0:	e004      	b.n	80028ac <HAL_RCC_ClockConfig+0xbc>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a2:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80028a6:	fab1 f181 	clz	r1, r1
 80028aa:	6a68      	ldr	r0, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028b0:	e012      	b.n	80028d8 <HAL_RCC_ClockConfig+0xe8>
 80028b2:	2102      	movs	r1, #2
 80028b4:	fa91 f3a1 	rbit	r3, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80028b8:	fab3 f383 	clz	r3, r3
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028bc:	f043 0320 	orr.w	r3, r3, #32
 80028c0:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d101      	bne.n	80028cc <HAL_RCC_ClockConfig+0xdc>
 80028c8:	6828      	ldr	r0, [r5, #0]
 80028ca:	e004      	b.n	80028d6 <HAL_RCC_ClockConfig+0xe6>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028cc:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80028d0:	fab1 f181 	clz	r1, r1
 80028d4:	6a68      	ldr	r0, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d6:	2302      	movs	r3, #2
 80028d8:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80028dc:	fab3 f383 	clz	r3, r3
 80028e0:	2101      	movs	r1, #1
 80028e2:	f003 031f 	and.w	r3, r3, #31
 80028e6:	fa01 f303 	lsl.w	r3, r1, r3
 80028ea:	4203      	tst	r3, r0
 80028ec:	d094      	beq.n	8002818 <HAL_RCC_ClockConfig+0x28>
        {
          return HAL_ERROR;
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80028ee:	686b      	ldr	r3, [r5, #4]
 80028f0:	f023 0303 	bic.w	r3, r3, #3
 80028f4:	431a      	orrs	r2, r3
 80028f6:	606a      	str	r2, [r5, #4]

      /* Get timeout */
      tickstart = HAL_GetTick();
 80028f8:	f000 f960 	bl	8002bbc <HAL_GetTick>
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028fc:	6863      	ldr	r3, [r4, #4]
 80028fe:	2b01      	cmp	r3, #1
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);

      /* Get timeout */
      tickstart = HAL_GetTick();
 8002900:	4606      	mov	r6, r0
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002902:	d10d      	bne.n	8002920 <HAL_RCC_ClockConfig+0x130>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002904:	686b      	ldr	r3, [r5, #4]
 8002906:	f003 030c 	and.w	r3, r3, #12
 800290a:	2b04      	cmp	r3, #4
 800290c:	d093      	beq.n	8002836 <HAL_RCC_ClockConfig+0x46>
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800290e:	f000 f955 	bl	8002bbc <HAL_GetTick>
 8002912:	f241 3388 	movw	r3, #5000	; 0x1388
 8002916:	1b80      	subs	r0, r0, r6
 8002918:	4298      	cmp	r0, r3
 800291a:	d9f3      	bls.n	8002904 <HAL_RCC_ClockConfig+0x114>
          {
            return HAL_TIMEOUT;
 800291c:	2003      	movs	r0, #3
 800291e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002920:	2b02      	cmp	r3, #2
 8002922:	d113      	bne.n	800294c <HAL_RCC_ClockConfig+0x15c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002924:	686b      	ldr	r3, [r5, #4]
 8002926:	f003 030c 	and.w	r3, r3, #12
 800292a:	2b08      	cmp	r3, #8
 800292c:	d083      	beq.n	8002836 <HAL_RCC_ClockConfig+0x46>
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800292e:	f000 f945 	bl	8002bbc <HAL_GetTick>
 8002932:	f241 3388 	movw	r3, #5000	; 0x1388
 8002936:	1b80      	subs	r0, r0, r6
 8002938:	4298      	cmp	r0, r3
 800293a:	d9f3      	bls.n	8002924 <HAL_RCC_ClockConfig+0x134>
 800293c:	e7ee      	b.n	800291c <HAL_RCC_ClockConfig+0x12c>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800293e:	f000 f93d 	bl	8002bbc <HAL_GetTick>
 8002942:	f241 3388 	movw	r3, #5000	; 0x1388
 8002946:	1b80      	subs	r0, r0, r6
 8002948:	4298      	cmp	r0, r3
 800294a:	d8e7      	bhi.n	800291c <HAL_RCC_ClockConfig+0x12c>
          }
        }
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800294c:	686b      	ldr	r3, [r5, #4]
 800294e:	f013 0f0c 	tst.w	r3, #12
 8002952:	d1f4      	bne.n	800293e <HAL_RCC_ClockConfig+0x14e>
 8002954:	e76f      	b.n	8002836 <HAL_RCC_ClockConfig+0x46>
  }
  /* Decreasing the CPU frequency */
  else
  {
    /*-------------------------- HCLK Configuration ----------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002956:	6801      	ldr	r1, [r0, #0]
 8002958:	0788      	lsls	r0, r1, #30
    {
      assert_param(IS_RCC_SYSCLK_DIV(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800295a:	bf41      	itttt	mi
 800295c:	4856      	ldrmi	r0, [pc, #344]	; (8002ab8 <HAL_RCC_ClockConfig+0x2c8>)
 800295e:	6843      	ldrmi	r3, [r0, #4]
 8002960:	f023 02f0 	bicmi.w	r2, r3, #240	; 0xf0
 8002964:	68a3      	ldrmi	r3, [r4, #8]
 8002966:	bf44      	itt	mi
 8002968:	4313      	orrmi	r3, r2
 800296a:	6043      	strmi	r3, [r0, #4]
    }

    /*------------------------- SYSCLK Configuration ---------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800296c:	07ca      	lsls	r2, r1, #31
 800296e:	d40c      	bmi.n	800298a <HAL_RCC_ClockConfig+0x19a>
        }
      }
    }

    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002970:	4a50      	ldr	r2, [pc, #320]	; (8002ab4 <HAL_RCC_ClockConfig+0x2c4>)
 8002972:	6813      	ldr	r3, [r2, #0]
 8002974:	f023 0307 	bic.w	r3, r3, #7
 8002978:	4333      	orrs	r3, r6
 800297a:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800297c:	6813      	ldr	r3, [r2, #0]
 800297e:	f003 0307 	and.w	r3, r3, #7
 8002982:	42b3      	cmp	r3, r6
 8002984:	f47f af48 	bne.w	8002818 <HAL_RCC_ClockConfig+0x28>
 8002988:	e755      	b.n	8002836 <HAL_RCC_ClockConfig+0x46>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    {
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800298a:	6862      	ldr	r2, [r4, #4]
 800298c:	4d4a      	ldr	r5, [pc, #296]	; (8002ab8 <HAL_RCC_ClockConfig+0x2c8>)
 800298e:	2a01      	cmp	r2, #1
 8002990:	d115      	bne.n	80029be <HAL_RCC_ClockConfig+0x1ce>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002992:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8002996:	fa91 f3a1 	rbit	r3, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800299a:	fab3 f383 	clz	r3, r3
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800299e:	f043 0320 	orr.w	r3, r3, #32
 80029a2:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d101      	bne.n	80029ae <HAL_RCC_ClockConfig+0x1be>
 80029aa:	6828      	ldr	r0, [r5, #0]
 80029ac:	e004      	b.n	80029b8 <HAL_RCC_ClockConfig+0x1c8>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ae:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80029b2:	fab1 f181 	clz	r1, r1
 80029b6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029bc:	e02a      	b.n	8002a14 <HAL_RCC_ClockConfig+0x224>
        {
          return HAL_ERROR;
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029be:	2a02      	cmp	r2, #2
 80029c0:	d115      	bne.n	80029ee <HAL_RCC_ClockConfig+0x1fe>
 80029c2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80029c6:	fa91 f3a1 	rbit	r3, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80029ca:	fab3 f383 	clz	r3, r3
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029ce:	f043 0320 	orr.w	r3, r3, #32
 80029d2:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d101      	bne.n	80029de <HAL_RCC_ClockConfig+0x1ee>
 80029da:	6828      	ldr	r0, [r5, #0]
 80029dc:	e004      	b.n	80029e8 <HAL_RCC_ClockConfig+0x1f8>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029de:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80029e2:	fab1 f181 	clz	r1, r1
 80029e6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029ec:	e012      	b.n	8002a14 <HAL_RCC_ClockConfig+0x224>
 80029ee:	2102      	movs	r1, #2
 80029f0:	fa91 f3a1 	rbit	r3, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80029f4:	fab3 f383 	clz	r3, r3
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029f8:	f043 0320 	orr.w	r3, r3, #32
 80029fc:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d101      	bne.n	8002a08 <HAL_RCC_ClockConfig+0x218>
 8002a04:	6828      	ldr	r0, [r5, #0]
 8002a06:	e004      	b.n	8002a12 <HAL_RCC_ClockConfig+0x222>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a08:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002a0c:	fab1 f181 	clz	r1, r1
 8002a10:	6a68      	ldr	r0, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a12:	2302      	movs	r3, #2
 8002a14:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002a18:	fab3 f383 	clz	r3, r3
 8002a1c:	2101      	movs	r1, #1
 8002a1e:	f003 031f 	and.w	r3, r3, #31
 8002a22:	fa01 f303 	lsl.w	r3, r1, r3
 8002a26:	4203      	tst	r3, r0
 8002a28:	f43f aef6 	beq.w	8002818 <HAL_RCC_ClockConfig+0x28>
        {
          return HAL_ERROR;
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a2c:	686b      	ldr	r3, [r5, #4]
 8002a2e:	f023 0303 	bic.w	r3, r3, #3
 8002a32:	431a      	orrs	r2, r3
 8002a34:	606a      	str	r2, [r5, #4]

      /* Get timeout */
      tickstart = HAL_GetTick();
 8002a36:	f000 f8c1 	bl	8002bbc <HAL_GetTick>

      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a3a:	6863      	ldr	r3, [r4, #4]
 8002a3c:	2b01      	cmp	r3, #1
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);

      /* Get timeout */
      tickstart = HAL_GetTick();
 8002a3e:	4607      	mov	r7, r0

      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a40:	d10c      	bne.n	8002a5c <HAL_RCC_ClockConfig+0x26c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a42:	686b      	ldr	r3, [r5, #4]
 8002a44:	f003 030c 	and.w	r3, r3, #12
 8002a48:	2b04      	cmp	r3, #4
 8002a4a:	d091      	beq.n	8002970 <HAL_RCC_ClockConfig+0x180>
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a4c:	f000 f8b6 	bl	8002bbc <HAL_GetTick>
 8002a50:	f241 3388 	movw	r3, #5000	; 0x1388
 8002a54:	1bc0      	subs	r0, r0, r7
 8002a56:	4298      	cmp	r0, r3
 8002a58:	d9f3      	bls.n	8002a42 <HAL_RCC_ClockConfig+0x252>
 8002a5a:	e75f      	b.n	800291c <HAL_RCC_ClockConfig+0x12c>
          {
            return HAL_TIMEOUT;
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d114      	bne.n	8002a8a <HAL_RCC_ClockConfig+0x29a>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a60:	686b      	ldr	r3, [r5, #4]
 8002a62:	f003 030c 	and.w	r3, r3, #12
 8002a66:	2b08      	cmp	r3, #8
 8002a68:	d082      	beq.n	8002970 <HAL_RCC_ClockConfig+0x180>
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a6a:	f000 f8a7 	bl	8002bbc <HAL_GetTick>
 8002a6e:	f241 3388 	movw	r3, #5000	; 0x1388
 8002a72:	1bc0      	subs	r0, r0, r7
 8002a74:	4298      	cmp	r0, r3
 8002a76:	d9f3      	bls.n	8002a60 <HAL_RCC_ClockConfig+0x270>
 8002a78:	e750      	b.n	800291c <HAL_RCC_ClockConfig+0x12c>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a7a:	f000 f89f 	bl	8002bbc <HAL_GetTick>
 8002a7e:	f241 3388 	movw	r3, #5000	; 0x1388
 8002a82:	1bc0      	subs	r0, r0, r7
 8002a84:	4298      	cmp	r0, r3
 8002a86:	f63f af49 	bhi.w	800291c <HAL_RCC_ClockConfig+0x12c>
          }
        }
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a8a:	686b      	ldr	r3, [r5, #4]
 8002a8c:	f013 0f0c 	tst.w	r3, #12
 8002a90:	d1f3      	bne.n	8002a7a <HAL_RCC_ClockConfig+0x28a>
 8002a92:	e76d      	b.n	8002970 <HAL_RCC_ClockConfig+0x180>
    assert_param(IS_RCC_HCLK_DIV(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a94:	070b      	lsls	r3, r1, #28
  {
    assert_param(IS_RCC_HCLK_DIV(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a96:	bf41      	itttt	mi
 8002a98:	4a07      	ldrmi	r2, [pc, #28]	; (8002ab8 <HAL_RCC_ClockConfig+0x2c8>)
 8002a9a:	6921      	ldrmi	r1, [r4, #16]
 8002a9c:	6853      	ldrmi	r3, [r2, #4]
 8002a9e:	f423 5360 	bicmi.w	r3, r3, #14336	; 0x3800
 8002aa2:	bf44      	itt	mi
 8002aa4:	ea43 03c1 	orrmi.w	r3, r3, r1, lsl #3
 8002aa8:	6053      	strmi	r3, [r2, #4]
  }

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002aaa:	200f      	movs	r0, #15
 8002aac:	f000 f859 	bl	8002b62 <HAL_InitTick>

  return HAL_OK;
 8002ab0:	2000      	movs	r0, #0
}
 8002ab2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ab4:	40022000 	.word	0x40022000
 8002ab8:	40021000 	.word	0x40021000

08002abc <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0, prediv = 0, pllmul = 0, pllclk = 0;
  uint32_t sysclockfreq = 0;

  tmpreg = RCC->CFGR;
 8002abc:	4915      	ldr	r1, [pc, #84]	; (8002b14 <HAL_RCC_GetSysClockFreq+0x58>)
  *
  * @param  None
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002abe:	b510      	push	{r4, lr}
  uint32_t tmpreg = 0, prediv = 0, pllmul = 0, pllclk = 0;
  uint32_t sysclockfreq = 0;

  tmpreg = RCC->CFGR;
 8002ac0:	684c      	ldr	r4, [r1, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ac2:	f004 030c 	and.w	r3, r4, #12
 8002ac6:	2b08      	cmp	r3, #8
 8002ac8:	d121      	bne.n	8002b0e <HAL_RCC_GetSysClockFreq+0x52>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aca:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8002ace:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002ad2:	fab3 f383 	clz	r3, r3
  case RCC_SYSCLKSOURCE_STATUS_HSE:    /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
    break;

  case RCC_SYSCLKSOURCE_STATUS_PLLCLK: /* PLL used as system clock  source */
    pllmul = PLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002ad6:	f404 1270 	and.w	r2, r4, #3932160	; 0x3c0000
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	fa22 f303 	lsr.w	r3, r2, r3
 8002ae0:	4a0d      	ldr	r2, [pc, #52]	; (8002b18 <HAL_RCC_GetSysClockFreq+0x5c>)
    prediv = PredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002ae2:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  case RCC_SYSCLKSOURCE_STATUS_HSE:    /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
    break;

  case RCC_SYSCLKSOURCE_STATUS_PLLCLK: /* PLL used as system clock  source */
    pllmul = PLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002ae4:	5cd2      	ldrb	r2, [r2, r3]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae6:	230f      	movs	r3, #15
 8002ae8:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002aec:	fab3 f383 	clz	r3, r3
    prediv = PredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002af0:	f001 010f 	and.w	r1, r1, #15
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	fa21 f303 	lsr.w	r3, r1, r3
 8002afa:	4908      	ldr	r1, [pc, #32]	; (8002b1c <HAL_RCC_GetSysClockFreq+0x60>)
 8002afc:	5cc8      	ldrb	r0, [r1, r3]
    if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002afe:	03e3      	lsls	r3, r4, #15
      pllclk = (HSE_VALUE/prediv) * pllmul;
    }
    else
    {
      /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
      pllclk = (HSI_VALUE >> 1) * pllmul;
 8002b00:	bf52      	itee	pl
 8002b02:	4807      	ldrpl	r0, [pc, #28]	; (8002b20 <HAL_RCC_GetSysClockFreq+0x64>)
    pllmul = PLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
    prediv = PredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
    if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
    {
      /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
      pllclk = (HSE_VALUE/prediv) * pllmul;
 8002b04:	4b07      	ldrmi	r3, [pc, #28]	; (8002b24 <HAL_RCC_GetSysClockFreq+0x68>)
 8002b06:	fbb3 f0f0 	udivmi	r0, r3, r0
    }
    else
    {
      /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
      pllclk = (HSI_VALUE >> 1) * pllmul;
 8002b0a:	4350      	muls	r0, r2
 8002b0c:	bd10      	pop	{r4, pc}

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
  {
  case RCC_SYSCLKSOURCE_STATUS_HSE:    /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8002b0e:	4805      	ldr	r0, [pc, #20]	; (8002b24 <HAL_RCC_GetSysClockFreq+0x68>)
  default:
    sysclockfreq = HSI_VALUE;
    break;
  }
  return sysclockfreq;
}
 8002b10:	bd10      	pop	{r4, pc}
 8002b12:	bf00      	nop
 8002b14:	40021000 	.word	0x40021000
 8002b18:	0801ae48 	.word	0x0801ae48
 8002b1c:	0801ae38 	.word	0x0801ae38
 8002b20:	003d0900 	.word	0x003d0900
 8002b24:	007a1200 	.word	0x007a1200

08002b28 <HAL_RCC_GetHCLKFreq>:
  *                       
  * @param  None
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b28:	b508      	push	{r3, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8002b2a:	f7ff ffc7 	bl	8002abc <HAL_RCC_GetSysClockFreq>
 8002b2e:	4b09      	ldr	r3, [pc, #36]	; (8002b54 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002b30:	685a      	ldr	r2, [r3, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b32:	23f0      	movs	r3, #240	; 0xf0
 8002b34:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002b38:	fab3 f383 	clz	r3, r3
 8002b3c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	fa22 f303 	lsr.w	r3, r2, r3
 8002b46:	4a04      	ldr	r2, [pc, #16]	; (8002b58 <HAL_RCC_GetHCLKFreq+0x30>)
 8002b48:	5cd3      	ldrb	r3, [r2, r3]
 8002b4a:	40d8      	lsrs	r0, r3
 8002b4c:	4b03      	ldr	r3, [pc, #12]	; (8002b5c <HAL_RCC_GetHCLKFreq+0x34>)
 8002b4e:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 8002b50:	bd08      	pop	{r3, pc}
 8002b52:	bf00      	nop
 8002b54:	40021000 	.word	0x40021000
 8002b58:	0801ae28 	.word	0x0801ae28
 8002b5c:	20000014 	.word	0x20000014

08002b60 <HAL_MspInit>:
  * @brief  Initializes the MSP.
  * @param  None
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8002b60:	4770      	bx	lr

08002b62 <HAL_InitTick>:
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)

{
 8002b62:	b510      	push	{r4, lr}
 8002b64:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002b66:	f7ff ffdf 	bl	8002b28 <HAL_RCC_GetHCLKFreq>
 8002b6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b6e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002b72:	f000 f885 	bl	8002c80 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8002b76:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b7a:	4621      	mov	r1, r4
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f000 f843 	bl	8002c08 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8002b82:	2000      	movs	r0, #0
 8002b84:	bd10      	pop	{r4, pc}
	...

08002b88 <HAL_Init>:
  */
HAL_StatusTypeDef HAL_Init(void)
{
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b88:	4a07      	ldr	r2, [pc, #28]	; (8002ba8 <HAL_Init+0x20>)
  * @note                  
  * @param  None
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b8a:	b508      	push	{r3, lr}
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b8c:	6813      	ldr	r3, [r2, #0]
 8002b8e:	f043 0310 	orr.w	r3, r3, #16
 8002b92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b94:	2003      	movs	r0, #3
 8002b96:	f000 f825 	bl	8002be4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b9a:	200f      	movs	r0, #15
 8002b9c:	f7ff ffe1 	bl	8002b62 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ba0:	f7ff ffde 	bl	8002b60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8002ba4:	2000      	movs	r0, #0
 8002ba6:	bd08      	pop	{r3, pc}
 8002ba8:	40022000 	.word	0x40022000

08002bac <HAL_IncTick>:
  * @param  None
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8002bac:	4a02      	ldr	r2, [pc, #8]	; (8002bb8 <HAL_IncTick+0xc>)
 8002bae:	6813      	ldr	r3, [r2, #0]
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	6013      	str	r3, [r2, #0]
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	20000bf0 	.word	0x20000bf0

08002bbc <HAL_GetTick>:
  * @param  None
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8002bbc:	4b01      	ldr	r3, [pc, #4]	; (8002bc4 <HAL_GetTick+0x8>)
 8002bbe:	6818      	ldr	r0, [r3, #0]
}
 8002bc0:	4770      	bx	lr
 8002bc2:	bf00      	nop
 8002bc4:	20000bf0 	.word	0x20000bf0

08002bc8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8002bc8:	b513      	push	{r0, r1, r4, lr}
 8002bca:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bcc:	f7ff fff6 	bl	8002bbc <HAL_GetTick>
 8002bd0:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8002bd2:	f7ff fff3 	bl	8002bbc <HAL_GetTick>
 8002bd6:	9b01      	ldr	r3, [sp, #4]
 8002bd8:	1b00      	subs	r0, r0, r4
 8002bda:	4298      	cmp	r0, r3
 8002bdc:	d3f9      	bcc.n	8002bd2 <HAL_Delay+0xa>
  {
  }
}
 8002bde:	b002      	add	sp, #8
 8002be0:	bd10      	pop	{r4, pc}
	...

08002be4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002be4:	4a07      	ldr	r2, [pc, #28]	; (8002c04 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002be6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8002be8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002bec:	041b      	lsls	r3, r3, #16
 8002bee:	0c1b      	lsrs	r3, r3, #16
 8002bf0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002bf4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8002bf8:	f000 0007 	and.w	r0, r0, #7

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8002bfc:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8002c00:	60d3      	str	r3, [r2, #12]
 8002c02:	4770      	bx	lr
 8002c04:	e000ed00 	.word	0xe000ed00

08002c08 <HAL_NVIC_SetPriority>:

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8002c08:	4b15      	ldr	r3, [pc, #84]	; (8002c60 <HAL_NVIC_SetPriority+0x58>)
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c10:	b570      	push	{r4, r5, r6, lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8002c12:	f1c3 0507 	rsb	r5, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8002c16:	1d1c      	adds	r4, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8002c18:	2d04      	cmp	r5, #4
 8002c1a:	bf28      	it	cs
 8002c1c:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8002c1e:	2c06      	cmp	r4, #6
 8002c20:	bf8c      	ite	hi
 8002c22:	3b03      	subhi	r3, #3
 8002c24:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8002c26:	2401      	movs	r4, #1
 8002c28:	fa04 f603 	lsl.w	r6, r4, r3

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8002c2c:	40ac      	lsls	r4, r5
 8002c2e:	3c01      	subs	r4, #1
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8002c30:	3e01      	subs	r6, #1

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8002c32:	4021      	ands	r1, r4
 8002c34:	4099      	lsls	r1, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8002c36:	4032      	ands	r2, r6
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
 8002c38:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8002c3a:	ea42 0201 	orr.w	r2, r2, r1
 8002c3e:	ea4f 1202 	mov.w	r2, r2, lsl #4
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002c42:	bfaf      	iteee	ge
 8002c44:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002c48:	f000 000f 	andlt.w	r0, r0, #15
 8002c4c:	4b05      	ldrlt	r3, [pc, #20]	; (8002c64 <HAL_NVIC_SetPriority+0x5c>)
 8002c4e:	b2d2      	uxtblt	r2, r2
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002c50:	bfa5      	ittet	ge
 8002c52:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8002c56:	b2d2      	uxtbge	r2, r2
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002c58:	541a      	strblt	r2, [r3, r0]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002c5a:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8002c5e:	bd70      	pop	{r4, r5, r6, pc}
 8002c60:	e000ed00 	.word	0xe000ed00
 8002c64:	e000ed14 	.word	0xe000ed14

08002c68 <HAL_NVIC_EnableIRQ>:
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8002c68:	0941      	lsrs	r1, r0, #5
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	f000 001f 	and.w	r0, r0, #31
 8002c70:	4a02      	ldr	r2, [pc, #8]	; (8002c7c <HAL_NVIC_EnableIRQ+0x14>)
 8002c72:	4083      	lsls	r3, r0
 8002c74:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	e000e100 	.word	0xe000e100

08002c80 <HAL_SYSTICK_Config>:
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8002c80:	3801      	subs	r0, #1
 8002c82:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8002c86:	bf3f      	itttt	cc
 8002c88:	4b06      	ldrcc	r3, [pc, #24]	; (8002ca4 <HAL_SYSTICK_Config+0x24>)
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002c8a:	4a07      	ldrcc	r2, [pc, #28]	; (8002ca8 <HAL_SYSTICK_Config+0x28>)
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8002c8c:	6058      	strcc	r0, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002c8e:	21f0      	movcc	r1, #240	; 0xf0
 8002c90:	bf3f      	itttt	cc
 8002c92:	f882 1023 	strbcc.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8002c96:	2000      	movcc	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c98:	2207      	movcc	r2, #7
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8002c9a:	6098      	strcc	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c9c:	bf34      	ite	cc
 8002c9e:	601a      	strcc	r2, [r3, #0]
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8002ca0:	2001      	movcs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002ca2:	4770      	bx	lr
 8002ca4:	e000e010 	.word	0xe000e010
 8002ca8:	e000ed00 	.word	0xe000ed00

08002cac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8002cac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  for (position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cb0:	680f      	ldr	r7, [r1, #0]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002cb2:	2300      	movs	r3, #0
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	409a      	lsls	r2, r3
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cb8:	ea02 0507 	and.w	r5, r2, r7
 
    if (iocurrent == ioposition)
 8002cbc:	4295      	cmp	r5, r2
 8002cbe:	f040 80ac 	bne.w	8002e1a <HAL_GPIO_Init+0x16e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/ 
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8002cc2:	684c      	ldr	r4, [r1, #4]
 8002cc4:	f024 0c10 	bic.w	ip, r4, #16
 8002cc8:	f1bc 0f02 	cmp.w	ip, #2
 8002ccc:	d114      	bne.n	8002cf8 <HAL_GPIO_Init+0x4c>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8002cce:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8002cd2:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002cd6:	f003 0607 	and.w	r6, r3, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8002cda:	f8de 2020 	ldr.w	r2, [lr, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002cde:	00b6      	lsls	r6, r6, #2
 8002ce0:	f04f 080f 	mov.w	r8, #15
 8002ce4:	fa08 f806 	lsl.w	r8, r8, r6
 8002ce8:	ea22 0808 	bic.w	r8, r2, r8
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002cec:	690a      	ldr	r2, [r1, #16]
 8002cee:	40b2      	lsls	r2, r6
 8002cf0:	ea48 0202 	orr.w	r2, r8, r2
        GPIOx->AFR[position >> 3] = temp;
 8002cf4:	f8ce 2020 	str.w	r2, [lr, #32]
 8002cf8:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002cfc:	2203      	movs	r2, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002cfe:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002d00:	fa02 f20e 	lsl.w	r2, r2, lr
 8002d04:	43d2      	mvns	r2, r2
 8002d06:	ea02 0806 	and.w	r8, r2, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002d0a:	f004 0603 	and.w	r6, r4, #3
 8002d0e:	fa06 f60e 	lsl.w	r6, r6, lr
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d12:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002d16:	ea48 0606 	orr.w	r6, r8, r6
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d1a:	f1bc 0f01 	cmp.w	ip, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;
 8002d1e:	6006      	str	r6, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d20:	d811      	bhi.n	8002d46 <HAL_GPIO_Init+0x9a>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d22:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002d24:	ea02 0c06 	and.w	ip, r2, r6
        temp |= (GPIO_Init->Speed << (position * 2));
 8002d28:	68ce      	ldr	r6, [r1, #12]
 8002d2a:	fa06 f60e 	lsl.w	r6, r6, lr
 8002d2e:	ea4c 0606 	orr.w	r6, ip, r6
        GPIOx->OSPEEDR = temp;
 8002d32:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d34:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d36:	ea26 0c05 	bic.w	ip, r6, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002d3a:	f3c4 1600 	ubfx	r6, r4, #4, #1
 8002d3e:	409e      	lsls	r6, r3
 8002d40:	ea4c 0606 	orr.w	r6, ip, r6
        GPIOx->OTYPER = temp;
 8002d44:	6046      	str	r6, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002d46:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002d48:	ea02 0c06 	and.w	ip, r2, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002d4c:	688a      	ldr	r2, [r1, #8]
 8002d4e:	fa02 f60e 	lsl.w	r6, r2, lr
 8002d52:	ea4c 0206 	orr.w	r2, ip, r6
      GPIOx->PUPDR = temp;
 8002d56:	60c2      	str	r2, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8002d58:	00e2      	lsls	r2, r4, #3
 8002d5a:	d55e      	bpl.n	8002e1a <HAL_GPIO_Init+0x16e>
      {
        /* Enable SYSCFG Clock */
        __SYSCFG_CLK_ENABLE();
 8002d5c:	4e32      	ldr	r6, [pc, #200]	; (8002e28 <HAL_GPIO_Init+0x17c>)
 8002d5e:	69b2      	ldr	r2, [r6, #24]
 8002d60:	f042 0201 	orr.w	r2, r2, #1
 8002d64:	61b2      	str	r2, [r6, #24]
 8002d66:	f023 0603 	bic.w	r6, r3, #3
 8002d6a:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8002d6e:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
  
        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002d72:	f003 0c03 	and.w	ip, r3, #3
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable SYSCFG Clock */
        __SYSCFG_CLK_ENABLE();
  
        temp = SYSCFG->EXTICR[position >> 2];
 8002d76:	f8d6 e008 	ldr.w	lr, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002d7a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8002d7e:	220f      	movs	r2, #15
 8002d80:	fa02 f20c 	lsl.w	r2, r2, ip
        temp |= ((uint32_t)(GET_GPIO_SOURCE(GPIOx)) << (4 * (position & 0x03)));
 8002d84:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      {
        /* Enable SYSCFG Clock */
        __SYSCFG_CLK_ENABLE();
  
        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002d88:	ea2e 0e02 	bic.w	lr, lr, r2
        temp |= ((uint32_t)(GET_GPIO_SOURCE(GPIOx)) << (4 * (position & 0x03)));
 8002d8c:	d015      	beq.n	8002dba <HAL_GPIO_Init+0x10e>
 8002d8e:	4a27      	ldr	r2, [pc, #156]	; (8002e2c <HAL_GPIO_Init+0x180>)
 8002d90:	4290      	cmp	r0, r2
 8002d92:	d014      	beq.n	8002dbe <HAL_GPIO_Init+0x112>
 8002d94:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d98:	4290      	cmp	r0, r2
 8002d9a:	d012      	beq.n	8002dc2 <HAL_GPIO_Init+0x116>
 8002d9c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002da0:	4290      	cmp	r0, r2
 8002da2:	d010      	beq.n	8002dc6 <HAL_GPIO_Init+0x11a>
 8002da4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002da8:	4290      	cmp	r0, r2
 8002daa:	d00e      	beq.n	8002dca <HAL_GPIO_Init+0x11e>
 8002dac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002db0:	4290      	cmp	r0, r2
 8002db2:	bf0c      	ite	eq
 8002db4:	2205      	moveq	r2, #5
 8002db6:	2206      	movne	r2, #6
 8002db8:	e008      	b.n	8002dcc <HAL_GPIO_Init+0x120>
 8002dba:	2200      	movs	r2, #0
 8002dbc:	e006      	b.n	8002dcc <HAL_GPIO_Init+0x120>
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	e004      	b.n	8002dcc <HAL_GPIO_Init+0x120>
 8002dc2:	2202      	movs	r2, #2
 8002dc4:	e002      	b.n	8002dcc <HAL_GPIO_Init+0x120>
 8002dc6:	2203      	movs	r2, #3
 8002dc8:	e000      	b.n	8002dcc <HAL_GPIO_Init+0x120>
 8002dca:	2204      	movs	r2, #4
 8002dcc:	fa02 f20c 	lsl.w	r2, r2, ip
 8002dd0:	ea42 020e 	orr.w	r2, r2, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 8002dd4:	60b2      	str	r2, [r6, #8]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002dd6:	4a16      	ldr	r2, [pc, #88]	; (8002e30 <HAL_GPIO_Init+0x184>)
 8002dd8:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8002dda:	ea6f 0e05 	mvn.w	lr, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002dde:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        {
          temp |= iocurrent;
 8002de2:	bf14      	ite	ne
 8002de4:	432e      	orrne	r6, r5
        temp |= ((uint32_t)(GET_GPIO_SOURCE(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 8002de6:	ea0e 0606 	andeq.w	r6, lr, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8002dea:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8002dec:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002dee:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        { 
          temp |= iocurrent;
 8002df2:	bf14      	ite	ne
 8002df4:	432e      	orrne	r6, r5
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 8002df6:	ea0e 0606 	andeq.w	r6, lr, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        { 
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8002dfa:	6056      	str	r6, [r2, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002dfc:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002dfe:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        {
          temp |= iocurrent;
 8002e02:	bf14      	ite	ne
 8002e04:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 8002e06:	ea0e 0606 	andeq.w	r6, lr, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8002e0a:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 8002e0c:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e0e:	02a4      	lsls	r4, r4, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 8002e10:	bf54      	ite	pl
 8002e12:	ea0e 0506 	andpl.w	r5, lr, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8002e16:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8002e18:	60d5      	str	r5, [r2, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	2b10      	cmp	r3, #16
 8002e1e:	f47f af49 	bne.w	8002cb4 <HAL_GPIO_Init+0x8>
        }
        EXTI->FTSR = temp;
      }
    }
  } 
}
 8002e22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e26:	bf00      	nop
 8002e28:	40021000 	.word	0x40021000
 8002e2c:	48000400 	.word	0x48000400
 8002e30:	40010400 	.word	0x40010400

08002e34 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e34:	6903      	ldr	r3, [r0, #16]
 8002e36:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
  }
 8002e38:	bf14      	ite	ne
 8002e3a:	2001      	movne	r0, #1
 8002e3c:	2000      	moveq	r0, #0
 8002e3e:	4770      	bx	lr

08002e40 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e40:	b10a      	cbz	r2, 8002e46 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8002e42:	8301      	strh	r1, [r0, #24]
 8002e44:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8002e46:	8341      	strh	r1, [r0, #26]
 8002e48:	4770      	bx	lr

08002e4a <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8002e4a:	6943      	ldr	r3, [r0, #20]
 8002e4c:	4059      	eors	r1, r3
 8002e4e:	6141      	str	r1, [r0, #20]
 8002e50:	4770      	bx	lr

08002e52 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 8002e52:	b538      	push	{r3, r4, r5, lr}
  uint32_t i = 0;

  uint32_t wInterrupt_Mask = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8002e54:	4604      	mov	r4, r0
 8002e56:	2800      	cmp	r0, #0
 8002e58:	d046      	beq.n	8002ee8 <HAL_PCD_Init+0x96>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  hpcd->State = PCD_BUSY;
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	f880 3141 	strb.w	r3, [r0, #321]	; 0x141
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);
 8002e60:	f002 f898 	bl	8004f94 <HAL_PCD_MspInit>

 /* Init endpoints structures */
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 8002e64:	6865      	ldr	r5, [r4, #4]
 8002e66:	f104 0229 	add.w	r2, r4, #41	; 0x29
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	42a9      	cmp	r1, r5
 8002e6e:	f102 021c 	add.w	r2, r2, #28
 8002e72:	f04f 0300 	mov.w	r3, #0
 8002e76:	d00e      	beq.n	8002e96 <HAL_PCD_Init+0x44>
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1;
 8002e78:	2001      	movs	r0, #1
   hpcd->IN_ep[i].num = i;
 8002e7a:	f802 1c1d 	strb.w	r1, [r2, #-29]

 /* Init endpoints structures */
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1;
 8002e7e:	f802 0c1c 	strb.w	r0, [r2, #-28]
   hpcd->IN_ep[i].num = i;
   /* Control until ep is actvated */
   hpcd->IN_ep[i].type = PCD_EP_TYPE_CTRL;
 8002e82:	f802 3c1a 	strb.w	r3, [r2, #-26]
   hpcd->IN_ep[i].maxpacket =  0;
 8002e86:	f842 3c11 	str.w	r3, [r2, #-17]
   hpcd->IN_ep[i].xfer_buff = 0;
 8002e8a:	f842 3c0d 	str.w	r3, [r2, #-13]
   hpcd->IN_ep[i].xfer_len = 0;
 8002e8e:	f842 3c09 	str.w	r3, [r2, #-9]
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);

 /* Init endpoints structures */
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 8002e92:	4401      	add	r1, r0
 8002e94:	e7ea      	b.n	8002e6c <HAL_PCD_Init+0x1a>
 8002e96:	f104 02b5 	add.w	r2, r4, #181	; 0xb5
   hpcd->IN_ep[i].maxpacket =  0;
   hpcd->IN_ep[i].xfer_buff = 0;
   hpcd->IN_ep[i].xfer_len = 0;
 }
 
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 8002e9a:	42ab      	cmp	r3, r5
 8002e9c:	f102 021c 	add.w	r2, r2, #28
 8002ea0:	f04f 0000 	mov.w	r0, #0
 8002ea4:	d00d      	beq.n	8002ec2 <HAL_PCD_Init+0x70>
 {
   hpcd->OUT_ep[i].is_in = 0;
   hpcd->OUT_ep[i].num = i;
 8002ea6:	f802 3c1d 	strb.w	r3, [r2, #-29]
   hpcd->IN_ep[i].xfer_len = 0;
 }
 
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 {
   hpcd->OUT_ep[i].is_in = 0;
 8002eaa:	f802 0c1c 	strb.w	r0, [r2, #-28]
   hpcd->OUT_ep[i].num = i;
   /* Control until ep is activated */
   hpcd->OUT_ep[i].type = PCD_EP_TYPE_CTRL;
 8002eae:	f802 0c1a 	strb.w	r0, [r2, #-26]
   hpcd->OUT_ep[i].maxpacket = 0;
 8002eb2:	f842 0c11 	str.w	r0, [r2, #-17]
   hpcd->OUT_ep[i].xfer_buff = 0;
 8002eb6:	f842 0c0d 	str.w	r0, [r2, #-13]
   hpcd->OUT_ep[i].xfer_len = 0;
 8002eba:	f842 0c09 	str.w	r0, [r2, #-9]
   hpcd->IN_ep[i].maxpacket =  0;
   hpcd->IN_ep[i].xfer_buff = 0;
   hpcd->IN_ep[i].xfer_len = 0;
 }
 
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 8002ebe:	3301      	adds	r3, #1
 8002ec0:	e7eb      	b.n	8002e9a <HAL_PCD_Init+0x48>
   hpcd->OUT_ep[i].xfer_len = 0;
 }
  
 /* Init Device */
 /*CNTR_FRES = 1*/
 hpcd->Instance->CNTR = USB_CNTR_FRES;
 8002ec2:	6823      	ldr	r3, [r4, #0]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  /*set wInterrupt_Mask global variable*/
  wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /*Set interrupt mask*/
  hpcd->Instance->CNTR = wInterrupt_Mask;
 8002eca:	f44f 423d 	mov.w	r2, #48384	; 0xbd00
 /* Init Device */
 /*CNTR_FRES = 1*/
 hpcd->Instance->CNTR = USB_CNTR_FRES;
 
 /*CNTR_FRES = 0*/
 hpcd->Instance->CNTR = 0;
 8002ece:	f8a3 0040 	strh.w	r0, [r3, #64]	; 0x40
 
 /*Clear pending interrupts*/
 hpcd->Instance->ISTR = 0;
 8002ed2:	f8a3 0044 	strh.w	r0, [r3, #68]	; 0x44
 
  /*Set Btable Adress*/
 hpcd->Instance->BTABLE = BTABLE_ADDRESS;
 8002ed6:	f8a3 0050 	strh.w	r0, [r3, #80]	; 0x50
  /*set wInterrupt_Mask global variable*/
  wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /*Set interrupt mask*/
  hpcd->Instance->CNTR = wInterrupt_Mask;
 8002eda:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  hpcd->USB_Address = 0;
 8002ede:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  hpcd->State= PCD_READY;
 8002ee2:	f884 0141 	strb.w	r0, [r4, #321]	; 0x141

 return HAL_OK;
 8002ee6:	bd38      	pop	{r3, r4, r5, pc}
  uint32_t wInterrupt_Mask = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
  {
    return HAL_ERROR;
 8002ee8:	2001      	movs	r0, #1
  
  hpcd->USB_Address = 0;
  hpcd->State= PCD_READY;

 return HAL_OK;
}
 8002eea:	bd38      	pop	{r3, r4, r5, pc}

08002eec <HAL_PCD_Start>:
  * @brief  Start The USB OTG Device.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
 8002eec:	b508      	push	{r3, lr}
  /*  DP Pull-Down is external */
  HAL_PCDEx_SetConnectionState (hpcd, 1);
 8002eee:	2101      	movs	r1, #1
 8002ef0:	f000 ff19 	bl	8003d26 <HAL_PCDEx_SetConnectionState>
  
  return HAL_OK;
}
 8002ef4:	2000      	movs	r0, #0
 8002ef6:	bd08      	pop	{r3, pc}

08002ef8 <HAL_PCD_SetAddress>:
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
   __HAL_LOCK(hpcd); 
 8002ef8:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d00f      	beq.n	8002f20 <HAL_PCD_SetAddress+0x28>
 8002f00:	2301      	movs	r3, #1
 8002f02:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140

   if(address == 0) 
 8002f06:	b921      	cbnz	r1, 8002f12 <HAL_PCD_SetAddress+0x1a>
   {
     /* set device address and enable function */
     hpcd->Instance->DADDR = USB_DADDR_EF;
 8002f08:	6803      	ldr	r3, [r0, #0]
 8002f0a:	2280      	movs	r2, #128	; 0x80
 8002f0c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
 8002f10:	e001      	b.n	8002f16 <HAL_PCD_SetAddress+0x1e>
   }
   else /* USB Address will be applied later */
   {
     hpcd->USB_Address = address;
 8002f12:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
   }

  __HAL_UNLOCK(hpcd);   
 8002f16:	2300      	movs	r3, #0
 8002f18:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	4770      	bx	lr
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
   __HAL_LOCK(hpcd); 
 8002f20:	2002      	movs	r0, #2
     hpcd->USB_Address = address;
   }

  __HAL_UNLOCK(hpcd);   
  return HAL_OK;
}
 8002f22:	4770      	bx	lr

08002f24 <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packert size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8002f24:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 8002f26:	b2cc      	uxtb	r4, r1
 8002f28:	f014 0f80 	tst.w	r4, #128	; 0x80
 8002f2c:	f001 067f 	and.w	r6, r1, #127	; 0x7f
 8002f30:	f04f 051c 	mov.w	r5, #28
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002f34:	bf15      	itete	ne
 8002f36:	fb05 0106 	mlane	r1, r5, r6, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002f3a:	fb05 0101 	mlaeq	r1, r5, r1, r0
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002f3e:	3128      	addne	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002f40:	31b4      	addeq	r1, #180	; 0xb4
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8002f42:	09e4      	lsrs	r4, r4, #7
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 8002f44:	700e      	strb	r6, [r1, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8002f46:	704c      	strb	r4, [r1, #1]
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
 8002f48:	70cb      	strb	r3, [r1, #3]
  
  __HAL_LOCK(hpcd); 
 8002f4a:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
  ep->maxpacket = ep_mps;
 8002f4e:	60ca      	str	r2, [r1, #12]
  ep->type = ep_type;
  
  __HAL_LOCK(hpcd); 
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	f000 8181 	beq.w	8003258 <HAL_PCD_EP_Open+0x334>
 8002f56:	2301      	movs	r3, #1
 8002f58:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140

/* initialize Endpoint */
  switch (ep->type)
 8002f5c:	78cc      	ldrb	r4, [r1, #3]
 8002f5e:	780a      	ldrb	r2, [r1, #0]
 8002f60:	6803      	ldr	r3, [r0, #0]
 8002f62:	2c03      	cmp	r4, #3
 8002f64:	d82f      	bhi.n	8002fc6 <HAL_PCD_EP_Open+0xa2>
 8002f66:	e8df f004 	tbb	[pc, r4]
 8002f6a:	2202      	.short	0x2202
 8002f6c:	170d      	.short	0x170d
  {
  case PCD_EP_TYPE_CTRL:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_CONTROL);
 8002f6e:	b212      	sxth	r2, r2
 8002f70:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8002f74:	b2a4      	uxth	r4, r4
 8002f76:	f424 44ec 	bic.w	r4, r4, #30208	; 0x7600
 8002f7a:	f024 0470 	bic.w	r4, r4, #112	; 0x70
 8002f7e:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8002f82:	e01e      	b.n	8002fc2 <HAL_PCD_EP_Open+0x9e>
    break;
  case PCD_EP_TYPE_BULK:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_BULK);
 8002f84:	b212      	sxth	r2, r2
 8002f86:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8002f8a:	f424 44ec 	bic.w	r4, r4, #30208	; 0x7600
 8002f8e:	f024 0470 	bic.w	r4, r4, #112	; 0x70
 8002f92:	0424      	lsls	r4, r4, #16
 8002f94:	0c24      	lsrs	r4, r4, #16
 8002f96:	e014      	b.n	8002fc2 <HAL_PCD_EP_Open+0x9e>
    break;
  case PCD_EP_TYPE_INTR:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_INTERRUPT);
 8002f98:	b212      	sxth	r2, r2
 8002f9a:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8002f9e:	b2a4      	uxth	r4, r4
 8002fa0:	f424 44ec 	bic.w	r4, r4, #30208	; 0x7600
 8002fa4:	f024 0470 	bic.w	r4, r4, #112	; 0x70
 8002fa8:	f444 64c0 	orr.w	r4, r4, #1536	; 0x600
 8002fac:	e009      	b.n	8002fc2 <HAL_PCD_EP_Open+0x9e>
    break;
  case PCD_EP_TYPE_ISOC:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_ISOCHRONOUS);
 8002fae:	b212      	sxth	r2, r2
 8002fb0:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8002fb4:	b2a4      	uxth	r4, r4
 8002fb6:	f424 44ec 	bic.w	r4, r4, #30208	; 0x7600
 8002fba:	f024 0470 	bic.w	r4, r4, #112	; 0x70
 8002fbe:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 8002fc2:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
    break;
  } 
  
  PCD_SET_EP_ADDRESS(hpcd->Instance, ep->num, ep->num);
 8002fc6:	780a      	ldrb	r2, [r1, #0]
 8002fc8:	b216      	sxth	r6, r2
 8002fca:	f442 4500 	orr.w	r5, r2, #32768	; 0x8000
 8002fce:	f833 4026 	ldrh.w	r4, [r3, r6, lsl #2]
 8002fd2:	f024 02f0 	bic.w	r2, r4, #240	; 0xf0
 8002fd6:	0512      	lsls	r2, r2, #20
 8002fd8:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8002fdc:	0d12      	lsrs	r2, r2, #20
 8002fde:	432a      	orrs	r2, r5
 8002fe0:	f823 2026 	strh.w	r2, [r3, r6, lsl #2]
  
  if (ep->doublebuffer == 0) 
 8002fe4:	7a8c      	ldrb	r4, [r1, #10]
 8002fe6:	780a      	ldrb	r2, [r1, #0]
 8002fe8:	2c00      	cmp	r4, #0
 8002fea:	d175      	bne.n	80030d8 <HAL_PCD_EP_Open+0x1b4>
  {
    if (ep->is_in)
 8002fec:	784d      	ldrb	r5, [r1, #1]
 8002fee:	888c      	ldrh	r4, [r1, #4]
 8002ff0:	2608      	movs	r6, #8
 8002ff2:	b33d      	cbz	r5, 8003044 <HAL_PCD_EP_Open+0x120>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 8002ff4:	f8b3 5050 	ldrh.w	r5, [r3, #80]	; 0x50
 8002ff8:	b2ad      	uxth	r5, r5
 8002ffa:	fb16 5202 	smlabb	r2, r6, r2, r5
 8002ffe:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8003002:	0864      	lsrs	r4, r4, #1
 8003004:	0064      	lsls	r4, r4, #1
 8003006:	f8c2 4400 	str.w	r4, [r2, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 800300a:	780c      	ldrb	r4, [r1, #0]
 800300c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003010:	0652      	lsls	r2, r2, #25
 8003012:	d50b      	bpl.n	800302c <HAL_PCD_EP_Open+0x108>
 8003014:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003018:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800301c:	0512      	lsls	r2, r2, #20
 800301e:	0d12      	lsrs	r2, r2, #20
 8003020:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003024:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003028:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK); 
 800302c:	7809      	ldrb	r1, [r1, #0]
 800302e:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003032:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003036:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800303a:	0412      	lsls	r2, r2, #16
 800303c:	0c12      	lsrs	r2, r2, #16
 800303e:	f082 0220 	eor.w	r2, r2, #32
 8003042:	e0fe      	b.n	8003242 <HAL_PCD_EP_Open+0x31e>
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 8003044:	f8b3 7050 	ldrh.w	r7, [r3, #80]	; 0x50
 8003048:	b2bf      	uxth	r7, r7
 800304a:	fb16 7202 	smlabb	r2, r6, r2, r7
 800304e:	3204      	adds	r2, #4
 8003050:	f503 6580 	add.w	r5, r3, #1024	; 0x400
 8003054:	0864      	lsrs	r4, r4, #1
 8003056:	0064      	lsls	r4, r4, #1
 8003058:	f845 4012 	str.w	r4, [r5, r2, lsl #1]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, ep->maxpacket);
 800305c:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8003060:	780c      	ldrb	r4, [r1, #0]
 8003062:	b292      	uxth	r2, r2
 8003064:	fb16 2204 	smlabb	r2, r6, r4, r2
 8003068:	68ce      	ldr	r6, [r1, #12]
 800306a:	2e3e      	cmp	r6, #62	; 0x3e
 800306c:	f102 0206 	add.w	r2, r2, #6
 8003070:	d90b      	bls.n	800308a <HAL_PCD_EP_Open+0x166>
 8003072:	f3c6 144f 	ubfx	r4, r6, #5, #16
 8003076:	06f7      	lsls	r7, r6, #27
 8003078:	bf04      	itt	eq
 800307a:	f104 34ff 	addeq.w	r4, r4, #4294967295	; 0xffffffff
 800307e:	b2a4      	uxtheq	r4, r4
 8003080:	ea6f 64c4 	mvn.w	r4, r4, lsl #27
 8003084:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 8003088:	e006      	b.n	8003098 <HAL_PCD_EP_Open+0x174>
 800308a:	f3c6 044f 	ubfx	r4, r6, #1, #16
 800308e:	07f6      	lsls	r6, r6, #31
 8003090:	bf44      	itt	mi
 8003092:	3401      	addmi	r4, #1
 8003094:	b2a4      	uxthmi	r4, r4
 8003096:	02a4      	lsls	r4, r4, #10
 8003098:	b2a4      	uxth	r4, r4
 800309a:	f845 4012 	str.w	r4, [r5, r2, lsl #1]
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 800309e:	780c      	ldrb	r4, [r1, #0]
 80030a0:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80030a4:	0452      	lsls	r2, r2, #17
 80030a6:	d50b      	bpl.n	80030c0 <HAL_PCD_EP_Open+0x19c>
 80030a8:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80030ac:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80030b0:	0512      	lsls	r2, r2, #20
 80030b2:	0d12      	lsrs	r2, r2, #20
 80030b4:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80030b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80030bc:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 80030c0:	7809      	ldrb	r1, [r1, #0]
 80030c2:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80030c6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80030ca:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80030ce:	0412      	lsls	r2, r2, #16
 80030d0:	0c12      	lsrs	r2, r2, #16
 80030d2:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 80030d6:	e0b4      	b.n	8003242 <HAL_PCD_EP_Open+0x31e>
  }
  /*Double Buffer*/
  else
  {
    /*Set the endpoint as double buffered*/
    PCD_SET_EP_DBUF(hpcd->Instance, ep->num);
 80030d8:	b212      	sxth	r2, r2
 80030da:	f503 6580 	add.w	r5, r3, #1024	; 0x400
 80030de:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 80030e2:	f424 74f8 	bic.w	r4, r4, #496	; 0x1f0
 80030e6:	0524      	lsls	r4, r4, #20
 80030e8:	0d24      	lsrs	r4, r4, #20
 80030ea:	f444 4401 	orr.w	r4, r4, #33024	; 0x8100
 80030ee:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 80030f2:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
    /*Set buffer address for double buffered mode*/
    PCD_SET_EP_DBUF_ADDR(hpcd->Instance, ep->num,ep->pmaaddr0, ep->pmaaddr1);
 80030f6:	f8b3 6050 	ldrh.w	r6, [r3, #80]	; 0x50
 80030fa:	780c      	ldrb	r4, [r1, #0]
 80030fc:	2208      	movs	r2, #8
 80030fe:	b2b6      	uxth	r6, r6
 8003100:	fb12 6604 	smlabb	r6, r2, r4, r6
 8003104:	88cc      	ldrh	r4, [r1, #6]
 8003106:	0864      	lsrs	r4, r4, #1
 8003108:	0064      	lsls	r4, r4, #1
 800310a:	f845 4016 	str.w	r4, [r5, r6, lsl #1]
 800310e:	f8b3 4050 	ldrh.w	r4, [r3, #80]	; 0x50
 8003112:	780e      	ldrb	r6, [r1, #0]
 8003114:	b2a4      	uxth	r4, r4
 8003116:	fb12 4206 	smlabb	r2, r2, r6, r4
 800311a:	890c      	ldrh	r4, [r1, #8]
 800311c:	3204      	adds	r2, #4
 800311e:	0864      	lsrs	r4, r4, #1
 8003120:	0064      	lsls	r4, r4, #1
 8003122:	f845 4012 	str.w	r4, [r5, r2, lsl #1]
 8003126:	780c      	ldrb	r4, [r1, #0]
    
    if (ep->is_in==0)
 8003128:	784a      	ldrb	r2, [r1, #1]
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 800312a:	b224      	sxth	r4, r4
    /*Set the endpoint as double buffered*/
    PCD_SET_EP_DBUF(hpcd->Instance, ep->num);
    /*Set buffer address for double buffered mode*/
    PCD_SET_EP_DBUF_ADDR(hpcd->Instance, ep->num,ep->pmaaddr0, ep->pmaaddr1);
    
    if (ep->is_in==0)
 800312c:	2a00      	cmp	r2, #0
 800312e:	d146      	bne.n	80031be <HAL_PCD_EP_Open+0x29a>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8003130:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003134:	0457      	lsls	r7, r2, #17
 8003136:	d50b      	bpl.n	8003150 <HAL_PCD_EP_Open+0x22c>
 8003138:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800313c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003140:	0512      	lsls	r2, r2, #20
 8003142:	0d12      	lsrs	r2, r2, #20
 8003144:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003148:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800314c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8003150:	780c      	ldrb	r4, [r1, #0]
 8003152:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003156:	0656      	lsls	r6, r2, #25
 8003158:	d50b      	bpl.n	8003172 <HAL_PCD_EP_Open+0x24e>
 800315a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800315e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003162:	0512      	lsls	r2, r2, #20
 8003164:	0d12      	lsrs	r2, r2, #20
 8003166:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800316a:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800316e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(hpcd->Instance, ep->num);
 8003172:	780c      	ldrb	r4, [r1, #0]
 8003174:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003178:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800317c:	0512      	lsls	r2, r2, #20
 800317e:	0d12      	lsrs	r2, r2, #20
 8003180:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003184:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003188:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 800318c:	780c      	ldrb	r4, [r1, #0]
 800318e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003192:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003196:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800319a:	0412      	lsls	r2, r2, #16
 800319c:	0c12      	lsrs	r2, r2, #16
 800319e:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 80031a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80031aa:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 80031ae:	7809      	ldrb	r1, [r1, #0]
 80031b0:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80031b4:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80031b8:	0512      	lsls	r2, r2, #20
 80031ba:	0d12      	lsrs	r2, r2, #20
 80031bc:	e041      	b.n	8003242 <HAL_PCD_EP_Open+0x31e>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 80031be:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80031c2:	0455      	lsls	r5, r2, #17
 80031c4:	d50b      	bpl.n	80031de <HAL_PCD_EP_Open+0x2ba>
 80031c6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80031ca:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80031ce:	0512      	lsls	r2, r2, #20
 80031d0:	0d12      	lsrs	r2, r2, #20
 80031d2:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80031d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80031da:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 80031de:	780c      	ldrb	r4, [r1, #0]
 80031e0:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80031e4:	0652      	lsls	r2, r2, #25
 80031e6:	d50b      	bpl.n	8003200 <HAL_PCD_EP_Open+0x2dc>
 80031e8:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80031ec:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80031f0:	0512      	lsls	r2, r2, #20
 80031f2:	0d12      	lsrs	r2, r2, #20
 80031f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031f8:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80031fc:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_RX_DTOG(hpcd->Instance, ep->num);
 8003200:	780c      	ldrb	r4, [r1, #0]
 8003202:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003206:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800320a:	0512      	lsls	r2, r2, #20
 800320c:	0d12      	lsrs	r2, r2, #20
 800320e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003212:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003216:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 800321a:	780c      	ldrb	r4, [r1, #0]
 800321c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003220:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003224:	0512      	lsls	r2, r2, #20
 8003226:	0d12      	lsrs	r2, r2, #20
 8003228:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800322c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003230:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS);
 8003234:	7809      	ldrb	r1, [r1, #0]
 8003236:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800323a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800323e:	0492      	lsls	r2, r2, #18
 8003240:	0c92      	lsrs	r2, r2, #18
 8003242:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003246:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800324a:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
 800324e:	2300      	movs	r3, #0
 8003250:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  return ret;
 8003254:	4618      	mov	r0, r3
 8003256:	bdf0      	pop	{r4, r5, r6, r7, pc}
  
  ep->is_in = (0x80 & ep_addr) != 0;
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
  
  __HAL_LOCK(hpcd); 
 8003258:	2002      	movs	r0, #2
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
  return ret;
}
 800325a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800325c <HAL_PCD_EP_Close>:
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 800325c:	b2cb      	uxtb	r3, r1
 800325e:	f013 0f80 	tst.w	r3, #128	; 0x80
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 8003262:	b530      	push	{r4, r5, lr}
 8003264:	f04f 021c 	mov.w	r2, #28
 8003268:	f001 047f 	and.w	r4, r1, #127	; 0x7f
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800326c:	bf15      	itete	ne
 800326e:	fb02 0104 	mlane	r1, r2, r4, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8003272:	fb02 0101 	mlaeq	r1, r2, r1, r0
{  
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8003276:	3128      	addne	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8003278:	31b4      	addeq	r1, #180	; 0xb4
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800327a:	09db      	lsrs	r3, r3, #7
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 800327c:	700c      	strb	r4, [r1, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800327e:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd); 
 8003280:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 8003284:	2b01      	cmp	r3, #1
 8003286:	f000 80bf 	beq.w	8003408 <HAL_PCD_EP_Close+0x1ac>
 800328a:	2301      	movs	r3, #1
 800328c:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
 8003290:	780a      	ldrb	r2, [r1, #0]

  if (ep->doublebuffer == 0) 
 8003292:	7a8d      	ldrb	r5, [r1, #10]
 8003294:	784c      	ldrb	r4, [r1, #1]
 8003296:	6803      	ldr	r3, [r0, #0]
  {
    if (ep->is_in)
    {
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8003298:	b212      	sxth	r2, r2
  
  ep->is_in = (0x80 & ep_addr) != 0;
  
  __HAL_LOCK(hpcd); 

  if (ep->doublebuffer == 0) 
 800329a:	bb1d      	cbnz	r5, 80032e4 <HAL_PCD_EP_Close+0x88>
  {
    if (ep->is_in)
 800329c:	b184      	cbz	r4, 80032c0 <HAL_PCD_EP_Close+0x64>
    {
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 800329e:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 80032a2:	0664      	lsls	r4, r4, #25
 80032a4:	d55b      	bpl.n	800335e <HAL_PCD_EP_Close+0x102>
 80032a6:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 80032aa:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
 80032ae:	0524      	lsls	r4, r4, #20
 80032b0:	0d24      	lsrs	r4, r4, #20
 80032b2:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 80032b6:	f044 04c0 	orr.w	r4, r4, #192	; 0xc0
 80032ba:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
 80032be:	e04e      	b.n	800335e <HAL_PCD_EP_Close+0x102>
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS); 
    }
    else
    {
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 80032c0:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 80032c4:	0465      	lsls	r5, r4, #17
 80032c6:	f140 808d 	bpl.w	80033e4 <HAL_PCD_EP_Close+0x188>
 80032ca:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 80032ce:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
 80032d2:	0524      	lsls	r4, r4, #20
 80032d4:	0d24      	lsrs	r4, r4, #20
 80032d6:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 80032da:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 80032de:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
 80032e2:	e07f      	b.n	80033e4 <HAL_PCD_EP_Close+0x188>
    }
  }
  /*Double Buffer*/
  else
  { 
    if (ep->is_in==0)
 80032e4:	2c00      	cmp	r4, #0
 80032e6:	d142      	bne.n	800336e <HAL_PCD_EP_Close+0x112>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 80032e8:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 80032ec:	0464      	lsls	r4, r4, #17
 80032ee:	d50b      	bpl.n	8003308 <HAL_PCD_EP_Close+0xac>
 80032f0:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 80032f4:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
 80032f8:	0524      	lsls	r4, r4, #20
 80032fa:	0d24      	lsrs	r4, r4, #20
 80032fc:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 8003300:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8003304:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8003308:	780c      	ldrb	r4, [r1, #0]
 800330a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800330e:	0655      	lsls	r5, r2, #25
 8003310:	d50b      	bpl.n	800332a <HAL_PCD_EP_Close+0xce>
 8003312:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003316:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800331a:	0512      	lsls	r2, r2, #20
 800331c:	0d12      	lsrs	r2, r2, #20
 800331e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003322:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003326:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(hpcd->Instance, ep->num);
 800332a:	780c      	ldrb	r4, [r1, #0]
 800332c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003330:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003334:	0512      	lsls	r2, r2, #20
 8003336:	0d12      	lsrs	r2, r2, #20
 8003338:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800333c:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003340:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS);
 8003344:	780c      	ldrb	r4, [r1, #0]
 8003346:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800334a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800334e:	0492      	lsls	r2, r2, #18
 8003350:	0c92      	lsrs	r2, r2, #18
 8003352:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003356:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800335a:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 800335e:	7809      	ldrb	r1, [r1, #0]
 8003360:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003364:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003368:	0512      	lsls	r2, r2, #20
 800336a:	0d12      	lsrs	r2, r2, #20
 800336c:	e041      	b.n	80033f2 <HAL_PCD_EP_Close+0x196>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 800336e:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8003372:	0464      	lsls	r4, r4, #17
 8003374:	d50b      	bpl.n	800338e <HAL_PCD_EP_Close+0x132>
 8003376:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 800337a:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
 800337e:	0524      	lsls	r4, r4, #20
 8003380:	0d24      	lsrs	r4, r4, #20
 8003382:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 8003386:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 800338a:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 800338e:	780c      	ldrb	r4, [r1, #0]
 8003390:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003394:	0652      	lsls	r2, r2, #25
 8003396:	d50b      	bpl.n	80033b0 <HAL_PCD_EP_Close+0x154>
 8003398:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800339c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80033a0:	0512      	lsls	r2, r2, #20
 80033a2:	0d12      	lsrs	r2, r2, #20
 80033a4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80033a8:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80033ac:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_RX_DTOG(hpcd->Instance, ep->num);
 80033b0:	780c      	ldrb	r4, [r1, #0]
 80033b2:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80033b6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80033ba:	0512      	lsls	r2, r2, #20
 80033bc:	0d12      	lsrs	r2, r2, #20
 80033be:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80033c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80033c6:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 80033ca:	780c      	ldrb	r4, [r1, #0]
 80033cc:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80033d0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80033d4:	0512      	lsls	r2, r2, #20
 80033d6:	0d12      	lsrs	r2, r2, #20
 80033d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80033dc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80033e0:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS);
 80033e4:	7809      	ldrb	r1, [r1, #0]
 80033e6:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80033ea:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80033ee:	0492      	lsls	r2, r2, #18
 80033f0:	0c92      	lsrs	r2, r2, #18
 80033f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80033f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80033fa:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
 80033fe:	2300      	movs	r3, #0
 8003400:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  return HAL_OK;
 8003404:	4618      	mov	r0, r3
 8003406:	bd30      	pop	{r4, r5, pc}
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
  
  __HAL_LOCK(hpcd); 
 8003408:	2002      	movs	r0, #2
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
  return HAL_OK;
}
 800340a:	bd30      	pop	{r4, r5, pc}

0800340c <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer   
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800340c:	b570      	push	{r4, r5, r6, lr}
  
 PCD_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 800340e:	f001 017f 	and.w	r1, r1, #127	; 0x7f
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8003412:	241c      	movs	r4, #28
 8003414:	fb04 0401 	mla	r4, r4, r1, r0
 8003418:	f104 05c0 	add.w	r5, r4, #192	; 0xc0
 800341c:	606a      	str	r2, [r5, #4]
  ep->xfer_len = len;
  ep->xfer_count = 0;
 800341e:	2200      	movs	r2, #0
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
  ep->xfer_len = len;
 8003420:	60ab      	str	r3, [r5, #8]
  ep->xfer_count = 0;
 8003422:	f8c4 20cc 	str.w	r2, [r4, #204]	; 0xcc
  ep->is_in = 0;
 8003426:	f884 20b5 	strb.w	r2, [r4, #181]	; 0xb5
  ep->num = ep_addr & 0x7F;
 800342a:	f884 10b4 	strb.w	r1, [r4, #180]	; 0xb4
   
  __HAL_LOCK(hpcd); 
 800342e:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 8003432:	2b01      	cmp	r3, #1
 8003434:	d062      	beq.n	80034fc <HAL_PCD_EP_Receive+0xf0>
 8003436:	2301      	movs	r3, #1
 8003438:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
   
  /* Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 800343c:	68ab      	ldr	r3, [r5, #8]
 800343e:	f8d4 40c0 	ldr.w	r4, [r4, #192]	; 0xc0
 8003442:	42a3      	cmp	r3, r4
    ep->xfer_len-=len; 
  }
  else
  {
    len=ep->xfer_len;
    ep->xfer_len =0;
 8003444:	bf98      	it	ls
 8003446:	60aa      	strls	r2, [r5, #8]
  }
  
  /* configure and validate Rx endpoint */
  if (ep->doublebuffer == 0) 
 8003448:	f04f 021c 	mov.w	r2, #28
 800344c:	fb02 0201 	mla	r2, r2, r1, r0
   
  /* Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
  {
    len=ep->maxpacket;
    ep->xfer_len-=len; 
 8003450:	bf84      	itt	hi
 8003452:	1b1b      	subhi	r3, r3, r4
 8003454:	60ab      	strhi	r3, [r5, #8]
    len=ep->xfer_len;
    ep->xfer_len =0;
  }
  
  /* configure and validate Rx endpoint */
  if (ep->doublebuffer == 0) 
 8003456:	f892 50be 	ldrb.w	r5, [r2, #190]	; 0xbe
 800345a:	bf88      	it	hi
 800345c:	4623      	movhi	r3, r4
 800345e:	32b0      	adds	r2, #176	; 0xb0
 8003460:	6804      	ldr	r4, [r0, #0]
 8003462:	b10d      	cbz	r5, 8003468 <HAL_PCD_EP_Receive+0x5c>
    PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, len);
  }
  else
  {
    /*Set the Double buffer counter*/
    PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003464:	7955      	ldrb	r5, [r2, #5]
 8003466:	bb15      	cbnz	r5, 80034ae <HAL_PCD_EP_Receive+0xa2>
 8003468:	f8b4 5050 	ldrh.w	r5, [r4, #80]	; 0x50
 800346c:	7912      	ldrb	r2, [r2, #4]
 800346e:	b2ad      	uxth	r5, r5
 8003470:	eb05 05c2 	add.w	r5, r5, r2, lsl #3
 8003474:	2b3e      	cmp	r3, #62	; 0x3e
 8003476:	f504 6680 	add.w	r6, r4, #1024	; 0x400
 800347a:	f105 0506 	add.w	r5, r5, #6
 800347e:	d90b      	bls.n	8003498 <HAL_PCD_EP_Receive+0x8c>
 8003480:	f3c3 124f 	ubfx	r2, r3, #5, #16
 8003484:	06db      	lsls	r3, r3, #27
 8003486:	bf04      	itt	eq
 8003488:	f102 32ff 	addeq.w	r2, r2, #4294967295	; 0xffffffff
 800348c:	b292      	uxtheq	r2, r2
 800348e:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8003492:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8003496:	e006      	b.n	80034a6 <HAL_PCD_EP_Receive+0x9a>
 8003498:	f3c3 024f 	ubfx	r2, r3, #1, #16
 800349c:	07db      	lsls	r3, r3, #31
 800349e:	bf44      	itt	mi
 80034a0:	3201      	addmi	r2, #1
 80034a2:	b292      	uxthmi	r2, r2
 80034a4:	0292      	lsls	r2, r2, #10
 80034a6:	b292      	uxth	r2, r2
 80034a8:	f846 2015 	str.w	r2, [r6, r5, lsl #1]
 80034ac:	e00c      	b.n	80034c8 <HAL_PCD_EP_Receive+0xbc>
 80034ae:	2d01      	cmp	r5, #1
 80034b0:	bf01      	itttt	eq
 80034b2:	f8b4 5050 	ldrheq.w	r5, [r4, #80]	; 0x50
 80034b6:	7912      	ldrbeq	r2, [r2, #4]
 80034b8:	b2ad      	uxtheq	r5, r5
 80034ba:	eb05 02c2 	addeq.w	r2, r5, r2, lsl #3
 80034be:	bf04      	itt	eq
 80034c0:	eb04 0242 	addeq.w	r2, r4, r2, lsl #1
 80034c4:	f8c2 340c 	streq.w	r3, [r2, #1036]	; 0x40c
  } 
  
  PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 80034c8:	231c      	movs	r3, #28
 80034ca:	fb03 0101 	mla	r1, r3, r1, r0
 80034ce:	f891 20b4 	ldrb.w	r2, [r1, #180]	; 0xb4
 80034d2:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 80034d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80034da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034de:	041b      	lsls	r3, r3, #16
 80034e0:	0c1b      	lsrs	r3, r3, #16
 80034e2:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80034e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80034ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034ee:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
  
  __HAL_UNLOCK(hpcd); 
 80034f2:	2300      	movs	r3, #0
 80034f4:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  
  return HAL_OK;
 80034f8:	4618      	mov	r0, r3
 80034fa:	bd70      	pop	{r4, r5, r6, pc}
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 0;
  ep->num = ep_addr & 0x7F;
   
  __HAL_LOCK(hpcd); 
 80034fc:	2002      	movs	r0, #2
  PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
  
  __HAL_UNLOCK(hpcd); 
  
  return HAL_OK;
}
 80034fe:	bd70      	pop	{r4, r5, r6, pc}

08003500 <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & 0x7F].xfer_count;
 8003500:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8003504:	231c      	movs	r3, #28
 8003506:	fb03 0001 	mla	r0, r3, r1, r0
}
 800350a:	f8b0 00cc 	ldrh.w	r0, [r0, #204]	; 0xcc
 800350e:	4770      	bx	lr

08003510 <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  PCD_EPTypeDef *ep;
  uint16_t pmabuffer = 0;
    
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8003512:	f001 067f 	and.w	r6, r1, #127	; 0x7f
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8003516:	211c      	movs	r1, #28
 8003518:	fb01 0106 	mla	r1, r1, r6, r0
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800351c:	4604      	mov	r4, r0
  uint16_t pmabuffer = 0;
    
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800351e:	f101 0038 	add.w	r0, r1, #56	; 0x38
 8003522:	638a      	str	r2, [r1, #56]	; 0x38
  ep->xfer_len = len;
 8003524:	6043      	str	r3, [r0, #4]
  ep->xfer_count = 0;
 8003526:	2200      	movs	r2, #0
  ep->is_in = 1;
 8003528:	2301      	movs	r3, #1
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
  ep->xfer_len = len;
  ep->xfer_count = 0;
 800352a:	640a      	str	r2, [r1, #64]	; 0x40
  ep->is_in = 1;
 800352c:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  ep->num = ep_addr & 0x7F;
 8003530:	f881 6028 	strb.w	r6, [r1, #40]	; 0x28
  
  __HAL_LOCK(hpcd); 
 8003534:	f894 5140 	ldrb.w	r5, [r4, #320]	; 0x140
 8003538:	429d      	cmp	r5, r3
 800353a:	f000 80a8 	beq.w	800368e <HAL_PCD_EP_Transmit+0x17e>
 800353e:	f884 3140 	strb.w	r3, [r4, #320]	; 0x140
  
  /*Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 8003542:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8003544:	6845      	ldr	r5, [r0, #4]
    len=ep->xfer_len;
    ep->xfer_len =0;
  }
  
  /* configure and validate Tx endpoint */
  if (ep->doublebuffer == 0) 
 8003546:	271c      	movs	r7, #28
 8003548:	fb07 4706 	mla	r7, r7, r6, r4
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd); 
  
  /*Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 800354c:	429d      	cmp	r5, r3
  {
    len=ep->maxpacket;
    ep->xfer_len-=len; 
 800354e:	bf88      	it	hi
 8003550:	1aed      	subhi	r5, r5, r3
    len=ep->xfer_len;
    ep->xfer_len =0;
  }
  
  /* configure and validate Tx endpoint */
  if (ep->doublebuffer == 0) 
 8003552:	f897 1032 	ldrb.w	r1, [r7, #50]	; 0x32
  
  /*Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
  {
    len=ep->maxpacket;
    ep->xfer_len-=len; 
 8003556:	bf86      	itte	hi
 8003558:	6045      	strhi	r5, [r0, #4]
 800355a:	461d      	movhi	r5, r3
  }
  else
  {  
    len=ep->xfer_len;
    ep->xfer_len =0;
 800355c:	6042      	strls	r2, [r0, #4]
 800355e:	b2ab      	uxth	r3, r5
 8003560:	f107 0228 	add.w	r2, r7, #40	; 0x28
  }
  
  /* configure and validate Tx endpoint */
  if (ep->doublebuffer == 0) 
 8003564:	b989      	cbnz	r1, 800358a <HAL_PCD_EP_Transmit+0x7a>
  {
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, len);
 8003566:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003568:	8892      	ldrh	r2, [r2, #4]
 800356a:	6820      	ldr	r0, [r4, #0]
 800356c:	f000 fbb3 	bl	8003cd6 <PCD_WritePMA>
    PCD_SET_EP_TX_CNT(hpcd->Instance, ep->num, len);
 8003570:	6821      	ldr	r1, [r4, #0]
 8003572:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003576:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 800357a:	b292      	uxth	r2, r2
 800357c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003580:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8003584:	f8c3 5404 	str.w	r5, [r3, #1028]	; 0x404
 8003588:	e067      	b.n	800365a <HAL_PCD_EP_Transmit+0x14a>
  }
  else
  {
    /*Set the Double buffer counter*/
    PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800358a:	7852      	ldrb	r2, [r2, #1]
 800358c:	6820      	ldr	r0, [r4, #0]
 800358e:	bb1a      	cbnz	r2, 80035d8 <HAL_PCD_EP_Transmit+0xc8>
 8003590:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
 8003594:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8003598:	b289      	uxth	r1, r1
 800359a:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800359e:	2d3e      	cmp	r5, #62	; 0x3e
 80035a0:	f500 6780 	add.w	r7, r0, #1024	; 0x400
 80035a4:	f101 0106 	add.w	r1, r1, #6
 80035a8:	d90b      	bls.n	80035c2 <HAL_PCD_EP_Transmit+0xb2>
 80035aa:	f3c5 124f 	ubfx	r2, r5, #5, #16
 80035ae:	06ed      	lsls	r5, r5, #27
 80035b0:	bf04      	itt	eq
 80035b2:	f102 32ff 	addeq.w	r2, r2, #4294967295	; 0xffffffff
 80035b6:	b292      	uxtheq	r2, r2
 80035b8:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 80035bc:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80035c0:	e006      	b.n	80035d0 <HAL_PCD_EP_Transmit+0xc0>
 80035c2:	f3c5 024f 	ubfx	r2, r5, #1, #16
 80035c6:	07ed      	lsls	r5, r5, #31
 80035c8:	bf44      	itt	mi
 80035ca:	3201      	addmi	r2, #1
 80035cc:	b292      	uxthmi	r2, r2
 80035ce:	0292      	lsls	r2, r2, #10
 80035d0:	b292      	uxth	r2, r2
 80035d2:	f847 2011 	str.w	r2, [r7, r1, lsl #1]
 80035d6:	e00d      	b.n	80035f4 <HAL_PCD_EP_Transmit+0xe4>
 80035d8:	2a01      	cmp	r2, #1
 80035da:	bf01      	itttt	eq
 80035dc:	f8b0 2050 	ldrheq.w	r2, [r0, #80]	; 0x50
 80035e0:	f897 1028 	ldrbeq.w	r1, [r7, #40]	; 0x28
 80035e4:	b292      	uxtheq	r2, r2
 80035e6:	eb02 02c1 	addeq.w	r2, r2, r1, lsl #3
 80035ea:	bf04      	itt	eq
 80035ec:	eb00 0242 	addeq.w	r2, r0, r2, lsl #1
 80035f0:	f8c2 540c 	streq.w	r5, [r2, #1036]	; 0x40c
    
    /*Write the data to the USB endpoint*/
    if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX)
 80035f4:	251c      	movs	r5, #28
 80035f6:	fb05 4206 	mla	r2, r5, r6, r4
 80035fa:	f102 0128 	add.w	r1, r2, #40	; 0x28
 80035fe:	f892 7028 	ldrb.w	r7, [r2, #40]	; 0x28
 8003602:	f830 7027 	ldrh.w	r7, [r0, r7, lsl #2]
    }
    else
    {
      pmabuffer = ep->pmaaddr0;
    }
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, pmabuffer, len);
 8003606:	fb05 4506 	mla	r5, r5, r6, r4
  {
    /*Set the Double buffer counter*/
    PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
    
    /*Write the data to the USB endpoint*/
    if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX)
 800360a:	067f      	lsls	r7, r7, #25
    {
      pmabuffer = ep->pmaaddr1;
    }
    else
    {
      pmabuffer = ep->pmaaddr0;
 800360c:	bf54      	ite	pl
 800360e:	88ca      	ldrhpl	r2, [r1, #6]
    PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
    
    /*Write the data to the USB endpoint*/
    if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX)
    {
      pmabuffer = ep->pmaaddr1;
 8003610:	8e12      	ldrhmi	r2, [r2, #48]	; 0x30
    }
    else
    {
      pmabuffer = ep->pmaaddr0;
    }
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, pmabuffer, len);
 8003612:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8003614:	f000 fb5f 	bl	8003cd6 <PCD_WritePMA>
    PCD_FreeUserBuffer(hpcd->Instance, ep->num, ep->is_in);
 8003618:	f895 3029 	ldrb.w	r3, [r5, #41]	; 0x29
 800361c:	6822      	ldr	r2, [r4, #0]
 800361e:	b963      	cbnz	r3, 800363a <HAL_PCD_EP_Transmit+0x12a>
 8003620:	f895 1028 	ldrb.w	r1, [r5, #40]	; 0x28
 8003624:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003628:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800362c:	051b      	lsls	r3, r3, #20
 800362e:	0d1b      	lsrs	r3, r3, #20
 8003630:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003634:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003638:	e00d      	b.n	8003656 <HAL_PCD_EP_Transmit+0x146>
 800363a:	2b01      	cmp	r3, #1
 800363c:	d10d      	bne.n	800365a <HAL_PCD_EP_Transmit+0x14a>
 800363e:	f895 1028 	ldrb.w	r1, [r5, #40]	; 0x28
 8003642:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003646:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800364a:	051b      	lsls	r3, r3, #20
 800364c:	0d1b      	lsrs	r3, r3, #20
 800364e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003652:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003656:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
  }

  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800365a:	231c      	movs	r3, #28
 800365c:	fb03 4606 	mla	r6, r3, r6, r4
 8003660:	6822      	ldr	r2, [r4, #0]
 8003662:	f896 1028 	ldrb.w	r1, [r6, #40]	; 0x28
 8003666:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 800366a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800366e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003672:	041b      	lsls	r3, r3, #16
 8003674:	0c1b      	lsrs	r3, r3, #16
 8003676:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 800367a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800367e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  
  __HAL_UNLOCK(hpcd);
 8003682:	2000      	movs	r0, #0
    }
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, pmabuffer, len);
    PCD_FreeUserBuffer(hpcd->Instance, ep->num, ep->is_in);
  }

  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003684:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
  
  __HAL_UNLOCK(hpcd);
 8003688:	f884 0140 	strb.w	r0, [r4, #320]	; 0x140
     
  return HAL_OK;
 800368c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 1;
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd); 
 800368e:	2002      	movs	r0, #2
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
  
  __HAL_UNLOCK(hpcd);
     
  return HAL_OK;
}
 8003690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003692 <HAL_PCD_IRQHandler>:
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
  uint32_t wInterrupt_Mask = 0;
  
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 8003692:	6803      	ldr	r3, [r0, #0]
 8003694:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003698:	b21b      	sxth	r3, r3
 800369a:	2b00      	cmp	r3, #0
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800369c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800369e:	4604      	mov	r4, r0
  uint32_t wInterrupt_Mask = 0;
  
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 80036a0:	db11      	blt.n	80036c6 <HAL_PCD_IRQHandler+0x34>
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    PCD_EP_ISR_Handler(hpcd);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 80036a2:	6823      	ldr	r3, [r4, #0]
 80036a4:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 80036a8:	0552      	lsls	r2, r2, #21
 80036aa:	f140 81e7 	bpl.w	8003a7c <HAL_PCD_IRQHandler+0x3ea>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80036ae:	f64f 32ff 	movw	r2, #64511	; 0xfbff
    HAL_PCD_ResetCallback(hpcd);
 80036b2:	4620      	mov	r0, r4
    PCD_EP_ISR_Handler(hpcd);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80036b4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 80036b8:	f001 fcd6 	bl	8005068 <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0);
 80036bc:	4620      	mov	r0, r4
 80036be:	2100      	movs	r1, #0
 80036c0:	f7ff fc1a 	bl	8002ef8 <HAL_PCD_SetAddress>
 80036c4:	e1da      	b.n	8003a7c <HAL_PCD_IRQHandler+0x3ea>
{
  PCD_EPTypeDef *ep;
  uint16_t count=0;
  uint8_t EPindex;
  __IO uint16_t wIstr;  
  __IO uint16_t wEPVal = 0;
 80036c6:	2300      	movs	r3, #0
 80036c8:	f8ad 3006 	strh.w	r3, [sp, #6]
  
  /* stay in loop while pending interrupts */
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 80036cc:	6820      	ldr	r0, [r4, #0]
 80036ce:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	0419      	lsls	r1, r3, #16
 80036d6:	f8ad 3004 	strh.w	r3, [sp, #4]
 80036da:	d5e2      	bpl.n	80036a2 <HAL_PCD_IRQHandler+0x10>
  {
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80036dc:	f8bd 5004 	ldrh.w	r5, [sp, #4]
    
    if (EPindex == 0)
 80036e0:	f015 050f 	ands.w	r5, r5, #15
 80036e4:	f040 80b7 	bne.w	8003856 <HAL_PCD_IRQHandler+0x1c4>
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 80036e8:	f8bd 1004 	ldrh.w	r1, [sp, #4]
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80036ec:	8803      	ldrh	r3, [r0, #0]
    if (EPindex == 0)
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 80036ee:	f001 0110 	and.w	r1, r1, #16
 80036f2:	b289      	uxth	r1, r1
 80036f4:	bb59      	cbnz	r1, 800374e <HAL_PCD_IRQHandler+0xbc>
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80036f6:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80036fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036fe:	041b      	lsls	r3, r3, #16
 8003700:	0c1b      	lsrs	r3, r3, #16
 8003702:	8003      	strh	r3, [r0, #0]
        ep = &hpcd->IN_ep[0];
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003704:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8003708:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 800370c:	b29b      	uxth	r3, r3
 800370e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003712:	eb00 0043 	add.w	r0, r0, r3, lsl #1
        ep->xfer_buff += ep->xfer_count;
 8003716:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
        ep = &hpcd->IN_ep[0];
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003718:	f8d0 3404 	ldr.w	r3, [r0, #1028]	; 0x404
 800371c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003720:	6423      	str	r3, [r4, #64]	; 0x40
        ep->xfer_buff += ep->xfer_count;
 8003722:	4413      	add	r3, r2
 8003724:	63a3      	str	r3, [r4, #56]	; 0x38
 
        /* TX COMPLETE */
        HAL_PCD_DataInStageCallback(hpcd, 0);
 8003726:	4620      	mov	r0, r4
 8003728:	f001 fc92 	bl	8005050 <HAL_PCD_DataInStageCallback>
        
        
        if((hpcd->USB_Address > 0)&& ( ep->xfer_len == 0))
 800372c:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8003730:	2b00      	cmp	r3, #0
 8003732:	d0cb      	beq.n	80036cc <HAL_PCD_IRQHandler+0x3a>
 8003734:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003736:	2a00      	cmp	r2, #0
 8003738:	d1c8      	bne.n	80036cc <HAL_PCD_IRQHandler+0x3a>
        {
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 800373a:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800373e:	6821      	ldr	r1, [r4, #0]
 8003740:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003744:	f8a1 304c 	strh.w	r3, [r1, #76]	; 0x4c
          hpcd->USB_Address = 0;
 8003748:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
 800374c:	e7be      	b.n	80036cc <HAL_PCD_IRQHandler+0x3a>
        /* DIR = 1 */
        
        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800374e:	b29b      	uxth	r3, r3
 8003750:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        if ((wEPVal & USB_EP_SETUP) != 0)
 8003754:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8003758:	051f      	lsls	r7, r3, #20
 800375a:	d51f      	bpl.n	800379c <HAL_PCD_IRQHandler+0x10a>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800375c:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8003760:	f894 20b4 	ldrb.w	r2, [r4, #180]	; 0xb4
 8003764:	b29b      	uxth	r3, r3
 8003766:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800376a:	eb00 0343 	add.w	r3, r0, r3, lsl #1
          PCD_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 800376e:	f8b4 20b8 	ldrh.w	r2, [r4, #184]	; 0xb8
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
        
        if ((wEPVal & USB_EP_SETUP) != 0)
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003772:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8003776:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800377a:	f8c4 30cc 	str.w	r3, [r4, #204]	; 0xcc
          PCD_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 800377e:	f504 71a2 	add.w	r1, r4, #324	; 0x144
 8003782:	f000 fabf 	bl	8003d04 <PCD_ReadPMA>
          /* SETUP bit kept frozen while CTR_RX = 1*/ 
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8003786:	6822      	ldr	r2, [r4, #0]
 8003788:	8813      	ldrh	r3, [r2, #0]
 800378a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800378e:	051b      	lsls	r3, r3, #20
 8003790:	0d1b      	lsrs	r3, r3, #20
 8003792:	8013      	strh	r3, [r2, #0]
          
          /* Process SETUP Packet*/
          HAL_PCD_SetupStageCallback(hpcd);
 8003794:	4620      	mov	r0, r4
 8003796:	f001 fc4b 	bl	8005030 <HAL_PCD_SetupStageCallback>
 800379a:	e797      	b.n	80036cc <HAL_PCD_IRQHandler+0x3a>
        }
        
        else if ((wEPVal & USB_EP_CTR_RX) != 0)
 800379c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80037a0:	b21b      	sxth	r3, r3
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	da92      	bge.n	80036cc <HAL_PCD_IRQHandler+0x3a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80037a6:	8803      	ldrh	r3, [r0, #0]
 80037a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037ac:	051b      	lsls	r3, r3, #20
 80037ae:	0d1b      	lsrs	r3, r3, #20
 80037b0:	8003      	strh	r3, [r0, #0]
          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80037b2:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80037b6:	f894 20b4 	ldrb.w	r2, [r4, #180]	; 0xb4
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80037c0:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80037c4:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80037c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037cc:	f8c4 30cc 	str.w	r3, [r4, #204]	; 0xcc
          
          if (ep->xfer_count != 0)
 80037d0:	b163      	cbz	r3, 80037ec <HAL_PCD_IRQHandler+0x15a>
          {
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 80037d2:	f8b4 20b8 	ldrh.w	r2, [r4, #184]	; 0xb8
 80037d6:	f8d4 10c4 	ldr.w	r1, [r4, #196]	; 0xc4
 80037da:	f000 fa93 	bl	8003d04 <PCD_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 80037de:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 80037e2:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 80037e6:	4413      	add	r3, r2
 80037e8:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0);
 80037ec:	4620      	mov	r0, r4
 80037ee:	2100      	movs	r1, #0
 80037f0:	f001 fc25 	bl	800503e <HAL_PCD_DataOutStageCallback>
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80037f4:	6822      	ldr	r2, [r4, #0]
 80037f6:	f8d4 50c0 	ldr.w	r5, [r4, #192]	; 0xc0
 80037fa:	f8b2 1050 	ldrh.w	r1, [r2, #80]	; 0x50
 80037fe:	2d3e      	cmp	r5, #62	; 0x3e
 8003800:	b289      	uxth	r1, r1
 8003802:	f502 6080 	add.w	r0, r2, #1024	; 0x400
 8003806:	f101 0106 	add.w	r1, r1, #6
 800380a:	d90b      	bls.n	8003824 <HAL_PCD_IRQHandler+0x192>
 800380c:	f3c5 134f 	ubfx	r3, r5, #5, #16
 8003810:	06ee      	lsls	r6, r5, #27
 8003812:	bf04      	itt	eq
 8003814:	f103 33ff 	addeq.w	r3, r3, #4294967295	; 0xffffffff
 8003818:	b29b      	uxtheq	r3, r3
 800381a:	ea6f 63c3 	mvn.w	r3, r3, lsl #27
 800381e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003822:	e006      	b.n	8003832 <HAL_PCD_IRQHandler+0x1a0>
 8003824:	f3c5 034f 	ubfx	r3, r5, #1, #16
 8003828:	07ed      	lsls	r5, r5, #31
 800382a:	bf44      	itt	mi
 800382c:	3301      	addmi	r3, #1
 800382e:	b29b      	uxthmi	r3, r3
 8003830:	029b      	lsls	r3, r3, #10
 8003832:	b29b      	uxth	r3, r3
 8003834:	f840 3011 	str.w	r3, [r0, r1, lsl #1]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003838:	8813      	ldrh	r3, [r2, #0]
 800383a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800383e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003842:	041b      	lsls	r3, r3, #16
 8003844:	0c1b      	lsrs	r3, r3, #16
 8003846:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800384a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800384e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003852:	8013      	strh	r3, [r2, #0]
 8003854:	e73a      	b.n	80036cc <HAL_PCD_IRQHandler+0x3a>
    {
      
      /* Decode and service non control endpoints interrupt  */
      
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, EPindex);
 8003856:	b22f      	sxth	r7, r5
 8003858:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
 800385c:	b29b      	uxth	r3, r3
 800385e:	f8ad 3006 	strh.w	r3, [sp, #6]
      if ((wEPVal & USB_EP_CTR_RX) != 0)
 8003862:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8003866:	b21b      	sxth	r3, r3
 8003868:	2b00      	cmp	r3, #0
 800386a:	f280 8084 	bge.w	8003976 <HAL_PCD_IRQHandler+0x2e4>
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, EPindex);
 800386e:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
 8003872:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003876:	051b      	lsls	r3, r3, #20
        ep = &hpcd->OUT_ep[EPindex];
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0)
 8003878:	221c      	movs	r2, #28
 800387a:	fb02 4205 	mla	r2, r2, r5, r4
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, EPindex);
      if ((wEPVal & USB_EP_CTR_RX) != 0)
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, EPindex);
 800387e:	0d1b      	lsrs	r3, r3, #20
 8003880:	f820 3027 	strh.w	r3, [r0, r7, lsl #2]
        ep = &hpcd->OUT_ep[EPindex];
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0)
 8003884:	f102 0cb8 	add.w	ip, r2, #184	; 0xb8
 8003888:	f89c 3006 	ldrb.w	r3, [ip, #6]
 800388c:	f102 0eb0 	add.w	lr, r2, #176	; 0xb0
 8003890:	b9b3      	cbnz	r3, 80038c0 <HAL_PCD_IRQHandler+0x22e>
        {
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003892:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8003896:	f89e 1004 	ldrb.w	r1, [lr, #4]
 800389a:	b29b      	uxth	r3, r3
 800389c:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80038a0:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80038a4:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
 80038a8:	f3c6 0609 	ubfx	r6, r6, #0, #10
          if (count != 0)
 80038ac:	2e00      	cmp	r6, #0
 80038ae:	d040      	beq.n	8003932 <HAL_PCD_IRQHandler+0x2a0>
          {
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80038b0:	f8d2 10c4 	ldr.w	r1, [r2, #196]	; 0xc4
 80038b4:	f8be 2008 	ldrh.w	r2, [lr, #8]
 80038b8:	4633      	mov	r3, r6
 80038ba:	f000 fa23 	bl	8003d04 <PCD_ReadPMA>
 80038be:	e038      	b.n	8003932 <HAL_PCD_IRQHandler+0x2a0>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 80038c0:	f89e 6004 	ldrb.w	r6, [lr, #4]
 80038c4:	b233      	sxth	r3, r6
 80038c6:	f830 3023 	ldrh.w	r3, [r0, r3, lsl #2]
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80038ca:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 80038ce:	f413 4f80 	tst.w	r3, #16384	; 0x4000
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80038d2:	b289      	uxth	r1, r1
 80038d4:	f04f 0308 	mov.w	r3, #8
 80038d8:	fb13 1306 	smlabb	r3, r3, r6, r1
 80038dc:	eb00 0343 	add.w	r3, r0, r3, lsl #1
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 80038e0:	d009      	beq.n	80038f6 <HAL_PCD_IRQHandler+0x264>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80038e2:	f8d3 6404 	ldr.w	r6, [r3, #1028]	; 0x404
 80038e6:	f3c6 0609 	ubfx	r6, r6, #0, #10
            if (count != 0)
 80038ea:	b186      	cbz	r6, 800390e <HAL_PCD_IRQHandler+0x27c>
            {
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80038ec:	f8d2 10c4 	ldr.w	r1, [r2, #196]	; 0xc4
 80038f0:	f8be 200a 	ldrh.w	r2, [lr, #10]
 80038f4:	e008      	b.n	8003908 <HAL_PCD_IRQHandler+0x276>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80038f6:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
 80038fa:	f3c6 0609 	ubfx	r6, r6, #0, #10
            if (count != 0)
 80038fe:	b136      	cbz	r6, 800390e <HAL_PCD_IRQHandler+0x27c>
            {
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003900:	f8d2 10c4 	ldr.w	r1, [r2, #196]	; 0xc4
 8003904:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 8003908:	4633      	mov	r3, r6
 800390a:	f000 f9fb 	bl	8003d04 <PCD_ReadPMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
 800390e:	231c      	movs	r3, #28
 8003910:	fb03 4305 	mla	r3, r3, r5, r4
 8003914:	6822      	ldr	r2, [r4, #0]
 8003916:	f893 10b4 	ldrb.w	r1, [r3, #180]	; 0xb4
 800391a:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 800391e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003922:	051b      	lsls	r3, r3, #20
 8003924:	0d1b      	lsrs	r3, r3, #20
 8003926:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800392a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800392e:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 8003932:	211c      	movs	r1, #28
 8003934:	fb01 4105 	mla	r1, r1, r5, r4
 8003938:	f8d1 30cc 	ldr.w	r3, [r1, #204]	; 0xcc
        ep->xfer_buff+=count;
 800393c:	f8d1 20c4 	ldr.w	r2, [r1, #196]	; 0xc4
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 8003940:	4433      	add	r3, r6
 8003942:	f8c1 30cc 	str.w	r3, [r1, #204]	; 0xcc
        ep->xfer_buff+=count;
       
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 8003946:	f8d1 30c8 	ldr.w	r3, [r1, #200]	; 0xc8
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
        ep->xfer_buff+=count;
 800394a:	4432      	add	r2, r6
 800394c:	f8c1 20c4 	str.w	r2, [r1, #196]	; 0xc4
       
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 8003950:	b11b      	cbz	r3, 800395a <HAL_PCD_IRQHandler+0x2c8>
 8003952:	f8d1 00c0 	ldr.w	r0, [r1, #192]	; 0xc0
 8003956:	4286      	cmp	r6, r0
 8003958:	d208      	bcs.n	800396c <HAL_PCD_IRQHandler+0x2da>
        {
          /* RX COMPLETE */
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800395a:	231c      	movs	r3, #28
 800395c:	fb03 4305 	mla	r3, r3, r5, r4
 8003960:	4620      	mov	r0, r4
 8003962:	f893 10b4 	ldrb.w	r1, [r3, #180]	; 0xb4
 8003966:	f001 fb6a 	bl	800503e <HAL_PCD_DataOutStageCallback>
 800396a:	e004      	b.n	8003976 <HAL_PCD_IRQHandler+0x2e4>
        }
        else
        {
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 800396c:	4620      	mov	r0, r4
 800396e:	f891 10b4 	ldrb.w	r1, [r1, #180]	; 0xb4
 8003972:	f7ff fd4b 	bl	800340c <HAL_PCD_EP_Receive>
        }
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0)
 8003976:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800397a:	0618      	lsls	r0, r3, #24
 800397c:	f57f aea6 	bpl.w	80036cc <HAL_PCD_IRQHandler+0x3a>
      {
        ep = &hpcd->IN_ep[EPindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 8003980:	6820      	ldr	r0, [r4, #0]
 8003982:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
 8003986:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800398a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800398e:	041b      	lsls	r3, r3, #16
 8003990:	0c1b      	lsrs	r3, r3, #16
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 8003992:	221c      	movs	r2, #28
 8003994:	fb02 4205 	mla	r2, r2, r5, r4
      if ((wEPVal & USB_EP_CTR_TX) != 0)
      {
        ep = &hpcd->IN_ep[EPindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 8003998:	f820 3027 	strh.w	r3, [r0, r7, lsl #2]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 800399c:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 80039a0:	f102 0628 	add.w	r6, r2, #40	; 0x28
 80039a4:	b9a3      	cbnz	r3, 80039d0 <HAL_PCD_IRQHandler+0x33e>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80039a6:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80039aa:	f892 1028 	ldrb.w	r1, [r2, #40]	; 0x28
 80039ae:	b29b      	uxth	r3, r3
 80039b0:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80039b4:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80039b8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80039bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039c0:	6413      	str	r3, [r2, #64]	; 0x40
          if (ep->xfer_count != 0)
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d03a      	beq.n	8003a3c <HAL_PCD_IRQHandler+0x3aa>
          {
            PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 80039c6:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80039c8:	88b2      	ldrh	r2, [r6, #4]
 80039ca:	f000 f984 	bl	8003cd6 <PCD_WritePMA>
 80039ce:	e035      	b.n	8003a3c <HAL_PCD_IRQHandler+0x3aa>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 80039d0:	f892 7028 	ldrb.w	r7, [r2, #40]	; 0x28
 80039d4:	b23b      	sxth	r3, r7
 80039d6:	f830 3023 	ldrh.w	r3, [r0, r3, lsl #2]
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80039da:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
            PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 80039de:	f013 0f40 	tst.w	r3, #64	; 0x40
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80039e2:	b289      	uxth	r1, r1
 80039e4:	f04f 0308 	mov.w	r3, #8
 80039e8:	fb13 1307 	smlabb	r3, r3, r7, r1
 80039ec:	eb00 0343 	add.w	r3, r0, r3, lsl #1
            PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 80039f0:	d008      	beq.n	8003a04 <HAL_PCD_IRQHandler+0x372>
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80039f2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80039f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039fa:	6413      	str	r3, [r2, #64]	; 0x40
            if (ep->xfer_count != 0)
 80039fc:	b163      	cbz	r3, 8003a18 <HAL_PCD_IRQHandler+0x386>
            {
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 80039fe:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8003a00:	88f2      	ldrh	r2, [r6, #6]
 8003a02:	e007      	b.n	8003a14 <HAL_PCD_IRQHandler+0x382>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003a04:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8003a08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a0c:	6413      	str	r3, [r2, #64]	; 0x40
            if (ep->xfer_count != 0)
 8003a0e:	b11b      	cbz	r3, 8003a18 <HAL_PCD_IRQHandler+0x386>
            {
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 8003a10:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8003a12:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 8003a14:	f000 f95f 	bl	8003cd6 <PCD_WritePMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
 8003a18:	231c      	movs	r3, #28
 8003a1a:	fb03 4305 	mla	r3, r3, r5, r4
 8003a1e:	6822      	ldr	r2, [r4, #0]
 8003a20:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 8003a24:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003a28:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a2c:	051b      	lsls	r3, r3, #20
 8003a2e:	0d1b      	lsrs	r3, r3, #20
 8003a30:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003a34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a38:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003a3c:	6821      	ldr	r1, [r4, #0]
 8003a3e:	231c      	movs	r3, #28
 8003a40:	fb03 4505 	mla	r5, r3, r5, r4
 8003a44:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 8003a48:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8003a4c:	b292      	uxth	r2, r2
 8003a4e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003a52:	eb01 0343 	add.w	r3, r1, r3, lsl #1
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003a56:	4620      	mov	r0, r4
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003a58:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
        ep->xfer_buff+=ep->xfer_count;
 8003a5c:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8003a5e:	f895 1028 	ldrb.w	r1, [r5, #40]	; 0x28
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003a62:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8003a66:	642a      	str	r2, [r5, #64]	; 0x40
        ep->xfer_buff+=ep->xfer_count;
 8003a68:	441a      	add	r2, r3
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 8003a6a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
        ep->xfer_buff+=ep->xfer_count;
 8003a6c:	63aa      	str	r2, [r5, #56]	; 0x38
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 8003a6e:	b913      	cbnz	r3, 8003a76 <HAL_PCD_IRQHandler+0x3e4>
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003a70:	f001 faee 	bl	8005050 <HAL_PCD_DataInStageCallback>
 8003a74:	e62a      	b.n	80036cc <HAL_PCD_IRQHandler+0x3a>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8003a76:	f7ff fd4b 	bl	8003510 <HAL_PCD_EP_Transmit>
 8003a7a:	e627      	b.n	80036cc <HAL_PCD_IRQHandler+0x3a>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
    HAL_PCD_ResetCallback(hpcd);
    HAL_PCD_SetAddress(hpcd, 0);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVRM))
 8003a7c:	6823      	ldr	r3, [r4, #0]
 8003a7e:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8003a82:	0452      	lsls	r2, r2, #17
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVRM);    
 8003a84:	bf44      	itt	mi
 8003a86:	f64b 72ff 	movwmi	r2, #49151	; 0xbfff
 8003a8a:	f8a3 2044 	strhmi.w	r2, [r3, #68]	; 0x44
  }
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 8003a8e:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8003a92:	0497      	lsls	r7, r2, #18
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 8003a94:	bf44      	itt	mi
 8003a96:	f64d 72ff 	movwmi	r2, #57343	; 0xdfff
 8003a9a:	f8a3 2044 	strhmi.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 8003a9e:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8003aa2:	04d6      	lsls	r6, r2, #19
 8003aa4:	d513      	bpl.n	8003ace <HAL_PCD_IRQHandler+0x43c>
  {  
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 8003aa6:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8003aaa:	f022 0204 	bic.w	r2, r2, #4
 8003aae:	0412      	lsls	r2, r2, #16
 8003ab0:	0c12      	lsrs	r2, r2, #16
 8003ab2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    /*set wInterrupt_Mask global variable*/
    wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
      | USB_CNTR_ESOFM | USB_CNTR_RESETM;
    
    /*Set interrupt mask*/
    hpcd->Instance->CNTR = wInterrupt_Mask;
 8003ab6:	f44f 423d 	mov.w	r2, #48384	; 0xbd00
 8003aba:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    
    HAL_PCD_ResumeCallback(hpcd);
 8003abe:	4620      	mov	r0, r4
 8003ac0:	f001 fae0 	bl	8005084 <HAL_PCD_ResumeCallback>
    
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 8003ac4:	6823      	ldr	r3, [r4, #0]
 8003ac6:	f64e 72ff 	movw	r2, #61439	; 0xefff
 8003aca:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 8003ace:	6823      	ldr	r3, [r4, #0]
 8003ad0:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8003ad4:	0515      	lsls	r5, r2, #20
 8003ad6:	d518      	bpl.n	8003b0a <HAL_PCD_IRQHandler+0x478>
  {    
    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 8003ad8:	f24f 72ff 	movw	r2, #63487	; 0xf7ff
 8003adc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8003ae0:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8003ae4:	b292      	uxth	r2, r2
 8003ae6:	f042 0208 	orr.w	r2, r2, #8
 8003aea:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8003aee:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8003af2:	b292      	uxth	r2, r2
 8003af4:	f042 0204 	orr.w	r2, r2, #4
 8003af8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0)
 8003afc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003b00:	04d8      	lsls	r0, r3, #19
 8003b02:	d402      	bmi.n	8003b0a <HAL_PCD_IRQHandler+0x478>
    {
      HAL_PCD_SuspendCallback(hpcd);
 8003b04:	4620      	mov	r0, r4
 8003b06:	f001 fabc 	bl	8005082 <HAL_PCD_SuspendCallback>
    }
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 8003b0a:	6823      	ldr	r3, [r4, #0]
 8003b0c:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8003b10:	0591      	lsls	r1, r2, #22
 8003b12:	d506      	bpl.n	8003b22 <HAL_PCD_IRQHandler+0x490>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8003b14:	f64f 52ff 	movw	r2, #65023	; 0xfdff
 8003b18:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8003b1c:	4620      	mov	r0, r4
 8003b1e:	f001 fa9f 	bl	8005060 <HAL_PCD_SOFCallback>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 8003b22:	6823      	ldr	r3, [r4, #0]
 8003b24:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8003b28:	05d2      	lsls	r2, r2, #23
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 8003b2a:	bf44      	itt	mi
 8003b2c:	f64f 62ff 	movwmi	r2, #65279	; 0xfeff
 8003b30:	f8a3 2044 	strhmi.w	r2, [r3, #68]	; 0x44
  }
}
 8003b34:	b003      	add	sp, #12
 8003b36:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003b38 <HAL_PCD_EP_SetStall>:
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8003b38:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 8003b3c:	2b01      	cmp	r3, #1
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b3e:	b510      	push	{r4, lr}
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8003b40:	d049      	beq.n	8003bd6 <HAL_PCD_EP_SetStall+0x9e>
   
  if ((0x80 & ep_addr) == 0x80)
 8003b42:	b2cc      	uxtb	r4, r1
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8003b44:	2301      	movs	r3, #1
 8003b46:	221c      	movs	r2, #28
 8003b48:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
   
  if ((0x80 & ep_addr) == 0x80)
 8003b4c:	f014 0f80 	tst.w	r4, #128	; 0x80
 8003b50:	f001 037f 	and.w	r3, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8003b54:	bf15      	itete	ne
 8003b56:	fb02 0203 	mlane	r2, r2, r3, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003b5a:	fb02 0201 	mlaeq	r2, r2, r1, r0
   
  __HAL_LOCK(hpcd); 
   
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8003b5e:	3228      	addne	r2, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003b60:	32b4      	addeq	r2, #180	; 0xb4
  }
  
  ep->is_stall = 1;
 8003b62:	2101      	movs	r1, #1
 8003b64:	7091      	strb	r1, [r2, #2]
  ep->num   = ep_addr & 0x7F;
 8003b66:	b2d9      	uxtb	r1, r3
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8003b68:	09e3      	lsrs	r3, r4, #7
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 1;
  ep->num   = ep_addr & 0x7F;
 8003b6a:	7011      	strb	r1, [r2, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8003b6c:	7053      	strb	r3, [r2, #1]
 8003b6e:	6802      	ldr	r2, [r0, #0]
  
  if (ep->num == 0)
 8003b70:	b979      	cbnz	r1, 8003b92 <HAL_PCD_EP_SetStall+0x5a>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
 8003b72:	8813      	ldrh	r3, [r2, #0]
 8003b74:	b29b      	uxth	r3, r3
 8003b76:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003b7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b7e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003b82:	f083 0310 	eor.w	r3, r3, #16
 8003b86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b8e:	8013      	strh	r3, [r2, #0]
 8003b90:	e01c      	b.n	8003bcc <HAL_PCD_EP_SetStall+0x94>
 8003b92:	b209      	sxth	r1, r1
  }
  else
  {
    if (ep->is_in)
 8003b94:	b153      	cbz	r3, 8003bac <HAL_PCD_EP_SetStall+0x74>
    {
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num , USB_EP_TX_STALL); 
 8003b96:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003b9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ba2:	041b      	lsls	r3, r3, #16
 8003ba4:	0c1b      	lsrs	r3, r3, #16
 8003ba6:	f083 0310 	eor.w	r3, r3, #16
 8003baa:	e009      	b.n	8003bc0 <HAL_PCD_EP_SetStall+0x88>
    }
    else
    {
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num , USB_EP_RX_STALL);
 8003bac:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003bb0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003bb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bb8:	041b      	lsls	r3, r3, #16
 8003bba:	0c1b      	lsrs	r3, r3, #16
 8003bbc:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003bc0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003bc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bc8:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
    }
  }
  __HAL_UNLOCK(hpcd); 
 8003bcc:	2300      	movs	r3, #0
 8003bce:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  
  return HAL_OK;
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	bd10      	pop	{r4, pc}
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8003bd6:	2002      	movs	r0, #2
    }
  }
  __HAL_UNLOCK(hpcd); 
  
  return HAL_OK;
}
 8003bd8:	bd10      	pop	{r4, pc}

08003bda <HAL_PCD_EP_ClrStall>:
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
  
  if ((0x80 & ep_addr) == 0x80)
 8003bda:	b2cb      	uxtb	r3, r1
 8003bdc:	f013 0f80 	tst.w	r3, #128	; 0x80
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003be0:	b510      	push	{r4, lr}
 8003be2:	f04f 021c 	mov.w	r2, #28
 8003be6:	f001 047f 	and.w	r4, r1, #127	; 0x7f
  PCD_EPTypeDef *ep;
  
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8003bea:	bf15      	itete	ne
 8003bec:	fb02 0104 	mlane	r1, r2, r4, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003bf0:	fb02 0101 	mlaeq	r1, r2, r1, r0
{
  PCD_EPTypeDef *ep;
  
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8003bf4:	3128      	addne	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003bf6:	31b4      	addeq	r1, #180	; 0xb4
  }
  
  ep->is_stall = 0;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8003bf8:	09db      	lsrs	r3, r3, #7
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 0;
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8003bfe:	700c      	strb	r4, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8003c00:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd); 
 8003c02:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d049      	beq.n	8003c9e <HAL_PCD_EP_ClrStall+0xc4>
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
 8003c10:	780c      	ldrb	r4, [r1, #0]
  
  if (ep->is_in)
 8003c12:	784b      	ldrb	r3, [r1, #1]
 8003c14:	6802      	ldr	r2, [r0, #0]
  {
    PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8003c16:	b224      	sxth	r4, r4
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd); 
  
  if (ep->is_in)
 8003c18:	b1db      	cbz	r3, 8003c52 <HAL_PCD_EP_ClrStall+0x78>
  {
    PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8003c1a:	f832 3024 	ldrh.w	r3, [r2, r4, lsl #2]
 8003c1e:	065b      	lsls	r3, r3, #25
 8003c20:	d50b      	bpl.n	8003c3a <HAL_PCD_EP_ClrStall+0x60>
 8003c22:	f832 3024 	ldrh.w	r3, [r2, r4, lsl #2]
 8003c26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c2a:	051b      	lsls	r3, r3, #20
 8003c2c:	0d1b      	lsrs	r3, r3, #20
 8003c2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c32:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003c36:	f822 3024 	strh.w	r3, [r2, r4, lsl #2]
    PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003c3a:	7809      	ldrb	r1, [r1, #0]
 8003c3c:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003c40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c48:	041b      	lsls	r3, r3, #16
 8003c4a:	0c1b      	lsrs	r3, r3, #16
 8003c4c:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8003c50:	e01a      	b.n	8003c88 <HAL_PCD_EP_ClrStall+0xae>
  }
  else
  {
    PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8003c52:	f832 3024 	ldrh.w	r3, [r2, r4, lsl #2]
 8003c56:	045b      	lsls	r3, r3, #17
 8003c58:	d50b      	bpl.n	8003c72 <HAL_PCD_EP_ClrStall+0x98>
 8003c5a:	f832 3024 	ldrh.w	r3, [r2, r4, lsl #2]
 8003c5e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c62:	051b      	lsls	r3, r3, #20
 8003c64:	0d1b      	lsrs	r3, r3, #20
 8003c66:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c6e:	f822 3024 	strh.w	r3, [r2, r4, lsl #2]
    PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 8003c72:	7809      	ldrb	r1, [r1, #0]
 8003c74:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003c78:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003c7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c80:	041b      	lsls	r3, r3, #16
 8003c82:	0c1b      	lsrs	r3, r3, #16
 8003c84:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8003c88:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c90:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
  }
  __HAL_UNLOCK(hpcd); 
 8003c94:	2300      	movs	r3, #0
 8003c96:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
    
  return HAL_OK;
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	bd10      	pop	{r4, pc}
  
  ep->is_stall = 0;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd); 
 8003c9e:	2002      	movs	r0, #2
    PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
  }
  __HAL_UNLOCK(hpcd); 
    
  return HAL_OK;
}
 8003ca0:	bd10      	pop	{r4, pc}

08003ca2 <HAL_PCDEx_PMAConfig>:

{
  PCD_EPTypeDef *ep;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
 8003ca2:	f011 0f80 	tst.w	r1, #128	; 0x80
HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, 
                        uint16_t ep_addr,
                        uint16_t ep_kind,
                        uint32_t pmaadress)

{
 8003ca6:	b530      	push	{r4, r5, lr}
 8003ca8:	f04f 051c 	mov.w	r5, #28
  PCD_EPTypeDef *ep;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8003cac:	bf1b      	ittet	ne
 8003cae:	f001 047f 	andne.w	r4, r1, #127	; 0x7f
 8003cb2:	fb05 0004 	mlane	r0, r5, r4, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003cb6:	fb05 0001 	mlaeq	r0, r5, r1, r0
  PCD_EPTypeDef *ep;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8003cba:	3028      	addne	r0, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003cbc:	bf08      	it	eq
 8003cbe:	30b4      	addeq	r0, #180	; 0xb4
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003cc0:	b912      	cbnz	r2, 8003cc8 <HAL_PCDEx_PMAConfig+0x26>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0;
 8003cc2:	7282      	strb	r2, [r0, #10]
    /*Configure te PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 8003cc4:	8083      	strh	r3, [r0, #4]
 8003cc6:	e004      	b.n	8003cd2 <HAL_PCDEx_PMAConfig+0x30>
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1;
 8003cc8:	2201      	movs	r2, #1
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
 8003cca:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 8003ccc:	0c1b      	lsrs	r3, r3, #16
    ep->pmaadress = (uint16_t)pmaadress;
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1;
 8003cce:	7282      	strb	r2, [r0, #10]
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 8003cd0:	8103      	strh	r3, [r0, #8]
  }
  
  return HAL_OK; 
}
 8003cd2:	2000      	movs	r0, #0
 8003cd4:	bd30      	pop	{r4, r5, pc}

08003cd6 <PCD_WritePMA>:
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_WritePMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8003cd6:	3301      	adds	r3, #1
 8003cd8:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  * @param   wPMABufAddr: address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_WritePMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8003cdc:	b530      	push	{r4, r5, lr}
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8003cde:	105b      	asrs	r3, r3, #1
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8003ce0:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (i = n; i != 0; i--)
 8003ce4:	2400      	movs	r4, #0
 8003ce6:	429c      	cmp	r4, r3
 8003ce8:	f101 0102 	add.w	r1, r1, #2
 8003cec:	d009      	beq.n	8003d02 <PCD_WritePMA+0x2c>
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8003cee:	f811 5c01 	ldrb.w	r5, [r1, #-1]
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
  for (i = n; i != 0; i--)
  {
    temp1 = (uint16_t) * pbUsrBuf;
 8003cf2:	f811 0c02 	ldrb.w	r0, [r1, #-2]
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8003cf6:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
    *pdwVal++ = temp2;
 8003cfa:	f822 0024 	strh.w	r0, [r2, r4, lsl #2]
 8003cfe:	3401      	adds	r4, #1
 8003d00:	e7f1      	b.n	8003ce6 <PCD_WritePMA+0x10>
    pdwVal++;
    pbUsrBuf++;
  }
}
 8003d02:	bd30      	pop	{r4, r5, pc}

08003d04 <PCD_ReadPMA>:
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_ReadPMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
 8003d04:	3301      	adds	r3, #1
 8003d06:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  * @param   wPMABufAddr: address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_ReadPMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8003d0a:	b510      	push	{r4, lr}
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
 8003d0c:	105b      	asrs	r3, r3, #1
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8003d0e:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (i = n; i != 0; i--)
 8003d12:	2400      	movs	r4, #0
 8003d14:	429c      	cmp	r4, r3
 8003d16:	d005      	beq.n	8003d24 <PCD_ReadPMA+0x20>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8003d18:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 8003d1c:	f821 0014 	strh.w	r0, [r1, r4, lsl #1]
 8003d20:	3401      	adds	r4, #1
 8003d22:	e7f7      	b.n	8003d14 <PCD_ReadPMA+0x10>
    pbUsrBuf++;
  }
}
 8003d24:	bd10      	pop	{r4, pc}

08003d26 <HAL_PCDEx_SetConnectionState>:
  * @param  hpcd: PCD handle
  * @param  state: Device state
  * @retval None
  */
 __weak void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
{
 8003d26:	4770      	bx	lr

08003d28 <I2C_TransferConfig>:
  *     @arg I2C_GENERATE_START_READ: Generate Restart for read request.
  *     @arg I2C_GENERATE_START_WRITE: Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8003d28:	b530      	push	{r4, r5, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));
    
  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 8003d2a:	6804      	ldr	r4, [r0, #0]
 8003d2c:	9d03      	ldr	r5, [sp, #12]
 8003d2e:	6860      	ldr	r0, [r4, #4]
  
  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8003d30:	f020 707f 	bic.w	r0, r0, #66846720	; 0x3fc0000
 8003d34:	f420 3059 	bic.w	r0, r0, #222208	; 0x36400
 8003d38:	f420 707f 	bic.w	r0, r0, #1020	; 0x3fc
 8003d3c:	f020 0003 	bic.w	r0, r0, #3
 8003d40:	4328      	orrs	r0, r5
 8003d42:	4303      	orrs	r3, r0
  
  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 8003d44:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8003d48:	430b      	orrs	r3, r1
 8003d4a:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
            (uint32_t)Mode | (uint32_t)Request);
  
  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;  
 8003d4e:	6062      	str	r2, [r4, #4]
 8003d50:	bd30      	pop	{r4, r5, pc}
	...

08003d54 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout)
{
 8003d54:	b570      	push	{r4, r5, r6, lr}
 8003d56:	4604      	mov	r4, r0
 8003d58:	460d      	mov	r5, r1
  uint32_t tickstart = 0x00;
  tickstart = HAL_GetTick();
 8003d5a:	f7fe ff2f 	bl	8002bbc <HAL_GetTick>

  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d5e:	6823      	ldr	r3, [r4, #0]
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout)
{
  uint32_t tickstart = 0x00;
  tickstart = HAL_GetTick();
 8003d60:	4606      	mov	r6, r0

  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d62:	6998      	ldr	r0, [r3, #24]
 8003d64:	f010 0010 	ands.w	r0, r0, #16
 8003d68:	d039      	beq.n	8003dde <I2C_IsAcknowledgeFailed+0x8a>
  {
    /* Generate stop if necessary only in case of I2C peripheral in MASTER mode */
    if((hi2c->State == HAL_I2C_STATE_MASTER_BUSY_TX) || (hi2c->State == HAL_I2C_STATE_MEM_BUSY_TX)
 8003d6a:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8003d6e:	2a12      	cmp	r2, #18
 8003d70:	d007      	beq.n	8003d82 <I2C_IsAcknowledgeFailed+0x2e>
 8003d72:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8003d76:	2a52      	cmp	r2, #82	; 0x52
 8003d78:	d003      	beq.n	8003d82 <I2C_IsAcknowledgeFailed+0x2e>
       || (hi2c->State == HAL_I2C_STATE_MEM_BUSY_RX))
 8003d7a:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8003d7e:	2a62      	cmp	r2, #98	; 0x62
 8003d80:	d112      	bne.n	8003da8 <I2C_IsAcknowledgeFailed+0x54>
    {
      /* No need to generate the STOP condition if AUTOEND mode is enabled */
      /* Generate the STOP condition only in case of SOFTEND mode is enabled */
      if((hi2c->Instance->CR2 & I2C_AUTOEND_MODE) != I2C_AUTOEND_MODE)
 8003d82:	685a      	ldr	r2, [r3, #4]
 8003d84:	0190      	lsls	r0, r2, #6
 8003d86:	d40f      	bmi.n	8003da8 <I2C_IsAcknowledgeFailed+0x54>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003d88:	685a      	ldr	r2, [r3, #4]
 8003d8a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d8e:	605a      	str	r2, [r3, #4]
 8003d90:	e00a      	b.n	8003da8 <I2C_IsAcknowledgeFailed+0x54>
      }
    }
		
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d92:	699a      	ldr	r2, [r3, #24]
 8003d94:	0692      	lsls	r2, r2, #26
 8003d96:	d411      	bmi.n	8003dbc <I2C_IsAcknowledgeFailed+0x68>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003d98:	1c69      	adds	r1, r5, #1
 8003d9a:	d0fa      	beq.n	8003d92 <I2C_IsAcknowledgeFailed+0x3e>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003d9c:	b135      	cbz	r5, 8003dac <I2C_IsAcknowledgeFailed+0x58>
 8003d9e:	f7fe ff0d 	bl	8002bbc <HAL_GetTick>
 8003da2:	1b80      	subs	r0, r0, r6
 8003da4:	42a8      	cmp	r0, r5
 8003da6:	d801      	bhi.n	8003dac <I2C_IsAcknowledgeFailed+0x58>
      }
    }
		
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003da8:	6823      	ldr	r3, [r4, #0]
 8003daa:	e7f2      	b.n	8003d92 <I2C_IsAcknowledgeFailed+0x3e>
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
        {
          hi2c->State= HAL_I2C_STATE_READY;
 8003dac:	2301      	movs	r3, #1
 8003dae:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003db2:	2300      	movs	r3, #0
 8003db4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          return HAL_TIMEOUT;
 8003db8:	2003      	movs	r0, #3
 8003dba:	bd70      	pop	{r4, r5, r6, pc}
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dbc:	2210      	movs	r2, #16
 8003dbe:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dc0:	2220      	movs	r2, #32
 8003dc2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    __HAL_I2C_RESET_CR2(hi2c);
 8003dc4:	6859      	ldr	r1, [r3, #4]
 8003dc6:	4a06      	ldr	r2, [pc, #24]	; (8003de0 <I2C_IsAcknowledgeFailed+0x8c>)
 8003dc8:	400a      	ands	r2, r1
 8003dca:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003dcc:	2304      	movs	r3, #4
 8003dce:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
    hi2c->State= HAL_I2C_STATE_READY;
 8003dd2:	2001      	movs	r0, #1

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dd4:	2300      	movs	r3, #0

    /* Clear Configuration Register 2 */
    __HAL_I2C_RESET_CR2(hi2c);

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->State= HAL_I2C_STATE_READY;
 8003dd6:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dda:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

    return HAL_ERROR;
  }
  return HAL_OK;
}
 8003dde:	bd70      	pop	{r4, r5, r6, pc}
 8003de0:	fe00e800 	.word	0xfe00e800

08003de4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Status: The new Flag status (SET or RESET).
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout)  
{  
 8003de4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003de8:	4604      	mov	r4, r0
 8003dea:	460e      	mov	r6, r1
 8003dec:	4690      	mov	r8, r2
 8003dee:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 8003df0:	f7fe fee4 	bl	8002bbc <HAL_GetTick>
 8003df4:	4607      	mov	r7, r0
     
  /* Wait until flag is set */
  if(Status == RESET)
 8003df6:	f1b8 0f00 	cmp.w	r8, #0
 8003dfa:	d125      	bne.n	8003e48 <I2C_WaitOnFlagUntilTimeout+0x64>
  {    
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003dfc:	6822      	ldr	r2, [r4, #0]
 8003dfe:	6993      	ldr	r3, [r2, #24]
 8003e00:	4033      	ands	r3, r6
 8003e02:	42b3      	cmp	r3, r6
 8003e04:	d00e      	beq.n	8003e24 <I2C_WaitOnFlagUntilTimeout+0x40>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003e06:	1c69      	adds	r1, r5, #1
 8003e08:	d0f9      	beq.n	8003dfe <I2C_WaitOnFlagUntilTimeout+0x1a>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003e0a:	b17d      	cbz	r5, 8003e2c <I2C_WaitOnFlagUntilTimeout+0x48>
 8003e0c:	f7fe fed6 	bl	8002bbc <HAL_GetTick>
 8003e10:	1bc0      	subs	r0, r0, r7
 8003e12:	42a8      	cmp	r0, r5
 8003e14:	d9f2      	bls.n	8003dfc <I2C_WaitOnFlagUntilTimeout+0x18>
 8003e16:	e009      	b.n	8003e2c <I2C_WaitOnFlagUntilTimeout+0x48>
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003e18:	1c6b      	adds	r3, r5, #1
 8003e1a:	d106      	bne.n	8003e2a <I2C_WaitOnFlagUntilTimeout+0x46>
      }
    }
  }
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
 8003e1c:	6993      	ldr	r3, [r2, #24]
 8003e1e:	4033      	ands	r3, r6
 8003e20:	42b3      	cmp	r3, r6
 8003e22:	d0f9      	beq.n	8003e18 <I2C_WaitOnFlagUntilTimeout+0x34>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8003e24:	2000      	movs	r0, #0
 8003e26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003e2a:	b945      	cbnz	r5, 8003e3e <I2C_WaitOnFlagUntilTimeout+0x5a>
        {
          hi2c->State= HAL_I2C_STATE_READY;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e32:	2300      	movs	r3, #0
 8003e34:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          return HAL_TIMEOUT;
 8003e38:	2003      	movs	r0, #3
 8003e3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003e3e:	f7fe febd 	bl	8002bbc <HAL_GetTick>
 8003e42:	1bc0      	subs	r0, r0, r7
 8003e44:	42a8      	cmp	r0, r5
 8003e46:	d8f1      	bhi.n	8003e2c <I2C_WaitOnFlagUntilTimeout+0x48>
      }
    }
  }
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
 8003e48:	6822      	ldr	r2, [r4, #0]
 8003e4a:	e7e7      	b.n	8003e1c <I2C_WaitOnFlagUntilTimeout+0x38>

08003e4c <I2C_WaitOnTXISFlagUntilTimeout>:
  *                the configuration information for the specified I2C.
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout)  
{  
 8003e4c:	b570      	push	{r4, r5, r6, lr}
 8003e4e:	4604      	mov	r4, r0
 8003e50:	460d      	mov	r5, r1
  uint32_t tickstart = HAL_GetTick();
 8003e52:	f7fe feb3 	bl	8002bbc <HAL_GetTick>
 8003e56:	4606      	mov	r6, r0
  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003e58:	6823      	ldr	r3, [r4, #0]
 8003e5a:	699b      	ldr	r3, [r3, #24]
 8003e5c:	079b      	lsls	r3, r3, #30
 8003e5e:	d41b      	bmi.n	8003e98 <I2C_WaitOnTXISFlagUntilTimeout+0x4c>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
 8003e60:	4620      	mov	r0, r4
 8003e62:	4629      	mov	r1, r5
 8003e64:	f7ff ff76 	bl	8003d54 <I2C_IsAcknowledgeFailed>
 8003e68:	b9c0      	cbnz	r0, 8003e9c <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003e6a:	1c6a      	adds	r2, r5, #1
 8003e6c:	d0f4      	beq.n	8003e58 <I2C_WaitOnTXISFlagUntilTimeout+0xc>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003e6e:	b96d      	cbnz	r5, 8003e8c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e70:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8003e74:	f043 0320 	orr.w	r3, r3, #32
 8003e78:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
        hi2c->State= HAL_I2C_STATE_READY;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e82:	2300      	movs	r3, #0
 8003e84:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8003e88:	2003      	movs	r0, #3
 8003e8a:	bd70      	pop	{r4, r5, r6, pc}
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003e8c:	f7fe fe96 	bl	8002bbc <HAL_GetTick>
 8003e90:	1b80      	subs	r0, r0, r6
 8003e92:	42a8      	cmp	r0, r5
 8003e94:	d9e0      	bls.n	8003e58 <I2C_WaitOnTXISFlagUntilTimeout+0xc>
 8003e96:	e7eb      	b.n	8003e70 <I2C_WaitOnTXISFlagUntilTimeout+0x24>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
 8003e98:	2000      	movs	r0, #0
 8003e9a:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
    {
      return HAL_ERROR;
 8003e9c:	2001      	movs	r0, #1
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
}
 8003e9e:	bd70      	pop	{r4, r5, r6, pc}

08003ea0 <I2C_RequestMemoryWrite>:
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)   
{
 8003ea0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003ea2:	461e      	mov	r6, r3
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003ea4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)   
{
 8003ea8:	4604      	mov	r4, r0
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003eaa:	9300      	str	r3, [sp, #0]
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)   
{
 8003eac:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003eae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003eb2:	b2f2      	uxtb	r2, r6
 8003eb4:	f7ff ff38 	bl	8003d28 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8003eb8:	4620      	mov	r0, r4
 8003eba:	9906      	ldr	r1, [sp, #24]
 8003ebc:	f7ff ffc6 	bl	8003e4c <I2C_WaitOnTXISFlagUntilTimeout>
 8003ec0:	b130      	cbz	r0, 8003ed0 <I2C_RequestMemoryWrite+0x30>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ec2:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8003ec6:	2b04      	cmp	r3, #4
    {
      return HAL_ERROR;
 8003ec8:	bf0c      	ite	eq
 8003eca:	2001      	moveq	r0, #1
    }
    else
    {
      return HAL_TIMEOUT;
 8003ecc:	2003      	movne	r0, #3
 8003ece:	e017      	b.n	8003f00 <I2C_RequestMemoryWrite+0x60>
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003ed0:	2e01      	cmp	r6, #1
 8003ed2:	6823      	ldr	r3, [r4, #0]
 8003ed4:	d008      	beq.n	8003ee8 <I2C_RequestMemoryWrite+0x48>
  }      
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = __HAL_I2C_MEM_ADD_MSB(MemAddress); 
 8003ed6:	0a2a      	lsrs	r2, r5, #8
 8003ed8:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Wait until TXIS flag is set */
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8003eda:	4620      	mov	r0, r4
 8003edc:	9906      	ldr	r1, [sp, #24]
 8003ede:	f7ff ffb5 	bl	8003e4c <I2C_WaitOnTXISFlagUntilTimeout>
 8003ee2:	2800      	cmp	r0, #0
 8003ee4:	d1ed      	bne.n	8003ec2 <I2C_RequestMemoryWrite+0x22>
        return HAL_TIMEOUT;
      }
    }
    
    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = __HAL_I2C_MEM_ADD_LSB(MemAddress);  
 8003ee6:	6823      	ldr	r3, [r4, #0]
 8003ee8:	b2ed      	uxtb	r5, r5
 8003eea:	629d      	str	r5, [r3, #40]	; 0x28
  }
  
  /* Wait until TCR flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
 8003eec:	4620      	mov	r0, r4
 8003eee:	2180      	movs	r1, #128	; 0x80
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	9b06      	ldr	r3, [sp, #24]
 8003ef4:	f7ff ff76 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
  {
    return HAL_TIMEOUT;
 8003ef8:	2800      	cmp	r0, #0
 8003efa:	bf14      	ite	ne
 8003efc:	2003      	movne	r0, #3
 8003efe:	2000      	moveq	r0, #0
  }

return HAL_OK;
}
 8003f00:	b002      	add	sp, #8
 8003f02:	bd70      	pop	{r4, r5, r6, pc}

08003f04 <I2C_RequestMemoryRead>:
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 8003f04:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003f06:	461e      	mov	r6, r3
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003f08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 8003f0c:	4604      	mov	r4, r0
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003f0e:	9300      	str	r3, [sp, #0]
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 8003f10:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003f12:	2300      	movs	r3, #0
 8003f14:	b2f2      	uxtb	r2, r6
 8003f16:	f7ff ff07 	bl	8003d28 <I2C_TransferConfig>
  
  /* Wait until TXIS flag is set */
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8003f1a:	4620      	mov	r0, r4
 8003f1c:	9906      	ldr	r1, [sp, #24]
 8003f1e:	f7ff ff95 	bl	8003e4c <I2C_WaitOnTXISFlagUntilTimeout>
 8003f22:	b130      	cbz	r0, 8003f32 <I2C_RequestMemoryRead+0x2e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f24:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8003f28:	2b04      	cmp	r3, #4
    {
      return HAL_ERROR;
 8003f2a:	bf0c      	ite	eq
 8003f2c:	2001      	moveq	r0, #1
    }
    else
    {
      return HAL_TIMEOUT;
 8003f2e:	2003      	movne	r0, #3
 8003f30:	e017      	b.n	8003f62 <I2C_RequestMemoryRead+0x5e>
    }
  }
  
  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f32:	2e01      	cmp	r6, #1
 8003f34:	6823      	ldr	r3, [r4, #0]
 8003f36:	d008      	beq.n	8003f4a <I2C_RequestMemoryRead+0x46>
  }      
  /* If Mememory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = __HAL_I2C_MEM_ADD_MSB(MemAddress); 
 8003f38:	0a2a      	lsrs	r2, r5, #8
 8003f3a:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Wait until TXIS flag is set */
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8003f3c:	4620      	mov	r0, r4
 8003f3e:	9906      	ldr	r1, [sp, #24]
 8003f40:	f7ff ff84 	bl	8003e4c <I2C_WaitOnTXISFlagUntilTimeout>
 8003f44:	2800      	cmp	r0, #0
 8003f46:	d1ed      	bne.n	8003f24 <I2C_RequestMemoryRead+0x20>
        return HAL_TIMEOUT;
      }
    }
    
    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = __HAL_I2C_MEM_ADD_LSB(MemAddress);  
 8003f48:	6823      	ldr	r3, [r4, #0]
 8003f4a:	b2ed      	uxtb	r5, r5
 8003f4c:	629d      	str	r5, [r3, #40]	; 0x28
  }
  
  /* Wait until TC flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout) != HAL_OK)      
 8003f4e:	4620      	mov	r0, r4
 8003f50:	2140      	movs	r1, #64	; 0x40
 8003f52:	2200      	movs	r2, #0
 8003f54:	9b06      	ldr	r3, [sp, #24]
 8003f56:	f7ff ff45 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
  {
    return HAL_TIMEOUT;
 8003f5a:	2800      	cmp	r0, #0
 8003f5c:	bf14      	ite	ne
 8003f5e:	2003      	movne	r0, #3
 8003f60:	2000      	moveq	r0, #0
  }
  
  return HAL_OK;
}
 8003f62:	b002      	add	sp, #8
 8003f64:	bd70      	pop	{r4, r5, r6, pc}

08003f66 <I2C_WaitOnSTOPFlagUntilTimeout>:
  *                the configuration information for the specified I2C.
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout)
{  
 8003f66:	b570      	push	{r4, r5, r6, lr}
 8003f68:	4604      	mov	r4, r0
 8003f6a:	460d      	mov	r5, r1
  uint32_t tickstart = 0x00;
  tickstart = HAL_GetTick();
 8003f6c:	f7fe fe26 	bl	8002bbc <HAL_GetTick>
 8003f70:	4606      	mov	r6, r0
  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f72:	6823      	ldr	r3, [r4, #0]
 8003f74:	699b      	ldr	r3, [r3, #24]
 8003f76:	069b      	lsls	r3, r3, #26
 8003f78:	d419      	bmi.n	8003fae <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
 8003f7a:	4620      	mov	r0, r4
 8003f7c:	4629      	mov	r1, r5
 8003f7e:	f7ff fee9 	bl	8003d54 <I2C_IsAcknowledgeFailed>
 8003f82:	b9b0      	cbnz	r0, 8003fb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003f84:	b96d      	cbnz	r5, 8003fa2 <I2C_WaitOnSTOPFlagUntilTimeout+0x3c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f86:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8003f8a:	f043 0320 	orr.w	r3, r3, #32
 8003f8e:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
      hi2c->State= HAL_I2C_STATE_READY;
 8003f92:	2301      	movs	r3, #1
 8003f94:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f98:	2300      	movs	r3, #0
 8003f9a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8003f9e:	2003      	movs	r0, #3
 8003fa0:	bd70      	pop	{r4, r5, r6, pc}
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003fa2:	f7fe fe0b 	bl	8002bbc <HAL_GetTick>
 8003fa6:	1b80      	subs	r0, r0, r6
 8003fa8:	42a8      	cmp	r0, r5
 8003faa:	d9e2      	bls.n	8003f72 <I2C_WaitOnSTOPFlagUntilTimeout+0xc>
 8003fac:	e7eb      	b.n	8003f86 <I2C_WaitOnSTOPFlagUntilTimeout+0x20>
      __HAL_UNLOCK(hi2c);

      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8003fae:	2000      	movs	r0, #0
 8003fb0:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
    {
      return HAL_ERROR;
 8003fb2:	2001      	movs	r0, #1

      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
}
 8003fb4:	bd70      	pop	{r4, r5, r6, pc}

08003fb6 <HAL_I2C_MspInit>:
  * @param  hi2c : Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
 __weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8003fb6:	4770      	bx	lr

08003fb8 <HAL_I2C_Init>:
  * @param  hi2c : Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{ 
 8003fb8:	b510      	push	{r4, lr}
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8003fba:	4604      	mov	r4, r0
 8003fbc:	2800      	cmp	r0, #0
 8003fbe:	d041      	beq.n	8004044 <HAL_I2C_Init+0x8c>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8003fc0:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8003fc4:	b90b      	cbnz	r3, 8003fca <HAL_I2C_Init+0x12>
  {
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003fc6:	f7ff fff6 	bl	8003fb6 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003fca:	2302      	movs	r3, #2
 8003fcc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003fd0:	6823      	ldr	r3, [r4, #0]
 8003fd2:	68e1      	ldr	r1, [r4, #12]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	f022 0201 	bic.w	r2, r2, #1
 8003fda:	601a      	str	r2, [r3, #0]
  
  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003fdc:	6862      	ldr	r2, [r4, #4]
 8003fde:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003fe2:	611a      	str	r2, [r3, #16]
  
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003fe4:	689a      	ldr	r2, [r3, #8]
 8003fe6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003fea:	609a      	str	r2, [r3, #8]
  if(hi2c->Init.OwnAddress1 != 0)
 8003fec:	68a2      	ldr	r2, [r4, #8]
 8003fee:	b142      	cbz	r2, 8004002 <HAL_I2C_Init+0x4a>
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ff0:	2901      	cmp	r1, #1
 8003ff2:	d103      	bne.n	8003ffc <HAL_I2C_Init+0x44>
    {
      hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003ff4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ff8:	609a      	str	r2, [r3, #8]
 8003ffa:	e007      	b.n	800400c <HAL_I2C_Init+0x54>
    }
    else /* I2C_ADDRESSINGMODE_10BIT */
    {
      hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003ffc:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004000:	609a      	str	r2, [r3, #8]
    }
  }
  
  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004002:	2902      	cmp	r1, #2
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004004:	bf04      	itt	eq
 8004006:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 800400a:	605a      	streq	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800400c:	685a      	ldr	r2, [r3, #4]
  
  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800400e:	6961      	ldr	r1, [r4, #20]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004010:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8004014:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004018:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800401a:	6922      	ldr	r2, [r4, #16]
 800401c:	430a      	orrs	r2, r1
 800401e:	69a1      	ldr	r1, [r4, #24]
 8004020:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004024:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004026:	6a21      	ldr	r1, [r4, #32]
 8004028:	69e2      	ldr	r2, [r4, #28]
 800402a:	430a      	orrs	r2, r1
 800402c:	601a      	str	r2, [r3, #0]
  
  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	f042 0201 	orr.w	r2, r2, #1
 8004034:	601a      	str	r2, [r3, #0]
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004036:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8004038:	2301      	movs	r3, #1
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
  
  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800403a:	f884 0036 	strb.w	r0, [r4, #54]	; 0x36
  hi2c->State = HAL_I2C_STATE_READY;
 800403e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  return HAL_OK;
 8004042:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{ 
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 8004044:	2001      	movs	r0, #1
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_READY;
  
  return HAL_OK;
}
 8004046:	bd10      	pop	{r4, pc}

08004048 <HAL_I2C_MspDeInit>:
  * @param  hi2c : Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
 __weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8004048:	4770      	bx	lr

0800404a <HAL_I2C_DeInit>:
  * @param  hi2c : Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800404a:	b510      	push	{r4, lr}
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 800404c:	4604      	mov	r4, r0
 800404e:	b188      	cbz	r0, 8004074 <HAL_I2C_DeInit+0x2a>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  
  hi2c->State = HAL_I2C_STATE_BUSY;
  
  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004050:	6802      	ldr	r2, [r0, #0]
  }
  
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004052:	2302      	movs	r3, #2
 8004054:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  
  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004058:	6813      	ldr	r3, [r2, #0]
 800405a:	f023 0301 	bic.w	r3, r3, #1
 800405e:	6013      	str	r3, [r2, #0]
  
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004060:	f7ff fff2 	bl	8004048 <HAL_I2C_MspDeInit>
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004064:	2000      	movs	r0, #0
 8004066:	f884 0036 	strb.w	r0, [r4, #54]	; 0x36
  hi2c->State = HAL_I2C_STATE_RESET;
  
  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800406a:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_RESET;
 800406e:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
  
  /* Release Lock */
  __HAL_UNLOCK(hi2c);

  return HAL_OK;
 8004072:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 8004074:	2001      	movs	r0, #1
  
  /* Release Lock */
  __HAL_UNLOCK(hi2c);

  return HAL_OK;
}
 8004076:	bd10      	pop	{r4, pc}

08004078 <HAL_I2C_Mem_Write>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004078:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 800407c:	f890 5035 	ldrb.w	r5, [r0, #53]	; 0x35
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004080:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 8004084:	f8bd 602c 	ldrh.w	r6, [sp, #44]	; 0x2c
 8004088:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 800408c:	b2ed      	uxtb	r5, r5
 800408e:	2d01      	cmp	r5, #1
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004090:	4604      	mov	r4, r0
 8004092:	4688      	mov	r8, r1
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8004094:	d164      	bne.n	8004160 <HAL_I2C_Mem_Write+0xe8>
  { 
    if((pData == NULL) || (Size == 0)) 
 8004096:	f1b9 0f00 	cmp.w	r9, #0
 800409a:	d101      	bne.n	80040a0 <HAL_I2C_Mem_Write+0x28>
    {
      return  HAL_ERROR;                                    
 800409c:	2001      	movs	r0, #1
 800409e:	e062      	b.n	8004166 <HAL_I2C_Mem_Write+0xee>
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
  { 
    if((pData == NULL) || (Size == 0)) 
 80040a0:	2e00      	cmp	r6, #0
 80040a2:	d0fb      	beq.n	800409c <HAL_I2C_Mem_Write+0x24>
    {
      return  HAL_ERROR;                                    
    }

    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80040a4:	6807      	ldr	r7, [r0, #0]
 80040a6:	69bf      	ldr	r7, [r7, #24]
 80040a8:	f417 4700 	ands.w	r7, r7, #32768	; 0x8000
 80040ac:	d158      	bne.n	8004160 <HAL_I2C_Mem_Write+0xe8>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040ae:	f890 e034 	ldrb.w	lr, [r0, #52]	; 0x34
 80040b2:	f1be 0f01 	cmp.w	lr, #1
 80040b6:	d053      	beq.n	8004160 <HAL_I2C_Mem_Write+0xe8>
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_TX;
 80040b8:	f04f 0e52 	mov.w	lr, #82	; 0x52
 80040bc:	f880 e035 	strb.w	lr, [r0, #53]	; 0x35
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040c0:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_TX;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040c4:	f880 7036 	strb.w	r7, [r0, #54]	; 0x36
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 80040c8:	f8cd a000 	str.w	sl, [sp]
 80040cc:	f7ff fee8 	bl	8003ea0 <I2C_RequestMemoryWrite>
 80040d0:	b120      	cbz	r0, 80040dc <HAL_I2C_Mem_Write+0x64>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040d2:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040d6:	f884 7034 	strb.w	r7, [r4, #52]	; 0x34
 80040da:	e031      	b.n	8004140 <HAL_I2C_Mem_Write+0xc8>

    /* Set NBYTES to write and reload if size > 255 */
    /* Size > 255, need to set RELOAD bit */
    if(Size > 255)
    {
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80040dc:	9000      	str	r0, [sp, #0]
        {
          return HAL_TIMEOUT;
        }

        
        if(Size > 255)
 80040de:	2eff      	cmp	r6, #255	; 0xff
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80040e0:	4620      	mov	r0, r4
 80040e2:	4641      	mov	r1, r8
        {
          return HAL_TIMEOUT;
        }

        
        if(Size > 255)
 80040e4:	d81c      	bhi.n	8004120 <HAL_I2C_Mem_Write+0xa8>
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      Sizetmp = 255;
    }
    else
    {
      I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80040e6:	b2f2      	uxtb	r2, r6
 80040e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040ec:	f7ff fe1c 	bl	8003d28 <I2C_TransferConfig>
      Sizetmp = Size;
 80040f0:	4635      	mov	r5, r6
    }
    
    do
    {
      /* Wait until TXIS flag is set */
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 80040f2:	4620      	mov	r0, r4
 80040f4:	4651      	mov	r1, sl
 80040f6:	f7ff fea9 	bl	8003e4c <I2C_WaitOnTXISFlagUntilTimeout>
 80040fa:	b9f8      	cbnz	r0, 800413c <HAL_I2C_Mem_Write+0xc4>
          return HAL_TIMEOUT;
        }
      }
     
      /* Write data to DR */
      hi2c->Instance->TXDR = (*pData++);
 80040fc:	6823      	ldr	r3, [r4, #0]
 80040fe:	f819 2b01 	ldrb.w	r2, [r9], #1
 8004102:	629a      	str	r2, [r3, #40]	; 0x28
      Sizetmp--;
      Size--;
 8004104:	3e01      	subs	r6, #1

      if((Sizetmp == 0)&&(Size!=0))
 8004106:	3d01      	subs	r5, #1
      }
     
      /* Write data to DR */
      hi2c->Instance->TXDR = (*pData++);
      Sizetmp--;
      Size--;
 8004108:	b2b6      	uxth	r6, r6

      if((Sizetmp == 0)&&(Size!=0))
 800410a:	d110      	bne.n	800412e <HAL_I2C_Mem_Write+0xb6>
 800410c:	b18e      	cbz	r6, 8004132 <HAL_I2C_Mem_Write+0xba>
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
 800410e:	4620      	mov	r0, r4
 8004110:	2180      	movs	r1, #128	; 0x80
 8004112:	462a      	mov	r2, r5
 8004114:	4653      	mov	r3, sl
 8004116:	f7ff fe65 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
 800411a:	bb18      	cbnz	r0, 8004164 <HAL_I2C_Mem_Write+0xec>
        }

        
        if(Size > 255)
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800411c:	9500      	str	r5, [sp, #0]
 800411e:	e7de      	b.n	80040de <HAL_I2C_Mem_Write+0x66>
 8004120:	22ff      	movs	r2, #255	; 0xff
 8004122:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004126:	f7ff fdff 	bl	8003d28 <I2C_TransferConfig>
          Sizetmp = 255;
 800412a:	25ff      	movs	r5, #255	; 0xff
 800412c:	e7e1      	b.n	80040f2 <HAL_I2C_Mem_Write+0x7a>
          I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
          Sizetmp = Size;
        }
      }
      
    }while(Size > 0);
 800412e:	2e00      	cmp	r6, #0
 8004130:	d1df      	bne.n	80040f2 <HAL_I2C_Mem_Write+0x7a>
    
    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */ 
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, I2C_TIMEOUT_STOPF) != HAL_OK)
 8004132:	4620      	mov	r0, r4
 8004134:	2119      	movs	r1, #25
 8004136:	f7ff ff16 	bl	8003f66 <I2C_WaitOnSTOPFlagUntilTimeout>
 800413a:	b120      	cbz	r0, 8004146 <HAL_I2C_Mem_Write+0xce>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800413c:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8004140:	2b04      	cmp	r3, #4
 8004142:	d10f      	bne.n	8004164 <HAL_I2C_Mem_Write+0xec>
 8004144:	e7aa      	b.n	800409c <HAL_I2C_Mem_Write+0x24>
        return HAL_TIMEOUT;
      }
    }
    
    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004146:	6823      	ldr	r3, [r4, #0]
 8004148:	2220      	movs	r2, #32
 800414a:	61da      	str	r2, [r3, #28]
  	
    /* Clear Configuration Register 2 */
    __HAL_I2C_RESET_CR2(hi2c);
 800414c:	6859      	ldr	r1, [r3, #4]
 800414e:	4a07      	ldr	r2, [pc, #28]	; (800416c <HAL_I2C_Mem_Write+0xf4>)
 8004150:	400a      	ands	r2, r1
 8004152:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY; 	  
 8004154:	2301      	movs	r3, #1
 8004156:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800415a:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    
    return HAL_OK;
 800415e:	e002      	b.n	8004166 <HAL_I2C_Mem_Write+0xee>
  }
  else
  {
    return HAL_BUSY;
 8004160:	2002      	movs	r0, #2
 8004162:	e000      	b.n	8004166 <HAL_I2C_Mem_Write+0xee>
      if((Sizetmp == 0)&&(Size!=0))
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
        {
          return HAL_TIMEOUT;
 8004164:	2003      	movs	r0, #3
  }
  else
  {
    return HAL_BUSY;
  }
}
 8004166:	b002      	add	sp, #8
 8004168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800416c:	fe00e800 	.word	0xfe00e800

08004170 <HAL_I2C_Mem_Read>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004170:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8004174:	f890 5035 	ldrb.w	r5, [r0, #53]	; 0x35
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004178:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 800417c:	f8bd 602c 	ldrh.w	r6, [sp, #44]	; 0x2c
 8004180:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8004184:	b2ed      	uxtb	r5, r5
 8004186:	2d01      	cmp	r5, #1
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004188:	4604      	mov	r4, r0
 800418a:	4688      	mov	r8, r1
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 800418c:	d16c      	bne.n	8004268 <HAL_I2C_Mem_Read+0xf8>
  {    
    if((pData == NULL) || (Size == 0)) 
 800418e:	f1b9 0f00 	cmp.w	r9, #0
 8004192:	d101      	bne.n	8004198 <HAL_I2C_Mem_Read+0x28>
    {
      return  HAL_ERROR;                                    
 8004194:	2001      	movs	r0, #1
 8004196:	e068      	b.n	800426a <HAL_I2C_Mem_Read+0xfa>
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
  {    
    if((pData == NULL) || (Size == 0)) 
 8004198:	2e00      	cmp	r6, #0
 800419a:	d0fb      	beq.n	8004194 <HAL_I2C_Mem_Read+0x24>
    {
      return  HAL_ERROR;                                    
    }

    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800419c:	6807      	ldr	r7, [r0, #0]
 800419e:	69bf      	ldr	r7, [r7, #24]
 80041a0:	f417 4700 	ands.w	r7, r7, #32768	; 0x8000
 80041a4:	d160      	bne.n	8004268 <HAL_I2C_Mem_Read+0xf8>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041a6:	f890 e034 	ldrb.w	lr, [r0, #52]	; 0x34
 80041aa:	f1be 0f01 	cmp.w	lr, #1
 80041ae:	d05b      	beq.n	8004268 <HAL_I2C_Mem_Read+0xf8>
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_RX;
 80041b0:	f04f 0e62 	mov.w	lr, #98	; 0x62
 80041b4:	f880 e035 	strb.w	lr, [r0, #53]	; 0x35
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041b8:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_RX;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041bc:	f880 7036 	strb.w	r7, [r0, #54]	; 0x36
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 80041c0:	f8cd a000 	str.w	sl, [sp]
 80041c4:	f7ff fe9e 	bl	8003f04 <I2C_RequestMemoryRead>
 80041c8:	b120      	cbz	r0, 80041d4 <HAL_I2C_Mem_Read+0x64>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041ca:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041ce:	f884 7034 	strb.w	r7, [r4, #52]	; 0x34
 80041d2:	e038      	b.n	8004246 <HAL_I2C_Mem_Read+0xd6>
 80041d4:	f44f 5310 	mov.w	r3, #9216	; 0x2400
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if size > 255 and generate RESTART */
    /* Size > 255, need to set RELOAD bit */
    if(Size > 255)
 80041d8:	2eff      	cmp	r6, #255	; 0xff
    {
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80041da:	9300      	str	r3, [sp, #0]
 80041dc:	4620      	mov	r0, r4
 80041de:	4641      	mov	r1, r8
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
        {
          return HAL_TIMEOUT;
        }
        
        if(Size > 255)
 80041e0:	d821      	bhi.n	8004226 <HAL_I2C_Mem_Read+0xb6>
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
      Sizetmp = 255;
    }
    else
    {
      I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80041e2:	b2f2      	uxtb	r2, r6
 80041e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80041e8:	f7ff fd9e 	bl	8003d28 <I2C_TransferConfig>
      Sizetmp = Size;
 80041ec:	4635      	mov	r5, r6
    }
    
    do
    {  
      /* Wait until RXNE flag is set */
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout) != HAL_OK)      
 80041ee:	4620      	mov	r0, r4
 80041f0:	2104      	movs	r1, #4
 80041f2:	2200      	movs	r2, #0
 80041f4:	4653      	mov	r3, sl
 80041f6:	f7ff fdf5 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
 80041fa:	bb30      	cbnz	r0, 800424a <HAL_I2C_Mem_Read+0xda>
      {
        return HAL_TIMEOUT;
      }
          
      /* Read data from RXDR */
      (*pData++) = hi2c->Instance->RXDR;
 80041fc:	6823      	ldr	r3, [r4, #0]

      /* Decrement the Size counter */
      Sizetmp--;
      Size--;   
 80041fe:	3e01      	subs	r6, #1
      {
        return HAL_TIMEOUT;
      }
          
      /* Read data from RXDR */
      (*pData++) = hi2c->Instance->RXDR;
 8004200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004202:	f809 3b01 	strb.w	r3, [r9], #1

      /* Decrement the Size counter */
      Sizetmp--;
      Size--;   

      if((Sizetmp == 0)&&(Size!=0))
 8004206:	3d01      	subs	r5, #1
      /* Read data from RXDR */
      (*pData++) = hi2c->Instance->RXDR;

      /* Decrement the Size counter */
      Sizetmp--;
      Size--;   
 8004208:	b2b6      	uxth	r6, r6

      if((Sizetmp == 0)&&(Size!=0))
 800420a:	d113      	bne.n	8004234 <HAL_I2C_Mem_Read+0xc4>
 800420c:	b1a6      	cbz	r6, 8004238 <HAL_I2C_Mem_Read+0xc8>
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
 800420e:	4620      	mov	r0, r4
 8004210:	2180      	movs	r1, #128	; 0x80
 8004212:	462a      	mov	r2, r5
 8004214:	4653      	mov	r3, sl
 8004216:	f7ff fde5 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
 800421a:	b9b0      	cbnz	r0, 800424a <HAL_I2C_Mem_Read+0xda>
          return HAL_TIMEOUT;
        }
        
        if(Size > 255)
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800421c:	9500      	str	r5, [sp, #0]
 800421e:	4620      	mov	r0, r4
 8004220:	4641      	mov	r1, r8
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
        {
          return HAL_TIMEOUT;
        }
        
        if(Size > 255)
 8004222:	2eff      	cmp	r6, #255	; 0xff
 8004224:	e7dc      	b.n	80041e0 <HAL_I2C_Mem_Read+0x70>
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004226:	22ff      	movs	r2, #255	; 0xff
 8004228:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800422c:	f7ff fd7c 	bl	8003d28 <I2C_TransferConfig>
          Sizetmp = 255;
 8004230:	25ff      	movs	r5, #255	; 0xff
 8004232:	e7dc      	b.n	80041ee <HAL_I2C_Mem_Read+0x7e>
          I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
          Sizetmp = Size;
        }
      }

    }while(Size > 0);
 8004234:	2e00      	cmp	r6, #0
 8004236:	d1da      	bne.n	80041ee <HAL_I2C_Mem_Read+0x7e>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */ 
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, I2C_TIMEOUT_STOPF) != HAL_OK)
 8004238:	4620      	mov	r0, r4
 800423a:	2119      	movs	r1, #25
 800423c:	f7ff fe93 	bl	8003f66 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004240:	b128      	cbz	r0, 800424e <HAL_I2C_Mem_Read+0xde>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004242:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8004246:	2b04      	cmp	r3, #4
 8004248:	d0a4      	beq.n	8004194 <HAL_I2C_Mem_Read+0x24>
      {
        return HAL_ERROR;
      }
      else
      {
        return HAL_TIMEOUT;
 800424a:	2003      	movs	r0, #3
 800424c:	e00d      	b.n	800426a <HAL_I2C_Mem_Read+0xfa>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800424e:	6823      	ldr	r3, [r4, #0]
 8004250:	2220      	movs	r2, #32
 8004252:	61da      	str	r2, [r3, #28]
  	
    /* Clear Configuration Register 2 */
    __HAL_I2C_RESET_CR2(hi2c);
 8004254:	6859      	ldr	r1, [r3, #4]
 8004256:	4a06      	ldr	r2, [pc, #24]	; (8004270 <HAL_I2C_Mem_Read+0x100>)
 8004258:	400a      	ands	r2, r1
 800425a:	605a      	str	r2, [r3, #4]
    
    hi2c->State = HAL_I2C_STATE_READY;
 800425c:	2301      	movs	r3, #1
 800425e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004262:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    
    return HAL_OK;
 8004266:	e000      	b.n	800426a <HAL_I2C_Mem_Read+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004268:	2002      	movs	r0, #2
  }
}
 800426a:	b002      	add	sp, #8
 800426c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004270:	fe00e800 	.word	0xfe00e800

08004274 <HAL_I2C_GetState>:
  * @param  hi2c : I2C handle
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
  return hi2c->State;
 8004274:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 8004278:	4770      	bx	lr

0800427a <SPI_WaitFlagStateUntilTimeout>:
  * @param State : flag state to check
  * @param Timeout : Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout)
{
 800427a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800427e:	4604      	mov	r4, r0
 8004280:	460f      	mov	r7, r1
 8004282:	4616      	mov	r6, r2
 8004284:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 8004286:	f7fe fc99 	bl	8002bbc <HAL_GetTick>
 800428a:	4680      	mov	r8, r0
     
  while((hspi->Instance->SR & Flag) != State)
 800428c:	6823      	ldr	r3, [r4, #0]
 800428e:	689a      	ldr	r2, [r3, #8]
 8004290:	403a      	ands	r2, r7
 8004292:	42b2      	cmp	r2, r6
 8004294:	d034      	beq.n	8004300 <SPI_WaitFlagStateUntilTimeout+0x86>
  {
    if(Timeout != HAL_MAX_DELAY)
 8004296:	1c6a      	adds	r2, r5, #1
 8004298:	d0f9      	beq.n	800428e <SPI_WaitFlagStateUntilTimeout+0x14>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800429a:	b94d      	cbnz	r5, 80042b0 <SPI_WaitFlagStateUntilTimeout+0x36>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */
        
        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800429c:	6823      	ldr	r3, [r4, #0]
 800429e:	685a      	ldr	r2, [r3, #4]
 80042a0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80042a4:	605a      	str	r2, [r3, #4]
        
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80042a6:	6862      	ldr	r2, [r4, #4]
 80042a8:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80042ac:	d112      	bne.n	80042d4 <SPI_WaitFlagStateUntilTimeout+0x5a>
 80042ae:	e006      	b.n	80042be <SPI_WaitFlagStateUntilTimeout+0x44>
     
  while((hspi->Instance->SR & Flag) != State)
  {
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80042b0:	f7fe fc84 	bl	8002bbc <HAL_GetTick>
 80042b4:	ebc8 0000 	rsb	r0, r8, r0
 80042b8:	42a8      	cmp	r0, r5
 80042ba:	d9e7      	bls.n	800428c <SPI_WaitFlagStateUntilTimeout+0x12>
 80042bc:	e7ee      	b.n	800429c <SPI_WaitFlagStateUntilTimeout+0x22>
        and slave for their respective CRC calculation */
        
        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
        
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80042be:	68a2      	ldr	r2, [r4, #8]
 80042c0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80042c4:	d002      	beq.n	80042cc <SPI_WaitFlagStateUntilTimeout+0x52>
 80042c6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80042ca:	d103      	bne.n	80042d4 <SPI_WaitFlagStateUntilTimeout+0x5a>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042d2:	601a      	str	r2, [r3, #0]
        }
        
        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 80042d4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80042d6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
        {
          __HAL_SPI_RESET_CRC(hspi);
 80042da:	bf01      	itttt	eq
 80042dc:	681a      	ldreq	r2, [r3, #0]
 80042de:	f422 5200 	biceq.w	r2, r2, #8192	; 0x2000
 80042e2:	601a      	streq	r2, [r3, #0]
 80042e4:	681a      	ldreq	r2, [r3, #0]
 80042e6:	bf04      	itt	eq
 80042e8:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
 80042ec:	601a      	streq	r2, [r3, #0]
        }
        
        hspi->State= HAL_SPI_STATE_READY;
 80042ee:	2301      	movs	r3, #1
 80042f0:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
        
        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80042f4:	2300      	movs	r3, #0
 80042f6:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 80042fa:	2003      	movs	r0, #3
 80042fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;      
 8004300:	2000      	movs	r0, #0
}
 8004302:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004306 <SPI_WaitFifoStateUntilTimeout>:
  * @param State: Fifo state to check
  * @param Timeout : Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout)
{
 8004306:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800430a:	4604      	mov	r4, r0
 800430c:	460f      	mov	r7, r1
 800430e:	4616      	mov	r6, r2
 8004310:	461d      	mov	r5, r3
  __IO uint8_t tmpreg __attribute((unused));
  uint32_t tickstart = HAL_GetTick();
 8004312:	f7fe fc53 	bl	8002bbc <HAL_GetTick>
 8004316:	4680      	mov	r8, r0

  while((hspi->Instance->SR & Flag) != State)
 8004318:	6821      	ldr	r1, [r4, #0]
 800431a:	688a      	ldr	r2, [r1, #8]
 800431c:	403a      	ands	r2, r7
 800431e:	42b2      	cmp	r2, r6
 8004320:	d03b      	beq.n	800439a <SPI_WaitFifoStateUntilTimeout+0x94>
  {
    if((Flag == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004322:	f5b7 6fc0 	cmp.w	r7, #1536	; 0x600
 8004326:	d104      	bne.n	8004332 <SPI_WaitFifoStateUntilTimeout+0x2c>
 8004328:	b91e      	cbnz	r6, 8004332 <SPI_WaitFifoStateUntilTimeout+0x2c>
    {
      tmpreg = *((__IO uint8_t*)&hspi->Instance->DR);
 800432a:	7b0b      	ldrb	r3, [r1, #12]
 800432c:	b2db      	uxtb	r3, r3
 800432e:	f88d 3007 	strb.w	r3, [sp, #7]
    }
    if(Timeout != HAL_MAX_DELAY)
 8004332:	1c6b      	adds	r3, r5, #1
 8004334:	d0f1      	beq.n	800431a <SPI_WaitFifoStateUntilTimeout+0x14>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8004336:	b94d      	cbnz	r5, 800434c <SPI_WaitFifoStateUntilTimeout+0x46>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */
        
        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004338:	6823      	ldr	r3, [r4, #0]
 800433a:	685a      	ldr	r2, [r3, #4]
 800433c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004340:	605a      	str	r2, [r3, #4]
        
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004342:	6862      	ldr	r2, [r4, #4]
 8004344:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8004348:	d112      	bne.n	8004370 <SPI_WaitFifoStateUntilTimeout+0x6a>
 800434a:	e006      	b.n	800435a <SPI_WaitFifoStateUntilTimeout+0x54>
    {
      tmpreg = *((__IO uint8_t*)&hspi->Instance->DR);
    }
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800434c:	f7fe fc36 	bl	8002bbc <HAL_GetTick>
 8004350:	ebc8 0000 	rsb	r0, r8, r0
 8004354:	42a8      	cmp	r0, r5
 8004356:	d9df      	bls.n	8004318 <SPI_WaitFifoStateUntilTimeout+0x12>
 8004358:	e7ee      	b.n	8004338 <SPI_WaitFifoStateUntilTimeout+0x32>
        and slave for their respective CRC calculation */
        
        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
        
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800435a:	68a2      	ldr	r2, [r4, #8]
 800435c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8004360:	d002      	beq.n	8004368 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004362:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8004366:	d103      	bne.n	8004370 <SPI_WaitFifoStateUntilTimeout+0x6a>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800436e:	601a      	str	r2, [r3, #0]
        }
        
        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 8004370:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004372:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
        {
          __HAL_SPI_RESET_CRC(hspi);
 8004376:	bf01      	itttt	eq
 8004378:	681a      	ldreq	r2, [r3, #0]
 800437a:	f422 5200 	biceq.w	r2, r2, #8192	; 0x2000
 800437e:	601a      	streq	r2, [r3, #0]
 8004380:	681a      	ldreq	r2, [r3, #0]
 8004382:	bf04      	itt	eq
 8004384:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
 8004388:	601a      	streq	r2, [r3, #0]
        }
        
        hspi->State = HAL_SPI_STATE_READY;
 800438a:	2301      	movs	r3, #1
 800438c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
        
        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004390:	2300      	movs	r3, #0
 8004392:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 8004396:	2003      	movs	r0, #3
 8004398:	e000      	b.n	800439c <SPI_WaitFifoStateUntilTimeout+0x96>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;      
 800439a:	2000      	movs	r0, #0
}
 800439c:	b002      	add	sp, #8
 800439e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080043a2 <SPI_EndRxTxTransaction>:
  * @brief This function handles the check of the RXTX or TX transaction complete.
  * @param hspi: SPI handle
  * @param Timeout : Timeout duration
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout)
{
 80043a2:	b538      	push	{r3, r4, r5, lr}
 80043a4:	460d      	mov	r5, r1
  /* Procedure to check the transaction complete */
  if(SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout) != HAL_OK)
 80043a6:	2200      	movs	r2, #0
 80043a8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80043ac:	462b      	mov	r3, r5
  * @brief This function handles the check of the RXTX or TX transaction complete.
  * @param hspi: SPI handle
  * @param Timeout : Timeout duration
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout)
{
 80043ae:	4604      	mov	r4, r0
  /* Procedure to check the transaction complete */
  if(SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout) != HAL_OK)
 80043b0:	f7ff ffa9 	bl	8004306 <SPI_WaitFifoStateUntilTimeout>
 80043b4:	4602      	mov	r2, r0
 80043b6:	b968      	cbnz	r0, 80043d4 <SPI_EndRxTxTransaction+0x32>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
    return HAL_TIMEOUT;
  }
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout) != HAL_OK)
 80043b8:	4620      	mov	r0, r4
 80043ba:	2180      	movs	r1, #128	; 0x80
 80043bc:	462b      	mov	r3, r5
 80043be:	f7ff ff5c 	bl	800427a <SPI_WaitFlagStateUntilTimeout>
 80043c2:	4602      	mov	r2, r0
 80043c4:	b930      	cbnz	r0, 80043d4 <SPI_EndRxTxTransaction+0x32>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
    return HAL_TIMEOUT;
  }
  if(SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout) != HAL_OK)
 80043c6:	4620      	mov	r0, r4
 80043c8:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80043cc:	462b      	mov	r3, r5
 80043ce:	f7ff ff9a 	bl	8004306 <SPI_WaitFifoStateUntilTimeout>
 80043d2:	b130      	cbz	r0, 80043e2 <SPI_EndRxTxTransaction+0x40>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 80043d4:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
 80043d8:	f043 0320 	orr.w	r3, r3, #32
 80043dc:	f884 305e 	strb.w	r3, [r4, #94]	; 0x5e
    return HAL_TIMEOUT;
 80043e0:	2003      	movs	r0, #3
  }
  return HAL_OK;
}
 80043e2:	bd38      	pop	{r3, r4, r5, pc}

080043e4 <HAL_SPI_MspInit>:
  * @brief SPI MSP Init
  * @param hspi: SPI handle
  * @retval None
  */
 __weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80043e4:	4770      	bx	lr

080043e6 <HAL_SPI_Init>:
  *         in the SPI_InitTypeDef and create the associated handle.
  * @param  hspi: SPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80043e6:	b570      	push	{r4, r5, r6, lr}
  uint32_t frxth;
  
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80043e8:	4604      	mov	r4, r0
 80043ea:	2800      	cmp	r0, #0
 80043ec:	d04c      	beq.n	8004488 <HAL_SPI_Init+0xa2>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
  assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80043ee:	2302      	movs	r3, #2
 80043f0:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_SPI_MspInit(hspi);
 80043f4:	f7ff fff6 	bl	80043e4 <HAL_SPI_MspInit>
  
  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80043f8:	6821      	ldr	r1, [r4, #0]
  
  /* Align by default the rs fifo threshold on the data size */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80043fa:	68e2      	ldr	r2, [r4, #12]
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_SPI_MspInit(hspi);
  
  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80043fc:	680b      	ldr	r3, [r1, #0]
  
  /* Align by default the rs fifo threshold on the data size */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80043fe:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_SPI_MspInit(hspi);
  
  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004402:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004406:	600b      	str	r3, [r1, #0]
 8004408:	f04f 0300 	mov.w	r3, #0
  
  /* Align by default the rs fifo threshold on the data size */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800440c:	d903      	bls.n	8004416 <HAL_SPI_Init+0x30>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800440e:	4618      	mov	r0, r3
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }
  
  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if(( hspi->Init.DataSize != SPI_DATASIZE_16BIT ) && ( hspi->Init.DataSize != SPI_DATASIZE_8BIT ))
 8004410:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 8004414:	e001      	b.n	800441a <HAL_SPI_Init+0x34>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004416:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  
  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if(( hspi->Init.DataSize != SPI_DATASIZE_16BIT ) && ( hspi->Init.DataSize != SPI_DATASIZE_8BIT ))
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800441a:	bf18      	it	ne
 800441c:	62a3      	strne	r3, [r4, #40]	; 0x28
  }
  
  /* Align the CRC Length on the data size */
  if( hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800441e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004420:	b92b      	cbnz	r3, 800442e <HAL_SPI_Init+0x48>
  {
    /* CRC Lengtht aligned on the data size : value set by default */
    if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004422:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8004426:	bf8c      	ite	hi
 8004428:	2302      	movhi	r3, #2
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800442a:	2301      	movls	r3, #1
 800442c:	6323      	str	r3, [r4, #48]	; 0x30
 800442e:	6865      	ldr	r5, [r4, #4]
 8004430:	68a6      	ldr	r6, [r4, #8]
  
  /*---------------------------- SPIx CR1 & CR2 Configuration ------------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction | 
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
 8004432:	69a3      	ldr	r3, [r4, #24]
 8004434:	432e      	orrs	r6, r5
 8004436:	6925      	ldr	r5, [r4, #16]
 8004438:	432e      	orrs	r6, r5
 800443a:	6965      	ldr	r5, [r4, #20]
 800443c:	432e      	orrs	r6, r5
 800443e:	69e5      	ldr	r5, [r4, #28]
 8004440:	432e      	orrs	r6, r5
 8004442:	6a25      	ldr	r5, [r4, #32]
 8004444:	432e      	orrs	r6, r5
 8004446:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8004448:	432e      	orrs	r6, r5
 800444a:	f403 7500 	and.w	r5, r3, #512	; 0x200
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
 800444e:	4335      	orrs	r5, r6
  }
  
  /*---------------------------- SPIx CR1 & CR2 Configuration ------------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction | 
 8004450:	600d      	str	r5, [r1, #0]
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
  
  if( hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8004452:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8004454:	2d02      	cmp	r5, #2
  {
    hspi->Instance->CR1|= SPI_CR1_CRCL;
 8004456:	bf02      	ittt	eq
 8004458:	680d      	ldreq	r5, [r1, #0]
 800445a:	f445 6500 	orreq.w	r5, r5, #2048	; 0x800
 800445e:	600d      	streq	r5, [r1, #0]
 8004460:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004462:	432a      	orrs	r2, r5
 8004464:	6b65      	ldr	r5, [r4, #52]	; 0x34
  }
  
  /* Configure : NSS management */
  /* Configure : Rx Fifo Threshold */
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 8004466:	0c1b      	lsrs	r3, r3, #16
 8004468:	4315      	orrs	r5, r2
 800446a:	f003 0204 	and.w	r2, r3, #4
 800446e:	ea45 0302 	orr.w	r3, r5, r2
                         hspi->Init.DataSize ) | frxth;
 8004472:	4303      	orrs	r3, r0
    hspi->Instance->CR1|= SPI_CR1_CRCL;
  }
  
  /* Configure : NSS management */
  /* Configure : Rx Fifo Threshold */
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 8004474:	604b      	str	r3, [r1, #4]
                         hspi->Init.DataSize ) | frxth;
  
  /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Configure : CRC Polynomial */
  hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
 8004476:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004478:	610b      	str	r3, [r1, #16]
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800447a:	2000      	movs	r0, #0
  hspi->State= HAL_SPI_STATE_READY;
 800447c:	2301      	movs	r3, #1
  
  /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Configure : CRC Polynomial */
  hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800447e:	f884 005e 	strb.w	r0, [r4, #94]	; 0x5e
  hspi->State= HAL_SPI_STATE_READY;
 8004482:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  
  return HAL_OK;
 8004486:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t frxth;
  
  /* Check the SPI handle allocation */
  if(hspi == NULL)
  { 
    return HAL_ERROR;
 8004488:	2001      	movs	r0, #1
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State= HAL_SPI_STATE_READY;
  
  return HAL_OK;
}
 800448a:	bd70      	pop	{r4, r5, r6, pc}

0800448c <HAL_SPI_MspDeInit>:
  * @brief SPI MSP DeInit
  * @param hspi: SPI handle
  * @retval None
  */
 __weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 800448c:	4770      	bx	lr

0800448e <HAL_SPI_DeInit>:
  * @brief  DeInitializes the SPI peripheral 
  * @param  hspi: SPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800448e:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8004490:	4604      	mov	r4, r0
 8004492:	b188      	cbz	r0, 80044b8 <HAL_SPI_DeInit+0x2a>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
  
  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8004494:	6802      	ldr	r2, [r0, #0]
  if(hspi == NULL)
  {
     return HAL_ERROR;
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004496:	2302      	movs	r3, #2
 8004498:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
  
  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800449c:	6813      	ldr	r3, [r2, #0]
 800449e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044a2:	6013      	str	r3, [r2, #0]
  
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80044a4:	f7ff fff2 	bl	800448c <HAL_SPI_MspDeInit>
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80044a8:	2000      	movs	r0, #0
 80044aa:	f884 005e 	strb.w	r0, [r4, #94]	; 0x5e
  hspi->State = HAL_SPI_STATE_RESET;
 80044ae:	f884 005d 	strb.w	r0, [r4, #93]	; 0x5d
  
  __HAL_UNLOCK(hspi);
 80044b2:	f884 005c 	strb.w	r0, [r4, #92]	; 0x5c
    
  return HAL_OK;
 80044b6:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if(hspi == NULL)
  {
     return HAL_ERROR;
 80044b8:	2001      	movs	r0, #1
  hspi->State = HAL_SPI_STATE_RESET;
  
  __HAL_UNLOCK(hspi);
    
  return HAL_OK;
}
 80044ba:	bd10      	pop	{r4, pc}

080044bc <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 80044bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __IO uint16_t tmpreg __attribute((unused)) = 0;
  uint32_t tickstart = 0;
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
 80044c0:	f890 505d 	ldrb.w	r5, [r0, #93]	; 0x5d
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 80044c4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  __IO uint16_t tmpreg __attribute((unused)) = 0;
 80044c6:	f04f 0b00 	mov.w	fp, #0
  uint32_t tickstart = 0;
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
 80044ca:	2d01      	cmp	r5, #1
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 80044cc:	4604      	mov	r4, r0
 80044ce:	4689      	mov	r9, r1
 80044d0:	4692      	mov	sl, r2
 80044d2:	4698      	mov	r8, r3
  __IO uint16_t tmpreg __attribute((unused)) = 0;
 80044d4:	f8ad b006 	strh.w	fp, [sp, #6]
  uint32_t tickstart = 0;
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
 80044d8:	d001      	beq.n	80044de <HAL_SPI_TransmitReceive+0x22>
  {
    return HAL_BUSY;
 80044da:	2002      	movs	r0, #2
 80044dc:	e138      	b.n	8004750 <HAL_SPI_TransmitReceive+0x294>
  }
  
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 80044de:	2900      	cmp	r1, #0
 80044e0:	f000 8133 	beq.w	800474a <HAL_SPI_TransmitReceive+0x28e>
 80044e4:	2a00      	cmp	r2, #0
 80044e6:	f000 8130 	beq.w	800474a <HAL_SPI_TransmitReceive+0x28e>
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	f000 812d 	beq.w	800474a <HAL_SPI_TransmitReceive+0x28e>
  {
    return HAL_ERROR;
  }

  tickstart = HAL_GetTick();
 80044f0:	f7fe fb64 	bl	8002bbc <HAL_GetTick>
  
  /* Process Locked */
  __HAL_LOCK(hspi); 
 80044f4:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 80044f8:	2b01      	cmp	r3, #1
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
  {
    return HAL_ERROR;
  }

  tickstart = HAL_GetTick();
 80044fa:	4607      	mov	r7, r0
  
  /* Process Locked */
  __HAL_LOCK(hspi); 
 80044fc:	d0ed      	beq.n	80044da <HAL_SPI_TransmitReceive+0x1e>
  
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 80044fe:	2305      	movs	r3, #5
 8004500:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->pTxBuffPtr  = pTxData;
  hspi->TxXferCount = Size;
  hspi->TxXferSize  = Size; 
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 8004504:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004506:	6822      	ldr	r2, [r4, #0]
  }

  tickstart = HAL_GetTick();
  
  /* Process Locked */
  __HAL_LOCK(hspi); 
 8004508:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
  hspi->pTxBuffPtr  = pTxData;
  hspi->TxXferCount = Size;
  hspi->TxXferSize  = Size; 
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 800450c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
  {
    __HAL_SPI_RESET_CRC(hspi);
 8004510:	bf08      	it	eq
 8004512:	6813      	ldreq	r3, [r2, #0]
  
  /* Process Locked */
  __HAL_LOCK(hspi); 
  
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004514:	f884 b05e 	strb.w	fp, [r4, #94]	; 0x5e
  hspi->TxXferSize  = Size; 
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
  {
    __HAL_SPI_RESET_CRC(hspi);
 8004518:	bf08      	it	eq
 800451a:	f423 5300 	biceq.w	r3, r3, #8192	; 0x2000
  /* Process Locked */
  __HAL_LOCK(hspi); 
  
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pRxBuffPtr  = pRxData;
 800451e:	f8c4 a040 	str.w	sl, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004522:	f8a4 8046 	strh.w	r8, [r4, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004526:	f8a4 8044 	strh.w	r8, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = pTxData;
 800452a:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 800452e:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size; 
 8004532:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
  {
    __HAL_SPI_RESET_CRC(hspi);
 8004536:	bf04      	itt	eq
 8004538:	6013      	streq	r3, [r2, #0]
 800453a:	6813      	ldreq	r3, [r2, #0]
  }
  
  /* Set the Rx Fido threshold */
  if((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 800453c:	68e1      	ldr	r1, [r4, #12]
  hspi->TxXferSize  = Size; 
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
  {
    __HAL_SPI_RESET_CRC(hspi);
 800453e:	bf04      	itt	eq
 8004540:	f443 5300 	orreq.w	r3, r3, #8192	; 0x2000
 8004544:	6013      	streq	r3, [r2, #0]
  }
  
  /* Set the Rx Fido threshold */
  if((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 8004546:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  {
    /* set fiforxthreshold according the reception data lenght: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800454a:	6853      	ldr	r3, [r2, #4]
  {
    __HAL_SPI_RESET_CRC(hspi);
  }
  
  /* Set the Rx Fido threshold */
  if((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 800454c:	d802      	bhi.n	8004554 <HAL_SPI_TransmitReceive+0x98>
 800454e:	f1b8 0f01 	cmp.w	r8, #1
 8004552:	d902      	bls.n	800455a <HAL_SPI_TransmitReceive+0x9e>
  {
    /* set fiforxthreshold according the reception data lenght: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004554:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004558:	e001      	b.n	800455e <HAL_SPI_TransmitReceive+0xa2>
  }
  else
  {
    /* set fiforxthreshold according the reception data lenght: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800455a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800455e:	6053      	str	r3, [r2, #4]
  }
  
  /* Check if the SPI is already enabled */ 
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8004560:	6813      	ldr	r3, [r2, #0]
 8004562:	0658      	lsls	r0, r3, #25
  {
    /* Enable SPI peripheral */    
    __HAL_SPI_ENABLE(hspi);
 8004564:	bf5e      	ittt	pl
 8004566:	6813      	ldrpl	r3, [r2, #0]
 8004568:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 800456c:	6013      	strpl	r3, [r2, #0]
  }
  
  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800456e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004572:	d94b      	bls.n	800460c <HAL_SPI_TransmitReceive+0x150>
  {  
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
 8004574:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8004576:	f8b4 0046 	ldrh.w	r0, [r4, #70]	; 0x46
 800457a:	2b00      	cmp	r3, #0
 800457c:	d034      	beq.n	80045e8 <HAL_SPI_TransmitReceive+0x12c>
    {
      /* Wait until TXE flag */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 800457e:	6822      	ldr	r2, [r4, #0]
 8004580:	6891      	ldr	r1, [r2, #8]
 8004582:	0789      	lsls	r1, r1, #30
 8004584:	d511      	bpl.n	80045aa <HAL_SPI_TransmitReceive+0xee>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004586:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004588:	8809      	ldrh	r1, [r1, #0]
 800458a:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800458c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800458e:	3b01      	subs	r3, #1
    {
      /* Wait until TXE flag */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004590:	3102      	adds	r1, #2
        hspi->TxXferCount--;
 8004592:	b29b      	uxth	r3, r3
    {
      /* Wait until TXE flag */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004594:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8004596:	87e3      	strh	r3, [r4, #62]	; 0x3e
        
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED))
 8004598:	b93b      	cbnz	r3, 80045aa <HAL_SPI_TransmitReceive+0xee>
 800459a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800459c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80045a0:	bf02      	ittt	eq
 80045a2:	6813      	ldreq	r3, [r2, #0]
 80045a4:	f443 5380 	orreq.w	r3, r3, #4096	; 0x1000
 80045a8:	6013      	streq	r3, [r2, #0]
        } 
      }
      
      /* Wait until RXNE flag */
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 80045aa:	b168      	cbz	r0, 80045c8 <HAL_SPI_TransmitReceive+0x10c>
 80045ac:	6823      	ldr	r3, [r4, #0]
 80045ae:	689a      	ldr	r2, [r3, #8]
 80045b0:	07d2      	lsls	r2, r2, #31
 80045b2:	d509      	bpl.n	80045c8 <HAL_SPI_TransmitReceive+0x10c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80045b4:	68da      	ldr	r2, [r3, #12]
 80045b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80045b8:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80045bc:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 80045be:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80045c2:	3b01      	subs	r3, #1
 80045c4:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
      }
      if(Timeout != HAL_MAX_DELAY)
 80045c8:	1c75      	adds	r5, r6, #1
 80045ca:	d0d3      	beq.n	8004574 <HAL_SPI_TransmitReceive+0xb8>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout)) 
 80045cc:	b936      	cbnz	r6, 80045dc <HAL_SPI_TransmitReceive+0x120>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80045ce:	2301      	movs	r3, #1
 80045d0:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
          __HAL_UNLOCK(hspi);
 80045d4:	2300      	movs	r3, #0
 80045d6:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 80045da:	e0b8      	b.n	800474e <HAL_SPI_TransmitReceive+0x292>
        hspi->pRxBuffPtr += sizeof(uint16_t);
        hspi->RxXferCount--;
      }
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout)) 
 80045dc:	f7fe faee 	bl	8002bbc <HAL_GetTick>
 80045e0:	1bc0      	subs	r0, r0, r7
 80045e2:	42b0      	cmp	r0, r6
 80045e4:	d9c6      	bls.n	8004574 <HAL_SPI_TransmitReceive+0xb8>
 80045e6:	e7f2      	b.n	80045ce <HAL_SPI_TransmitReceive+0x112>
  }
  
  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
  {  
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
 80045e8:	2800      	cmp	r0, #0
 80045ea:	d1de      	bne.n	80045aa <HAL_SPI_TransmitReceive+0xee>
      }
    }
  }
  
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 80045ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80045ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045f2:	f040 808a 	bne.w	800470a <HAL_SPI_TransmitReceive+0x24e>
 80045f6:	e05d      	b.n	80046b4 <HAL_SPI_TransmitReceive+0x1f8>
  else
  { 
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
    {
      /* check if TXE flag is set to send data */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 80045f8:	6822      	ldr	r2, [r4, #0]
 80045fa:	6891      	ldr	r1, [r2, #8]
 80045fc:	0788      	lsls	r0, r1, #30
 80045fe:	d409      	bmi.n	8004614 <HAL_SPI_TransmitReceive+0x158>
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
      }
            
      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 8004600:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8004604:	2b00      	cmp	r3, #0
 8004606:	d126      	bne.n	8004656 <HAL_SPI_TransmitReceive+0x19a>
        {
          (*hspi->pRxBuffPtr++) =  *(__IO uint8_t *)&hspi->Instance->DR;
          hspi->RxXferCount--;
        }
      }
      if(Timeout != HAL_MAX_DELAY)
 8004608:	1c73      	adds	r3, r6, #1
 800460a:	d146      	bne.n	800469a <HAL_SPI_TransmitReceive+0x1de>
    }  
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  { 
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
 800460c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800460e:	2b00      	cmp	r3, #0
 8004610:	d1f2      	bne.n	80045f8 <HAL_SPI_TransmitReceive+0x13c>
 8004612:	e04a      	b.n	80046aa <HAL_SPI_TransmitReceive+0x1ee>
 8004614:	6ba1      	ldr	r1, [r4, #56]	; 0x38
    {
      /* check if TXE flag is set to send data */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        if(hspi->TxXferCount > 2)
 8004616:	2b02      	cmp	r3, #2
          hspi->pTxBuffPtr += sizeof(uint16_t);
          hspi->TxXferCount -= 2;
        } 
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 8004618:	bf9f      	itttt	ls
 800461a:	1c4b      	addls	r3, r1, #1
 800461c:	63a3      	strls	r3, [r4, #56]	; 0x38
 800461e:	780b      	ldrbls	r3, [r1, #0]
 8004620:	7313      	strbls	r3, [r2, #12]
          hspi->TxXferCount--;
 8004622:	bf91      	iteee	ls
 8004624:	8fe3      	ldrhls	r3, [r4, #62]	; 0x3e
      /* check if TXE flag is set to send data */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        if(hspi->TxXferCount > 2)
        {
          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 8004626:	8809      	ldrhhi	r1, [r1, #0]
 8004628:	60d1      	strhi	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
          hspi->TxXferCount -= 2;
 800462a:	3b02      	subhi	r3, #2
        } 
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
          hspi->TxXferCount--;
 800462c:	bf94      	ite	ls
 800462e:	f103 33ff 	addls.w	r3, r3, #4294967295	; 0xffffffff
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        if(hspi->TxXferCount > 2)
        {
          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004632:	6ba2      	ldrhi	r2, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2;
        } 
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
          hspi->TxXferCount--;
 8004634:	87e3      	strh	r3, [r4, #62]	; 0x3e
        }
        
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED))
 8004636:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        if(hspi->TxXferCount > 2)
        {
          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004638:	bf84      	itt	hi
 800463a:	3202      	addhi	r2, #2
 800463c:	63a2      	strhi	r2, [r4, #56]	; 0x38
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
          hspi->TxXferCount--;
        }
        
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED))
 800463e:	2b00      	cmp	r3, #0
 8004640:	d1de      	bne.n	8004600 <HAL_SPI_TransmitReceive+0x144>
 8004642:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004644:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8004648:	bf01      	itttt	eq
 800464a:	6822      	ldreq	r2, [r4, #0]
 800464c:	6813      	ldreq	r3, [r2, #0]
 800464e:	f443 5380 	orreq.w	r3, r3, #4096	; 0x1000
 8004652:	6013      	streq	r3, [r2, #0]
 8004654:	e7d4      	b.n	8004600 <HAL_SPI_TransmitReceive+0x144>
        }
      }
            
      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 8004656:	6822      	ldr	r2, [r4, #0]
 8004658:	6891      	ldr	r1, [r2, #8]
 800465a:	07c9      	lsls	r1, r1, #31
 800465c:	d5d4      	bpl.n	8004608 <HAL_SPI_TransmitReceive+0x14c>
      {
        if(hspi->RxXferCount > 1)
 800465e:	2b01      	cmp	r3, #1
 8004660:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004662:	d910      	bls.n	8004686 <HAL_SPI_TransmitReceive+0x1ca>
        {
          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004664:	68d1      	ldr	r1, [r2, #12]
 8004666:	f823 1b02 	strh.w	r1, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800466a:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2;
 800466c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8004670:	3b02      	subs	r3, #2
 8004672:	b29b      	uxth	r3, r3
          if(hspi->RxXferCount <= 1)
 8004674:	2b01      	cmp	r3, #1
      {
        if(hspi->RxXferCount > 1)
        {
          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
          hspi->pRxBuffPtr += sizeof(uint16_t);
          hspi->RxXferCount -= 2;
 8004676:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
          if(hspi->RxXferCount <= 1)
 800467a:	d8c5      	bhi.n	8004608 <HAL_SPI_TransmitReceive+0x14c>
          {
            /* set fiforxthresold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800467c:	6853      	ldr	r3, [r2, #4]
 800467e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004682:	6053      	str	r3, [r2, #4]
 8004684:	e7c0      	b.n	8004608 <HAL_SPI_TransmitReceive+0x14c>
          }
        }
        else
        {
          (*hspi->pRxBuffPtr++) =  *(__IO uint8_t *)&hspi->Instance->DR;
 8004686:	1c59      	adds	r1, r3, #1
 8004688:	6421      	str	r1, [r4, #64]	; 0x40
 800468a:	7b12      	ldrb	r2, [r2, #12]
 800468c:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 800468e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8004692:	3b01      	subs	r3, #1
 8004694:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 8004698:	e7b6      	b.n	8004608 <HAL_SPI_TransmitReceive+0x14c>
        }
      }
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800469a:	2e00      	cmp	r6, #0
 800469c:	d097      	beq.n	80045ce <HAL_SPI_TransmitReceive+0x112>
 800469e:	f7fe fa8d 	bl	8002bbc <HAL_GetTick>
 80046a2:	1bc0      	subs	r0, r0, r7
 80046a4:	42b0      	cmp	r0, r6
 80046a6:	d9b1      	bls.n	800460c <HAL_SPI_TransmitReceive+0x150>
 80046a8:	e791      	b.n	80045ce <HAL_SPI_TransmitReceive+0x112>
    }  
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  { 
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
 80046aa:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d1a6      	bne.n	8004600 <HAL_SPI_TransmitReceive+0x144>
 80046b2:	e79b      	b.n	80045ec <HAL_SPI_TransmitReceive+0x130>
  
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SPI_FLAG_TXE, Timeout) != HAL_OK)
 80046b4:	2102      	movs	r1, #2
 80046b6:	4620      	mov	r0, r4
 80046b8:	460a      	mov	r2, r1
 80046ba:	4633      	mov	r3, r6
 80046bc:	f7ff fddd 	bl	800427a <SPI_WaitFlagStateUntilTimeout>
 80046c0:	b128      	cbz	r0, 80046ce <HAL_SPI_TransmitReceive+0x212>
    {  
      /* Erreur on the CRC reception */
      hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 80046c2:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
 80046c6:	f043 0302 	orr.w	r3, r3, #2
 80046ca:	f884 305e 	strb.w	r3, [r4, #94]	; 0x5e
    }
    
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80046ce:	68e3      	ldr	r3, [r4, #12]
 80046d0:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80046d4:	6823      	ldr	r3, [r4, #0]
 80046d6:	d102      	bne.n	80046de <HAL_SPI_TransmitReceive+0x222>
    {
      tmpreg = hspi->Instance->DR;
 80046d8:	68db      	ldr	r3, [r3, #12]
 80046da:	b29b      	uxth	r3, r3
 80046dc:	e013      	b.n	8004706 <HAL_SPI_TransmitReceive+0x24a>
    }
    else
    {
      tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
      if(hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 80046de:	6b21      	ldr	r1, [r4, #48]	; 0x30
    {
      tmpreg = hspi->Instance->DR;
    }
    else
    {
      tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 80046e0:	7b1b      	ldrb	r3, [r3, #12]
 80046e2:	f8ad 3006 	strh.w	r3, [sp, #6]
      if(hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 80046e6:	2902      	cmp	r1, #2
 80046e8:	d10f      	bne.n	800470a <HAL_SPI_TransmitReceive+0x24e>
      {
        if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SPI_FLAG_TXE, Timeout) != HAL_OK) 
 80046ea:	4620      	mov	r0, r4
 80046ec:	460a      	mov	r2, r1
 80046ee:	4633      	mov	r3, r6
 80046f0:	f7ff fdc3 	bl	800427a <SPI_WaitFlagStateUntilTimeout>
 80046f4:	b128      	cbz	r0, 8004702 <HAL_SPI_TransmitReceive+0x246>
        {  
          /* Erreur on the CRC reception */
          hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 80046f6:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
 80046fa:	f043 0302 	orr.w	r3, r3, #2
 80046fe:	f884 305e 	strb.w	r3, [r4, #94]	; 0x5e
        }    
        tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 8004702:	6823      	ldr	r3, [r4, #0]
 8004704:	7b1b      	ldrb	r3, [r3, #12]
 8004706:	f8ad 3006 	strh.w	r3, [sp, #6]
      }
    }
  }

  /* Check the end of the transaction */
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
 800470a:	4620      	mov	r0, r4
 800470c:	4631      	mov	r1, r6
 800470e:	f7ff fe48 	bl	80043a2 <SPI_EndRxTxTransaction>
 8004712:	b9e0      	cbnz	r0, 800474e <HAL_SPI_TransmitReceive+0x292>
  }

  hspi->State = HAL_SPI_STATE_READY;
  
  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8004714:	6825      	ldr	r5, [r4, #0]
 8004716:	68aa      	ldr	r2, [r5, #8]
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
  {
    return HAL_TIMEOUT;
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004718:	2301      	movs	r3, #1
  
  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 800471a:	f012 0110 	ands.w	r1, r2, #16
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
  {
    return HAL_TIMEOUT;
  }

  hspi->State = HAL_SPI_STATE_READY;
 800471e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
 8004722:	f894 205e 	ldrb.w	r2, [r4, #94]	; 0x5e
  
  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8004726:	d00a      	beq.n	800473e <HAL_SPI_TransmitReceive+0x282>
  {
    hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 8004728:	f042 0202 	orr.w	r2, r2, #2
 800472c:	f884 205e 	strb.w	r2, [r4, #94]	; 0x5e
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8004730:	f06f 0210 	mvn.w	r2, #16
 8004734:	60aa      	str	r2, [r5, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004736:	f884 005c 	strb.w	r0, [r4, #92]	; 0x5c
    
    return HAL_ERROR;
 800473a:	4618      	mov	r0, r3
 800473c:	e008      	b.n	8004750 <HAL_SPI_TransmitReceive+0x294>
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
  {
    return HAL_BUSY;
 800473e:	1c10      	adds	r0, r2, #0
    
    return HAL_ERROR;
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004740:	f884 105c 	strb.w	r1, [r4, #92]	; 0x5c
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
  {
    return HAL_BUSY;
 8004744:	bf18      	it	ne
 8004746:	2001      	movne	r0, #1
 8004748:	e002      	b.n	8004750 <HAL_SPI_TransmitReceive+0x294>
  }
  
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
  {
    return HAL_ERROR;
 800474a:	4628      	mov	r0, r5
 800474c:	e000      	b.n	8004750 <HAL_SPI_TransmitReceive+0x294>
  }

  /* Check the end of the transaction */
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
  {
    return HAL_TIMEOUT;
 800474e:	2003      	movs	r0, #3
  }
  else
  {
    return HAL_OK;
  }
}
 8004750:	b003      	add	sp, #12
 8004752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004756 <HAL_SPI_GetState>:
  * @retval HAL state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
  return hspi->State;
}
 8004756:	f890 005d 	ldrb.w	r0, [r0, #93]	; 0x5d
 800475a:	4770      	bx	lr

0800475c <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800475c:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800475e:	b180      	cbz	r0, 8004782 <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8004760:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004764:	b113      	cbz	r3, 800476c <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8004766:	2300      	movs	r3, #0
 8004768:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800476c:	b109      	cbz	r1, 8004772 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800476e:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8004772:	2301      	movs	r3, #1
 8004774:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  pdev->id = id;
 8004778:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800477a:	f000 fc85 	bl	8005088 <USBD_LL_Init>
  
  return USBD_OK; 
 800477e:	2000      	movs	r0, #0
 8004780:	bd08      	pop	{r3, pc}
{
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 8004782:	2002      	movs	r0, #2
  pdev->id = id;
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
  
  return USBD_OK; 
}
 8004784:	bd08      	pop	{r3, pc}

08004786 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 8004786:	b119      	cbz	r1, 8004790 <USBD_RegisterClass+0xa>
  {
    /* link the class tgo the USB Device handle */
    pdev->pClass = pclass;
 8004788:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 800478c:	2000      	movs	r0, #0
 800478e:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 8004790:	2002      	movs	r0, #2
  }
  
  return status;
}
 8004792:	4770      	bx	lr

08004794 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8004794:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8004796:	f000 fcb5 	bl	8005104 <USBD_LL_Start>
  
  return USBD_OK;  
}
 800479a:	2000      	movs	r0, #0
 800479c:	bd08      	pop	{r3, pc}

0800479e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800479e:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 80047a0:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80047a4:	b90b      	cbnz	r3, 80047aa <USBD_SetClassConfig+0xc>
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef   ret = USBD_FAIL;
 80047a6:	2002      	movs	r0, #2
 80047a8:	bd08      	pop	{r3, pc}
  
  if(pdev->pClass != NULL)
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4798      	blx	r3
 80047ae:	2800      	cmp	r0, #0
 80047b0:	d1f9      	bne.n	80047a6 <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 80047b2:	bd08      	pop	{r3, pc}

080047b4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80047b4:	b508      	push	{r3, lr}
  /* Clear configuration  and Deinitialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 80047b6:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	4798      	blx	r3
  return USBD_OK;
}
 80047be:	2000      	movs	r0, #0
 80047c0:	bd08      	pop	{r3, pc}

080047c2 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80047c2:	b538      	push	{r3, r4, r5, lr}
 80047c4:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80047c6:	f500 7502 	add.w	r5, r0, #520	; 0x208
 80047ca:	4628      	mov	r0, r5
 80047cc:	f000 f8c8 	bl	8004960 <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 80047d0:	2301      	movs	r3, #1
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 80047d2:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{

  USBD_ParseSetupRequest(&pdev->request, psetup);
  
  pdev->ep0_state = USBD_EP0_SETUP;
 80047d6:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 80047da:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 80047de:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 80047e2:	f001 031f 	and.w	r3, r1, #31
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d00c      	beq.n	8004804 <USBD_LL_SetupStage+0x42>
 80047ea:	d306      	bcc.n	80047fa <USBD_LL_SetupStage+0x38>
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	d10e      	bne.n	800480e <USBD_LL_SetupStage+0x4c>
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
    break;
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 80047f0:	4620      	mov	r0, r4
 80047f2:	4629      	mov	r1, r5
 80047f4:	f000 f9f8 	bl	8004be8 <USBD_StdEPReq>
    break;
 80047f8:	e00e      	b.n	8004818 <USBD_LL_SetupStage+0x56>
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 80047fa:	4620      	mov	r0, r4
 80047fc:	4629      	mov	r1, r5
 80047fe:	f000 f8cf 	bl	80049a0 <USBD_StdDevReq>
    break;
 8004802:	e009      	b.n	8004818 <USBD_LL_SetupStage+0x56>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 8004804:	4620      	mov	r0, r4
 8004806:	4629      	mov	r1, r5
 8004808:	f000 f9d6 	bl	8004bb8 <USBD_StdItfReq>
    break;
 800480c:	e004      	b.n	8004818 <USBD_LL_SetupStage+0x56>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 800480e:	4620      	mov	r0, r4
 8004810:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8004814:	f000 fc8e 	bl	8005134 <USBD_LL_StallEP>
    break;
  }  
  return USBD_OK;  
}
 8004818:	2000      	movs	r0, #0
 800481a:	bd38      	pop	{r3, r4, r5, pc}

0800481c <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 800481c:	b510      	push	{r4, lr}
 800481e:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8004820:	bb09      	cbnz	r1, 8004866 <USBD_LL_DataOutStage+0x4a>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8004822:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 8004826:	2b03      	cmp	r3, #3
 8004828:	d126      	bne.n	8004878 <USBD_LL_DataOutStage+0x5c>
    {
      if(pep->rem_length > pep->maxpacket)
 800482a:	f8d0 110c 	ldr.w	r1, [r0, #268]	; 0x10c
 800482e:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 8004832:	4299      	cmp	r1, r3
 8004834:	d90a      	bls.n	800484c <USBD_LL_DataOutStage+0x30>
      {
        pep->rem_length -=  pep->maxpacket;
 8004836:	1ac9      	subs	r1, r1, r3
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8004838:	428b      	cmp	r3, r1
 800483a:	bf28      	it	cs
 800483c:	460b      	movcs	r3, r1
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
    {
      if(pep->rem_length > pep->maxpacket)
      {
        pep->rem_length -=  pep->maxpacket;
 800483e:	f8c0 110c 	str.w	r1, [r0, #268]	; 0x10c
       
        USBD_CtlContinueRx (pdev, 
 8004842:	4611      	mov	r1, r2
 8004844:	b29a      	uxth	r2, r3
 8004846:	f000 fa6c 	bl	8004d22 <USBD_CtlContinueRx>
 800484a:	e015      	b.n	8004878 <USBD_LL_DataOutStage+0x5c>
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800484c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	b123      	cbz	r3, 800485e <USBD_LL_DataOutStage+0x42>
 8004854:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004858:	2a03      	cmp	r2, #3
 800485a:	d100      	bne.n	800485e <USBD_LL_DataOutStage+0x42>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
        {
          pdev->pClass->EP0_RxReady(pdev); 
 800485c:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800485e:	4620      	mov	r0, r4
 8004860:	f000 fa68 	bl	8004d34 <USBD_CtlSendStatus>
 8004864:	e008      	b.n	8004878 <USBD_LL_DataOutStage+0x5c>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 8004866:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800486a:	699b      	ldr	r3, [r3, #24]
 800486c:	b123      	cbz	r3, 8004878 <USBD_LL_DataOutStage+0x5c>
 800486e:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004872:	2a03      	cmp	r2, #3
 8004874:	d100      	bne.n	8004878 <USBD_LL_DataOutStage+0x5c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
 8004876:	4798      	blx	r3
  }  
  return USBD_OK;
}
 8004878:	2000      	movs	r0, #0
 800487a:	bd10      	pop	{r4, pc}

0800487c <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 800487c:	b538      	push	{r3, r4, r5, lr}
 800487e:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8004880:	bba9      	cbnz	r1, 80048ee <USBD_LL_DataInStage+0x72>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8004882:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 8004886:	2b02      	cmp	r3, #2
 8004888:	d129      	bne.n	80048de <USBD_LL_DataInStage+0x62>
    {
      if(pep->rem_length > pep->maxpacket)
 800488a:	69c5      	ldr	r5, [r0, #28]
 800488c:	6a03      	ldr	r3, [r0, #32]
 800488e:	429d      	cmp	r5, r3
 8004890:	d906      	bls.n	80048a0 <USBD_LL_DataInStage+0x24>
      {
        pep->rem_length -=  pep->maxpacket;
 8004892:	1aeb      	subs	r3, r5, r3
        
        USBD_CtlContinueSendData (pdev, 
 8004894:	4611      	mov	r1, r2
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
    {
      if(pep->rem_length > pep->maxpacket)
      {
        pep->rem_length -=  pep->maxpacket;
 8004896:	61c3      	str	r3, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 8004898:	b29a      	uxth	r2, r3
 800489a:	f000 fa29 	bl	8004cf0 <USBD_CtlContinueSendData>
 800489e:	e01e      	b.n	80048de <USBD_LL_DataInStage+0x62>
                                  pdata, 
                                  pep->rem_length);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 80048a0:	6982      	ldr	r2, [r0, #24]
 80048a2:	fbb2 f5f3 	udiv	r5, r2, r3
 80048a6:	fb03 2515 	mls	r5, r3, r5, r2
 80048aa:	b95d      	cbnz	r5, 80048c4 <USBD_LL_DataInStage+0x48>
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d309      	bcc.n	80048c4 <USBD_LL_DataInStage+0x48>
           (pep->total_length >= pep->maxpacket) &&
 80048b0:	f8d0 31f8 	ldr.w	r3, [r0, #504]	; 0x1f8
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d205      	bcs.n	80048c4 <USBD_LL_DataInStage+0x48>
             (pep->total_length < pdev->ep0_data_len ))
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 80048b8:	462a      	mov	r2, r5
 80048ba:	f000 fa19 	bl	8004cf0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 80048be:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
 80048c2:	e00c      	b.n	80048de <USBD_LL_DataInStage+0x62>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 80048c4:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 80048c8:	68db      	ldr	r3, [r3, #12]
 80048ca:	b12b      	cbz	r3, 80048d8 <USBD_LL_DataInStage+0x5c>
 80048cc:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 80048d0:	2a03      	cmp	r2, #3
 80048d2:	d101      	bne.n	80048d8 <USBD_LL_DataInStage+0x5c>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
          {
            pdev->pClass->EP0_TxSent(pdev); 
 80048d4:	4620      	mov	r0, r4
 80048d6:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 80048d8:	4620      	mov	r0, r4
 80048da:	f000 fa36 	bl	8004d4a <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 80048de:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d10c      	bne.n	8004900 <USBD_LL_DataInStage+0x84>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 80048e6:	2300      	movs	r3, #0
 80048e8:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
 80048ec:	e008      	b.n	8004900 <USBD_LL_DataInStage+0x84>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 80048ee:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80048f2:	695b      	ldr	r3, [r3, #20]
 80048f4:	b123      	cbz	r3, 8004900 <USBD_LL_DataInStage+0x84>
 80048f6:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80048fa:	2a03      	cmp	r2, #3
 80048fc:	d100      	bne.n	8004900 <USBD_LL_DataInStage+0x84>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
 80048fe:	4798      	blx	r3
  }  
  return USBD_OK;
}
 8004900:	2000      	movs	r0, #0
 8004902:	bd38      	pop	{r3, r4, r5, pc}

08004904 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8004904:	b538      	push	{r3, r4, r5, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8004906:	2100      	movs	r1, #0
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8004908:	4604      	mov	r4, r0
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 800490a:	460a      	mov	r2, r1
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800490c:	2540      	movs	r5, #64	; 0x40
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 800490e:	2340      	movs	r3, #64	; 0x40
 8004910:	f000 fbff 	bl	8005112 <USBD_LL_OpenEP>
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8004914:	462b      	mov	r3, r5
  USBD_LL_OpenEP(pdev,
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8004916:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 800491a:	4620      	mov	r0, r4
 800491c:	2180      	movs	r1, #128	; 0x80
 800491e:	2200      	movs	r2, #0
 8004920:	f000 fbf7 	bl	8005112 <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call usr call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004924:	2301      	movs	r3, #1
 8004926:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 800492a:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  USBD_LL_OpenEP(pdev,
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800492e:	6225      	str	r5, [r4, #32]
  /* Upon Reset call usr call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  
  if (pdev->pClassData) 
 8004930:	b12b      	cbz	r3, 800493e <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8004932:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8004936:	7921      	ldrb	r1, [r4, #4]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	4620      	mov	r0, r4
 800493c:	4798      	blx	r3
 
  
  return USBD_OK;
}
 800493e:	2000      	movs	r0, #0
 8004940:	bd38      	pop	{r3, r4, r5, pc}

08004942 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8004942:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8004944:	2000      	movs	r0, #0
 8004946:	4770      	bx	lr

08004948 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8004948:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 800494a:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 800494e:	2a03      	cmp	r2, #3
 8004950:	d104      	bne.n	800495c <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 8004952:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004956:	69db      	ldr	r3, [r3, #28]
 8004958:	b103      	cbz	r3, 800495c <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 800495a:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 800495c:	2000      	movs	r0, #0
 800495e:	bd08      	pop	{r3, pc}

08004960 <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
  req->bmRequest     = *(uint8_t *)  (pdata);
 8004960:	780b      	ldrb	r3, [r1, #0]
 8004962:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8004964:	784b      	ldrb	r3, [r1, #1]
 8004966:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8004968:	78ca      	ldrb	r2, [r1, #3]
 800496a:	788b      	ldrb	r3, [r1, #2]
 800496c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004970:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8004972:	794a      	ldrb	r2, [r1, #5]
 8004974:	790b      	ldrb	r3, [r1, #4]
 8004976:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800497a:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 800497c:	79ca      	ldrb	r2, [r1, #7]
 800497e:	798b      	ldrb	r3, [r1, #6]
 8004980:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004984:	80c3      	strh	r3, [r0, #6]
 8004986:	4770      	bx	lr

08004988 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8004988:	b510      	push	{r4, lr}
  USBD_LL_StallEP(pdev , 0x80);
 800498a:	2180      	movs	r1, #128	; 0x80
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800498c:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 800498e:	f000 fbd1 	bl	8005134 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8004992:	4620      	mov	r0, r4
 8004994:	2100      	movs	r1, #0
}
 8004996:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
  USBD_LL_StallEP(pdev , 0);
 800499a:	f000 bbcb 	b.w	8005134 <USBD_LL_StallEP>
	...

080049a0 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80049a0:	b573      	push	{r0, r1, r4, r5, r6, lr}
  USBD_StatusTypeDef ret = USBD_OK;  
  
  switch (req->bRequest) 
 80049a2:	784b      	ldrb	r3, [r1, #1]
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80049a4:	4604      	mov	r4, r0
 80049a6:	460d      	mov	r5, r1
  USBD_StatusTypeDef ret = USBD_OK;  
  
  switch (req->bRequest) 
 80049a8:	2b09      	cmp	r3, #9
 80049aa:	f200 80fc 	bhi.w	8004ba6 <USBD_StdDevReq+0x206>
 80049ae:	e8df f013 	tbh	[pc, r3, lsl #1]
 80049b2:	00ce      	.short	0x00ce
 80049b4:	00fa00e5 	.word	0x00fa00e5
 80049b8:	00fa00e1 	.word	0x00fa00e1
 80049bc:	000a0077 	.word	0x000a0077
 80049c0:	00bd00fa 	.word	0x00bd00fa
 80049c4:	0093      	.short	0x0093
{
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 80049c6:	884b      	ldrh	r3, [r1, #2]
 80049c8:	0a1a      	lsrs	r2, r3, #8
 80049ca:	3a01      	subs	r2, #1
 80049cc:	2a06      	cmp	r2, #6
 80049ce:	f200 80ea 	bhi.w	8004ba6 <USBD_StdDevReq+0x206>
 80049d2:	e8df f012 	tbh	[pc, r2, lsl #1]
 80049d6:	0007      	.short	0x0007
 80049d8:	0018000b 	.word	0x0018000b
 80049dc:	00e800e8 	.word	0x00e800e8
 80049e0:	0049003d 	.word	0x0049003d
  {
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80049e4:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	e02c      	b.n	8004a46 <USBD_StdDevReq+0xa6>
    break;
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 80049ec:	7c02      	ldrb	r2, [r0, #16]
 80049ee:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80049f2:	b90a      	cbnz	r2, 80049f8 <USBD_StdDevReq+0x58>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 80049f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049f6:	e000      	b.n	80049fa <USBD_StdDevReq+0x5a>
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 80049f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049fa:	f10d 0006 	add.w	r0, sp, #6
 80049fe:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8004a00:	2302      	movs	r3, #2
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8004a02:	4601      	mov	r1, r0
 8004a04:	e03c      	b.n	8004a80 <USBD_StdDevReq+0xe0>
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	2b05      	cmp	r3, #5
 8004a0a:	f200 80cc 	bhi.w	8004ba6 <USBD_StdDevReq+0x206>
 8004a0e:	e8df f003 	tbb	[pc, r3]
 8004a12:	0703      	.short	0x0703
 8004a14:	17130f0b 	.word	0x17130f0b
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8004a18:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	e012      	b.n	8004a46 <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8004a20:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	e00e      	b.n	8004a46 <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8004a28:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	e00a      	b.n	8004a46 <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8004a30:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004a34:	691b      	ldr	r3, [r3, #16]
 8004a36:	e006      	b.n	8004a46 <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8004a38:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004a3c:	695b      	ldr	r3, [r3, #20]
 8004a3e:	e002      	b.n	8004a46 <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8004a40:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004a44:	699b      	ldr	r3, [r3, #24]
 8004a46:	7c20      	ldrb	r0, [r4, #16]
 8004a48:	f10d 0106 	add.w	r1, sp, #6
 8004a4c:	4798      	blx	r3
 8004a4e:	e009      	b.n	8004a64 <USBD_StdDevReq+0xc4>
#endif   
    }
    break;
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8004a50:	7c03      	ldrb	r3, [r0, #16]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	f040 80a7 	bne.w	8004ba6 <USBD_StdDevReq+0x206>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8004a58:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004a5c:	f10d 0006 	add.w	r0, sp, #6
 8004a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a62:	4798      	blx	r3
 8004a64:	4601      	mov	r1, r0
 8004a66:	e00c      	b.n	8004a82 <USBD_StdDevReq+0xe2>
      USBD_CtlError(pdev , req);
      return;
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8004a68:	7c03      	ldrb	r3, [r0, #16]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	f040 809b 	bne.w	8004ba6 <USBD_StdDevReq+0x206>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8004a70:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004a74:	f10d 0006 	add.w	r0, sp, #6
 8004a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a7a:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8004a7c:	2307      	movs	r3, #7
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8004a7e:	4601      	mov	r1, r0
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8004a80:	704b      	strb	r3, [r1, #1]
  default: 
     USBD_CtlError(pdev , req);
    return;
  }
  
  if((len != 0)&& (req->wLength != 0))
 8004a82:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	f000 8091 	beq.w	8004bae <USBD_StdDevReq+0x20e>
 8004a8c:	88ea      	ldrh	r2, [r5, #6]
 8004a8e:	2a00      	cmp	r2, #0
 8004a90:	f000 808d 	beq.w	8004bae <USBD_StdDevReq+0x20e>
  {
    
    len = MIN(len , req->wLength);
 8004a94:	429a      	cmp	r2, r3
 8004a96:	bf28      	it	cs
 8004a98:	461a      	movcs	r2, r3
 8004a9a:	f8ad 2006 	strh.w	r2, [sp, #6]
 8004a9e:	e054      	b.n	8004b4a <USBD_StdDevReq+0x1aa>
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8004aa0:	888b      	ldrh	r3, [r1, #4]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d17f      	bne.n	8004ba6 <USBD_StdDevReq+0x206>
 8004aa6:	88cb      	ldrh	r3, [r1, #6]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d17c      	bne.n	8004ba6 <USBD_StdDevReq+0x206>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8004aac:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8004ab0:	788e      	ldrb	r6, [r1, #2]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8004ab2:	2b03      	cmp	r3, #3
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8004ab4:	f006 067f 	and.w	r6, r6, #127	; 0x7f
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8004ab8:	d075      	beq.n	8004ba6 <USBD_StdDevReq+0x206>
    {
      USBD_CtlError(pdev , req);
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 8004aba:	f880 61fe 	strb.w	r6, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8004abe:	4631      	mov	r1, r6
 8004ac0:	f000 fb59 	bl	8005176 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8004ac4:	4620      	mov	r0, r4
 8004ac6:	f000 f935 	bl	8004d34 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8004aca:	b10e      	cbz	r6, 8004ad0 <USBD_StdDevReq+0x130>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8004acc:	2302      	movs	r3, #2
 8004ace:	e000      	b.n	8004ad2 <USBD_StdDevReq+0x132>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
 8004ad6:	e06a      	b.n	8004bae <USBD_StdDevReq+0x20e>
                           USBD_SetupReqTypedef *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8004ad8:	7889      	ldrb	r1, [r1, #2]
 8004ada:	4e36      	ldr	r6, [pc, #216]	; (8004bb4 <USBD_StdDevReq+0x214>)
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8004adc:	2901      	cmp	r1, #1
                           USBD_SetupReqTypedef *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8004ade:	7031      	strb	r1, [r6, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8004ae0:	d861      	bhi.n	8004ba6 <USBD_StdDevReq+0x206>
  {            
     USBD_CtlError(pdev , req);                              
  } 
  else 
  {
    switch (pdev->dev_state) 
 8004ae2:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d002      	beq.n	8004af0 <USBD_StdDevReq+0x150>
 8004aea:	2b03      	cmp	r3, #3
 8004aec:	d008      	beq.n	8004b00 <USBD_StdDevReq+0x160>
 8004aee:	e05a      	b.n	8004ba6 <USBD_StdDevReq+0x206>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 8004af0:	2900      	cmp	r1, #0
 8004af2:	d054      	beq.n	8004b9e <USBD_StdDevReq+0x1fe>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8004af4:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8004af6:	2303      	movs	r3, #3
    switch (pdev->dev_state) 
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8004af8:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8004afa:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
 8004afe:	e00f      	b.n	8004b20 <USBD_StdDevReq+0x180>
         USBD_CtlSendStatus(pdev);
      }
      break;
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 8004b00:	b931      	cbnz	r1, 8004b10 <USBD_StdDevReq+0x170>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8004b02:	2302      	movs	r3, #2
 8004b04:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8004b08:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8004b0a:	f7ff fe53 	bl	80047b4 <USBD_ClrClassConfig>
 8004b0e:	e046      	b.n	8004b9e <USBD_StdDevReq+0x1fe>
        USBD_CtlSendStatus(pdev);
        
      } 
      else  if (cfgidx != pdev->dev_config) 
 8004b10:	6841      	ldr	r1, [r0, #4]
 8004b12:	2901      	cmp	r1, #1
 8004b14:	d043      	beq.n	8004b9e <USBD_StdDevReq+0x1fe>
      {
        /* Clear old configuration */
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8004b16:	b2c9      	uxtb	r1, r1
 8004b18:	f7ff fe4c 	bl	80047b4 <USBD_ClrClassConfig>
        
        /* set new configuration */
        pdev->dev_config = cfgidx;
 8004b1c:	7831      	ldrb	r1, [r6, #0]
 8004b1e:	6061      	str	r1, [r4, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8004b20:	4620      	mov	r0, r4
 8004b22:	f7ff fe3c 	bl	800479e <USBD_SetClassConfig>
 8004b26:	2802      	cmp	r0, #2
 8004b28:	d139      	bne.n	8004b9e <USBD_StdDevReq+0x1fe>
 8004b2a:	e03c      	b.n	8004ba6 <USBD_StdDevReq+0x206>
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{

  if (req->wLength != 1) 
 8004b2c:	88ca      	ldrh	r2, [r1, #6]
 8004b2e:	2a01      	cmp	r2, #1
 8004b30:	d139      	bne.n	8004ba6 <USBD_StdDevReq+0x206>
  {                   
     USBD_CtlError(pdev , req);
  }
  else 
  {
    switch (pdev->dev_state )  
 8004b32:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004b36:	2b02      	cmp	r3, #2
 8004b38:	d003      	beq.n	8004b42 <USBD_StdDevReq+0x1a2>
 8004b3a:	2b03      	cmp	r3, #3
 8004b3c:	d133      	bne.n	8004ba6 <USBD_StdDevReq+0x206>
                        1);
      break;
      
    case USBD_STATE_CONFIGURED:   
      
      USBD_CtlSendData (pdev, 
 8004b3e:	1d01      	adds	r1, r0, #4
 8004b40:	e015      	b.n	8004b6e <USBD_StdDevReq+0x1ce>
  else 
  {
    switch (pdev->dev_state )  
    {
    case USBD_STATE_ADDRESSED:                     
      pdev->dev_default_config = 0;
 8004b42:	4601      	mov	r1, r0
 8004b44:	2300      	movs	r3, #0
 8004b46:	f841 3f08 	str.w	r3, [r1, #8]!
      USBD_CtlSendData (pdev, 
 8004b4a:	4620      	mov	r0, r4
 8004b4c:	e00f      	b.n	8004b6e <USBD_StdDevReq+0x1ce>
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
  
    
  switch (pdev->dev_state) 
 8004b4e:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004b52:	3b02      	subs	r3, #2
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d826      	bhi.n	8004ba6 <USBD_StdDevReq+0x206>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8004b58:	2301      	movs	r3, #1
 8004b5a:	60c3      	str	r3, [r0, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 8004b5c:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8004b60:	b10b      	cbz	r3, 8004b66 <USBD_StdDevReq+0x1c6>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8004b62:	2303      	movs	r3, #3
 8004b64:	60c3      	str	r3, [r0, #12]
    }
    
    USBD_CtlSendData (pdev, 
 8004b66:	4620      	mov	r0, r4
 8004b68:	f104 010c 	add.w	r1, r4, #12
 8004b6c:	2202      	movs	r2, #2
 8004b6e:	f000 f8b1 	bl	8004cd4 <USBD_CtlSendData>
 8004b72:	e01c      	b.n	8004bae <USBD_StdDevReq+0x20e>
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8004b74:	884b      	ldrh	r3, [r1, #2]
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d119      	bne.n	8004bae <USBD_StdDevReq+0x20e>
 8004b7a:	e008      	b.n	8004b8e <USBD_StdDevReq+0x1ee>
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
  switch (pdev->dev_state)
 8004b7c:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004b80:	3b02      	subs	r3, #2
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d80f      	bhi.n	8004ba6 <USBD_StdDevReq+0x206>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8004b86:	884b      	ldrh	r3, [r1, #2]
 8004b88:	2b01      	cmp	r3, #1
 8004b8a:	d110      	bne.n	8004bae <USBD_StdDevReq+0x20e>
    {
      pdev->dev_remote_wakeup = 0; 
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8004b92:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8004b96:	4620      	mov	r0, r4
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	4629      	mov	r1, r5
 8004b9c:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8004b9e:	4620      	mov	r0, r4
 8004ba0:	f000 f8c8 	bl	8004d34 <USBD_CtlSendStatus>
 8004ba4:	e003      	b.n	8004bae <USBD_StdDevReq+0x20e>
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
    break;
    
  default:  
    USBD_CtlError(pdev , req);
 8004ba6:	4620      	mov	r0, r4
 8004ba8:	4629      	mov	r1, r5
 8004baa:	f7ff feed 	bl	8004988 <USBD_CtlError>
    break;
  }
  
  return ret;
}
 8004bae:	2000      	movs	r0, #0
 8004bb0:	b002      	add	sp, #8
 8004bb2:	bd70      	pop	{r4, r5, r6, pc}
 8004bb4:	20000bf4 	.word	0x20000bf4

08004bb8 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8004bb8:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 8004bba:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004bbe:	2b03      	cmp	r3, #3
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8004bc0:	4604      	mov	r4, r0
 8004bc2:	460d      	mov	r5, r1
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 8004bc4:	d10c      	bne.n	8004be0 <USBD_StdItfReq+0x28>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8004bc6:	790b      	ldrb	r3, [r1, #4]
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d809      	bhi.n	8004be0 <USBD_StdItfReq+0x28>
    {
      pdev->pClass->Setup (pdev, req); 
 8004bcc:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8004bd4:	88eb      	ldrh	r3, [r5, #6]
 8004bd6:	b92b      	cbnz	r3, 8004be4 <USBD_StdItfReq+0x2c>
      {
         USBD_CtlSendStatus(pdev);
 8004bd8:	4620      	mov	r0, r4
 8004bda:	f000 f8ab 	bl	8004d34 <USBD_CtlSendStatus>
 8004bde:	e001      	b.n	8004be4 <USBD_StdItfReq+0x2c>
       USBD_CtlError(pdev , req);
    }
    break;
    
  default:
     USBD_CtlError(pdev , req);
 8004be0:	f7ff fed2 	bl	8004988 <USBD_CtlError>
    break;
  }
  return USBD_OK;
}
 8004be4:	2000      	movs	r0, #0
 8004be6:	bd38      	pop	{r3, r4, r5, pc}

08004be8 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8004be8:	b570      	push	{r4, r5, r6, lr}
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
  
  switch (req->bRequest) 
 8004bea:	784e      	ldrb	r6, [r1, #1]
{
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8004bec:	888a      	ldrh	r2, [r1, #4]
  
  switch (req->bRequest) 
 8004bee:	2e01      	cmp	r6, #1
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8004bf0:	4604      	mov	r4, r0
 8004bf2:	460d      	mov	r5, r1
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8004bf4:	b2d3      	uxtb	r3, r2
  
  switch (req->bRequest) 
 8004bf6:	d010      	beq.n	8004c1a <USBD_StdEPReq+0x32>
 8004bf8:	d326      	bcc.n	8004c48 <USBD_StdEPReq+0x60>
 8004bfa:	2e03      	cmp	r6, #3
 8004bfc:	d14b      	bne.n	8004c96 <USBD_StdEPReq+0xae>
  {
    
  case USB_REQ_SET_FEATURE :
    
    switch (pdev->dev_state) 
 8004bfe:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004c02:	2a02      	cmp	r2, #2
 8004c04:	d027      	beq.n	8004c56 <USBD_StdEPReq+0x6e>
 8004c06:	2a03      	cmp	r2, #3
 8004c08:	d143      	bne.n	8004c92 <USBD_StdEPReq+0xaa>
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8004c0a:	884a      	ldrh	r2, [r1, #2]
 8004c0c:	b992      	cbnz	r2, 8004c34 <USBD_StdEPReq+0x4c>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8004c0e:	065e      	lsls	r6, r3, #25
 8004c10:	d010      	beq.n	8004c34 <USBD_StdEPReq+0x4c>
        { 
          USBD_LL_StallEP(pdev , ep_addr);
 8004c12:	4619      	mov	r1, r3
 8004c14:	f000 fa8e 	bl	8005134 <USBD_LL_StallEP>
 8004c18:	e00c      	b.n	8004c34 <USBD_StdEPReq+0x4c>
    }
    break;
    
  case USB_REQ_CLEAR_FEATURE :
    
    switch (pdev->dev_state) 
 8004c1a:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004c1e:	2a02      	cmp	r2, #2
 8004c20:	d019      	beq.n	8004c56 <USBD_StdEPReq+0x6e>
 8004c22:	2a03      	cmp	r2, #3
 8004c24:	d135      	bne.n	8004c92 <USBD_StdEPReq+0xaa>
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8004c26:	884a      	ldrh	r2, [r1, #2]
 8004c28:	bbaa      	cbnz	r2, 8004c96 <USBD_StdEPReq+0xae>
      {
        if ((ep_addr & 0x7F) != 0x00) 
 8004c2a:	0659      	lsls	r1, r3, #25
 8004c2c:	d008      	beq.n	8004c40 <USBD_StdEPReq+0x58>
        {        
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8004c2e:	4619      	mov	r1, r3
 8004c30:	f000 fa87 	bl	8005142 <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 8004c34:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8004c38:	4620      	mov	r0, r4
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	4629      	mov	r1, r5
 8004c3e:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8004c40:	4620      	mov	r0, r4
 8004c42:	f000 f877 	bl	8004d34 <USBD_CtlSendStatus>
 8004c46:	e026      	b.n	8004c96 <USBD_StdEPReq+0xae>
      break;    
    }
    break;
    
  case USB_REQ_GET_STATUS:                  
    switch (pdev->dev_state) 
 8004c48:	f890 51fc 	ldrb.w	r5, [r0, #508]	; 0x1fc
 8004c4c:	2d02      	cmp	r5, #2
 8004c4e:	d002      	beq.n	8004c56 <USBD_StdEPReq+0x6e>
 8004c50:	2d03      	cmp	r5, #3
 8004c52:	d006      	beq.n	8004c62 <USBD_StdEPReq+0x7a>
 8004c54:	e01d      	b.n	8004c92 <USBD_StdEPReq+0xaa>
    {
    case USBD_STATE_ADDRESSED:          
      if ((ep_addr & 0x7F) != 0x00) 
 8004c56:	065a      	lsls	r2, r3, #25
 8004c58:	d01d      	beq.n	8004c96 <USBD_StdEPReq+0xae>
      {
        USBD_LL_StallEP(pdev , ep_addr);
 8004c5a:	4619      	mov	r1, r3
 8004c5c:	f000 fa6a 	bl	8005134 <USBD_LL_StallEP>
 8004c60:	e019      	b.n	8004c96 <USBD_StdEPReq+0xae>
 8004c62:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      }
      break;	
      
    case USBD_STATE_CONFIGURED:
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8004c66:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004c6a:	eb00 1505 	add.w	r5, r0, r5, lsl #4
                                         &pdev->ep_out[ep_addr & 0x7F];
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8004c6e:	4619      	mov	r1, r3
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8004c70:	bf14      	ite	ne
 8004c72:	3514      	addne	r5, #20
 8004c74:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
                                         &pdev->ep_out[ep_addr & 0x7F];
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8004c78:	f000 fa6a 	bl	8005150 <USBD_LL_IsStallEP>
 8004c7c:	b110      	cbz	r0, 8004c84 <USBD_StdEPReq+0x9c>
      {
        pep->status = 0x0001;     
 8004c7e:	2301      	movs	r3, #1
 8004c80:	602b      	str	r3, [r5, #0]
 8004c82:	e000      	b.n	8004c86 <USBD_StdEPReq+0x9e>
      }
      else
      {
        pep->status = 0x0000;  
 8004c84:	6028      	str	r0, [r5, #0]
      }
      
      USBD_CtlSendData (pdev,
 8004c86:	4620      	mov	r0, r4
 8004c88:	4629      	mov	r1, r5
 8004c8a:	2202      	movs	r2, #2
 8004c8c:	f000 f822 	bl	8004cd4 <USBD_CtlSendData>
                        (uint8_t *)&pep->status,
                        2);
      break;
 8004c90:	e001      	b.n	8004c96 <USBD_StdEPReq+0xae>
      
    default:                         
      USBD_CtlError(pdev , req);
 8004c92:	f7ff fe79 	bl	8004988 <USBD_CtlError>
    
  default:
    break;
  }
  return ret;
}
 8004c96:	2000      	movs	r0, #0
 8004c98:	bd70      	pop	{r4, r5, r6, pc}

08004c9a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8004c9a:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8004c9c:	b1c8      	cbz	r0, 8004cd2 <USBD_GetString+0x38>
 8004c9e:	4604      	mov	r4, r0
 8004ca0:	1a23      	subs	r3, r4, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8004ca2:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	2d00      	cmp	r5, #0
 8004caa:	d1f9      	bne.n	8004ca0 <USBD_GetString+0x6>
{
  uint8_t idx = 0;
  
  if (desc != NULL) 
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8004cac:	005b      	lsls	r3, r3, #1
 8004cae:	3302      	adds	r3, #2
 8004cb0:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 8004cb2:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	704b      	strb	r3, [r1, #1]
 8004cb8:	3801      	subs	r0, #1
 8004cba:	2302      	movs	r3, #2
    
    while (*desc != '\0') 
 8004cbc:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8004cc0:	b13c      	cbz	r4, 8004cd2 <USBD_GetString+0x38>
    {
      unicode[idx++] = *desc++;
 8004cc2:	1c5a      	adds	r2, r3, #1
 8004cc4:	b2d2      	uxtb	r2, r2
 8004cc6:	54cc      	strb	r4, [r1, r3]
      unicode[idx++] =  0x00;
 8004cc8:	3302      	adds	r3, #2
 8004cca:	2400      	movs	r4, #0
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	548c      	strb	r4, [r1, r2]
 8004cd0:	e7f4      	b.n	8004cbc <USBD_GetString+0x22>
 8004cd2:	bd30      	pop	{r4, r5, pc}

08004cd4 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8004cd4:	b538      	push	{r3, r4, r5, lr}
 8004cd6:	4613      	mov	r3, r2
 8004cd8:	460d      	mov	r5, r1
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8004cda:	2202      	movs	r2, #2
 8004cdc:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8004ce0:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 8004ce2:	61c3      	str	r3, [r0, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8004ce4:	2100      	movs	r1, #0
 8004ce6:	462a      	mov	r2, r5
 8004ce8:	f000 fa4c 	bl	8005184 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8004cec:	2000      	movs	r0, #0
 8004cee:	bd38      	pop	{r3, r4, r5, pc}

08004cf0 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8004cf0:	b510      	push	{r4, lr}
 8004cf2:	460c      	mov	r4, r1
 8004cf4:	4613      	mov	r3, r2
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8004cf6:	2100      	movs	r1, #0
 8004cf8:	4622      	mov	r2, r4
 8004cfa:	f000 fa43 	bl	8005184 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8004cfe:	2000      	movs	r0, #0
 8004d00:	bd10      	pop	{r4, pc}

08004d02 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8004d02:	b538      	push	{r3, r4, r5, lr}
 8004d04:	4613      	mov	r3, r2
 8004d06:	460d      	mov	r5, r1
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8004d08:	2203      	movs	r2, #3
 8004d0a:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8004d0e:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
 8004d12:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8004d16:	2100      	movs	r1, #0
 8004d18:	462a      	mov	r2, r5
 8004d1a:	f000 fa3a 	bl	8005192 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 8004d1e:	2000      	movs	r0, #0
 8004d20:	bd38      	pop	{r3, r4, r5, pc}

08004d22 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8004d22:	b510      	push	{r4, lr}
 8004d24:	460c      	mov	r4, r1
 8004d26:	4613      	mov	r3, r2

  USBD_LL_PrepareReceive (pdev,
 8004d28:	2100      	movs	r1, #0
 8004d2a:	4622      	mov	r2, r4
 8004d2c:	f000 fa31 	bl	8005192 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 8004d30:	2000      	movs	r0, #0
 8004d32:	bd10      	pop	{r4, pc}

08004d34 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8004d34:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8004d36:	2100      	movs	r1, #0
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8004d38:	2304      	movs	r3, #4
 8004d3a:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8004d3e:	460a      	mov	r2, r1
 8004d40:	460b      	mov	r3, r1
 8004d42:	f000 fa1f 	bl	8005184 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8004d46:	2000      	movs	r0, #0
 8004d48:	bd08      	pop	{r3, pc}

08004d4a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8004d4a:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8004d4c:	2100      	movs	r1, #0
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8004d4e:	2305      	movs	r3, #5
 8004d50:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8004d54:	460a      	mov	r2, r1
 8004d56:	460b      	mov	r3, r1
 8004d58:	f000 fa1b 	bl	8005192 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 8004d5c:	2000      	movs	r0, #0
 8004d5e:	bd08      	pop	{r3, pc}

08004d60 <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8004d60:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 8004d64:	b11b      	cbz	r3, 8004d6e <USBD_CDC_DataIn+0xe>
  {
    
    hcdc->TxState = 0;
 8004d66:	2000      	movs	r0, #0
 8004d68:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 8004d6c:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 8004d6e:	2002      	movs	r0, #2
  }
}
 8004d70:	4770      	bx	lr

08004d72 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8004d72:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
 8004d76:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8004d78:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8004d7c:	b15b      	cbz	r3, 8004d96 <USBD_CDC_EP0_RxReady+0x24>
 8004d7e:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8004d82:	28ff      	cmp	r0, #255	; 0xff
 8004d84:	d007      	beq.n	8004d96 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8004d8c:	4621      	mov	r1, r4
 8004d8e:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 8004d90:	23ff      	movs	r3, #255	; 0xff
 8004d92:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
      
  }
  return USBD_OK;
}
 8004d96:	2000      	movs	r0, #0
 8004d98:	bd10      	pop	{r4, pc}
	...

08004d9c <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8004d9c:	2343      	movs	r3, #67	; 0x43
 8004d9e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8004da0:	4800      	ldr	r0, [pc, #0]	; (8004da4 <USBD_CDC_GetFSCfgDesc+0x8>)
 8004da2:	4770      	bx	lr
 8004da4:	20000018 	.word	0x20000018

08004da8 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8004da8:	2343      	movs	r3, #67	; 0x43
 8004daa:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8004dac:	4800      	ldr	r0, [pc, #0]	; (8004db0 <USBD_CDC_GetHSCfgDesc+0x8>)
 8004dae:	4770      	bx	lr
 8004db0:	200000e4 	.word	0x200000e4

08004db4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8004db4:	2343      	movs	r3, #67	; 0x43
 8004db6:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8004db8:	4800      	ldr	r0, [pc, #0]	; (8004dbc <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8004dba:	4770      	bx	lr
 8004dbc:	200000a0 	.word	0x200000a0

08004dc0 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8004dc0:	230a      	movs	r3, #10
 8004dc2:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8004dc4:	4800      	ldr	r0, [pc, #0]	; (8004dc8 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8004dc6:	4770      	bx	lr
 8004dc8:	20000094 	.word	0x20000094

08004dcc <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
 8004dcc:	b538      	push	{r3, r4, r5, lr}
 8004dce:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8004dd0:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8004dd4:	f000 f9e4 	bl	80051a0 <USBD_LL_GetRxDataSize>
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8004dd8:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8004ddc:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8004de0:	b14b      	cbz	r3, 8004df6 <USBD_CDC_DataOut+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8004de2:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 8004de6:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 8004df0:	4798      	blx	r3

    return USBD_OK;
 8004df2:	2000      	movs	r0, #0
 8004df4:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    return USBD_FAIL;
 8004df6:	2002      	movs	r0, #2
  }
}
 8004df8:	bd38      	pop	{r3, r4, r5, pc}

08004dfa <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8004dfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dfc:	460c      	mov	r4, r1
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004dfe:	7809      	ldrb	r1, [r1, #0]
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8004e00:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004e04:	f001 0360 	and.w	r3, r1, #96	; 0x60
 8004e08:	2b20      	cmp	r3, #32
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8004e0a:	4606      	mov	r6, r0
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004e0c:	d120      	bne.n	8004e50 <USBD_CDC_Setup+0x56>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 8004e0e:	88e2      	ldrh	r2, [r4, #6]
 8004e10:	7863      	ldrb	r3, [r4, #1]
 8004e12:	b1ba      	cbz	r2, 8004e44 <USBD_CDC_Setup+0x4a>
    {
      if (req->bmRequest & 0x80)
 8004e14:	0609      	lsls	r1, r1, #24
 8004e16:	d50b      	bpl.n	8004e30 <USBD_CDC_Setup+0x36>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004e18:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	688f      	ldr	r7, [r1, #8]
 8004e20:	4629      	mov	r1, r5
 8004e22:	47b8      	blx	r7
                                                          (uint8_t *)hcdc->data,
                                                          req->wLength);
          USBD_CtlSendData (pdev, 
 8004e24:	4630      	mov	r0, r6
 8004e26:	4629      	mov	r1, r5
 8004e28:	88e2      	ldrh	r2, [r4, #6]
 8004e2a:	f7ff ff53 	bl	8004cd4 <USBD_CtlSendData>
 8004e2e:	e00f      	b.n	8004e50 <USBD_CDC_Setup+0x56>
                            (uint8_t *)hcdc->data,
                            req->wLength);
      }
      else
      {
        hcdc->CmdOpCode = req->bRequest;
 8004e30:	f885 3200 	strb.w	r3, [r5, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 8004e34:	88e3      	ldrh	r3, [r4, #6]
 8004e36:	f885 3201 	strb.w	r3, [r5, #513]	; 0x201
        
        USBD_CtlPrepareRx (pdev, 
 8004e3a:	4629      	mov	r1, r5
 8004e3c:	88e2      	ldrh	r2, [r4, #6]
 8004e3e:	f7ff ff60 	bl	8004d02 <USBD_CtlPrepareRx>
 8004e42:	e005      	b.n	8004e50 <USBD_CDC_Setup+0x56>
      }
      
    }
    else
    {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004e44:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 8004e48:	4618      	mov	r0, r3
 8004e4a:	688c      	ldr	r4, [r1, #8]
 8004e4c:	4611      	mov	r1, r2
 8004e4e:	47a0      	blx	r4
 
  default: 
    break;
  }
  return USBD_OK;
}
 8004e50:	2000      	movs	r0, #0
 8004e52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004e54 <USBD_CDC_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8004e54:	b510      	push	{r4, lr}
  uint8_t ret = 0;
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 8004e56:	2181      	movs	r1, #129	; 0x81
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8004e58:	4604      	mov	r4, r0
  uint8_t ret = 0;
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 8004e5a:	f000 f964 	bl	8005126 <USBD_LL_CloseEP>
              CDC_IN_EP);
  
  /* Open EP OUT */
  USBD_LL_CloseEP(pdev,
 8004e5e:	2101      	movs	r1, #1
 8004e60:	4620      	mov	r0, r4
 8004e62:	f000 f960 	bl	8005126 <USBD_LL_CloseEP>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  USBD_LL_CloseEP(pdev,
 8004e66:	4620      	mov	r0, r4
 8004e68:	2182      	movs	r1, #130	; 0x82
 8004e6a:	f000 f95c 	bl	8005126 <USBD_LL_CloseEP>
              CDC_CMD_EP);
  
  
  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 8004e6e:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8004e72:	b153      	cbz	r3, 8004e8a <USBD_CDC_DeInit+0x36>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8004e74:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8004e7c:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 8004e80:	f000 f998 	bl	80051b4 <USBD_static_free>
    pdev->pClassData = NULL;
 8004e84:	2300      	movs	r3, #0
 8004e86:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
  }
  
  return ret;
}
 8004e8a:	2000      	movs	r0, #0
 8004e8c:	bd10      	pop	{r4, pc}

08004e8e <USBD_CDC_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 8004e8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t ret = 0;
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004e90:	7c03      	ldrb	r3, [r0, #16]
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 8004e92:	4604      	mov	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8004e94:	2181      	movs	r1, #129	; 0x81
 8004e96:	2202      	movs	r2, #2
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004e98:	b94b      	cbnz	r3, 8004eae <USBD_CDC_Init+0x20>
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8004e9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004e9e:	f000 f938 	bl	8005112 <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_HS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 8004ea2:	4620      	mov	r0, r4
 8004ea4:	2101      	movs	r1, #1
 8004ea6:	2202      	movs	r2, #2
 8004ea8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004eac:	e006      	b.n	8004ebc <USBD_CDC_Init+0x2e>
    
  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8004eae:	2340      	movs	r3, #64	; 0x40
 8004eb0:	f000 f92f 	bl	8005112 <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 8004eb4:	4620      	mov	r0, r4
 8004eb6:	2101      	movs	r1, #1
 8004eb8:	2202      	movs	r2, #2
 8004eba:	2340      	movs	r3, #64	; 0x40
 8004ebc:	f000 f929 	bl	8005112 <USBD_LL_OpenEP>
                   CDC_OUT_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_OUT_PACKET_SIZE);
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev,
 8004ec0:	2182      	movs	r1, #130	; 0x82
 8004ec2:	2203      	movs	r2, #3
 8004ec4:	2308      	movs	r3, #8
 8004ec6:	4620      	mov	r0, r4
 8004ec8:	f000 f923 	bl	8005112 <USBD_LL_OpenEP>
                 CDC_CMD_EP,
                 USBD_EP_TYPE_INTR,
                 CDC_CMD_PACKET_SIZE);
  
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8004ecc:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8004ed0:	f000 f96c 	bl	80051ac <USBD_static_malloc>
 8004ed4:	4606      	mov	r6, r0
 8004ed6:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  
  if(pdev->pClassData == NULL)
 8004eda:	b1c8      	cbz	r0, 8004f10 <USBD_CDC_Init+0x82>
  else
  {
    hcdc = pdev->pClassData;
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8004edc:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4798      	blx	r3
    
    /* Init Xfer states */
    hcdc->TxState =0;
    hcdc->RxState =0;
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004ee4:	7c27      	ldrb	r7, [r4, #16]
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004ee6:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
    
    /* Init Xfer states */
    hcdc->TxState =0;
 8004eea:	2500      	movs	r5, #0
 8004eec:	f8c6 5214 	str.w	r5, [r6, #532]	; 0x214
    hcdc->RxState =0;
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004ef0:	4620      	mov	r0, r4
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
    
    /* Init Xfer states */
    hcdc->TxState =0;
    hcdc->RxState =0;
 8004ef2:	f8c6 5218 	str.w	r5, [r6, #536]	; 0x218
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004ef6:	2101      	movs	r1, #1
    
    /* Init Xfer states */
    hcdc->TxState =0;
    hcdc->RxState =0;
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004ef8:	b92f      	cbnz	r7, 8004f06 <USBD_CDC_Init+0x78>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004efa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004efe:	f000 f948 	bl	8005192 <USBD_LL_PrepareReceive>
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
 8004f02:	4638      	mov	r0, r7
 8004f04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004f06:	2340      	movs	r3, #64	; 0x40
 8004f08:	f000 f943 	bl	8005192 <USBD_LL_PrepareReceive>
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
 8004f0c:	4628      	mov	r0, r5
 8004f0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
  
  if(pdev->pClassData == NULL)
  {
    ret = 1; 
 8004f10:	2001      	movs	r0, #1
    }
    
    
  }
  return ret;
}
 8004f12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004f14 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 8004f14:	b119      	cbz	r1, 8004f1e <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 8004f16:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 8004f1a:	2000      	movs	r0, #0
 8004f1c:	4770      	bx	lr
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
 8004f1e:	2002      	movs	r0, #2
    pdev->pUserData= fops;
    ret = USBD_OK;    
  }
  
  return ret;
}
 8004f20:	4770      	bx	lr

08004f22 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8004f22:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;  
  
  return USBD_OK;  
}
 8004f26:	2000      	movs	r0, #0
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  hcdc->TxBuffer = pbuff;
 8004f28:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 8004f2c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  
  return USBD_OK;  
}
 8004f30:	4770      	bx	lr

08004f32 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 8004f32:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  return USBD_OK;
}
 8004f36:	2000      	movs	r0, #0
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 8004f38:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  
  return USBD_OK;
}
 8004f3c:	4770      	bx	lr

08004f3e <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
 8004f3e:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8004f40:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 8004f44:	b175      	cbz	r5, 8004f64 <USBD_CDC_TransmitPacket+0x26>
  {
    if(hcdc->TxState == 0)
 8004f46:	f8d5 4214 	ldr.w	r4, [r5, #532]	; 0x214
 8004f4a:	b96c      	cbnz	r4, 8004f68 <USBD_CDC_TransmitPacket+0x2a>
    {
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 8004f4c:	f8b5 3210 	ldrh.w	r3, [r5, #528]	; 0x210
 8004f50:	f8d5 2208 	ldr.w	r2, [r5, #520]	; 0x208
 8004f54:	2181      	movs	r1, #129	; 0x81
 8004f56:	f000 f915 	bl	8005184 <USBD_LL_Transmit>
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
      
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	f8c5 3214 	str.w	r3, [r5, #532]	; 0x214
      return USBD_OK;
 8004f60:	4620      	mov	r0, r4
 8004f62:	bd38      	pop	{r3, r4, r5, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 8004f64:	2002      	movs	r0, #2
 8004f66:	bd38      	pop	{r3, r4, r5, pc}
      hcdc->TxState = 1;
      return USBD_OK;
    }
    else
    {
      return USBD_BUSY;
 8004f68:	2001      	movs	r0, #1
  }
  else
  {
    return USBD_FAIL;
  }
}
 8004f6a:	bd38      	pop	{r3, r4, r5, pc}

08004f6c <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8004f6c:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
 8004f70:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8004f72:	b163      	cbz	r3, 8004f8e <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004f74:	7c04      	ldrb	r4, [r0, #16]
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004f76:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004f7a:	2101      	movs	r1, #1
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004f7c:	b914      	cbnz	r4, 8004f84 <USBD_CDC_ReceivePacket+0x18>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004f7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004f82:	e000      	b.n	8004f86 <USBD_CDC_ReceivePacket+0x1a>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004f84:	2340      	movs	r3, #64	; 0x40
 8004f86:	f000 f904 	bl	8005192 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8004f8a:	2000      	movs	r0, #0
 8004f8c:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USBD_FAIL;
 8004f8e:	2002      	movs	r0, #2
  }
}
 8004f90:	bd10      	pop	{r4, pc}
	...

08004f94 <HAL_PCD_MspInit>:
  * @brief  Initializes the PCD MSP.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)
{
 8004f94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIOA clock for USB DataLines */
  __GPIOA_CLK_ENABLE();
 8004f98:	4c24      	ldr	r4, [pc, #144]	; (800502c <HAL_PCD_MspInit+0x98>)
 8004f9a:	6963      	ldr	r3, [r4, #20]
 8004f9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004fa0:	6163      	str	r3, [r4, #20]
  
  /* Enable the GPIOB clock for USB external Pull-Up */
  __GPIOB_CLK_ENABLE();
 8004fa2:	6963      	ldr	r3, [r4, #20]
  * @brief  Initializes the PCD MSP.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)
{
 8004fa4:	b086      	sub	sp, #24
  
  /* Enable the GPIOA clock for USB DataLines */
  __GPIOA_CLK_ENABLE();
  
  /* Enable the GPIOB clock for USB external Pull-Up */
  __GPIOB_CLK_ENABLE();
 8004fa6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004faa:	6163      	str	r3, [r4, #20]

  /* Create a USB Disconnect signal for 1ms */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
 8004fac:	f44f 56c0 	mov.w	r6, #6144	; 0x1800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8004fb0:	2311      	movs	r3, #17
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fb2:	2500      	movs	r5, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004fb4:	f04f 0803 	mov.w	r8, #3
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8004fb8:	270e      	movs	r7, #14
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 8004fba:	a901      	add	r1, sp, #4
 8004fbc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  /* Enable the GPIOB clock for USB external Pull-Up */
  __GPIOB_CLK_ENABLE();

  /* Create a USB Disconnect signal for 1ms */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8004fc0:	9302      	str	r3, [sp, #8]
  
  /* Enable the GPIOB clock for USB external Pull-Up */
  __GPIOB_CLK_ENABLE();

  /* Create a USB Disconnect signal for 1ms */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
 8004fc2:	9601      	str	r6, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fc4:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004fc6:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8004fca:	9705      	str	r7, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 8004fcc:	f7fd fe6e 	bl	8002cac <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),0);
 8004fd0:	4631      	mov	r1, r6
 8004fd2:	462a      	mov	r2, r5
 8004fd4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004fd8:	f7fd ff32 	bl	8002e40 <HAL_GPIO_WritePin>
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBD_LL_Delay(uint32_t Delay)
{
  HAL_Delay(Delay);
 8004fdc:	2001      	movs	r0, #1
 8004fde:	f7fd fdf3 	bl	8002bc8 <HAL_Delay>
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 

  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),0);
  USBD_LL_Delay(1);
  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),1);
 8004fe2:	4631      	mov	r1, r6
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004fea:	f7fd ff29 	bl	8002e40 <HAL_GPIO_WritePin>

  
  /* Configure USB DM and DP pins */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fee:	2302      	movs	r3, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 8004ff0:	a901      	add	r1, sp, #4
 8004ff2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),1);

  
  /* Configure USB DM and DP pins */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ff6:	9302      	str	r3, [sp, #8]
  USBD_LL_Delay(1);
  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),1);

  
  /* Configure USB DM and DP pins */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
 8004ff8:	9601      	str	r6, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ffa:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004ffc:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8005000:	9705      	str	r7, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 8005002:	f7fd fe53 	bl	8002cac <HAL_GPIO_Init>
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
  HAL_GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStruct); 
#endif  

  /* Enable USB FS Clock */
  __USB_CLK_ENABLE();
 8005006:	69e3      	ldr	r3, [r4, #28]
 8005008:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800500c:	61e3      	str	r3, [r4, #28]
  
  /* Enable SYSCFG Clock */
  __SYSCFG_CLK_ENABLE();
 800500e:	69a3      	ldr	r3, [r4, #24]
 8005010:	f043 0301 	orr.w	r3, r3, #1
 8005014:	61a3      	str	r3, [r4, #24]
#endif
  
#if defined (USE_USB_INTERRUPT_DEFAULT)
  
  /* Set USB Default FS Interrupt priority */
  HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 5, 0);
 8005016:	2105      	movs	r1, #5
 8005018:	462a      	mov	r2, r5
 800501a:	2014      	movs	r0, #20
 800501c:	f7fd fdf4 	bl	8002c08 <HAL_NVIC_SetPriority>
  
  /* Enable USB FS Interrupt */
  HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn); 
 8005020:	2014      	movs	r0, #20
 8005022:	f7fd fe21 	bl	8002c68 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(USB_LP_IRQn, 5, 0);
  
  /* Enable USB FS Interrupt */
  HAL_NVIC_EnableIRQ(USB_LP_IRQn); 
#endif
}
 8005026:	b006      	add	sp, #24
 8005028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800502c:	40021000 	.word	0x40021000

08005030 <HAL_PCD_SetupStageCallback>:
  * @brief  SetupStage callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8005030:	4601      	mov	r1, r0
  USBD_LL_SetupStage(hpcd->pData, (uint8_t *)hpcd->Setup);
 8005032:	f501 71a2 	add.w	r1, r1, #324	; 0x144
 8005036:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 800503a:	f7ff bbc2 	b.w	80047c2 <USBD_LL_SetupStage>

0800503e <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage(hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800503e:	231c      	movs	r3, #28
 8005040:	fb03 0301 	mla	r3, r3, r1, r0
 8005044:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 8005048:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800504c:	f7ff bbe6 	b.w	800481c <USBD_LL_DataOutStage>

08005050 <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage(hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8005050:	231c      	movs	r3, #28
 8005052:	fb03 0301 	mla	r3, r3, r1, r0
 8005056:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 800505a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800505c:	f7ff bc0e 	b.w	800487c <USBD_LL_DataInStage>

08005060 <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF(hpcd->pData);
 8005060:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 8005064:	f7ff bc70 	b.w	8004948 <USBD_LL_SOF>

08005068 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{   
 8005068:	b510      	push	{r4, lr}
 800506a:	4604      	mov	r4, r0
  USBD_LL_SetSpeed(hpcd->pData, USBD_SPEED_FULL);
 800506c:	2101      	movs	r1, #1
 800506e:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 8005072:	f7ff fc66 	bl	8004942 <USBD_LL_SetSpeed>
  /* Reset Device */
  USBD_LL_Reset(hpcd->pData);
 8005076:	f8d4 0174 	ldr.w	r0, [r4, #372]	; 0x174
}
 800507a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{   
  USBD_LL_SetSpeed(hpcd->pData, USBD_SPEED_FULL);
  /* Reset Device */
  USBD_LL_Reset(hpcd->pData);
 800507e:	f7ff bc41 	b.w	8004904 <USBD_LL_Reset>

08005082 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8005082:	4770      	bx	lr

08005084 <HAL_PCD_ResumeCallback>:
  * @brief  Resume callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8005084:	4770      	bx	lr
	...

08005088 <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
 8005088:	b538      	push	{r3, r4, r5, lr}
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
  hpcd.Init.dev_endpoints = 8;
 800508a:	4a1c      	ldr	r2, [pc, #112]	; (80050fc <USBD_LL_Init+0x74>)
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
 800508c:	4605      	mov	r5, r0
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
 800508e:	481c      	ldr	r0, [pc, #112]	; (8005100 <USBD_LL_Init+0x78>)
  hpcd.Init.ep0_mps = PCD_EP0MPS_64;
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
  hpcd.Init.speed = PCD_SPEED_FULL;
  /* Link The driver to the stack */
  hpcd.pData = pdev;
  pdev->pData = &hpcd;
 8005090:	f8c5 0220 	str.w	r0, [r5, #544]	; 0x220
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
  hpcd.Init.dev_endpoints = 8;
 8005094:	2308      	movs	r3, #8
  hpcd.Init.ep0_mps = PCD_EP0MPS_64;
 8005096:	2400      	movs	r4, #0
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
  hpcd.Init.dev_endpoints = 8;
 8005098:	e880 000c 	stmia.w	r0, {r2, r3}
  hpcd.Init.ep0_mps = PCD_EP0MPS_64;
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
 800509c:	2302      	movs	r3, #2
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
  hpcd.Init.dev_endpoints = 8;
  hpcd.Init.ep0_mps = PCD_EP0MPS_64;
 800509e:	60c4      	str	r4, [r0, #12]
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
 80050a0:	6103      	str	r3, [r0, #16]
  hpcd.Init.speed = PCD_SPEED_FULL;
 80050a2:	6083      	str	r3, [r0, #8]
  /* Link The driver to the stack */
  hpcd.pData = pdev;
 80050a4:	f8c0 5174 	str.w	r5, [r0, #372]	; 0x174
  pdev->pData = &hpcd;
  /* Initialize LL Driver */
  HAL_PCD_Init(pdev->pData);
 80050a8:	f7fd fed3 	bl	8002e52 <HAL_PCD_Init>
  
  HAL_PCDEx_PMAConfig(pdev->pData , 0x00 , PCD_SNG_BUF, 0x40);
 80050ac:	4621      	mov	r1, r4
 80050ae:	4622      	mov	r2, r4
 80050b0:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 80050b4:	2340      	movs	r3, #64	; 0x40
 80050b6:	f7fe fdf4 	bl	8003ca2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(pdev->pData , 0x80 , PCD_SNG_BUF, 0x80);
 80050ba:	2180      	movs	r1, #128	; 0x80
 80050bc:	4622      	mov	r2, r4
 80050be:	460b      	mov	r3, r1
 80050c0:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 80050c4:	f7fe fded 	bl	8003ca2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(pdev->pData , CDC_IN_EP , PCD_SNG_BUF, 0xC0);  
 80050c8:	4622      	mov	r2, r4
 80050ca:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 80050ce:	2181      	movs	r1, #129	; 0x81
 80050d0:	23c0      	movs	r3, #192	; 0xc0
 80050d2:	f7fe fde6 	bl	8003ca2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(pdev->pData , CDC_OUT_EP , PCD_SNG_BUF, 0x110);
 80050d6:	4622      	mov	r2, r4
 80050d8:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 80050dc:	2101      	movs	r1, #1
 80050de:	f44f 7388 	mov.w	r3, #272	; 0x110
 80050e2:	f7fe fdde 	bl	8003ca2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(pdev->pData , CDC_CMD_EP , PCD_SNG_BUF, 0x100); 
 80050e6:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 80050ea:	2182      	movs	r1, #130	; 0x82
 80050ec:	4622      	mov	r2, r4
 80050ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050f2:	f7fe fdd6 	bl	8003ca2 <HAL_PCDEx_PMAConfig>
    
  return USBD_OK;
}
 80050f6:	4620      	mov	r0, r4
 80050f8:	bd38      	pop	{r3, r4, r5, pc}
 80050fa:	bf00      	nop
 80050fc:	40005c00 	.word	0x40005c00
 8005100:	20003bf8 	.word	0x20003bf8

08005104 <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8005104:	b508      	push	{r3, lr}
  HAL_PCD_Start(pdev->pData);
 8005106:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800510a:	f7fd feef 	bl	8002eec <HAL_PCD_Start>
  return USBD_OK;
}
 800510e:	2000      	movs	r0, #0
 8005110:	bd08      	pop	{r3, pc}

08005112 <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev,
                                  uint8_t ep_addr,
                                  uint8_t ep_type,
                                  uint16_t ep_mps)
{
 8005112:	b510      	push	{r4, lr}
 8005114:	4614      	mov	r4, r2
  HAL_PCD_EP_Open(pdev->pData,
 8005116:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800511a:	461a      	mov	r2, r3
 800511c:	4623      	mov	r3, r4
 800511e:	f7fd ff01 	bl	8002f24 <HAL_PCD_EP_Open>
                  ep_addr,
                  ep_mps,
                  ep_type);
  
  return USBD_OK;
}
 8005122:	2000      	movs	r0, #0
 8005124:	bd10      	pop	{r4, pc}

08005126 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005126:	b508      	push	{r3, lr}
  HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8005128:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800512c:	f7fe f896 	bl	800325c <HAL_PCD_EP_Close>
  return USBD_OK;
}
 8005130:	2000      	movs	r0, #0
 8005132:	bd08      	pop	{r3, pc}

08005134 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005134:	b508      	push	{r3, lr}
  HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8005136:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800513a:	f7fe fcfd 	bl	8003b38 <HAL_PCD_EP_SetStall>
  return USBD_OK;
}
 800513e:	2000      	movs	r0, #0
 8005140:	bd08      	pop	{r3, pc}

08005142 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005142:	b508      	push	{r3, lr}
  HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8005144:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005148:	f7fe fd47 	bl	8003bda <HAL_PCD_EP_ClrStall>
  return USBD_OK; 
}
 800514c:	2000      	movs	r0, #0
 800514e:	bd08      	pop	{r3, pc}

08005150 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 8005150:	f011 0f80 	tst.w	r1, #128	; 0x80
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8005154:	f8d0 2220 	ldr.w	r2, [r0, #544]	; 0x220
  
  if((ep_addr & 0x80) == 0x80)
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8005158:	bf18      	it	ne
 800515a:	f001 037f 	andne.w	r3, r1, #127	; 0x7f
 800515e:	f04f 001c 	mov.w	r0, #28
 8005162:	bf15      	itete	ne
 8005164:	fb00 2103 	mlane	r1, r0, r3, r2
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8005168:	fb00 2101 	mlaeq	r1, r0, r1, r2
{
  PCD_HandleTypeDef *hpcd = pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800516c:	f891 002a 	ldrbne.w	r0, [r1, #42]	; 0x2a
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8005170:	f891 00b6 	ldrbeq.w	r0, [r1, #182]	; 0xb6
  }
}
 8005174:	4770      	bx	lr

08005176 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8005176:	b508      	push	{r3, lr}
  HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8005178:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800517c:	f7fd febc 	bl	8002ef8 <HAL_PCD_SetAddress>
  return USBD_OK; 
}
 8005180:	2000      	movs	r0, #0
 8005182:	bd08      	pop	{r3, pc}

08005184 <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, 
                                    uint8_t ep_addr,
                                    uint8_t *pbuf,
                                    uint16_t size)
{
 8005184:	b508      	push	{r3, lr}
  HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8005186:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800518a:	f7fe f9c1 	bl	8003510 <HAL_PCD_EP_Transmit>
  return USBD_OK;
}
 800518e:	2000      	movs	r0, #0
 8005190:	bd08      	pop	{r3, pc}

08005192 <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                          uint8_t ep_addr,
                                          uint8_t *pbuf,
                                          uint16_t size)
{
 8005192:	b508      	push	{r3, lr}
  HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8005194:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005198:	f7fe f938 	bl	800340c <HAL_PCD_EP_Receive>
  return USBD_OK;
}
 800519c:	2000      	movs	r0, #0
 800519e:	bd08      	pop	{r3, pc}

080051a0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80051a0:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount(pdev->pData, ep_addr);
 80051a2:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80051a6:	f7fe f9ab 	bl	8003500 <HAL_PCD_EP_GetRxCount>
}
 80051aa:	bd08      	pop	{r3, pc}

080051ac <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[MAX_STATIC_ALLOC_SIZE];
  return mem;
}
 80051ac:	4800      	ldr	r0, [pc, #0]	; (80051b0 <USBD_static_malloc+0x4>)
 80051ae:	4770      	bx	lr
 80051b0:	20000bf8 	.word	0x20000bf8

080051b4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  *p pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80051b4:	4770      	bx	lr
	...

080051b8 <USBD_VCP_DeviceDescriptor>:
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(hUSBDDeviceDesc);
 80051b8:	2312      	movs	r3, #18
 80051ba:	800b      	strh	r3, [r1, #0]
  return (uint8_t*)hUSBDDeviceDesc;
}
 80051bc:	4800      	ldr	r0, [pc, #0]	; (80051c0 <USBD_VCP_DeviceDescriptor+0x8>)
 80051be:	4770      	bx	lr
 80051c0:	0801aea9 	.word	0x0801aea9

080051c4 <USBD_VCP_LangIDStrDescriptor>:
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);  
 80051c4:	2304      	movs	r3, #4
 80051c6:	800b      	strh	r3, [r1, #0]
  return (uint8_t*)USBD_LangIDDesc;
}
 80051c8:	4800      	ldr	r0, [pc, #0]	; (80051cc <USBD_VCP_LangIDStrDescriptor+0x8>)
 80051ca:	4770      	bx	lr
 80051cc:	0801ae58 	.word	0x0801ae58

080051d0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
 80051d0:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
 80051d2:	2400      	movs	r4, #0
 80051d4:	b2e3      	uxtb	r3, r4
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d20d      	bcs.n	80051f6 <IntToUnicode+0x26>
  {
    if( ((value >> 28)) < 0xA )
 80051da:	0f03      	lsrs	r3, r0, #28
 80051dc:	2b09      	cmp	r3, #9
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 80051de:	bf94      	ite	ls
 80051e0:	3330      	addls	r3, #48	; 0x30
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
 80051e2:	3337      	addhi	r3, #55	; 0x37
 80051e4:	f801 3014 	strb.w	r3, [r1, r4, lsl #1]
 80051e8:	eb01 0344 	add.w	r3, r1, r4, lsl #1
    }
    
    value = value << 4;
    
    pbuf[ 2* idx + 1] = 0;
 80051ec:	2500      	movs	r5, #0
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
    }
    
    value = value << 4;
 80051ee:	0100      	lsls	r0, r0, #4
    
    pbuf[ 2* idx + 1] = 0;
 80051f0:	705d      	strb	r5, [r3, #1]
 80051f2:	3401      	adds	r4, #1
 80051f4:	e7ee      	b.n	80051d4 <IntToUnicode+0x4>
  }
}
 80051f6:	bd30      	pop	{r4, r5, pc}

080051f8 <USBD_VCP_SerialStrDescriptor>:
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = USB_SIZ_STRING_SERIAL;
 80051f8:	231a      	movs	r3, #26
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80051fa:	b510      	push	{r4, lr}
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;
  
  deviceserial0 = *(uint32_t*)DEVICE_ID1;
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
 80051fc:	4a09      	ldr	r2, [pc, #36]	; (8005224 <USBD_VCP_SerialStrDescriptor+0x2c>)
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = USB_SIZ_STRING_SERIAL;
 80051fe:	800b      	strh	r3, [r1, #0]
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;
  
  deviceserial0 = *(uint32_t*)DEVICE_ID1;
 8005200:	4b09      	ldr	r3, [pc, #36]	; (8005228 <USBD_VCP_SerialStrDescriptor+0x30>)
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
  deviceserial2 = *(uint32_t*)DEVICE_ID3;
  
  deviceserial0 += deviceserial2;
 8005202:	6850      	ldr	r0, [r2, #4]
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;
  
  deviceserial0 = *(uint32_t*)DEVICE_ID1;
 8005204:	681b      	ldr	r3, [r3, #0]
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
 8005206:	6814      	ldr	r4, [r2, #0]
  deviceserial2 = *(uint32_t*)DEVICE_ID3;
  
  deviceserial0 += deviceserial2;
  
  if (deviceserial0 != 0)
 8005208:	1818      	adds	r0, r3, r0
 800520a:	d008      	beq.n	800521e <USBD_VCP_SerialStrDescriptor+0x26>
  {
    IntToUnicode (deviceserial0, &USBD_StringSerial[2] ,8);
 800520c:	4907      	ldr	r1, [pc, #28]	; (800522c <USBD_VCP_SerialStrDescriptor+0x34>)
 800520e:	2208      	movs	r2, #8
 8005210:	f7ff ffde 	bl	80051d0 <IntToUnicode>
    IntToUnicode (deviceserial1, &USBD_StringSerial[18] ,4);
 8005214:	4620      	mov	r0, r4
 8005216:	4906      	ldr	r1, [pc, #24]	; (8005230 <USBD_VCP_SerialStrDescriptor+0x38>)
 8005218:	2204      	movs	r2, #4
 800521a:	f7ff ffd9 	bl	80051d0 <IntToUnicode>
  
  /* Update the serial number string descriptor with the data from the unique ID*/
  Get_SerialNum();
  
  return USBD_StringSerial;
}
 800521e:	4805      	ldr	r0, [pc, #20]	; (8005234 <USBD_VCP_SerialStrDescriptor+0x3c>)
 8005220:	bd10      	pop	{r4, pc}
 8005222:	bf00      	nop
 8005224:	1ffff7b0 	.word	0x1ffff7b0
 8005228:	1ffff7ac 	.word	0x1ffff7ac
 800522c:	20000146 	.word	0x20000146
 8005230:	20000156 	.word	0x20000156
 8005234:	20000144 	.word	0x20000144

08005238 <USBD_VCP_ProductStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8005238:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);    
 800523a:	4c04      	ldr	r4, [pc, #16]	; (800524c <USBD_VCP_ProductStrDescriptor+0x14>)
 800523c:	4804      	ldr	r0, [pc, #16]	; (8005250 <USBD_VCP_ProductStrDescriptor+0x18>)
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800523e:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);    
 8005240:	4621      	mov	r1, r4
 8005242:	f7ff fd2a 	bl	8004c9a <USBD_GetString>
  return USBD_StrDesc;
}
 8005246:	4620      	mov	r0, r4
 8005248:	bd10      	pop	{r4, pc}
 800524a:	bf00      	nop
 800524c:	20003d70 	.word	0x20003d70
 8005250:	0801ae5c 	.word	0x0801ae5c

08005254 <USBD_VCP_ManufacturerStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8005254:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8005256:	4c04      	ldr	r4, [pc, #16]	; (8005268 <USBD_VCP_ManufacturerStrDescriptor+0x14>)
 8005258:	4804      	ldr	r0, [pc, #16]	; (800526c <USBD_VCP_ManufacturerStrDescriptor+0x18>)
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800525a:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800525c:	4621      	mov	r1, r4
 800525e:	f7ff fd1c 	bl	8004c9a <USBD_GetString>
  return USBD_StrDesc;
}
 8005262:	4620      	mov	r0, r4
 8005264:	bd10      	pop	{r4, pc}
 8005266:	bf00      	nop
 8005268:	20003d70 	.word	0x20003d70
 800526c:	0801ae7d 	.word	0x0801ae7d

08005270 <USBD_VCP_ConfigStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8005270:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length); 
 8005272:	4c04      	ldr	r4, [pc, #16]	; (8005284 <USBD_VCP_ConfigStrDescriptor+0x14>)
 8005274:	4804      	ldr	r0, [pc, #16]	; (8005288 <USBD_VCP_ConfigStrDescriptor+0x18>)
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8005276:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length); 
 8005278:	4621      	mov	r1, r4
 800527a:	f7ff fd0e 	bl	8004c9a <USBD_GetString>
  return USBD_StrDesc;  
}
 800527e:	4620      	mov	r0, r4
 8005280:	bd10      	pop	{r4, pc}
 8005282:	bf00      	nop
 8005284:	20003d70 	.word	0x20003d70
 8005288:	0801ae90 	.word	0x0801ae90

0800528c <USBD_VCP_InterfaceStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800528c:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 800528e:	4c04      	ldr	r4, [pc, #16]	; (80052a0 <USBD_VCP_InterfaceStrDescriptor+0x14>)
 8005290:	4804      	ldr	r0, [pc, #16]	; (80052a4 <USBD_VCP_InterfaceStrDescriptor+0x18>)
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8005292:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 8005294:	4621      	mov	r1, r4
 8005296:	f7ff fd00 	bl	8004c9a <USBD_GetString>
  return USBD_StrDesc;  
}
 800529a:	4620      	mov	r0, r4
 800529c:	bd10      	pop	{r4, pc}
 800529e:	bf00      	nop
 80052a0:	20003d70 	.word	0x20003d70
 80052a4:	0801ae9b 	.word	0x0801ae9b

080052a8 <CDC_Itf_DeInit>:
  */
static int8_t CDC_Itf_DeInit(void)
{

  return (USBD_OK);
}
 80052a8:	2000      	movs	r0, #0
 80052aa:	4770      	bx	lr

080052ac <CDC_Itf_Receive>:
  * @param  Buf: Buffer of data to be transmitted
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the opeartion: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Receive(uint8_t* Buf, uint32_t *Len)
{
 80052ac:	b508      	push	{r3, lr}
 80052ae:	460b      	mov	r3, r1
 80052b0:	4602      	mov	r2, r0
  /* Write data into Terminal Rx buffer */
  TerminalInputBufferWrite(INDEX_USB, (char *)Buf, *Len);
 80052b2:	4611      	mov	r1, r2
 80052b4:	2000      	movs	r0, #0
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	f7fc fd64 	bl	8001d84 <TerminalInputBufferWrite>
  USBD_CDC_ReceivePacket(&hUSBDDevice);  /* Reset for next packet */
 80052bc:	4802      	ldr	r0, [pc, #8]	; (80052c8 <CDC_Itf_Receive+0x1c>)
 80052be:	f7ff fe55 	bl	8004f6c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
}
 80052c2:	2000      	movs	r0, #0
 80052c4:	bd08      	pop	{r3, pc}
 80052c6:	bf00      	nop
 80052c8:	200039d0 	.word	0x200039d0

080052cc <CDC_Itf_Init>:
  *         Initializes the CDC media low layer
  * @param  None
  * @retval Result of the opeartion: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Init(void)
{
 80052cc:	b508      	push	{r3, lr}
  //  USBD_CDC_SetTxBuffer(&hUSBDDevice, NULL, 0);
  USBD_CDC_SetRxBuffer(&hUSBDDevice, UserRxBuffer);
 80052ce:	4903      	ldr	r1, [pc, #12]	; (80052dc <CDC_Itf_Init+0x10>)
 80052d0:	4803      	ldr	r0, [pc, #12]	; (80052e0 <CDC_Itf_Init+0x14>)
 80052d2:	f7ff fe2e 	bl	8004f32 <USBD_CDC_SetRxBuffer>


  return (USBD_OK);
}
 80052d6:	2000      	movs	r0, #0
 80052d8:	bd08      	pop	{r3, pc}
 80052da:	bf00      	nop
 80052dc:	20003ee0 	.word	0x20003ee0
 80052e0:	200039d0 	.word	0x200039d0

080052e4 <CDC_Itf_Control>:
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the opeartion: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Control (uint8_t cmd, uint8_t* pbuf, uint16_t length)
{ 
  switch (cmd)
 80052e4:	2820      	cmp	r0, #32
 80052e6:	d012      	beq.n	800530e <CDC_Itf_Control+0x2a>
 80052e8:	2821      	cmp	r0, #33	; 0x21
 80052ea:	d122      	bne.n	8005332 <CDC_Itf_Control+0x4e>
    /* Set the new configuration */

    break;

  case CDC_GET_LINE_CODING:
    pbuf[0] = (uint8_t)(LineCoding.bitrate);
 80052ec:	4b12      	ldr	r3, [pc, #72]	; (8005338 <CDC_Itf_Control+0x54>)
 80052ee:	681a      	ldr	r2, [r3, #0]
 80052f0:	700a      	strb	r2, [r1, #0]
    pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	0a12      	lsrs	r2, r2, #8
 80052f6:	704a      	strb	r2, [r1, #1]
    pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 80052f8:	885a      	ldrh	r2, [r3, #2]
 80052fa:	708a      	strb	r2, [r1, #2]
    pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 80052fc:	78da      	ldrb	r2, [r3, #3]
 80052fe:	70ca      	strb	r2, [r1, #3]
    pbuf[4] = LineCoding.format;
 8005300:	791a      	ldrb	r2, [r3, #4]
 8005302:	710a      	strb	r2, [r1, #4]
    pbuf[5] = LineCoding.paritytype;
 8005304:	795a      	ldrb	r2, [r3, #5]
 8005306:	714a      	strb	r2, [r1, #5]
    pbuf[6] = LineCoding.datatype;     
 8005308:	799b      	ldrb	r3, [r3, #6]
 800530a:	718b      	strb	r3, [r1, #6]
    
    /* Add your code here */
    break;
 800530c:	e011      	b.n	8005332 <CDC_Itf_Control+0x4e>
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 800530e:	788b      	ldrb	r3, [r1, #2]
  case CDC_CLEAR_COMM_FEATURE:
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 8005310:	784a      	ldrb	r2, [r1, #1]
 8005312:	4809      	ldr	r0, [pc, #36]	; (8005338 <CDC_Itf_Control+0x54>)
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 8005314:	041b      	lsls	r3, r3, #16
 8005316:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  case CDC_CLEAR_COMM_FEATURE:
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 800531a:	780a      	ldrb	r2, [r1, #0]
 800531c:	4313      	orrs	r3, r2
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 800531e:	78ca      	ldrb	r2, [r1, #3]
 8005320:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  case CDC_CLEAR_COMM_FEATURE:
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 8005324:	6003      	str	r3, [r0, #0]
                            (pbuf[2] << 16) | (pbuf[3] << 24));
    LineCoding.format     = pbuf[4];
 8005326:	790b      	ldrb	r3, [r1, #4]
 8005328:	7103      	strb	r3, [r0, #4]
    LineCoding.paritytype = pbuf[5];
 800532a:	794b      	ldrb	r3, [r1, #5]
 800532c:	7143      	strb	r3, [r0, #5]
    LineCoding.datatype   = pbuf[6];
 800532e:	798b      	ldrb	r3, [r1, #6]
 8005330:	7183      	strb	r3, [r0, #6]
  default:
    break;
  }
  
  return (USBD_OK);
}
 8005332:	2000      	movs	r0, #0
 8005334:	4770      	bx	lr
 8005336:	bf00      	nop
 8005338:	20000160 	.word	0x20000160

0800533c <SPIx_Init>:
  * @brief SPIx Bus initialization
  * @param None
  * @retval None
  */
static void SPIx_Init(void)
{
 800533c:	b510      	push	{r4, lr}
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 800533e:	4c1c      	ldr	r4, [pc, #112]	; (80053b0 <SPIx_Init+0x74>)
  * @brief SPIx Bus initialization
  * @param None
  * @retval None
  */
static void SPIx_Init(void)
{
 8005340:	b086      	sub	sp, #24
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8005342:	4620      	mov	r0, r4
 8005344:	f7ff fa07 	bl	8004756 <HAL_SPI_GetState>
 8005348:	2800      	cmp	r0, #0
 800534a:	d12e      	bne.n	80053aa <SPIx_Init+0x6e>
  {
    /* SPI Config */
    SpiHandle.Instance = DISCOVERY_SPIx;
 800534c:	4b19      	ldr	r3, [pc, #100]	; (80053b4 <SPIx_Init+0x78>)
 800534e:	6023      	str	r3, [r4, #0]
      to verify these constraints:
      ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
      l3gd20 SPI interface max baudrate is 10MHz for write/read
      PCLK2 frequency is set to 90 MHz 
  */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8005350:	2318      	movs	r3, #24
 8005352:	61e3      	str	r3, [r4, #28]
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES; 
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
    SpiHandle.Init.CRCPolynomial = 7;
 8005354:	2307      	movs	r3, #7
 8005356:	62e3      	str	r3, [r4, #44]	; 0x2c
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 8005358:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800535c:	60e3      	str	r3, [r4, #12]
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
 800535e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005362:	61a3      	str	r3, [r4, #24]
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
    SpiHandle.Init.Mode = SPI_MODE_MASTER;
 8005364:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005368:	6063      	str	r3, [r4, #4]
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI1 clock  */
  DISCOVERY_SPIx_CLK_ENABLE();
 800536a:	4b13      	ldr	r3, [pc, #76]	; (80053b8 <SPIx_Init+0x7c>)
      ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
      l3gd20 SPI interface max baudrate is 10MHz for write/read
      PCLK2 frequency is set to 90 MHz 
  */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES; 
 800536c:	60a0      	str	r0, [r4, #8]
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 800536e:	6160      	str	r0, [r4, #20]
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005370:	6120      	str	r0, [r4, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8005372:	62a0      	str	r0, [r4, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial = 7;
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005374:	6220      	str	r0, [r4, #32]
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
 8005376:	6260      	str	r0, [r4, #36]	; 0x24
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI1 clock  */
  DISCOVERY_SPIx_CLK_ENABLE();
 8005378:	699a      	ldr	r2, [r3, #24]
 800537a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800537e:	619a      	str	r2, [r3, #24]

  /* enable SPI1 gpio clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8005380:	695a      	ldr	r2, [r3, #20]
 8005382:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005386:	615a      	str	r2, [r3, #20]

  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8005388:	23e0      	movs	r3, #224	; 0xe0
 800538a:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800538c:	2302      	movs	r3, #2
 800538e:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8005390:	2303      	movs	r3, #3
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();

  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
 8005392:	9003      	str	r0, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8005394:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8005396:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 800539a:	2305      	movs	r3, #5
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 800539c:	a901      	add	r1, sp, #4
  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 800539e:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 80053a0:	f7fd fc84 	bl	8002cac <HAL_GPIO_Init>
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
    SpiHandle.Init.Mode = SPI_MODE_MASTER;

    SPIx_MspInit(&SpiHandle);
    HAL_SPI_Init(&SpiHandle);
 80053a4:	4620      	mov	r0, r4
 80053a6:	f7ff f81e 	bl	80043e6 <HAL_SPI_Init>
  }
}
 80053aa:	b006      	add	sp, #24
 80053ac:	bd10      	pop	{r4, pc}
 80053ae:	bf00      	nop
 80053b0:	20000e28 	.word	0x20000e28
 80053b4:	40013000 	.word	0x40013000
 80053b8:	40021000 	.word	0x40021000

080053bc <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte : Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 80053bc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  uint8_t receivedbyte = 0;
 80053be:	2300      	movs	r3, #0
 80053c0:	f88d 3017 	strb.w	r3, [sp, #23]
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 80053c4:	4b0b      	ldr	r3, [pc, #44]	; (80053f4 <SPIx_WriteRead+0x38>)
  *         from the SPI bus.
  * @param  Byte : Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 80053c6:	f88d 000f 	strb.w	r0, [sp, #15]

  uint8_t receivedbyte = 0;
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	9300      	str	r3, [sp, #0]
 80053ce:	480a      	ldr	r0, [pc, #40]	; (80053f8 <SPIx_WriteRead+0x3c>)
 80053d0:	f10d 010f 	add.w	r1, sp, #15
 80053d4:	f10d 0217 	add.w	r2, sp, #23
 80053d8:	2301      	movs	r3, #1
 80053da:	f7ff f86f 	bl	80044bc <HAL_SPI_TransmitReceive>
 80053de:	b120      	cbz	r0, 80053ea <SPIx_WriteRead+0x2e>
  * @retval None
  */
static void SPIx_Error (void)
{
  /* De-initialize the SPI comunication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80053e0:	4805      	ldr	r0, [pc, #20]	; (80053f8 <SPIx_WriteRead+0x3c>)
 80053e2:	f7ff f854 	bl	800448e <HAL_SPI_DeInit>
  
  /* Re- Initiaize the SPI comunication BUS */
  SPIx_Init();
 80053e6:	f7ff ffa9 	bl	800533c <SPIx_Init>
  {
    SPIx_Error();
  }
  
  return receivedbyte;
}
 80053ea:	f89d 0017 	ldrb.w	r0, [sp, #23]
 80053ee:	b007      	add	sp, #28
 80053f0:	f85d fb04 	ldr.w	pc, [sp], #4
 80053f4:	20000178 	.word	0x20000178
 80053f8:	20000e28 	.word	0x20000e28

080053fc <I2Cx_Init>:
  * @brief Discovery I2Cx Bus initialization
  * @param None
  * @retval None
  */
static void I2Cx_Init(void)
{
 80053fc:	b530      	push	{r4, r5, lr}
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80053fe:	4c16      	ldr	r4, [pc, #88]	; (8005458 <I2Cx_Init+0x5c>)
  * @brief Discovery I2Cx Bus initialization
  * @param None
  * @retval None
  */
static void I2Cx_Init(void)
{
 8005400:	b087      	sub	sp, #28
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8005402:	4620      	mov	r0, r4
 8005404:	f7fe ff36 	bl	8004274 <HAL_I2C_GetState>
 8005408:	bb18      	cbnz	r0, 8005452 <I2Cx_Init+0x56>
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
 800540a:	4b14      	ldr	r3, [pc, #80]	; (800545c <I2Cx_Init+0x60>)
 800540c:	6023      	str	r3, [r4, #0]
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS;
 800540e:	2332      	movs	r3, #50	; 0x32
 8005410:	60a3      	str	r3, [r4, #8]
{

  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 8005412:	4d13      	ldr	r5, [pc, #76]	; (8005460 <I2Cx_Init+0x64>)
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS;
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 8005414:	6120      	str	r0, [r4, #16]
{
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS;
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005416:	2301      	movs	r3, #1
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
    I2cHandle.Init.OwnAddress2 = 0;
 8005418:	6160      	str	r0, [r4, #20]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 800541a:	61e0      	str	r0, [r4, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;	
 800541c:	6220      	str	r0, [r4, #32]
{
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS;
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800541e:	60e3      	str	r3, [r4, #12]
{

  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 8005420:	696b      	ldr	r3, [r5, #20]
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8005422:	4810      	ldr	r0, [pc, #64]	; (8005464 <I2Cx_Init+0x68>)
{

  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 8005424:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005428:	616b      	str	r3, [r5, #20]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
 800542a:	23c0      	movs	r3, #192	; 0xc0
 800542c:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800542e:	2302      	movs	r3, #2
 8005430:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 8005432:	9303      	str	r3, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8005434:	2303      	movs	r3, #3
 8005436:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
 8005438:	2304      	movs	r3, #4
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 800543a:	eb0d 0103 	add.w	r1, sp, r3
  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
 800543e:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8005440:	f7fd fc34 	bl	8002cac <HAL_GPIO_Init>

  /* Enable the I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8005444:	69eb      	ldr	r3, [r5, #28]
 8005446:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800544a:	61eb      	str	r3, [r5, #28]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;	

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
    HAL_I2C_Init(&I2cHandle);
 800544c:	4620      	mov	r0, r4
 800544e:	f7fe fdb3 	bl	8003fb8 <HAL_I2C_Init>
  }
}
 8005452:	b007      	add	sp, #28
 8005454:	bd30      	pop	{r4, r5, pc}
 8005456:	bf00      	nop
 8005458:	20000e88 	.word	0x20000e88
 800545c:	40005400 	.word	0x40005400
 8005460:	40021000 	.word	0x40021000
 8005464:	48000400 	.word	0x48000400

08005468 <BSP_LED_Init>:
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8005468:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800546a:	4604      	mov	r4, r0
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 800546c:	b086      	sub	sp, #24
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800546e:	b168      	cbz	r0, 800548c <BSP_LED_Init+0x24>
 8005470:	2801      	cmp	r0, #1
 8005472:	d00b      	beq.n	800548c <BSP_LED_Init+0x24>
 8005474:	2802      	cmp	r0, #2
 8005476:	d009      	beq.n	800548c <BSP_LED_Init+0x24>
 8005478:	2803      	cmp	r0, #3
 800547a:	d007      	beq.n	800548c <BSP_LED_Init+0x24>
 800547c:	2804      	cmp	r0, #4
 800547e:	d005      	beq.n	800548c <BSP_LED_Init+0x24>
 8005480:	2805      	cmp	r0, #5
 8005482:	d003      	beq.n	800548c <BSP_LED_Init+0x24>
 8005484:	2806      	cmp	r0, #6
 8005486:	d001      	beq.n	800548c <BSP_LED_Init+0x24>
 8005488:	2807      	cmp	r0, #7
 800548a:	d104      	bne.n	8005496 <BSP_LED_Init+0x2e>
 800548c:	4a0d      	ldr	r2, [pc, #52]	; (80054c4 <BSP_LED_Init+0x5c>)
 800548e:	6953      	ldr	r3, [r2, #20]
 8005490:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005494:	6153      	str	r3, [r2, #20]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
 8005496:	4b0c      	ldr	r3, [pc, #48]	; (80054c8 <BSP_LED_Init+0x60>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 8005498:	4e0c      	ldr	r6, [pc, #48]	; (80054cc <BSP_LED_Init+0x64>)
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
 800549a:	f833 5014 	ldrh.w	r5, [r3, r4, lsl #1]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 800549e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
 80054a2:	9501      	str	r5, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80054a4:	2301      	movs	r3, #1
 80054a6:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80054a8:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 80054aa:	a901      	add	r1, sp, #4

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80054ac:	2303      	movs	r3, #3
 80054ae:	9304      	str	r3, [sp, #16]
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 80054b0:	f7fd fbfc 	bl	8002cac <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80054b4:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80054b8:	4629      	mov	r1, r5
 80054ba:	2200      	movs	r2, #0
 80054bc:	f7fd fcc0 	bl	8002e40 <HAL_GPIO_WritePin>
}
 80054c0:	b006      	add	sp, #24
 80054c2:	bd70      	pop	{r4, r5, r6, pc}
 80054c4:	40021000 	.word	0x40021000
 80054c8:	0801aebc 	.word	0x0801aebc
 80054cc:	20000184 	.word	0x20000184

080054d0 <BSP_LED_On>:
  *     @arg LED10
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 80054d0:	4a04      	ldr	r2, [pc, #16]	; (80054e4 <BSP_LED_On+0x14>)
  *     @arg LED9
  *     @arg LED10
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80054d2:	4603      	mov	r3, r0
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 80054d4:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 80054d8:	4a03      	ldr	r2, [pc, #12]	; (80054e8 <BSP_LED_On+0x18>)
 80054da:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80054de:	2201      	movs	r2, #1
 80054e0:	f7fd bcae 	b.w	8002e40 <HAL_GPIO_WritePin>
 80054e4:	20000184 	.word	0x20000184
 80054e8:	0801aebc 	.word	0x0801aebc

080054ec <BSP_LED_Off>:
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 80054ec:	4a04      	ldr	r2, [pc, #16]	; (8005500 <BSP_LED_Off+0x14>)
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 80054ee:	4603      	mov	r3, r0
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 80054f0:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 80054f4:	4a03      	ldr	r2, [pc, #12]	; (8005504 <BSP_LED_Off+0x18>)
 80054f6:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80054fa:	2200      	movs	r2, #0
 80054fc:	f7fd bca0 	b.w	8002e40 <HAL_GPIO_WritePin>
 8005500:	20000184 	.word	0x20000184
 8005504:	0801aebc 	.word	0x0801aebc

08005508 <BSP_LED_Toggle>:
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8005508:	4a04      	ldr	r2, [pc, #16]	; (800551c <BSP_LED_Toggle+0x14>)
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 800550a:	4603      	mov	r3, r0
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 800550c:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8005510:	4a03      	ldr	r2, [pc, #12]	; (8005520 <BSP_LED_Toggle+0x18>)
 8005512:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8005516:	f7fd bc98 	b.w	8002e4a <HAL_GPIO_TogglePin>
 800551a:	bf00      	nop
 800551c:	20000184 	.word	0x20000184
 8005520:	0801aebc 	.word	0x0801aebc

08005524 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8005524:	b510      	push	{r4, lr}
 8005526:	4b19      	ldr	r3, [pc, #100]	; (800558c <BSP_PB_Init+0x68>)
 8005528:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 800552a:	b918      	cbnz	r0, 8005534 <BSP_PB_Init+0x10>
 800552c:	695a      	ldr	r2, [r3, #20]
 800552e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005532:	615a      	str	r2, [r3, #20]
  __SYSCFG_CLK_ENABLE();
 8005534:	699a      	ldr	r2, [r3, #24]
 8005536:	f042 0201 	orr.w	r2, r2, #1
 800553a:	619a      	str	r2, [r3, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 800553c:	b969      	cbnz	r1, 800555a <BSP_PB_Init+0x36>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 800553e:	2301      	movs	r3, #1
 8005540:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005542:	2302      	movs	r3, #2
 8005544:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8005546:	2303      	movs	r3, #3
 8005548:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800554a:	4b11      	ldr	r3, [pc, #68]	; (8005590 <BSP_PB_Init+0x6c>)

  if (ButtonMode == BUTTON_MODE_GPIO)
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800554c:	9102      	str	r1, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800554e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8005552:	a901      	add	r1, sp, #4
 8005554:	f7fd fbaa 	bl	8002cac <HAL_GPIO_Init>
 8005558:	e016      	b.n	8005588 <BSP_PB_Init+0x64>
  }

  if (ButtonMode == BUTTON_MODE_EXTI)
 800555a:	2901      	cmp	r1, #1
 800555c:	d114      	bne.n	8005588 <BSP_PB_Init+0x64>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800555e:	2303      	movs	r3, #3
 8005560:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
 8005562:	4b0c      	ldr	r3, [pc, #48]	; (8005594 <BSP_PB_Init+0x70>)
 8005564:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8005566:	4b0a      	ldr	r3, [pc, #40]	; (8005590 <BSP_PB_Init+0x6c>)
  }

  if (ButtonMode == BUTTON_MODE_EXTI)
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8005568:	9101      	str	r1, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800556a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

  if (ButtonMode == BUTTON_MODE_EXTI)
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800556e:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8005570:	a901      	add	r1, sp, #4

  if (ButtonMode == BUTTON_MODE_EXTI)
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005572:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8005574:	f7fd fb9a 	bl	8002cac <HAL_GPIO_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8005578:	2006      	movs	r0, #6
 800557a:	210f      	movs	r1, #15
 800557c:	4622      	mov	r2, r4
 800557e:	f7fd fb43 	bl	8002c08 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8005582:	2006      	movs	r0, #6
 8005584:	f7fd fb70 	bl	8002c68 <HAL_NVIC_EnableIRQ>
  }
}
 8005588:	b006      	add	sp, #24
 800558a:	bd10      	pop	{r4, pc}
 800558c:	40021000 	.word	0x40021000
 8005590:	2000017c 	.word	0x2000017c
 8005594:	10110000 	.word	0x10110000

08005598 <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8005598:	b508      	push	{r3, lr}
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 800559a:	4b03      	ldr	r3, [pc, #12]	; (80055a8 <BSP_PB_GetState+0x10>)
 800559c:	2101      	movs	r1, #1
 800559e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80055a2:	f7fd fc47 	bl	8002e34 <HAL_GPIO_ReadPin>
}
 80055a6:	bd08      	pop	{r3, pc}
 80055a8:	2000017c 	.word	0x2000017c

080055ac <GYRO_IO_Init>:
  * @brief  Configures the GYROSCOPE SPI interface.
  * @param  None
  * @retval None
  */
void GYRO_IO_Init(void)
{
 80055ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 80055b0:	4c16      	ldr	r4, [pc, #88]	; (800560c <GYRO_IO_Init+0x60>)
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 80055b2:	4d17      	ldr	r5, [pc, #92]	; (8005610 <GYRO_IO_Init+0x64>)
{
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 80055b4:	6963      	ldr	r3, [r4, #20]
  * @brief  Configures the GYROSCOPE SPI interface.
  * @param  None
  * @retval None
  */
void GYRO_IO_Init(void)
{
 80055b6:	b087      	sub	sp, #28
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 80055b8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80055bc:	6163      	str	r3, [r4, #20]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80055be:	2600      	movs	r6, #0
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 80055c0:	f04f 0908 	mov.w	r9, #8
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80055c4:	f04f 0801 	mov.w	r8, #1
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80055c8:	2703      	movs	r7, #3
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 80055ca:	4628      	mov	r0, r5
 80055cc:	a901      	add	r1, sp, #4
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 80055ce:	f8cd 9004 	str.w	r9, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80055d2:	f8cd 8008 	str.w	r8, [sp, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80055d6:	9603      	str	r6, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80055d8:	9704      	str	r7, [sp, #16]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 80055da:	f7fd fb67 	bl	8002cac <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();
 80055de:	4642      	mov	r2, r8
 80055e0:	4628      	mov	r0, r5
 80055e2:	4649      	mov	r1, r9
 80055e4:	f7fd fc2c 	bl	8002e40 <HAL_GPIO_WritePin>

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 80055e8:	6963      	ldr	r3, [r4, #20]
 80055ea:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80055ee:	6163      	str	r3, [r4, #20]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull= GPIO_NOPULL;
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 80055f0:	4628      	mov	r0, r5
  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 80055f2:	2306      	movs	r3, #6
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull= GPIO_NOPULL;
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 80055f4:	a901      	add	r1, sp, #4
  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 80055f6:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 80055f8:	9602      	str	r6, [sp, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80055fa:	9704      	str	r7, [sp, #16]
  GPIO_InitStructure.Pull= GPIO_NOPULL;
 80055fc:	9603      	str	r6, [sp, #12]
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 80055fe:	f7fd fb55 	bl	8002cac <HAL_GPIO_Init>
  
  SPIx_Init();
 8005602:	f7ff fe9b 	bl	800533c <SPIx_Init>
}
 8005606:	b007      	add	sp, #28
 8005608:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800560c:	40021000 	.word	0x40021000
 8005610:	48001000 	.word	0x48001000

08005614 <GYRO_IO_Write>:
{
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 8005614:	2a01      	cmp	r2, #1
  * @param  WriteAddr : GYROSCOPE's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  * @retval None
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8005616:	b570      	push	{r4, r5, r6, lr}
 8005618:	460d      	mov	r5, r1
 800561a:	4606      	mov	r6, r0
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 800561c:	bf88      	it	hi
 800561e:	f041 0540 	orrhi.w	r5, r1, #64	; 0x40
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8005622:	480c      	ldr	r0, [pc, #48]	; (8005654 <GYRO_IO_Write+0x40>)
  * @param  WriteAddr : GYROSCOPE's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  * @retval None
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8005624:	4614      	mov	r4, r2
  if(NumByteToWrite > 0x01)
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8005626:	2108      	movs	r1, #8
 8005628:	2200      	movs	r2, #0
 800562a:	f7fd fc09 	bl	8002e40 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 800562e:	4628      	mov	r0, r5
 8005630:	f7ff fec4 	bl	80053bc <SPIx_WriteRead>
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 8005634:	b134      	cbz	r4, 8005644 <GYRO_IO_Write+0x30>
  {
    SPIx_WriteRead(*pBuffer);
 8005636:	f816 0b01 	ldrb.w	r0, [r6], #1
    NumByteToWrite--;
 800563a:	3c01      	subs	r4, #1
  SPIx_WriteRead(WriteAddr);
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
  {
    SPIx_WriteRead(*pBuffer);
 800563c:	f7ff febe 	bl	80053bc <SPIx_WriteRead>
    NumByteToWrite--;
 8005640:	b2a4      	uxth	r4, r4
 8005642:	e7f7      	b.n	8005634 <GYRO_IO_Write+0x20>
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8005644:	4803      	ldr	r0, [pc, #12]	; (8005654 <GYRO_IO_Write+0x40>)
 8005646:	2108      	movs	r1, #8
 8005648:	2201      	movs	r2, #1
}
 800564a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    NumByteToWrite--;
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 800564e:	f7fd bbf7 	b.w	8002e40 <HAL_GPIO_WritePin>
 8005652:	bf00      	nop
 8005654:	48001000 	.word	0x48001000

08005658 <GYRO_IO_Read>:
  * @param  NumByteToRead : number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
  if(NumByteToRead > 0x01)
 8005658:	2a01      	cmp	r2, #1
  * @param  ReadAddr : GYROSCOPE's internal address to read from.
  * @param  NumByteToRead : number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 800565a:	b570      	push	{r4, r5, r6, lr}
  if(NumByteToRead > 0x01)
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 800565c:	bf8c      	ite	hi
 800565e:	f041 05c0 	orrhi.w	r5, r1, #192	; 0xc0
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 8005662:	f041 0580 	orrls.w	r5, r1, #128	; 0x80
  * @param  ReadAddr : GYROSCOPE's internal address to read from.
  * @param  NumByteToRead : number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 8005666:	4606      	mov	r6, r0
 8005668:	4614      	mov	r4, r2
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 800566a:	480c      	ldr	r0, [pc, #48]	; (800569c <GYRO_IO_Read+0x44>)
 800566c:	2108      	movs	r1, #8
 800566e:	2200      	movs	r2, #0
 8005670:	f7fd fbe6 	bl	8002e40 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 8005674:	4628      	mov	r0, r5
 8005676:	f7ff fea1 	bl	80053bc <SPIx_WriteRead>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 800567a:	b13c      	cbz	r4, 800568c <GYRO_IO_Read+0x34>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYROSCOPE (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 800567c:	2000      	movs	r0, #0
 800567e:	f7ff fe9d 	bl	80053bc <SPIx_WriteRead>
    NumByteToRead--;
 8005682:	3c01      	subs	r4, #1
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYROSCOPE (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 8005684:	f806 0b01 	strb.w	r0, [r6], #1
    NumByteToRead--;
 8005688:	b2a4      	uxth	r4, r4
 800568a:	e7f6      	b.n	800567a <GYRO_IO_Read+0x22>
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 800568c:	4803      	ldr	r0, [pc, #12]	; (800569c <GYRO_IO_Read+0x44>)
 800568e:	2108      	movs	r1, #8
 8005690:	2201      	movs	r2, #1
}  
 8005692:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    NumByteToRead--;
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8005696:	f7fd bbd3 	b.w	8002e40 <HAL_GPIO_WritePin>
 800569a:	bf00      	nop
 800569c:	48001000 	.word	0x48001000

080056a0 <COMPASSACCELERO_IO_Init>:
void COMPASSACCELERO_IO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 80056a0:	4b16      	ldr	r3, [pc, #88]	; (80056fc <COMPASSACCELERO_IO_Init+0x5c>)
 80056a2:	695a      	ldr	r2, [r3, #20]
  * @brief  Configures COMPASS / ACCELEROMETER I2C interface.
  * @param  None
  * @retval None
  */
void COMPASSACCELERO_IO_Init(void)
{
 80056a4:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 80056a6:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80056aa:	615a      	str	r2, [r3, #20]
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 80056ac:	695a      	ldr	r2, [r3, #20]
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 80056ae:	4d14      	ldr	r5, [pc, #80]	; (8005700 <COMPASSACCELERO_IO_Init+0x60>)
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 80056b0:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
  * @brief  Configures COMPASS / ACCELEROMETER I2C interface.
  * @param  None
  * @retval None
  */
void COMPASSACCELERO_IO_Init(void)
{
 80056b4:	b086      	sub	sp, #24
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 80056b6:	615a      	str	r2, [r3, #20]
  
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
 80056b8:	2304      	movs	r3, #4
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 80056ba:	2400      	movs	r4, #0
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 80056bc:	eb0d 0103 	add.w	r1, sp, r3
  
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80056c0:	2603      	movs	r6, #3
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 80056c2:	4628      	mov	r0, r5
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
  
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
 80056c4:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 80056c6:	9402      	str	r4, [sp, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80056c8:	9403      	str	r4, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80056ca:	9604      	str	r6, [sp, #16]
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 80056cc:	f7fd faee 	bl	8002cac <HAL_GPIO_Init>
  
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_DRDY_EXTI_IRQn, 0x00, 0x00);
 80056d0:	4622      	mov	r2, r4
 80056d2:	4621      	mov	r1, r4
 80056d4:	2008      	movs	r0, #8
 80056d6:	f7fd fa97 	bl	8002c08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ACCELERO_DRDY_EXTI_IRQn);
 80056da:	2008      	movs	r0, #8
 80056dc:	f7fd fac4 	bl	8002c68 <HAL_NVIC_EnableIRQ>
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 80056e0:	2330      	movs	r3, #48	; 0x30
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 80056e2:	4628      	mov	r0, r5
 80056e4:	a901      	add	r1, sp, #4
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_DRDY_EXTI_IRQn, 0x00, 0x00);
  HAL_NVIC_EnableIRQ(ACCELERO_DRDY_EXTI_IRQn);
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 80056e6:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 80056e8:	9402      	str	r4, [sp, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80056ea:	9604      	str	r6, [sp, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80056ec:	9403      	str	r4, [sp, #12]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 80056ee:	f7fd fadd 	bl	8002cac <HAL_GPIO_Init>
  
  I2Cx_Init();
 80056f2:	f7ff fe83 	bl	80053fc <I2Cx_Init>
}
 80056f6:	b006      	add	sp, #24
 80056f8:	bd70      	pop	{r4, r5, r6, pc}
 80056fa:	bf00      	nop
 80056fc:	40021000 	.word	0x40021000
 8005700:	48001000 	.word	0x48001000

08005704 <COMPASSACCELERO_IO_ITConfig>:
  * @brief  Configures COMPASS / ACCELERO click IT
  * @param  None
  * @retval None
  */
void COMPASSACCELERO_IO_ITConfig(void)
{
 8005704:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 8005706:	4a0e      	ldr	r2, [pc, #56]	; (8005740 <COMPASSACCELERO_IO_ITConfig+0x3c>)
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8005708:	480e      	ldr	r0, [pc, #56]	; (8005744 <COMPASSACCELERO_IO_ITConfig+0x40>)
void COMPASSACCELERO_IO_ITConfig(void)
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 800570a:	6953      	ldr	r3, [r2, #20]
  * @brief  Configures COMPASS / ACCELERO click IT
  * @param  None
  * @retval None
  */
void COMPASSACCELERO_IO_ITConfig(void)
{
 800570c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 800570e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005712:	6153      	str	r3, [r2, #20]
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 8005714:	2330      	movs	r3, #48	; 0x30
 8005716:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 8005718:	4b0b      	ldr	r3, [pc, #44]	; (8005748 <COMPASSACCELERO_IO_ITConfig+0x44>)
 800571a:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800571c:	2400      	movs	r4, #0
  ACCELERO_INT_GPIO_CLK_ENABLE();
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800571e:	2303      	movs	r3, #3
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8005720:	a901      	add	r1, sp, #4
  ACCELERO_INT_GPIO_CLK_ENABLE();
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8005722:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8005724:	9403      	str	r4, [sp, #12]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8005726:	f7fd fac1 	bl	8002cac <HAL_GPIO_Init>
  
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_INT1_EXTI_IRQn, 0x00, 0x00);
 800572a:	4621      	mov	r1, r4
 800572c:	4622      	mov	r2, r4
 800572e:	200a      	movs	r0, #10
 8005730:	f7fd fa6a 	bl	8002c08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ACCELERO_INT1_EXTI_IRQn);
 8005734:	200a      	movs	r0, #10
 8005736:	f7fd fa97 	bl	8002c68 <HAL_NVIC_EnableIRQ>
  
}
 800573a:	b006      	add	sp, #24
 800573c:	bd10      	pop	{r4, pc}
 800573e:	bf00      	nop
 8005740:	40021000 	.word	0x40021000
 8005744:	48001000 	.word	0x48001000
 8005748:	10110000 	.word	0x10110000

0800574c <COMPASSACCELERO_IO_Write>:
  * @param  RegisterAddr specifies the COMPASS / ACCELEROMETER register to be written.
  * @param  Value : Data to be written
  * @retval   None
 */
void COMPASSACCELERO_IO_Write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value)
{
 800574c:	b510      	push	{r4, lr}
 800574e:	b086      	sub	sp, #24
 8005750:	ab06      	add	r3, sp, #24
 8005752:	4604      	mov	r4, r0
 8005754:	f803 2d01 	strb.w	r2, [r3, #-1]!
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 8005758:	460a      	mov	r2, r1
 800575a:	9300      	str	r3, [sp, #0]
 800575c:	4908      	ldr	r1, [pc, #32]	; (8005780 <COMPASSACCELERO_IO_Write+0x34>)
 800575e:	4809      	ldr	r0, [pc, #36]	; (8005784 <COMPASSACCELERO_IO_Write+0x38>)
 8005760:	2301      	movs	r3, #1
 8005762:	9301      	str	r3, [sp, #4]
 8005764:	6809      	ldr	r1, [r1, #0]
 8005766:	9102      	str	r1, [sp, #8]
 8005768:	4621      	mov	r1, r4
 800576a:	f7fe fc85 	bl	8004078 <HAL_I2C_Mem_Write>
  
  /* Check the communication status */
  if(status != HAL_OK)
 800576e:	b120      	cbz	r0, 800577a <COMPASSACCELERO_IO_Write+0x2e>
  * @retval None
  */
static void I2Cx_Error (void)
{
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8005770:	4804      	ldr	r0, [pc, #16]	; (8005784 <COMPASSACCELERO_IO_Write+0x38>)
 8005772:	f7fe fc6a 	bl	800404a <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 8005776:	f7ff fe41 	bl	80053fc <I2Cx_Init>
 */
void COMPASSACCELERO_IO_Write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value)
{
  /* call I2Cx Read data bus function */
  I2Cx_WriteData(DeviceAddr, RegisterAddr, Value);
}
 800577a:	b006      	add	sp, #24
 800577c:	bd10      	pop	{r4, pc}
 800577e:	bf00      	nop
 8005780:	20000180 	.word	0x20000180
 8005784:	20000e88 	.word	0x20000e88

08005788 <COMPASSACCELERO_IO_Read>:
  * @param  DeviceAddr : specifies the slave address to be programmed(ACC_I2C_ADDRESS or MAG_I2C_ADDRESS).
  * @param  RegisterAddr : specifies the COMPASS / ACCELEROMETER internal address register to read from
  * @retval ACCELEROMETER register value
  */ 
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
 8005788:	b510      	push	{r4, lr}
 800578a:	b086      	sub	sp, #24
  * @retval Data read at register @
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint8_t value = 0;
 800578c:	ab06      	add	r3, sp, #24
 800578e:	2200      	movs	r2, #0
 8005790:	f803 2d01 	strb.w	r2, [r3, #-1]!
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8005794:	460a      	mov	r2, r1
 8005796:	9300      	str	r3, [sp, #0]
 8005798:	4909      	ldr	r1, [pc, #36]	; (80057c0 <COMPASSACCELERO_IO_Read+0x38>)
 800579a:	2301      	movs	r3, #1
 800579c:	9301      	str	r3, [sp, #4]
  * @param  DeviceAddr : specifies the slave address to be programmed(ACC_I2C_ADDRESS or MAG_I2C_ADDRESS).
  * @param  RegisterAddr : specifies the COMPASS / ACCELEROMETER internal address register to read from
  * @retval ACCELEROMETER register value
  */ 
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
 800579e:	4604      	mov	r4, r0
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint8_t value = 0;
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 80057a0:	6809      	ldr	r1, [r1, #0]
 80057a2:	9102      	str	r1, [sp, #8]
 80057a4:	4807      	ldr	r0, [pc, #28]	; (80057c4 <COMPASSACCELERO_IO_Read+0x3c>)
 80057a6:	4621      	mov	r1, r4
 80057a8:	f7fe fce2 	bl	8004170 <HAL_I2C_Mem_Read>
 
  /* Check the communication status */
  if(status != HAL_OK)
 80057ac:	b120      	cbz	r0, 80057b8 <COMPASSACCELERO_IO_Read+0x30>
  * @retval None
  */
static void I2Cx_Error (void)
{
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 80057ae:	4805      	ldr	r0, [pc, #20]	; (80057c4 <COMPASSACCELERO_IO_Read+0x3c>)
 80057b0:	f7fe fc4b 	bl	800404a <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 80057b4:	f7ff fe22 	bl	80053fc <I2Cx_Init>
  */ 
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
  /* call I2Cx Read data bus function */   
  return I2Cx_ReadData(DeviceAddr, RegisterAddr);
}
 80057b8:	f89d 0017 	ldrb.w	r0, [sp, #23]
 80057bc:	b006      	add	sp, #24
 80057be:	bd10      	pop	{r4, pc}
 80057c0:	20000180 	.word	0x20000180
 80057c4:	20000e88 	.word	0x20000e88

080057c8 <BSP_ACCELERO_Init>:
  * @brief  Set ACCELEROMETER Initialization.
  * @param  None
  * @retval ACCELERO_OK if no problem during initialization
  */
uint8_t BSP_ACCELERO_Init(void)
{  
 80057c8:	b538      	push	{r3, r4, r5, lr}
  uint8_t ret = ACCELERO_ERROR;
  uint16_t ctrl = 0x0000;
  ACCELERO_InitTypeDef LSM303DLHC_InitStructure;
  ACCELERO_FilterConfigTypeDef LSM303DLHC_FilterStructure;
 
  if(Lsm303dlhcDrv.ReadID() == I_AM_LMS303DLHC)
 80057ca:	4c09      	ldr	r4, [pc, #36]	; (80057f0 <BSP_ACCELERO_Init+0x28>)
 80057cc:	6863      	ldr	r3, [r4, #4]
 80057ce:	4798      	blx	r3
 80057d0:	2833      	cmp	r0, #51	; 0x33
 80057d2:	d10b      	bne.n	80057ec <BSP_ACCELERO_Init+0x24>
  {
    /* Initialize the gyroscope driver structure */
    AccelerometerDrv = &Lsm303dlhcDrv;
 80057d4:	4d07      	ldr	r5, [pc, #28]	; (80057f4 <BSP_ACCELERO_Init+0x2c>)
    
    ctrl |= ((LSM303DLHC_InitStructure.BlockData_Update | LSM303DLHC_InitStructure.Endianness | \
                      LSM303DLHC_InitStructure.AccFull_Scale | LSM303DLHC_InitStructure.High_Resolution) << 8);
    
  /* Configure the accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 80057d6:	6823      	ldr	r3, [r4, #0]
  ACCELERO_FilterConfigTypeDef LSM303DLHC_FilterStructure;
 
  if(Lsm303dlhcDrv.ReadID() == I_AM_LMS303DLHC)
  {
    /* Initialize the gyroscope driver structure */
    AccelerometerDrv = &Lsm303dlhcDrv;
 80057d8:	602c      	str	r4, [r5, #0]
    
    ctrl |= ((LSM303DLHC_InitStructure.BlockData_Update | LSM303DLHC_InitStructure.Endianness | \
                      LSM303DLHC_InitStructure.AccFull_Scale | LSM303DLHC_InitStructure.High_Resolution) << 8);
    
  /* Configure the accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 80057da:	f640 0047 	movw	r0, #2119	; 0x847
 80057de:	4798      	blx	r3
                      LSM303DLHC_FilterStructure.HighPassFilter_CutOff_Frequency|\
                      LSM303DLHC_FilterStructure.HighPassFilter_AOI1|\
                      LSM303DLHC_FilterStructure.HighPassFilter_AOI2);

  /* Configure the accelerometer LPF main parameters */
    AccelerometerDrv->FilterConfig(ctrl);
 80057e0:	682b      	ldr	r3, [r5, #0]
 80057e2:	2090      	movs	r0, #144	; 0x90
 80057e4:	6a1b      	ldr	r3, [r3, #32]
 80057e6:	4798      	blx	r3

    ret = ACCELERO_OK;
 80057e8:	2000      	movs	r0, #0
 80057ea:	bd38      	pop	{r3, r4, r5, pc}
  }  
  else
  {
    ret = ACCELERO_ERROR;
 80057ec:	2001      	movs	r0, #1
  }

  return ret;
}
 80057ee:	bd38      	pop	{r3, r4, r5, pc}
 80057f0:	200001a4 	.word	0x200001a4
 80057f4:	20000ec0 	.word	0x20000ec0

080057f8 <BSP_ACCELERO_GetXYZ>:
  *                 pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
* @retval None
*/
void BSP_ACCELERO_GetXYZ(int16_t *pDataXYZ)
{
  if(AccelerometerDrv->GetXYZ!= NULL)
 80057f8:	4b02      	ldr	r3, [pc, #8]	; (8005804 <BSP_ACCELERO_GetXYZ+0xc>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057fe:	b103      	cbz	r3, 8005802 <BSP_ACCELERO_GetXYZ+0xa>
  {   
    AccelerometerDrv->GetXYZ(pDataXYZ);
 8005800:	4718      	bx	r3
 8005802:	4770      	bx	lr
 8005804:	20000ec0 	.word	0x20000ec0

08005808 <BSP_GYRO_Init>:
  * @brief  Set GYROSCOPE Initialization.
  * @param  None
  * @retval GYRO_OK if no problem during initialization
  */
uint8_t BSP_GYRO_Init(void)
{  
 8005808:	b538      	push	{r3, r4, r5, lr}
  uint8_t ret = GYRO_ERROR;
  uint16_t ctrl = 0x0000;
  GYRO_InitTypeDef L3GD20_InitStructure;
  GYRO_FilterConfigTypeDef L3GD20_FilterStructure;

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 800580a:	4c0e      	ldr	r4, [pc, #56]	; (8005844 <BSP_GYRO_Init+0x3c>)
 800580c:	6863      	ldr	r3, [r4, #4]
 800580e:	4798      	blx	r3
 8005810:	28d4      	cmp	r0, #212	; 0xd4
 8005812:	4625      	mov	r5, r4
 8005814:	d10f      	bne.n	8005836 <BSP_GYRO_Init+0x2e>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 8005816:	4c0c      	ldr	r4, [pc, #48]	; (8005848 <BSP_GYRO_Init+0x40>)
	
    ctrl |= (uint16_t) ((L3GD20_InitStructure.BlockData_Update | L3GD20_InitStructure.Endianness | \
                        L3GD20_InitStructure.Full_Scale) << 8);

    /* L3gd20 Init */	 
    GyroscopeDrv->Init(ctrl);
 8005818:	682b      	ldr	r3, [r5, #0]
  GYRO_FilterConfigTypeDef L3GD20_FilterStructure;

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 800581a:	6025      	str	r5, [r4, #0]
	
    ctrl |= (uint16_t) ((L3GD20_InitStructure.BlockData_Update | L3GD20_InitStructure.Endianness | \
                        L3GD20_InitStructure.Full_Scale) << 8);

    /* L3gd20 Init */	 
    GyroscopeDrv->Init(ctrl);
 800581c:	f241 003f 	movw	r0, #4159	; 0x103f
 8005820:	4798      	blx	r3
    L3GD20_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_0;
	
    ctrl = (uint8_t) ((L3GD20_FilterStructure.HighPassFilter_Mode_Selection |\
                       L3GD20_FilterStructure.HighPassFilter_CutOff_Frequency));		
	
    GyroscopeDrv->FilterConfig(ctrl) ;
 8005822:	6823      	ldr	r3, [r4, #0]
 8005824:	2000      	movs	r0, #0
 8005826:	6a1b      	ldr	r3, [r3, #32]
 8005828:	4798      	blx	r3
  
    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 800582a:	6823      	ldr	r3, [r4, #0]
 800582c:	2010      	movs	r0, #16
 800582e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005830:	4798      	blx	r3
	
    ret = GYRO_OK;
 8005832:	2000      	movs	r0, #0
 8005834:	bd38      	pop	{r3, r4, r5, pc}
  uint8_t ret = GYRO_ERROR;
  uint16_t ctrl = 0x0000;
  GYRO_InitTypeDef L3GD20_InitStructure;
  GYRO_FilterConfigTypeDef L3GD20_FilterStructure;

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 8005836:	6863      	ldr	r3, [r4, #4]
 8005838:	4798      	blx	r3
 800583a:	28d5      	cmp	r0, #213	; 0xd5
 800583c:	d0eb      	beq.n	8005816 <BSP_GYRO_Init+0xe>
	
    ret = GYRO_OK;
  }
  else
  {
    ret = GYRO_ERROR;
 800583e:	2001      	movs	r0, #1
  }
  
  return ret;
}
 8005840:	bd38      	pop	{r3, r4, r5, pc}
 8005842:	bf00      	nop
 8005844:	200001d0 	.word	0x200001d0
 8005848:	20000ec4 	.word	0x20000ec4

0800584c <BSP_GYRO_GetXYZ>:
  * @param pfData: pointer on floating array         
  * @retval None
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
  if(GyroscopeDrv->GetXYZ!= NULL)
 800584c:	4b02      	ldr	r3, [pc, #8]	; (8005858 <BSP_GYRO_GetXYZ+0xc>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005852:	b103      	cbz	r3, 8005856 <BSP_GYRO_GetXYZ+0xa>
  {
	GyroscopeDrv->GetXYZ(pfData);
 8005854:	4718      	bx	r3
 8005856:	4770      	bx	lr
 8005858:	20000ec4 	.word	0x20000ec4

0800585c <LSM303DLHC_AccInit>:
  * @brief    Set LSM303DLHC Initialization.
  * @param  InitStruct: init parameters
  * @retval   None
  */
void LSM303DLHC_AccInit(uint16_t InitStruct)
{  
 800585c:	b510      	push	{r4, lr}
 800585e:	4604      	mov	r4, r0
  uint8_t ctrl = 0x00;
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
 8005860:	f7ff ff1e 	bl	80056a0 <COMPASSACCELERO_IO_Init>
  
  /* Write value to ACC MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG1_A, ctrl);
 8005864:	b2e2      	uxtb	r2, r4
 8005866:	2032      	movs	r0, #50	; 0x32
 8005868:	2120      	movs	r1, #32
 800586a:	f7ff ff6f 	bl	800574c <COMPASSACCELERO_IO_Write>
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = (uint8_t) (InitStruct << 8);
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, ctrl);
 800586e:	2032      	movs	r0, #50	; 0x32
 8005870:	2123      	movs	r1, #35	; 0x23
 8005872:	2200      	movs	r2, #0
}
 8005874:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ctrl = (uint8_t) InitStruct;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG1_A, ctrl);
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = (uint8_t) (InitStruct << 8);
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, ctrl);
 8005878:	f7ff bf68 	b.w	800574c <COMPASSACCELERO_IO_Write>

0800587c <LSM303DLHC_AccReadID>:
/**
  * @brief     Read LSM303DLHC ID.
  * @retval   ID 
  */
uint8_t LSM303DLHC_AccReadID(void)
{  
 800587c:	b508      	push	{r3, lr}
  uint8_t ctrl = 0x00;
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
 800587e:	f7ff ff0f 	bl	80056a0 <COMPASSACCELERO_IO_Init>
  
  /* Read value at Who am I register address*/
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR);
 8005882:	2032      	movs	r0, #50	; 0x32
 8005884:	210f      	movs	r1, #15

  return ctrl;
}
 8005886:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
  
  /* Read value at Who am I register address*/
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR);
 800588a:	f7ff bf7d 	b.w	8005788 <COMPASSACCELERO_IO_Read>

0800588e <LSM303DLHC_AccRebootCmd>:
/**
  * @brief     Reboot memory content of LSM303DLHC
  * @retval   None
  */
void LSM303DLHC_AccRebootCmd(void)
{
 800588e:	b508      	push	{r3, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8005890:	2124      	movs	r1, #36	; 0x24
 8005892:	2032      	movs	r0, #50	; 0x32
 8005894:	f7ff ff78 	bl	8005788 <COMPASSACCELERO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303DLHC_BOOT_REBOOTMEMORY;
 8005898:	f060 027f 	orn	r2, r0, #127	; 0x7f
  
  /* Write value to ACC MEMS CTRL_REG5 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A, tmpreg);
 800589c:	2124      	movs	r1, #36	; 0x24
 800589e:	2032      	movs	r0, #50	; 0x32
 80058a0:	b2d2      	uxtb	r2, r2
}
 80058a2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303DLHC_BOOT_REBOOTMEMORY;
  
  /* Write value to ACC MEMS CTRL_REG5 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A, tmpreg);
 80058a6:	f7ff bf51 	b.w	800574c <COMPASSACCELERO_IO_Write>

080058aa <LSM303DLHC_AccFilterConfig>:
  * @brief     Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval   None
  */
void LSM303DLHC_AccFilterConfig(uint8_t FilterStruct) 
{
 80058aa:	b510      	push	{r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 80058ac:	2121      	movs	r1, #33	; 0x21
  * @brief     Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval   None
  */
void LSM303DLHC_AccFilterConfig(uint8_t FilterStruct) 
{
 80058ae:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 80058b0:	2032      	movs	r0, #50	; 0x32
 80058b2:	f7ff ff69 	bl	8005788 <COMPASSACCELERO_IO_Read>
  
  tmpreg &= 0x0C;
 80058b6:	f000 020c 	and.w	r2, r0, #12
  tmpreg |= FilterStruct;
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 80058ba:	4322      	orrs	r2, r4
 80058bc:	2032      	movs	r0, #50	; 0x32
 80058be:	2121      	movs	r1, #33	; 0x21
}
 80058c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  
  tmpreg &= 0x0C;
  tmpreg |= FilterStruct;
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 80058c4:	f7ff bf42 	b.w	800574c <COMPASSACCELERO_IO_Write>

080058c8 <LSM303DLHC_AccFilterCmd>:
  *         @arg: LSM303DLHC_HighPassFilter_DISABLE 
  *         @arg: LSM303DLHC_HighPassFilter_ENABLE          
  * @retval None
  */
void LSM303DLHC_AccFilterCmd(uint8_t HighPassFilterState)
 {
 80058c8:	b510      	push	{r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 80058ca:	2121      	movs	r1, #33	; 0x21
  *         @arg: LSM303DLHC_HighPassFilter_DISABLE 
  *         @arg: LSM303DLHC_HighPassFilter_ENABLE          
  * @retval None
  */
void LSM303DLHC_AccFilterCmd(uint8_t HighPassFilterState)
 {
 80058cc:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 80058ce:	2032      	movs	r0, #50	; 0x32
 80058d0:	f7ff ff5a 	bl	8005788 <COMPASSACCELERO_IO_Read>
                  
  tmpreg &= 0xF7;
 80058d4:	f000 02f7 	and.w	r2, r0, #247	; 0xf7

  tmpreg |= HighPassFilterState;

  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 80058d8:	4322      	orrs	r2, r4
 80058da:	2032      	movs	r0, #50	; 0x32
 80058dc:	2121      	movs	r1, #33	; 0x21
}
 80058de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tmpreg &= 0xF7;

  tmpreg |= HighPassFilterState;

  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 80058e2:	f7ff bf33 	b.w	800574c <COMPASSACCELERO_IO_Write>

080058e6 <LSM303DLHC_AccReadXYZ>:
  * @brief  Read X, Y & Z Accelration values 
* @param  pfData : Data out pointer
  * @retval None
  */
void LSM303DLHC_AccReadXYZ(int16_t* pData)
{
 80058e6:	b5f0      	push	{r4, r5, r6, r7, lr}
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 80058e8:	2123      	movs	r1, #35	; 0x23
  * @brief  Read X, Y & Z Accelration values 
* @param  pfData : Data out pointer
  * @retval None
  */
void LSM303DLHC_AccReadXYZ(int16_t* pData)
{
 80058ea:	b085      	sub	sp, #20
 80058ec:	4605      	mov	r5, r0
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 80058ee:	2032      	movs	r0, #50	; 0x32
 80058f0:	f7ff ff4a 	bl	8005788 <COMPASSACCELERO_IO_Read>
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 80058f4:	2124      	movs	r1, #36	; 0x24
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 80058f6:	4604      	mov	r4, r0
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 80058f8:	2032      	movs	r0, #50	; 0x32
 80058fa:	f7ff ff45 	bl	8005788 <COMPASSACCELERO_IO_Read>

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
 80058fe:	2128      	movs	r1, #40	; 0x28
 8005900:	2032      	movs	r0, #50	; 0x32
 8005902:	f7ff ff41 	bl	8005788 <COMPASSACCELERO_IO_Read>
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8005906:	2129      	movs	r1, #41	; 0x29
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
 8005908:	f88d 0008 	strb.w	r0, [sp, #8]
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 800590c:	2032      	movs	r0, #50	; 0x32
 800590e:	f7ff ff3b 	bl	8005788 <COMPASSACCELERO_IO_Read>
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8005912:	212a      	movs	r1, #42	; 0x2a
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8005914:	f88d 0009 	strb.w	r0, [sp, #9]
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8005918:	2032      	movs	r0, #50	; 0x32
 800591a:	f7ff ff35 	bl	8005788 <COMPASSACCELERO_IO_Read>
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 800591e:	212b      	movs	r1, #43	; 0x2b
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8005920:	f88d 000a 	strb.w	r0, [sp, #10]
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8005924:	2032      	movs	r0, #50	; 0x32
 8005926:	f7ff ff2f 	bl	8005788 <COMPASSACCELERO_IO_Read>
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 800592a:	212c      	movs	r1, #44	; 0x2c

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 800592c:	f88d 000b 	strb.w	r0, [sp, #11]
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8005930:	2032      	movs	r0, #50	; 0x32
 8005932:	f7ff ff29 	bl	8005788 <COMPASSACCELERO_IO_Read>
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 8005936:	212d      	movs	r1, #45	; 0x2d
  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8005938:	f88d 000c 	strb.w	r0, [sp, #12]
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 800593c:	2032      	movs	r0, #50	; 0x32
 800593e:	f7ff ff23 	bl	8005788 <COMPASSACCELERO_IO_Read>
  
  /* check in the control register4 the data alignment*/
  if(!(ctrlx[0] & LSM303DLHC_BLE_MSB)) 
 8005942:	f014 0f40 	tst.w	r4, #64	; 0x40
 8005946:	f99d 6009 	ldrsb.w	r6, [sp, #9]
 800594a:	f99d 7008 	ldrsb.w	r7, [sp, #8]
 800594e:	f99d 200b 	ldrsb.w	r2, [sp, #11]
 8005952:	f99d 100a 	ldrsb.w	r1, [sp, #10]
 8005956:	f99d 300c 	ldrsb.w	r3, [sp, #12]
 800595a:	b240      	sxtb	r0, r0
 800595c:	d116      	bne.n	800598c <LSM303DLHC_AccReadXYZ+0xa6>
  {
    for(i=0; i<3; i++)
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 800595e:	eb07 2606 	add.w	r6, r7, r6, lsl #8
 8005962:	eb01 2202 	add.w	r2, r1, r2, lsl #8
 8005966:	f8ad 6000 	strh.w	r6, [sp]
 800596a:	f8ad 2002 	strh.w	r2, [sp, #2]
 800596e:	eb03 2000 	add.w	r0, r3, r0, lsl #8
    }
  }

  /* normal mode */
  /* switch the sensitivity value set in the CRTL4*/
  switch(ctrlx[0] & LSM303DLHC_FULLSCALE_16G)
 8005972:	f004 0430 	and.w	r4, r4, #48	; 0x30
 8005976:	2c20      	cmp	r4, #32
  /* check in the control register4 the data alignment*/
  if(!(ctrlx[0] & LSM303DLHC_BLE_MSB)) 
  {
    for(i=0; i<3; i++)
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 8005978:	f8ad 0004 	strh.w	r0, [sp, #4]
    }
  }

  /* normal mode */
  /* switch the sensitivity value set in the CRTL4*/
  switch(ctrlx[0] & LSM303DLHC_FULLSCALE_16G)
 800597c:	d011      	beq.n	80059a2 <LSM303DLHC_AccReadXYZ+0xbc>
 800597e:	2c30      	cmp	r4, #48	; 0x30
 8005980:	d011      	beq.n	80059a6 <LSM303DLHC_AccReadXYZ+0xc0>
 8005982:	2c10      	cmp	r4, #16
{
  int16_t pnRawData[3];
  uint8_t ctrlx[2]={0,0};
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 8005984:	bf0c      	ite	eq
 8005986:	2302      	moveq	r3, #2
 8005988:	2301      	movne	r3, #1
 800598a:	e00d      	b.n	80059a8 <LSM303DLHC_AccReadXYZ+0xc2>
  }
  else /* Big Endian Mode */
  {
    for(i=0; i<3; i++)
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i] << 8) + buffer[2*i+1]);
 800598c:	eb06 2607 	add.w	r6, r6, r7, lsl #8
 8005990:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 8005994:	f8ad 6000 	strh.w	r6, [sp]
 8005998:	f8ad 2002 	strh.w	r2, [sp, #2]
 800599c:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 80059a0:	e7e7      	b.n	8005972 <LSM303DLHC_AccReadXYZ+0x8c>
    break;
  case LSM303DLHC_FULLSCALE_4G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_4G;
    break;
  case LSM303DLHC_FULLSCALE_8G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_8G;
 80059a2:	2304      	movs	r3, #4
    break;
 80059a4:	e000      	b.n	80059a8 <LSM303DLHC_AccReadXYZ+0xc2>
  case LSM303DLHC_FULLSCALE_16G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_16G;
 80059a6:	230c      	movs	r3, #12
  }

  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
  {
    pData[i]=(pnRawData[i] * sensitivity);
 80059a8:	f8bd 2000 	ldrh.w	r2, [sp]
 80059ac:	b29b      	uxth	r3, r3
 80059ae:	fb12 f203 	smulbb	r2, r2, r3
 80059b2:	802a      	strh	r2, [r5, #0]
 80059b4:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 80059b8:	fb12 f203 	smulbb	r2, r2, r3
 80059bc:	806a      	strh	r2, [r5, #2]
 80059be:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 80059c2:	fb12 f303 	smulbb	r3, r2, r3
 80059c6:	80ab      	strh	r3, [r5, #4]
  }

}
 80059c8:	b005      	add	sp, #20
 80059ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

080059cc <LSM303DLHC_AccFilterClickCmd>:
  *         @arg: LSM303DLHC_HPF_CLICK_DISABLE 
  *         @arg: LSM303DLHC_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterClickCmd(uint8_t HighPassFilterClickState)
 {
 80059cc:	b510      	push	{r4, lr}
  uint8_t tmpreg = 0x00;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 80059ce:	2121      	movs	r1, #33	; 0x21
  *         @arg: LSM303DLHC_HPF_CLICK_DISABLE 
  *         @arg: LSM303DLHC_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterClickCmd(uint8_t HighPassFilterClickState)
 {
 80059d0:	4604      	mov	r4, r0
  uint8_t tmpreg = 0x00;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 80059d2:	2032      	movs	r0, #50	; 0x32
 80059d4:	f7ff fed8 	bl	8005788 <COMPASSACCELERO_IO_Read>

  tmpreg &= ~(LSM303DLHC_HPF_CLICK_ENABLE);
 80059d8:	f000 02fb 	and.w	r2, r0, #251	; 0xfb

  tmpreg |= HighPassFilterClickState;

  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 80059dc:	4322      	orrs	r2, r4
 80059de:	2032      	movs	r0, #50	; 0x32
 80059e0:	2121      	movs	r1, #33	; 0x21
}
 80059e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tmpreg &= ~(LSM303DLHC_HPF_CLICK_ENABLE);

  tmpreg |= HighPassFilterClickState;

  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 80059e6:	f7ff beb1 	b.w	800574c <COMPASSACCELERO_IO_Write>

080059ea <LSM303DLHC_AccIT1Enable>:
  *         @arg   LSM303DLHC_IT1_WTM
  *         @arg   LSM303DLHC_IT1_OVERRUN              
  * @retval None
  */
void LSM303DLHC_AccIT1Enable(uint8_t LSM303DLHC_IT)
{
 80059ea:	b510      	push	{r4, lr}
  uint8_t tmpval = 0x00;
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A);
 80059ec:	2122      	movs	r1, #34	; 0x22
  *         @arg   LSM303DLHC_IT1_WTM
  *         @arg   LSM303DLHC_IT1_OVERRUN              
  * @retval None
  */
void LSM303DLHC_AccIT1Enable(uint8_t LSM303DLHC_IT)
{
 80059ee:	4604      	mov	r4, r0
  uint8_t tmpval = 0x00;
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A);
 80059f0:	2032      	movs	r0, #50	; 0x32
 80059f2:	f7ff fec9 	bl	8005788 <COMPASSACCELERO_IO_Read>
  
  /* Enable IT1 */
  tmpval |= LSM303DLHC_IT;
 80059f6:	ea40 0204 	orr.w	r2, r0, r4
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A, tmpval);
 80059fa:	2122      	movs	r1, #34	; 0x22
 80059fc:	2032      	movs	r0, #50	; 0x32
 80059fe:	b2d2      	uxtb	r2, r2
}
 8005a00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  
  /* Enable IT1 */
  tmpval |= LSM303DLHC_IT;
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A, tmpval);
 8005a04:	f7ff bea2 	b.w	800574c <COMPASSACCELERO_IO_Write>

08005a08 <LSM303DLHC_AccClickITEnable>:
  * @param  ITCombination: Or or And combination
  *         ITAxes: axes to be enabled 
  * @retval None
  */
void LSM303DLHC_AccClickITEnable(uint8_t ITClick)
{  
 8005a08:	b510      	push	{r4, lr}
  uint8_t tmpval = 0x00;
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A);
 8005a0a:	2138      	movs	r1, #56	; 0x38
  * @param  ITCombination: Or or And combination
  *         ITAxes: axes to be enabled 
  * @retval None
  */
void LSM303DLHC_AccClickITEnable(uint8_t ITClick)
{  
 8005a0c:	4604      	mov	r4, r0
  uint8_t tmpval = 0x00;
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A);
 8005a0e:	2032      	movs	r0, #50	; 0x32
 8005a10:	f7ff feba 	bl	8005788 <COMPASSACCELERO_IO_Read>
  
  /* Enable the selected interrupt */
  tmpval |= ITClick;
 8005a14:	ea40 0204 	orr.w	r2, r0, r4
  
  /* Write value to MEMS CLICK CFG register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A, tmpval);
 8005a18:	2138      	movs	r1, #56	; 0x38
 8005a1a:	2032      	movs	r0, #50	; 0x32
 8005a1c:	b2d2      	uxtb	r2, r2
 8005a1e:	f7ff fe95 	bl	800574c <COMPASSACCELERO_IO_Write>

  /* Configure Click Threshold on Z axis */
  tmpval = 0x0A;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_THS_A, tmpval);
 8005a22:	2032      	movs	r0, #50	; 0x32
 8005a24:	213a      	movs	r1, #58	; 0x3a
 8005a26:	220a      	movs	r2, #10
 8005a28:	f7ff fe90 	bl	800574c <COMPASSACCELERO_IO_Write>

  /* Configure Time Limit */
  tmpval = 0x05;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LIMIT_A, tmpval);
 8005a2c:	2032      	movs	r0, #50	; 0x32
 8005a2e:	213b      	movs	r1, #59	; 0x3b
 8005a30:	2205      	movs	r2, #5
 8005a32:	f7ff fe8b 	bl	800574c <COMPASSACCELERO_IO_Write>

  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LATENCY_A, tmpval);
 8005a36:	2032      	movs	r0, #50	; 0x32
 8005a38:	213c      	movs	r1, #60	; 0x3c
 8005a3a:	2205      	movs	r2, #5
 8005a3c:	f7ff fe86 	bl	800574c <COMPASSACCELERO_IO_Write>

  /* Configure Click Window */
  tmpval = 0x32;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_WINDOW_A, tmpval);
 8005a40:	2032      	movs	r0, #50	; 0x32
 8005a42:	213d      	movs	r1, #61	; 0x3d
 8005a44:	4602      	mov	r2, r0

}
 8005a46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LATENCY_A, tmpval);

  /* Configure Click Window */
  tmpval = 0x32;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_WINDOW_A, tmpval);
 8005a4a:	f7ff be7f 	b.w	800574c <COMPASSACCELERO_IO_Write>

08005a4e <LSM303DLHC_AccZClickITConfig>:
  * @brief  click on Z axis interrupt config
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccZClickITConfig(void)
{  
 8005a4e:	b508      	push	{r3, lr}
  /* configure low level IT config */
  COMPASSACCELERO_IO_ITConfig();
 8005a50:	f7ff fe58 	bl	8005704 <COMPASSACCELERO_IO_ITConfig>
  
  /* select click IT as INT1 interrupt */
  LSM303DLHC_AccIT1Enable(LSM303DLHC_IT1_CLICK);
 8005a54:	2080      	movs	r0, #128	; 0x80
 8005a56:	f7ff ffc8 	bl	80059ea <LSM303DLHC_AccIT1Enable>
  
  /* Enable High pass filter for click IT */
  LSM303DLHC_AccFilterClickCmd(LSM303DLHC_HPF_CLICK_ENABLE);
 8005a5a:	2004      	movs	r0, #4
 8005a5c:	f7ff ffb6 	bl	80059cc <LSM303DLHC_AccFilterClickCmd>
  
  /* Enable simple click IT on Z axis, */
  LSM303DLHC_AccClickITEnable(LSM303DLHC_Z_SINGLE_CLICK);
 8005a60:	2010      	movs	r0, #16
  
}
 8005a62:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  
  /* Enable High pass filter for click IT */
  LSM303DLHC_AccFilterClickCmd(LSM303DLHC_HPF_CLICK_ENABLE);
  
  /* Enable simple click IT on Z axis, */
  LSM303DLHC_AccClickITEnable(LSM303DLHC_Z_SINGLE_CLICK);
 8005a66:	f7ff bfcf 	b.w	8005a08 <LSM303DLHC_AccClickITEnable>

08005a6a <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 8005a6a:	b537      	push	{r0, r1, r2, r4, r5, lr}
  
  /* Configure the low level interface ---------------------------------------*/
  GYRO_IO_Init();

  /* Write value to MEMS CTRL_REG1 regsister */
  ctrl = (uint8_t) InitStruct;
 8005a6c:	ac02      	add	r4, sp, #8
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
  uint8_t ctrl = 0x00;
 8005a6e:	2300      	movs	r3, #0
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 8005a70:	4605      	mov	r5, r0
  uint8_t ctrl = 0x00;
 8005a72:	f88d 3007 	strb.w	r3, [sp, #7]
  
  /* Configure the low level interface ---------------------------------------*/
  GYRO_IO_Init();
 8005a76:	f7ff fd99 	bl	80055ac <GYRO_IO_Init>

  /* Write value to MEMS CTRL_REG1 regsister */
  ctrl = (uint8_t) InitStruct;
 8005a7a:	f804 5d01 	strb.w	r5, [r4, #-1]!
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8005a7e:	2120      	movs	r1, #32
 8005a80:	4620      	mov	r0, r4
 8005a82:	2201      	movs	r2, #1
 8005a84:	f7ff fdc6 	bl	8005614 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 regsister */  
  ctrl = (uint8_t) (InitStruct >> 8);
 8005a88:	0a2d      	lsrs	r5, r5, #8
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 8005a8a:	4620      	mov	r0, r4
 8005a8c:	2123      	movs	r1, #35	; 0x23
 8005a8e:	2201      	movs	r2, #1
  /* Write value to MEMS CTRL_REG1 regsister */
  ctrl = (uint8_t) InitStruct;
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
  
  /* Write value to MEMS CTRL_REG4 regsister */  
  ctrl = (uint8_t) (InitStruct >> 8);
 8005a90:	f88d 5007 	strb.w	r5, [sp, #7]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 8005a94:	f7ff fdbe 	bl	8005614 <GYRO_IO_Write>
}
 8005a98:	b003      	add	sp, #12
 8005a9a:	bd30      	pop	{r4, r5, pc}

08005a9c <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  Device ID address
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 8005a9c:	b507      	push	{r0, r1, r2, lr}
  uint8_t tmp;

  /* Configure the low level interface ---------------------------------------*/
  GYRO_IO_Init();
 8005a9e:	f7ff fd85 	bl	80055ac <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 8005aa2:	f10d 0007 	add.w	r0, sp, #7
 8005aa6:	210f      	movs	r1, #15
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	f7ff fdd5 	bl	8005658 <GYRO_IO_Read>

  /* Return the ID */
  return (uint8_t)tmp;
}
 8005aae:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8005ab2:	b003      	add	sp, #12
 8005ab4:	f85d fb04 	ldr.w	pc, [sp], #4

08005ab8 <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 8005ab8:	b507      	push	{r0, r1, r2, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8005aba:	2124      	movs	r1, #36	; 0x24
 8005abc:	f10d 0007 	add.w	r0, sp, #7
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	f7ff fdc9 	bl	8005658 <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8005ac6:	f89d 3007 	ldrb.w	r3, [sp, #7]
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8005aca:	f10d 0007 	add.w	r0, sp, #7
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8005ace:	f063 037f 	orn	r3, r3, #127	; 0x7f
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8005ad2:	2124      	movs	r1, #36	; 0x24
 8005ad4:	2201      	movs	r2, #1
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8005ad6:	f88d 3007 	strb.w	r3, [sp, #7]
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8005ada:	f7ff fd9b 	bl	8005614 <GYRO_IO_Write>
}
 8005ade:	b003      	add	sp, #12
 8005ae0:	f85d fb04 	ldr.w	pc, [sp], #4

08005ae4 <L3GD20_INT1InterruptConfig>:
  * @param  L3GD20_InterruptConfig_TypeDef: pointer to a L3GD20_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 8005ae4:	b513      	push	{r0, r1, r4, lr}
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8005ae6:	2300      	movs	r3, #0
  * @param  L3GD20_InterruptConfig_TypeDef: pointer to a L3GD20_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 8005ae8:	4604      	mov	r4, r0
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8005aea:	2130      	movs	r1, #48	; 0x30
 8005aec:	f10d 0006 	add.w	r0, sp, #6
 8005af0:	2201      	movs	r2, #1
  *         structure that contains the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8005af2:	f88d 3006 	strb.w	r3, [sp, #6]
 8005af6:	f88d 3007 	strb.w	r3, [sp, #7]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8005afa:	f7ff fdad 	bl	8005658 <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8005afe:	f10d 0007 	add.w	r0, sp, #7
 8005b02:	2122      	movs	r1, #34	; 0x22
 8005b04:	2201      	movs	r2, #1
 8005b06:	f7ff fda7 	bl	8005658 <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
  
  ctrl3 &= 0xDF;
 8005b0a:	f89d 0007 	ldrb.w	r0, [sp, #7]
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
  
  ctrl_cfr &= 0x80;
 8005b0e:	f89d 3006 	ldrb.w	r3, [sp, #6]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
  
  ctrl3 &= 0xDF;
 8005b12:	f020 0020 	bic.w	r0, r0, #32
  ctrl3 |= ((uint8_t) Int1Config);
 8005b16:	4320      	orrs	r0, r4
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
  
  ctrl_cfr &= 0x80;
 8005b18:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
  
  ctrl3 &= 0xDF;
  ctrl3 |= ((uint8_t) Int1Config);
 8005b1c:	f88d 0007 	strb.w	r0, [sp, #7]
                   L3GD20_IntConfigStruct->Interrupt_Axes);
                   
  ctrl3 |= (uint8_t)(L3GD20_IntConfigStruct->Interrupt_ActiveEdge);
*/  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8005b20:	2130      	movs	r1, #48	; 0x30
 8005b22:	f10d 0006 	add.w	r0, sp, #6
 8005b26:	2201      	movs	r2, #1
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
  
  ctrl_cfr &= 0x80;
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 8005b28:	f88d 3006 	strb.w	r3, [sp, #6]
                   L3GD20_IntConfigStruct->Interrupt_Axes);
                   
  ctrl3 |= (uint8_t)(L3GD20_IntConfigStruct->Interrupt_ActiveEdge);
*/  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8005b2c:	f7ff fd72 	bl	8005614 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8005b30:	f10d 0007 	add.w	r0, sp, #7
 8005b34:	2122      	movs	r1, #34	; 0x22
 8005b36:	2201      	movs	r2, #1
 8005b38:	f7ff fd6c 	bl	8005614 <GYRO_IO_Write>
}
 8005b3c:	b002      	add	sp, #8
 8005b3e:	bd10      	pop	{r4, pc}

08005b40 <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 8005b40:	b513      	push	{r0, r1, r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8005b42:	2201      	movs	r2, #1
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 8005b44:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8005b46:	2122      	movs	r1, #34	; 0x22
 8005b48:	f10d 0007 	add.w	r0, sp, #7
 8005b4c:	f7ff fd84 	bl	8005658 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8005b50:	b924      	cbnz	r4, 8005b5c <L3GD20_EnableIT+0x1c>
  {
    tmpreg &= 0x7F;	
 8005b52:	f89d 3007 	ldrb.w	r3, [sp, #7]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 8005b56:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005b5a:	e007      	b.n	8005b6c <L3GD20_EnableIT+0x2c>
  }
  else if(IntSel == L3GD20_INT2)
 8005b5c:	2c01      	cmp	r4, #1
 8005b5e:	d107      	bne.n	8005b70 <L3GD20_EnableIT+0x30>
  {
    tmpreg &= 0xF7;
 8005b60:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005b64:	f023 0308 	bic.w	r3, r3, #8
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 8005b68:	f043 0308 	orr.w	r3, r3, #8
 8005b6c:	f88d 3007 	strb.w	r3, [sp, #7]
  }
  
  /* Write value to MEMS CTRL_REG3 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8005b70:	f10d 0007 	add.w	r0, sp, #7
 8005b74:	2122      	movs	r1, #34	; 0x22
 8005b76:	2201      	movs	r2, #1
 8005b78:	f7ff fd4c 	bl	8005614 <GYRO_IO_Write>
}
 8005b7c:	b002      	add	sp, #8
 8005b7e:	bd10      	pop	{r4, pc}

08005b80 <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 8005b80:	b513      	push	{r0, r1, r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8005b82:	2201      	movs	r2, #1
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 8005b84:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8005b86:	2122      	movs	r1, #34	; 0x22
 8005b88:	f10d 0007 	add.w	r0, sp, #7
 8005b8c:	f7ff fd64 	bl	8005658 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8005b90:	b924      	cbnz	r4, 8005b9c <L3GD20_DisableIT+0x1c>
  {
    tmpreg &= 0x7F;	
 8005b92:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005b96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b9a:	e005      	b.n	8005ba8 <L3GD20_DisableIT+0x28>
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
  }
  else if(IntSel == L3GD20_INT2)
 8005b9c:	2c01      	cmp	r4, #1
 8005b9e:	d105      	bne.n	8005bac <L3GD20_DisableIT+0x2c>
  {
    tmpreg &= 0xF7;
 8005ba0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005ba4:	f023 0308 	bic.w	r3, r3, #8
 8005ba8:	f88d 3007 	strb.w	r3, [sp, #7]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
  }
  
  /* Write value to MEMS CTRL_REG3 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8005bac:	f10d 0007 	add.w	r0, sp, #7
 8005bb0:	2122      	movs	r1, #34	; 0x22
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f7ff fd2e 	bl	8005614 <GYRO_IO_Write>
}
 8005bb8:	b002      	add	sp, #8
 8005bba:	bd10      	pop	{r4, pc}

08005bbc <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8005bbc:	b513      	push	{r0, r1, r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8005bbe:	2201      	movs	r2, #1
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8005bc0:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8005bc2:	2121      	movs	r1, #33	; 0x21
 8005bc4:	f10d 0007 	add.w	r0, sp, #7
 8005bc8:	f7ff fd46 	bl	8005658 <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 8005bcc:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8005bd0:	f020 003f 	bic.w	r0, r0, #63	; 0x3f
  
  /* Configure MEMS: mode and cutoff frquency */
  tmpreg |= FilterStruct;
 8005bd4:	4320      	orrs	r0, r4
 8005bd6:	f88d 0007 	strb.w	r0, [sp, #7]

  /* Write value to MEMS CTRL_REG2 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8005bda:	2121      	movs	r1, #33	; 0x21
 8005bdc:	f10d 0007 	add.w	r0, sp, #7
 8005be0:	2201      	movs	r2, #1
 8005be2:	f7ff fd17 	bl	8005614 <GYRO_IO_Write>
}
 8005be6:	b002      	add	sp, #8
 8005be8:	bd10      	pop	{r4, pc}

08005bea <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 8005bea:	b513      	push	{r0, r1, r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8005bec:	2201      	movs	r2, #1
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 8005bee:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8005bf0:	2124      	movs	r1, #36	; 0x24
 8005bf2:	f10d 0007 	add.w	r0, sp, #7
 8005bf6:	f7ff fd2f 	bl	8005658 <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 8005bfa:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8005bfe:	f020 0010 	bic.w	r0, r0, #16
  
  tmpreg |= HighPassFilterState;
 8005c02:	4320      	orrs	r0, r4
 8005c04:	f88d 0007 	strb.w	r0, [sp, #7]
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8005c08:	2124      	movs	r1, #36	; 0x24
 8005c0a:	f10d 0007 	add.w	r0, sp, #7
 8005c0e:	2201      	movs	r2, #1
 8005c10:	f7ff fd00 	bl	8005614 <GYRO_IO_Write>
}
 8005c14:	b002      	add	sp, #8
 8005c16:	bd10      	pop	{r4, pc}

08005c18 <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData : Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float* pfData)
{
 8005c18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c1a:	b087      	sub	sp, #28
 8005c1c:	4604      	mov	r4, r0
  uint8_t tmpbuffer[6] ={0};
  int16_t RawData[3] = {0};
  uint8_t tmpreg = 0;
 8005c1e:	a806      	add	r0, sp, #24
* @param  pfData : Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float* pfData)
{
  uint8_t tmpbuffer[6] ={0};
 8005c20:	2300      	movs	r3, #0
  int16_t RawData[3] = {0};
  uint8_t tmpreg = 0;
 8005c22:	f800 3d11 	strb.w	r3, [r0, #-17]!
  float sensitivity = 0;
  int i =0;
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 8005c26:	2123      	movs	r1, #35	; 0x23
 8005c28:	2201      	movs	r2, #1
* @param  pfData : Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float* pfData)
{
  uint8_t tmpbuffer[6] ={0};
 8005c2a:	9302      	str	r3, [sp, #8]
 8005c2c:	f8ad 300c 	strh.w	r3, [sp, #12]
  int16_t RawData[3] = {0};
 8005c30:	9304      	str	r3, [sp, #16]
 8005c32:	f8ad 3014 	strh.w	r3, [sp, #20]
  uint8_t tmpreg = 0;
  float sensitivity = 0;
  int i =0;
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 8005c36:	f7ff fd0f 	bl	8005658 <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 8005c3a:	a802      	add	r0, sp, #8
 8005c3c:	2128      	movs	r1, #40	; 0x28
 8005c3e:	2206      	movs	r2, #6
 8005c40:	f7ff fd0a 	bl	8005658 <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 8005c44:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005c48:	f89d 6009 	ldrb.w	r6, [sp, #9]
 8005c4c:	f89d 7008 	ldrb.w	r7, [sp, #8]
 8005c50:	f89d 000b 	ldrb.w	r0, [sp, #11]
 8005c54:	f89d 500a 	ldrb.w	r5, [sp, #10]
 8005c58:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8005c5c:	f89d 100c 	ldrb.w	r1, [sp, #12]
 8005c60:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005c64:	d11a      	bne.n	8005c9c <L3GD20_ReadXYZAngRate+0x84>
  {
    for(i=0; i<3; i++)
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8005c66:	eb07 2606 	add.w	r6, r7, r6, lsl #8
 8005c6a:	eb05 2000 	add.w	r0, r5, r0, lsl #8
 8005c6e:	f8ad 6010 	strh.w	r6, [sp, #16]
 8005c72:	f8ad 0012 	strh.w	r0, [sp, #18]
 8005c76:	eb01 2202 	add.w	r2, r1, r2, lsl #8
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 8005c7a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005c7e:	2b10      	cmp	r3, #16
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
  {
    for(i=0; i<3; i++)
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8005c80:	f8ad 2014 	strh.w	r2, [sp, #20]
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 8005c84:	d015      	beq.n	8005cb2 <L3GD20_ReadXYZAngRate+0x9a>
 8005c86:	2b20      	cmp	r3, #32
 8005c88:	d016      	beq.n	8005cb8 <L3GD20_ReadXYZAngRate+0xa0>
void L3GD20_ReadXYZAngRate(float* pfData)
{
  uint8_t tmpbuffer[6] ={0};
  int16_t RawData[3] = {0};
  uint8_t tmpreg = 0;
  float sensitivity = 0;
 8005c8a:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8005ce0 <L3GD20_ReadXYZAngRate+0xc8>
 8005c8e:	eddf 7a15 	vldr	s15, [pc, #84]	; 8005ce4 <L3GD20_ReadXYZAngRate+0xcc>
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	bf08      	it	eq
 8005c96:	eeb0 7a67 	vmoveq.f32	s14, s15
 8005c9a:	e00f      	b.n	8005cbc <L3GD20_ReadXYZAngRate+0xa4>
  }
  else
  {
    for(i=0; i<3; i++)
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 8005c9c:	eb06 2607 	add.w	r6, r6, r7, lsl #8
 8005ca0:	eb00 2005 	add.w	r0, r0, r5, lsl #8
 8005ca4:	f8ad 6010 	strh.w	r6, [sp, #16]
 8005ca8:	f8ad 0012 	strh.w	r0, [sp, #18]
 8005cac:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 8005cb0:	e7e3      	b.n	8005c7a <L3GD20_ReadXYZAngRate+0x62>
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
    break;
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 8005cb2:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8005ce8 <L3GD20_ReadXYZAngRate+0xd0>
    break;
 8005cb6:	e001      	b.n	8005cbc <L3GD20_ReadXYZAngRate+0xa4>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 8005cb8:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8005cec <L3GD20_ReadXYZAngRate+0xd4>
 8005cbc:	4620      	mov	r0, r4
    break;
  }
  /* divide by sensitivity */
  for(i=0; i<3; i++)
 8005cbe:	2300      	movs	r3, #0
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 8005cc0:	aa04      	add	r2, sp, #16
 8005cc2:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 8005cc6:	ee07 2a90 	vmov	s15, r2
 8005cca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
    break;
  }
  /* divide by sensitivity */
  for(i=0; i<3; i++)
 8005cce:	3301      	adds	r3, #1
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 8005cd0:	ee67 7a87 	vmul.f32	s15, s15, s14
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
    break;
  }
  /* divide by sensitivity */
  for(i=0; i<3; i++)
 8005cd4:	2b03      	cmp	r3, #3
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 8005cd6:	ece0 7a01 	vstmia	r0!, {s15}
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
    break;
  }
  /* divide by sensitivity */
  for(i=0; i<3; i++)
 8005cda:	d1f1      	bne.n	8005cc0 <L3GD20_ReadXYZAngRate+0xa8>
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
  }
}
 8005cdc:	b007      	add	sp, #28
 8005cde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ce0:	00000000 	.word	0x00000000
 8005ce4:	410c0000 	.word	0x410c0000
 8005ce8:	418c0000 	.word	0x418c0000
 8005cec:	428c0000 	.word	0x428c0000

08005cf0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005cf0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005d28 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005cf4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8005cf6:	e003      	b.n	8005d00 <LoopCopyDataInit>

08005cf8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005cf8:	4b0c      	ldr	r3, [pc, #48]	; (8005d2c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8005cfa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8005cfc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8005cfe:	3104      	adds	r1, #4

08005d00 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005d00:	480b      	ldr	r0, [pc, #44]	; (8005d30 <LoopForever+0xa>)
	ldr	r3, =_edata
 8005d02:	4b0c      	ldr	r3, [pc, #48]	; (8005d34 <LoopForever+0xe>)
	adds	r2, r0, r1
 8005d04:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005d06:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005d08:	d3f6      	bcc.n	8005cf8 <CopyDataInit>
	ldr	r2, =_sbss
 8005d0a:	4a0b      	ldr	r2, [pc, #44]	; (8005d38 <LoopForever+0x12>)
	b	LoopFillZerobss
 8005d0c:	e002      	b.n	8005d14 <LoopFillZerobss>

08005d0e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8005d0e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005d10:	f842 3b04 	str.w	r3, [r2], #4

08005d14 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005d14:	4b09      	ldr	r3, [pc, #36]	; (8005d3c <LoopForever+0x16>)
	cmp	r2, r3
 8005d16:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005d18:	d3f9      	bcc.n	8005d0e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005d1a:	f7fc fa4b 	bl	80021b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005d1e:	f000 f833 	bl	8005d88 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005d22:	f7fb fb09 	bl	8001338 <main>

08005d26 <LoopForever>:

LoopForever:
    b LoopForever
 8005d26:	e7fe      	b.n	8005d26 <LoopForever>

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005d28:	20007fff 	.word	0x20007fff
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 8005d2c:	0801b174 	.word	0x0801b174
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005d30:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8005d34:	20000a9c 	.word	0x20000a9c
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 8005d38:	20000a9c 	.word	0x20000a9c
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 8005d3c:	2000471c 	.word	0x2000471c

08005d40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005d40:	e7fe      	b.n	8005d40 <ADC1_2_IRQHandler>
	...

08005d44 <atexit>:
 8005d44:	4601      	mov	r1, r0
 8005d46:	2000      	movs	r0, #0
 8005d48:	4602      	mov	r2, r0
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	f001 bda2 	b.w	8007894 <__register_exitproc>

08005d50 <__errno>:
 8005d50:	4b01      	ldr	r3, [pc, #4]	; (8005d58 <__errno+0x8>)
 8005d52:	6818      	ldr	r0, [r3, #0]
 8005d54:	4770      	bx	lr
 8005d56:	bf00      	nop
 8005d58:	20000628 	.word	0x20000628

08005d5c <__libc_fini_array>:
 8005d5c:	b538      	push	{r3, r4, r5, lr}
 8005d5e:	4b08      	ldr	r3, [pc, #32]	; (8005d80 <__libc_fini_array+0x24>)
 8005d60:	4d08      	ldr	r5, [pc, #32]	; (8005d84 <__libc_fini_array+0x28>)
 8005d62:	1aed      	subs	r5, r5, r3
 8005d64:	10ac      	asrs	r4, r5, #2
 8005d66:	bf18      	it	ne
 8005d68:	18ed      	addne	r5, r5, r3
 8005d6a:	d005      	beq.n	8005d78 <__libc_fini_array+0x1c>
 8005d6c:	3c01      	subs	r4, #1
 8005d6e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005d72:	4798      	blx	r3
 8005d74:	2c00      	cmp	r4, #0
 8005d76:	d1f9      	bne.n	8005d6c <__libc_fini_array+0x10>
 8005d78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d7c:	f004 bcfc 	b.w	800a778 <_fini>
 8005d80:	0801b170 	.word	0x0801b170
 8005d84:	0801b174 	.word	0x0801b174

08005d88 <__libc_init_array>:
 8005d88:	b570      	push	{r4, r5, r6, lr}
 8005d8a:	4e0f      	ldr	r6, [pc, #60]	; (8005dc8 <__libc_init_array+0x40>)
 8005d8c:	4d0f      	ldr	r5, [pc, #60]	; (8005dcc <__libc_init_array+0x44>)
 8005d8e:	1b76      	subs	r6, r6, r5
 8005d90:	10b6      	asrs	r6, r6, #2
 8005d92:	bf18      	it	ne
 8005d94:	2400      	movne	r4, #0
 8005d96:	d005      	beq.n	8005da4 <__libc_init_array+0x1c>
 8005d98:	3401      	adds	r4, #1
 8005d9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d9e:	4798      	blx	r3
 8005da0:	42a6      	cmp	r6, r4
 8005da2:	d1f9      	bne.n	8005d98 <__libc_init_array+0x10>
 8005da4:	4e0a      	ldr	r6, [pc, #40]	; (8005dd0 <__libc_init_array+0x48>)
 8005da6:	4d0b      	ldr	r5, [pc, #44]	; (8005dd4 <__libc_init_array+0x4c>)
 8005da8:	1b76      	subs	r6, r6, r5
 8005daa:	f004 fcdf 	bl	800a76c <_init>
 8005dae:	10b6      	asrs	r6, r6, #2
 8005db0:	bf18      	it	ne
 8005db2:	2400      	movne	r4, #0
 8005db4:	d006      	beq.n	8005dc4 <__libc_init_array+0x3c>
 8005db6:	3401      	adds	r4, #1
 8005db8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dbc:	4798      	blx	r3
 8005dbe:	42a6      	cmp	r6, r4
 8005dc0:	d1f9      	bne.n	8005db6 <__libc_init_array+0x2e>
 8005dc2:	bd70      	pop	{r4, r5, r6, pc}
 8005dc4:	bd70      	pop	{r4, r5, r6, pc}
 8005dc6:	bf00      	nop
 8005dc8:	0801b168 	.word	0x0801b168
 8005dcc:	0801b168 	.word	0x0801b168
 8005dd0:	0801b170 	.word	0x0801b170
 8005dd4:	0801b168 	.word	0x0801b168

08005dd8 <memset>:
 8005dd8:	b470      	push	{r4, r5, r6}
 8005dda:	0784      	lsls	r4, r0, #30
 8005ddc:	d046      	beq.n	8005e6c <memset+0x94>
 8005dde:	1e54      	subs	r4, r2, #1
 8005de0:	2a00      	cmp	r2, #0
 8005de2:	d041      	beq.n	8005e68 <memset+0x90>
 8005de4:	b2cd      	uxtb	r5, r1
 8005de6:	4603      	mov	r3, r0
 8005de8:	e002      	b.n	8005df0 <memset+0x18>
 8005dea:	1e62      	subs	r2, r4, #1
 8005dec:	b3e4      	cbz	r4, 8005e68 <memset+0x90>
 8005dee:	4614      	mov	r4, r2
 8005df0:	f803 5b01 	strb.w	r5, [r3], #1
 8005df4:	079a      	lsls	r2, r3, #30
 8005df6:	d1f8      	bne.n	8005dea <memset+0x12>
 8005df8:	2c03      	cmp	r4, #3
 8005dfa:	d92e      	bls.n	8005e5a <memset+0x82>
 8005dfc:	b2cd      	uxtb	r5, r1
 8005dfe:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8005e02:	2c0f      	cmp	r4, #15
 8005e04:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8005e08:	d919      	bls.n	8005e3e <memset+0x66>
 8005e0a:	f103 0210 	add.w	r2, r3, #16
 8005e0e:	4626      	mov	r6, r4
 8005e10:	3e10      	subs	r6, #16
 8005e12:	2e0f      	cmp	r6, #15
 8005e14:	f842 5c10 	str.w	r5, [r2, #-16]
 8005e18:	f842 5c0c 	str.w	r5, [r2, #-12]
 8005e1c:	f842 5c08 	str.w	r5, [r2, #-8]
 8005e20:	f842 5c04 	str.w	r5, [r2, #-4]
 8005e24:	f102 0210 	add.w	r2, r2, #16
 8005e28:	d8f2      	bhi.n	8005e10 <memset+0x38>
 8005e2a:	f1a4 0210 	sub.w	r2, r4, #16
 8005e2e:	f022 020f 	bic.w	r2, r2, #15
 8005e32:	f004 040f 	and.w	r4, r4, #15
 8005e36:	3210      	adds	r2, #16
 8005e38:	2c03      	cmp	r4, #3
 8005e3a:	4413      	add	r3, r2
 8005e3c:	d90d      	bls.n	8005e5a <memset+0x82>
 8005e3e:	461e      	mov	r6, r3
 8005e40:	4622      	mov	r2, r4
 8005e42:	3a04      	subs	r2, #4
 8005e44:	2a03      	cmp	r2, #3
 8005e46:	f846 5b04 	str.w	r5, [r6], #4
 8005e4a:	d8fa      	bhi.n	8005e42 <memset+0x6a>
 8005e4c:	1f22      	subs	r2, r4, #4
 8005e4e:	f022 0203 	bic.w	r2, r2, #3
 8005e52:	3204      	adds	r2, #4
 8005e54:	4413      	add	r3, r2
 8005e56:	f004 0403 	and.w	r4, r4, #3
 8005e5a:	b12c      	cbz	r4, 8005e68 <memset+0x90>
 8005e5c:	b2c9      	uxtb	r1, r1
 8005e5e:	441c      	add	r4, r3
 8005e60:	f803 1b01 	strb.w	r1, [r3], #1
 8005e64:	42a3      	cmp	r3, r4
 8005e66:	d1fb      	bne.n	8005e60 <memset+0x88>
 8005e68:	bc70      	pop	{r4, r5, r6}
 8005e6a:	4770      	bx	lr
 8005e6c:	4614      	mov	r4, r2
 8005e6e:	4603      	mov	r3, r0
 8005e70:	e7c2      	b.n	8005df8 <memset+0x20>
 8005e72:	bf00      	nop

08005e74 <printf>:
 8005e74:	b40f      	push	{r0, r1, r2, r3}
 8005e76:	b500      	push	{lr}
 8005e78:	4907      	ldr	r1, [pc, #28]	; (8005e98 <printf+0x24>)
 8005e7a:	b083      	sub	sp, #12
 8005e7c:	ab04      	add	r3, sp, #16
 8005e7e:	6808      	ldr	r0, [r1, #0]
 8005e80:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e84:	6881      	ldr	r1, [r0, #8]
 8005e86:	9301      	str	r3, [sp, #4]
 8005e88:	f000 fa52 	bl	8006330 <_vfprintf_r>
 8005e8c:	b003      	add	sp, #12
 8005e8e:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e92:	b004      	add	sp, #16
 8005e94:	4770      	bx	lr
 8005e96:	bf00      	nop
 8005e98:	20000628 	.word	0x20000628

08005e9c <putchar>:
 8005e9c:	4b03      	ldr	r3, [pc, #12]	; (8005eac <putchar+0x10>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4601      	mov	r1, r0
 8005ea2:	689a      	ldr	r2, [r3, #8]
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f004 b81f 	b.w	8009ee8 <_putc_r>
 8005eaa:	bf00      	nop
 8005eac:	20000628 	.word	0x20000628

08005eb0 <_puts_r>:
 8005eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005eb2:	4605      	mov	r5, r0
 8005eb4:	b089      	sub	sp, #36	; 0x24
 8005eb6:	4608      	mov	r0, r1
 8005eb8:	460c      	mov	r4, r1
 8005eba:	f000 f92f 	bl	800611c <strlen>
 8005ebe:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005ec0:	4f13      	ldr	r7, [pc, #76]	; (8005f10 <_puts_r+0x60>)
 8005ec2:	9404      	str	r4, [sp, #16]
 8005ec4:	2601      	movs	r6, #1
 8005ec6:	1c44      	adds	r4, r0, #1
 8005ec8:	a904      	add	r1, sp, #16
 8005eca:	2202      	movs	r2, #2
 8005ecc:	9403      	str	r4, [sp, #12]
 8005ece:	9005      	str	r0, [sp, #20]
 8005ed0:	68ac      	ldr	r4, [r5, #8]
 8005ed2:	9706      	str	r7, [sp, #24]
 8005ed4:	9607      	str	r6, [sp, #28]
 8005ed6:	9101      	str	r1, [sp, #4]
 8005ed8:	9202      	str	r2, [sp, #8]
 8005eda:	b1ab      	cbz	r3, 8005f08 <_puts_r+0x58>
 8005edc:	89a3      	ldrh	r3, [r4, #12]
 8005ede:	049a      	lsls	r2, r3, #18
 8005ee0:	d406      	bmi.n	8005ef0 <_puts_r+0x40>
 8005ee2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005ee4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005ee8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005eec:	81a3      	strh	r3, [r4, #12]
 8005eee:	6662      	str	r2, [r4, #100]	; 0x64
 8005ef0:	4628      	mov	r0, r5
 8005ef2:	4621      	mov	r1, r4
 8005ef4:	aa01      	add	r2, sp, #4
 8005ef6:	f002 ff81 	bl	8008dfc <__sfvwrite_r>
 8005efa:	2800      	cmp	r0, #0
 8005efc:	bf14      	ite	ne
 8005efe:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8005f02:	200a      	moveq	r0, #10
 8005f04:	b009      	add	sp, #36	; 0x24
 8005f06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f08:	4628      	mov	r0, r5
 8005f0a:	f002 fe47 	bl	8008b9c <__sinit>
 8005f0e:	e7e5      	b.n	8005edc <_puts_r+0x2c>
 8005f10:	0801afd8 	.word	0x0801afd8

08005f14 <puts>:
 8005f14:	4b02      	ldr	r3, [pc, #8]	; (8005f20 <puts+0xc>)
 8005f16:	4601      	mov	r1, r0
 8005f18:	6818      	ldr	r0, [r3, #0]
 8005f1a:	f7ff bfc9 	b.w	8005eb0 <_puts_r>
 8005f1e:	bf00      	nop
 8005f20:	20000628 	.word	0x20000628

08005f24 <setvbuf>:
 8005f24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f28:	4c3a      	ldr	r4, [pc, #232]	; (8006014 <setvbuf+0xf0>)
 8005f2a:	6826      	ldr	r6, [r4, #0]
 8005f2c:	460d      	mov	r5, r1
 8005f2e:	4604      	mov	r4, r0
 8005f30:	4690      	mov	r8, r2
 8005f32:	461f      	mov	r7, r3
 8005f34:	b116      	cbz	r6, 8005f3c <setvbuf+0x18>
 8005f36:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d03c      	beq.n	8005fb6 <setvbuf+0x92>
 8005f3c:	f1b8 0f02 	cmp.w	r8, #2
 8005f40:	d82f      	bhi.n	8005fa2 <setvbuf+0x7e>
 8005f42:	2f00      	cmp	r7, #0
 8005f44:	db2d      	blt.n	8005fa2 <setvbuf+0x7e>
 8005f46:	4621      	mov	r1, r4
 8005f48:	4630      	mov	r0, r6
 8005f4a:	f002 fd93 	bl	8008a74 <_fflush_r>
 8005f4e:	89a1      	ldrh	r1, [r4, #12]
 8005f50:	2300      	movs	r3, #0
 8005f52:	6063      	str	r3, [r4, #4]
 8005f54:	61a3      	str	r3, [r4, #24]
 8005f56:	060b      	lsls	r3, r1, #24
 8005f58:	d427      	bmi.n	8005faa <setvbuf+0x86>
 8005f5a:	f021 0183 	bic.w	r1, r1, #131	; 0x83
 8005f5e:	b289      	uxth	r1, r1
 8005f60:	f1b8 0f02 	cmp.w	r8, #2
 8005f64:	81a1      	strh	r1, [r4, #12]
 8005f66:	d02a      	beq.n	8005fbe <setvbuf+0x9a>
 8005f68:	2d00      	cmp	r5, #0
 8005f6a:	d036      	beq.n	8005fda <setvbuf+0xb6>
 8005f6c:	f1b8 0f01 	cmp.w	r8, #1
 8005f70:	d011      	beq.n	8005f96 <setvbuf+0x72>
 8005f72:	b289      	uxth	r1, r1
 8005f74:	f001 0008 	and.w	r0, r1, #8
 8005f78:	4b27      	ldr	r3, [pc, #156]	; (8006018 <setvbuf+0xf4>)
 8005f7a:	63f3      	str	r3, [r6, #60]	; 0x3c
 8005f7c:	b280      	uxth	r0, r0
 8005f7e:	6025      	str	r5, [r4, #0]
 8005f80:	6125      	str	r5, [r4, #16]
 8005f82:	6167      	str	r7, [r4, #20]
 8005f84:	b178      	cbz	r0, 8005fa6 <setvbuf+0x82>
 8005f86:	f011 0f03 	tst.w	r1, #3
 8005f8a:	bf18      	it	ne
 8005f8c:	2700      	movne	r7, #0
 8005f8e:	60a7      	str	r7, [r4, #8]
 8005f90:	2000      	movs	r0, #0
 8005f92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f96:	f041 0101 	orr.w	r1, r1, #1
 8005f9a:	427b      	negs	r3, r7
 8005f9c:	81a1      	strh	r1, [r4, #12]
 8005f9e:	61a3      	str	r3, [r4, #24]
 8005fa0:	e7e7      	b.n	8005f72 <setvbuf+0x4e>
 8005fa2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005fa6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005faa:	6921      	ldr	r1, [r4, #16]
 8005fac:	4630      	mov	r0, r6
 8005fae:	f002 fe4d 	bl	8008c4c <_free_r>
 8005fb2:	89a1      	ldrh	r1, [r4, #12]
 8005fb4:	e7d1      	b.n	8005f5a <setvbuf+0x36>
 8005fb6:	4630      	mov	r0, r6
 8005fb8:	f002 fdf0 	bl	8008b9c <__sinit>
 8005fbc:	e7be      	b.n	8005f3c <setvbuf+0x18>
 8005fbe:	2000      	movs	r0, #0
 8005fc0:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8005fc4:	f041 0102 	orr.w	r1, r1, #2
 8005fc8:	2500      	movs	r5, #0
 8005fca:	2201      	movs	r2, #1
 8005fcc:	81a1      	strh	r1, [r4, #12]
 8005fce:	60a5      	str	r5, [r4, #8]
 8005fd0:	6023      	str	r3, [r4, #0]
 8005fd2:	6123      	str	r3, [r4, #16]
 8005fd4:	6162      	str	r2, [r4, #20]
 8005fd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fda:	2f00      	cmp	r7, #0
 8005fdc:	bf08      	it	eq
 8005fde:	f44f 6780 	moveq.w	r7, #1024	; 0x400
 8005fe2:	4638      	mov	r0, r7
 8005fe4:	f003 f93e 	bl	8009264 <malloc>
 8005fe8:	4605      	mov	r5, r0
 8005fea:	b128      	cbz	r0, 8005ff8 <setvbuf+0xd4>
 8005fec:	89a1      	ldrh	r1, [r4, #12]
 8005fee:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8005ff2:	b289      	uxth	r1, r1
 8005ff4:	81a1      	strh	r1, [r4, #12]
 8005ff6:	e7b9      	b.n	8005f6c <setvbuf+0x48>
 8005ff8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005ffc:	f003 f932 	bl	8009264 <malloc>
 8006000:	4605      	mov	r5, r0
 8006002:	b918      	cbnz	r0, 800600c <setvbuf+0xe8>
 8006004:	89a1      	ldrh	r1, [r4, #12]
 8006006:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800600a:	e7d9      	b.n	8005fc0 <setvbuf+0x9c>
 800600c:	f44f 6780 	mov.w	r7, #1024	; 0x400
 8006010:	e7ec      	b.n	8005fec <setvbuf+0xc8>
 8006012:	bf00      	nop
 8006014:	20000628 	.word	0x20000628
 8006018:	08008aa1 	.word	0x08008aa1

0800601c <strcasecmp>:
 800601c:	4b0f      	ldr	r3, [pc, #60]	; (800605c <strcasecmp+0x40>)
 800601e:	b430      	push	{r4, r5}
 8006020:	681d      	ldr	r5, [r3, #0]
 8006022:	e002      	b.n	800602a <strcasecmp+0xe>
 8006024:	1ad2      	subs	r2, r2, r3
 8006026:	d116      	bne.n	8006056 <strcasecmp+0x3a>
 8006028:	b1ab      	cbz	r3, 8006056 <strcasecmp+0x3a>
 800602a:	f810 4b01 	ldrb.w	r4, [r0], #1
 800602e:	192b      	adds	r3, r5, r4
 8006030:	4622      	mov	r2, r4
 8006032:	785b      	ldrb	r3, [r3, #1]
 8006034:	f003 0303 	and.w	r3, r3, #3
 8006038:	2b01      	cmp	r3, #1
 800603a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800603e:	bf08      	it	eq
 8006040:	f104 0220 	addeq.w	r2, r4, #32
 8006044:	18ec      	adds	r4, r5, r3
 8006046:	7864      	ldrb	r4, [r4, #1]
 8006048:	f004 0403 	and.w	r4, r4, #3
 800604c:	2c01      	cmp	r4, #1
 800604e:	d1e9      	bne.n	8006024 <strcasecmp+0x8>
 8006050:	3320      	adds	r3, #32
 8006052:	1ad2      	subs	r2, r2, r3
 8006054:	d0e9      	beq.n	800602a <strcasecmp+0xe>
 8006056:	4610      	mov	r0, r2
 8006058:	bc30      	pop	{r4, r5}
 800605a:	4770      	bx	lr
 800605c:	200001fc 	.word	0x200001fc

08006060 <strcpy>:
 8006060:	ea80 0201 	eor.w	r2, r0, r1
 8006064:	4684      	mov	ip, r0
 8006066:	f012 0f03 	tst.w	r2, #3
 800606a:	d14f      	bne.n	800610c <strcpy+0xac>
 800606c:	f011 0f03 	tst.w	r1, #3
 8006070:	d132      	bne.n	80060d8 <strcpy+0x78>
 8006072:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8006076:	f011 0f04 	tst.w	r1, #4
 800607a:	f851 3b04 	ldr.w	r3, [r1], #4
 800607e:	d00b      	beq.n	8006098 <strcpy+0x38>
 8006080:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8006084:	439a      	bics	r2, r3
 8006086:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800608a:	bf04      	itt	eq
 800608c:	f84c 3b04 	streq.w	r3, [ip], #4
 8006090:	f851 3b04 	ldreq.w	r3, [r1], #4
 8006094:	d116      	bne.n	80060c4 <strcpy+0x64>
 8006096:	bf00      	nop
 8006098:	f851 4b04 	ldr.w	r4, [r1], #4
 800609c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 80060a0:	439a      	bics	r2, r3
 80060a2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80060a6:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 80060aa:	d10b      	bne.n	80060c4 <strcpy+0x64>
 80060ac:	f84c 3b04 	str.w	r3, [ip], #4
 80060b0:	43a2      	bics	r2, r4
 80060b2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80060b6:	bf04      	itt	eq
 80060b8:	f851 3b04 	ldreq.w	r3, [r1], #4
 80060bc:	f84c 4b04 	streq.w	r4, [ip], #4
 80060c0:	d0ea      	beq.n	8006098 <strcpy+0x38>
 80060c2:	4623      	mov	r3, r4
 80060c4:	f80c 3b01 	strb.w	r3, [ip], #1
 80060c8:	f013 0fff 	tst.w	r3, #255	; 0xff
 80060cc:	ea4f 2333 	mov.w	r3, r3, ror #8
 80060d0:	d1f8      	bne.n	80060c4 <strcpy+0x64>
 80060d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80060d6:	4770      	bx	lr
 80060d8:	f011 0f01 	tst.w	r1, #1
 80060dc:	d006      	beq.n	80060ec <strcpy+0x8c>
 80060de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80060e2:	f80c 2b01 	strb.w	r2, [ip], #1
 80060e6:	2a00      	cmp	r2, #0
 80060e8:	bf08      	it	eq
 80060ea:	4770      	bxeq	lr
 80060ec:	f011 0f02 	tst.w	r1, #2
 80060f0:	d0bf      	beq.n	8006072 <strcpy+0x12>
 80060f2:	f831 2b02 	ldrh.w	r2, [r1], #2
 80060f6:	f012 0fff 	tst.w	r2, #255	; 0xff
 80060fa:	bf16      	itet	ne
 80060fc:	f82c 2b02 	strhne.w	r2, [ip], #2
 8006100:	f88c 2000 	strbeq.w	r2, [ip]
 8006104:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 8006108:	d1b3      	bne.n	8006072 <strcpy+0x12>
 800610a:	4770      	bx	lr
 800610c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006110:	f80c 2b01 	strb.w	r2, [ip], #1
 8006114:	2a00      	cmp	r2, #0
 8006116:	d1f9      	bne.n	800610c <strcpy+0xac>
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop

0800611c <strlen>:
 800611c:	f020 0103 	bic.w	r1, r0, #3
 8006120:	f010 0003 	ands.w	r0, r0, #3
 8006124:	f1c0 0000 	rsb	r0, r0, #0
 8006128:	f851 3b04 	ldr.w	r3, [r1], #4
 800612c:	f100 0c04 	add.w	ip, r0, #4
 8006130:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8006134:	f06f 0200 	mvn.w	r2, #0
 8006138:	bf1c      	itt	ne
 800613a:	fa22 f20c 	lsrne.w	r2, r2, ip
 800613e:	4313      	orrne	r3, r2
 8006140:	f04f 0c01 	mov.w	ip, #1
 8006144:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8006148:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 800614c:	eba3 020c 	sub.w	r2, r3, ip
 8006150:	ea22 0203 	bic.w	r2, r2, r3
 8006154:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8006158:	bf04      	itt	eq
 800615a:	f851 3b04 	ldreq.w	r3, [r1], #4
 800615e:	3004      	addeq	r0, #4
 8006160:	d0f4      	beq.n	800614c <strlen+0x30>
 8006162:	f1c2 0100 	rsb	r1, r2, #0
 8006166:	ea02 0201 	and.w	r2, r2, r1
 800616a:	fab2 f282 	clz	r2, r2
 800616e:	f1c2 021f 	rsb	r2, r2, #31
 8006172:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 8006176:	4770      	bx	lr

08006178 <strtok>:
 8006178:	4b02      	ldr	r3, [pc, #8]	; (8006184 <strtok+0xc>)
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	2301      	movs	r3, #1
 800617e:	325c      	adds	r2, #92	; 0x5c
 8006180:	f000 b802 	b.w	8006188 <__strtok_r>
 8006184:	20000628 	.word	0x20000628

08006188 <__strtok_r>:
 8006188:	b4f0      	push	{r4, r5, r6, r7}
 800618a:	b320      	cbz	r0, 80061d6 <__strtok_r+0x4e>
 800618c:	4607      	mov	r7, r0
 800618e:	460d      	mov	r5, r1
 8006190:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006194:	e001      	b.n	800619a <__strtok_r+0x12>
 8006196:	42a6      	cmp	r6, r4
 8006198:	d016      	beq.n	80061c8 <__strtok_r+0x40>
 800619a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800619e:	2c00      	cmp	r4, #0
 80061a0:	d1f9      	bne.n	8006196 <__strtok_r+0xe>
 80061a2:	b1ee      	cbz	r6, 80061e0 <__strtok_r+0x58>
 80061a4:	463e      	mov	r6, r7
 80061a6:	460c      	mov	r4, r1
 80061a8:	f816 5b01 	ldrb.w	r5, [r6], #1
 80061ac:	e000      	b.n	80061b0 <__strtok_r+0x28>
 80061ae:	b173      	cbz	r3, 80061ce <__strtok_r+0x46>
 80061b0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80061b4:	42ab      	cmp	r3, r5
 80061b6:	d1fa      	bne.n	80061ae <__strtok_r+0x26>
 80061b8:	b15d      	cbz	r5, 80061d2 <__strtok_r+0x4a>
 80061ba:	2300      	movs	r3, #0
 80061bc:	703b      	strb	r3, [r7, #0]
 80061be:	6016      	str	r6, [r2, #0]
 80061c0:	4606      	mov	r6, r0
 80061c2:	4630      	mov	r0, r6
 80061c4:	bcf0      	pop	{r4, r5, r6, r7}
 80061c6:	4770      	bx	lr
 80061c8:	b163      	cbz	r3, 80061e4 <__strtok_r+0x5c>
 80061ca:	4638      	mov	r0, r7
 80061cc:	e7de      	b.n	800618c <__strtok_r+0x4>
 80061ce:	4637      	mov	r7, r6
 80061d0:	e7e8      	b.n	80061a4 <__strtok_r+0x1c>
 80061d2:	462e      	mov	r6, r5
 80061d4:	e7f3      	b.n	80061be <__strtok_r+0x36>
 80061d6:	6810      	ldr	r0, [r2, #0]
 80061d8:	2800      	cmp	r0, #0
 80061da:	d1d7      	bne.n	800618c <__strtok_r+0x4>
 80061dc:	4606      	mov	r6, r0
 80061de:	e7f0      	b.n	80061c2 <__strtok_r+0x3a>
 80061e0:	6016      	str	r6, [r2, #0]
 80061e2:	e7ee      	b.n	80061c2 <__strtok_r+0x3a>
 80061e4:	6017      	str	r7, [r2, #0]
 80061e6:	4606      	mov	r6, r0
 80061e8:	7003      	strb	r3, [r0, #0]
 80061ea:	e7ea      	b.n	80061c2 <__strtok_r+0x3a>

080061ec <_strtoul_r>:
 80061ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061f0:	4c46      	ldr	r4, [pc, #280]	; (800630c <_strtoul_r+0x120>)
 80061f2:	460f      	mov	r7, r1
 80061f4:	f8d4 e000 	ldr.w	lr, [r4]
 80061f8:	e000      	b.n	80061fc <_strtoul_r+0x10>
 80061fa:	4627      	mov	r7, r4
 80061fc:	463c      	mov	r4, r7
 80061fe:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006202:	eb0e 0605 	add.w	r6, lr, r5
 8006206:	7876      	ldrb	r6, [r6, #1]
 8006208:	f006 0608 	and.w	r6, r6, #8
 800620c:	f006 08ff 	and.w	r8, r6, #255	; 0xff
 8006210:	2e00      	cmp	r6, #0
 8006212:	d1f2      	bne.n	80061fa <_strtoul_r+0xe>
 8006214:	2d2d      	cmp	r5, #45	; 0x2d
 8006216:	d051      	beq.n	80062bc <_strtoul_r+0xd0>
 8006218:	2d2b      	cmp	r5, #43	; 0x2b
 800621a:	bf04      	itt	eq
 800621c:	787d      	ldrbeq	r5, [r7, #1]
 800621e:	1cbc      	addeq	r4, r7, #2
 8006220:	b15b      	cbz	r3, 800623a <_strtoul_r+0x4e>
 8006222:	2b10      	cmp	r3, #16
 8006224:	d05b      	beq.n	80062de <_strtoul_r+0xf2>
 8006226:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800622a:	fbb9 f9f3 	udiv	r9, r9, r3
 800622e:	fb03 fb09 	mul.w	fp, r3, r9
 8006232:	ea6f 0b0b 	mvn.w	fp, fp
 8006236:	469a      	mov	sl, r3
 8006238:	e007      	b.n	800624a <_strtoul_r+0x5e>
 800623a:	2d30      	cmp	r5, #48	; 0x30
 800623c:	d043      	beq.n	80062c6 <_strtoul_r+0xda>
 800623e:	230a      	movs	r3, #10
 8006240:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 8006310 <_strtoul_r+0x124>
 8006244:	469a      	mov	sl, r3
 8006246:	f04f 0b05 	mov.w	fp, #5
 800624a:	2700      	movs	r7, #0
 800624c:	46bc      	mov	ip, r7
 800624e:	e00c      	b.n	800626a <_strtoul_r+0x7e>
 8006250:	3d30      	subs	r5, #48	; 0x30
 8006252:	42ab      	cmp	r3, r5
 8006254:	dd19      	ble.n	800628a <_strtoul_r+0x9e>
 8006256:	1c7e      	adds	r6, r7, #1
 8006258:	d005      	beq.n	8006266 <_strtoul_r+0x7a>
 800625a:	45cc      	cmp	ip, r9
 800625c:	d824      	bhi.n	80062a8 <_strtoul_r+0xbc>
 800625e:	d021      	beq.n	80062a4 <_strtoul_r+0xb8>
 8006260:	fb0a 5c0c 	mla	ip, sl, ip, r5
 8006264:	2701      	movs	r7, #1
 8006266:	f814 5b01 	ldrb.w	r5, [r4], #1
 800626a:	eb0e 0605 	add.w	r6, lr, r5
 800626e:	7876      	ldrb	r6, [r6, #1]
 8006270:	f016 0f04 	tst.w	r6, #4
 8006274:	d1ec      	bne.n	8006250 <_strtoul_r+0x64>
 8006276:	f016 0603 	ands.w	r6, r6, #3
 800627a:	d006      	beq.n	800628a <_strtoul_r+0x9e>
 800627c:	2e01      	cmp	r6, #1
 800627e:	bf0c      	ite	eq
 8006280:	2637      	moveq	r6, #55	; 0x37
 8006282:	2657      	movne	r6, #87	; 0x57
 8006284:	1bad      	subs	r5, r5, r6
 8006286:	42ab      	cmp	r3, r5
 8006288:	dce5      	bgt.n	8006256 <_strtoul_r+0x6a>
 800628a:	2f00      	cmp	r7, #0
 800628c:	db11      	blt.n	80062b2 <_strtoul_r+0xc6>
 800628e:	f1c8 0000 	rsb	r0, r8, #0
 8006292:	ea8c 0000 	eor.w	r0, ip, r0
 8006296:	4440      	add	r0, r8
 8006298:	b14a      	cbz	r2, 80062ae <_strtoul_r+0xc2>
 800629a:	b107      	cbz	r7, 800629e <_strtoul_r+0xb2>
 800629c:	1e61      	subs	r1, r4, #1
 800629e:	6011      	str	r1, [r2, #0]
 80062a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062a4:	455d      	cmp	r5, fp
 80062a6:	dddb      	ble.n	8006260 <_strtoul_r+0x74>
 80062a8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80062ac:	e7db      	b.n	8006266 <_strtoul_r+0x7a>
 80062ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062b2:	2322      	movs	r3, #34	; 0x22
 80062b4:	6003      	str	r3, [r0, #0]
 80062b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80062ba:	e7ed      	b.n	8006298 <_strtoul_r+0xac>
 80062bc:	1cbc      	adds	r4, r7, #2
 80062be:	787d      	ldrb	r5, [r7, #1]
 80062c0:	f04f 0801 	mov.w	r8, #1
 80062c4:	e7ac      	b.n	8006220 <_strtoul_r+0x34>
 80062c6:	7823      	ldrb	r3, [r4, #0]
 80062c8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80062cc:	2b58      	cmp	r3, #88	; 0x58
 80062ce:	d013      	beq.n	80062f8 <_strtoul_r+0x10c>
 80062d0:	2308      	movs	r3, #8
 80062d2:	469a      	mov	sl, r3
 80062d4:	f04f 0b07 	mov.w	fp, #7
 80062d8:	f06f 4960 	mvn.w	r9, #3758096384	; 0xe0000000
 80062dc:	e7b5      	b.n	800624a <_strtoul_r+0x5e>
 80062de:	2d30      	cmp	r5, #48	; 0x30
 80062e0:	d005      	beq.n	80062ee <_strtoul_r+0x102>
 80062e2:	f04f 0b0f 	mov.w	fp, #15
 80062e6:	f06f 4970 	mvn.w	r9, #4026531840	; 0xf0000000
 80062ea:	469a      	mov	sl, r3
 80062ec:	e7ad      	b.n	800624a <_strtoul_r+0x5e>
 80062ee:	7826      	ldrb	r6, [r4, #0]
 80062f0:	f006 06df 	and.w	r6, r6, #223	; 0xdf
 80062f4:	2e58      	cmp	r6, #88	; 0x58
 80062f6:	d1f4      	bne.n	80062e2 <_strtoul_r+0xf6>
 80062f8:	f04f 0a10 	mov.w	sl, #16
 80062fc:	7865      	ldrb	r5, [r4, #1]
 80062fe:	4653      	mov	r3, sl
 8006300:	f04f 0b0f 	mov.w	fp, #15
 8006304:	3402      	adds	r4, #2
 8006306:	f06f 4970 	mvn.w	r9, #4026531840	; 0xf0000000
 800630a:	e79e      	b.n	800624a <_strtoul_r+0x5e>
 800630c:	200001fc 	.word	0x200001fc
 8006310:	19999999 	.word	0x19999999

08006314 <strtoul>:
 8006314:	b430      	push	{r4, r5}
 8006316:	4c04      	ldr	r4, [pc, #16]	; (8006328 <strtoul+0x14>)
 8006318:	460d      	mov	r5, r1
 800631a:	4613      	mov	r3, r2
 800631c:	4601      	mov	r1, r0
 800631e:	462a      	mov	r2, r5
 8006320:	6820      	ldr	r0, [r4, #0]
 8006322:	bc30      	pop	{r4, r5}
 8006324:	f7ff bf62 	b.w	80061ec <_strtoul_r>
 8006328:	20000628 	.word	0x20000628
 800632c:	00000000 	.word	0x00000000

08006330 <_vfprintf_r>:
 8006330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006334:	b0bd      	sub	sp, #244	; 0xf4
 8006336:	461c      	mov	r4, r3
 8006338:	4689      	mov	r9, r1
 800633a:	9204      	str	r2, [sp, #16]
 800633c:	4607      	mov	r7, r0
 800633e:	f002 ff1d 	bl	800917c <_localeconv_r>
 8006342:	6803      	ldr	r3, [r0, #0]
 8006344:	9311      	str	r3, [sp, #68]	; 0x44
 8006346:	4618      	mov	r0, r3
 8006348:	f7ff fee8 	bl	800611c <strlen>
 800634c:	9408      	str	r4, [sp, #32]
 800634e:	9012      	str	r0, [sp, #72]	; 0x48
 8006350:	b11f      	cbz	r7, 800635a <_vfprintf_r+0x2a>
 8006352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006354:	2b00      	cmp	r3, #0
 8006356:	f000 80f3 	beq.w	8006540 <_vfprintf_r+0x210>
 800635a:	f8b9 200c 	ldrh.w	r2, [r9, #12]
 800635e:	b293      	uxth	r3, r2
 8006360:	049e      	lsls	r6, r3, #18
 8006362:	d40a      	bmi.n	800637a <_vfprintf_r+0x4a>
 8006364:	f8d9 1064 	ldr.w	r1, [r9, #100]	; 0x64
 8006368:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
 800636c:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 8006370:	f8a9 300c 	strh.w	r3, [r9, #12]
 8006374:	f8c9 1064 	str.w	r1, [r9, #100]	; 0x64
 8006378:	b29b      	uxth	r3, r3
 800637a:	071d      	lsls	r5, r3, #28
 800637c:	f140 80aa 	bpl.w	80064d4 <_vfprintf_r+0x1a4>
 8006380:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8006384:	2a00      	cmp	r2, #0
 8006386:	f000 80a5 	beq.w	80064d4 <_vfprintf_r+0x1a4>
 800638a:	f003 031a 	and.w	r3, r3, #26
 800638e:	2b0a      	cmp	r3, #10
 8006390:	f000 80ac 	beq.w	80064ec <_vfprintf_r+0x1bc>
 8006394:	ed9f 7b6e 	vldr	d7, [pc, #440]	; 8006550 <_vfprintf_r+0x220>
 8006398:	2300      	movs	r3, #0
 800639a:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 800639e:	930d      	str	r3, [sp, #52]	; 0x34
 80063a0:	9321      	str	r3, [sp, #132]	; 0x84
 80063a2:	9320      	str	r3, [sp, #128]	; 0x80
 80063a4:	9310      	str	r3, [sp, #64]	; 0x40
 80063a6:	9313      	str	r3, [sp, #76]	; 0x4c
 80063a8:	9305      	str	r3, [sp, #20]
 80063aa:	ab2c      	add	r3, sp, #176	; 0xb0
 80063ac:	931f      	str	r3, [sp, #124]	; 0x7c
 80063ae:	461c      	mov	r4, r3
 80063b0:	46b8      	mov	r8, r7
 80063b2:	9d04      	ldr	r5, [sp, #16]
 80063b4:	782b      	ldrb	r3, [r5, #0]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	f000 80c6 	beq.w	8006548 <_vfprintf_r+0x218>
 80063bc:	2b25      	cmp	r3, #37	; 0x25
 80063be:	d102      	bne.n	80063c6 <_vfprintf_r+0x96>
 80063c0:	e0c2      	b.n	8006548 <_vfprintf_r+0x218>
 80063c2:	2b25      	cmp	r3, #37	; 0x25
 80063c4:	d003      	beq.n	80063ce <_vfprintf_r+0x9e>
 80063c6:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d1f9      	bne.n	80063c2 <_vfprintf_r+0x92>
 80063ce:	9b04      	ldr	r3, [sp, #16]
 80063d0:	1aee      	subs	r6, r5, r3
 80063d2:	b17e      	cbz	r6, 80063f4 <_vfprintf_r+0xc4>
 80063d4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80063d6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80063d8:	9904      	ldr	r1, [sp, #16]
 80063da:	6021      	str	r1, [r4, #0]
 80063dc:	3301      	adds	r3, #1
 80063de:	4432      	add	r2, r6
 80063e0:	2b07      	cmp	r3, #7
 80063e2:	6066      	str	r6, [r4, #4]
 80063e4:	9221      	str	r2, [sp, #132]	; 0x84
 80063e6:	9320      	str	r3, [sp, #128]	; 0x80
 80063e8:	f300 8093 	bgt.w	8006512 <_vfprintf_r+0x1e2>
 80063ec:	3408      	adds	r4, #8
 80063ee:	9b05      	ldr	r3, [sp, #20]
 80063f0:	4433      	add	r3, r6
 80063f2:	9305      	str	r3, [sp, #20]
 80063f4:	782b      	ldrb	r3, [r5, #0]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	f000 8093 	beq.w	8006522 <_vfprintf_r+0x1f2>
 80063fc:	2300      	movs	r3, #0
 80063fe:	1c69      	adds	r1, r5, #1
 8006400:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006404:	786d      	ldrb	r5, [r5, #1]
 8006406:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800640a:	461a      	mov	r2, r3
 800640c:	9306      	str	r3, [sp, #24]
 800640e:	9302      	str	r3, [sp, #8]
 8006410:	4656      	mov	r6, sl
 8006412:	1c4b      	adds	r3, r1, #1
 8006414:	f1a5 0120 	sub.w	r1, r5, #32
 8006418:	2958      	cmp	r1, #88	; 0x58
 800641a:	f200 83cd 	bhi.w	8006bb8 <_vfprintf_r+0x888>
 800641e:	e8df f011 	tbh	[pc, r1, lsl #1]
 8006422:	025c      	.short	0x025c
 8006424:	03cb03cb 	.word	0x03cb03cb
 8006428:	03cb0302 	.word	0x03cb0302
 800642c:	03cb03cb 	.word	0x03cb03cb
 8006430:	03cb03cb 	.word	0x03cb03cb
 8006434:	030903cb 	.word	0x030903cb
 8006438:	03cb02d2 	.word	0x03cb02d2
 800643c:	035301f8 	.word	0x035301f8
 8006440:	02d603cb 	.word	0x02d603cb
 8006444:	02dd02dd 	.word	0x02dd02dd
 8006448:	02dd02dd 	.word	0x02dd02dd
 800644c:	02dd02dd 	.word	0x02dd02dd
 8006450:	02dd02dd 	.word	0x02dd02dd
 8006454:	03cb02dd 	.word	0x03cb02dd
 8006458:	03cb03cb 	.word	0x03cb03cb
 800645c:	03cb03cb 	.word	0x03cb03cb
 8006460:	03cb03cb 	.word	0x03cb03cb
 8006464:	03cb03cb 	.word	0x03cb03cb
 8006468:	027103cb 	.word	0x027103cb
 800646c:	03cb0293 	.word	0x03cb0293
 8006470:	03cb0293 	.word	0x03cb0293
 8006474:	03cb03cb 	.word	0x03cb03cb
 8006478:	02cb03cb 	.word	0x02cb03cb
 800647c:	03cb03cb 	.word	0x03cb03cb
 8006480:	03cb036e 	.word	0x03cb036e
 8006484:	03cb03cb 	.word	0x03cb03cb
 8006488:	03cb03cb 	.word	0x03cb03cb
 800648c:	03cb03b5 	.word	0x03cb03b5
 8006490:	038b03cb 	.word	0x038b03cb
 8006494:	03cb03cb 	.word	0x03cb03cb
 8006498:	03cb03cb 	.word	0x03cb03cb
 800649c:	03cb03cb 	.word	0x03cb03cb
 80064a0:	03cb03cb 	.word	0x03cb03cb
 80064a4:	03cb03cb 	.word	0x03cb03cb
 80064a8:	031703a0 	.word	0x031703a0
 80064ac:	02930293 	.word	0x02930293
 80064b0:	03300293 	.word	0x03300293
 80064b4:	03cb0317 	.word	0x03cb0317
 80064b8:	033703cb 	.word	0x033703cb
 80064bc:	034103cb 	.word	0x034103cb
 80064c0:	02ec01ff 	.word	0x02ec01ff
 80064c4:	03cb0263 	.word	0x03cb0263
 80064c8:	03cb0211 	.word	0x03cb0211
 80064cc:	03cb009b 	.word	0x03cb009b
 80064d0:	023603cb 	.word	0x023603cb
 80064d4:	4638      	mov	r0, r7
 80064d6:	4649      	mov	r1, r9
 80064d8:	f001 f97a 	bl	80077d0 <__swsetup_r>
 80064dc:	b9a0      	cbnz	r0, 8006508 <_vfprintf_r+0x1d8>
 80064de:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80064e2:	f003 031a 	and.w	r3, r3, #26
 80064e6:	2b0a      	cmp	r3, #10
 80064e8:	f47f af54 	bne.w	8006394 <_vfprintf_r+0x64>
 80064ec:	f9b9 300e 	ldrsh.w	r3, [r9, #14]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	f6ff af4f 	blt.w	8006394 <_vfprintf_r+0x64>
 80064f6:	4638      	mov	r0, r7
 80064f8:	4649      	mov	r1, r9
 80064fa:	9a04      	ldr	r2, [sp, #16]
 80064fc:	4623      	mov	r3, r4
 80064fe:	f001 f92b 	bl	8007758 <__sbprintf>
 8006502:	b03d      	add	sp, #244	; 0xf4
 8006504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006508:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800650c:	b03d      	add	sp, #244	; 0xf4
 800650e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006512:	4640      	mov	r0, r8
 8006514:	4649      	mov	r1, r9
 8006516:	aa1f      	add	r2, sp, #124	; 0x7c
 8006518:	f003 ffb4 	bl	800a484 <__sprint_r>
 800651c:	b940      	cbnz	r0, 8006530 <_vfprintf_r+0x200>
 800651e:	ac2c      	add	r4, sp, #176	; 0xb0
 8006520:	e765      	b.n	80063ee <_vfprintf_r+0xbe>
 8006522:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006524:	b123      	cbz	r3, 8006530 <_vfprintf_r+0x200>
 8006526:	4640      	mov	r0, r8
 8006528:	4649      	mov	r1, r9
 800652a:	aa1f      	add	r2, sp, #124	; 0x7c
 800652c:	f003 ffaa 	bl	800a484 <__sprint_r>
 8006530:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8006534:	065a      	lsls	r2, r3, #25
 8006536:	d4e7      	bmi.n	8006508 <_vfprintf_r+0x1d8>
 8006538:	9805      	ldr	r0, [sp, #20]
 800653a:	b03d      	add	sp, #244	; 0xf4
 800653c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006540:	4638      	mov	r0, r7
 8006542:	f002 fb2b 	bl	8008b9c <__sinit>
 8006546:	e708      	b.n	800635a <_vfprintf_r+0x2a>
 8006548:	9d04      	ldr	r5, [sp, #16]
 800654a:	e753      	b.n	80063f4 <_vfprintf_r+0xc4>
 800654c:	f3af 8000 	nop.w
	...
 8006558:	9304      	str	r3, [sp, #16]
 800655a:	9b02      	ldr	r3, [sp, #8]
 800655c:	46b2      	mov	sl, r6
 800655e:	069e      	lsls	r6, r3, #26
 8006560:	f140 831e 	bpl.w	8006ba0 <_vfprintf_r+0x870>
 8006564:	9f08      	ldr	r7, [sp, #32]
 8006566:	3707      	adds	r7, #7
 8006568:	f027 0307 	bic.w	r3, r7, #7
 800656c:	f103 0208 	add.w	r2, r3, #8
 8006570:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006574:	9208      	str	r2, [sp, #32]
 8006576:	2301      	movs	r3, #1
 8006578:	f04f 0c00 	mov.w	ip, #0
 800657c:	f88d c05f 	strb.w	ip, [sp, #95]	; 0x5f
 8006580:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 8006584:	f1ba 0f00 	cmp.w	sl, #0
 8006588:	db03      	blt.n	8006592 <_vfprintf_r+0x262>
 800658a:	9a02      	ldr	r2, [sp, #8]
 800658c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006590:	9202      	str	r2, [sp, #8]
 8006592:	ea56 0207 	orrs.w	r2, r6, r7
 8006596:	f040 831f 	bne.w	8006bd8 <_vfprintf_r+0x8a8>
 800659a:	f1ba 0f00 	cmp.w	sl, #0
 800659e:	f000 841c 	beq.w	8006dda <_vfprintf_r+0xaaa>
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	f000 8320 	beq.w	8006be8 <_vfprintf_r+0x8b8>
 80065a8:	2b02      	cmp	r3, #2
 80065aa:	f000 8452 	beq.w	8006e52 <_vfprintf_r+0xb22>
 80065ae:	a92c      	add	r1, sp, #176	; 0xb0
 80065b0:	08f2      	lsrs	r2, r6, #3
 80065b2:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 80065b6:	08f8      	lsrs	r0, r7, #3
 80065b8:	f006 0307 	and.w	r3, r6, #7
 80065bc:	4607      	mov	r7, r0
 80065be:	4616      	mov	r6, r2
 80065c0:	3330      	adds	r3, #48	; 0x30
 80065c2:	ea56 0207 	orrs.w	r2, r6, r7
 80065c6:	f801 3d01 	strb.w	r3, [r1, #-1]!
 80065ca:	d1f1      	bne.n	80065b0 <_vfprintf_r+0x280>
 80065cc:	9a02      	ldr	r2, [sp, #8]
 80065ce:	910a      	str	r1, [sp, #40]	; 0x28
 80065d0:	07d0      	lsls	r0, r2, #31
 80065d2:	f100 84f9 	bmi.w	8006fc8 <_vfprintf_r+0xc98>
 80065d6:	ab2c      	add	r3, sp, #176	; 0xb0
 80065d8:	1a5b      	subs	r3, r3, r1
 80065da:	9307      	str	r3, [sp, #28]
 80065dc:	9a07      	ldr	r2, [sp, #28]
 80065de:	4592      	cmp	sl, r2
 80065e0:	4653      	mov	r3, sl
 80065e2:	bfb8      	it	lt
 80065e4:	4613      	movlt	r3, r2
 80065e6:	9303      	str	r3, [sp, #12]
 80065e8:	2300      	movs	r3, #0
 80065ea:	930c      	str	r3, [sp, #48]	; 0x30
 80065ec:	f1bc 0f00 	cmp.w	ip, #0
 80065f0:	d002      	beq.n	80065f8 <_vfprintf_r+0x2c8>
 80065f2:	9b03      	ldr	r3, [sp, #12]
 80065f4:	3301      	adds	r3, #1
 80065f6:	9303      	str	r3, [sp, #12]
 80065f8:	9b02      	ldr	r3, [sp, #8]
 80065fa:	f013 0302 	ands.w	r3, r3, #2
 80065fe:	9309      	str	r3, [sp, #36]	; 0x24
 8006600:	d002      	beq.n	8006608 <_vfprintf_r+0x2d8>
 8006602:	9b03      	ldr	r3, [sp, #12]
 8006604:	3302      	adds	r3, #2
 8006606:	9303      	str	r3, [sp, #12]
 8006608:	9b02      	ldr	r3, [sp, #8]
 800660a:	f013 0684 	ands.w	r6, r3, #132	; 0x84
 800660e:	f040 82e0 	bne.w	8006bd2 <_vfprintf_r+0x8a2>
 8006612:	9b06      	ldr	r3, [sp, #24]
 8006614:	9a03      	ldr	r2, [sp, #12]
 8006616:	ebc2 0a03 	rsb	sl, r2, r3
 800661a:	f1ba 0f00 	cmp.w	sl, #0
 800661e:	f340 82d8 	ble.w	8006bd2 <_vfprintf_r+0x8a2>
 8006622:	f1ba 0f10 	cmp.w	sl, #16
 8006626:	9921      	ldr	r1, [sp, #132]	; 0x84
 8006628:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800662a:	4fb3      	ldr	r7, [pc, #716]	; (80068f8 <_vfprintf_r+0x5c8>)
 800662c:	bfc8      	it	gt
 800662e:	f04f 0b10 	movgt.w	fp, #16
 8006632:	dc07      	bgt.n	8006644 <_vfprintf_r+0x314>
 8006634:	e01e      	b.n	8006674 <_vfprintf_r+0x344>
 8006636:	f1aa 0a10 	sub.w	sl, sl, #16
 800663a:	f1ba 0f10 	cmp.w	sl, #16
 800663e:	f104 0408 	add.w	r4, r4, #8
 8006642:	dd17      	ble.n	8006674 <_vfprintf_r+0x344>
 8006644:	3201      	adds	r2, #1
 8006646:	3110      	adds	r1, #16
 8006648:	2a07      	cmp	r2, #7
 800664a:	9121      	str	r1, [sp, #132]	; 0x84
 800664c:	9220      	str	r2, [sp, #128]	; 0x80
 800664e:	e884 0880 	stmia.w	r4, {r7, fp}
 8006652:	ddf0      	ble.n	8006636 <_vfprintf_r+0x306>
 8006654:	4640      	mov	r0, r8
 8006656:	4649      	mov	r1, r9
 8006658:	aa1f      	add	r2, sp, #124	; 0x7c
 800665a:	f003 ff13 	bl	800a484 <__sprint_r>
 800665e:	2800      	cmp	r0, #0
 8006660:	f47f af66 	bne.w	8006530 <_vfprintf_r+0x200>
 8006664:	f1aa 0a10 	sub.w	sl, sl, #16
 8006668:	f1ba 0f10 	cmp.w	sl, #16
 800666c:	9921      	ldr	r1, [sp, #132]	; 0x84
 800666e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006670:	ac2c      	add	r4, sp, #176	; 0xb0
 8006672:	dce7      	bgt.n	8006644 <_vfprintf_r+0x314>
 8006674:	3201      	adds	r2, #1
 8006676:	eb0a 0b01 	add.w	fp, sl, r1
 800667a:	2a07      	cmp	r2, #7
 800667c:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8006680:	9220      	str	r2, [sp, #128]	; 0x80
 8006682:	e884 0480 	stmia.w	r4, {r7, sl}
 8006686:	f300 844a 	bgt.w	8006f1e <_vfprintf_r+0xbee>
 800668a:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 800668e:	3408      	adds	r4, #8
 8006690:	f1bc 0f00 	cmp.w	ip, #0
 8006694:	d00f      	beq.n	80066b6 <_vfprintf_r+0x386>
 8006696:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006698:	3301      	adds	r3, #1
 800669a:	f10b 0b01 	add.w	fp, fp, #1
 800669e:	f10d 015f 	add.w	r1, sp, #95	; 0x5f
 80066a2:	2201      	movs	r2, #1
 80066a4:	2b07      	cmp	r3, #7
 80066a6:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 80066aa:	9320      	str	r3, [sp, #128]	; 0x80
 80066ac:	e884 0006 	stmia.w	r4, {r1, r2}
 80066b0:	f300 83b1 	bgt.w	8006e16 <_vfprintf_r+0xae6>
 80066b4:	3408      	adds	r4, #8
 80066b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066b8:	b173      	cbz	r3, 80066d8 <_vfprintf_r+0x3a8>
 80066ba:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80066bc:	3301      	adds	r3, #1
 80066be:	f10b 0b02 	add.w	fp, fp, #2
 80066c2:	a918      	add	r1, sp, #96	; 0x60
 80066c4:	2202      	movs	r2, #2
 80066c6:	2b07      	cmp	r3, #7
 80066c8:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 80066cc:	9320      	str	r3, [sp, #128]	; 0x80
 80066ce:	e884 0006 	stmia.w	r4, {r1, r2}
 80066d2:	f300 83ac 	bgt.w	8006e2e <_vfprintf_r+0xafe>
 80066d6:	3408      	adds	r4, #8
 80066d8:	2e80      	cmp	r6, #128	; 0x80
 80066da:	f000 82f0 	beq.w	8006cbe <_vfprintf_r+0x98e>
 80066de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066e0:	9a07      	ldr	r2, [sp, #28]
 80066e2:	ebc2 0a03 	rsb	sl, r2, r3
 80066e6:	f1ba 0f00 	cmp.w	sl, #0
 80066ea:	dd32      	ble.n	8006752 <_vfprintf_r+0x422>
 80066ec:	f1ba 0f10 	cmp.w	sl, #16
 80066f0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80066f2:	4f82      	ldr	r7, [pc, #520]	; (80068fc <_vfprintf_r+0x5cc>)
 80066f4:	dd22      	ble.n	800673c <_vfprintf_r+0x40c>
 80066f6:	2610      	movs	r6, #16
 80066f8:	465b      	mov	r3, fp
 80066fa:	e006      	b.n	800670a <_vfprintf_r+0x3da>
 80066fc:	f1aa 0a10 	sub.w	sl, sl, #16
 8006700:	f1ba 0f10 	cmp.w	sl, #16
 8006704:	f104 0408 	add.w	r4, r4, #8
 8006708:	dd17      	ble.n	800673a <_vfprintf_r+0x40a>
 800670a:	3201      	adds	r2, #1
 800670c:	3310      	adds	r3, #16
 800670e:	2a07      	cmp	r2, #7
 8006710:	9321      	str	r3, [sp, #132]	; 0x84
 8006712:	9220      	str	r2, [sp, #128]	; 0x80
 8006714:	6027      	str	r7, [r4, #0]
 8006716:	6066      	str	r6, [r4, #4]
 8006718:	ddf0      	ble.n	80066fc <_vfprintf_r+0x3cc>
 800671a:	4640      	mov	r0, r8
 800671c:	4649      	mov	r1, r9
 800671e:	aa1f      	add	r2, sp, #124	; 0x7c
 8006720:	f003 feb0 	bl	800a484 <__sprint_r>
 8006724:	2800      	cmp	r0, #0
 8006726:	f47f af03 	bne.w	8006530 <_vfprintf_r+0x200>
 800672a:	f1aa 0a10 	sub.w	sl, sl, #16
 800672e:	f1ba 0f10 	cmp.w	sl, #16
 8006732:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006734:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006736:	ac2c      	add	r4, sp, #176	; 0xb0
 8006738:	dce7      	bgt.n	800670a <_vfprintf_r+0x3da>
 800673a:	469b      	mov	fp, r3
 800673c:	3201      	adds	r2, #1
 800673e:	44d3      	add	fp, sl
 8006740:	2a07      	cmp	r2, #7
 8006742:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8006746:	9220      	str	r2, [sp, #128]	; 0x80
 8006748:	e884 0480 	stmia.w	r4, {r7, sl}
 800674c:	f300 8357 	bgt.w	8006dfe <_vfprintf_r+0xace>
 8006750:	3408      	adds	r4, #8
 8006752:	9b02      	ldr	r3, [sp, #8]
 8006754:	05db      	lsls	r3, r3, #23
 8006756:	f100 825b 	bmi.w	8006c10 <_vfprintf_r+0x8e0>
 800675a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800675c:	9907      	ldr	r1, [sp, #28]
 800675e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006760:	6022      	str	r2, [r4, #0]
 8006762:	3301      	adds	r3, #1
 8006764:	448b      	add	fp, r1
 8006766:	2b07      	cmp	r3, #7
 8006768:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 800676c:	6061      	str	r1, [r4, #4]
 800676e:	9320      	str	r3, [sp, #128]	; 0x80
 8006770:	f300 831d 	bgt.w	8006dae <_vfprintf_r+0xa7e>
 8006774:	3408      	adds	r4, #8
 8006776:	9b02      	ldr	r3, [sp, #8]
 8006778:	0759      	lsls	r1, r3, #29
 800677a:	d53a      	bpl.n	80067f2 <_vfprintf_r+0x4c2>
 800677c:	9b06      	ldr	r3, [sp, #24]
 800677e:	9a03      	ldr	r2, [sp, #12]
 8006780:	1a9d      	subs	r5, r3, r2
 8006782:	2d00      	cmp	r5, #0
 8006784:	dd35      	ble.n	80067f2 <_vfprintf_r+0x4c2>
 8006786:	2d10      	cmp	r5, #16
 8006788:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800678a:	4f5b      	ldr	r7, [pc, #364]	; (80068f8 <_vfprintf_r+0x5c8>)
 800678c:	dd1e      	ble.n	80067cc <_vfprintf_r+0x49c>
 800678e:	2610      	movs	r6, #16
 8006790:	465a      	mov	r2, fp
 8006792:	e004      	b.n	800679e <_vfprintf_r+0x46e>
 8006794:	3d10      	subs	r5, #16
 8006796:	2d10      	cmp	r5, #16
 8006798:	f104 0408 	add.w	r4, r4, #8
 800679c:	dd15      	ble.n	80067ca <_vfprintf_r+0x49a>
 800679e:	3301      	adds	r3, #1
 80067a0:	3210      	adds	r2, #16
 80067a2:	2b07      	cmp	r3, #7
 80067a4:	9221      	str	r2, [sp, #132]	; 0x84
 80067a6:	9320      	str	r3, [sp, #128]	; 0x80
 80067a8:	6027      	str	r7, [r4, #0]
 80067aa:	6066      	str	r6, [r4, #4]
 80067ac:	ddf2      	ble.n	8006794 <_vfprintf_r+0x464>
 80067ae:	4640      	mov	r0, r8
 80067b0:	4649      	mov	r1, r9
 80067b2:	aa1f      	add	r2, sp, #124	; 0x7c
 80067b4:	f003 fe66 	bl	800a484 <__sprint_r>
 80067b8:	2800      	cmp	r0, #0
 80067ba:	f47f aeb9 	bne.w	8006530 <_vfprintf_r+0x200>
 80067be:	3d10      	subs	r5, #16
 80067c0:	2d10      	cmp	r5, #16
 80067c2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80067c4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80067c6:	ac2c      	add	r4, sp, #176	; 0xb0
 80067c8:	dce9      	bgt.n	800679e <_vfprintf_r+0x46e>
 80067ca:	4693      	mov	fp, r2
 80067cc:	3301      	adds	r3, #1
 80067ce:	44ab      	add	fp, r5
 80067d0:	2b07      	cmp	r3, #7
 80067d2:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 80067d6:	9320      	str	r3, [sp, #128]	; 0x80
 80067d8:	6027      	str	r7, [r4, #0]
 80067da:	6065      	str	r5, [r4, #4]
 80067dc:	dd09      	ble.n	80067f2 <_vfprintf_r+0x4c2>
 80067de:	4640      	mov	r0, r8
 80067e0:	4649      	mov	r1, r9
 80067e2:	aa1f      	add	r2, sp, #124	; 0x7c
 80067e4:	f003 fe4e 	bl	800a484 <__sprint_r>
 80067e8:	2800      	cmp	r0, #0
 80067ea:	f47f aea1 	bne.w	8006530 <_vfprintf_r+0x200>
 80067ee:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 80067f2:	9b05      	ldr	r3, [sp, #20]
 80067f4:	9a03      	ldr	r2, [sp, #12]
 80067f6:	9906      	ldr	r1, [sp, #24]
 80067f8:	428a      	cmp	r2, r1
 80067fa:	bfac      	ite	ge
 80067fc:	189b      	addge	r3, r3, r2
 80067fe:	185b      	addlt	r3, r3, r1
 8006800:	9305      	str	r3, [sp, #20]
 8006802:	f1bb 0f00 	cmp.w	fp, #0
 8006806:	f040 82de 	bne.w	8006dc6 <_vfprintf_r+0xa96>
 800680a:	2300      	movs	r3, #0
 800680c:	9320      	str	r3, [sp, #128]	; 0x80
 800680e:	ac2c      	add	r4, sp, #176	; 0xb0
 8006810:	e5cf      	b.n	80063b2 <_vfprintf_r+0x82>
 8006812:	4619      	mov	r1, r3
 8006814:	9802      	ldr	r0, [sp, #8]
 8006816:	781d      	ldrb	r5, [r3, #0]
 8006818:	f040 0004 	orr.w	r0, r0, #4
 800681c:	9002      	str	r0, [sp, #8]
 800681e:	e5f8      	b.n	8006412 <_vfprintf_r+0xe2>
 8006820:	9304      	str	r3, [sp, #16]
 8006822:	9b02      	ldr	r3, [sp, #8]
 8006824:	f013 0320 	ands.w	r3, r3, #32
 8006828:	46b2      	mov	sl, r6
 800682a:	f000 8173 	beq.w	8006b14 <_vfprintf_r+0x7e4>
 800682e:	9f08      	ldr	r7, [sp, #32]
 8006830:	3707      	adds	r7, #7
 8006832:	f027 0307 	bic.w	r3, r7, #7
 8006836:	f103 0208 	add.w	r2, r3, #8
 800683a:	e9d3 6700 	ldrd	r6, r7, [r3]
 800683e:	9208      	str	r2, [sp, #32]
 8006840:	2300      	movs	r3, #0
 8006842:	e699      	b.n	8006578 <_vfprintf_r+0x248>
 8006844:	9a08      	ldr	r2, [sp, #32]
 8006846:	9304      	str	r3, [sp, #16]
 8006848:	6813      	ldr	r3, [r2, #0]
 800684a:	930a      	str	r3, [sp, #40]	; 0x28
 800684c:	f04f 0b00 	mov.w	fp, #0
 8006850:	f88d b05f 	strb.w	fp, [sp, #95]	; 0x5f
 8006854:	1d17      	adds	r7, r2, #4
 8006856:	2b00      	cmp	r3, #0
 8006858:	f000 865e 	beq.w	8007518 <_vfprintf_r+0x11e8>
 800685c:	2e00      	cmp	r6, #0
 800685e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006860:	f2c0 8612 	blt.w	8007488 <_vfprintf_r+0x1158>
 8006864:	4659      	mov	r1, fp
 8006866:	4632      	mov	r2, r6
 8006868:	f002 ff96 	bl	8009798 <memchr>
 800686c:	2800      	cmp	r0, #0
 800686e:	f000 868f 	beq.w	8007590 <_vfprintf_r+0x1260>
 8006872:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006874:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006878:	1ac3      	subs	r3, r0, r3
 800687a:	9307      	str	r3, [sp, #28]
 800687c:	9708      	str	r7, [sp, #32]
 800687e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006882:	9303      	str	r3, [sp, #12]
 8006884:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8006888:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 800688c:	e6ae      	b.n	80065ec <_vfprintf_r+0x2bc>
 800688e:	9304      	str	r3, [sp, #16]
 8006890:	4b1b      	ldr	r3, [pc, #108]	; (8006900 <_vfprintf_r+0x5d0>)
 8006892:	9310      	str	r3, [sp, #64]	; 0x40
 8006894:	9b02      	ldr	r3, [sp, #8]
 8006896:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800689a:	0699      	lsls	r1, r3, #26
 800689c:	46b2      	mov	sl, r6
 800689e:	f140 8155 	bpl.w	8006b4c <_vfprintf_r+0x81c>
 80068a2:	9f08      	ldr	r7, [sp, #32]
 80068a4:	3707      	adds	r7, #7
 80068a6:	f027 0307 	bic.w	r3, r7, #7
 80068aa:	e9d3 6700 	ldrd	r6, r7, [r3]
 80068ae:	f103 0208 	add.w	r2, r3, #8
 80068b2:	9208      	str	r2, [sp, #32]
 80068b4:	9b02      	ldr	r3, [sp, #8]
 80068b6:	07db      	lsls	r3, r3, #31
 80068b8:	f140 82e4 	bpl.w	8006e84 <_vfprintf_r+0xb54>
 80068bc:	ea56 0307 	orrs.w	r3, r6, r7
 80068c0:	f000 82e0 	beq.w	8006e84 <_vfprintf_r+0xb54>
 80068c4:	9a02      	ldr	r2, [sp, #8]
 80068c6:	f88d 5061 	strb.w	r5, [sp, #97]	; 0x61
 80068ca:	2330      	movs	r3, #48	; 0x30
 80068cc:	f042 0202 	orr.w	r2, r2, #2
 80068d0:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80068d4:	9202      	str	r2, [sp, #8]
 80068d6:	2302      	movs	r3, #2
 80068d8:	e64e      	b.n	8006578 <_vfprintf_r+0x248>
 80068da:	781d      	ldrb	r5, [r3, #0]
 80068dc:	4619      	mov	r1, r3
 80068de:	2a00      	cmp	r2, #0
 80068e0:	f47f ad97 	bne.w	8006412 <_vfprintf_r+0xe2>
 80068e4:	2220      	movs	r2, #32
 80068e6:	e594      	b.n	8006412 <_vfprintf_r+0xe2>
 80068e8:	9902      	ldr	r1, [sp, #8]
 80068ea:	f041 0120 	orr.w	r1, r1, #32
 80068ee:	9102      	str	r1, [sp, #8]
 80068f0:	781d      	ldrb	r5, [r3, #0]
 80068f2:	4619      	mov	r1, r3
 80068f4:	e58d      	b.n	8006412 <_vfprintf_r+0xe2>
 80068f6:	bf00      	nop
 80068f8:	0801b030 	.word	0x0801b030
 80068fc:	0801afdc 	.word	0x0801afdc
 8006900:	0801b010 	.word	0x0801b010
 8006904:	9304      	str	r3, [sp, #16]
 8006906:	9b02      	ldr	r3, [sp, #8]
 8006908:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800690c:	f043 0310 	orr.w	r3, r3, #16
 8006910:	9302      	str	r3, [sp, #8]
 8006912:	9b02      	ldr	r3, [sp, #8]
 8006914:	0698      	lsls	r0, r3, #26
 8006916:	46b2      	mov	sl, r6
 8006918:	f140 80a2 	bpl.w	8006a60 <_vfprintf_r+0x730>
 800691c:	9f08      	ldr	r7, [sp, #32]
 800691e:	3707      	adds	r7, #7
 8006920:	f027 0707 	bic.w	r7, r7, #7
 8006924:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006928:	f107 0108 	add.w	r1, r7, #8
 800692c:	9108      	str	r1, [sp, #32]
 800692e:	4616      	mov	r6, r2
 8006930:	461f      	mov	r7, r3
 8006932:	2a00      	cmp	r2, #0
 8006934:	f173 0300 	sbcs.w	r3, r3, #0
 8006938:	f2c0 841c 	blt.w	8007174 <_vfprintf_r+0xe44>
 800693c:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 8006940:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 8006944:	2301      	movs	r3, #1
 8006946:	e61d      	b.n	8006584 <_vfprintf_r+0x254>
 8006948:	9304      	str	r3, [sp, #16]
 800694a:	9b02      	ldr	r3, [sp, #8]
 800694c:	9f08      	ldr	r7, [sp, #32]
 800694e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006952:	071b      	lsls	r3, r3, #28
 8006954:	46b2      	mov	sl, r6
 8006956:	46b3      	mov	fp, r6
 8006958:	f107 0707 	add.w	r7, r7, #7
 800695c:	f140 849b 	bpl.w	8007296 <_vfprintf_r+0xf66>
 8006960:	f027 0307 	bic.w	r3, r7, #7
 8006964:	ed93 7b00 	vldr	d7, [r3]
 8006968:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 800696c:	f103 0208 	add.w	r2, r3, #8
 8006970:	9208      	str	r2, [sp, #32]
 8006972:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8006976:	f003 fcd9 	bl	800a32c <__fpclassifyd>
 800697a:	2801      	cmp	r0, #1
 800697c:	f040 8408 	bne.w	8007190 <_vfprintf_r+0xe60>
 8006980:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006984:	2200      	movs	r2, #0
 8006986:	2300      	movs	r3, #0
 8006988:	f7fa f930 	bl	8000bec <__aeabi_dcmplt>
 800698c:	2800      	cmp	r0, #0
 800698e:	f040 85ec 	bne.w	800756a <_vfprintf_r+0x123a>
 8006992:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 8006996:	9e02      	ldr	r6, [sp, #8]
 8006998:	4a99      	ldr	r2, [pc, #612]	; (8006c00 <_vfprintf_r+0x8d0>)
 800699a:	4b9a      	ldr	r3, [pc, #616]	; (8006c04 <_vfprintf_r+0x8d4>)
 800699c:	2103      	movs	r1, #3
 800699e:	2000      	movs	r0, #0
 80069a0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 80069a4:	2d47      	cmp	r5, #71	; 0x47
 80069a6:	bfd8      	it	le
 80069a8:	461a      	movle	r2, r3
 80069aa:	9103      	str	r1, [sp, #12]
 80069ac:	900b      	str	r0, [sp, #44]	; 0x2c
 80069ae:	9602      	str	r6, [sp, #8]
 80069b0:	920a      	str	r2, [sp, #40]	; 0x28
 80069b2:	9107      	str	r1, [sp, #28]
 80069b4:	900c      	str	r0, [sp, #48]	; 0x30
 80069b6:	e619      	b.n	80065ec <_vfprintf_r+0x2bc>
 80069b8:	9902      	ldr	r1, [sp, #8]
 80069ba:	f041 0108 	orr.w	r1, r1, #8
 80069be:	9102      	str	r1, [sp, #8]
 80069c0:	781d      	ldrb	r5, [r3, #0]
 80069c2:	4619      	mov	r1, r3
 80069c4:	e525      	b.n	8006412 <_vfprintf_r+0xe2>
 80069c6:	781d      	ldrb	r5, [r3, #0]
 80069c8:	4619      	mov	r1, r3
 80069ca:	222b      	movs	r2, #43	; 0x2b
 80069cc:	e521      	b.n	8006412 <_vfprintf_r+0xe2>
 80069ce:	9902      	ldr	r1, [sp, #8]
 80069d0:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 80069d4:	9102      	str	r1, [sp, #8]
 80069d6:	781d      	ldrb	r5, [r3, #0]
 80069d8:	4619      	mov	r1, r3
 80069da:	e51a      	b.n	8006412 <_vfprintf_r+0xe2>
 80069dc:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 80069e0:	2100      	movs	r1, #0
 80069e2:	f813 5b01 	ldrb.w	r5, [r3], #1
 80069e6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80069ea:	eb00 0141 	add.w	r1, r0, r1, lsl #1
 80069ee:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 80069f2:	2809      	cmp	r0, #9
 80069f4:	d9f5      	bls.n	80069e2 <_vfprintf_r+0x6b2>
 80069f6:	9106      	str	r1, [sp, #24]
 80069f8:	e50c      	b.n	8006414 <_vfprintf_r+0xe4>
 80069fa:	9908      	ldr	r1, [sp, #32]
 80069fc:	9304      	str	r3, [sp, #16]
 80069fe:	2330      	movs	r3, #48	; 0x30
 8006a00:	9a02      	ldr	r2, [sp, #8]
 8006a02:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8006a06:	460b      	mov	r3, r1
 8006a08:	3304      	adds	r3, #4
 8006a0a:	2578      	movs	r5, #120	; 0x78
 8006a0c:	f042 0202 	orr.w	r2, r2, #2
 8006a10:	9308      	str	r3, [sp, #32]
 8006a12:	4b7d      	ldr	r3, [pc, #500]	; (8006c08 <_vfprintf_r+0x8d8>)
 8006a14:	9310      	str	r3, [sp, #64]	; 0x40
 8006a16:	46b2      	mov	sl, r6
 8006a18:	9202      	str	r2, [sp, #8]
 8006a1a:	680e      	ldr	r6, [r1, #0]
 8006a1c:	f88d 5061 	strb.w	r5, [sp, #97]	; 0x61
 8006a20:	2700      	movs	r7, #0
 8006a22:	2302      	movs	r3, #2
 8006a24:	e5a8      	b.n	8006578 <_vfprintf_r+0x248>
 8006a26:	9902      	ldr	r1, [sp, #8]
 8006a28:	f041 0101 	orr.w	r1, r1, #1
 8006a2c:	9102      	str	r1, [sp, #8]
 8006a2e:	781d      	ldrb	r5, [r3, #0]
 8006a30:	4619      	mov	r1, r3
 8006a32:	e4ee      	b.n	8006412 <_vfprintf_r+0xe2>
 8006a34:	9d08      	ldr	r5, [sp, #32]
 8006a36:	6829      	ldr	r1, [r5, #0]
 8006a38:	9106      	str	r1, [sp, #24]
 8006a3a:	4608      	mov	r0, r1
 8006a3c:	2800      	cmp	r0, #0
 8006a3e:	4629      	mov	r1, r5
 8006a40:	f101 0104 	add.w	r1, r1, #4
 8006a44:	f2c0 84ee 	blt.w	8007424 <_vfprintf_r+0x10f4>
 8006a48:	9108      	str	r1, [sp, #32]
 8006a4a:	781d      	ldrb	r5, [r3, #0]
 8006a4c:	4619      	mov	r1, r3
 8006a4e:	e4e0      	b.n	8006412 <_vfprintf_r+0xe2>
 8006a50:	9304      	str	r3, [sp, #16]
 8006a52:	9b02      	ldr	r3, [sp, #8]
 8006a54:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006a58:	0698      	lsls	r0, r3, #26
 8006a5a:	46b2      	mov	sl, r6
 8006a5c:	f53f af5e 	bmi.w	800691c <_vfprintf_r+0x5ec>
 8006a60:	9b02      	ldr	r3, [sp, #8]
 8006a62:	06d9      	lsls	r1, r3, #27
 8006a64:	f100 829b 	bmi.w	8006f9e <_vfprintf_r+0xc6e>
 8006a68:	9b02      	ldr	r3, [sp, #8]
 8006a6a:	065a      	lsls	r2, r3, #25
 8006a6c:	f140 8297 	bpl.w	8006f9e <_vfprintf_r+0xc6e>
 8006a70:	9908      	ldr	r1, [sp, #32]
 8006a72:	f9b1 6000 	ldrsh.w	r6, [r1]
 8006a76:	3104      	adds	r1, #4
 8006a78:	17f7      	asrs	r7, r6, #31
 8006a7a:	4632      	mov	r2, r6
 8006a7c:	463b      	mov	r3, r7
 8006a7e:	9108      	str	r1, [sp, #32]
 8006a80:	e757      	b.n	8006932 <_vfprintf_r+0x602>
 8006a82:	9902      	ldr	r1, [sp, #8]
 8006a84:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8006a88:	9102      	str	r1, [sp, #8]
 8006a8a:	781d      	ldrb	r5, [r3, #0]
 8006a8c:	4619      	mov	r1, r3
 8006a8e:	e4c0      	b.n	8006412 <_vfprintf_r+0xe2>
 8006a90:	781d      	ldrb	r5, [r3, #0]
 8006a92:	9902      	ldr	r1, [sp, #8]
 8006a94:	2d6c      	cmp	r5, #108	; 0x6c
 8006a96:	f000 84be 	beq.w	8007416 <_vfprintf_r+0x10e6>
 8006a9a:	f041 0110 	orr.w	r1, r1, #16
 8006a9e:	9102      	str	r1, [sp, #8]
 8006aa0:	4619      	mov	r1, r3
 8006aa2:	e4b6      	b.n	8006412 <_vfprintf_r+0xe2>
 8006aa4:	9304      	str	r3, [sp, #16]
 8006aa6:	9b02      	ldr	r3, [sp, #8]
 8006aa8:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006aac:	069a      	lsls	r2, r3, #26
 8006aae:	f140 83fd 	bpl.w	80072ac <_vfprintf_r+0xf7c>
 8006ab2:	9a08      	ldr	r2, [sp, #32]
 8006ab4:	9905      	ldr	r1, [sp, #20]
 8006ab6:	6813      	ldr	r3, [r2, #0]
 8006ab8:	17cf      	asrs	r7, r1, #31
 8006aba:	4608      	mov	r0, r1
 8006abc:	3204      	adds	r2, #4
 8006abe:	4639      	mov	r1, r7
 8006ac0:	9208      	str	r2, [sp, #32]
 8006ac2:	e9c3 0100 	strd	r0, r1, [r3]
 8006ac6:	e474      	b.n	80063b2 <_vfprintf_r+0x82>
 8006ac8:	781d      	ldrb	r5, [r3, #0]
 8006aca:	2d2a      	cmp	r5, #42	; 0x2a
 8006acc:	f103 0101 	add.w	r1, r3, #1
 8006ad0:	f000 862a 	beq.w	8007728 <_vfprintf_r+0x13f8>
 8006ad4:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 8006ad8:	2809      	cmp	r0, #9
 8006ada:	460b      	mov	r3, r1
 8006adc:	f04f 0600 	mov.w	r6, #0
 8006ae0:	f63f ac98 	bhi.w	8006414 <_vfprintf_r+0xe4>
 8006ae4:	f813 5b01 	ldrb.w	r5, [r3], #1
 8006ae8:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8006aec:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 8006af0:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 8006af4:	2809      	cmp	r0, #9
 8006af6:	d9f5      	bls.n	8006ae4 <_vfprintf_r+0x7b4>
 8006af8:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 8006afc:	e48a      	b.n	8006414 <_vfprintf_r+0xe4>
 8006afe:	9304      	str	r3, [sp, #16]
 8006b00:	9b02      	ldr	r3, [sp, #8]
 8006b02:	f043 0310 	orr.w	r3, r3, #16
 8006b06:	9302      	str	r3, [sp, #8]
 8006b08:	9b02      	ldr	r3, [sp, #8]
 8006b0a:	f013 0320 	ands.w	r3, r3, #32
 8006b0e:	46b2      	mov	sl, r6
 8006b10:	f47f ae8d 	bne.w	800682e <_vfprintf_r+0x4fe>
 8006b14:	9a02      	ldr	r2, [sp, #8]
 8006b16:	f012 0210 	ands.w	r2, r2, #16
 8006b1a:	f040 8238 	bne.w	8006f8e <_vfprintf_r+0xc5e>
 8006b1e:	9b02      	ldr	r3, [sp, #8]
 8006b20:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8006b24:	f000 8233 	beq.w	8006f8e <_vfprintf_r+0xc5e>
 8006b28:	9908      	ldr	r1, [sp, #32]
 8006b2a:	4613      	mov	r3, r2
 8006b2c:	460a      	mov	r2, r1
 8006b2e:	3204      	adds	r2, #4
 8006b30:	880e      	ldrh	r6, [r1, #0]
 8006b32:	9208      	str	r2, [sp, #32]
 8006b34:	2700      	movs	r7, #0
 8006b36:	e51f      	b.n	8006578 <_vfprintf_r+0x248>
 8006b38:	9304      	str	r3, [sp, #16]
 8006b3a:	4b34      	ldr	r3, [pc, #208]	; (8006c0c <_vfprintf_r+0x8dc>)
 8006b3c:	9310      	str	r3, [sp, #64]	; 0x40
 8006b3e:	9b02      	ldr	r3, [sp, #8]
 8006b40:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006b44:	0699      	lsls	r1, r3, #26
 8006b46:	46b2      	mov	sl, r6
 8006b48:	f53f aeab 	bmi.w	80068a2 <_vfprintf_r+0x572>
 8006b4c:	9b02      	ldr	r3, [sp, #8]
 8006b4e:	06da      	lsls	r2, r3, #27
 8006b50:	f140 83d1 	bpl.w	80072f6 <_vfprintf_r+0xfc6>
 8006b54:	9a08      	ldr	r2, [sp, #32]
 8006b56:	4613      	mov	r3, r2
 8006b58:	3304      	adds	r3, #4
 8006b5a:	6816      	ldr	r6, [r2, #0]
 8006b5c:	9308      	str	r3, [sp, #32]
 8006b5e:	2700      	movs	r7, #0
 8006b60:	e6a8      	b.n	80068b4 <_vfprintf_r+0x584>
 8006b62:	9908      	ldr	r1, [sp, #32]
 8006b64:	9304      	str	r3, [sp, #16]
 8006b66:	680a      	ldr	r2, [r1, #0]
 8006b68:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	2201      	movs	r2, #1
 8006b70:	3104      	adds	r1, #4
 8006b72:	469c      	mov	ip, r3
 8006b74:	9203      	str	r2, [sp, #12]
 8006b76:	9108      	str	r1, [sp, #32]
 8006b78:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8006b7c:	ab22      	add	r3, sp, #136	; 0x88
 8006b7e:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
 8006b82:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
 8006b86:	9207      	str	r2, [sp, #28]
 8006b88:	930a      	str	r3, [sp, #40]	; 0x28
 8006b8a:	e535      	b.n	80065f8 <_vfprintf_r+0x2c8>
 8006b8c:	9304      	str	r3, [sp, #16]
 8006b8e:	9b02      	ldr	r3, [sp, #8]
 8006b90:	f043 0310 	orr.w	r3, r3, #16
 8006b94:	9302      	str	r3, [sp, #8]
 8006b96:	9b02      	ldr	r3, [sp, #8]
 8006b98:	46b2      	mov	sl, r6
 8006b9a:	069e      	lsls	r6, r3, #26
 8006b9c:	f53f ace2 	bmi.w	8006564 <_vfprintf_r+0x234>
 8006ba0:	9b02      	ldr	r3, [sp, #8]
 8006ba2:	06d8      	lsls	r0, r3, #27
 8006ba4:	f140 8399 	bpl.w	80072da <_vfprintf_r+0xfaa>
 8006ba8:	9a08      	ldr	r2, [sp, #32]
 8006baa:	4613      	mov	r3, r2
 8006bac:	3204      	adds	r2, #4
 8006bae:	681e      	ldr	r6, [r3, #0]
 8006bb0:	9208      	str	r2, [sp, #32]
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	2700      	movs	r7, #0
 8006bb6:	e4df      	b.n	8006578 <_vfprintf_r+0x248>
 8006bb8:	9304      	str	r3, [sp, #16]
 8006bba:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006bbe:	2d00      	cmp	r5, #0
 8006bc0:	f43f acaf 	beq.w	8006522 <_vfprintf_r+0x1f2>
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	2201      	movs	r2, #1
 8006bc8:	469c      	mov	ip, r3
 8006bca:	9203      	str	r2, [sp, #12]
 8006bcc:	f88d 5088 	strb.w	r5, [sp, #136]	; 0x88
 8006bd0:	e7d2      	b.n	8006b78 <_vfprintf_r+0x848>
 8006bd2:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8006bd6:	e55b      	b.n	8006690 <_vfprintf_r+0x360>
 8006bd8:	2b01      	cmp	r3, #1
 8006bda:	f47f ace5 	bne.w	80065a8 <_vfprintf_r+0x278>
 8006bde:	2f00      	cmp	r7, #0
 8006be0:	bf08      	it	eq
 8006be2:	2e0a      	cmpeq	r6, #10
 8006be4:	f080 81ff 	bcs.w	8006fe6 <_vfprintf_r+0xcb6>
 8006be8:	f10d 0bf0 	add.w	fp, sp, #240	; 0xf0
 8006bec:	3630      	adds	r6, #48	; 0x30
 8006bee:	f80b 6d41 	strb.w	r6, [fp, #-65]!
 8006bf2:	ab2c      	add	r3, sp, #176	; 0xb0
 8006bf4:	ebcb 0303 	rsb	r3, fp, r3
 8006bf8:	9307      	str	r3, [sp, #28]
 8006bfa:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8006bfe:	e4ed      	b.n	80065dc <_vfprintf_r+0x2ac>
 8006c00:	0801aff0 	.word	0x0801aff0
 8006c04:	0801afec 	.word	0x0801afec
 8006c08:	0801b010 	.word	0x0801b010
 8006c0c:	0801affc 	.word	0x0801affc
 8006c10:	2d65      	cmp	r5, #101	; 0x65
 8006c12:	f340 808a 	ble.w	8006d2a <_vfprintf_r+0x9fa>
 8006c16:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	f7f9 ffdb 	bl	8000bd8 <__aeabi_dcmpeq>
 8006c22:	2800      	cmp	r0, #0
 8006c24:	f000 8131 	beq.w	8006e8a <_vfprintf_r+0xb5a>
 8006c28:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006c2a:	4aae      	ldr	r2, [pc, #696]	; (8006ee4 <_vfprintf_r+0xbb4>)
 8006c2c:	6022      	str	r2, [r4, #0]
 8006c2e:	3301      	adds	r3, #1
 8006c30:	f10b 0b01 	add.w	fp, fp, #1
 8006c34:	2201      	movs	r2, #1
 8006c36:	2b07      	cmp	r3, #7
 8006c38:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8006c3c:	9320      	str	r3, [sp, #128]	; 0x80
 8006c3e:	6062      	str	r2, [r4, #4]
 8006c40:	f300 8372 	bgt.w	8007328 <_vfprintf_r+0xff8>
 8006c44:	3408      	adds	r4, #8
 8006c46:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006c48:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	db03      	blt.n	8006c56 <_vfprintf_r+0x926>
 8006c4e:	9b02      	ldr	r3, [sp, #8]
 8006c50:	07df      	lsls	r7, r3, #31
 8006c52:	f57f ad90 	bpl.w	8006776 <_vfprintf_r+0x446>
 8006c56:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006c58:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006c5a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006c5c:	6022      	str	r2, [r4, #0]
 8006c5e:	3301      	adds	r3, #1
 8006c60:	448b      	add	fp, r1
 8006c62:	2b07      	cmp	r3, #7
 8006c64:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8006c68:	6061      	str	r1, [r4, #4]
 8006c6a:	9320      	str	r3, [sp, #128]	; 0x80
 8006c6c:	f300 83e1 	bgt.w	8007432 <_vfprintf_r+0x1102>
 8006c70:	3408      	adds	r4, #8
 8006c72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c74:	1e5d      	subs	r5, r3, #1
 8006c76:	2d00      	cmp	r5, #0
 8006c78:	f77f ad7d 	ble.w	8006776 <_vfprintf_r+0x446>
 8006c7c:	2d10      	cmp	r5, #16
 8006c7e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006c80:	4f99      	ldr	r7, [pc, #612]	; (8006ee8 <_vfprintf_r+0xbb8>)
 8006c82:	f340 8196 	ble.w	8006fb2 <_vfprintf_r+0xc82>
 8006c86:	2610      	movs	r6, #16
 8006c88:	465a      	mov	r2, fp
 8006c8a:	e004      	b.n	8006c96 <_vfprintf_r+0x966>
 8006c8c:	3408      	adds	r4, #8
 8006c8e:	3d10      	subs	r5, #16
 8006c90:	2d10      	cmp	r5, #16
 8006c92:	f340 818d 	ble.w	8006fb0 <_vfprintf_r+0xc80>
 8006c96:	3301      	adds	r3, #1
 8006c98:	3210      	adds	r2, #16
 8006c9a:	2b07      	cmp	r3, #7
 8006c9c:	9221      	str	r2, [sp, #132]	; 0x84
 8006c9e:	9320      	str	r3, [sp, #128]	; 0x80
 8006ca0:	6027      	str	r7, [r4, #0]
 8006ca2:	6066      	str	r6, [r4, #4]
 8006ca4:	ddf2      	ble.n	8006c8c <_vfprintf_r+0x95c>
 8006ca6:	4640      	mov	r0, r8
 8006ca8:	4649      	mov	r1, r9
 8006caa:	aa1f      	add	r2, sp, #124	; 0x7c
 8006cac:	f003 fbea 	bl	800a484 <__sprint_r>
 8006cb0:	2800      	cmp	r0, #0
 8006cb2:	f47f ac3d 	bne.w	8006530 <_vfprintf_r+0x200>
 8006cb6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006cb8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006cba:	ac2c      	add	r4, sp, #176	; 0xb0
 8006cbc:	e7e7      	b.n	8006c8e <_vfprintf_r+0x95e>
 8006cbe:	9b06      	ldr	r3, [sp, #24]
 8006cc0:	9a03      	ldr	r2, [sp, #12]
 8006cc2:	1a9e      	subs	r6, r3, r2
 8006cc4:	2e00      	cmp	r6, #0
 8006cc6:	f77f ad0a 	ble.w	80066de <_vfprintf_r+0x3ae>
 8006cca:	2e10      	cmp	r6, #16
 8006ccc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006cce:	4f86      	ldr	r7, [pc, #536]	; (8006ee8 <_vfprintf_r+0xbb8>)
 8006cd0:	dd1f      	ble.n	8006d12 <_vfprintf_r+0x9e2>
 8006cd2:	f04f 0a10 	mov.w	sl, #16
 8006cd6:	465b      	mov	r3, fp
 8006cd8:	e004      	b.n	8006ce4 <_vfprintf_r+0x9b4>
 8006cda:	3e10      	subs	r6, #16
 8006cdc:	2e10      	cmp	r6, #16
 8006cde:	f104 0408 	add.w	r4, r4, #8
 8006ce2:	dd15      	ble.n	8006d10 <_vfprintf_r+0x9e0>
 8006ce4:	3201      	adds	r2, #1
 8006ce6:	3310      	adds	r3, #16
 8006ce8:	2a07      	cmp	r2, #7
 8006cea:	9321      	str	r3, [sp, #132]	; 0x84
 8006cec:	9220      	str	r2, [sp, #128]	; 0x80
 8006cee:	e884 0480 	stmia.w	r4, {r7, sl}
 8006cf2:	ddf2      	ble.n	8006cda <_vfprintf_r+0x9aa>
 8006cf4:	4640      	mov	r0, r8
 8006cf6:	4649      	mov	r1, r9
 8006cf8:	aa1f      	add	r2, sp, #124	; 0x7c
 8006cfa:	f003 fbc3 	bl	800a484 <__sprint_r>
 8006cfe:	2800      	cmp	r0, #0
 8006d00:	f47f ac16 	bne.w	8006530 <_vfprintf_r+0x200>
 8006d04:	3e10      	subs	r6, #16
 8006d06:	2e10      	cmp	r6, #16
 8006d08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d0a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006d0c:	ac2c      	add	r4, sp, #176	; 0xb0
 8006d0e:	dce9      	bgt.n	8006ce4 <_vfprintf_r+0x9b4>
 8006d10:	469b      	mov	fp, r3
 8006d12:	3201      	adds	r2, #1
 8006d14:	44b3      	add	fp, r6
 8006d16:	2a07      	cmp	r2, #7
 8006d18:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8006d1c:	9220      	str	r2, [sp, #128]	; 0x80
 8006d1e:	6027      	str	r7, [r4, #0]
 8006d20:	6066      	str	r6, [r4, #4]
 8006d22:	f300 821a 	bgt.w	800715a <_vfprintf_r+0xe2a>
 8006d26:	3408      	adds	r4, #8
 8006d28:	e4d9      	b.n	80066de <_vfprintf_r+0x3ae>
 8006d2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d2c:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006d2e:	2b01      	cmp	r3, #1
 8006d30:	f340 81d5 	ble.w	80070de <_vfprintf_r+0xdae>
 8006d34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d36:	6023      	str	r3, [r4, #0]
 8006d38:	3501      	adds	r5, #1
 8006d3a:	f10b 0601 	add.w	r6, fp, #1
 8006d3e:	2301      	movs	r3, #1
 8006d40:	2d07      	cmp	r5, #7
 8006d42:	9621      	str	r6, [sp, #132]	; 0x84
 8006d44:	9520      	str	r5, [sp, #128]	; 0x80
 8006d46:	6063      	str	r3, [r4, #4]
 8006d48:	f300 81e5 	bgt.w	8007116 <_vfprintf_r+0xde6>
 8006d4c:	3408      	adds	r4, #8
 8006d4e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d52:	6023      	str	r3, [r4, #0]
 8006d54:	3501      	adds	r5, #1
 8006d56:	4416      	add	r6, r2
 8006d58:	2d07      	cmp	r5, #7
 8006d5a:	9621      	str	r6, [sp, #132]	; 0x84
 8006d5c:	9520      	str	r5, [sp, #128]	; 0x80
 8006d5e:	6062      	str	r2, [r4, #4]
 8006d60:	f300 81ef 	bgt.w	8007142 <_vfprintf_r+0xe12>
 8006d64:	3408      	adds	r4, #8
 8006d66:	2300      	movs	r3, #0
 8006d68:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	f7f9 ff33 	bl	8000bd8 <__aeabi_dcmpeq>
 8006d72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d74:	2800      	cmp	r0, #0
 8006d76:	f040 80e1 	bne.w	8006f3c <_vfprintf_r+0xc0c>
 8006d7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d7c:	3b01      	subs	r3, #1
 8006d7e:	3501      	adds	r5, #1
 8006d80:	3201      	adds	r2, #1
 8006d82:	441e      	add	r6, r3
 8006d84:	2d07      	cmp	r5, #7
 8006d86:	9520      	str	r5, [sp, #128]	; 0x80
 8006d88:	9621      	str	r6, [sp, #132]	; 0x84
 8006d8a:	6022      	str	r2, [r4, #0]
 8006d8c:	6063      	str	r3, [r4, #4]
 8006d8e:	f300 81b6 	bgt.w	80070fe <_vfprintf_r+0xdce>
 8006d92:	3408      	adds	r4, #8
 8006d94:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006d96:	6062      	str	r2, [r4, #4]
 8006d98:	3501      	adds	r5, #1
 8006d9a:	eb06 0b02 	add.w	fp, r6, r2
 8006d9e:	ab1b      	add	r3, sp, #108	; 0x6c
 8006da0:	2d07      	cmp	r5, #7
 8006da2:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8006da6:	9520      	str	r5, [sp, #128]	; 0x80
 8006da8:	6023      	str	r3, [r4, #0]
 8006daa:	f77f ace3 	ble.w	8006774 <_vfprintf_r+0x444>
 8006dae:	4640      	mov	r0, r8
 8006db0:	4649      	mov	r1, r9
 8006db2:	aa1f      	add	r2, sp, #124	; 0x7c
 8006db4:	f003 fb66 	bl	800a484 <__sprint_r>
 8006db8:	2800      	cmp	r0, #0
 8006dba:	f47f abb9 	bne.w	8006530 <_vfprintf_r+0x200>
 8006dbe:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8006dc2:	ac2c      	add	r4, sp, #176	; 0xb0
 8006dc4:	e4d7      	b.n	8006776 <_vfprintf_r+0x446>
 8006dc6:	4640      	mov	r0, r8
 8006dc8:	4649      	mov	r1, r9
 8006dca:	aa1f      	add	r2, sp, #124	; 0x7c
 8006dcc:	f003 fb5a 	bl	800a484 <__sprint_r>
 8006dd0:	2800      	cmp	r0, #0
 8006dd2:	f43f ad1a 	beq.w	800680a <_vfprintf_r+0x4da>
 8006dd6:	f7ff bbab 	b.w	8006530 <_vfprintf_r+0x200>
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d133      	bne.n	8006e46 <_vfprintf_r+0xb16>
 8006dde:	9b02      	ldr	r3, [sp, #8]
 8006de0:	07da      	lsls	r2, r3, #31
 8006de2:	d530      	bpl.n	8006e46 <_vfprintf_r+0xb16>
 8006de4:	f10d 0bf0 	add.w	fp, sp, #240	; 0xf0
 8006de8:	2330      	movs	r3, #48	; 0x30
 8006dea:	f80b 3d41 	strb.w	r3, [fp, #-65]!
 8006dee:	ab2c      	add	r3, sp, #176	; 0xb0
 8006df0:	ebcb 0303 	rsb	r3, fp, r3
 8006df4:	9307      	str	r3, [sp, #28]
 8006df6:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8006dfa:	f7ff bbef 	b.w	80065dc <_vfprintf_r+0x2ac>
 8006dfe:	4640      	mov	r0, r8
 8006e00:	4649      	mov	r1, r9
 8006e02:	aa1f      	add	r2, sp, #124	; 0x7c
 8006e04:	f003 fb3e 	bl	800a484 <__sprint_r>
 8006e08:	2800      	cmp	r0, #0
 8006e0a:	f47f ab91 	bne.w	8006530 <_vfprintf_r+0x200>
 8006e0e:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8006e12:	ac2c      	add	r4, sp, #176	; 0xb0
 8006e14:	e49d      	b.n	8006752 <_vfprintf_r+0x422>
 8006e16:	4640      	mov	r0, r8
 8006e18:	4649      	mov	r1, r9
 8006e1a:	aa1f      	add	r2, sp, #124	; 0x7c
 8006e1c:	f003 fb32 	bl	800a484 <__sprint_r>
 8006e20:	2800      	cmp	r0, #0
 8006e22:	f47f ab85 	bne.w	8006530 <_vfprintf_r+0x200>
 8006e26:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8006e2a:	ac2c      	add	r4, sp, #176	; 0xb0
 8006e2c:	e443      	b.n	80066b6 <_vfprintf_r+0x386>
 8006e2e:	4640      	mov	r0, r8
 8006e30:	4649      	mov	r1, r9
 8006e32:	aa1f      	add	r2, sp, #124	; 0x7c
 8006e34:	f003 fb26 	bl	800a484 <__sprint_r>
 8006e38:	2800      	cmp	r0, #0
 8006e3a:	f47f ab79 	bne.w	8006530 <_vfprintf_r+0x200>
 8006e3e:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8006e42:	ac2c      	add	r4, sp, #176	; 0xb0
 8006e44:	e448      	b.n	80066d8 <_vfprintf_r+0x3a8>
 8006e46:	ab2c      	add	r3, sp, #176	; 0xb0
 8006e48:	f8cd a01c 	str.w	sl, [sp, #28]
 8006e4c:	930a      	str	r3, [sp, #40]	; 0x28
 8006e4e:	f7ff bbc5 	b.w	80065dc <_vfprintf_r+0x2ac>
 8006e52:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006e54:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
 8006e58:	0933      	lsrs	r3, r6, #4
 8006e5a:	f006 010f 	and.w	r1, r6, #15
 8006e5e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8006e62:	093a      	lsrs	r2, r7, #4
 8006e64:	461e      	mov	r6, r3
 8006e66:	4617      	mov	r7, r2
 8006e68:	5c43      	ldrb	r3, [r0, r1]
 8006e6a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 8006e6e:	ea56 0307 	orrs.w	r3, r6, r7
 8006e72:	d1f1      	bne.n	8006e58 <_vfprintf_r+0xb28>
 8006e74:	465a      	mov	r2, fp
 8006e76:	ab2c      	add	r3, sp, #176	; 0xb0
 8006e78:	1a9b      	subs	r3, r3, r2
 8006e7a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8006e7e:	9307      	str	r3, [sp, #28]
 8006e80:	f7ff bbac 	b.w	80065dc <_vfprintf_r+0x2ac>
 8006e84:	2302      	movs	r3, #2
 8006e86:	f7ff bb77 	b.w	8006578 <_vfprintf_r+0x248>
 8006e8a:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8006e8c:	2d00      	cmp	r5, #0
 8006e8e:	f340 8257 	ble.w	8007340 <_vfprintf_r+0x1010>
 8006e92:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e94:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006e96:	428a      	cmp	r2, r1
 8006e98:	4613      	mov	r3, r2
 8006e9a:	bfa8      	it	ge
 8006e9c:	460b      	movge	r3, r1
 8006e9e:	461d      	mov	r5, r3
 8006ea0:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006ea2:	2d00      	cmp	r5, #0
 8006ea4:	eb01 0a02 	add.w	sl, r1, r2
 8006ea8:	dd0b      	ble.n	8006ec2 <_vfprintf_r+0xb92>
 8006eaa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006eac:	6021      	str	r1, [r4, #0]
 8006eae:	3301      	adds	r3, #1
 8006eb0:	44ab      	add	fp, r5
 8006eb2:	2b07      	cmp	r3, #7
 8006eb4:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8006eb8:	6065      	str	r5, [r4, #4]
 8006eba:	9320      	str	r3, [sp, #128]	; 0x80
 8006ebc:	f300 8309 	bgt.w	80074d2 <_vfprintf_r+0x11a2>
 8006ec0:	3408      	adds	r4, #8
 8006ec2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006ec4:	2d00      	cmp	r5, #0
 8006ec6:	bfa8      	it	ge
 8006ec8:	1b5b      	subge	r3, r3, r5
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	461d      	mov	r5, r3
 8006ece:	f340 80b0 	ble.w	8007032 <_vfprintf_r+0xd02>
 8006ed2:	2d10      	cmp	r5, #16
 8006ed4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006ed6:	4f04      	ldr	r7, [pc, #16]	; (8006ee8 <_vfprintf_r+0xbb8>)
 8006ed8:	f340 821a 	ble.w	8007310 <_vfprintf_r+0xfe0>
 8006edc:	2610      	movs	r6, #16
 8006ede:	465a      	mov	r2, fp
 8006ee0:	e009      	b.n	8006ef6 <_vfprintf_r+0xbc6>
 8006ee2:	bf00      	nop
 8006ee4:	0801b02c 	.word	0x0801b02c
 8006ee8:	0801afdc 	.word	0x0801afdc
 8006eec:	3408      	adds	r4, #8
 8006eee:	3d10      	subs	r5, #16
 8006ef0:	2d10      	cmp	r5, #16
 8006ef2:	f340 820c 	ble.w	800730e <_vfprintf_r+0xfde>
 8006ef6:	3301      	adds	r3, #1
 8006ef8:	3210      	adds	r2, #16
 8006efa:	2b07      	cmp	r3, #7
 8006efc:	9221      	str	r2, [sp, #132]	; 0x84
 8006efe:	9320      	str	r3, [sp, #128]	; 0x80
 8006f00:	6027      	str	r7, [r4, #0]
 8006f02:	6066      	str	r6, [r4, #4]
 8006f04:	ddf2      	ble.n	8006eec <_vfprintf_r+0xbbc>
 8006f06:	4640      	mov	r0, r8
 8006f08:	4649      	mov	r1, r9
 8006f0a:	aa1f      	add	r2, sp, #124	; 0x7c
 8006f0c:	f003 faba 	bl	800a484 <__sprint_r>
 8006f10:	2800      	cmp	r0, #0
 8006f12:	f47f ab0d 	bne.w	8006530 <_vfprintf_r+0x200>
 8006f16:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006f18:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006f1a:	ac2c      	add	r4, sp, #176	; 0xb0
 8006f1c:	e7e7      	b.n	8006eee <_vfprintf_r+0xbbe>
 8006f1e:	4640      	mov	r0, r8
 8006f20:	4649      	mov	r1, r9
 8006f22:	aa1f      	add	r2, sp, #124	; 0x7c
 8006f24:	f003 faae 	bl	800a484 <__sprint_r>
 8006f28:	2800      	cmp	r0, #0
 8006f2a:	f47f ab01 	bne.w	8006530 <_vfprintf_r+0x200>
 8006f2e:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 8006f32:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8006f36:	ac2c      	add	r4, sp, #176	; 0xb0
 8006f38:	f7ff bbaa 	b.w	8006690 <_vfprintf_r+0x360>
 8006f3c:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8006f40:	f1ba 0f00 	cmp.w	sl, #0
 8006f44:	f77f af26 	ble.w	8006d94 <_vfprintf_r+0xa64>
 8006f48:	f1ba 0f10 	cmp.w	sl, #16
 8006f4c:	4f8f      	ldr	r7, [pc, #572]	; (800718c <_vfprintf_r+0xe5c>)
 8006f4e:	bfc8      	it	gt
 8006f50:	f04f 0b10 	movgt.w	fp, #16
 8006f54:	dc07      	bgt.n	8006f66 <_vfprintf_r+0xc36>
 8006f56:	e0ea      	b.n	800712e <_vfprintf_r+0xdfe>
 8006f58:	3408      	adds	r4, #8
 8006f5a:	f1aa 0a10 	sub.w	sl, sl, #16
 8006f5e:	f1ba 0f10 	cmp.w	sl, #16
 8006f62:	f340 80e4 	ble.w	800712e <_vfprintf_r+0xdfe>
 8006f66:	3501      	adds	r5, #1
 8006f68:	3610      	adds	r6, #16
 8006f6a:	2d07      	cmp	r5, #7
 8006f6c:	9621      	str	r6, [sp, #132]	; 0x84
 8006f6e:	9520      	str	r5, [sp, #128]	; 0x80
 8006f70:	e884 0880 	stmia.w	r4, {r7, fp}
 8006f74:	ddf0      	ble.n	8006f58 <_vfprintf_r+0xc28>
 8006f76:	4640      	mov	r0, r8
 8006f78:	4649      	mov	r1, r9
 8006f7a:	aa1f      	add	r2, sp, #124	; 0x7c
 8006f7c:	f003 fa82 	bl	800a484 <__sprint_r>
 8006f80:	2800      	cmp	r0, #0
 8006f82:	f47f aad5 	bne.w	8006530 <_vfprintf_r+0x200>
 8006f86:	9e21      	ldr	r6, [sp, #132]	; 0x84
 8006f88:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006f8a:	ac2c      	add	r4, sp, #176	; 0xb0
 8006f8c:	e7e5      	b.n	8006f5a <_vfprintf_r+0xc2a>
 8006f8e:	9908      	ldr	r1, [sp, #32]
 8006f90:	460a      	mov	r2, r1
 8006f92:	3204      	adds	r2, #4
 8006f94:	680e      	ldr	r6, [r1, #0]
 8006f96:	9208      	str	r2, [sp, #32]
 8006f98:	2700      	movs	r7, #0
 8006f9a:	f7ff baed 	b.w	8006578 <_vfprintf_r+0x248>
 8006f9e:	9a08      	ldr	r2, [sp, #32]
 8006fa0:	6816      	ldr	r6, [r2, #0]
 8006fa2:	4613      	mov	r3, r2
 8006fa4:	3304      	adds	r3, #4
 8006fa6:	17f7      	asrs	r7, r6, #31
 8006fa8:	9308      	str	r3, [sp, #32]
 8006faa:	4632      	mov	r2, r6
 8006fac:	463b      	mov	r3, r7
 8006fae:	e4c0      	b.n	8006932 <_vfprintf_r+0x602>
 8006fb0:	4693      	mov	fp, r2
 8006fb2:	3301      	adds	r3, #1
 8006fb4:	44ab      	add	fp, r5
 8006fb6:	2b07      	cmp	r3, #7
 8006fb8:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8006fbc:	9320      	str	r3, [sp, #128]	; 0x80
 8006fbe:	6027      	str	r7, [r4, #0]
 8006fc0:	6065      	str	r5, [r4, #4]
 8006fc2:	f77f abd7 	ble.w	8006774 <_vfprintf_r+0x444>
 8006fc6:	e6f2      	b.n	8006dae <_vfprintf_r+0xa7e>
 8006fc8:	2b30      	cmp	r3, #48	; 0x30
 8006fca:	f000 823e 	beq.w	800744a <_vfprintf_r+0x111a>
 8006fce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fd0:	3b01      	subs	r3, #1
 8006fd2:	461a      	mov	r2, r3
 8006fd4:	a82c      	add	r0, sp, #176	; 0xb0
 8006fd6:	930a      	str	r3, [sp, #40]	; 0x28
 8006fd8:	1a82      	subs	r2, r0, r2
 8006fda:	2330      	movs	r3, #48	; 0x30
 8006fdc:	9207      	str	r2, [sp, #28]
 8006fde:	f801 3c01 	strb.w	r3, [r1, #-1]
 8006fe2:	f7ff bafb 	b.w	80065dc <_vfprintf_r+0x2ac>
 8006fe6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
 8006fea:	f8cd c00c 	str.w	ip, [sp, #12]
 8006fee:	4630      	mov	r0, r6
 8006ff0:	4639      	mov	r1, r7
 8006ff2:	220a      	movs	r2, #10
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	f7f9 fe49 	bl	8000c8c <__aeabi_uldivmod>
 8006ffa:	3230      	adds	r2, #48	; 0x30
 8006ffc:	4630      	mov	r0, r6
 8006ffe:	4639      	mov	r1, r7
 8007000:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 8007004:	2300      	movs	r3, #0
 8007006:	220a      	movs	r2, #10
 8007008:	f7f9 fe40 	bl	8000c8c <__aeabi_uldivmod>
 800700c:	4606      	mov	r6, r0
 800700e:	460f      	mov	r7, r1
 8007010:	ea56 0307 	orrs.w	r3, r6, r7
 8007014:	d1eb      	bne.n	8006fee <_vfprintf_r+0xcbe>
 8007016:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800701a:	e72b      	b.n	8006e74 <_vfprintf_r+0xb44>
 800701c:	4640      	mov	r0, r8
 800701e:	4649      	mov	r1, r9
 8007020:	aa1f      	add	r2, sp, #124	; 0x7c
 8007022:	f003 fa2f 	bl	800a484 <__sprint_r>
 8007026:	2800      	cmp	r0, #0
 8007028:	f47f aa82 	bne.w	8006530 <_vfprintf_r+0x200>
 800702c:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8007030:	ac2c      	add	r4, sp, #176	; 0xb0
 8007032:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007034:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007036:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007038:	440a      	add	r2, r1
 800703a:	4616      	mov	r6, r2
 800703c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800703e:	4293      	cmp	r3, r2
 8007040:	db3e      	blt.n	80070c0 <_vfprintf_r+0xd90>
 8007042:	9a02      	ldr	r2, [sp, #8]
 8007044:	07d5      	lsls	r5, r2, #31
 8007046:	d43b      	bmi.n	80070c0 <_vfprintf_r+0xd90>
 8007048:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800704a:	ebc6 050a 	rsb	r5, r6, sl
 800704e:	1ad3      	subs	r3, r2, r3
 8007050:	429d      	cmp	r5, r3
 8007052:	bfa8      	it	ge
 8007054:	461d      	movge	r5, r3
 8007056:	2d00      	cmp	r5, #0
 8007058:	462f      	mov	r7, r5
 800705a:	dd0b      	ble.n	8007074 <_vfprintf_r+0xd44>
 800705c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800705e:	6026      	str	r6, [r4, #0]
 8007060:	3201      	adds	r2, #1
 8007062:	44ab      	add	fp, r5
 8007064:	2a07      	cmp	r2, #7
 8007066:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 800706a:	6065      	str	r5, [r4, #4]
 800706c:	9220      	str	r2, [sp, #128]	; 0x80
 800706e:	f300 8266 	bgt.w	800753e <_vfprintf_r+0x120e>
 8007072:	3408      	adds	r4, #8
 8007074:	2f00      	cmp	r7, #0
 8007076:	bfac      	ite	ge
 8007078:	1bdd      	subge	r5, r3, r7
 800707a:	461d      	movlt	r5, r3
 800707c:	2d00      	cmp	r5, #0
 800707e:	f77f ab7a 	ble.w	8006776 <_vfprintf_r+0x446>
 8007082:	2d10      	cmp	r5, #16
 8007084:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007086:	4f41      	ldr	r7, [pc, #260]	; (800718c <_vfprintf_r+0xe5c>)
 8007088:	dd93      	ble.n	8006fb2 <_vfprintf_r+0xc82>
 800708a:	2610      	movs	r6, #16
 800708c:	465a      	mov	r2, fp
 800708e:	e003      	b.n	8007098 <_vfprintf_r+0xd68>
 8007090:	3408      	adds	r4, #8
 8007092:	3d10      	subs	r5, #16
 8007094:	2d10      	cmp	r5, #16
 8007096:	dd8b      	ble.n	8006fb0 <_vfprintf_r+0xc80>
 8007098:	3301      	adds	r3, #1
 800709a:	3210      	adds	r2, #16
 800709c:	2b07      	cmp	r3, #7
 800709e:	9221      	str	r2, [sp, #132]	; 0x84
 80070a0:	9320      	str	r3, [sp, #128]	; 0x80
 80070a2:	6027      	str	r7, [r4, #0]
 80070a4:	6066      	str	r6, [r4, #4]
 80070a6:	ddf3      	ble.n	8007090 <_vfprintf_r+0xd60>
 80070a8:	4640      	mov	r0, r8
 80070aa:	4649      	mov	r1, r9
 80070ac:	aa1f      	add	r2, sp, #124	; 0x7c
 80070ae:	f003 f9e9 	bl	800a484 <__sprint_r>
 80070b2:	2800      	cmp	r0, #0
 80070b4:	f47f aa3c 	bne.w	8006530 <_vfprintf_r+0x200>
 80070b8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80070ba:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80070bc:	ac2c      	add	r4, sp, #176	; 0xb0
 80070be:	e7e8      	b.n	8007092 <_vfprintf_r+0xd62>
 80070c0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80070c2:	9812      	ldr	r0, [sp, #72]	; 0x48
 80070c4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80070c6:	6021      	str	r1, [r4, #0]
 80070c8:	3201      	adds	r2, #1
 80070ca:	4483      	add	fp, r0
 80070cc:	2a07      	cmp	r2, #7
 80070ce:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 80070d2:	6060      	str	r0, [r4, #4]
 80070d4:	9220      	str	r2, [sp, #128]	; 0x80
 80070d6:	f300 8208 	bgt.w	80074ea <_vfprintf_r+0x11ba>
 80070da:	3408      	adds	r4, #8
 80070dc:	e7b4      	b.n	8007048 <_vfprintf_r+0xd18>
 80070de:	9b02      	ldr	r3, [sp, #8]
 80070e0:	07d8      	lsls	r0, r3, #31
 80070e2:	f53f ae27 	bmi.w	8006d34 <_vfprintf_r+0xa04>
 80070e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070e8:	6023      	str	r3, [r4, #0]
 80070ea:	3501      	adds	r5, #1
 80070ec:	f10b 0601 	add.w	r6, fp, #1
 80070f0:	2301      	movs	r3, #1
 80070f2:	2d07      	cmp	r5, #7
 80070f4:	9621      	str	r6, [sp, #132]	; 0x84
 80070f6:	9520      	str	r5, [sp, #128]	; 0x80
 80070f8:	6063      	str	r3, [r4, #4]
 80070fa:	f77f ae4a 	ble.w	8006d92 <_vfprintf_r+0xa62>
 80070fe:	4640      	mov	r0, r8
 8007100:	4649      	mov	r1, r9
 8007102:	aa1f      	add	r2, sp, #124	; 0x7c
 8007104:	f003 f9be 	bl	800a484 <__sprint_r>
 8007108:	2800      	cmp	r0, #0
 800710a:	f47f aa11 	bne.w	8006530 <_vfprintf_r+0x200>
 800710e:	9e21      	ldr	r6, [sp, #132]	; 0x84
 8007110:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007112:	ac2c      	add	r4, sp, #176	; 0xb0
 8007114:	e63e      	b.n	8006d94 <_vfprintf_r+0xa64>
 8007116:	4640      	mov	r0, r8
 8007118:	4649      	mov	r1, r9
 800711a:	aa1f      	add	r2, sp, #124	; 0x7c
 800711c:	f003 f9b2 	bl	800a484 <__sprint_r>
 8007120:	2800      	cmp	r0, #0
 8007122:	f47f aa05 	bne.w	8006530 <_vfprintf_r+0x200>
 8007126:	9e21      	ldr	r6, [sp, #132]	; 0x84
 8007128:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800712a:	ac2c      	add	r4, sp, #176	; 0xb0
 800712c:	e60f      	b.n	8006d4e <_vfprintf_r+0xa1e>
 800712e:	3501      	adds	r5, #1
 8007130:	4456      	add	r6, sl
 8007132:	2d07      	cmp	r5, #7
 8007134:	9621      	str	r6, [sp, #132]	; 0x84
 8007136:	9520      	str	r5, [sp, #128]	; 0x80
 8007138:	e884 0480 	stmia.w	r4, {r7, sl}
 800713c:	f77f ae29 	ble.w	8006d92 <_vfprintf_r+0xa62>
 8007140:	e7dd      	b.n	80070fe <_vfprintf_r+0xdce>
 8007142:	4640      	mov	r0, r8
 8007144:	4649      	mov	r1, r9
 8007146:	aa1f      	add	r2, sp, #124	; 0x7c
 8007148:	f003 f99c 	bl	800a484 <__sprint_r>
 800714c:	2800      	cmp	r0, #0
 800714e:	f47f a9ef 	bne.w	8006530 <_vfprintf_r+0x200>
 8007152:	9e21      	ldr	r6, [sp, #132]	; 0x84
 8007154:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007156:	ac2c      	add	r4, sp, #176	; 0xb0
 8007158:	e605      	b.n	8006d66 <_vfprintf_r+0xa36>
 800715a:	4640      	mov	r0, r8
 800715c:	4649      	mov	r1, r9
 800715e:	aa1f      	add	r2, sp, #124	; 0x7c
 8007160:	f003 f990 	bl	800a484 <__sprint_r>
 8007164:	2800      	cmp	r0, #0
 8007166:	f47f a9e3 	bne.w	8006530 <_vfprintf_r+0x200>
 800716a:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 800716e:	ac2c      	add	r4, sp, #176	; 0xb0
 8007170:	f7ff bab5 	b.w	80066de <_vfprintf_r+0x3ae>
 8007174:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 8007178:	4276      	negs	r6, r6
 800717a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800717e:	f88d c05f 	strb.w	ip, [sp, #95]	; 0x5f
 8007182:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 8007186:	2301      	movs	r3, #1
 8007188:	f7ff b9fc 	b.w	8006584 <_vfprintf_r+0x254>
 800718c:	0801afdc 	.word	0x0801afdc
 8007190:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8007194:	f003 f8ca 	bl	800a32c <__fpclassifyd>
 8007198:	2800      	cmp	r0, #0
 800719a:	f000 8116 	beq.w	80073ca <_vfprintf_r+0x109a>
 800719e:	f025 0320 	bic.w	r3, r5, #32
 80071a2:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 80071a6:	9303      	str	r3, [sp, #12]
 80071a8:	f000 8260 	beq.w	800766c <_vfprintf_r+0x133c>
 80071ac:	2b47      	cmp	r3, #71	; 0x47
 80071ae:	d105      	bne.n	80071bc <_vfprintf_r+0xe8c>
 80071b0:	f1ba 0f00 	cmp.w	sl, #0
 80071b4:	bf14      	ite	ne
 80071b6:	46d3      	movne	fp, sl
 80071b8:	f04f 0b01 	moveq.w	fp, #1
 80071bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80071be:	9a02      	ldr	r2, [sp, #8]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80071c6:	9209      	str	r2, [sp, #36]	; 0x24
 80071c8:	f2c0 8260 	blt.w	800768c <_vfprintf_r+0x135c>
 80071cc:	ed9d 7b0e 	vldr	d7, [sp, #56]	; 0x38
 80071d0:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 80071d4:	f04f 0a00 	mov.w	sl, #0
 80071d8:	2d66      	cmp	r5, #102	; 0x66
 80071da:	f000 815e 	beq.w	800749a <_vfprintf_r+0x116a>
 80071de:	2d46      	cmp	r5, #70	; 0x46
 80071e0:	f000 815b 	beq.w	800749a <_vfprintf_r+0x116a>
 80071e4:	9b03      	ldr	r3, [sp, #12]
 80071e6:	2b45      	cmp	r3, #69	; 0x45
 80071e8:	bf0c      	ite	eq
 80071ea:	f10b 0701 	addeq.w	r7, fp, #1
 80071ee:	465f      	movne	r7, fp
 80071f0:	aa1a      	add	r2, sp, #104	; 0x68
 80071f2:	ab1d      	add	r3, sp, #116	; 0x74
 80071f4:	e88d 000c 	stmia.w	sp, {r2, r3}
 80071f8:	4640      	mov	r0, r8
 80071fa:	ed9d 0b14 	vldr	d0, [sp, #80]	; 0x50
 80071fe:	2102      	movs	r1, #2
 8007200:	463a      	mov	r2, r7
 8007202:	ab19      	add	r3, sp, #100	; 0x64
 8007204:	f000 fc38 	bl	8007a78 <_dtoa_r>
 8007208:	2d67      	cmp	r5, #103	; 0x67
 800720a:	900a      	str	r0, [sp, #40]	; 0x28
 800720c:	d002      	beq.n	8007214 <_vfprintf_r+0xee4>
 800720e:	2d47      	cmp	r5, #71	; 0x47
 8007210:	f040 8151 	bne.w	80074b6 <_vfprintf_r+0x1186>
 8007214:	9b02      	ldr	r3, [sp, #8]
 8007216:	07db      	lsls	r3, r3, #31
 8007218:	f140 8241 	bpl.w	800769e <_vfprintf_r+0x136e>
 800721c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800721e:	19de      	adds	r6, r3, r7
 8007220:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8007224:	2200      	movs	r2, #0
 8007226:	2300      	movs	r3, #0
 8007228:	f7f9 fcd6 	bl	8000bd8 <__aeabi_dcmpeq>
 800722c:	2800      	cmp	r0, #0
 800722e:	f040 81ad 	bne.w	800758c <_vfprintf_r+0x125c>
 8007232:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007234:	429e      	cmp	r6, r3
 8007236:	d906      	bls.n	8007246 <_vfprintf_r+0xf16>
 8007238:	2130      	movs	r1, #48	; 0x30
 800723a:	1c5a      	adds	r2, r3, #1
 800723c:	921d      	str	r2, [sp, #116]	; 0x74
 800723e:	7019      	strb	r1, [r3, #0]
 8007240:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007242:	429e      	cmp	r6, r3
 8007244:	d8f9      	bhi.n	800723a <_vfprintf_r+0xf0a>
 8007246:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007248:	1a9b      	subs	r3, r3, r2
 800724a:	930d      	str	r3, [sp, #52]	; 0x34
 800724c:	9b03      	ldr	r3, [sp, #12]
 800724e:	2b47      	cmp	r3, #71	; 0x47
 8007250:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007252:	f000 8183 	beq.w	800755c <_vfprintf_r+0x122c>
 8007256:	2d65      	cmp	r5, #101	; 0x65
 8007258:	f340 81a6 	ble.w	80075a8 <_vfprintf_r+0x1278>
 800725c:	2d66      	cmp	r5, #102	; 0x66
 800725e:	930c      	str	r3, [sp, #48]	; 0x30
 8007260:	f000 821f 	beq.w	80076a2 <_vfprintf_r+0x1372>
 8007264:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007266:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007268:	4293      	cmp	r3, r2
 800726a:	f300 8202 	bgt.w	8007672 <_vfprintf_r+0x1342>
 800726e:	9b02      	ldr	r3, [sp, #8]
 8007270:	07d9      	lsls	r1, r3, #31
 8007272:	f100 8239 	bmi.w	80076e8 <_vfprintf_r+0x13b8>
 8007276:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800727a:	9207      	str	r2, [sp, #28]
 800727c:	f1ba 0f00 	cmp.w	sl, #0
 8007280:	f040 8179 	bne.w	8007576 <_vfprintf_r+0x1246>
 8007284:	9303      	str	r3, [sp, #12]
 8007286:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007288:	9302      	str	r3, [sp, #8]
 800728a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 800728e:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 8007292:	f7ff b9ab 	b.w	80065ec <_vfprintf_r+0x2bc>
 8007296:	f027 0707 	bic.w	r7, r7, #7
 800729a:	ed97 7b00 	vldr	d7, [r7]
 800729e:	f107 0308 	add.w	r3, r7, #8
 80072a2:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80072a6:	9308      	str	r3, [sp, #32]
 80072a8:	f7ff bb63 	b.w	8006972 <_vfprintf_r+0x642>
 80072ac:	9b02      	ldr	r3, [sp, #8]
 80072ae:	06db      	lsls	r3, r3, #27
 80072b0:	d40b      	bmi.n	80072ca <_vfprintf_r+0xf9a>
 80072b2:	9b02      	ldr	r3, [sp, #8]
 80072b4:	065f      	lsls	r7, r3, #25
 80072b6:	d508      	bpl.n	80072ca <_vfprintf_r+0xf9a>
 80072b8:	9a08      	ldr	r2, [sp, #32]
 80072ba:	6813      	ldr	r3, [r2, #0]
 80072bc:	3204      	adds	r2, #4
 80072be:	9208      	str	r2, [sp, #32]
 80072c0:	f8bd 2014 	ldrh.w	r2, [sp, #20]
 80072c4:	801a      	strh	r2, [r3, #0]
 80072c6:	f7ff b874 	b.w	80063b2 <_vfprintf_r+0x82>
 80072ca:	9a08      	ldr	r2, [sp, #32]
 80072cc:	6813      	ldr	r3, [r2, #0]
 80072ce:	3204      	adds	r2, #4
 80072d0:	9208      	str	r2, [sp, #32]
 80072d2:	9a05      	ldr	r2, [sp, #20]
 80072d4:	601a      	str	r2, [r3, #0]
 80072d6:	f7ff b86c 	b.w	80063b2 <_vfprintf_r+0x82>
 80072da:	9b02      	ldr	r3, [sp, #8]
 80072dc:	9a08      	ldr	r2, [sp, #32]
 80072de:	f013 0f40 	tst.w	r3, #64	; 0x40
 80072e2:	4613      	mov	r3, r2
 80072e4:	f43f ac62 	beq.w	8006bac <_vfprintf_r+0x87c>
 80072e8:	8816      	ldrh	r6, [r2, #0]
 80072ea:	3204      	adds	r2, #4
 80072ec:	2700      	movs	r7, #0
 80072ee:	2301      	movs	r3, #1
 80072f0:	9208      	str	r2, [sp, #32]
 80072f2:	f7ff b941 	b.w	8006578 <_vfprintf_r+0x248>
 80072f6:	9b02      	ldr	r3, [sp, #8]
 80072f8:	9a08      	ldr	r2, [sp, #32]
 80072fa:	f013 0f40 	tst.w	r3, #64	; 0x40
 80072fe:	4613      	mov	r3, r2
 8007300:	d076      	beq.n	80073f0 <_vfprintf_r+0x10c0>
 8007302:	3304      	adds	r3, #4
 8007304:	8816      	ldrh	r6, [r2, #0]
 8007306:	9308      	str	r3, [sp, #32]
 8007308:	2700      	movs	r7, #0
 800730a:	f7ff bad3 	b.w	80068b4 <_vfprintf_r+0x584>
 800730e:	4693      	mov	fp, r2
 8007310:	3301      	adds	r3, #1
 8007312:	44ab      	add	fp, r5
 8007314:	2b07      	cmp	r3, #7
 8007316:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 800731a:	9320      	str	r3, [sp, #128]	; 0x80
 800731c:	6027      	str	r7, [r4, #0]
 800731e:	6065      	str	r5, [r4, #4]
 8007320:	f73f ae7c 	bgt.w	800701c <_vfprintf_r+0xcec>
 8007324:	3408      	adds	r4, #8
 8007326:	e684      	b.n	8007032 <_vfprintf_r+0xd02>
 8007328:	4640      	mov	r0, r8
 800732a:	4649      	mov	r1, r9
 800732c:	aa1f      	add	r2, sp, #124	; 0x7c
 800732e:	f003 f8a9 	bl	800a484 <__sprint_r>
 8007332:	2800      	cmp	r0, #0
 8007334:	f47f a8fc 	bne.w	8006530 <_vfprintf_r+0x200>
 8007338:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 800733c:	ac2c      	add	r4, sp, #176	; 0xb0
 800733e:	e482      	b.n	8006c46 <_vfprintf_r+0x916>
 8007340:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007342:	4ab0      	ldr	r2, [pc, #704]	; (8007604 <_vfprintf_r+0x12d4>)
 8007344:	6022      	str	r2, [r4, #0]
 8007346:	3301      	adds	r3, #1
 8007348:	f10b 0b01 	add.w	fp, fp, #1
 800734c:	2201      	movs	r2, #1
 800734e:	2b07      	cmp	r3, #7
 8007350:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 8007354:	9320      	str	r3, [sp, #128]	; 0x80
 8007356:	6062      	str	r2, [r4, #4]
 8007358:	dc50      	bgt.n	80073fc <_vfprintf_r+0x10cc>
 800735a:	3408      	adds	r4, #8
 800735c:	b92d      	cbnz	r5, 800736a <_vfprintf_r+0x103a>
 800735e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007360:	b91b      	cbnz	r3, 800736a <_vfprintf_r+0x103a>
 8007362:	9b02      	ldr	r3, [sp, #8]
 8007364:	07de      	lsls	r6, r3, #31
 8007366:	f57f aa06 	bpl.w	8006776 <_vfprintf_r+0x446>
 800736a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800736c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800736e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007370:	6022      	str	r2, [r4, #0]
 8007372:	3301      	adds	r3, #1
 8007374:	eb0b 0201 	add.w	r2, fp, r1
 8007378:	2b07      	cmp	r3, #7
 800737a:	9221      	str	r2, [sp, #132]	; 0x84
 800737c:	6061      	str	r1, [r4, #4]
 800737e:	9320      	str	r3, [sp, #128]	; 0x80
 8007380:	f300 8167 	bgt.w	8007652 <_vfprintf_r+0x1322>
 8007384:	3408      	adds	r4, #8
 8007386:	426d      	negs	r5, r5
 8007388:	2d00      	cmp	r5, #0
 800738a:	dd6f      	ble.n	800746c <_vfprintf_r+0x113c>
 800738c:	2d10      	cmp	r5, #16
 800738e:	4f9e      	ldr	r7, [pc, #632]	; (8007608 <_vfprintf_r+0x12d8>)
 8007390:	bfc8      	it	gt
 8007392:	2610      	movgt	r6, #16
 8007394:	dc05      	bgt.n	80073a2 <_vfprintf_r+0x1072>
 8007396:	e0b5      	b.n	8007504 <_vfprintf_r+0x11d4>
 8007398:	3408      	adds	r4, #8
 800739a:	3d10      	subs	r5, #16
 800739c:	2d10      	cmp	r5, #16
 800739e:	f340 80b1 	ble.w	8007504 <_vfprintf_r+0x11d4>
 80073a2:	3301      	adds	r3, #1
 80073a4:	3210      	adds	r2, #16
 80073a6:	2b07      	cmp	r3, #7
 80073a8:	9221      	str	r2, [sp, #132]	; 0x84
 80073aa:	9320      	str	r3, [sp, #128]	; 0x80
 80073ac:	6027      	str	r7, [r4, #0]
 80073ae:	6066      	str	r6, [r4, #4]
 80073b0:	ddf2      	ble.n	8007398 <_vfprintf_r+0x1068>
 80073b2:	4640      	mov	r0, r8
 80073b4:	4649      	mov	r1, r9
 80073b6:	aa1f      	add	r2, sp, #124	; 0x7c
 80073b8:	f003 f864 	bl	800a484 <__sprint_r>
 80073bc:	2800      	cmp	r0, #0
 80073be:	f47f a8b7 	bne.w	8006530 <_vfprintf_r+0x200>
 80073c2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80073c4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80073c6:	ac2c      	add	r4, sp, #176	; 0xb0
 80073c8:	e7e7      	b.n	800739a <_vfprintf_r+0x106a>
 80073ca:	9e02      	ldr	r6, [sp, #8]
 80073cc:	4a8f      	ldr	r2, [pc, #572]	; (800760c <_vfprintf_r+0x12dc>)
 80073ce:	4b90      	ldr	r3, [pc, #576]	; (8007610 <_vfprintf_r+0x12e0>)
 80073d0:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 80073d4:	900b      	str	r0, [sp, #44]	; 0x2c
 80073d6:	2103      	movs	r1, #3
 80073d8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 80073dc:	2d47      	cmp	r5, #71	; 0x47
 80073de:	bfd8      	it	le
 80073e0:	461a      	movle	r2, r3
 80073e2:	9103      	str	r1, [sp, #12]
 80073e4:	9602      	str	r6, [sp, #8]
 80073e6:	900c      	str	r0, [sp, #48]	; 0x30
 80073e8:	920a      	str	r2, [sp, #40]	; 0x28
 80073ea:	9107      	str	r1, [sp, #28]
 80073ec:	f7ff b8fe 	b.w	80065ec <_vfprintf_r+0x2bc>
 80073f0:	3304      	adds	r3, #4
 80073f2:	6816      	ldr	r6, [r2, #0]
 80073f4:	9308      	str	r3, [sp, #32]
 80073f6:	2700      	movs	r7, #0
 80073f8:	f7ff ba5c 	b.w	80068b4 <_vfprintf_r+0x584>
 80073fc:	4640      	mov	r0, r8
 80073fe:	4649      	mov	r1, r9
 8007400:	aa1f      	add	r2, sp, #124	; 0x7c
 8007402:	f003 f83f 	bl	800a484 <__sprint_r>
 8007406:	2800      	cmp	r0, #0
 8007408:	f47f a892 	bne.w	8006530 <_vfprintf_r+0x200>
 800740c:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800740e:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8007412:	ac2c      	add	r4, sp, #176	; 0xb0
 8007414:	e7a2      	b.n	800735c <_vfprintf_r+0x102c>
 8007416:	f041 0120 	orr.w	r1, r1, #32
 800741a:	9102      	str	r1, [sp, #8]
 800741c:	785d      	ldrb	r5, [r3, #1]
 800741e:	1c59      	adds	r1, r3, #1
 8007420:	f7fe bff7 	b.w	8006412 <_vfprintf_r+0xe2>
 8007424:	9806      	ldr	r0, [sp, #24]
 8007426:	9108      	str	r1, [sp, #32]
 8007428:	4240      	negs	r0, r0
 800742a:	9006      	str	r0, [sp, #24]
 800742c:	4619      	mov	r1, r3
 800742e:	f7ff b9f1 	b.w	8006814 <_vfprintf_r+0x4e4>
 8007432:	4640      	mov	r0, r8
 8007434:	4649      	mov	r1, r9
 8007436:	aa1f      	add	r2, sp, #124	; 0x7c
 8007438:	f003 f824 	bl	800a484 <__sprint_r>
 800743c:	2800      	cmp	r0, #0
 800743e:	f47f a877 	bne.w	8006530 <_vfprintf_r+0x200>
 8007442:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8007446:	ac2c      	add	r4, sp, #176	; 0xb0
 8007448:	e413      	b.n	8006c72 <_vfprintf_r+0x942>
 800744a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800744c:	ab2c      	add	r3, sp, #176	; 0xb0
 800744e:	1a9b      	subs	r3, r3, r2
 8007450:	9307      	str	r3, [sp, #28]
 8007452:	f7ff b8c3 	b.w	80065dc <_vfprintf_r+0x2ac>
 8007456:	4640      	mov	r0, r8
 8007458:	4649      	mov	r1, r9
 800745a:	aa1f      	add	r2, sp, #124	; 0x7c
 800745c:	f003 f812 	bl	800a484 <__sprint_r>
 8007460:	2800      	cmp	r0, #0
 8007462:	f47f a865 	bne.w	8006530 <_vfprintf_r+0x200>
 8007466:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007468:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800746a:	ac2c      	add	r4, sp, #176	; 0xb0
 800746c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800746e:	6060      	str	r0, [r4, #4]
 8007470:	3301      	adds	r3, #1
 8007472:	eb02 0b00 	add.w	fp, r2, r0
 8007476:	2b07      	cmp	r3, #7
 8007478:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800747a:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 800747e:	9320      	str	r3, [sp, #128]	; 0x80
 8007480:	6022      	str	r2, [r4, #0]
 8007482:	f77f a977 	ble.w	8006774 <_vfprintf_r+0x444>
 8007486:	e492      	b.n	8006dae <_vfprintf_r+0xa7e>
 8007488:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800748c:	f7fe fe46 	bl	800611c <strlen>
 8007490:	9708      	str	r7, [sp, #32]
 8007492:	9007      	str	r0, [sp, #28]
 8007494:	4603      	mov	r3, r0
 8007496:	f7ff b9f2 	b.w	800687e <_vfprintf_r+0x54e>
 800749a:	aa1a      	add	r2, sp, #104	; 0x68
 800749c:	ab1d      	add	r3, sp, #116	; 0x74
 800749e:	e88d 000c 	stmia.w	sp, {r2, r3}
 80074a2:	4640      	mov	r0, r8
 80074a4:	ed9d 0b14 	vldr	d0, [sp, #80]	; 0x50
 80074a8:	2103      	movs	r1, #3
 80074aa:	465a      	mov	r2, fp
 80074ac:	ab19      	add	r3, sp, #100	; 0x64
 80074ae:	f000 fae3 	bl	8007a78 <_dtoa_r>
 80074b2:	465f      	mov	r7, fp
 80074b4:	900a      	str	r0, [sp, #40]	; 0x28
 80074b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074b8:	19de      	adds	r6, r3, r7
 80074ba:	9b03      	ldr	r3, [sp, #12]
 80074bc:	2b46      	cmp	r3, #70	; 0x46
 80074be:	f47f aeaf 	bne.w	8007220 <_vfprintf_r+0xef0>
 80074c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074c4:	781b      	ldrb	r3, [r3, #0]
 80074c6:	2b30      	cmp	r3, #48	; 0x30
 80074c8:	f000 8100 	beq.w	80076cc <_vfprintf_r+0x139c>
 80074cc:	9f19      	ldr	r7, [sp, #100]	; 0x64
 80074ce:	443e      	add	r6, r7
 80074d0:	e6a6      	b.n	8007220 <_vfprintf_r+0xef0>
 80074d2:	4640      	mov	r0, r8
 80074d4:	4649      	mov	r1, r9
 80074d6:	aa1f      	add	r2, sp, #124	; 0x7c
 80074d8:	f002 ffd4 	bl	800a484 <__sprint_r>
 80074dc:	2800      	cmp	r0, #0
 80074de:	f47f a827 	bne.w	8006530 <_vfprintf_r+0x200>
 80074e2:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 80074e6:	ac2c      	add	r4, sp, #176	; 0xb0
 80074e8:	e4eb      	b.n	8006ec2 <_vfprintf_r+0xb92>
 80074ea:	4640      	mov	r0, r8
 80074ec:	4649      	mov	r1, r9
 80074ee:	aa1f      	add	r2, sp, #124	; 0x7c
 80074f0:	f002 ffc8 	bl	800a484 <__sprint_r>
 80074f4:	2800      	cmp	r0, #0
 80074f6:	f47f a81b 	bne.w	8006530 <_vfprintf_r+0x200>
 80074fa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80074fc:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8007500:	ac2c      	add	r4, sp, #176	; 0xb0
 8007502:	e5a1      	b.n	8007048 <_vfprintf_r+0xd18>
 8007504:	3301      	adds	r3, #1
 8007506:	442a      	add	r2, r5
 8007508:	2b07      	cmp	r3, #7
 800750a:	9221      	str	r2, [sp, #132]	; 0x84
 800750c:	9320      	str	r3, [sp, #128]	; 0x80
 800750e:	6027      	str	r7, [r4, #0]
 8007510:	6065      	str	r5, [r4, #4]
 8007512:	dca0      	bgt.n	8007456 <_vfprintf_r+0x1126>
 8007514:	3408      	adds	r4, #8
 8007516:	e7a9      	b.n	800746c <_vfprintf_r+0x113c>
 8007518:	2e06      	cmp	r6, #6
 800751a:	4633      	mov	r3, r6
 800751c:	bf28      	it	cs
 800751e:	2306      	movcs	r3, #6
 8007520:	9307      	str	r3, [sp, #28]
 8007522:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007526:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
 800752a:	9303      	str	r3, [sp, #12]
 800752c:	4b39      	ldr	r3, [pc, #228]	; (8007614 <_vfprintf_r+0x12e4>)
 800752e:	9708      	str	r7, [sp, #32]
 8007530:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
 8007534:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
 8007538:	930a      	str	r3, [sp, #40]	; 0x28
 800753a:	f7ff b857 	b.w	80065ec <_vfprintf_r+0x2bc>
 800753e:	4640      	mov	r0, r8
 8007540:	4649      	mov	r1, r9
 8007542:	aa1f      	add	r2, sp, #124	; 0x7c
 8007544:	f002 ff9e 	bl	800a484 <__sprint_r>
 8007548:	2800      	cmp	r0, #0
 800754a:	f47e aff1 	bne.w	8006530 <_vfprintf_r+0x200>
 800754e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007550:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007552:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 8007556:	1ad3      	subs	r3, r2, r3
 8007558:	ac2c      	add	r4, sp, #176	; 0xb0
 800755a:	e58b      	b.n	8007074 <_vfprintf_r+0xd44>
 800755c:	1cdf      	adds	r7, r3, #3
 800755e:	db22      	blt.n	80075a6 <_vfprintf_r+0x1276>
 8007560:	459b      	cmp	fp, r3
 8007562:	db20      	blt.n	80075a6 <_vfprintf_r+0x1276>
 8007564:	930c      	str	r3, [sp, #48]	; 0x30
 8007566:	2567      	movs	r5, #103	; 0x67
 8007568:	e67c      	b.n	8007264 <_vfprintf_r+0xf34>
 800756a:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 800756e:	f88d c05f 	strb.w	ip, [sp, #95]	; 0x5f
 8007572:	f7ff ba10 	b.w	8006996 <_vfprintf_r+0x666>
 8007576:	9303      	str	r3, [sp, #12]
 8007578:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800757a:	9302      	str	r3, [sp, #8]
 800757c:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 8007580:	2300      	movs	r3, #0
 8007582:	f88d c05f 	strb.w	ip, [sp, #95]	; 0x5f
 8007586:	930b      	str	r3, [sp, #44]	; 0x2c
 8007588:	f7ff b833 	b.w	80065f2 <_vfprintf_r+0x2c2>
 800758c:	4633      	mov	r3, r6
 800758e:	e65a      	b.n	8007246 <_vfprintf_r+0xf16>
 8007590:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
 8007594:	900b      	str	r0, [sp, #44]	; 0x2c
 8007596:	9708      	str	r7, [sp, #32]
 8007598:	900c      	str	r0, [sp, #48]	; 0x30
 800759a:	f89d c05f 	ldrb.w	ip, [sp, #95]	; 0x5f
 800759e:	9303      	str	r3, [sp, #12]
 80075a0:	9607      	str	r6, [sp, #28]
 80075a2:	f7ff b823 	b.w	80065ec <_vfprintf_r+0x2bc>
 80075a6:	3d02      	subs	r5, #2
 80075a8:	3b01      	subs	r3, #1
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	9319      	str	r3, [sp, #100]	; 0x64
 80075ae:	bfba      	itte	lt
 80075b0:	425b      	neglt	r3, r3
 80075b2:	222d      	movlt	r2, #45	; 0x2d
 80075b4:	222b      	movge	r2, #43	; 0x2b
 80075b6:	2b09      	cmp	r3, #9
 80075b8:	f88d 506c 	strb.w	r5, [sp, #108]	; 0x6c
 80075bc:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 80075c0:	f340 8098 	ble.w	80076f4 <_vfprintf_r+0x13c4>
 80075c4:	f10d 067b 	add.w	r6, sp, #123	; 0x7b
 80075c8:	4630      	mov	r0, r6
 80075ca:	4a13      	ldr	r2, [pc, #76]	; (8007618 <_vfprintf_r+0x12e8>)
 80075cc:	fb82 2103 	smull	r2, r1, r2, r3
 80075d0:	17da      	asrs	r2, r3, #31
 80075d2:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 80075d6:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80075da:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 80075de:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80075e2:	2a09      	cmp	r2, #9
 80075e4:	4613      	mov	r3, r2
 80075e6:	f800 1d01 	strb.w	r1, [r0, #-1]!
 80075ea:	dcee      	bgt.n	80075ca <_vfprintf_r+0x129a>
 80075ec:	4602      	mov	r2, r0
 80075ee:	3330      	adds	r3, #48	; 0x30
 80075f0:	b2d9      	uxtb	r1, r3
 80075f2:	f802 1d01 	strb.w	r1, [r2, #-1]!
 80075f6:	4296      	cmp	r6, r2
 80075f8:	f240 80a9 	bls.w	800774e <_vfprintf_r+0x141e>
 80075fc:	f10d 026e 	add.w	r2, sp, #110	; 0x6e
 8007600:	4603      	mov	r3, r0
 8007602:	e00d      	b.n	8007620 <_vfprintf_r+0x12f0>
 8007604:	0801b02c 	.word	0x0801b02c
 8007608:	0801afdc 	.word	0x0801afdc
 800760c:	0801aff8 	.word	0x0801aff8
 8007610:	0801aff4 	.word	0x0801aff4
 8007614:	0801b024 	.word	0x0801b024
 8007618:	66666667 	.word	0x66666667
 800761c:	f813 1b01 	ldrb.w	r1, [r3], #1
 8007620:	f802 1b01 	strb.w	r1, [r2], #1
 8007624:	42b3      	cmp	r3, r6
 8007626:	d1f9      	bne.n	800761c <_vfprintf_r+0x12ec>
 8007628:	ab1f      	add	r3, sp, #124	; 0x7c
 800762a:	1a1b      	subs	r3, r3, r0
 800762c:	f10d 026e 	add.w	r2, sp, #110	; 0x6e
 8007630:	4413      	add	r3, r2
 8007632:	aa1b      	add	r2, sp, #108	; 0x6c
 8007634:	1a9b      	subs	r3, r3, r2
 8007636:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007638:	9313      	str	r3, [sp, #76]	; 0x4c
 800763a:	2a01      	cmp	r2, #1
 800763c:	4413      	add	r3, r2
 800763e:	9307      	str	r3, [sp, #28]
 8007640:	dd69      	ble.n	8007716 <_vfprintf_r+0x13e6>
 8007642:	9b07      	ldr	r3, [sp, #28]
 8007644:	2200      	movs	r2, #0
 8007646:	3301      	adds	r3, #1
 8007648:	9307      	str	r3, [sp, #28]
 800764a:	920c      	str	r2, [sp, #48]	; 0x30
 800764c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007650:	e614      	b.n	800727c <_vfprintf_r+0xf4c>
 8007652:	4640      	mov	r0, r8
 8007654:	4649      	mov	r1, r9
 8007656:	aa1f      	add	r2, sp, #124	; 0x7c
 8007658:	f002 ff14 	bl	800a484 <__sprint_r>
 800765c:	2800      	cmp	r0, #0
 800765e:	f47e af67 	bne.w	8006530 <_vfprintf_r+0x200>
 8007662:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8007664:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007666:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007668:	ac2c      	add	r4, sp, #176	; 0xb0
 800766a:	e68c      	b.n	8007386 <_vfprintf_r+0x1056>
 800766c:	f04f 0b06 	mov.w	fp, #6
 8007670:	e5a4      	b.n	80071bc <_vfprintf_r+0xe8c>
 8007672:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007674:	2b00      	cmp	r3, #0
 8007676:	bfd8      	it	le
 8007678:	f1c3 0602 	rsble	r6, r3, #2
 800767c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800767e:	bfc8      	it	gt
 8007680:	2601      	movgt	r6, #1
 8007682:	18f3      	adds	r3, r6, r3
 8007684:	9307      	str	r3, [sp, #28]
 8007686:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800768a:	e5f7      	b.n	800727c <_vfprintf_r+0xf4c>
 800768c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007690:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007694:	9014      	str	r0, [sp, #80]	; 0x50
 8007696:	9315      	str	r3, [sp, #84]	; 0x54
 8007698:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 800769c:	e59c      	b.n	80071d8 <_vfprintf_r+0xea8>
 800769e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80076a0:	e5d1      	b.n	8007246 <_vfprintf_r+0xf16>
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	dd2e      	ble.n	8007704 <_vfprintf_r+0x13d4>
 80076a6:	f1bb 0f00 	cmp.w	fp, #0
 80076aa:	d107      	bne.n	80076bc <_vfprintf_r+0x138c>
 80076ac:	9b02      	ldr	r3, [sp, #8]
 80076ae:	07de      	lsls	r6, r3, #31
 80076b0:	d404      	bmi.n	80076bc <_vfprintf_r+0x138c>
 80076b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80076b4:	9207      	str	r2, [sp, #28]
 80076b6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80076ba:	e5df      	b.n	800727c <_vfprintf_r+0xf4c>
 80076bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076be:	f10b 0601 	add.w	r6, fp, #1
 80076c2:	4433      	add	r3, r6
 80076c4:	9307      	str	r3, [sp, #28]
 80076c6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80076ca:	e5d7      	b.n	800727c <_vfprintf_r+0xf4c>
 80076cc:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 80076d0:	2200      	movs	r2, #0
 80076d2:	2300      	movs	r3, #0
 80076d4:	f7f9 fa80 	bl	8000bd8 <__aeabi_dcmpeq>
 80076d8:	2800      	cmp	r0, #0
 80076da:	f47f aef7 	bne.w	80074cc <_vfprintf_r+0x119c>
 80076de:	f1c7 0701 	rsb	r7, r7, #1
 80076e2:	9719      	str	r7, [sp, #100]	; 0x64
 80076e4:	443e      	add	r6, r7
 80076e6:	e59b      	b.n	8007220 <_vfprintf_r+0xef0>
 80076e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076ea:	3301      	adds	r3, #1
 80076ec:	9307      	str	r3, [sp, #28]
 80076ee:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80076f2:	e5c3      	b.n	800727c <_vfprintf_r+0xf4c>
 80076f4:	3330      	adds	r3, #48	; 0x30
 80076f6:	2230      	movs	r2, #48	; 0x30
 80076f8:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 80076fc:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8007700:	ab1c      	add	r3, sp, #112	; 0x70
 8007702:	e796      	b.n	8007632 <_vfprintf_r+0x1302>
 8007704:	f1bb 0f00 	cmp.w	fp, #0
 8007708:	d11b      	bne.n	8007742 <_vfprintf_r+0x1412>
 800770a:	9b02      	ldr	r3, [sp, #8]
 800770c:	07d8      	lsls	r0, r3, #31
 800770e:	d418      	bmi.n	8007742 <_vfprintf_r+0x1412>
 8007710:	2301      	movs	r3, #1
 8007712:	9307      	str	r3, [sp, #28]
 8007714:	e5b2      	b.n	800727c <_vfprintf_r+0xf4c>
 8007716:	9b02      	ldr	r3, [sp, #8]
 8007718:	f013 0301 	ands.w	r3, r3, #1
 800771c:	d191      	bne.n	8007642 <_vfprintf_r+0x1312>
 800771e:	930c      	str	r3, [sp, #48]	; 0x30
 8007720:	9b07      	ldr	r3, [sp, #28]
 8007722:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007726:	e5a9      	b.n	800727c <_vfprintf_r+0xf4c>
 8007728:	9d08      	ldr	r5, [sp, #32]
 800772a:	682e      	ldr	r6, [r5, #0]
 800772c:	4628      	mov	r0, r5
 800772e:	3004      	adds	r0, #4
 8007730:	2e00      	cmp	r6, #0
 8007732:	785d      	ldrb	r5, [r3, #1]
 8007734:	9008      	str	r0, [sp, #32]
 8007736:	f6be ae6c 	bge.w	8006412 <_vfprintf_r+0xe2>
 800773a:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800773e:	f7fe be68 	b.w	8006412 <_vfprintf_r+0xe2>
 8007742:	f10b 0302 	add.w	r3, fp, #2
 8007746:	9307      	str	r3, [sp, #28]
 8007748:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800774c:	e596      	b.n	800727c <_vfprintf_r+0xf4c>
 800774e:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8007752:	e76e      	b.n	8007632 <_vfprintf_r+0x1302>
 8007754:	f3af 8000 	nop.w

08007758 <__sbprintf>:
 8007758:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
 800775c:	460c      	mov	r4, r1
 800775e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
 8007762:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
 8007766:	69e7      	ldr	r7, [r4, #28]
 8007768:	6e49      	ldr	r1, [r1, #100]	; 0x64
 800776a:	f8b4 900e 	ldrh.w	r9, [r4, #14]
 800776e:	9119      	str	r1, [sp, #100]	; 0x64
 8007770:	ad1a      	add	r5, sp, #104	; 0x68
 8007772:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8007776:	f02e 0e02 	bic.w	lr, lr, #2
 800777a:	f04f 0c00 	mov.w	ip, #0
 800777e:	9707      	str	r7, [sp, #28]
 8007780:	4669      	mov	r1, sp
 8007782:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8007784:	9500      	str	r5, [sp, #0]
 8007786:	9504      	str	r5, [sp, #16]
 8007788:	9602      	str	r6, [sp, #8]
 800778a:	9605      	str	r6, [sp, #20]
 800778c:	f8ad e00c 	strh.w	lr, [sp, #12]
 8007790:	f8ad 900e 	strh.w	r9, [sp, #14]
 8007794:	9709      	str	r7, [sp, #36]	; 0x24
 8007796:	f8cd c018 	str.w	ip, [sp, #24]
 800779a:	4606      	mov	r6, r0
 800779c:	f7fe fdc8 	bl	8006330 <_vfprintf_r>
 80077a0:	1e05      	subs	r5, r0, #0
 80077a2:	db07      	blt.n	80077b4 <__sbprintf+0x5c>
 80077a4:	4630      	mov	r0, r6
 80077a6:	4669      	mov	r1, sp
 80077a8:	f001 f964 	bl	8008a74 <_fflush_r>
 80077ac:	2800      	cmp	r0, #0
 80077ae:	bf18      	it	ne
 80077b0:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 80077b4:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80077b8:	065b      	lsls	r3, r3, #25
 80077ba:	d503      	bpl.n	80077c4 <__sbprintf+0x6c>
 80077bc:	89a3      	ldrh	r3, [r4, #12]
 80077be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077c2:	81a3      	strh	r3, [r4, #12]
 80077c4:	4628      	mov	r0, r5
 80077c6:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
 80077ca:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
 80077ce:	bf00      	nop

080077d0 <__swsetup_r>:
 80077d0:	b538      	push	{r3, r4, r5, lr}
 80077d2:	4b2f      	ldr	r3, [pc, #188]	; (8007890 <__swsetup_r+0xc0>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4605      	mov	r5, r0
 80077d8:	460c      	mov	r4, r1
 80077da:	b113      	cbz	r3, 80077e2 <__swsetup_r+0x12>
 80077dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80077de:	2a00      	cmp	r2, #0
 80077e0:	d036      	beq.n	8007850 <__swsetup_r+0x80>
 80077e2:	89a2      	ldrh	r2, [r4, #12]
 80077e4:	b293      	uxth	r3, r2
 80077e6:	0718      	lsls	r0, r3, #28
 80077e8:	d50c      	bpl.n	8007804 <__swsetup_r+0x34>
 80077ea:	6920      	ldr	r0, [r4, #16]
 80077ec:	b1a8      	cbz	r0, 800781a <__swsetup_r+0x4a>
 80077ee:	f013 0201 	ands.w	r2, r3, #1
 80077f2:	d01e      	beq.n	8007832 <__swsetup_r+0x62>
 80077f4:	6963      	ldr	r3, [r4, #20]
 80077f6:	2200      	movs	r2, #0
 80077f8:	425b      	negs	r3, r3
 80077fa:	61a3      	str	r3, [r4, #24]
 80077fc:	60a2      	str	r2, [r4, #8]
 80077fe:	b1f0      	cbz	r0, 800783e <__swsetup_r+0x6e>
 8007800:	2000      	movs	r0, #0
 8007802:	bd38      	pop	{r3, r4, r5, pc}
 8007804:	06d9      	lsls	r1, r3, #27
 8007806:	d53b      	bpl.n	8007880 <__swsetup_r+0xb0>
 8007808:	0758      	lsls	r0, r3, #29
 800780a:	d425      	bmi.n	8007858 <__swsetup_r+0x88>
 800780c:	6920      	ldr	r0, [r4, #16]
 800780e:	f042 0308 	orr.w	r3, r2, #8
 8007812:	81a3      	strh	r3, [r4, #12]
 8007814:	b29b      	uxth	r3, r3
 8007816:	2800      	cmp	r0, #0
 8007818:	d1e9      	bne.n	80077ee <__swsetup_r+0x1e>
 800781a:	f403 7220 	and.w	r2, r3, #640	; 0x280
 800781e:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8007822:	d0e4      	beq.n	80077ee <__swsetup_r+0x1e>
 8007824:	4628      	mov	r0, r5
 8007826:	4621      	mov	r1, r4
 8007828:	f001 fcac 	bl	8009184 <__smakebuf_r>
 800782c:	89a3      	ldrh	r3, [r4, #12]
 800782e:	6920      	ldr	r0, [r4, #16]
 8007830:	e7dd      	b.n	80077ee <__swsetup_r+0x1e>
 8007832:	0799      	lsls	r1, r3, #30
 8007834:	bf58      	it	pl
 8007836:	6962      	ldrpl	r2, [r4, #20]
 8007838:	60a2      	str	r2, [r4, #8]
 800783a:	2800      	cmp	r0, #0
 800783c:	d1e0      	bne.n	8007800 <__swsetup_r+0x30>
 800783e:	89a3      	ldrh	r3, [r4, #12]
 8007840:	061a      	lsls	r2, r3, #24
 8007842:	d5de      	bpl.n	8007802 <__swsetup_r+0x32>
 8007844:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007848:	81a3      	strh	r3, [r4, #12]
 800784a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800784e:	bd38      	pop	{r3, r4, r5, pc}
 8007850:	4618      	mov	r0, r3
 8007852:	f001 f9a3 	bl	8008b9c <__sinit>
 8007856:	e7c4      	b.n	80077e2 <__swsetup_r+0x12>
 8007858:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800785a:	b149      	cbz	r1, 8007870 <__swsetup_r+0xa0>
 800785c:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8007860:	4299      	cmp	r1, r3
 8007862:	d003      	beq.n	800786c <__swsetup_r+0x9c>
 8007864:	4628      	mov	r0, r5
 8007866:	f001 f9f1 	bl	8008c4c <_free_r>
 800786a:	89a2      	ldrh	r2, [r4, #12]
 800786c:	2300      	movs	r3, #0
 800786e:	6323      	str	r3, [r4, #48]	; 0x30
 8007870:	f022 0224 	bic.w	r2, r2, #36	; 0x24
 8007874:	2300      	movs	r3, #0
 8007876:	6920      	ldr	r0, [r4, #16]
 8007878:	6063      	str	r3, [r4, #4]
 800787a:	b292      	uxth	r2, r2
 800787c:	6020      	str	r0, [r4, #0]
 800787e:	e7c6      	b.n	800780e <__swsetup_r+0x3e>
 8007880:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007884:	2309      	movs	r3, #9
 8007886:	602b      	str	r3, [r5, #0]
 8007888:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800788c:	81a2      	strh	r2, [r4, #12]
 800788e:	bd38      	pop	{r3, r4, r5, pc}
 8007890:	20000628 	.word	0x20000628

08007894 <__register_exitproc>:
 8007894:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007898:	4c25      	ldr	r4, [pc, #148]	; (8007930 <__register_exitproc+0x9c>)
 800789a:	6825      	ldr	r5, [r4, #0]
 800789c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
 80078a0:	4606      	mov	r6, r0
 80078a2:	4688      	mov	r8, r1
 80078a4:	4692      	mov	sl, r2
 80078a6:	4699      	mov	r9, r3
 80078a8:	b3cc      	cbz	r4, 800791e <__register_exitproc+0x8a>
 80078aa:	6860      	ldr	r0, [r4, #4]
 80078ac:	281f      	cmp	r0, #31
 80078ae:	dc18      	bgt.n	80078e2 <__register_exitproc+0x4e>
 80078b0:	1c43      	adds	r3, r0, #1
 80078b2:	b17e      	cbz	r6, 80078d4 <__register_exitproc+0x40>
 80078b4:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 80078b8:	2101      	movs	r1, #1
 80078ba:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
 80078be:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
 80078c2:	fa01 f200 	lsl.w	r2, r1, r0
 80078c6:	4317      	orrs	r7, r2
 80078c8:	2e02      	cmp	r6, #2
 80078ca:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
 80078ce:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
 80078d2:	d01e      	beq.n	8007912 <__register_exitproc+0x7e>
 80078d4:	3002      	adds	r0, #2
 80078d6:	6063      	str	r3, [r4, #4]
 80078d8:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
 80078dc:	2000      	movs	r0, #0
 80078de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078e2:	4b14      	ldr	r3, [pc, #80]	; (8007934 <__register_exitproc+0xa0>)
 80078e4:	b303      	cbz	r3, 8007928 <__register_exitproc+0x94>
 80078e6:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80078ea:	f001 fcbb 	bl	8009264 <malloc>
 80078ee:	4604      	mov	r4, r0
 80078f0:	b1d0      	cbz	r0, 8007928 <__register_exitproc+0x94>
 80078f2:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 80078f6:	2700      	movs	r7, #0
 80078f8:	e880 0088 	stmia.w	r0, {r3, r7}
 80078fc:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 8007900:	4638      	mov	r0, r7
 8007902:	2301      	movs	r3, #1
 8007904:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
 8007908:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
 800790c:	2e00      	cmp	r6, #0
 800790e:	d0e1      	beq.n	80078d4 <__register_exitproc+0x40>
 8007910:	e7d0      	b.n	80078b4 <__register_exitproc+0x20>
 8007912:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
 8007916:	430a      	orrs	r2, r1
 8007918:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
 800791c:	e7da      	b.n	80078d4 <__register_exitproc+0x40>
 800791e:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
 8007922:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 8007926:	e7c0      	b.n	80078aa <__register_exitproc+0x16>
 8007928:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800792c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007930:	0801afd4 	.word	0x0801afd4
 8007934:	08009265 	.word	0x08009265

08007938 <register_fini>:
 8007938:	4b02      	ldr	r3, [pc, #8]	; (8007944 <register_fini+0xc>)
 800793a:	b113      	cbz	r3, 8007942 <register_fini+0xa>
 800793c:	4802      	ldr	r0, [pc, #8]	; (8007948 <register_fini+0x10>)
 800793e:	f7fe ba01 	b.w	8005d44 <atexit>
 8007942:	4770      	bx	lr
 8007944:	00000000 	.word	0x00000000
 8007948:	08005d5d 	.word	0x08005d5d

0800794c <quorem>:
 800794c:	6902      	ldr	r2, [r0, #16]
 800794e:	690b      	ldr	r3, [r1, #16]
 8007950:	4293      	cmp	r3, r2
 8007952:	f300 808f 	bgt.w	8007a74 <quorem+0x128>
 8007956:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800795a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800795e:	f101 0714 	add.w	r7, r1, #20
 8007962:	f100 0b14 	add.w	fp, r0, #20
 8007966:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
 800796a:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
 800796e:	ea4f 0488 	mov.w	r4, r8, lsl #2
 8007972:	b083      	sub	sp, #12
 8007974:	3201      	adds	r2, #1
 8007976:	fbb3 f9f2 	udiv	r9, r3, r2
 800797a:	eb0b 0304 	add.w	r3, fp, r4
 800797e:	9400      	str	r4, [sp, #0]
 8007980:	eb07 0a04 	add.w	sl, r7, r4
 8007984:	9301      	str	r3, [sp, #4]
 8007986:	f1b9 0f00 	cmp.w	r9, #0
 800798a:	d03b      	beq.n	8007a04 <quorem+0xb8>
 800798c:	2600      	movs	r6, #0
 800798e:	4632      	mov	r2, r6
 8007990:	46bc      	mov	ip, r7
 8007992:	46de      	mov	lr, fp
 8007994:	4634      	mov	r4, r6
 8007996:	f85c 6b04 	ldr.w	r6, [ip], #4
 800799a:	f8de 5000 	ldr.w	r5, [lr]
 800799e:	b2b3      	uxth	r3, r6
 80079a0:	0c36      	lsrs	r6, r6, #16
 80079a2:	fb03 4409 	mla	r4, r3, r9, r4
 80079a6:	fb06 f609 	mul.w	r6, r6, r9
 80079aa:	eb06 4614 	add.w	r6, r6, r4, lsr #16
 80079ae:	b2a3      	uxth	r3, r4
 80079b0:	1ad3      	subs	r3, r2, r3
 80079b2:	b2b4      	uxth	r4, r6
 80079b4:	fa13 f385 	uxtah	r3, r3, r5
 80079b8:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
 80079bc:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80079c0:	b29b      	uxth	r3, r3
 80079c2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80079c6:	45e2      	cmp	sl, ip
 80079c8:	ea4f 4224 	mov.w	r2, r4, asr #16
 80079cc:	f84e 3b04 	str.w	r3, [lr], #4
 80079d0:	ea4f 4416 	mov.w	r4, r6, lsr #16
 80079d4:	d2df      	bcs.n	8007996 <quorem+0x4a>
 80079d6:	9b00      	ldr	r3, [sp, #0]
 80079d8:	f85b 3003 	ldr.w	r3, [fp, r3]
 80079dc:	b993      	cbnz	r3, 8007a04 <quorem+0xb8>
 80079de:	9c01      	ldr	r4, [sp, #4]
 80079e0:	1f23      	subs	r3, r4, #4
 80079e2:	459b      	cmp	fp, r3
 80079e4:	d20c      	bcs.n	8007a00 <quorem+0xb4>
 80079e6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80079ea:	b94b      	cbnz	r3, 8007a00 <quorem+0xb4>
 80079ec:	f1a4 0308 	sub.w	r3, r4, #8
 80079f0:	e002      	b.n	80079f8 <quorem+0xac>
 80079f2:	681a      	ldr	r2, [r3, #0]
 80079f4:	3b04      	subs	r3, #4
 80079f6:	b91a      	cbnz	r2, 8007a00 <quorem+0xb4>
 80079f8:	459b      	cmp	fp, r3
 80079fa:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80079fe:	d3f8      	bcc.n	80079f2 <quorem+0xa6>
 8007a00:	f8c0 8010 	str.w	r8, [r0, #16]
 8007a04:	4604      	mov	r4, r0
 8007a06:	f002 f983 	bl	8009d10 <__mcmp>
 8007a0a:	2800      	cmp	r0, #0
 8007a0c:	db2e      	blt.n	8007a6c <quorem+0x120>
 8007a0e:	f109 0901 	add.w	r9, r9, #1
 8007a12:	465d      	mov	r5, fp
 8007a14:	2300      	movs	r3, #0
 8007a16:	f857 1b04 	ldr.w	r1, [r7], #4
 8007a1a:	6828      	ldr	r0, [r5, #0]
 8007a1c:	b28a      	uxth	r2, r1
 8007a1e:	1a9a      	subs	r2, r3, r2
 8007a20:	0c09      	lsrs	r1, r1, #16
 8007a22:	fa12 f280 	uxtah	r2, r2, r0
 8007a26:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
 8007a2a:	eb03 4322 	add.w	r3, r3, r2, asr #16
 8007a2e:	b291      	uxth	r1, r2
 8007a30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007a34:	45ba      	cmp	sl, r7
 8007a36:	f845 1b04 	str.w	r1, [r5], #4
 8007a3a:	ea4f 4323 	mov.w	r3, r3, asr #16
 8007a3e:	d2ea      	bcs.n	8007a16 <quorem+0xca>
 8007a40:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
 8007a44:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
 8007a48:	b982      	cbnz	r2, 8007a6c <quorem+0x120>
 8007a4a:	1f1a      	subs	r2, r3, #4
 8007a4c:	4593      	cmp	fp, r2
 8007a4e:	d20b      	bcs.n	8007a68 <quorem+0x11c>
 8007a50:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8007a54:	b942      	cbnz	r2, 8007a68 <quorem+0x11c>
 8007a56:	3b08      	subs	r3, #8
 8007a58:	e002      	b.n	8007a60 <quorem+0x114>
 8007a5a:	681a      	ldr	r2, [r3, #0]
 8007a5c:	3b04      	subs	r3, #4
 8007a5e:	b91a      	cbnz	r2, 8007a68 <quorem+0x11c>
 8007a60:	459b      	cmp	fp, r3
 8007a62:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8007a66:	d3f8      	bcc.n	8007a5a <quorem+0x10e>
 8007a68:	f8c4 8010 	str.w	r8, [r4, #16]
 8007a6c:	4648      	mov	r0, r9
 8007a6e:	b003      	add	sp, #12
 8007a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a74:	2000      	movs	r0, #0
 8007a76:	4770      	bx	lr

08007a78 <_dtoa_r>:
 8007a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a7c:	b099      	sub	sp, #100	; 0x64
 8007a7e:	4604      	mov	r4, r0
 8007a80:	9103      	str	r1, [sp, #12]
 8007a82:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8007a84:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8007a86:	9304      	str	r3, [sp, #16]
 8007a88:	4692      	mov	sl, r2
 8007a8a:	ed8d 0b00 	vstr	d0, [sp]
 8007a8e:	b141      	cbz	r1, 8007aa2 <_dtoa_r+0x2a>
 8007a90:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007a92:	604a      	str	r2, [r1, #4]
 8007a94:	2301      	movs	r3, #1
 8007a96:	4093      	lsls	r3, r2
 8007a98:	608b      	str	r3, [r1, #8]
 8007a9a:	f001 ff55 	bl	8009948 <_Bfree>
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	6423      	str	r3, [r4, #64]	; 0x40
 8007aa2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	4699      	mov	r9, r3
 8007aaa:	db36      	blt.n	8007b1a <_dtoa_r+0xa2>
 8007aac:	2300      	movs	r3, #0
 8007aae:	602b      	str	r3, [r5, #0]
 8007ab0:	4ba5      	ldr	r3, [pc, #660]	; (8007d48 <_dtoa_r+0x2d0>)
 8007ab2:	461a      	mov	r2, r3
 8007ab4:	ea09 0303 	and.w	r3, r9, r3
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	d017      	beq.n	8007aec <_dtoa_r+0x74>
 8007abc:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	4630      	mov	r0, r6
 8007ac6:	4639      	mov	r1, r7
 8007ac8:	f7f9 f886 	bl	8000bd8 <__aeabi_dcmpeq>
 8007acc:	4680      	mov	r8, r0
 8007ace:	2800      	cmp	r0, #0
 8007ad0:	d02b      	beq.n	8007b2a <_dtoa_r+0xb2>
 8007ad2:	9a04      	ldr	r2, [sp, #16]
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	6013      	str	r3, [r2, #0]
 8007ad8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	f000 80cc 	beq.w	8007c78 <_dtoa_r+0x200>
 8007ae0:	489a      	ldr	r0, [pc, #616]	; (8007d4c <_dtoa_r+0x2d4>)
 8007ae2:	6018      	str	r0, [r3, #0]
 8007ae4:	3801      	subs	r0, #1
 8007ae6:	b019      	add	sp, #100	; 0x64
 8007ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007aec:	9a04      	ldr	r2, [sp, #16]
 8007aee:	f242 730f 	movw	r3, #9999	; 0x270f
 8007af2:	6013      	str	r3, [r2, #0]
 8007af4:	9b00      	ldr	r3, [sp, #0]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	f000 80a7 	beq.w	8007c4a <_dtoa_r+0x1d2>
 8007afc:	4894      	ldr	r0, [pc, #592]	; (8007d50 <_dtoa_r+0x2d8>)
 8007afe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d0f0      	beq.n	8007ae6 <_dtoa_r+0x6e>
 8007b04:	78c3      	ldrb	r3, [r0, #3]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	f000 80b8 	beq.w	8007c7c <_dtoa_r+0x204>
 8007b0c:	f100 0308 	add.w	r3, r0, #8
 8007b10:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8007b12:	6013      	str	r3, [r2, #0]
 8007b14:	b019      	add	sp, #100	; 0x64
 8007b16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b1a:	9a01      	ldr	r2, [sp, #4]
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
 8007b22:	602b      	str	r3, [r5, #0]
 8007b24:	f8cd 9004 	str.w	r9, [sp, #4]
 8007b28:	e7c2      	b.n	8007ab0 <_dtoa_r+0x38>
 8007b2a:	4620      	mov	r0, r4
 8007b2c:	ec47 6b10 	vmov	d0, r6, r7
 8007b30:	a917      	add	r1, sp, #92	; 0x5c
 8007b32:	aa16      	add	r2, sp, #88	; 0x58
 8007b34:	f002 f97a 	bl	8009e2c <__d2b>
 8007b38:	ea5f 5519 	movs.w	r5, r9, lsr #20
 8007b3c:	4683      	mov	fp, r0
 8007b3e:	f040 808d 	bne.w	8007c5c <_dtoa_r+0x1e4>
 8007b42:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007b46:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8007b48:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 8007b4c:	4445      	add	r5, r8
 8007b4e:	429d      	cmp	r5, r3
 8007b50:	f2c0 829e 	blt.w	8008090 <_dtoa_r+0x618>
 8007b54:	4a7f      	ldr	r2, [pc, #508]	; (8007d54 <_dtoa_r+0x2dc>)
 8007b56:	1b52      	subs	r2, r2, r5
 8007b58:	fa09 f902 	lsl.w	r9, r9, r2
 8007b5c:	9a00      	ldr	r2, [sp, #0]
 8007b5e:	f205 4312 	addw	r3, r5, #1042	; 0x412
 8007b62:	fa22 f003 	lsr.w	r0, r2, r3
 8007b66:	ea49 0000 	orr.w	r0, r9, r0
 8007b6a:	f7f8 fd57 	bl	800061c <__aeabi_ui2d>
 8007b6e:	2301      	movs	r3, #1
 8007b70:	3d01      	subs	r5, #1
 8007b72:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007b76:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b78:	2200      	movs	r2, #0
 8007b7a:	4b77      	ldr	r3, [pc, #476]	; (8007d58 <_dtoa_r+0x2e0>)
 8007b7c:	f7f8 fc10 	bl	80003a0 <__aeabi_dsub>
 8007b80:	a36b      	add	r3, pc, #428	; (adr r3, 8007d30 <_dtoa_r+0x2b8>)
 8007b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b86:	f7f8 fdbf 	bl	8000708 <__aeabi_dmul>
 8007b8a:	a36b      	add	r3, pc, #428	; (adr r3, 8007d38 <_dtoa_r+0x2c0>)
 8007b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b90:	f7f8 fc08 	bl	80003a4 <__adddf3>
 8007b94:	4606      	mov	r6, r0
 8007b96:	4628      	mov	r0, r5
 8007b98:	460f      	mov	r7, r1
 8007b9a:	f7f8 fd4f 	bl	800063c <__aeabi_i2d>
 8007b9e:	a368      	add	r3, pc, #416	; (adr r3, 8007d40 <_dtoa_r+0x2c8>)
 8007ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba4:	f7f8 fdb0 	bl	8000708 <__aeabi_dmul>
 8007ba8:	4602      	mov	r2, r0
 8007baa:	460b      	mov	r3, r1
 8007bac:	4630      	mov	r0, r6
 8007bae:	4639      	mov	r1, r7
 8007bb0:	f7f8 fbf8 	bl	80003a4 <__adddf3>
 8007bb4:	4606      	mov	r6, r0
 8007bb6:	460f      	mov	r7, r1
 8007bb8:	f7f9 f840 	bl	8000c3c <__aeabi_d2iz>
 8007bbc:	4639      	mov	r1, r7
 8007bbe:	9005      	str	r0, [sp, #20]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	4630      	mov	r0, r6
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	f7f9 f811 	bl	8000bec <__aeabi_dcmplt>
 8007bca:	2800      	cmp	r0, #0
 8007bcc:	f040 81ab 	bne.w	8007f26 <_dtoa_r+0x4ae>
 8007bd0:	9b05      	ldr	r3, [sp, #20]
 8007bd2:	2b16      	cmp	r3, #22
 8007bd4:	f200 81a4 	bhi.w	8007f20 <_dtoa_r+0x4a8>
 8007bd8:	9a05      	ldr	r2, [sp, #20]
 8007bda:	4b60      	ldr	r3, [pc, #384]	; (8007d5c <_dtoa_r+0x2e4>)
 8007bdc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007be0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007be4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007be8:	f7f9 f81e 	bl	8000c28 <__aeabi_dcmpgt>
 8007bec:	2800      	cmp	r0, #0
 8007bee:	f000 8255 	beq.w	800809c <_dtoa_r+0x624>
 8007bf2:	9b05      	ldr	r3, [sp, #20]
 8007bf4:	3b01      	subs	r3, #1
 8007bf6:	9305      	str	r3, [sp, #20]
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	930d      	str	r3, [sp, #52]	; 0x34
 8007bfc:	ebc5 0508 	rsb	r5, r5, r8
 8007c00:	1e6b      	subs	r3, r5, #1
 8007c02:	9306      	str	r3, [sp, #24]
 8007c04:	f100 81a6 	bmi.w	8007f54 <_dtoa_r+0x4dc>
 8007c08:	2300      	movs	r3, #0
 8007c0a:	9307      	str	r3, [sp, #28]
 8007c0c:	9b05      	ldr	r3, [sp, #20]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	f2c0 8197 	blt.w	8007f42 <_dtoa_r+0x4ca>
 8007c14:	9a06      	ldr	r2, [sp, #24]
 8007c16:	930c      	str	r3, [sp, #48]	; 0x30
 8007c18:	4611      	mov	r1, r2
 8007c1a:	4419      	add	r1, r3
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	9106      	str	r1, [sp, #24]
 8007c20:	930a      	str	r3, [sp, #40]	; 0x28
 8007c22:	9b03      	ldr	r3, [sp, #12]
 8007c24:	2b09      	cmp	r3, #9
 8007c26:	d82b      	bhi.n	8007c80 <_dtoa_r+0x208>
 8007c28:	2b05      	cmp	r3, #5
 8007c2a:	f340 8673 	ble.w	8008914 <_dtoa_r+0xe9c>
 8007c2e:	3b04      	subs	r3, #4
 8007c30:	9303      	str	r3, [sp, #12]
 8007c32:	2700      	movs	r7, #0
 8007c34:	9b03      	ldr	r3, [sp, #12]
 8007c36:	3b02      	subs	r3, #2
 8007c38:	2b03      	cmp	r3, #3
 8007c3a:	f200 8651 	bhi.w	80088e0 <_dtoa_r+0xe68>
 8007c3e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007c42:	03d1      	.short	0x03d1
 8007c44:	02b603c4 	.word	0x02b603c4
 8007c48:	0666      	.short	0x0666
 8007c4a:	4b41      	ldr	r3, [pc, #260]	; (8007d50 <_dtoa_r+0x2d8>)
 8007c4c:	4a44      	ldr	r2, [pc, #272]	; (8007d60 <_dtoa_r+0x2e8>)
 8007c4e:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8007c52:	2800      	cmp	r0, #0
 8007c54:	bf14      	ite	ne
 8007c56:	4618      	movne	r0, r3
 8007c58:	4610      	moveq	r0, r2
 8007c5a:	e750      	b.n	8007afe <_dtoa_r+0x86>
 8007c5c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007c60:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8007c64:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
 8007c68:	4630      	mov	r0, r6
 8007c6a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007c6e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8007c72:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007c76:	e77f      	b.n	8007b78 <_dtoa_r+0x100>
 8007c78:	483a      	ldr	r0, [pc, #232]	; (8007d64 <_dtoa_r+0x2ec>)
 8007c7a:	e734      	b.n	8007ae6 <_dtoa_r+0x6e>
 8007c7c:	1cc3      	adds	r3, r0, #3
 8007c7e:	e747      	b.n	8007b10 <_dtoa_r+0x98>
 8007c80:	2100      	movs	r1, #0
 8007c82:	6461      	str	r1, [r4, #68]	; 0x44
 8007c84:	4620      	mov	r0, r4
 8007c86:	468a      	mov	sl, r1
 8007c88:	9103      	str	r1, [sp, #12]
 8007c8a:	f001 fe37 	bl	80098fc <_Balloc>
 8007c8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007c92:	9308      	str	r3, [sp, #32]
 8007c94:	930e      	str	r3, [sp, #56]	; 0x38
 8007c96:	2301      	movs	r3, #1
 8007c98:	9009      	str	r0, [sp, #36]	; 0x24
 8007c9a:	6420      	str	r0, [r4, #64]	; 0x40
 8007c9c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c9e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	f2c0 80d3 	blt.w	8007e4c <_dtoa_r+0x3d4>
 8007ca6:	9a05      	ldr	r2, [sp, #20]
 8007ca8:	2a0e      	cmp	r2, #14
 8007caa:	f300 80cf 	bgt.w	8007e4c <_dtoa_r+0x3d4>
 8007cae:	4b2b      	ldr	r3, [pc, #172]	; (8007d5c <_dtoa_r+0x2e4>)
 8007cb0:	f1ba 0f00 	cmp.w	sl, #0
 8007cb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007cb8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007cbc:	f2c0 8395 	blt.w	80083ea <_dtoa_r+0x972>
 8007cc0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007cc4:	4642      	mov	r2, r8
 8007cc6:	464b      	mov	r3, r9
 8007cc8:	4630      	mov	r0, r6
 8007cca:	4639      	mov	r1, r7
 8007ccc:	f7f8 fe46 	bl	800095c <__aeabi_ddiv>
 8007cd0:	f7f8 ffb4 	bl	8000c3c <__aeabi_d2iz>
 8007cd4:	4682      	mov	sl, r0
 8007cd6:	f7f8 fcb1 	bl	800063c <__aeabi_i2d>
 8007cda:	4642      	mov	r2, r8
 8007cdc:	464b      	mov	r3, r9
 8007cde:	f7f8 fd13 	bl	8000708 <__aeabi_dmul>
 8007ce2:	460b      	mov	r3, r1
 8007ce4:	4602      	mov	r2, r0
 8007ce6:	4639      	mov	r1, r7
 8007ce8:	4630      	mov	r0, r6
 8007cea:	f7f8 fb59 	bl	80003a0 <__aeabi_dsub>
 8007cee:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007cf0:	f10a 0330 	add.w	r3, sl, #48	; 0x30
 8007cf4:	702b      	strb	r3, [r5, #0]
 8007cf6:	9b08      	ldr	r3, [sp, #32]
 8007cf8:	2b01      	cmp	r3, #1
 8007cfa:	4606      	mov	r6, r0
 8007cfc:	460f      	mov	r7, r1
 8007cfe:	f105 0501 	add.w	r5, r5, #1
 8007d02:	d063      	beq.n	8007dcc <_dtoa_r+0x354>
 8007d04:	2200      	movs	r2, #0
 8007d06:	4b18      	ldr	r3, [pc, #96]	; (8007d68 <_dtoa_r+0x2f0>)
 8007d08:	f7f8 fcfe 	bl	8000708 <__aeabi_dmul>
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	2300      	movs	r3, #0
 8007d10:	4606      	mov	r6, r0
 8007d12:	460f      	mov	r7, r1
 8007d14:	f7f8 ff60 	bl	8000bd8 <__aeabi_dcmpeq>
 8007d18:	2800      	cmp	r0, #0
 8007d1a:	f040 8084 	bne.w	8007e26 <_dtoa_r+0x3ae>
 8007d1e:	f8cd b000 	str.w	fp, [sp]
 8007d22:	9403      	str	r4, [sp, #12]
 8007d24:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8007d28:	9c08      	ldr	r4, [sp, #32]
 8007d2a:	e02a      	b.n	8007d82 <_dtoa_r+0x30a>
 8007d2c:	f3af 8000 	nop.w
 8007d30:	636f4361 	.word	0x636f4361
 8007d34:	3fd287a7 	.word	0x3fd287a7
 8007d38:	8b60c8b3 	.word	0x8b60c8b3
 8007d3c:	3fc68a28 	.word	0x3fc68a28
 8007d40:	509f79fb 	.word	0x509f79fb
 8007d44:	3fd34413 	.word	0x3fd34413
 8007d48:	7ff00000 	.word	0x7ff00000
 8007d4c:	0801b02d 	.word	0x0801b02d
 8007d50:	0801b04c 	.word	0x0801b04c
 8007d54:	fffffc0e 	.word	0xfffffc0e
 8007d58:	3ff80000 	.word	0x3ff80000
 8007d5c:	0801b060 	.word	0x0801b060
 8007d60:	0801b040 	.word	0x0801b040
 8007d64:	0801b02c 	.word	0x0801b02c
 8007d68:	40240000 	.word	0x40240000
 8007d6c:	f7f8 fccc 	bl	8000708 <__aeabi_dmul>
 8007d70:	2200      	movs	r2, #0
 8007d72:	2300      	movs	r3, #0
 8007d74:	4606      	mov	r6, r0
 8007d76:	460f      	mov	r7, r1
 8007d78:	f7f8 ff2e 	bl	8000bd8 <__aeabi_dcmpeq>
 8007d7c:	2800      	cmp	r0, #0
 8007d7e:	f040 83e4 	bne.w	800854a <_dtoa_r+0xad2>
 8007d82:	4642      	mov	r2, r8
 8007d84:	464b      	mov	r3, r9
 8007d86:	4630      	mov	r0, r6
 8007d88:	4639      	mov	r1, r7
 8007d8a:	f7f8 fde7 	bl	800095c <__aeabi_ddiv>
 8007d8e:	f7f8 ff55 	bl	8000c3c <__aeabi_d2iz>
 8007d92:	4682      	mov	sl, r0
 8007d94:	f7f8 fc52 	bl	800063c <__aeabi_i2d>
 8007d98:	4642      	mov	r2, r8
 8007d9a:	464b      	mov	r3, r9
 8007d9c:	f7f8 fcb4 	bl	8000708 <__aeabi_dmul>
 8007da0:	4602      	mov	r2, r0
 8007da2:	460b      	mov	r3, r1
 8007da4:	4630      	mov	r0, r6
 8007da6:	4639      	mov	r1, r7
 8007da8:	f7f8 fafa 	bl	80003a0 <__aeabi_dsub>
 8007dac:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
 8007db0:	f805 eb01 	strb.w	lr, [r5], #1
 8007db4:	ebcb 0e05 	rsb	lr, fp, r5
 8007db8:	4574      	cmp	r4, lr
 8007dba:	4606      	mov	r6, r0
 8007dbc:	460f      	mov	r7, r1
 8007dbe:	f04f 0200 	mov.w	r2, #0
 8007dc2:	4bb7      	ldr	r3, [pc, #732]	; (80080a0 <_dtoa_r+0x628>)
 8007dc4:	d1d2      	bne.n	8007d6c <_dtoa_r+0x2f4>
 8007dc6:	f8dd b000 	ldr.w	fp, [sp]
 8007dca:	9c03      	ldr	r4, [sp, #12]
 8007dcc:	4632      	mov	r2, r6
 8007dce:	463b      	mov	r3, r7
 8007dd0:	4630      	mov	r0, r6
 8007dd2:	4639      	mov	r1, r7
 8007dd4:	f7f8 fae6 	bl	80003a4 <__adddf3>
 8007dd8:	4606      	mov	r6, r0
 8007dda:	460f      	mov	r7, r1
 8007ddc:	4640      	mov	r0, r8
 8007dde:	4649      	mov	r1, r9
 8007de0:	4632      	mov	r2, r6
 8007de2:	463b      	mov	r3, r7
 8007de4:	f7f8 ff02 	bl	8000bec <__aeabi_dcmplt>
 8007de8:	b948      	cbnz	r0, 8007dfe <_dtoa_r+0x386>
 8007dea:	4640      	mov	r0, r8
 8007dec:	4649      	mov	r1, r9
 8007dee:	4632      	mov	r2, r6
 8007df0:	463b      	mov	r3, r7
 8007df2:	f7f8 fef1 	bl	8000bd8 <__aeabi_dcmpeq>
 8007df6:	b1b0      	cbz	r0, 8007e26 <_dtoa_r+0x3ae>
 8007df8:	f01a 0f01 	tst.w	sl, #1
 8007dfc:	d013      	beq.n	8007e26 <_dtoa_r+0x3ae>
 8007dfe:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 8007e02:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007e04:	1e6b      	subs	r3, r5, #1
 8007e06:	e004      	b.n	8007e12 <_dtoa_r+0x39a>
 8007e08:	428b      	cmp	r3, r1
 8007e0a:	f000 8448 	beq.w	800869e <_dtoa_r+0xc26>
 8007e0e:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
 8007e12:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007e16:	f103 0501 	add.w	r5, r3, #1
 8007e1a:	461a      	mov	r2, r3
 8007e1c:	d0f4      	beq.n	8007e08 <_dtoa_r+0x390>
 8007e1e:	f108 0301 	add.w	r3, r8, #1
 8007e22:	b2db      	uxtb	r3, r3
 8007e24:	7013      	strb	r3, [r2, #0]
 8007e26:	4620      	mov	r0, r4
 8007e28:	4659      	mov	r1, fp
 8007e2a:	f001 fd8d 	bl	8009948 <_Bfree>
 8007e2e:	2200      	movs	r2, #0
 8007e30:	9b05      	ldr	r3, [sp, #20]
 8007e32:	702a      	strb	r2, [r5, #0]
 8007e34:	9a04      	ldr	r2, [sp, #16]
 8007e36:	3301      	adds	r3, #1
 8007e38:	6013      	str	r3, [r2, #0]
 8007e3a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	f000 834b 	beq.w	80084d8 <_dtoa_r+0xa60>
 8007e42:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e44:	601d      	str	r5, [r3, #0]
 8007e46:	b019      	add	sp, #100	; 0x64
 8007e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e4c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007e4e:	2a00      	cmp	r2, #0
 8007e50:	f000 8085 	beq.w	8007f5e <_dtoa_r+0x4e6>
 8007e54:	9a03      	ldr	r2, [sp, #12]
 8007e56:	2a01      	cmp	r2, #1
 8007e58:	f340 830a 	ble.w	8008470 <_dtoa_r+0x9f8>
 8007e5c:	9b08      	ldr	r3, [sp, #32]
 8007e5e:	1e5f      	subs	r7, r3, #1
 8007e60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e62:	42bb      	cmp	r3, r7
 8007e64:	f2c0 83a6 	blt.w	80085b4 <_dtoa_r+0xb3c>
 8007e68:	1bdf      	subs	r7, r3, r7
 8007e6a:	9b08      	ldr	r3, [sp, #32]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	f2c0 84a4 	blt.w	80087ba <_dtoa_r+0xd42>
 8007e72:	9d07      	ldr	r5, [sp, #28]
 8007e74:	9b08      	ldr	r3, [sp, #32]
 8007e76:	9a07      	ldr	r2, [sp, #28]
 8007e78:	441a      	add	r2, r3
 8007e7a:	9207      	str	r2, [sp, #28]
 8007e7c:	9a06      	ldr	r2, [sp, #24]
 8007e7e:	4620      	mov	r0, r4
 8007e80:	441a      	add	r2, r3
 8007e82:	2101      	movs	r1, #1
 8007e84:	9206      	str	r2, [sp, #24]
 8007e86:	f001 fdf9 	bl	8009a7c <__i2b>
 8007e8a:	4606      	mov	r6, r0
 8007e8c:	b165      	cbz	r5, 8007ea8 <_dtoa_r+0x430>
 8007e8e:	9906      	ldr	r1, [sp, #24]
 8007e90:	2900      	cmp	r1, #0
 8007e92:	460b      	mov	r3, r1
 8007e94:	dd08      	ble.n	8007ea8 <_dtoa_r+0x430>
 8007e96:	42a9      	cmp	r1, r5
 8007e98:	9a07      	ldr	r2, [sp, #28]
 8007e9a:	bfa8      	it	ge
 8007e9c:	462b      	movge	r3, r5
 8007e9e:	1ad2      	subs	r2, r2, r3
 8007ea0:	1aed      	subs	r5, r5, r3
 8007ea2:	1acb      	subs	r3, r1, r3
 8007ea4:	9207      	str	r2, [sp, #28]
 8007ea6:	9306      	str	r3, [sp, #24]
 8007ea8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	dd1a      	ble.n	8007ee4 <_dtoa_r+0x46c>
 8007eae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	f000 8378 	beq.w	80085a6 <_dtoa_r+0xb2e>
 8007eb6:	2f00      	cmp	r7, #0
 8007eb8:	dd10      	ble.n	8007edc <_dtoa_r+0x464>
 8007eba:	4631      	mov	r1, r6
 8007ebc:	463a      	mov	r2, r7
 8007ebe:	4620      	mov	r0, r4
 8007ec0:	f001 fe80 	bl	8009bc4 <__pow5mult>
 8007ec4:	4606      	mov	r6, r0
 8007ec6:	465a      	mov	r2, fp
 8007ec8:	4631      	mov	r1, r6
 8007eca:	4620      	mov	r0, r4
 8007ecc:	f001 fde0 	bl	8009a90 <__multiply>
 8007ed0:	4659      	mov	r1, fp
 8007ed2:	4680      	mov	r8, r0
 8007ed4:	4620      	mov	r0, r4
 8007ed6:	f001 fd37 	bl	8009948 <_Bfree>
 8007eda:	46c3      	mov	fp, r8
 8007edc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ede:	1bda      	subs	r2, r3, r7
 8007ee0:	f040 82a5 	bne.w	800842e <_dtoa_r+0x9b6>
 8007ee4:	4620      	mov	r0, r4
 8007ee6:	2101      	movs	r1, #1
 8007ee8:	f001 fdc8 	bl	8009a7c <__i2b>
 8007eec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	4680      	mov	r8, r0
 8007ef2:	dd38      	ble.n	8007f66 <_dtoa_r+0x4ee>
 8007ef4:	4601      	mov	r1, r0
 8007ef6:	461a      	mov	r2, r3
 8007ef8:	4620      	mov	r0, r4
 8007efa:	f001 fe63 	bl	8009bc4 <__pow5mult>
 8007efe:	9b03      	ldr	r3, [sp, #12]
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	4680      	mov	r8, r0
 8007f04:	f340 8299 	ble.w	800843a <_dtoa_r+0x9c2>
 8007f08:	f04f 0900 	mov.w	r9, #0
 8007f0c:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8007f10:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 8007f14:	6918      	ldr	r0, [r3, #16]
 8007f16:	f001 fd63 	bl	80099e0 <__hi0bits>
 8007f1a:	f1c0 0020 	rsb	r0, r0, #32
 8007f1e:	e02c      	b.n	8007f7a <_dtoa_r+0x502>
 8007f20:	2301      	movs	r3, #1
 8007f22:	930d      	str	r3, [sp, #52]	; 0x34
 8007f24:	e66a      	b.n	8007bfc <_dtoa_r+0x184>
 8007f26:	9805      	ldr	r0, [sp, #20]
 8007f28:	f7f8 fb88 	bl	800063c <__aeabi_i2d>
 8007f2c:	4632      	mov	r2, r6
 8007f2e:	463b      	mov	r3, r7
 8007f30:	f7f8 fe52 	bl	8000bd8 <__aeabi_dcmpeq>
 8007f34:	2800      	cmp	r0, #0
 8007f36:	f47f ae4b 	bne.w	8007bd0 <_dtoa_r+0x158>
 8007f3a:	9b05      	ldr	r3, [sp, #20]
 8007f3c:	3b01      	subs	r3, #1
 8007f3e:	9305      	str	r3, [sp, #20]
 8007f40:	e646      	b.n	8007bd0 <_dtoa_r+0x158>
 8007f42:	9a07      	ldr	r2, [sp, #28]
 8007f44:	9b05      	ldr	r3, [sp, #20]
 8007f46:	1ad2      	subs	r2, r2, r3
 8007f48:	425b      	negs	r3, r3
 8007f4a:	930a      	str	r3, [sp, #40]	; 0x28
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	9207      	str	r2, [sp, #28]
 8007f50:	930c      	str	r3, [sp, #48]	; 0x30
 8007f52:	e666      	b.n	8007c22 <_dtoa_r+0x1aa>
 8007f54:	425b      	negs	r3, r3
 8007f56:	9307      	str	r3, [sp, #28]
 8007f58:	2300      	movs	r3, #0
 8007f5a:	9306      	str	r3, [sp, #24]
 8007f5c:	e656      	b.n	8007c0c <_dtoa_r+0x194>
 8007f5e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8007f60:	9d07      	ldr	r5, [sp, #28]
 8007f62:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007f64:	e792      	b.n	8007e8c <_dtoa_r+0x414>
 8007f66:	9b03      	ldr	r3, [sp, #12]
 8007f68:	2b01      	cmp	r3, #1
 8007f6a:	f340 82b8 	ble.w	80084de <_dtoa_r+0xa66>
 8007f6e:	f04f 0900 	mov.w	r9, #0
 8007f72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d1c9      	bne.n	8007f0c <_dtoa_r+0x494>
 8007f78:	2001      	movs	r0, #1
 8007f7a:	9b06      	ldr	r3, [sp, #24]
 8007f7c:	4418      	add	r0, r3
 8007f7e:	f010 001f 	ands.w	r0, r0, #31
 8007f82:	f000 8083 	beq.w	800808c <_dtoa_r+0x614>
 8007f86:	f1c0 0320 	rsb	r3, r0, #32
 8007f8a:	2b04      	cmp	r3, #4
 8007f8c:	f340 84b9 	ble.w	8008902 <_dtoa_r+0xe8a>
 8007f90:	f1c0 001c 	rsb	r0, r0, #28
 8007f94:	9b07      	ldr	r3, [sp, #28]
 8007f96:	4403      	add	r3, r0
 8007f98:	9307      	str	r3, [sp, #28]
 8007f9a:	9b06      	ldr	r3, [sp, #24]
 8007f9c:	4403      	add	r3, r0
 8007f9e:	4405      	add	r5, r0
 8007fa0:	9306      	str	r3, [sp, #24]
 8007fa2:	9b07      	ldr	r3, [sp, #28]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	dd05      	ble.n	8007fb4 <_dtoa_r+0x53c>
 8007fa8:	4659      	mov	r1, fp
 8007faa:	461a      	mov	r2, r3
 8007fac:	4620      	mov	r0, r4
 8007fae:	f001 fe59 	bl	8009c64 <__lshift>
 8007fb2:	4683      	mov	fp, r0
 8007fb4:	9b06      	ldr	r3, [sp, #24]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	dd05      	ble.n	8007fc6 <_dtoa_r+0x54e>
 8007fba:	4641      	mov	r1, r8
 8007fbc:	461a      	mov	r2, r3
 8007fbe:	4620      	mov	r0, r4
 8007fc0:	f001 fe50 	bl	8009c64 <__lshift>
 8007fc4:	4680      	mov	r8, r0
 8007fc6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	f040 826a 	bne.w	80084a2 <_dtoa_r+0xa2a>
 8007fce:	9b08      	ldr	r3, [sp, #32]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	f340 8297 	ble.w	8008504 <_dtoa_r+0xa8c>
 8007fd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d171      	bne.n	80080c0 <_dtoa_r+0x648>
 8007fdc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007fe0:	9f08      	ldr	r7, [sp, #32]
 8007fe2:	464d      	mov	r5, r9
 8007fe4:	e002      	b.n	8007fec <_dtoa_r+0x574>
 8007fe6:	f001 fcb9 	bl	800995c <__multadd>
 8007fea:	4683      	mov	fp, r0
 8007fec:	4641      	mov	r1, r8
 8007fee:	4658      	mov	r0, fp
 8007ff0:	f7ff fcac 	bl	800794c <quorem>
 8007ff4:	f100 0c30 	add.w	ip, r0, #48	; 0x30
 8007ff8:	f805 cb01 	strb.w	ip, [r5], #1
 8007ffc:	ebc9 0305 	rsb	r3, r9, r5
 8008000:	42bb      	cmp	r3, r7
 8008002:	4620      	mov	r0, r4
 8008004:	4659      	mov	r1, fp
 8008006:	f04f 020a 	mov.w	r2, #10
 800800a:	f04f 0300 	mov.w	r3, #0
 800800e:	dbea      	blt.n	8007fe6 <_dtoa_r+0x56e>
 8008010:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008012:	9a08      	ldr	r2, [sp, #32]
 8008014:	2a01      	cmp	r2, #1
 8008016:	bfac      	ite	ge
 8008018:	189b      	addge	r3, r3, r2
 800801a:	3301      	addlt	r3, #1
 800801c:	461d      	mov	r5, r3
 800801e:	f04f 0a00 	mov.w	sl, #0
 8008022:	4659      	mov	r1, fp
 8008024:	2201      	movs	r2, #1
 8008026:	4620      	mov	r0, r4
 8008028:	f8cd c000 	str.w	ip, [sp]
 800802c:	f001 fe1a 	bl	8009c64 <__lshift>
 8008030:	4641      	mov	r1, r8
 8008032:	4683      	mov	fp, r0
 8008034:	f001 fe6c 	bl	8009d10 <__mcmp>
 8008038:	2800      	cmp	r0, #0
 800803a:	f8dd c000 	ldr.w	ip, [sp]
 800803e:	f340 82ef 	ble.w	8008620 <_dtoa_r+0xba8>
 8008042:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008046:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008048:	1e6b      	subs	r3, r5, #1
 800804a:	e004      	b.n	8008056 <_dtoa_r+0x5de>
 800804c:	428b      	cmp	r3, r1
 800804e:	f000 8275 	beq.w	800853c <_dtoa_r+0xac4>
 8008052:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008056:	2a39      	cmp	r2, #57	; 0x39
 8008058:	f103 0501 	add.w	r5, r3, #1
 800805c:	d0f6      	beq.n	800804c <_dtoa_r+0x5d4>
 800805e:	3201      	adds	r2, #1
 8008060:	701a      	strb	r2, [r3, #0]
 8008062:	4641      	mov	r1, r8
 8008064:	4620      	mov	r0, r4
 8008066:	f001 fc6f 	bl	8009948 <_Bfree>
 800806a:	2e00      	cmp	r6, #0
 800806c:	f43f aedb 	beq.w	8007e26 <_dtoa_r+0x3ae>
 8008070:	f1ba 0f00 	cmp.w	sl, #0
 8008074:	d005      	beq.n	8008082 <_dtoa_r+0x60a>
 8008076:	45b2      	cmp	sl, r6
 8008078:	d003      	beq.n	8008082 <_dtoa_r+0x60a>
 800807a:	4651      	mov	r1, sl
 800807c:	4620      	mov	r0, r4
 800807e:	f001 fc63 	bl	8009948 <_Bfree>
 8008082:	4631      	mov	r1, r6
 8008084:	4620      	mov	r0, r4
 8008086:	f001 fc5f 	bl	8009948 <_Bfree>
 800808a:	e6cc      	b.n	8007e26 <_dtoa_r+0x3ae>
 800808c:	201c      	movs	r0, #28
 800808e:	e781      	b.n	8007f94 <_dtoa_r+0x51c>
 8008090:	4b04      	ldr	r3, [pc, #16]	; (80080a4 <_dtoa_r+0x62c>)
 8008092:	9a00      	ldr	r2, [sp, #0]
 8008094:	1b5b      	subs	r3, r3, r5
 8008096:	fa02 f003 	lsl.w	r0, r2, r3
 800809a:	e566      	b.n	8007b6a <_dtoa_r+0xf2>
 800809c:	900d      	str	r0, [sp, #52]	; 0x34
 800809e:	e5ad      	b.n	8007bfc <_dtoa_r+0x184>
 80080a0:	40240000 	.word	0x40240000
 80080a4:	fffffbee 	.word	0xfffffbee
 80080a8:	4631      	mov	r1, r6
 80080aa:	2300      	movs	r3, #0
 80080ac:	4620      	mov	r0, r4
 80080ae:	220a      	movs	r2, #10
 80080b0:	f001 fc54 	bl	800995c <__multadd>
 80080b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	4606      	mov	r6, r0
 80080ba:	f340 840b 	ble.w	80088d4 <_dtoa_r+0xe5c>
 80080be:	9308      	str	r3, [sp, #32]
 80080c0:	2d00      	cmp	r5, #0
 80080c2:	dd05      	ble.n	80080d0 <_dtoa_r+0x658>
 80080c4:	4631      	mov	r1, r6
 80080c6:	462a      	mov	r2, r5
 80080c8:	4620      	mov	r0, r4
 80080ca:	f001 fdcb 	bl	8009c64 <__lshift>
 80080ce:	4606      	mov	r6, r0
 80080d0:	f1b9 0f00 	cmp.w	r9, #0
 80080d4:	f040 82ed 	bne.w	80086b2 <_dtoa_r+0xc3a>
 80080d8:	46b1      	mov	r9, r6
 80080da:	9b08      	ldr	r3, [sp, #32]
 80080dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80080de:	3b01      	subs	r3, #1
 80080e0:	18d3      	adds	r3, r2, r3
 80080e2:	9308      	str	r3, [sp, #32]
 80080e4:	9b00      	ldr	r3, [sp, #0]
 80080e6:	f003 0301 	and.w	r3, r3, #1
 80080ea:	930a      	str	r3, [sp, #40]	; 0x28
 80080ec:	4617      	mov	r7, r2
 80080ee:	4641      	mov	r1, r8
 80080f0:	4658      	mov	r0, fp
 80080f2:	f7ff fc2b 	bl	800794c <quorem>
 80080f6:	4631      	mov	r1, r6
 80080f8:	4605      	mov	r5, r0
 80080fa:	4658      	mov	r0, fp
 80080fc:	f001 fe08 	bl	8009d10 <__mcmp>
 8008100:	464a      	mov	r2, r9
 8008102:	4682      	mov	sl, r0
 8008104:	4641      	mov	r1, r8
 8008106:	4620      	mov	r0, r4
 8008108:	f001 fe26 	bl	8009d58 <__mdiff>
 800810c:	68c2      	ldr	r2, [r0, #12]
 800810e:	4603      	mov	r3, r0
 8008110:	f105 0c30 	add.w	ip, r5, #48	; 0x30
 8008114:	2a00      	cmp	r2, #0
 8008116:	f040 81ba 	bne.w	800848e <_dtoa_r+0xa16>
 800811a:	4619      	mov	r1, r3
 800811c:	4658      	mov	r0, fp
 800811e:	f8cd c01c 	str.w	ip, [sp, #28]
 8008122:	9306      	str	r3, [sp, #24]
 8008124:	f001 fdf4 	bl	8009d10 <__mcmp>
 8008128:	9b06      	ldr	r3, [sp, #24]
 800812a:	9000      	str	r0, [sp, #0]
 800812c:	4619      	mov	r1, r3
 800812e:	4620      	mov	r0, r4
 8008130:	f001 fc0a 	bl	8009948 <_Bfree>
 8008134:	9a00      	ldr	r2, [sp, #0]
 8008136:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800813a:	b92a      	cbnz	r2, 8008148 <_dtoa_r+0x6d0>
 800813c:	9b03      	ldr	r3, [sp, #12]
 800813e:	b91b      	cbnz	r3, 8008148 <_dtoa_r+0x6d0>
 8008140:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008142:	2b00      	cmp	r3, #0
 8008144:	f000 83aa 	beq.w	800889c <_dtoa_r+0xe24>
 8008148:	f1ba 0f00 	cmp.w	sl, #0
 800814c:	f2c0 824a 	blt.w	80085e4 <_dtoa_r+0xb6c>
 8008150:	d105      	bne.n	800815e <_dtoa_r+0x6e6>
 8008152:	9b03      	ldr	r3, [sp, #12]
 8008154:	b91b      	cbnz	r3, 800815e <_dtoa_r+0x6e6>
 8008156:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008158:	2b00      	cmp	r3, #0
 800815a:	f000 8243 	beq.w	80085e4 <_dtoa_r+0xb6c>
 800815e:	2a00      	cmp	r2, #0
 8008160:	f300 82bb 	bgt.w	80086da <_dtoa_r+0xc62>
 8008164:	9b08      	ldr	r3, [sp, #32]
 8008166:	f887 c000 	strb.w	ip, [r7]
 800816a:	f107 0a01 	add.w	sl, r7, #1
 800816e:	429f      	cmp	r7, r3
 8008170:	4655      	mov	r5, sl
 8008172:	f000 82be 	beq.w	80086f2 <_dtoa_r+0xc7a>
 8008176:	4659      	mov	r1, fp
 8008178:	220a      	movs	r2, #10
 800817a:	2300      	movs	r3, #0
 800817c:	4620      	mov	r0, r4
 800817e:	f001 fbed 	bl	800995c <__multadd>
 8008182:	454e      	cmp	r6, r9
 8008184:	4683      	mov	fp, r0
 8008186:	4631      	mov	r1, r6
 8008188:	4620      	mov	r0, r4
 800818a:	f04f 020a 	mov.w	r2, #10
 800818e:	f04f 0300 	mov.w	r3, #0
 8008192:	f000 8176 	beq.w	8008482 <_dtoa_r+0xa0a>
 8008196:	f001 fbe1 	bl	800995c <__multadd>
 800819a:	4649      	mov	r1, r9
 800819c:	4606      	mov	r6, r0
 800819e:	220a      	movs	r2, #10
 80081a0:	4620      	mov	r0, r4
 80081a2:	2300      	movs	r3, #0
 80081a4:	f001 fbda 	bl	800995c <__multadd>
 80081a8:	4657      	mov	r7, sl
 80081aa:	4681      	mov	r9, r0
 80081ac:	e79f      	b.n	80080ee <_dtoa_r+0x676>
 80081ae:	2301      	movs	r3, #1
 80081b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80081b2:	f1ba 0f00 	cmp.w	sl, #0
 80081b6:	f340 820c 	ble.w	80085d2 <_dtoa_r+0xb5a>
 80081ba:	4656      	mov	r6, sl
 80081bc:	4655      	mov	r5, sl
 80081be:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80081c2:	f8cd a020 	str.w	sl, [sp, #32]
 80081c6:	2100      	movs	r1, #0
 80081c8:	2e17      	cmp	r6, #23
 80081ca:	6461      	str	r1, [r4, #68]	; 0x44
 80081cc:	d90a      	bls.n	80081e4 <_dtoa_r+0x76c>
 80081ce:	2201      	movs	r2, #1
 80081d0:	2304      	movs	r3, #4
 80081d2:	005b      	lsls	r3, r3, #1
 80081d4:	f103 0014 	add.w	r0, r3, #20
 80081d8:	4286      	cmp	r6, r0
 80081da:	4611      	mov	r1, r2
 80081dc:	f102 0201 	add.w	r2, r2, #1
 80081e0:	d2f7      	bcs.n	80081d2 <_dtoa_r+0x75a>
 80081e2:	6461      	str	r1, [r4, #68]	; 0x44
 80081e4:	4620      	mov	r0, r4
 80081e6:	f001 fb89 	bl	80098fc <_Balloc>
 80081ea:	2d0e      	cmp	r5, #14
 80081ec:	9009      	str	r0, [sp, #36]	; 0x24
 80081ee:	6420      	str	r0, [r4, #64]	; 0x40
 80081f0:	f63f ad55 	bhi.w	8007c9e <_dtoa_r+0x226>
 80081f4:	2f00      	cmp	r7, #0
 80081f6:	f43f ad52 	beq.w	8007c9e <_dtoa_r+0x226>
 80081fa:	ed9d 7b00 	vldr	d7, [sp]
 80081fe:	9905      	ldr	r1, [sp, #20]
 8008200:	2900      	cmp	r1, #0
 8008202:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8008206:	f340 8223 	ble.w	8008650 <_dtoa_r+0xbd8>
 800820a:	4bb7      	ldr	r3, [pc, #732]	; (80084e8 <_dtoa_r+0xa70>)
 800820c:	f001 020f 	and.w	r2, r1, #15
 8008210:	110d      	asrs	r5, r1, #4
 8008212:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008216:	06e9      	lsls	r1, r5, #27
 8008218:	e9d3 6700 	ldrd	r6, r7, [r3]
 800821c:	f140 81d2 	bpl.w	80085c4 <_dtoa_r+0xb4c>
 8008220:	4bb2      	ldr	r3, [pc, #712]	; (80084ec <_dtoa_r+0xa74>)
 8008222:	ec51 0b17 	vmov	r0, r1, d7
 8008226:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800822a:	f7f8 fb97 	bl	800095c <__aeabi_ddiv>
 800822e:	e9cd 0100 	strd	r0, r1, [sp]
 8008232:	f005 050f 	and.w	r5, r5, #15
 8008236:	f04f 0803 	mov.w	r8, #3
 800823a:	b18d      	cbz	r5, 8008260 <_dtoa_r+0x7e8>
 800823c:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 80084ec <_dtoa_r+0xa74>
 8008240:	4630      	mov	r0, r6
 8008242:	4639      	mov	r1, r7
 8008244:	07ea      	lsls	r2, r5, #31
 8008246:	d505      	bpl.n	8008254 <_dtoa_r+0x7dc>
 8008248:	e9d9 2300 	ldrd	r2, r3, [r9]
 800824c:	f7f8 fa5c 	bl	8000708 <__aeabi_dmul>
 8008250:	f108 0801 	add.w	r8, r8, #1
 8008254:	106d      	asrs	r5, r5, #1
 8008256:	f109 0908 	add.w	r9, r9, #8
 800825a:	d1f3      	bne.n	8008244 <_dtoa_r+0x7cc>
 800825c:	4606      	mov	r6, r0
 800825e:	460f      	mov	r7, r1
 8008260:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008264:	4632      	mov	r2, r6
 8008266:	463b      	mov	r3, r7
 8008268:	f7f8 fb78 	bl	800095c <__aeabi_ddiv>
 800826c:	e9cd 0100 	strd	r0, r1, [sp]
 8008270:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008272:	b143      	cbz	r3, 8008286 <_dtoa_r+0x80e>
 8008274:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008278:	2200      	movs	r2, #0
 800827a:	4b9d      	ldr	r3, [pc, #628]	; (80084f0 <_dtoa_r+0xa78>)
 800827c:	f7f8 fcb6 	bl	8000bec <__aeabi_dcmplt>
 8008280:	2800      	cmp	r0, #0
 8008282:	f040 82ae 	bne.w	80087e2 <_dtoa_r+0xd6a>
 8008286:	4640      	mov	r0, r8
 8008288:	f7f8 f9d8 	bl	800063c <__aeabi_i2d>
 800828c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008290:	f7f8 fa3a 	bl	8000708 <__aeabi_dmul>
 8008294:	4b97      	ldr	r3, [pc, #604]	; (80084f4 <_dtoa_r+0xa7c>)
 8008296:	2200      	movs	r2, #0
 8008298:	f7f8 f884 	bl	80003a4 <__adddf3>
 800829c:	9b08      	ldr	r3, [sp, #32]
 800829e:	4606      	mov	r6, r0
 80082a0:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	f000 8162 	beq.w	800856e <_dtoa_r+0xaf6>
 80082aa:	9b05      	ldr	r3, [sp, #20]
 80082ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80082b0:	9314      	str	r3, [sp, #80]	; 0x50
 80082b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	f000 8223 	beq.w	8008700 <_dtoa_r+0xc88>
 80082ba:	4b8b      	ldr	r3, [pc, #556]	; (80084e8 <_dtoa_r+0xa70>)
 80082bc:	498e      	ldr	r1, [pc, #568]	; (80084f8 <_dtoa_r+0xa80>)
 80082be:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80082c2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80082c6:	2000      	movs	r0, #0
 80082c8:	f7f8 fb48 	bl	800095c <__aeabi_ddiv>
 80082cc:	4632      	mov	r2, r6
 80082ce:	463b      	mov	r3, r7
 80082d0:	f7f8 f866 	bl	80003a0 <__aeabi_dsub>
 80082d4:	e9dd 6700 	ldrd	r6, r7, [sp]
 80082d8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 80082dc:	4639      	mov	r1, r7
 80082de:	4630      	mov	r0, r6
 80082e0:	f7f8 fcac 	bl	8000c3c <__aeabi_d2iz>
 80082e4:	4605      	mov	r5, r0
 80082e6:	f7f8 f9a9 	bl	800063c <__aeabi_i2d>
 80082ea:	3530      	adds	r5, #48	; 0x30
 80082ec:	4602      	mov	r2, r0
 80082ee:	460b      	mov	r3, r1
 80082f0:	4630      	mov	r0, r6
 80082f2:	4639      	mov	r1, r7
 80082f4:	f7f8 f854 	bl	80003a0 <__aeabi_dsub>
 80082f8:	fa5f f885 	uxtb.w	r8, r5
 80082fc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80082fe:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8008302:	f885 8000 	strb.w	r8, [r5]
 8008306:	4606      	mov	r6, r0
 8008308:	460f      	mov	r7, r1
 800830a:	3501      	adds	r5, #1
 800830c:	f7f8 fc6e 	bl	8000bec <__aeabi_dcmplt>
 8008310:	2800      	cmp	r0, #0
 8008312:	f040 82a7 	bne.w	8008864 <_dtoa_r+0xdec>
 8008316:	4632      	mov	r2, r6
 8008318:	463b      	mov	r3, r7
 800831a:	2000      	movs	r0, #0
 800831c:	4974      	ldr	r1, [pc, #464]	; (80084f0 <_dtoa_r+0xa78>)
 800831e:	f7f8 f83f 	bl	80003a0 <__aeabi_dsub>
 8008322:	4602      	mov	r2, r0
 8008324:	460b      	mov	r3, r1
 8008326:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800832a:	f7f8 fc7d 	bl	8000c28 <__aeabi_dcmpgt>
 800832e:	2800      	cmp	r0, #0
 8008330:	f040 82ad 	bne.w	800888e <_dtoa_r+0xe16>
 8008334:	f1b9 0f01 	cmp.w	r9, #1
 8008338:	f340 8184 	ble.w	8008644 <_dtoa_r+0xbcc>
 800833c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800833e:	f8cd b000 	str.w	fp, [sp]
 8008342:	f8cd a054 	str.w	sl, [sp, #84]	; 0x54
 8008346:	4499      	add	r9, r3
 8008348:	46a0      	mov	r8, r4
 800834a:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 800834e:	e00d      	b.n	800836c <_dtoa_r+0x8f4>
 8008350:	2000      	movs	r0, #0
 8008352:	4967      	ldr	r1, [pc, #412]	; (80084f0 <_dtoa_r+0xa78>)
 8008354:	f7f8 f824 	bl	80003a0 <__aeabi_dsub>
 8008358:	4652      	mov	r2, sl
 800835a:	465b      	mov	r3, fp
 800835c:	f7f8 fc46 	bl	8000bec <__aeabi_dcmplt>
 8008360:	2800      	cmp	r0, #0
 8008362:	f040 828f 	bne.w	8008884 <_dtoa_r+0xe0c>
 8008366:	454d      	cmp	r5, r9
 8008368:	f000 8167 	beq.w	800863a <_dtoa_r+0xbc2>
 800836c:	4650      	mov	r0, sl
 800836e:	4659      	mov	r1, fp
 8008370:	2200      	movs	r2, #0
 8008372:	4b62      	ldr	r3, [pc, #392]	; (80084fc <_dtoa_r+0xa84>)
 8008374:	f7f8 f9c8 	bl	8000708 <__aeabi_dmul>
 8008378:	2200      	movs	r2, #0
 800837a:	4b60      	ldr	r3, [pc, #384]	; (80084fc <_dtoa_r+0xa84>)
 800837c:	4682      	mov	sl, r0
 800837e:	468b      	mov	fp, r1
 8008380:	4630      	mov	r0, r6
 8008382:	4639      	mov	r1, r7
 8008384:	f7f8 f9c0 	bl	8000708 <__aeabi_dmul>
 8008388:	460f      	mov	r7, r1
 800838a:	4606      	mov	r6, r0
 800838c:	f7f8 fc56 	bl	8000c3c <__aeabi_d2iz>
 8008390:	4604      	mov	r4, r0
 8008392:	f7f8 f953 	bl	800063c <__aeabi_i2d>
 8008396:	4602      	mov	r2, r0
 8008398:	460b      	mov	r3, r1
 800839a:	4630      	mov	r0, r6
 800839c:	4639      	mov	r1, r7
 800839e:	f7f7 ffff 	bl	80003a0 <__aeabi_dsub>
 80083a2:	3430      	adds	r4, #48	; 0x30
 80083a4:	b2e4      	uxtb	r4, r4
 80083a6:	4652      	mov	r2, sl
 80083a8:	465b      	mov	r3, fp
 80083aa:	f805 4b01 	strb.w	r4, [r5], #1
 80083ae:	4606      	mov	r6, r0
 80083b0:	460f      	mov	r7, r1
 80083b2:	f7f8 fc1b 	bl	8000bec <__aeabi_dcmplt>
 80083b6:	4632      	mov	r2, r6
 80083b8:	463b      	mov	r3, r7
 80083ba:	2800      	cmp	r0, #0
 80083bc:	d0c8      	beq.n	8008350 <_dtoa_r+0x8d8>
 80083be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80083c0:	f8dd b000 	ldr.w	fp, [sp]
 80083c4:	9305      	str	r3, [sp, #20]
 80083c6:	4644      	mov	r4, r8
 80083c8:	e52d      	b.n	8007e26 <_dtoa_r+0x3ae>
 80083ca:	2300      	movs	r3, #0
 80083cc:	930b      	str	r3, [sp, #44]	; 0x2c
 80083ce:	9b05      	ldr	r3, [sp, #20]
 80083d0:	4453      	add	r3, sl
 80083d2:	930e      	str	r3, [sp, #56]	; 0x38
 80083d4:	3301      	adds	r3, #1
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	9308      	str	r3, [sp, #32]
 80083da:	f340 8101 	ble.w	80085e0 <_dtoa_r+0xb68>
 80083de:	9d08      	ldr	r5, [sp, #32]
 80083e0:	462e      	mov	r6, r5
 80083e2:	e6f0      	b.n	80081c6 <_dtoa_r+0x74e>
 80083e4:	2300      	movs	r3, #0
 80083e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80083e8:	e6e3      	b.n	80081b2 <_dtoa_r+0x73a>
 80083ea:	9b08      	ldr	r3, [sp, #32]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	f73f ac67 	bgt.w	8007cc0 <_dtoa_r+0x248>
 80083f2:	f040 80d4 	bne.w	800859e <_dtoa_r+0xb26>
 80083f6:	4640      	mov	r0, r8
 80083f8:	2200      	movs	r2, #0
 80083fa:	4b41      	ldr	r3, [pc, #260]	; (8008500 <_dtoa_r+0xa88>)
 80083fc:	4649      	mov	r1, r9
 80083fe:	f7f8 f983 	bl	8000708 <__aeabi_dmul>
 8008402:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008406:	f7f8 fc05 	bl	8000c14 <__aeabi_dcmpge>
 800840a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800840e:	4646      	mov	r6, r8
 8008410:	2800      	cmp	r0, #0
 8008412:	f000 808b 	beq.w	800852c <_dtoa_r+0xab4>
 8008416:	ea6f 030a 	mvn.w	r3, sl
 800841a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800841c:	9305      	str	r3, [sp, #20]
 800841e:	4641      	mov	r1, r8
 8008420:	4620      	mov	r0, r4
 8008422:	f001 fa91 	bl	8009948 <_Bfree>
 8008426:	2e00      	cmp	r6, #0
 8008428:	f47f ae2b 	bne.w	8008082 <_dtoa_r+0x60a>
 800842c:	e4fb      	b.n	8007e26 <_dtoa_r+0x3ae>
 800842e:	4659      	mov	r1, fp
 8008430:	4620      	mov	r0, r4
 8008432:	f001 fbc7 	bl	8009bc4 <__pow5mult>
 8008436:	4683      	mov	fp, r0
 8008438:	e554      	b.n	8007ee4 <_dtoa_r+0x46c>
 800843a:	9b00      	ldr	r3, [sp, #0]
 800843c:	2b00      	cmp	r3, #0
 800843e:	f47f ad63 	bne.w	8007f08 <_dtoa_r+0x490>
 8008442:	9b01      	ldr	r3, [sp, #4]
 8008444:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008448:	2b00      	cmp	r3, #0
 800844a:	f47f ad90 	bne.w	8007f6e <_dtoa_r+0x4f6>
 800844e:	9b01      	ldr	r3, [sp, #4]
 8008450:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 8008454:	0d3f      	lsrs	r7, r7, #20
 8008456:	053f      	lsls	r7, r7, #20
 8008458:	2f00      	cmp	r7, #0
 800845a:	f000 821c 	beq.w	8008896 <_dtoa_r+0xe1e>
 800845e:	9b07      	ldr	r3, [sp, #28]
 8008460:	3301      	adds	r3, #1
 8008462:	9307      	str	r3, [sp, #28]
 8008464:	9b06      	ldr	r3, [sp, #24]
 8008466:	3301      	adds	r3, #1
 8008468:	9306      	str	r3, [sp, #24]
 800846a:	f04f 0901 	mov.w	r9, #1
 800846e:	e580      	b.n	8007f72 <_dtoa_r+0x4fa>
 8008470:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008472:	2a00      	cmp	r2, #0
 8008474:	f000 81a7 	beq.w	80087c6 <_dtoa_r+0xd4e>
 8008478:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800847c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800847e:	9d07      	ldr	r5, [sp, #28]
 8008480:	e4f9      	b.n	8007e76 <_dtoa_r+0x3fe>
 8008482:	f001 fa6b 	bl	800995c <__multadd>
 8008486:	4657      	mov	r7, sl
 8008488:	4606      	mov	r6, r0
 800848a:	4681      	mov	r9, r0
 800848c:	e62f      	b.n	80080ee <_dtoa_r+0x676>
 800848e:	4601      	mov	r1, r0
 8008490:	4620      	mov	r0, r4
 8008492:	f8cd c000 	str.w	ip, [sp]
 8008496:	f001 fa57 	bl	8009948 <_Bfree>
 800849a:	2201      	movs	r2, #1
 800849c:	f8dd c000 	ldr.w	ip, [sp]
 80084a0:	e652      	b.n	8008148 <_dtoa_r+0x6d0>
 80084a2:	4658      	mov	r0, fp
 80084a4:	4641      	mov	r1, r8
 80084a6:	f001 fc33 	bl	8009d10 <__mcmp>
 80084aa:	2800      	cmp	r0, #0
 80084ac:	f6bf ad8f 	bge.w	8007fce <_dtoa_r+0x556>
 80084b0:	9f05      	ldr	r7, [sp, #20]
 80084b2:	4659      	mov	r1, fp
 80084b4:	2300      	movs	r3, #0
 80084b6:	4620      	mov	r0, r4
 80084b8:	220a      	movs	r2, #10
 80084ba:	3f01      	subs	r7, #1
 80084bc:	9705      	str	r7, [sp, #20]
 80084be:	f001 fa4d 	bl	800995c <__multadd>
 80084c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084c4:	4683      	mov	fp, r0
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	f47f adee 	bne.w	80080a8 <_dtoa_r+0x630>
 80084cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	f340 81f5 	ble.w	80088be <_dtoa_r+0xe46>
 80084d4:	9308      	str	r3, [sp, #32]
 80084d6:	e581      	b.n	8007fdc <_dtoa_r+0x564>
 80084d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084da:	f7ff bb04 	b.w	8007ae6 <_dtoa_r+0x6e>
 80084de:	9b00      	ldr	r3, [sp, #0]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	f47f ad44 	bne.w	8007f6e <_dtoa_r+0x4f6>
 80084e6:	e7ac      	b.n	8008442 <_dtoa_r+0x9ca>
 80084e8:	0801b060 	.word	0x0801b060
 80084ec:	0801b138 	.word	0x0801b138
 80084f0:	3ff00000 	.word	0x3ff00000
 80084f4:	401c0000 	.word	0x401c0000
 80084f8:	3fe00000 	.word	0x3fe00000
 80084fc:	40240000 	.word	0x40240000
 8008500:	40140000 	.word	0x40140000
 8008504:	9b03      	ldr	r3, [sp, #12]
 8008506:	2b02      	cmp	r3, #2
 8008508:	f77f ad65 	ble.w	8007fd6 <_dtoa_r+0x55e>
 800850c:	9b08      	ldr	r3, [sp, #32]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d181      	bne.n	8008416 <_dtoa_r+0x99e>
 8008512:	4641      	mov	r1, r8
 8008514:	2205      	movs	r2, #5
 8008516:	4620      	mov	r0, r4
 8008518:	f001 fa20 	bl	800995c <__multadd>
 800851c:	4680      	mov	r8, r0
 800851e:	4641      	mov	r1, r8
 8008520:	4658      	mov	r0, fp
 8008522:	f001 fbf5 	bl	8009d10 <__mcmp>
 8008526:	2800      	cmp	r0, #0
 8008528:	f77f af75 	ble.w	8008416 <_dtoa_r+0x99e>
 800852c:	9a05      	ldr	r2, [sp, #20]
 800852e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008530:	2331      	movs	r3, #49	; 0x31
 8008532:	3201      	adds	r2, #1
 8008534:	9205      	str	r2, [sp, #20]
 8008536:	700b      	strb	r3, [r1, #0]
 8008538:	1c4d      	adds	r5, r1, #1
 800853a:	e770      	b.n	800841e <_dtoa_r+0x9a6>
 800853c:	9a05      	ldr	r2, [sp, #20]
 800853e:	3201      	adds	r2, #1
 8008540:	9205      	str	r2, [sp, #20]
 8008542:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008544:	2331      	movs	r3, #49	; 0x31
 8008546:	7013      	strb	r3, [r2, #0]
 8008548:	e58b      	b.n	8008062 <_dtoa_r+0x5ea>
 800854a:	f8dd b000 	ldr.w	fp, [sp]
 800854e:	9c03      	ldr	r4, [sp, #12]
 8008550:	e469      	b.n	8007e26 <_dtoa_r+0x3ae>
 8008552:	4640      	mov	r0, r8
 8008554:	f7f8 f872 	bl	800063c <__aeabi_i2d>
 8008558:	e9dd 2300 	ldrd	r2, r3, [sp]
 800855c:	f7f8 f8d4 	bl	8000708 <__aeabi_dmul>
 8008560:	2200      	movs	r2, #0
 8008562:	4bc2      	ldr	r3, [pc, #776]	; (800886c <_dtoa_r+0xdf4>)
 8008564:	f7f7 ff1e 	bl	80003a4 <__adddf3>
 8008568:	4606      	mov	r6, r0
 800856a:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 800856e:	2200      	movs	r2, #0
 8008570:	4bbf      	ldr	r3, [pc, #764]	; (8008870 <_dtoa_r+0xdf8>)
 8008572:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008576:	f7f7 ff13 	bl	80003a0 <__aeabi_dsub>
 800857a:	4632      	mov	r2, r6
 800857c:	463b      	mov	r3, r7
 800857e:	4680      	mov	r8, r0
 8008580:	4689      	mov	r9, r1
 8008582:	f7f8 fb51 	bl	8000c28 <__aeabi_dcmpgt>
 8008586:	2800      	cmp	r0, #0
 8008588:	f040 80b6 	bne.w	80086f8 <_dtoa_r+0xc80>
 800858c:	4632      	mov	r2, r6
 800858e:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008592:	4640      	mov	r0, r8
 8008594:	4649      	mov	r1, r9
 8008596:	f7f8 fb29 	bl	8000bec <__aeabi_dcmplt>
 800859a:	2800      	cmp	r0, #0
 800859c:	d052      	beq.n	8008644 <_dtoa_r+0xbcc>
 800859e:	f04f 0800 	mov.w	r8, #0
 80085a2:	4646      	mov	r6, r8
 80085a4:	e737      	b.n	8008416 <_dtoa_r+0x99e>
 80085a6:	4659      	mov	r1, fp
 80085a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80085aa:	4620      	mov	r0, r4
 80085ac:	f001 fb0a 	bl	8009bc4 <__pow5mult>
 80085b0:	4683      	mov	fp, r0
 80085b2:	e497      	b.n	8007ee4 <_dtoa_r+0x46c>
 80085b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80085b8:	970a      	str	r7, [sp, #40]	; 0x28
 80085ba:	1afb      	subs	r3, r7, r3
 80085bc:	441a      	add	r2, r3
 80085be:	920c      	str	r2, [sp, #48]	; 0x30
 80085c0:	2700      	movs	r7, #0
 80085c2:	e452      	b.n	8007e6a <_dtoa_r+0x3f2>
 80085c4:	ed9d 7b10 	vldr	d7, [sp, #64]	; 0x40
 80085c8:	f04f 0802 	mov.w	r8, #2
 80085cc:	ed8d 7b00 	vstr	d7, [sp]
 80085d0:	e633      	b.n	800823a <_dtoa_r+0x7c2>
 80085d2:	2501      	movs	r5, #1
 80085d4:	950e      	str	r5, [sp, #56]	; 0x38
 80085d6:	9508      	str	r5, [sp, #32]
 80085d8:	46aa      	mov	sl, r5
 80085da:	2100      	movs	r1, #0
 80085dc:	6461      	str	r1, [r4, #68]	; 0x44
 80085de:	e601      	b.n	80081e4 <_dtoa_r+0x76c>
 80085e0:	461d      	mov	r5, r3
 80085e2:	e7fa      	b.n	80085da <_dtoa_r+0xb62>
 80085e4:	2a00      	cmp	r2, #0
 80085e6:	dd15      	ble.n	8008614 <_dtoa_r+0xb9c>
 80085e8:	4659      	mov	r1, fp
 80085ea:	2201      	movs	r2, #1
 80085ec:	4620      	mov	r0, r4
 80085ee:	f8cd c000 	str.w	ip, [sp]
 80085f2:	f001 fb37 	bl	8009c64 <__lshift>
 80085f6:	4641      	mov	r1, r8
 80085f8:	4683      	mov	fp, r0
 80085fa:	f001 fb89 	bl	8009d10 <__mcmp>
 80085fe:	2800      	cmp	r0, #0
 8008600:	f8dd c000 	ldr.w	ip, [sp]
 8008604:	f340 8154 	ble.w	80088b0 <_dtoa_r+0xe38>
 8008608:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800860c:	f000 8111 	beq.w	8008832 <_dtoa_r+0xdba>
 8008610:	f10c 0c01 	add.w	ip, ip, #1
 8008614:	46b2      	mov	sl, r6
 8008616:	f887 c000 	strb.w	ip, [r7]
 800861a:	1c7d      	adds	r5, r7, #1
 800861c:	464e      	mov	r6, r9
 800861e:	e520      	b.n	8008062 <_dtoa_r+0x5ea>
 8008620:	d104      	bne.n	800862c <_dtoa_r+0xbb4>
 8008622:	f01c 0f01 	tst.w	ip, #1
 8008626:	d001      	beq.n	800862c <_dtoa_r+0xbb4>
 8008628:	e50b      	b.n	8008042 <_dtoa_r+0x5ca>
 800862a:	4615      	mov	r5, r2
 800862c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008630:	2b30      	cmp	r3, #48	; 0x30
 8008632:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8008636:	d0f8      	beq.n	800862a <_dtoa_r+0xbb2>
 8008638:	e513      	b.n	8008062 <_dtoa_r+0x5ea>
 800863a:	f8dd b000 	ldr.w	fp, [sp]
 800863e:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8008642:	4644      	mov	r4, r8
 8008644:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008648:	e9cd 2300 	strd	r2, r3, [sp]
 800864c:	f7ff bb27 	b.w	8007c9e <_dtoa_r+0x226>
 8008650:	9b05      	ldr	r3, [sp, #20]
 8008652:	425d      	negs	r5, r3
 8008654:	2d00      	cmp	r5, #0
 8008656:	f000 80bd 	beq.w	80087d4 <_dtoa_r+0xd5c>
 800865a:	4b86      	ldr	r3, [pc, #536]	; (8008874 <_dtoa_r+0xdfc>)
 800865c:	f005 020f 	and.w	r2, r5, #15
 8008660:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008668:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800866c:	f7f8 f84c 	bl	8000708 <__aeabi_dmul>
 8008670:	112d      	asrs	r5, r5, #4
 8008672:	e9cd 0100 	strd	r0, r1, [sp]
 8008676:	f000 8127 	beq.w	80088c8 <_dtoa_r+0xe50>
 800867a:	4e7f      	ldr	r6, [pc, #508]	; (8008878 <_dtoa_r+0xe00>)
 800867c:	f04f 0802 	mov.w	r8, #2
 8008680:	07eb      	lsls	r3, r5, #31
 8008682:	d505      	bpl.n	8008690 <_dtoa_r+0xc18>
 8008684:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008688:	f7f8 f83e 	bl	8000708 <__aeabi_dmul>
 800868c:	f108 0801 	add.w	r8, r8, #1
 8008690:	106d      	asrs	r5, r5, #1
 8008692:	f106 0608 	add.w	r6, r6, #8
 8008696:	d1f3      	bne.n	8008680 <_dtoa_r+0xc08>
 8008698:	e9cd 0100 	strd	r0, r1, [sp]
 800869c:	e5e8      	b.n	8008270 <_dtoa_r+0x7f8>
 800869e:	9a05      	ldr	r2, [sp, #20]
 80086a0:	3201      	adds	r2, #1
 80086a2:	9205      	str	r2, [sp, #20]
 80086a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086a6:	2330      	movs	r3, #48	; 0x30
 80086a8:	7013      	strb	r3, [r2, #0]
 80086aa:	2331      	movs	r3, #49	; 0x31
 80086ac:	7013      	strb	r3, [r2, #0]
 80086ae:	f7ff bbba 	b.w	8007e26 <_dtoa_r+0x3ae>
 80086b2:	6871      	ldr	r1, [r6, #4]
 80086b4:	4620      	mov	r0, r4
 80086b6:	f001 f921 	bl	80098fc <_Balloc>
 80086ba:	6933      	ldr	r3, [r6, #16]
 80086bc:	1c9a      	adds	r2, r3, #2
 80086be:	4605      	mov	r5, r0
 80086c0:	0092      	lsls	r2, r2, #2
 80086c2:	f106 010c 	add.w	r1, r6, #12
 80086c6:	300c      	adds	r0, #12
 80086c8:	f7f7 fdcc 	bl	8000264 <memcpy>
 80086cc:	4620      	mov	r0, r4
 80086ce:	4629      	mov	r1, r5
 80086d0:	2201      	movs	r2, #1
 80086d2:	f001 fac7 	bl	8009c64 <__lshift>
 80086d6:	4681      	mov	r9, r0
 80086d8:	e4ff      	b.n	80080da <_dtoa_r+0x662>
 80086da:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 80086de:	f000 80a8 	beq.w	8008832 <_dtoa_r+0xdba>
 80086e2:	f10c 0c01 	add.w	ip, ip, #1
 80086e6:	46b2      	mov	sl, r6
 80086e8:	f887 c000 	strb.w	ip, [r7]
 80086ec:	1c7d      	adds	r5, r7, #1
 80086ee:	464e      	mov	r6, r9
 80086f0:	e4b7      	b.n	8008062 <_dtoa_r+0x5ea>
 80086f2:	46b2      	mov	sl, r6
 80086f4:	464e      	mov	r6, r9
 80086f6:	e494      	b.n	8008022 <_dtoa_r+0x5aa>
 80086f8:	f04f 0800 	mov.w	r8, #0
 80086fc:	4646      	mov	r6, r8
 80086fe:	e715      	b.n	800852c <_dtoa_r+0xab4>
 8008700:	495c      	ldr	r1, [pc, #368]	; (8008874 <_dtoa_r+0xdfc>)
 8008702:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 8008706:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800870a:	4632      	mov	r2, r6
 800870c:	9315      	str	r3, [sp, #84]	; 0x54
 800870e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008712:	463b      	mov	r3, r7
 8008714:	f7f7 fff8 	bl	8000708 <__aeabi_dmul>
 8008718:	e9dd 6700 	ldrd	r6, r7, [sp]
 800871c:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8008720:	4639      	mov	r1, r7
 8008722:	4630      	mov	r0, r6
 8008724:	f7f8 fa8a 	bl	8000c3c <__aeabi_d2iz>
 8008728:	4605      	mov	r5, r0
 800872a:	f7f7 ff87 	bl	800063c <__aeabi_i2d>
 800872e:	4602      	mov	r2, r0
 8008730:	460b      	mov	r3, r1
 8008732:	4630      	mov	r0, r6
 8008734:	4639      	mov	r1, r7
 8008736:	f7f7 fe33 	bl	80003a0 <__aeabi_dsub>
 800873a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800873c:	3530      	adds	r5, #48	; 0x30
 800873e:	f1b9 0f01 	cmp.w	r9, #1
 8008742:	7015      	strb	r5, [r2, #0]
 8008744:	4606      	mov	r6, r0
 8008746:	460f      	mov	r7, r1
 8008748:	f102 0501 	add.w	r5, r2, #1
 800874c:	d023      	beq.n	8008796 <_dtoa_r+0xd1e>
 800874e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008750:	f8cd b000 	str.w	fp, [sp]
 8008754:	444b      	add	r3, r9
 8008756:	4698      	mov	r8, r3
 8008758:	46a9      	mov	r9, r5
 800875a:	46ab      	mov	fp, r5
 800875c:	2200      	movs	r2, #0
 800875e:	4b47      	ldr	r3, [pc, #284]	; (800887c <_dtoa_r+0xe04>)
 8008760:	f7f7 ffd2 	bl	8000708 <__aeabi_dmul>
 8008764:	460f      	mov	r7, r1
 8008766:	4606      	mov	r6, r0
 8008768:	f7f8 fa68 	bl	8000c3c <__aeabi_d2iz>
 800876c:	4605      	mov	r5, r0
 800876e:	f7f7 ff65 	bl	800063c <__aeabi_i2d>
 8008772:	3530      	adds	r5, #48	; 0x30
 8008774:	4602      	mov	r2, r0
 8008776:	460b      	mov	r3, r1
 8008778:	4630      	mov	r0, r6
 800877a:	4639      	mov	r1, r7
 800877c:	f7f7 fe10 	bl	80003a0 <__aeabi_dsub>
 8008780:	f809 5b01 	strb.w	r5, [r9], #1
 8008784:	45c1      	cmp	r9, r8
 8008786:	d1e9      	bne.n	800875c <_dtoa_r+0xce4>
 8008788:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800878a:	465d      	mov	r5, fp
 800878c:	f8dd b000 	ldr.w	fp, [sp]
 8008790:	4606      	mov	r6, r0
 8008792:	460f      	mov	r7, r1
 8008794:	441d      	add	r5, r3
 8008796:	2200      	movs	r2, #0
 8008798:	4b39      	ldr	r3, [pc, #228]	; (8008880 <_dtoa_r+0xe08>)
 800879a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800879e:	f7f7 fe01 	bl	80003a4 <__adddf3>
 80087a2:	4632      	mov	r2, r6
 80087a4:	463b      	mov	r3, r7
 80087a6:	f7f8 fa21 	bl	8000bec <__aeabi_dcmplt>
 80087aa:	2800      	cmp	r0, #0
 80087ac:	d047      	beq.n	800883e <_dtoa_r+0xdc6>
 80087ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80087b0:	9305      	str	r3, [sp, #20]
 80087b2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 80087b6:	f7ff bb24 	b.w	8007e02 <_dtoa_r+0x38a>
 80087ba:	9b07      	ldr	r3, [sp, #28]
 80087bc:	9a08      	ldr	r2, [sp, #32]
 80087be:	1a9d      	subs	r5, r3, r2
 80087c0:	2300      	movs	r3, #0
 80087c2:	f7ff bb58 	b.w	8007e76 <_dtoa_r+0x3fe>
 80087c6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80087c8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80087ca:	9d07      	ldr	r5, [sp, #28]
 80087cc:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80087d0:	f7ff bb51 	b.w	8007e76 <_dtoa_r+0x3fe>
 80087d4:	ed9d 7b10 	vldr	d7, [sp, #64]	; 0x40
 80087d8:	f04f 0802 	mov.w	r8, #2
 80087dc:	ed8d 7b00 	vstr	d7, [sp]
 80087e0:	e546      	b.n	8008270 <_dtoa_r+0x7f8>
 80087e2:	9b08      	ldr	r3, [sp, #32]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	f43f aeb4 	beq.w	8008552 <_dtoa_r+0xada>
 80087ea:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80087ec:	2d00      	cmp	r5, #0
 80087ee:	f77f af29 	ble.w	8008644 <_dtoa_r+0xbcc>
 80087f2:	2200      	movs	r2, #0
 80087f4:	4b21      	ldr	r3, [pc, #132]	; (800887c <_dtoa_r+0xe04>)
 80087f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80087fa:	f7f7 ff85 	bl	8000708 <__aeabi_dmul>
 80087fe:	4606      	mov	r6, r0
 8008800:	460f      	mov	r7, r1
 8008802:	f108 0001 	add.w	r0, r8, #1
 8008806:	e9cd 6700 	strd	r6, r7, [sp]
 800880a:	f7f7 ff17 	bl	800063c <__aeabi_i2d>
 800880e:	4602      	mov	r2, r0
 8008810:	460b      	mov	r3, r1
 8008812:	4630      	mov	r0, r6
 8008814:	4639      	mov	r1, r7
 8008816:	f7f7 ff77 	bl	8000708 <__aeabi_dmul>
 800881a:	4b14      	ldr	r3, [pc, #80]	; (800886c <_dtoa_r+0xdf4>)
 800881c:	2200      	movs	r2, #0
 800881e:	f7f7 fdc1 	bl	80003a4 <__adddf3>
 8008822:	9b05      	ldr	r3, [sp, #20]
 8008824:	3b01      	subs	r3, #1
 8008826:	4606      	mov	r6, r0
 8008828:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 800882c:	9314      	str	r3, [sp, #80]	; 0x50
 800882e:	46a9      	mov	r9, r5
 8008830:	e53f      	b.n	80082b2 <_dtoa_r+0x83a>
 8008832:	2239      	movs	r2, #57	; 0x39
 8008834:	46b2      	mov	sl, r6
 8008836:	703a      	strb	r2, [r7, #0]
 8008838:	464e      	mov	r6, r9
 800883a:	1c7d      	adds	r5, r7, #1
 800883c:	e403      	b.n	8008046 <_dtoa_r+0x5ce>
 800883e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8008842:	2000      	movs	r0, #0
 8008844:	490e      	ldr	r1, [pc, #56]	; (8008880 <_dtoa_r+0xe08>)
 8008846:	f7f7 fdab 	bl	80003a0 <__aeabi_dsub>
 800884a:	4632      	mov	r2, r6
 800884c:	463b      	mov	r3, r7
 800884e:	f7f8 f9eb 	bl	8000c28 <__aeabi_dcmpgt>
 8008852:	b908      	cbnz	r0, 8008858 <_dtoa_r+0xde0>
 8008854:	e6f6      	b.n	8008644 <_dtoa_r+0xbcc>
 8008856:	4615      	mov	r5, r2
 8008858:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800885c:	2b30      	cmp	r3, #48	; 0x30
 800885e:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8008862:	d0f8      	beq.n	8008856 <_dtoa_r+0xdde>
 8008864:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008866:	9305      	str	r3, [sp, #20]
 8008868:	f7ff badd 	b.w	8007e26 <_dtoa_r+0x3ae>
 800886c:	401c0000 	.word	0x401c0000
 8008870:	40140000 	.word	0x40140000
 8008874:	0801b060 	.word	0x0801b060
 8008878:	0801b138 	.word	0x0801b138
 800887c:	40240000 	.word	0x40240000
 8008880:	3fe00000 	.word	0x3fe00000
 8008884:	4643      	mov	r3, r8
 8008886:	f8dd b000 	ldr.w	fp, [sp]
 800888a:	46a0      	mov	r8, r4
 800888c:	461c      	mov	r4, r3
 800888e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008890:	9305      	str	r3, [sp, #20]
 8008892:	f7ff bab6 	b.w	8007e02 <_dtoa_r+0x38a>
 8008896:	46b9      	mov	r9, r7
 8008898:	f7ff bb6b 	b.w	8007f72 <_dtoa_r+0x4fa>
 800889c:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 80088a0:	d0c7      	beq.n	8008832 <_dtoa_r+0xdba>
 80088a2:	f1ba 0f00 	cmp.w	sl, #0
 80088a6:	f77f aeb5 	ble.w	8008614 <_dtoa_r+0xb9c>
 80088aa:	f105 0c31 	add.w	ip, r5, #49	; 0x31
 80088ae:	e6b1      	b.n	8008614 <_dtoa_r+0xb9c>
 80088b0:	f47f aeb0 	bne.w	8008614 <_dtoa_r+0xb9c>
 80088b4:	f01c 0f01 	tst.w	ip, #1
 80088b8:	f43f aeac 	beq.w	8008614 <_dtoa_r+0xb9c>
 80088bc:	e6a4      	b.n	8008608 <_dtoa_r+0xb90>
 80088be:	9b03      	ldr	r3, [sp, #12]
 80088c0:	2b02      	cmp	r3, #2
 80088c2:	dc04      	bgt.n	80088ce <_dtoa_r+0xe56>
 80088c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80088c6:	e605      	b.n	80084d4 <_dtoa_r+0xa5c>
 80088c8:	f04f 0802 	mov.w	r8, #2
 80088cc:	e4d0      	b.n	8008270 <_dtoa_r+0x7f8>
 80088ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80088d0:	9308      	str	r3, [sp, #32]
 80088d2:	e61b      	b.n	800850c <_dtoa_r+0xa94>
 80088d4:	9b03      	ldr	r3, [sp, #12]
 80088d6:	2b02      	cmp	r3, #2
 80088d8:	dcf9      	bgt.n	80088ce <_dtoa_r+0xe56>
 80088da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80088dc:	f7ff bbef 	b.w	80080be <_dtoa_r+0x646>
 80088e0:	2500      	movs	r5, #0
 80088e2:	6465      	str	r5, [r4, #68]	; 0x44
 80088e4:	4629      	mov	r1, r5
 80088e6:	4620      	mov	r0, r4
 80088e8:	f001 f808 	bl	80098fc <_Balloc>
 80088ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80088f0:	9308      	str	r3, [sp, #32]
 80088f2:	930e      	str	r3, [sp, #56]	; 0x38
 80088f4:	2301      	movs	r3, #1
 80088f6:	9009      	str	r0, [sp, #36]	; 0x24
 80088f8:	46aa      	mov	sl, r5
 80088fa:	6420      	str	r0, [r4, #64]	; 0x40
 80088fc:	930b      	str	r3, [sp, #44]	; 0x2c
 80088fe:	f7ff b9ce 	b.w	8007c9e <_dtoa_r+0x226>
 8008902:	f43f ab4e 	beq.w	8007fa2 <_dtoa_r+0x52a>
 8008906:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 800890a:	f7ff bb43 	b.w	8007f94 <_dtoa_r+0x51c>
 800890e:	2301      	movs	r3, #1
 8008910:	930b      	str	r3, [sp, #44]	; 0x2c
 8008912:	e55c      	b.n	80083ce <_dtoa_r+0x956>
 8008914:	2701      	movs	r7, #1
 8008916:	f7ff b98d 	b.w	8007c34 <_dtoa_r+0x1bc>
 800891a:	bf00      	nop
 800891c:	f3af 8000 	nop.w

08008920 <__sflush_r>:
 8008920:	898b      	ldrh	r3, [r1, #12]
 8008922:	b29a      	uxth	r2, r3
 8008924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008928:	460d      	mov	r5, r1
 800892a:	0711      	lsls	r1, r2, #28
 800892c:	4680      	mov	r8, r0
 800892e:	d43c      	bmi.n	80089aa <__sflush_r+0x8a>
 8008930:	686a      	ldr	r2, [r5, #4]
 8008932:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008936:	2a00      	cmp	r2, #0
 8008938:	81ab      	strh	r3, [r5, #12]
 800893a:	dd65      	ble.n	8008a08 <__sflush_r+0xe8>
 800893c:	6aae      	ldr	r6, [r5, #40]	; 0x28
 800893e:	2e00      	cmp	r6, #0
 8008940:	d04b      	beq.n	80089da <__sflush_r+0xba>
 8008942:	b29b      	uxth	r3, r3
 8008944:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008948:	2100      	movs	r1, #0
 800894a:	b292      	uxth	r2, r2
 800894c:	f8d8 4000 	ldr.w	r4, [r8]
 8008950:	f8c8 1000 	str.w	r1, [r8]
 8008954:	2a00      	cmp	r2, #0
 8008956:	d05b      	beq.n	8008a10 <__sflush_r+0xf0>
 8008958:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 800895a:	075f      	lsls	r7, r3, #29
 800895c:	d505      	bpl.n	800896a <__sflush_r+0x4a>
 800895e:	6869      	ldr	r1, [r5, #4]
 8008960:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8008962:	1a52      	subs	r2, r2, r1
 8008964:	b10b      	cbz	r3, 800896a <__sflush_r+0x4a>
 8008966:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8008968:	1ad2      	subs	r2, r2, r3
 800896a:	4640      	mov	r0, r8
 800896c:	69e9      	ldr	r1, [r5, #28]
 800896e:	2300      	movs	r3, #0
 8008970:	47b0      	blx	r6
 8008972:	1c46      	adds	r6, r0, #1
 8008974:	d056      	beq.n	8008a24 <__sflush_r+0x104>
 8008976:	89ab      	ldrh	r3, [r5, #12]
 8008978:	692a      	ldr	r2, [r5, #16]
 800897a:	602a      	str	r2, [r5, #0]
 800897c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008980:	b29b      	uxth	r3, r3
 8008982:	2200      	movs	r2, #0
 8008984:	606a      	str	r2, [r5, #4]
 8008986:	04da      	lsls	r2, r3, #19
 8008988:	81ab      	strh	r3, [r5, #12]
 800898a:	d43b      	bmi.n	8008a04 <__sflush_r+0xe4>
 800898c:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800898e:	f8c8 4000 	str.w	r4, [r8]
 8008992:	b311      	cbz	r1, 80089da <__sflush_r+0xba>
 8008994:	f105 0340 	add.w	r3, r5, #64	; 0x40
 8008998:	4299      	cmp	r1, r3
 800899a:	d002      	beq.n	80089a2 <__sflush_r+0x82>
 800899c:	4640      	mov	r0, r8
 800899e:	f000 f955 	bl	8008c4c <_free_r>
 80089a2:	2000      	movs	r0, #0
 80089a4:	6328      	str	r0, [r5, #48]	; 0x30
 80089a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089aa:	692e      	ldr	r6, [r5, #16]
 80089ac:	b1ae      	cbz	r6, 80089da <__sflush_r+0xba>
 80089ae:	682c      	ldr	r4, [r5, #0]
 80089b0:	602e      	str	r6, [r5, #0]
 80089b2:	0791      	lsls	r1, r2, #30
 80089b4:	bf0c      	ite	eq
 80089b6:	696b      	ldreq	r3, [r5, #20]
 80089b8:	2300      	movne	r3, #0
 80089ba:	1ba4      	subs	r4, r4, r6
 80089bc:	60ab      	str	r3, [r5, #8]
 80089be:	e00a      	b.n	80089d6 <__sflush_r+0xb6>
 80089c0:	4632      	mov	r2, r6
 80089c2:	4623      	mov	r3, r4
 80089c4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 80089c6:	69e9      	ldr	r1, [r5, #28]
 80089c8:	4640      	mov	r0, r8
 80089ca:	47b8      	blx	r7
 80089cc:	2800      	cmp	r0, #0
 80089ce:	eba4 0400 	sub.w	r4, r4, r0
 80089d2:	4406      	add	r6, r0
 80089d4:	dd04      	ble.n	80089e0 <__sflush_r+0xc0>
 80089d6:	2c00      	cmp	r4, #0
 80089d8:	dcf2      	bgt.n	80089c0 <__sflush_r+0xa0>
 80089da:	2000      	movs	r0, #0
 80089dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089e0:	89ab      	ldrh	r3, [r5, #12]
 80089e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089e6:	81ab      	strh	r3, [r5, #12]
 80089e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80089ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089f0:	89ab      	ldrh	r3, [r5, #12]
 80089f2:	692a      	ldr	r2, [r5, #16]
 80089f4:	6069      	str	r1, [r5, #4]
 80089f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80089fa:	b29b      	uxth	r3, r3
 80089fc:	81ab      	strh	r3, [r5, #12]
 80089fe:	04db      	lsls	r3, r3, #19
 8008a00:	602a      	str	r2, [r5, #0]
 8008a02:	d5c3      	bpl.n	800898c <__sflush_r+0x6c>
 8008a04:	6528      	str	r0, [r5, #80]	; 0x50
 8008a06:	e7c1      	b.n	800898c <__sflush_r+0x6c>
 8008a08:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8008a0a:	2a00      	cmp	r2, #0
 8008a0c:	dc96      	bgt.n	800893c <__sflush_r+0x1c>
 8008a0e:	e7e4      	b.n	80089da <__sflush_r+0xba>
 8008a10:	2301      	movs	r3, #1
 8008a12:	4640      	mov	r0, r8
 8008a14:	69e9      	ldr	r1, [r5, #28]
 8008a16:	47b0      	blx	r6
 8008a18:	1c43      	adds	r3, r0, #1
 8008a1a:	4602      	mov	r2, r0
 8008a1c:	d019      	beq.n	8008a52 <__sflush_r+0x132>
 8008a1e:	89ab      	ldrh	r3, [r5, #12]
 8008a20:	6aae      	ldr	r6, [r5, #40]	; 0x28
 8008a22:	e79a      	b.n	800895a <__sflush_r+0x3a>
 8008a24:	f8d8 1000 	ldr.w	r1, [r8]
 8008a28:	2900      	cmp	r1, #0
 8008a2a:	d0e1      	beq.n	80089f0 <__sflush_r+0xd0>
 8008a2c:	291d      	cmp	r1, #29
 8008a2e:	d007      	beq.n	8008a40 <__sflush_r+0x120>
 8008a30:	2916      	cmp	r1, #22
 8008a32:	d005      	beq.n	8008a40 <__sflush_r+0x120>
 8008a34:	89ab      	ldrh	r3, [r5, #12]
 8008a36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a3a:	81ab      	strh	r3, [r5, #12]
 8008a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a40:	89ab      	ldrh	r3, [r5, #12]
 8008a42:	692a      	ldr	r2, [r5, #16]
 8008a44:	602a      	str	r2, [r5, #0]
 8008a46:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	81ab      	strh	r3, [r5, #12]
 8008a4e:	606a      	str	r2, [r5, #4]
 8008a50:	e79c      	b.n	800898c <__sflush_r+0x6c>
 8008a52:	f8d8 3000 	ldr.w	r3, [r8]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d0e1      	beq.n	8008a1e <__sflush_r+0xfe>
 8008a5a:	2b1d      	cmp	r3, #29
 8008a5c:	d007      	beq.n	8008a6e <__sflush_r+0x14e>
 8008a5e:	2b16      	cmp	r3, #22
 8008a60:	d005      	beq.n	8008a6e <__sflush_r+0x14e>
 8008a62:	89ab      	ldrh	r3, [r5, #12]
 8008a64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a68:	81ab      	strh	r3, [r5, #12]
 8008a6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a6e:	f8c8 4000 	str.w	r4, [r8]
 8008a72:	e7b2      	b.n	80089da <__sflush_r+0xba>

08008a74 <_fflush_r>:
 8008a74:	b510      	push	{r4, lr}
 8008a76:	4604      	mov	r4, r0
 8008a78:	b082      	sub	sp, #8
 8008a7a:	b108      	cbz	r0, 8008a80 <_fflush_r+0xc>
 8008a7c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008a7e:	b153      	cbz	r3, 8008a96 <_fflush_r+0x22>
 8008a80:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8008a84:	b908      	cbnz	r0, 8008a8a <_fflush_r+0x16>
 8008a86:	b002      	add	sp, #8
 8008a88:	bd10      	pop	{r4, pc}
 8008a8a:	4620      	mov	r0, r4
 8008a8c:	b002      	add	sp, #8
 8008a8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a92:	f7ff bf45 	b.w	8008920 <__sflush_r>
 8008a96:	9101      	str	r1, [sp, #4]
 8008a98:	f000 f880 	bl	8008b9c <__sinit>
 8008a9c:	9901      	ldr	r1, [sp, #4]
 8008a9e:	e7ef      	b.n	8008a80 <_fflush_r+0xc>

08008aa0 <_cleanup_r>:
 8008aa0:	4901      	ldr	r1, [pc, #4]	; (8008aa8 <_cleanup_r+0x8>)
 8008aa2:	f000 bb37 	b.w	8009114 <_fwalk_reent>
 8008aa6:	bf00      	nop
 8008aa8:	0800a5a5 	.word	0x0800a5a5

08008aac <__sinit.part.1>:
 8008aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ab0:	4b35      	ldr	r3, [pc, #212]	; (8008b88 <__sinit.part.1+0xdc>)
 8008ab2:	6845      	ldr	r5, [r0, #4]
 8008ab4:	63c3      	str	r3, [r0, #60]	; 0x3c
 8008ab6:	2400      	movs	r4, #0
 8008ab8:	4607      	mov	r7, r0
 8008aba:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
 8008abe:	2304      	movs	r3, #4
 8008ac0:	2103      	movs	r1, #3
 8008ac2:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
 8008ac6:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
 8008aca:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
 8008ace:	b083      	sub	sp, #12
 8008ad0:	602c      	str	r4, [r5, #0]
 8008ad2:	606c      	str	r4, [r5, #4]
 8008ad4:	60ac      	str	r4, [r5, #8]
 8008ad6:	666c      	str	r4, [r5, #100]	; 0x64
 8008ad8:	81ec      	strh	r4, [r5, #14]
 8008ada:	612c      	str	r4, [r5, #16]
 8008adc:	616c      	str	r4, [r5, #20]
 8008ade:	61ac      	str	r4, [r5, #24]
 8008ae0:	81ab      	strh	r3, [r5, #12]
 8008ae2:	4621      	mov	r1, r4
 8008ae4:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 8008ae8:	2208      	movs	r2, #8
 8008aea:	f7fd f975 	bl	8005dd8 <memset>
 8008aee:	68be      	ldr	r6, [r7, #8]
 8008af0:	f8df b098 	ldr.w	fp, [pc, #152]	; 8008b8c <__sinit.part.1+0xe0>
 8008af4:	f8df a098 	ldr.w	sl, [pc, #152]	; 8008b90 <__sinit.part.1+0xe4>
 8008af8:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8008b94 <__sinit.part.1+0xe8>
 8008afc:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8008b98 <__sinit.part.1+0xec>
 8008b00:	f8c5 b020 	str.w	fp, [r5, #32]
 8008b04:	2301      	movs	r3, #1
 8008b06:	2209      	movs	r2, #9
 8008b08:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 8008b0c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 8008b10:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 8008b14:	61ed      	str	r5, [r5, #28]
 8008b16:	4621      	mov	r1, r4
 8008b18:	81f3      	strh	r3, [r6, #14]
 8008b1a:	81b2      	strh	r2, [r6, #12]
 8008b1c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
 8008b20:	6034      	str	r4, [r6, #0]
 8008b22:	6074      	str	r4, [r6, #4]
 8008b24:	60b4      	str	r4, [r6, #8]
 8008b26:	6674      	str	r4, [r6, #100]	; 0x64
 8008b28:	6134      	str	r4, [r6, #16]
 8008b2a:	6174      	str	r4, [r6, #20]
 8008b2c:	61b4      	str	r4, [r6, #24]
 8008b2e:	2208      	movs	r2, #8
 8008b30:	9301      	str	r3, [sp, #4]
 8008b32:	f7fd f951 	bl	8005dd8 <memset>
 8008b36:	68fd      	ldr	r5, [r7, #12]
 8008b38:	61f6      	str	r6, [r6, #28]
 8008b3a:	2012      	movs	r0, #18
 8008b3c:	2202      	movs	r2, #2
 8008b3e:	f8c6 b020 	str.w	fp, [r6, #32]
 8008b42:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
 8008b46:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
 8008b4a:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
 8008b4e:	4621      	mov	r1, r4
 8008b50:	81a8      	strh	r0, [r5, #12]
 8008b52:	81ea      	strh	r2, [r5, #14]
 8008b54:	602c      	str	r4, [r5, #0]
 8008b56:	606c      	str	r4, [r5, #4]
 8008b58:	60ac      	str	r4, [r5, #8]
 8008b5a:	666c      	str	r4, [r5, #100]	; 0x64
 8008b5c:	612c      	str	r4, [r5, #16]
 8008b5e:	616c      	str	r4, [r5, #20]
 8008b60:	61ac      	str	r4, [r5, #24]
 8008b62:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 8008b66:	2208      	movs	r2, #8
 8008b68:	f7fd f936 	bl	8005dd8 <memset>
 8008b6c:	9b01      	ldr	r3, [sp, #4]
 8008b6e:	61ed      	str	r5, [r5, #28]
 8008b70:	f8c5 b020 	str.w	fp, [r5, #32]
 8008b74:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 8008b78:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 8008b7c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 8008b80:	63bb      	str	r3, [r7, #56]	; 0x38
 8008b82:	b003      	add	sp, #12
 8008b84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b88:	08008aa1 	.word	0x08008aa1
 8008b8c:	0800a389 	.word	0x0800a389
 8008b90:	0800a3ad 	.word	0x0800a3ad
 8008b94:	0800a3e5 	.word	0x0800a3e5
 8008b98:	0800a405 	.word	0x0800a405

08008b9c <__sinit>:
 8008b9c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008b9e:	b103      	cbz	r3, 8008ba2 <__sinit+0x6>
 8008ba0:	4770      	bx	lr
 8008ba2:	f7ff bf83 	b.w	8008aac <__sinit.part.1>
 8008ba6:	bf00      	nop

08008ba8 <__sfp_lock_acquire>:
 8008ba8:	4770      	bx	lr
 8008baa:	bf00      	nop

08008bac <__sfp_lock_release>:
 8008bac:	4770      	bx	lr
 8008bae:	bf00      	nop

08008bb0 <_malloc_trim_r>:
 8008bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bb2:	4f23      	ldr	r7, [pc, #140]	; (8008c40 <_malloc_trim_r+0x90>)
 8008bb4:	460c      	mov	r4, r1
 8008bb6:	4606      	mov	r6, r0
 8008bb8:	f000 fe9c 	bl	80098f4 <__malloc_lock>
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	685d      	ldr	r5, [r3, #4]
 8008bc0:	f025 0503 	bic.w	r5, r5, #3
 8008bc4:	1b29      	subs	r1, r5, r4
 8008bc6:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
 8008bca:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 8008bce:	f021 010f 	bic.w	r1, r1, #15
 8008bd2:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 8008bd6:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8008bda:	db07      	blt.n	8008bec <_malloc_trim_r+0x3c>
 8008bdc:	4630      	mov	r0, r6
 8008bde:	2100      	movs	r1, #0
 8008be0:	f7f8 ff36 	bl	8001a50 <_sbrk_r>
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	442b      	add	r3, r5
 8008be8:	4298      	cmp	r0, r3
 8008bea:	d004      	beq.n	8008bf6 <_malloc_trim_r+0x46>
 8008bec:	4630      	mov	r0, r6
 8008bee:	f000 fe83 	bl	80098f8 <__malloc_unlock>
 8008bf2:	2000      	movs	r0, #0
 8008bf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bf6:	4630      	mov	r0, r6
 8008bf8:	4261      	negs	r1, r4
 8008bfa:	f7f8 ff29 	bl	8001a50 <_sbrk_r>
 8008bfe:	3001      	adds	r0, #1
 8008c00:	d00d      	beq.n	8008c1e <_malloc_trim_r+0x6e>
 8008c02:	4b10      	ldr	r3, [pc, #64]	; (8008c44 <_malloc_trim_r+0x94>)
 8008c04:	68ba      	ldr	r2, [r7, #8]
 8008c06:	6819      	ldr	r1, [r3, #0]
 8008c08:	1b2d      	subs	r5, r5, r4
 8008c0a:	f045 0501 	orr.w	r5, r5, #1
 8008c0e:	4630      	mov	r0, r6
 8008c10:	1b09      	subs	r1, r1, r4
 8008c12:	6055      	str	r5, [r2, #4]
 8008c14:	6019      	str	r1, [r3, #0]
 8008c16:	f000 fe6f 	bl	80098f8 <__malloc_unlock>
 8008c1a:	2001      	movs	r0, #1
 8008c1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c1e:	4630      	mov	r0, r6
 8008c20:	2100      	movs	r1, #0
 8008c22:	f7f8 ff15 	bl	8001a50 <_sbrk_r>
 8008c26:	68ba      	ldr	r2, [r7, #8]
 8008c28:	1a83      	subs	r3, r0, r2
 8008c2a:	2b0f      	cmp	r3, #15
 8008c2c:	ddde      	ble.n	8008bec <_malloc_trim_r+0x3c>
 8008c2e:	4c06      	ldr	r4, [pc, #24]	; (8008c48 <_malloc_trim_r+0x98>)
 8008c30:	4904      	ldr	r1, [pc, #16]	; (8008c44 <_malloc_trim_r+0x94>)
 8008c32:	6824      	ldr	r4, [r4, #0]
 8008c34:	f043 0301 	orr.w	r3, r3, #1
 8008c38:	1b00      	subs	r0, r0, r4
 8008c3a:	6053      	str	r3, [r2, #4]
 8008c3c:	6008      	str	r0, [r1, #0]
 8008c3e:	e7d5      	b.n	8008bec <_malloc_trim_r+0x3c>
 8008c40:	20000688 	.word	0x20000688
 8008c44:	20000ed4 	.word	0x20000ed4
 8008c48:	20000a94 	.word	0x20000a94

08008c4c <_free_r>:
 8008c4c:	2900      	cmp	r1, #0
 8008c4e:	d04e      	beq.n	8008cee <_free_r+0xa2>
 8008c50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c54:	460c      	mov	r4, r1
 8008c56:	4680      	mov	r8, r0
 8008c58:	f000 fe4c 	bl	80098f4 <__malloc_lock>
 8008c5c:	f854 7c04 	ldr.w	r7, [r4, #-4]
 8008c60:	4962      	ldr	r1, [pc, #392]	; (8008dec <_free_r+0x1a0>)
 8008c62:	f027 0201 	bic.w	r2, r7, #1
 8008c66:	f1a4 0508 	sub.w	r5, r4, #8
 8008c6a:	18ab      	adds	r3, r5, r2
 8008c6c:	688e      	ldr	r6, [r1, #8]
 8008c6e:	6858      	ldr	r0, [r3, #4]
 8008c70:	429e      	cmp	r6, r3
 8008c72:	f020 0003 	bic.w	r0, r0, #3
 8008c76:	d05a      	beq.n	8008d2e <_free_r+0xe2>
 8008c78:	07fe      	lsls	r6, r7, #31
 8008c7a:	6058      	str	r0, [r3, #4]
 8008c7c:	d40b      	bmi.n	8008c96 <_free_r+0x4a>
 8008c7e:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8008c82:	1bed      	subs	r5, r5, r7
 8008c84:	f101 0e08 	add.w	lr, r1, #8
 8008c88:	68ac      	ldr	r4, [r5, #8]
 8008c8a:	4574      	cmp	r4, lr
 8008c8c:	443a      	add	r2, r7
 8008c8e:	d067      	beq.n	8008d60 <_free_r+0x114>
 8008c90:	68ef      	ldr	r7, [r5, #12]
 8008c92:	60e7      	str	r7, [r4, #12]
 8008c94:	60bc      	str	r4, [r7, #8]
 8008c96:	181c      	adds	r4, r3, r0
 8008c98:	6864      	ldr	r4, [r4, #4]
 8008c9a:	07e4      	lsls	r4, r4, #31
 8008c9c:	d40c      	bmi.n	8008cb8 <_free_r+0x6c>
 8008c9e:	4f54      	ldr	r7, [pc, #336]	; (8008df0 <_free_r+0x1a4>)
 8008ca0:	689c      	ldr	r4, [r3, #8]
 8008ca2:	42bc      	cmp	r4, r7
 8008ca4:	4402      	add	r2, r0
 8008ca6:	d07c      	beq.n	8008da2 <_free_r+0x156>
 8008ca8:	68d8      	ldr	r0, [r3, #12]
 8008caa:	60e0      	str	r0, [r4, #12]
 8008cac:	f042 0301 	orr.w	r3, r2, #1
 8008cb0:	6084      	str	r4, [r0, #8]
 8008cb2:	606b      	str	r3, [r5, #4]
 8008cb4:	50aa      	str	r2, [r5, r2]
 8008cb6:	e003      	b.n	8008cc0 <_free_r+0x74>
 8008cb8:	f042 0301 	orr.w	r3, r2, #1
 8008cbc:	606b      	str	r3, [r5, #4]
 8008cbe:	50aa      	str	r2, [r5, r2]
 8008cc0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8008cc4:	d214      	bcs.n	8008cf0 <_free_r+0xa4>
 8008cc6:	08d2      	lsrs	r2, r2, #3
 8008cc8:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
 8008ccc:	6848      	ldr	r0, [r1, #4]
 8008cce:	689f      	ldr	r7, [r3, #8]
 8008cd0:	60af      	str	r7, [r5, #8]
 8008cd2:	1092      	asrs	r2, r2, #2
 8008cd4:	2401      	movs	r4, #1
 8008cd6:	fa04 f202 	lsl.w	r2, r4, r2
 8008cda:	4310      	orrs	r0, r2
 8008cdc:	60eb      	str	r3, [r5, #12]
 8008cde:	6048      	str	r0, [r1, #4]
 8008ce0:	609d      	str	r5, [r3, #8]
 8008ce2:	60fd      	str	r5, [r7, #12]
 8008ce4:	4640      	mov	r0, r8
 8008ce6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008cea:	f000 be05 	b.w	80098f8 <__malloc_unlock>
 8008cee:	4770      	bx	lr
 8008cf0:	0a53      	lsrs	r3, r2, #9
 8008cf2:	2b04      	cmp	r3, #4
 8008cf4:	d847      	bhi.n	8008d86 <_free_r+0x13a>
 8008cf6:	0993      	lsrs	r3, r2, #6
 8008cf8:	f103 0438 	add.w	r4, r3, #56	; 0x38
 8008cfc:	0060      	lsls	r0, r4, #1
 8008cfe:	eb01 0080 	add.w	r0, r1, r0, lsl #2
 8008d02:	493a      	ldr	r1, [pc, #232]	; (8008dec <_free_r+0x1a0>)
 8008d04:	6883      	ldr	r3, [r0, #8]
 8008d06:	4283      	cmp	r3, r0
 8008d08:	d043      	beq.n	8008d92 <_free_r+0x146>
 8008d0a:	6859      	ldr	r1, [r3, #4]
 8008d0c:	f021 0103 	bic.w	r1, r1, #3
 8008d10:	4291      	cmp	r1, r2
 8008d12:	d902      	bls.n	8008d1a <_free_r+0xce>
 8008d14:	689b      	ldr	r3, [r3, #8]
 8008d16:	4298      	cmp	r0, r3
 8008d18:	d1f7      	bne.n	8008d0a <_free_r+0xbe>
 8008d1a:	68da      	ldr	r2, [r3, #12]
 8008d1c:	60ea      	str	r2, [r5, #12]
 8008d1e:	60ab      	str	r3, [r5, #8]
 8008d20:	4640      	mov	r0, r8
 8008d22:	6095      	str	r5, [r2, #8]
 8008d24:	60dd      	str	r5, [r3, #12]
 8008d26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d2a:	f000 bde5 	b.w	80098f8 <__malloc_unlock>
 8008d2e:	07ff      	lsls	r7, r7, #31
 8008d30:	4402      	add	r2, r0
 8008d32:	d407      	bmi.n	8008d44 <_free_r+0xf8>
 8008d34:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8008d38:	1aed      	subs	r5, r5, r3
 8008d3a:	441a      	add	r2, r3
 8008d3c:	68a8      	ldr	r0, [r5, #8]
 8008d3e:	68eb      	ldr	r3, [r5, #12]
 8008d40:	60c3      	str	r3, [r0, #12]
 8008d42:	6098      	str	r0, [r3, #8]
 8008d44:	4b2b      	ldr	r3, [pc, #172]	; (8008df4 <_free_r+0x1a8>)
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	f042 0001 	orr.w	r0, r2, #1
 8008d4c:	429a      	cmp	r2, r3
 8008d4e:	6068      	str	r0, [r5, #4]
 8008d50:	608d      	str	r5, [r1, #8]
 8008d52:	d3c7      	bcc.n	8008ce4 <_free_r+0x98>
 8008d54:	4b28      	ldr	r3, [pc, #160]	; (8008df8 <_free_r+0x1ac>)
 8008d56:	4640      	mov	r0, r8
 8008d58:	6819      	ldr	r1, [r3, #0]
 8008d5a:	f7ff ff29 	bl	8008bb0 <_malloc_trim_r>
 8008d5e:	e7c1      	b.n	8008ce4 <_free_r+0x98>
 8008d60:	1819      	adds	r1, r3, r0
 8008d62:	6849      	ldr	r1, [r1, #4]
 8008d64:	07c9      	lsls	r1, r1, #31
 8008d66:	d409      	bmi.n	8008d7c <_free_r+0x130>
 8008d68:	68d9      	ldr	r1, [r3, #12]
 8008d6a:	689b      	ldr	r3, [r3, #8]
 8008d6c:	4402      	add	r2, r0
 8008d6e:	f042 0001 	orr.w	r0, r2, #1
 8008d72:	60d9      	str	r1, [r3, #12]
 8008d74:	608b      	str	r3, [r1, #8]
 8008d76:	6068      	str	r0, [r5, #4]
 8008d78:	50aa      	str	r2, [r5, r2]
 8008d7a:	e7b3      	b.n	8008ce4 <_free_r+0x98>
 8008d7c:	f042 0301 	orr.w	r3, r2, #1
 8008d80:	606b      	str	r3, [r5, #4]
 8008d82:	50aa      	str	r2, [r5, r2]
 8008d84:	e7ae      	b.n	8008ce4 <_free_r+0x98>
 8008d86:	2b14      	cmp	r3, #20
 8008d88:	d814      	bhi.n	8008db4 <_free_r+0x168>
 8008d8a:	f103 045b 	add.w	r4, r3, #91	; 0x5b
 8008d8e:	0060      	lsls	r0, r4, #1
 8008d90:	e7b5      	b.n	8008cfe <_free_r+0xb2>
 8008d92:	684a      	ldr	r2, [r1, #4]
 8008d94:	10a4      	asrs	r4, r4, #2
 8008d96:	2001      	movs	r0, #1
 8008d98:	40a0      	lsls	r0, r4
 8008d9a:	4302      	orrs	r2, r0
 8008d9c:	604a      	str	r2, [r1, #4]
 8008d9e:	461a      	mov	r2, r3
 8008da0:	e7bc      	b.n	8008d1c <_free_r+0xd0>
 8008da2:	f042 0301 	orr.w	r3, r2, #1
 8008da6:	614d      	str	r5, [r1, #20]
 8008da8:	610d      	str	r5, [r1, #16]
 8008daa:	60ec      	str	r4, [r5, #12]
 8008dac:	60ac      	str	r4, [r5, #8]
 8008dae:	606b      	str	r3, [r5, #4]
 8008db0:	50aa      	str	r2, [r5, r2]
 8008db2:	e797      	b.n	8008ce4 <_free_r+0x98>
 8008db4:	2b54      	cmp	r3, #84	; 0x54
 8008db6:	d804      	bhi.n	8008dc2 <_free_r+0x176>
 8008db8:	0b13      	lsrs	r3, r2, #12
 8008dba:	f103 046e 	add.w	r4, r3, #110	; 0x6e
 8008dbe:	0060      	lsls	r0, r4, #1
 8008dc0:	e79d      	b.n	8008cfe <_free_r+0xb2>
 8008dc2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8008dc6:	d804      	bhi.n	8008dd2 <_free_r+0x186>
 8008dc8:	0bd3      	lsrs	r3, r2, #15
 8008dca:	f103 0477 	add.w	r4, r3, #119	; 0x77
 8008dce:	0060      	lsls	r0, r4, #1
 8008dd0:	e795      	b.n	8008cfe <_free_r+0xb2>
 8008dd2:	f240 5054 	movw	r0, #1364	; 0x554
 8008dd6:	4283      	cmp	r3, r0
 8008dd8:	d804      	bhi.n	8008de4 <_free_r+0x198>
 8008dda:	0c93      	lsrs	r3, r2, #18
 8008ddc:	f103 047c 	add.w	r4, r3, #124	; 0x7c
 8008de0:	0060      	lsls	r0, r4, #1
 8008de2:	e78c      	b.n	8008cfe <_free_r+0xb2>
 8008de4:	20fc      	movs	r0, #252	; 0xfc
 8008de6:	247e      	movs	r4, #126	; 0x7e
 8008de8:	e789      	b.n	8008cfe <_free_r+0xb2>
 8008dea:	bf00      	nop
 8008dec:	20000688 	.word	0x20000688
 8008df0:	20000690 	.word	0x20000690
 8008df4:	20000a90 	.word	0x20000a90
 8008df8:	20000ed0 	.word	0x20000ed0

08008dfc <__sfvwrite_r>:
 8008dfc:	6893      	ldr	r3, [r2, #8]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d07a      	beq.n	8008ef8 <__sfvwrite_r+0xfc>
 8008e02:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e06:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
 8008e0a:	f01e 0f08 	tst.w	lr, #8
 8008e0e:	b083      	sub	sp, #12
 8008e10:	460c      	mov	r4, r1
 8008e12:	4681      	mov	r9, r0
 8008e14:	4616      	mov	r6, r2
 8008e16:	d026      	beq.n	8008e66 <__sfvwrite_r+0x6a>
 8008e18:	690b      	ldr	r3, [r1, #16]
 8008e1a:	b323      	cbz	r3, 8008e66 <__sfvwrite_r+0x6a>
 8008e1c:	f00e 0802 	and.w	r8, lr, #2
 8008e20:	fa1f f088 	uxth.w	r0, r8
 8008e24:	6835      	ldr	r5, [r6, #0]
 8008e26:	b370      	cbz	r0, 8008e86 <__sfvwrite_r+0x8a>
 8008e28:	f04f 0a00 	mov.w	sl, #0
 8008e2c:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 8009110 <__sfvwrite_r+0x314>
 8008e30:	46d0      	mov	r8, sl
 8008e32:	45d8      	cmp	r8, fp
 8008e34:	4643      	mov	r3, r8
 8008e36:	4652      	mov	r2, sl
 8008e38:	bf28      	it	cs
 8008e3a:	465b      	movcs	r3, fp
 8008e3c:	4648      	mov	r0, r9
 8008e3e:	f1b8 0f00 	cmp.w	r8, #0
 8008e42:	d053      	beq.n	8008eec <__sfvwrite_r+0xf0>
 8008e44:	69e1      	ldr	r1, [r4, #28]
 8008e46:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8008e48:	47b8      	blx	r7
 8008e4a:	2800      	cmp	r0, #0
 8008e4c:	dd73      	ble.n	8008f36 <__sfvwrite_r+0x13a>
 8008e4e:	68b3      	ldr	r3, [r6, #8]
 8008e50:	1a1b      	subs	r3, r3, r0
 8008e52:	4482      	add	sl, r0
 8008e54:	ebc0 0808 	rsb	r8, r0, r8
 8008e58:	60b3      	str	r3, [r6, #8]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d1e9      	bne.n	8008e32 <__sfvwrite_r+0x36>
 8008e5e:	2000      	movs	r0, #0
 8008e60:	b003      	add	sp, #12
 8008e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e66:	4648      	mov	r0, r9
 8008e68:	4621      	mov	r1, r4
 8008e6a:	f7fe fcb1 	bl	80077d0 <__swsetup_r>
 8008e6e:	2800      	cmp	r0, #0
 8008e70:	f040 8145 	bne.w	80090fe <__sfvwrite_r+0x302>
 8008e74:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
 8008e78:	6835      	ldr	r5, [r6, #0]
 8008e7a:	f00e 0802 	and.w	r8, lr, #2
 8008e7e:	fa1f f088 	uxth.w	r0, r8
 8008e82:	2800      	cmp	r0, #0
 8008e84:	d1d0      	bne.n	8008e28 <__sfvwrite_r+0x2c>
 8008e86:	f01e 0b01 	ands.w	fp, lr, #1
 8008e8a:	d15d      	bne.n	8008f48 <__sfvwrite_r+0x14c>
 8008e8c:	46d8      	mov	r8, fp
 8008e8e:	f1b8 0f00 	cmp.w	r8, #0
 8008e92:	d025      	beq.n	8008ee0 <__sfvwrite_r+0xe4>
 8008e94:	f41e 7f00 	tst.w	lr, #512	; 0x200
 8008e98:	68a7      	ldr	r7, [r4, #8]
 8008e9a:	d02f      	beq.n	8008efc <__sfvwrite_r+0x100>
 8008e9c:	45b8      	cmp	r8, r7
 8008e9e:	46ba      	mov	sl, r7
 8008ea0:	f0c0 80a9 	bcc.w	8008ff6 <__sfvwrite_r+0x1fa>
 8008ea4:	f41e 6f90 	tst.w	lr, #1152	; 0x480
 8008ea8:	f040 80b6 	bne.w	8009018 <__sfvwrite_r+0x21c>
 8008eac:	6820      	ldr	r0, [r4, #0]
 8008eae:	4652      	mov	r2, sl
 8008eb0:	4659      	mov	r1, fp
 8008eb2:	f000 fcbb 	bl	800982c <memmove>
 8008eb6:	68a0      	ldr	r0, [r4, #8]
 8008eb8:	6822      	ldr	r2, [r4, #0]
 8008eba:	1bc0      	subs	r0, r0, r7
 8008ebc:	eb02 030a 	add.w	r3, r2, sl
 8008ec0:	60a0      	str	r0, [r4, #8]
 8008ec2:	6023      	str	r3, [r4, #0]
 8008ec4:	4640      	mov	r0, r8
 8008ec6:	68b3      	ldr	r3, [r6, #8]
 8008ec8:	1a1b      	subs	r3, r3, r0
 8008eca:	4483      	add	fp, r0
 8008ecc:	ebc0 0808 	rsb	r8, r0, r8
 8008ed0:	60b3      	str	r3, [r6, #8]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d0c3      	beq.n	8008e5e <__sfvwrite_r+0x62>
 8008ed6:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
 8008eda:	f1b8 0f00 	cmp.w	r8, #0
 8008ede:	d1d9      	bne.n	8008e94 <__sfvwrite_r+0x98>
 8008ee0:	f8d5 b000 	ldr.w	fp, [r5]
 8008ee4:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8008ee8:	3508      	adds	r5, #8
 8008eea:	e7d0      	b.n	8008e8e <__sfvwrite_r+0x92>
 8008eec:	f8d5 a000 	ldr.w	sl, [r5]
 8008ef0:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8008ef4:	3508      	adds	r5, #8
 8008ef6:	e79c      	b.n	8008e32 <__sfvwrite_r+0x36>
 8008ef8:	2000      	movs	r0, #0
 8008efa:	4770      	bx	lr
 8008efc:	6820      	ldr	r0, [r4, #0]
 8008efe:	6923      	ldr	r3, [r4, #16]
 8008f00:	4298      	cmp	r0, r3
 8008f02:	d803      	bhi.n	8008f0c <__sfvwrite_r+0x110>
 8008f04:	6962      	ldr	r2, [r4, #20]
 8008f06:	4590      	cmp	r8, r2
 8008f08:	f080 80b9 	bcs.w	800907e <__sfvwrite_r+0x282>
 8008f0c:	4547      	cmp	r7, r8
 8008f0e:	bf28      	it	cs
 8008f10:	4647      	movcs	r7, r8
 8008f12:	463a      	mov	r2, r7
 8008f14:	4659      	mov	r1, fp
 8008f16:	f000 fc89 	bl	800982c <memmove>
 8008f1a:	68a3      	ldr	r3, [r4, #8]
 8008f1c:	6822      	ldr	r2, [r4, #0]
 8008f1e:	1bdb      	subs	r3, r3, r7
 8008f20:	443a      	add	r2, r7
 8008f22:	60a3      	str	r3, [r4, #8]
 8008f24:	6022      	str	r2, [r4, #0]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d14a      	bne.n	8008fc0 <__sfvwrite_r+0x1c4>
 8008f2a:	4648      	mov	r0, r9
 8008f2c:	4621      	mov	r1, r4
 8008f2e:	f7ff fda1 	bl	8008a74 <_fflush_r>
 8008f32:	2800      	cmp	r0, #0
 8008f34:	d044      	beq.n	8008fc0 <__sfvwrite_r+0x1c4>
 8008f36:	89a3      	ldrh	r3, [r4, #12]
 8008f38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f40:	81a3      	strh	r3, [r4, #12]
 8008f42:	b003      	add	sp, #12
 8008f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f48:	4680      	mov	r8, r0
 8008f4a:	9000      	str	r0, [sp, #0]
 8008f4c:	4683      	mov	fp, r0
 8008f4e:	4682      	mov	sl, r0
 8008f50:	f1ba 0f00 	cmp.w	sl, #0
 8008f54:	d02c      	beq.n	8008fb0 <__sfvwrite_r+0x1b4>
 8008f56:	9b00      	ldr	r3, [sp, #0]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d050      	beq.n	8008ffe <__sfvwrite_r+0x202>
 8008f5c:	6820      	ldr	r0, [r4, #0]
 8008f5e:	6921      	ldr	r1, [r4, #16]
 8008f60:	f8d4 e008 	ldr.w	lr, [r4, #8]
 8008f64:	6962      	ldr	r2, [r4, #20]
 8008f66:	45d0      	cmp	r8, sl
 8008f68:	4643      	mov	r3, r8
 8008f6a:	bf28      	it	cs
 8008f6c:	4653      	movcs	r3, sl
 8008f6e:	4288      	cmp	r0, r1
 8008f70:	461f      	mov	r7, r3
 8008f72:	d904      	bls.n	8008f7e <__sfvwrite_r+0x182>
 8008f74:	eb0e 0c02 	add.w	ip, lr, r2
 8008f78:	4563      	cmp	r3, ip
 8008f7a:	f300 8092 	bgt.w	80090a2 <__sfvwrite_r+0x2a6>
 8008f7e:	4293      	cmp	r3, r2
 8008f80:	db20      	blt.n	8008fc4 <__sfvwrite_r+0x1c8>
 8008f82:	4613      	mov	r3, r2
 8008f84:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8008f86:	69e1      	ldr	r1, [r4, #28]
 8008f88:	4648      	mov	r0, r9
 8008f8a:	465a      	mov	r2, fp
 8008f8c:	47b8      	blx	r7
 8008f8e:	1e07      	subs	r7, r0, #0
 8008f90:	ddd1      	ble.n	8008f36 <__sfvwrite_r+0x13a>
 8008f92:	ebb8 0807 	subs.w	r8, r8, r7
 8008f96:	d025      	beq.n	8008fe4 <__sfvwrite_r+0x1e8>
 8008f98:	68b3      	ldr	r3, [r6, #8]
 8008f9a:	1bdb      	subs	r3, r3, r7
 8008f9c:	44bb      	add	fp, r7
 8008f9e:	ebc7 0a0a 	rsb	sl, r7, sl
 8008fa2:	60b3      	str	r3, [r6, #8]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	f43f af5a 	beq.w	8008e5e <__sfvwrite_r+0x62>
 8008faa:	f1ba 0f00 	cmp.w	sl, #0
 8008fae:	d1d2      	bne.n	8008f56 <__sfvwrite_r+0x15a>
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	f8d5 b000 	ldr.w	fp, [r5]
 8008fb6:	f8d5 a004 	ldr.w	sl, [r5, #4]
 8008fba:	9300      	str	r3, [sp, #0]
 8008fbc:	3508      	adds	r5, #8
 8008fbe:	e7c7      	b.n	8008f50 <__sfvwrite_r+0x154>
 8008fc0:	4638      	mov	r0, r7
 8008fc2:	e780      	b.n	8008ec6 <__sfvwrite_r+0xca>
 8008fc4:	461a      	mov	r2, r3
 8008fc6:	4659      	mov	r1, fp
 8008fc8:	9301      	str	r3, [sp, #4]
 8008fca:	f000 fc2f 	bl	800982c <memmove>
 8008fce:	68a2      	ldr	r2, [r4, #8]
 8008fd0:	6821      	ldr	r1, [r4, #0]
 8008fd2:	9b01      	ldr	r3, [sp, #4]
 8008fd4:	ebb8 0807 	subs.w	r8, r8, r7
 8008fd8:	eba2 0203 	sub.w	r2, r2, r3
 8008fdc:	440b      	add	r3, r1
 8008fde:	60a2      	str	r2, [r4, #8]
 8008fe0:	6023      	str	r3, [r4, #0]
 8008fe2:	d1d9      	bne.n	8008f98 <__sfvwrite_r+0x19c>
 8008fe4:	4648      	mov	r0, r9
 8008fe6:	4621      	mov	r1, r4
 8008fe8:	f7ff fd44 	bl	8008a74 <_fflush_r>
 8008fec:	2800      	cmp	r0, #0
 8008fee:	d1a2      	bne.n	8008f36 <__sfvwrite_r+0x13a>
 8008ff0:	f8cd 8000 	str.w	r8, [sp]
 8008ff4:	e7d0      	b.n	8008f98 <__sfvwrite_r+0x19c>
 8008ff6:	6820      	ldr	r0, [r4, #0]
 8008ff8:	4647      	mov	r7, r8
 8008ffa:	46c2      	mov	sl, r8
 8008ffc:	e757      	b.n	8008eae <__sfvwrite_r+0xb2>
 8008ffe:	4658      	mov	r0, fp
 8009000:	210a      	movs	r1, #10
 8009002:	4652      	mov	r2, sl
 8009004:	f000 fbc8 	bl	8009798 <memchr>
 8009008:	2800      	cmp	r0, #0
 800900a:	d073      	beq.n	80090f4 <__sfvwrite_r+0x2f8>
 800900c:	3001      	adds	r0, #1
 800900e:	2301      	movs	r3, #1
 8009010:	ebcb 0800 	rsb	r8, fp, r0
 8009014:	9300      	str	r3, [sp, #0]
 8009016:	e7a1      	b.n	8008f5c <__sfvwrite_r+0x160>
 8009018:	6967      	ldr	r7, [r4, #20]
 800901a:	6921      	ldr	r1, [r4, #16]
 800901c:	6823      	ldr	r3, [r4, #0]
 800901e:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 8009022:	1a5b      	subs	r3, r3, r1
 8009024:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
 8009028:	1c58      	adds	r0, r3, #1
 800902a:	107f      	asrs	r7, r7, #1
 800902c:	4440      	add	r0, r8
 800902e:	4287      	cmp	r7, r0
 8009030:	463a      	mov	r2, r7
 8009032:	bf3c      	itt	cc
 8009034:	4607      	movcc	r7, r0
 8009036:	463a      	movcc	r2, r7
 8009038:	f41e 6f80 	tst.w	lr, #1024	; 0x400
 800903c:	9300      	str	r3, [sp, #0]
 800903e:	d046      	beq.n	80090ce <__sfvwrite_r+0x2d2>
 8009040:	4611      	mov	r1, r2
 8009042:	4648      	mov	r0, r9
 8009044:	f000 f916 	bl	8009274 <_malloc_r>
 8009048:	9b00      	ldr	r3, [sp, #0]
 800904a:	4682      	mov	sl, r0
 800904c:	2800      	cmp	r0, #0
 800904e:	d059      	beq.n	8009104 <__sfvwrite_r+0x308>
 8009050:	461a      	mov	r2, r3
 8009052:	6921      	ldr	r1, [r4, #16]
 8009054:	9300      	str	r3, [sp, #0]
 8009056:	f7f7 f905 	bl	8000264 <memcpy>
 800905a:	89a2      	ldrh	r2, [r4, #12]
 800905c:	9b00      	ldr	r3, [sp, #0]
 800905e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009062:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009066:	81a2      	strh	r2, [r4, #12]
 8009068:	eb0a 0003 	add.w	r0, sl, r3
 800906c:	1afb      	subs	r3, r7, r3
 800906e:	f8c4 a010 	str.w	sl, [r4, #16]
 8009072:	6167      	str	r7, [r4, #20]
 8009074:	6020      	str	r0, [r4, #0]
 8009076:	60a3      	str	r3, [r4, #8]
 8009078:	4647      	mov	r7, r8
 800907a:	46c2      	mov	sl, r8
 800907c:	e717      	b.n	8008eae <__sfvwrite_r+0xb2>
 800907e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8009082:	4543      	cmp	r3, r8
 8009084:	bf28      	it	cs
 8009086:	4643      	movcs	r3, r8
 8009088:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800908a:	fb93 f3f2 	sdiv	r3, r3, r2
 800908e:	4648      	mov	r0, r9
 8009090:	fb03 f302 	mul.w	r3, r3, r2
 8009094:	69e1      	ldr	r1, [r4, #28]
 8009096:	465a      	mov	r2, fp
 8009098:	47b8      	blx	r7
 800909a:	2800      	cmp	r0, #0
 800909c:	f73f af13 	bgt.w	8008ec6 <__sfvwrite_r+0xca>
 80090a0:	e749      	b.n	8008f36 <__sfvwrite_r+0x13a>
 80090a2:	4662      	mov	r2, ip
 80090a4:	4659      	mov	r1, fp
 80090a6:	f8cd c004 	str.w	ip, [sp, #4]
 80090aa:	f000 fbbf 	bl	800982c <memmove>
 80090ae:	6823      	ldr	r3, [r4, #0]
 80090b0:	f8dd c004 	ldr.w	ip, [sp, #4]
 80090b4:	4463      	add	r3, ip
 80090b6:	6023      	str	r3, [r4, #0]
 80090b8:	4648      	mov	r0, r9
 80090ba:	4621      	mov	r1, r4
 80090bc:	f7ff fcda 	bl	8008a74 <_fflush_r>
 80090c0:	f8dd c004 	ldr.w	ip, [sp, #4]
 80090c4:	2800      	cmp	r0, #0
 80090c6:	f47f af36 	bne.w	8008f36 <__sfvwrite_r+0x13a>
 80090ca:	4667      	mov	r7, ip
 80090cc:	e761      	b.n	8008f92 <__sfvwrite_r+0x196>
 80090ce:	4648      	mov	r0, r9
 80090d0:	f000 ff36 	bl	8009f40 <_realloc_r>
 80090d4:	9b00      	ldr	r3, [sp, #0]
 80090d6:	4682      	mov	sl, r0
 80090d8:	2800      	cmp	r0, #0
 80090da:	d1c5      	bne.n	8009068 <__sfvwrite_r+0x26c>
 80090dc:	4648      	mov	r0, r9
 80090de:	6921      	ldr	r1, [r4, #16]
 80090e0:	f7ff fdb4 	bl	8008c4c <_free_r>
 80090e4:	89a3      	ldrh	r3, [r4, #12]
 80090e6:	220c      	movs	r2, #12
 80090e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80090ec:	b29b      	uxth	r3, r3
 80090ee:	f8c9 2000 	str.w	r2, [r9]
 80090f2:	e721      	b.n	8008f38 <__sfvwrite_r+0x13c>
 80090f4:	2301      	movs	r3, #1
 80090f6:	f10a 0801 	add.w	r8, sl, #1
 80090fa:	9300      	str	r3, [sp, #0]
 80090fc:	e72e      	b.n	8008f5c <__sfvwrite_r+0x160>
 80090fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009102:	e6ad      	b.n	8008e60 <__sfvwrite_r+0x64>
 8009104:	230c      	movs	r3, #12
 8009106:	f8c9 3000 	str.w	r3, [r9]
 800910a:	89a3      	ldrh	r3, [r4, #12]
 800910c:	e714      	b.n	8008f38 <__sfvwrite_r+0x13c>
 800910e:	bf00      	nop
 8009110:	7ffffc00 	.word	0x7ffffc00

08009114 <_fwalk_reent>:
 8009114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009118:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
 800911c:	d01f      	beq.n	800915e <_fwalk_reent+0x4a>
 800911e:	4688      	mov	r8, r1
 8009120:	4606      	mov	r6, r0
 8009122:	f04f 0900 	mov.w	r9, #0
 8009126:	687d      	ldr	r5, [r7, #4]
 8009128:	68bc      	ldr	r4, [r7, #8]
 800912a:	3d01      	subs	r5, #1
 800912c:	d411      	bmi.n	8009152 <_fwalk_reent+0x3e>
 800912e:	89a3      	ldrh	r3, [r4, #12]
 8009130:	2b01      	cmp	r3, #1
 8009132:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8009136:	d908      	bls.n	800914a <_fwalk_reent+0x36>
 8009138:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 800913c:	3301      	adds	r3, #1
 800913e:	4621      	mov	r1, r4
 8009140:	4630      	mov	r0, r6
 8009142:	d002      	beq.n	800914a <_fwalk_reent+0x36>
 8009144:	47c0      	blx	r8
 8009146:	ea49 0900 	orr.w	r9, r9, r0
 800914a:	1c6b      	adds	r3, r5, #1
 800914c:	f104 0468 	add.w	r4, r4, #104	; 0x68
 8009150:	d1ed      	bne.n	800912e <_fwalk_reent+0x1a>
 8009152:	683f      	ldr	r7, [r7, #0]
 8009154:	2f00      	cmp	r7, #0
 8009156:	d1e6      	bne.n	8009126 <_fwalk_reent+0x12>
 8009158:	4648      	mov	r0, r9
 800915a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800915e:	46b9      	mov	r9, r7
 8009160:	4648      	mov	r0, r9
 8009162:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009166:	bf00      	nop

08009168 <__locale_charset>:
 8009168:	4800      	ldr	r0, [pc, #0]	; (800916c <__locale_charset+0x4>)
 800916a:	4770      	bx	lr
 800916c:	20000664 	.word	0x20000664

08009170 <__locale_mb_cur_max>:
 8009170:	4b01      	ldr	r3, [pc, #4]	; (8009178 <__locale_mb_cur_max+0x8>)
 8009172:	6818      	ldr	r0, [r3, #0]
 8009174:	4770      	bx	lr
 8009176:	bf00      	nop
 8009178:	20000684 	.word	0x20000684

0800917c <_localeconv_r>:
 800917c:	4800      	ldr	r0, [pc, #0]	; (8009180 <_localeconv_r+0x4>)
 800917e:	4770      	bx	lr
 8009180:	2000062c 	.word	0x2000062c

08009184 <__smakebuf_r>:
 8009184:	898b      	ldrh	r3, [r1, #12]
 8009186:	b29a      	uxth	r2, r3
 8009188:	f012 0f02 	tst.w	r2, #2
 800918c:	d13c      	bne.n	8009208 <__smakebuf_r+0x84>
 800918e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009190:	460c      	mov	r4, r1
 8009192:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009196:	2900      	cmp	r1, #0
 8009198:	b091      	sub	sp, #68	; 0x44
 800919a:	4605      	mov	r5, r0
 800919c:	db19      	blt.n	80091d2 <__smakebuf_r+0x4e>
 800919e:	aa01      	add	r2, sp, #4
 80091a0:	f7f8 fc73 	bl	8001a8a <_fstat_r>
 80091a4:	2800      	cmp	r0, #0
 80091a6:	db12      	blt.n	80091ce <__smakebuf_r+0x4a>
 80091a8:	9b02      	ldr	r3, [sp, #8]
 80091aa:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80091ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80091b2:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
 80091b6:	fab7 f787 	clz	r7, r7
 80091ba:	ea4f 1757 	mov.w	r7, r7, lsr #5
 80091be:	d02a      	beq.n	8009216 <__smakebuf_r+0x92>
 80091c0:	89a3      	ldrh	r3, [r4, #12]
 80091c2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80091c6:	81a3      	strh	r3, [r4, #12]
 80091c8:	f44f 6680 	mov.w	r6, #1024	; 0x400
 80091cc:	e00b      	b.n	80091e6 <__smakebuf_r+0x62>
 80091ce:	89a3      	ldrh	r3, [r4, #12]
 80091d0:	b29a      	uxth	r2, r3
 80091d2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80091d6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80091da:	81a3      	strh	r3, [r4, #12]
 80091dc:	bf0c      	ite	eq
 80091de:	f44f 6680 	moveq.w	r6, #1024	; 0x400
 80091e2:	2640      	movne	r6, #64	; 0x40
 80091e4:	2700      	movs	r7, #0
 80091e6:	4628      	mov	r0, r5
 80091e8:	4631      	mov	r1, r6
 80091ea:	f000 f843 	bl	8009274 <_malloc_r>
 80091ee:	89a3      	ldrh	r3, [r4, #12]
 80091f0:	b340      	cbz	r0, 8009244 <__smakebuf_r+0xc0>
 80091f2:	4a1a      	ldr	r2, [pc, #104]	; (800925c <__smakebuf_r+0xd8>)
 80091f4:	63ea      	str	r2, [r5, #60]	; 0x3c
 80091f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80091fa:	81a3      	strh	r3, [r4, #12]
 80091fc:	6020      	str	r0, [r4, #0]
 80091fe:	6120      	str	r0, [r4, #16]
 8009200:	6166      	str	r6, [r4, #20]
 8009202:	b99f      	cbnz	r7, 800922c <__smakebuf_r+0xa8>
 8009204:	b011      	add	sp, #68	; 0x44
 8009206:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009208:	f101 0343 	add.w	r3, r1, #67	; 0x43
 800920c:	2201      	movs	r2, #1
 800920e:	600b      	str	r3, [r1, #0]
 8009210:	610b      	str	r3, [r1, #16]
 8009212:	614a      	str	r2, [r1, #20]
 8009214:	4770      	bx	lr
 8009216:	4b12      	ldr	r3, [pc, #72]	; (8009260 <__smakebuf_r+0xdc>)
 8009218:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800921a:	429a      	cmp	r2, r3
 800921c:	d1d0      	bne.n	80091c0 <__smakebuf_r+0x3c>
 800921e:	89a3      	ldrh	r3, [r4, #12]
 8009220:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8009224:	4333      	orrs	r3, r6
 8009226:	81a3      	strh	r3, [r4, #12]
 8009228:	64e6      	str	r6, [r4, #76]	; 0x4c
 800922a:	e7dc      	b.n	80091e6 <__smakebuf_r+0x62>
 800922c:	4628      	mov	r0, r5
 800922e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009232:	f7f8 fc2f 	bl	8001a94 <_isatty_r>
 8009236:	2800      	cmp	r0, #0
 8009238:	d0e4      	beq.n	8009204 <__smakebuf_r+0x80>
 800923a:	89a3      	ldrh	r3, [r4, #12]
 800923c:	f043 0301 	orr.w	r3, r3, #1
 8009240:	81a3      	strh	r3, [r4, #12]
 8009242:	e7df      	b.n	8009204 <__smakebuf_r+0x80>
 8009244:	059a      	lsls	r2, r3, #22
 8009246:	d4dd      	bmi.n	8009204 <__smakebuf_r+0x80>
 8009248:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800924c:	f043 0302 	orr.w	r3, r3, #2
 8009250:	2101      	movs	r1, #1
 8009252:	81a3      	strh	r3, [r4, #12]
 8009254:	6022      	str	r2, [r4, #0]
 8009256:	6122      	str	r2, [r4, #16]
 8009258:	6161      	str	r1, [r4, #20]
 800925a:	e7d3      	b.n	8009204 <__smakebuf_r+0x80>
 800925c:	08008aa1 	.word	0x08008aa1
 8009260:	0800a3e5 	.word	0x0800a3e5

08009264 <malloc>:
 8009264:	4b02      	ldr	r3, [pc, #8]	; (8009270 <malloc+0xc>)
 8009266:	4601      	mov	r1, r0
 8009268:	6818      	ldr	r0, [r3, #0]
 800926a:	f000 b803 	b.w	8009274 <_malloc_r>
 800926e:	bf00      	nop
 8009270:	20000628 	.word	0x20000628

08009274 <_malloc_r>:
 8009274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009278:	f101 050b 	add.w	r5, r1, #11
 800927c:	2d16      	cmp	r5, #22
 800927e:	b083      	sub	sp, #12
 8009280:	4606      	mov	r6, r0
 8009282:	d927      	bls.n	80092d4 <_malloc_r+0x60>
 8009284:	f035 0507 	bics.w	r5, r5, #7
 8009288:	f100 80b6 	bmi.w	80093f8 <_malloc_r+0x184>
 800928c:	42a9      	cmp	r1, r5
 800928e:	f200 80b3 	bhi.w	80093f8 <_malloc_r+0x184>
 8009292:	f000 fb2f 	bl	80098f4 <__malloc_lock>
 8009296:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 800929a:	d222      	bcs.n	80092e2 <_malloc_r+0x6e>
 800929c:	4fc2      	ldr	r7, [pc, #776]	; (80095a8 <_malloc_r+0x334>)
 800929e:	08e8      	lsrs	r0, r5, #3
 80092a0:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
 80092a4:	68dc      	ldr	r4, [r3, #12]
 80092a6:	429c      	cmp	r4, r3
 80092a8:	f000 81c8 	beq.w	800963c <_malloc_r+0x3c8>
 80092ac:	6863      	ldr	r3, [r4, #4]
 80092ae:	68e1      	ldr	r1, [r4, #12]
 80092b0:	68a5      	ldr	r5, [r4, #8]
 80092b2:	f023 0303 	bic.w	r3, r3, #3
 80092b6:	4423      	add	r3, r4
 80092b8:	4630      	mov	r0, r6
 80092ba:	685a      	ldr	r2, [r3, #4]
 80092bc:	60e9      	str	r1, [r5, #12]
 80092be:	f042 0201 	orr.w	r2, r2, #1
 80092c2:	608d      	str	r5, [r1, #8]
 80092c4:	605a      	str	r2, [r3, #4]
 80092c6:	f000 fb17 	bl	80098f8 <__malloc_unlock>
 80092ca:	3408      	adds	r4, #8
 80092cc:	4620      	mov	r0, r4
 80092ce:	b003      	add	sp, #12
 80092d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092d4:	2910      	cmp	r1, #16
 80092d6:	f200 808f 	bhi.w	80093f8 <_malloc_r+0x184>
 80092da:	f000 fb0b 	bl	80098f4 <__malloc_lock>
 80092de:	2510      	movs	r5, #16
 80092e0:	e7dc      	b.n	800929c <_malloc_r+0x28>
 80092e2:	0a68      	lsrs	r0, r5, #9
 80092e4:	f000 808f 	beq.w	8009406 <_malloc_r+0x192>
 80092e8:	2804      	cmp	r0, #4
 80092ea:	f200 8154 	bhi.w	8009596 <_malloc_r+0x322>
 80092ee:	09a8      	lsrs	r0, r5, #6
 80092f0:	3038      	adds	r0, #56	; 0x38
 80092f2:	0041      	lsls	r1, r0, #1
 80092f4:	4fac      	ldr	r7, [pc, #688]	; (80095a8 <_malloc_r+0x334>)
 80092f6:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 80092fa:	68cc      	ldr	r4, [r1, #12]
 80092fc:	42a1      	cmp	r1, r4
 80092fe:	d106      	bne.n	800930e <_malloc_r+0x9a>
 8009300:	e00c      	b.n	800931c <_malloc_r+0xa8>
 8009302:	2a00      	cmp	r2, #0
 8009304:	f280 8082 	bge.w	800940c <_malloc_r+0x198>
 8009308:	68e4      	ldr	r4, [r4, #12]
 800930a:	42a1      	cmp	r1, r4
 800930c:	d006      	beq.n	800931c <_malloc_r+0xa8>
 800930e:	6863      	ldr	r3, [r4, #4]
 8009310:	f023 0303 	bic.w	r3, r3, #3
 8009314:	1b5a      	subs	r2, r3, r5
 8009316:	2a0f      	cmp	r2, #15
 8009318:	ddf3      	ble.n	8009302 <_malloc_r+0x8e>
 800931a:	3801      	subs	r0, #1
 800931c:	3001      	adds	r0, #1
 800931e:	49a2      	ldr	r1, [pc, #648]	; (80095a8 <_malloc_r+0x334>)
 8009320:	693c      	ldr	r4, [r7, #16]
 8009322:	f101 0e08 	add.w	lr, r1, #8
 8009326:	4574      	cmp	r4, lr
 8009328:	f000 817d 	beq.w	8009626 <_malloc_r+0x3b2>
 800932c:	6863      	ldr	r3, [r4, #4]
 800932e:	f023 0303 	bic.w	r3, r3, #3
 8009332:	1b5a      	subs	r2, r3, r5
 8009334:	2a0f      	cmp	r2, #15
 8009336:	f300 8163 	bgt.w	8009600 <_malloc_r+0x38c>
 800933a:	2a00      	cmp	r2, #0
 800933c:	f8c1 e014 	str.w	lr, [r1, #20]
 8009340:	f8c1 e010 	str.w	lr, [r1, #16]
 8009344:	da73      	bge.n	800942e <_malloc_r+0x1ba>
 8009346:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800934a:	f080 8139 	bcs.w	80095c0 <_malloc_r+0x34c>
 800934e:	08db      	lsrs	r3, r3, #3
 8009350:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
 8009354:	ea4f 0ca3 	mov.w	ip, r3, asr #2
 8009358:	684a      	ldr	r2, [r1, #4]
 800935a:	f8d8 9008 	ldr.w	r9, [r8, #8]
 800935e:	f8c4 9008 	str.w	r9, [r4, #8]
 8009362:	2301      	movs	r3, #1
 8009364:	fa03 f30c 	lsl.w	r3, r3, ip
 8009368:	4313      	orrs	r3, r2
 800936a:	f8c4 800c 	str.w	r8, [r4, #12]
 800936e:	604b      	str	r3, [r1, #4]
 8009370:	f8c8 4008 	str.w	r4, [r8, #8]
 8009374:	f8c9 400c 	str.w	r4, [r9, #12]
 8009378:	1082      	asrs	r2, r0, #2
 800937a:	2401      	movs	r4, #1
 800937c:	4094      	lsls	r4, r2
 800937e:	429c      	cmp	r4, r3
 8009380:	d862      	bhi.n	8009448 <_malloc_r+0x1d4>
 8009382:	4223      	tst	r3, r4
 8009384:	d106      	bne.n	8009394 <_malloc_r+0x120>
 8009386:	f020 0003 	bic.w	r0, r0, #3
 800938a:	0064      	lsls	r4, r4, #1
 800938c:	4223      	tst	r3, r4
 800938e:	f100 0004 	add.w	r0, r0, #4
 8009392:	d0fa      	beq.n	800938a <_malloc_r+0x116>
 8009394:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
 8009398:	46c4      	mov	ip, r8
 800939a:	4681      	mov	r9, r0
 800939c:	f8dc 300c 	ldr.w	r3, [ip, #12]
 80093a0:	459c      	cmp	ip, r3
 80093a2:	d107      	bne.n	80093b4 <_malloc_r+0x140>
 80093a4:	e141      	b.n	800962a <_malloc_r+0x3b6>
 80093a6:	2900      	cmp	r1, #0
 80093a8:	f280 8151 	bge.w	800964e <_malloc_r+0x3da>
 80093ac:	68db      	ldr	r3, [r3, #12]
 80093ae:	459c      	cmp	ip, r3
 80093b0:	f000 813b 	beq.w	800962a <_malloc_r+0x3b6>
 80093b4:	685a      	ldr	r2, [r3, #4]
 80093b6:	f022 0203 	bic.w	r2, r2, #3
 80093ba:	1b51      	subs	r1, r2, r5
 80093bc:	290f      	cmp	r1, #15
 80093be:	ddf2      	ble.n	80093a6 <_malloc_r+0x132>
 80093c0:	461c      	mov	r4, r3
 80093c2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 80093c6:	f854 8f08 	ldr.w	r8, [r4, #8]!
 80093ca:	195a      	adds	r2, r3, r5
 80093cc:	f045 0901 	orr.w	r9, r5, #1
 80093d0:	f041 0501 	orr.w	r5, r1, #1
 80093d4:	f8c3 9004 	str.w	r9, [r3, #4]
 80093d8:	4630      	mov	r0, r6
 80093da:	f8c8 c00c 	str.w	ip, [r8, #12]
 80093de:	f8cc 8008 	str.w	r8, [ip, #8]
 80093e2:	617a      	str	r2, [r7, #20]
 80093e4:	613a      	str	r2, [r7, #16]
 80093e6:	f8c2 e00c 	str.w	lr, [r2, #12]
 80093ea:	f8c2 e008 	str.w	lr, [r2, #8]
 80093ee:	6055      	str	r5, [r2, #4]
 80093f0:	5051      	str	r1, [r2, r1]
 80093f2:	f000 fa81 	bl	80098f8 <__malloc_unlock>
 80093f6:	e769      	b.n	80092cc <_malloc_r+0x58>
 80093f8:	2400      	movs	r4, #0
 80093fa:	230c      	movs	r3, #12
 80093fc:	4620      	mov	r0, r4
 80093fe:	6033      	str	r3, [r6, #0]
 8009400:	b003      	add	sp, #12
 8009402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009406:	217e      	movs	r1, #126	; 0x7e
 8009408:	203f      	movs	r0, #63	; 0x3f
 800940a:	e773      	b.n	80092f4 <_malloc_r+0x80>
 800940c:	4423      	add	r3, r4
 800940e:	68e1      	ldr	r1, [r4, #12]
 8009410:	685a      	ldr	r2, [r3, #4]
 8009412:	68a5      	ldr	r5, [r4, #8]
 8009414:	f042 0201 	orr.w	r2, r2, #1
 8009418:	60e9      	str	r1, [r5, #12]
 800941a:	4630      	mov	r0, r6
 800941c:	608d      	str	r5, [r1, #8]
 800941e:	605a      	str	r2, [r3, #4]
 8009420:	f000 fa6a 	bl	80098f8 <__malloc_unlock>
 8009424:	3408      	adds	r4, #8
 8009426:	4620      	mov	r0, r4
 8009428:	b003      	add	sp, #12
 800942a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800942e:	4423      	add	r3, r4
 8009430:	4630      	mov	r0, r6
 8009432:	685a      	ldr	r2, [r3, #4]
 8009434:	f042 0201 	orr.w	r2, r2, #1
 8009438:	605a      	str	r2, [r3, #4]
 800943a:	f000 fa5d 	bl	80098f8 <__malloc_unlock>
 800943e:	3408      	adds	r4, #8
 8009440:	4620      	mov	r0, r4
 8009442:	b003      	add	sp, #12
 8009444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009448:	68bc      	ldr	r4, [r7, #8]
 800944a:	6863      	ldr	r3, [r4, #4]
 800944c:	f023 0803 	bic.w	r8, r3, #3
 8009450:	4545      	cmp	r5, r8
 8009452:	d804      	bhi.n	800945e <_malloc_r+0x1ea>
 8009454:	ebc5 0308 	rsb	r3, r5, r8
 8009458:	2b0f      	cmp	r3, #15
 800945a:	f300 808c 	bgt.w	8009576 <_malloc_r+0x302>
 800945e:	4b53      	ldr	r3, [pc, #332]	; (80095ac <_malloc_r+0x338>)
 8009460:	f8df a158 	ldr.w	sl, [pc, #344]	; 80095bc <_malloc_r+0x348>
 8009464:	681a      	ldr	r2, [r3, #0]
 8009466:	f8da 3000 	ldr.w	r3, [sl]
 800946a:	3301      	adds	r3, #1
 800946c:	442a      	add	r2, r5
 800946e:	eb04 0b08 	add.w	fp, r4, r8
 8009472:	f000 8150 	beq.w	8009716 <_malloc_r+0x4a2>
 8009476:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800947a:	320f      	adds	r2, #15
 800947c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8009480:	f022 020f 	bic.w	r2, r2, #15
 8009484:	4611      	mov	r1, r2
 8009486:	4630      	mov	r0, r6
 8009488:	9201      	str	r2, [sp, #4]
 800948a:	f7f8 fae1 	bl	8001a50 <_sbrk_r>
 800948e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009492:	4681      	mov	r9, r0
 8009494:	9a01      	ldr	r2, [sp, #4]
 8009496:	f000 8147 	beq.w	8009728 <_malloc_r+0x4b4>
 800949a:	4583      	cmp	fp, r0
 800949c:	f200 80ee 	bhi.w	800967c <_malloc_r+0x408>
 80094a0:	4b43      	ldr	r3, [pc, #268]	; (80095b0 <_malloc_r+0x33c>)
 80094a2:	6819      	ldr	r1, [r3, #0]
 80094a4:	45cb      	cmp	fp, r9
 80094a6:	4411      	add	r1, r2
 80094a8:	6019      	str	r1, [r3, #0]
 80094aa:	f000 8142 	beq.w	8009732 <_malloc_r+0x4be>
 80094ae:	f8da 0000 	ldr.w	r0, [sl]
 80094b2:	f8df e108 	ldr.w	lr, [pc, #264]	; 80095bc <_malloc_r+0x348>
 80094b6:	3001      	adds	r0, #1
 80094b8:	bf1b      	ittet	ne
 80094ba:	ebcb 0b09 	rsbne	fp, fp, r9
 80094be:	4459      	addne	r1, fp
 80094c0:	f8ce 9000 	streq.w	r9, [lr]
 80094c4:	6019      	strne	r1, [r3, #0]
 80094c6:	f019 0107 	ands.w	r1, r9, #7
 80094ca:	f000 8107 	beq.w	80096dc <_malloc_r+0x468>
 80094ce:	f1c1 0008 	rsb	r0, r1, #8
 80094d2:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
 80094d6:	4481      	add	r9, r0
 80094d8:	3108      	adds	r1, #8
 80094da:	444a      	add	r2, r9
 80094dc:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80094e0:	ebc2 0a01 	rsb	sl, r2, r1
 80094e4:	4651      	mov	r1, sl
 80094e6:	4630      	mov	r0, r6
 80094e8:	9301      	str	r3, [sp, #4]
 80094ea:	f7f8 fab1 	bl	8001a50 <_sbrk_r>
 80094ee:	1c43      	adds	r3, r0, #1
 80094f0:	9b01      	ldr	r3, [sp, #4]
 80094f2:	f000 812c 	beq.w	800974e <_malloc_r+0x4da>
 80094f6:	ebc9 0200 	rsb	r2, r9, r0
 80094fa:	4452      	add	r2, sl
 80094fc:	f042 0201 	orr.w	r2, r2, #1
 8009500:	6819      	ldr	r1, [r3, #0]
 8009502:	f8c7 9008 	str.w	r9, [r7, #8]
 8009506:	4451      	add	r1, sl
 8009508:	42bc      	cmp	r4, r7
 800950a:	f8c9 2004 	str.w	r2, [r9, #4]
 800950e:	6019      	str	r1, [r3, #0]
 8009510:	f8df a09c 	ldr.w	sl, [pc, #156]	; 80095b0 <_malloc_r+0x33c>
 8009514:	d016      	beq.n	8009544 <_malloc_r+0x2d0>
 8009516:	f1b8 0f0f 	cmp.w	r8, #15
 800951a:	f240 80ee 	bls.w	80096fa <_malloc_r+0x486>
 800951e:	6862      	ldr	r2, [r4, #4]
 8009520:	f1a8 030c 	sub.w	r3, r8, #12
 8009524:	f023 0307 	bic.w	r3, r3, #7
 8009528:	18e0      	adds	r0, r4, r3
 800952a:	f002 0201 	and.w	r2, r2, #1
 800952e:	f04f 0e05 	mov.w	lr, #5
 8009532:	431a      	orrs	r2, r3
 8009534:	2b0f      	cmp	r3, #15
 8009536:	6062      	str	r2, [r4, #4]
 8009538:	f8c0 e004 	str.w	lr, [r0, #4]
 800953c:	f8c0 e008 	str.w	lr, [r0, #8]
 8009540:	f200 8109 	bhi.w	8009756 <_malloc_r+0x4e2>
 8009544:	4b1b      	ldr	r3, [pc, #108]	; (80095b4 <_malloc_r+0x340>)
 8009546:	68bc      	ldr	r4, [r7, #8]
 8009548:	681a      	ldr	r2, [r3, #0]
 800954a:	4291      	cmp	r1, r2
 800954c:	bf88      	it	hi
 800954e:	6019      	strhi	r1, [r3, #0]
 8009550:	4b19      	ldr	r3, [pc, #100]	; (80095b8 <_malloc_r+0x344>)
 8009552:	681a      	ldr	r2, [r3, #0]
 8009554:	4291      	cmp	r1, r2
 8009556:	6862      	ldr	r2, [r4, #4]
 8009558:	bf88      	it	hi
 800955a:	6019      	strhi	r1, [r3, #0]
 800955c:	f022 0203 	bic.w	r2, r2, #3
 8009560:	4295      	cmp	r5, r2
 8009562:	eba2 0305 	sub.w	r3, r2, r5
 8009566:	d801      	bhi.n	800956c <_malloc_r+0x2f8>
 8009568:	2b0f      	cmp	r3, #15
 800956a:	dc04      	bgt.n	8009576 <_malloc_r+0x302>
 800956c:	4630      	mov	r0, r6
 800956e:	f000 f9c3 	bl	80098f8 <__malloc_unlock>
 8009572:	2400      	movs	r4, #0
 8009574:	e6aa      	b.n	80092cc <_malloc_r+0x58>
 8009576:	1962      	adds	r2, r4, r5
 8009578:	f043 0301 	orr.w	r3, r3, #1
 800957c:	f045 0501 	orr.w	r5, r5, #1
 8009580:	6065      	str	r5, [r4, #4]
 8009582:	4630      	mov	r0, r6
 8009584:	60ba      	str	r2, [r7, #8]
 8009586:	6053      	str	r3, [r2, #4]
 8009588:	f000 f9b6 	bl	80098f8 <__malloc_unlock>
 800958c:	3408      	adds	r4, #8
 800958e:	4620      	mov	r0, r4
 8009590:	b003      	add	sp, #12
 8009592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009596:	2814      	cmp	r0, #20
 8009598:	d968      	bls.n	800966c <_malloc_r+0x3f8>
 800959a:	2854      	cmp	r0, #84	; 0x54
 800959c:	f200 8097 	bhi.w	80096ce <_malloc_r+0x45a>
 80095a0:	0b28      	lsrs	r0, r5, #12
 80095a2:	306e      	adds	r0, #110	; 0x6e
 80095a4:	0041      	lsls	r1, r0, #1
 80095a6:	e6a5      	b.n	80092f4 <_malloc_r+0x80>
 80095a8:	20000688 	.word	0x20000688
 80095ac:	20000ed0 	.word	0x20000ed0
 80095b0:	20000ed4 	.word	0x20000ed4
 80095b4:	20000ecc 	.word	0x20000ecc
 80095b8:	20000ec8 	.word	0x20000ec8
 80095bc:	20000a94 	.word	0x20000a94
 80095c0:	0a5a      	lsrs	r2, r3, #9
 80095c2:	2a04      	cmp	r2, #4
 80095c4:	d955      	bls.n	8009672 <_malloc_r+0x3fe>
 80095c6:	2a14      	cmp	r2, #20
 80095c8:	f200 80a7 	bhi.w	800971a <_malloc_r+0x4a6>
 80095cc:	325b      	adds	r2, #91	; 0x5b
 80095ce:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 80095d2:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
 80095d6:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009794 <_malloc_r+0x520>
 80095da:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80095de:	4561      	cmp	r1, ip
 80095e0:	d07f      	beq.n	80096e2 <_malloc_r+0x46e>
 80095e2:	684a      	ldr	r2, [r1, #4]
 80095e4:	f022 0203 	bic.w	r2, r2, #3
 80095e8:	4293      	cmp	r3, r2
 80095ea:	d202      	bcs.n	80095f2 <_malloc_r+0x37e>
 80095ec:	6889      	ldr	r1, [r1, #8]
 80095ee:	458c      	cmp	ip, r1
 80095f0:	d1f7      	bne.n	80095e2 <_malloc_r+0x36e>
 80095f2:	68ca      	ldr	r2, [r1, #12]
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	60e2      	str	r2, [r4, #12]
 80095f8:	60a1      	str	r1, [r4, #8]
 80095fa:	6094      	str	r4, [r2, #8]
 80095fc:	60cc      	str	r4, [r1, #12]
 80095fe:	e6bb      	b.n	8009378 <_malloc_r+0x104>
 8009600:	1963      	adds	r3, r4, r5
 8009602:	f042 0701 	orr.w	r7, r2, #1
 8009606:	f045 0501 	orr.w	r5, r5, #1
 800960a:	6065      	str	r5, [r4, #4]
 800960c:	4630      	mov	r0, r6
 800960e:	614b      	str	r3, [r1, #20]
 8009610:	610b      	str	r3, [r1, #16]
 8009612:	f8c3 e00c 	str.w	lr, [r3, #12]
 8009616:	f8c3 e008 	str.w	lr, [r3, #8]
 800961a:	605f      	str	r7, [r3, #4]
 800961c:	509a      	str	r2, [r3, r2]
 800961e:	3408      	adds	r4, #8
 8009620:	f000 f96a 	bl	80098f8 <__malloc_unlock>
 8009624:	e652      	b.n	80092cc <_malloc_r+0x58>
 8009626:	684b      	ldr	r3, [r1, #4]
 8009628:	e6a6      	b.n	8009378 <_malloc_r+0x104>
 800962a:	f109 0901 	add.w	r9, r9, #1
 800962e:	f019 0f03 	tst.w	r9, #3
 8009632:	f10c 0c08 	add.w	ip, ip, #8
 8009636:	f47f aeb1 	bne.w	800939c <_malloc_r+0x128>
 800963a:	e02c      	b.n	8009696 <_malloc_r+0x422>
 800963c:	f104 0308 	add.w	r3, r4, #8
 8009640:	6964      	ldr	r4, [r4, #20]
 8009642:	42a3      	cmp	r3, r4
 8009644:	bf08      	it	eq
 8009646:	3002      	addeq	r0, #2
 8009648:	f43f ae69 	beq.w	800931e <_malloc_r+0xaa>
 800964c:	e62e      	b.n	80092ac <_malloc_r+0x38>
 800964e:	441a      	add	r2, r3
 8009650:	461c      	mov	r4, r3
 8009652:	6851      	ldr	r1, [r2, #4]
 8009654:	68db      	ldr	r3, [r3, #12]
 8009656:	f854 5f08 	ldr.w	r5, [r4, #8]!
 800965a:	f041 0101 	orr.w	r1, r1, #1
 800965e:	6051      	str	r1, [r2, #4]
 8009660:	4630      	mov	r0, r6
 8009662:	60eb      	str	r3, [r5, #12]
 8009664:	609d      	str	r5, [r3, #8]
 8009666:	f000 f947 	bl	80098f8 <__malloc_unlock>
 800966a:	e62f      	b.n	80092cc <_malloc_r+0x58>
 800966c:	305b      	adds	r0, #91	; 0x5b
 800966e:	0041      	lsls	r1, r0, #1
 8009670:	e640      	b.n	80092f4 <_malloc_r+0x80>
 8009672:	099a      	lsrs	r2, r3, #6
 8009674:	3238      	adds	r2, #56	; 0x38
 8009676:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 800967a:	e7aa      	b.n	80095d2 <_malloc_r+0x35e>
 800967c:	42bc      	cmp	r4, r7
 800967e:	4b45      	ldr	r3, [pc, #276]	; (8009794 <_malloc_r+0x520>)
 8009680:	f43f af0e 	beq.w	80094a0 <_malloc_r+0x22c>
 8009684:	689c      	ldr	r4, [r3, #8]
 8009686:	6862      	ldr	r2, [r4, #4]
 8009688:	f022 0203 	bic.w	r2, r2, #3
 800968c:	e768      	b.n	8009560 <_malloc_r+0x2ec>
 800968e:	f8d8 8000 	ldr.w	r8, [r8]
 8009692:	4598      	cmp	r8, r3
 8009694:	d17c      	bne.n	8009790 <_malloc_r+0x51c>
 8009696:	f010 0f03 	tst.w	r0, #3
 800969a:	f1a8 0308 	sub.w	r3, r8, #8
 800969e:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 80096a2:	d1f4      	bne.n	800968e <_malloc_r+0x41a>
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	ea23 0304 	bic.w	r3, r3, r4
 80096aa:	607b      	str	r3, [r7, #4]
 80096ac:	0064      	lsls	r4, r4, #1
 80096ae:	429c      	cmp	r4, r3
 80096b0:	f63f aeca 	bhi.w	8009448 <_malloc_r+0x1d4>
 80096b4:	2c00      	cmp	r4, #0
 80096b6:	f43f aec7 	beq.w	8009448 <_malloc_r+0x1d4>
 80096ba:	4223      	tst	r3, r4
 80096bc:	4648      	mov	r0, r9
 80096be:	f47f ae69 	bne.w	8009394 <_malloc_r+0x120>
 80096c2:	0064      	lsls	r4, r4, #1
 80096c4:	4223      	tst	r3, r4
 80096c6:	f100 0004 	add.w	r0, r0, #4
 80096ca:	d0fa      	beq.n	80096c2 <_malloc_r+0x44e>
 80096cc:	e662      	b.n	8009394 <_malloc_r+0x120>
 80096ce:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 80096d2:	d818      	bhi.n	8009706 <_malloc_r+0x492>
 80096d4:	0be8      	lsrs	r0, r5, #15
 80096d6:	3077      	adds	r0, #119	; 0x77
 80096d8:	0041      	lsls	r1, r0, #1
 80096da:	e60b      	b.n	80092f4 <_malloc_r+0x80>
 80096dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80096e0:	e6fb      	b.n	80094da <_malloc_r+0x266>
 80096e2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80096e6:	1092      	asrs	r2, r2, #2
 80096e8:	f04f 0c01 	mov.w	ip, #1
 80096ec:	fa0c f202 	lsl.w	r2, ip, r2
 80096f0:	4313      	orrs	r3, r2
 80096f2:	f8c8 3004 	str.w	r3, [r8, #4]
 80096f6:	460a      	mov	r2, r1
 80096f8:	e77d      	b.n	80095f6 <_malloc_r+0x382>
 80096fa:	2301      	movs	r3, #1
 80096fc:	f8c9 3004 	str.w	r3, [r9, #4]
 8009700:	464c      	mov	r4, r9
 8009702:	2200      	movs	r2, #0
 8009704:	e72c      	b.n	8009560 <_malloc_r+0x2ec>
 8009706:	f240 5354 	movw	r3, #1364	; 0x554
 800970a:	4298      	cmp	r0, r3
 800970c:	d81c      	bhi.n	8009748 <_malloc_r+0x4d4>
 800970e:	0ca8      	lsrs	r0, r5, #18
 8009710:	307c      	adds	r0, #124	; 0x7c
 8009712:	0041      	lsls	r1, r0, #1
 8009714:	e5ee      	b.n	80092f4 <_malloc_r+0x80>
 8009716:	3210      	adds	r2, #16
 8009718:	e6b4      	b.n	8009484 <_malloc_r+0x210>
 800971a:	2a54      	cmp	r2, #84	; 0x54
 800971c:	d823      	bhi.n	8009766 <_malloc_r+0x4f2>
 800971e:	0b1a      	lsrs	r2, r3, #12
 8009720:	326e      	adds	r2, #110	; 0x6e
 8009722:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8009726:	e754      	b.n	80095d2 <_malloc_r+0x35e>
 8009728:	68bc      	ldr	r4, [r7, #8]
 800972a:	6862      	ldr	r2, [r4, #4]
 800972c:	f022 0203 	bic.w	r2, r2, #3
 8009730:	e716      	b.n	8009560 <_malloc_r+0x2ec>
 8009732:	f3cb 000b 	ubfx	r0, fp, #0, #12
 8009736:	2800      	cmp	r0, #0
 8009738:	f47f aeb9 	bne.w	80094ae <_malloc_r+0x23a>
 800973c:	4442      	add	r2, r8
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	f042 0201 	orr.w	r2, r2, #1
 8009744:	605a      	str	r2, [r3, #4]
 8009746:	e6fd      	b.n	8009544 <_malloc_r+0x2d0>
 8009748:	21fc      	movs	r1, #252	; 0xfc
 800974a:	207e      	movs	r0, #126	; 0x7e
 800974c:	e5d2      	b.n	80092f4 <_malloc_r+0x80>
 800974e:	2201      	movs	r2, #1
 8009750:	f04f 0a00 	mov.w	sl, #0
 8009754:	e6d4      	b.n	8009500 <_malloc_r+0x28c>
 8009756:	f104 0108 	add.w	r1, r4, #8
 800975a:	4630      	mov	r0, r6
 800975c:	f7ff fa76 	bl	8008c4c <_free_r>
 8009760:	f8da 1000 	ldr.w	r1, [sl]
 8009764:	e6ee      	b.n	8009544 <_malloc_r+0x2d0>
 8009766:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800976a:	d804      	bhi.n	8009776 <_malloc_r+0x502>
 800976c:	0bda      	lsrs	r2, r3, #15
 800976e:	3277      	adds	r2, #119	; 0x77
 8009770:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8009774:	e72d      	b.n	80095d2 <_malloc_r+0x35e>
 8009776:	f240 5154 	movw	r1, #1364	; 0x554
 800977a:	428a      	cmp	r2, r1
 800977c:	d804      	bhi.n	8009788 <_malloc_r+0x514>
 800977e:	0c9a      	lsrs	r2, r3, #18
 8009780:	327c      	adds	r2, #124	; 0x7c
 8009782:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8009786:	e724      	b.n	80095d2 <_malloc_r+0x35e>
 8009788:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
 800978c:	227e      	movs	r2, #126	; 0x7e
 800978e:	e720      	b.n	80095d2 <_malloc_r+0x35e>
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	e78b      	b.n	80096ac <_malloc_r+0x438>
 8009794:	20000688 	.word	0x20000688

08009798 <memchr>:
 8009798:	0783      	lsls	r3, r0, #30
 800979a:	b470      	push	{r4, r5, r6}
 800979c:	b2c9      	uxtb	r1, r1
 800979e:	d040      	beq.n	8009822 <memchr+0x8a>
 80097a0:	1e54      	subs	r4, r2, #1
 80097a2:	2a00      	cmp	r2, #0
 80097a4:	d03f      	beq.n	8009826 <memchr+0x8e>
 80097a6:	7803      	ldrb	r3, [r0, #0]
 80097a8:	428b      	cmp	r3, r1
 80097aa:	bf18      	it	ne
 80097ac:	1c43      	addne	r3, r0, #1
 80097ae:	d106      	bne.n	80097be <memchr+0x26>
 80097b0:	e01d      	b.n	80097ee <memchr+0x56>
 80097b2:	b1f4      	cbz	r4, 80097f2 <memchr+0x5a>
 80097b4:	7802      	ldrb	r2, [r0, #0]
 80097b6:	428a      	cmp	r2, r1
 80097b8:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80097bc:	d017      	beq.n	80097ee <memchr+0x56>
 80097be:	f013 0f03 	tst.w	r3, #3
 80097c2:	4618      	mov	r0, r3
 80097c4:	f103 0301 	add.w	r3, r3, #1
 80097c8:	d1f3      	bne.n	80097b2 <memchr+0x1a>
 80097ca:	2c03      	cmp	r4, #3
 80097cc:	d814      	bhi.n	80097f8 <memchr+0x60>
 80097ce:	b184      	cbz	r4, 80097f2 <memchr+0x5a>
 80097d0:	7803      	ldrb	r3, [r0, #0]
 80097d2:	428b      	cmp	r3, r1
 80097d4:	d00b      	beq.n	80097ee <memchr+0x56>
 80097d6:	1905      	adds	r5, r0, r4
 80097d8:	1c43      	adds	r3, r0, #1
 80097da:	e002      	b.n	80097e2 <memchr+0x4a>
 80097dc:	7802      	ldrb	r2, [r0, #0]
 80097de:	428a      	cmp	r2, r1
 80097e0:	d005      	beq.n	80097ee <memchr+0x56>
 80097e2:	42ab      	cmp	r3, r5
 80097e4:	4618      	mov	r0, r3
 80097e6:	f103 0301 	add.w	r3, r3, #1
 80097ea:	d1f7      	bne.n	80097dc <memchr+0x44>
 80097ec:	2000      	movs	r0, #0
 80097ee:	bc70      	pop	{r4, r5, r6}
 80097f0:	4770      	bx	lr
 80097f2:	4620      	mov	r0, r4
 80097f4:	bc70      	pop	{r4, r5, r6}
 80097f6:	4770      	bx	lr
 80097f8:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 80097fc:	4602      	mov	r2, r0
 80097fe:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 8009802:	4610      	mov	r0, r2
 8009804:	3204      	adds	r2, #4
 8009806:	6803      	ldr	r3, [r0, #0]
 8009808:	4073      	eors	r3, r6
 800980a:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
 800980e:	ea25 0303 	bic.w	r3, r5, r3
 8009812:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8009816:	d1da      	bne.n	80097ce <memchr+0x36>
 8009818:	3c04      	subs	r4, #4
 800981a:	2c03      	cmp	r4, #3
 800981c:	4610      	mov	r0, r2
 800981e:	d8f0      	bhi.n	8009802 <memchr+0x6a>
 8009820:	e7d5      	b.n	80097ce <memchr+0x36>
 8009822:	4614      	mov	r4, r2
 8009824:	e7d1      	b.n	80097ca <memchr+0x32>
 8009826:	4610      	mov	r0, r2
 8009828:	e7e1      	b.n	80097ee <memchr+0x56>
 800982a:	bf00      	nop

0800982c <memmove>:
 800982c:	4288      	cmp	r0, r1
 800982e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009830:	d90d      	bls.n	800984e <memmove+0x22>
 8009832:	188b      	adds	r3, r1, r2
 8009834:	4298      	cmp	r0, r3
 8009836:	d20a      	bcs.n	800984e <memmove+0x22>
 8009838:	1881      	adds	r1, r0, r2
 800983a:	2a00      	cmp	r2, #0
 800983c:	d054      	beq.n	80098e8 <memmove+0xbc>
 800983e:	1a9a      	subs	r2, r3, r2
 8009840:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009844:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009848:	4293      	cmp	r3, r2
 800984a:	d1f9      	bne.n	8009840 <memmove+0x14>
 800984c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800984e:	2a0f      	cmp	r2, #15
 8009850:	d948      	bls.n	80098e4 <memmove+0xb8>
 8009852:	ea40 0301 	orr.w	r3, r0, r1
 8009856:	079b      	lsls	r3, r3, #30
 8009858:	d147      	bne.n	80098ea <memmove+0xbe>
 800985a:	f100 0410 	add.w	r4, r0, #16
 800985e:	f101 0310 	add.w	r3, r1, #16
 8009862:	4615      	mov	r5, r2
 8009864:	f853 6c10 	ldr.w	r6, [r3, #-16]
 8009868:	f844 6c10 	str.w	r6, [r4, #-16]
 800986c:	f853 6c0c 	ldr.w	r6, [r3, #-12]
 8009870:	f844 6c0c 	str.w	r6, [r4, #-12]
 8009874:	f853 6c08 	ldr.w	r6, [r3, #-8]
 8009878:	f844 6c08 	str.w	r6, [r4, #-8]
 800987c:	3d10      	subs	r5, #16
 800987e:	f853 6c04 	ldr.w	r6, [r3, #-4]
 8009882:	f844 6c04 	str.w	r6, [r4, #-4]
 8009886:	2d0f      	cmp	r5, #15
 8009888:	f103 0310 	add.w	r3, r3, #16
 800988c:	f104 0410 	add.w	r4, r4, #16
 8009890:	d8e8      	bhi.n	8009864 <memmove+0x38>
 8009892:	f1a2 0310 	sub.w	r3, r2, #16
 8009896:	f023 030f 	bic.w	r3, r3, #15
 800989a:	f002 0e0f 	and.w	lr, r2, #15
 800989e:	3310      	adds	r3, #16
 80098a0:	f1be 0f03 	cmp.w	lr, #3
 80098a4:	4419      	add	r1, r3
 80098a6:	4403      	add	r3, r0
 80098a8:	d921      	bls.n	80098ee <memmove+0xc2>
 80098aa:	1f1e      	subs	r6, r3, #4
 80098ac:	460d      	mov	r5, r1
 80098ae:	4674      	mov	r4, lr
 80098b0:	3c04      	subs	r4, #4
 80098b2:	f855 7b04 	ldr.w	r7, [r5], #4
 80098b6:	f846 7f04 	str.w	r7, [r6, #4]!
 80098ba:	2c03      	cmp	r4, #3
 80098bc:	d8f8      	bhi.n	80098b0 <memmove+0x84>
 80098be:	f1ae 0404 	sub.w	r4, lr, #4
 80098c2:	f024 0403 	bic.w	r4, r4, #3
 80098c6:	3404      	adds	r4, #4
 80098c8:	4423      	add	r3, r4
 80098ca:	4421      	add	r1, r4
 80098cc:	f002 0203 	and.w	r2, r2, #3
 80098d0:	b152      	cbz	r2, 80098e8 <memmove+0xbc>
 80098d2:	3b01      	subs	r3, #1
 80098d4:	440a      	add	r2, r1
 80098d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098da:	f803 4f01 	strb.w	r4, [r3, #1]!
 80098de:	4291      	cmp	r1, r2
 80098e0:	d1f9      	bne.n	80098d6 <memmove+0xaa>
 80098e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098e4:	4603      	mov	r3, r0
 80098e6:	e7f3      	b.n	80098d0 <memmove+0xa4>
 80098e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098ea:	4603      	mov	r3, r0
 80098ec:	e7f1      	b.n	80098d2 <memmove+0xa6>
 80098ee:	4672      	mov	r2, lr
 80098f0:	e7ee      	b.n	80098d0 <memmove+0xa4>
 80098f2:	bf00      	nop

080098f4 <__malloc_lock>:
 80098f4:	4770      	bx	lr
 80098f6:	bf00      	nop

080098f8 <__malloc_unlock>:
 80098f8:	4770      	bx	lr
 80098fa:	bf00      	nop

080098fc <_Balloc>:
 80098fc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80098fe:	b570      	push	{r4, r5, r6, lr}
 8009900:	4605      	mov	r5, r0
 8009902:	460c      	mov	r4, r1
 8009904:	b14b      	cbz	r3, 800991a <_Balloc+0x1e>
 8009906:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800990a:	b180      	cbz	r0, 800992e <_Balloc+0x32>
 800990c:	6802      	ldr	r2, [r0, #0]
 800990e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8009912:	2300      	movs	r3, #0
 8009914:	6103      	str	r3, [r0, #16]
 8009916:	60c3      	str	r3, [r0, #12]
 8009918:	bd70      	pop	{r4, r5, r6, pc}
 800991a:	2104      	movs	r1, #4
 800991c:	2221      	movs	r2, #33	; 0x21
 800991e:	f000 fe11 	bl	800a544 <_calloc_r>
 8009922:	64e8      	str	r0, [r5, #76]	; 0x4c
 8009924:	4603      	mov	r3, r0
 8009926:	2800      	cmp	r0, #0
 8009928:	d1ed      	bne.n	8009906 <_Balloc+0xa>
 800992a:	2000      	movs	r0, #0
 800992c:	bd70      	pop	{r4, r5, r6, pc}
 800992e:	2101      	movs	r1, #1
 8009930:	fa01 f604 	lsl.w	r6, r1, r4
 8009934:	1d72      	adds	r2, r6, #5
 8009936:	4628      	mov	r0, r5
 8009938:	0092      	lsls	r2, r2, #2
 800993a:	f000 fe03 	bl	800a544 <_calloc_r>
 800993e:	2800      	cmp	r0, #0
 8009940:	d0f3      	beq.n	800992a <_Balloc+0x2e>
 8009942:	6044      	str	r4, [r0, #4]
 8009944:	6086      	str	r6, [r0, #8]
 8009946:	e7e4      	b.n	8009912 <_Balloc+0x16>

08009948 <_Bfree>:
 8009948:	b131      	cbz	r1, 8009958 <_Bfree+0x10>
 800994a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800994c:	684a      	ldr	r2, [r1, #4]
 800994e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009952:	6008      	str	r0, [r1, #0]
 8009954:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009958:	4770      	bx	lr
 800995a:	bf00      	nop

0800995c <__multadd>:
 800995c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800995e:	690c      	ldr	r4, [r1, #16]
 8009960:	b083      	sub	sp, #12
 8009962:	460d      	mov	r5, r1
 8009964:	4606      	mov	r6, r0
 8009966:	f101 0e14 	add.w	lr, r1, #20
 800996a:	2700      	movs	r7, #0
 800996c:	f8de 1000 	ldr.w	r1, [lr]
 8009970:	b288      	uxth	r0, r1
 8009972:	0c09      	lsrs	r1, r1, #16
 8009974:	fb02 3300 	mla	r3, r2, r0, r3
 8009978:	fb02 f101 	mul.w	r1, r2, r1
 800997c:	eb01 4113 	add.w	r1, r1, r3, lsr #16
 8009980:	3701      	adds	r7, #1
 8009982:	b29b      	uxth	r3, r3
 8009984:	eb03 4301 	add.w	r3, r3, r1, lsl #16
 8009988:	42bc      	cmp	r4, r7
 800998a:	f84e 3b04 	str.w	r3, [lr], #4
 800998e:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8009992:	dceb      	bgt.n	800996c <__multadd+0x10>
 8009994:	b13b      	cbz	r3, 80099a6 <__multadd+0x4a>
 8009996:	68aa      	ldr	r2, [r5, #8]
 8009998:	4294      	cmp	r4, r2
 800999a:	da07      	bge.n	80099ac <__multadd+0x50>
 800999c:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 80099a0:	3401      	adds	r4, #1
 80099a2:	6153      	str	r3, [r2, #20]
 80099a4:	612c      	str	r4, [r5, #16]
 80099a6:	4628      	mov	r0, r5
 80099a8:	b003      	add	sp, #12
 80099aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099ac:	6869      	ldr	r1, [r5, #4]
 80099ae:	9301      	str	r3, [sp, #4]
 80099b0:	3101      	adds	r1, #1
 80099b2:	4630      	mov	r0, r6
 80099b4:	f7ff ffa2 	bl	80098fc <_Balloc>
 80099b8:	692a      	ldr	r2, [r5, #16]
 80099ba:	3202      	adds	r2, #2
 80099bc:	f105 010c 	add.w	r1, r5, #12
 80099c0:	4607      	mov	r7, r0
 80099c2:	0092      	lsls	r2, r2, #2
 80099c4:	300c      	adds	r0, #12
 80099c6:	f7f6 fc4d 	bl	8000264 <memcpy>
 80099ca:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 80099cc:	6869      	ldr	r1, [r5, #4]
 80099ce:	9b01      	ldr	r3, [sp, #4]
 80099d0:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 80099d4:	6028      	str	r0, [r5, #0]
 80099d6:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 80099da:	463d      	mov	r5, r7
 80099dc:	e7de      	b.n	800999c <__multadd+0x40>
 80099de:	bf00      	nop

080099e0 <__hi0bits>:
 80099e0:	0c03      	lsrs	r3, r0, #16
 80099e2:	041b      	lsls	r3, r3, #16
 80099e4:	b9b3      	cbnz	r3, 8009a14 <__hi0bits+0x34>
 80099e6:	0400      	lsls	r0, r0, #16
 80099e8:	2310      	movs	r3, #16
 80099ea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80099ee:	bf04      	itt	eq
 80099f0:	0200      	lsleq	r0, r0, #8
 80099f2:	3308      	addeq	r3, #8
 80099f4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80099f8:	bf04      	itt	eq
 80099fa:	0100      	lsleq	r0, r0, #4
 80099fc:	3304      	addeq	r3, #4
 80099fe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009a02:	bf04      	itt	eq
 8009a04:	0080      	lsleq	r0, r0, #2
 8009a06:	3302      	addeq	r3, #2
 8009a08:	2800      	cmp	r0, #0
 8009a0a:	db07      	blt.n	8009a1c <__hi0bits+0x3c>
 8009a0c:	0042      	lsls	r2, r0, #1
 8009a0e:	d403      	bmi.n	8009a18 <__hi0bits+0x38>
 8009a10:	2020      	movs	r0, #32
 8009a12:	4770      	bx	lr
 8009a14:	2300      	movs	r3, #0
 8009a16:	e7e8      	b.n	80099ea <__hi0bits+0xa>
 8009a18:	1c58      	adds	r0, r3, #1
 8009a1a:	4770      	bx	lr
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	4770      	bx	lr

08009a20 <__lo0bits>:
 8009a20:	6803      	ldr	r3, [r0, #0]
 8009a22:	f013 0207 	ands.w	r2, r3, #7
 8009a26:	d007      	beq.n	8009a38 <__lo0bits+0x18>
 8009a28:	07d9      	lsls	r1, r3, #31
 8009a2a:	d420      	bmi.n	8009a6e <__lo0bits+0x4e>
 8009a2c:	079a      	lsls	r2, r3, #30
 8009a2e:	d420      	bmi.n	8009a72 <__lo0bits+0x52>
 8009a30:	089b      	lsrs	r3, r3, #2
 8009a32:	6003      	str	r3, [r0, #0]
 8009a34:	2002      	movs	r0, #2
 8009a36:	4770      	bx	lr
 8009a38:	b299      	uxth	r1, r3
 8009a3a:	b909      	cbnz	r1, 8009a40 <__lo0bits+0x20>
 8009a3c:	0c1b      	lsrs	r3, r3, #16
 8009a3e:	2210      	movs	r2, #16
 8009a40:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009a44:	bf04      	itt	eq
 8009a46:	0a1b      	lsreq	r3, r3, #8
 8009a48:	3208      	addeq	r2, #8
 8009a4a:	0719      	lsls	r1, r3, #28
 8009a4c:	bf04      	itt	eq
 8009a4e:	091b      	lsreq	r3, r3, #4
 8009a50:	3204      	addeq	r2, #4
 8009a52:	0799      	lsls	r1, r3, #30
 8009a54:	bf04      	itt	eq
 8009a56:	089b      	lsreq	r3, r3, #2
 8009a58:	3202      	addeq	r2, #2
 8009a5a:	07d9      	lsls	r1, r3, #31
 8009a5c:	d404      	bmi.n	8009a68 <__lo0bits+0x48>
 8009a5e:	085b      	lsrs	r3, r3, #1
 8009a60:	d101      	bne.n	8009a66 <__lo0bits+0x46>
 8009a62:	2020      	movs	r0, #32
 8009a64:	4770      	bx	lr
 8009a66:	3201      	adds	r2, #1
 8009a68:	6003      	str	r3, [r0, #0]
 8009a6a:	4610      	mov	r0, r2
 8009a6c:	4770      	bx	lr
 8009a6e:	2000      	movs	r0, #0
 8009a70:	4770      	bx	lr
 8009a72:	085b      	lsrs	r3, r3, #1
 8009a74:	6003      	str	r3, [r0, #0]
 8009a76:	2001      	movs	r0, #1
 8009a78:	4770      	bx	lr
 8009a7a:	bf00      	nop

08009a7c <__i2b>:
 8009a7c:	b510      	push	{r4, lr}
 8009a7e:	460c      	mov	r4, r1
 8009a80:	2101      	movs	r1, #1
 8009a82:	f7ff ff3b 	bl	80098fc <_Balloc>
 8009a86:	2201      	movs	r2, #1
 8009a88:	6144      	str	r4, [r0, #20]
 8009a8a:	6102      	str	r2, [r0, #16]
 8009a8c:	bd10      	pop	{r4, pc}
 8009a8e:	bf00      	nop

08009a90 <__multiply>:
 8009a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a94:	690f      	ldr	r7, [r1, #16]
 8009a96:	6916      	ldr	r6, [r2, #16]
 8009a98:	42b7      	cmp	r7, r6
 8009a9a:	b083      	sub	sp, #12
 8009a9c:	460d      	mov	r5, r1
 8009a9e:	4614      	mov	r4, r2
 8009aa0:	f2c0 808d 	blt.w	8009bbe <__multiply+0x12e>
 8009aa4:	4633      	mov	r3, r6
 8009aa6:	463e      	mov	r6, r7
 8009aa8:	461f      	mov	r7, r3
 8009aaa:	68ab      	ldr	r3, [r5, #8]
 8009aac:	6869      	ldr	r1, [r5, #4]
 8009aae:	eb06 0807 	add.w	r8, r6, r7
 8009ab2:	4598      	cmp	r8, r3
 8009ab4:	bfc8      	it	gt
 8009ab6:	3101      	addgt	r1, #1
 8009ab8:	f7ff ff20 	bl	80098fc <_Balloc>
 8009abc:	f100 0c14 	add.w	ip, r0, #20
 8009ac0:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
 8009ac4:	45cc      	cmp	ip, r9
 8009ac6:	9000      	str	r0, [sp, #0]
 8009ac8:	d205      	bcs.n	8009ad6 <__multiply+0x46>
 8009aca:	4663      	mov	r3, ip
 8009acc:	2100      	movs	r1, #0
 8009ace:	f843 1b04 	str.w	r1, [r3], #4
 8009ad2:	4599      	cmp	r9, r3
 8009ad4:	d8fb      	bhi.n	8009ace <__multiply+0x3e>
 8009ad6:	f104 0214 	add.w	r2, r4, #20
 8009ada:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
 8009ade:	f105 0314 	add.w	r3, r5, #20
 8009ae2:	4552      	cmp	r2, sl
 8009ae4:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
 8009ae8:	d254      	bcs.n	8009b94 <__multiply+0x104>
 8009aea:	f8cd 9004 	str.w	r9, [sp, #4]
 8009aee:	4699      	mov	r9, r3
 8009af0:	f852 3b04 	ldr.w	r3, [r2], #4
 8009af4:	fa1f fb83 	uxth.w	fp, r3
 8009af8:	f1bb 0f00 	cmp.w	fp, #0
 8009afc:	d020      	beq.n	8009b40 <__multiply+0xb0>
 8009afe:	2000      	movs	r0, #0
 8009b00:	464f      	mov	r7, r9
 8009b02:	4666      	mov	r6, ip
 8009b04:	4605      	mov	r5, r0
 8009b06:	e000      	b.n	8009b0a <__multiply+0x7a>
 8009b08:	461e      	mov	r6, r3
 8009b0a:	f857 4b04 	ldr.w	r4, [r7], #4
 8009b0e:	6830      	ldr	r0, [r6, #0]
 8009b10:	b2a1      	uxth	r1, r4
 8009b12:	b283      	uxth	r3, r0
 8009b14:	fb0b 3101 	mla	r1, fp, r1, r3
 8009b18:	0c24      	lsrs	r4, r4, #16
 8009b1a:	0c00      	lsrs	r0, r0, #16
 8009b1c:	194b      	adds	r3, r1, r5
 8009b1e:	fb0b 0004 	mla	r0, fp, r4, r0
 8009b22:	eb00 4013 	add.w	r0, r0, r3, lsr #16
 8009b26:	b299      	uxth	r1, r3
 8009b28:	4633      	mov	r3, r6
 8009b2a:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009b2e:	45be      	cmp	lr, r7
 8009b30:	ea4f 4510 	mov.w	r5, r0, lsr #16
 8009b34:	f843 1b04 	str.w	r1, [r3], #4
 8009b38:	d8e6      	bhi.n	8009b08 <__multiply+0x78>
 8009b3a:	6075      	str	r5, [r6, #4]
 8009b3c:	f852 3c04 	ldr.w	r3, [r2, #-4]
 8009b40:	ea5f 4b13 	movs.w	fp, r3, lsr #16
 8009b44:	d020      	beq.n	8009b88 <__multiply+0xf8>
 8009b46:	f8dc 3000 	ldr.w	r3, [ip]
 8009b4a:	4667      	mov	r7, ip
 8009b4c:	4618      	mov	r0, r3
 8009b4e:	464d      	mov	r5, r9
 8009b50:	2100      	movs	r1, #0
 8009b52:	e000      	b.n	8009b56 <__multiply+0xc6>
 8009b54:	4637      	mov	r7, r6
 8009b56:	882c      	ldrh	r4, [r5, #0]
 8009b58:	0c00      	lsrs	r0, r0, #16
 8009b5a:	fb0b 0004 	mla	r0, fp, r4, r0
 8009b5e:	4401      	add	r1, r0
 8009b60:	b29c      	uxth	r4, r3
 8009b62:	463e      	mov	r6, r7
 8009b64:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
 8009b68:	f846 3b04 	str.w	r3, [r6], #4
 8009b6c:	6878      	ldr	r0, [r7, #4]
 8009b6e:	f855 4b04 	ldr.w	r4, [r5], #4
 8009b72:	b283      	uxth	r3, r0
 8009b74:	0c24      	lsrs	r4, r4, #16
 8009b76:	fb0b 3404 	mla	r4, fp, r4, r3
 8009b7a:	eb04 4311 	add.w	r3, r4, r1, lsr #16
 8009b7e:	45ae      	cmp	lr, r5
 8009b80:	ea4f 4113 	mov.w	r1, r3, lsr #16
 8009b84:	d8e6      	bhi.n	8009b54 <__multiply+0xc4>
 8009b86:	607b      	str	r3, [r7, #4]
 8009b88:	4592      	cmp	sl, r2
 8009b8a:	f10c 0c04 	add.w	ip, ip, #4
 8009b8e:	d8af      	bhi.n	8009af0 <__multiply+0x60>
 8009b90:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009b94:	f1b8 0f00 	cmp.w	r8, #0
 8009b98:	dd0b      	ble.n	8009bb2 <__multiply+0x122>
 8009b9a:	f859 3c04 	ldr.w	r3, [r9, #-4]
 8009b9e:	f1a9 0904 	sub.w	r9, r9, #4
 8009ba2:	b11b      	cbz	r3, 8009bac <__multiply+0x11c>
 8009ba4:	e005      	b.n	8009bb2 <__multiply+0x122>
 8009ba6:	f859 3d04 	ldr.w	r3, [r9, #-4]!
 8009baa:	b913      	cbnz	r3, 8009bb2 <__multiply+0x122>
 8009bac:	f1b8 0801 	subs.w	r8, r8, #1
 8009bb0:	d1f9      	bne.n	8009ba6 <__multiply+0x116>
 8009bb2:	9800      	ldr	r0, [sp, #0]
 8009bb4:	f8c0 8010 	str.w	r8, [r0, #16]
 8009bb8:	b003      	add	sp, #12
 8009bba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bbe:	4615      	mov	r5, r2
 8009bc0:	460c      	mov	r4, r1
 8009bc2:	e772      	b.n	8009aaa <__multiply+0x1a>

08009bc4 <__pow5mult>:
 8009bc4:	f012 0303 	ands.w	r3, r2, #3
 8009bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bcc:	4614      	mov	r4, r2
 8009bce:	4607      	mov	r7, r0
 8009bd0:	460e      	mov	r6, r1
 8009bd2:	d12d      	bne.n	8009c30 <__pow5mult+0x6c>
 8009bd4:	10a4      	asrs	r4, r4, #2
 8009bd6:	d01c      	beq.n	8009c12 <__pow5mult+0x4e>
 8009bd8:	6cbd      	ldr	r5, [r7, #72]	; 0x48
 8009bda:	b395      	cbz	r5, 8009c42 <__pow5mult+0x7e>
 8009bdc:	07e3      	lsls	r3, r4, #31
 8009bde:	f04f 0800 	mov.w	r8, #0
 8009be2:	d406      	bmi.n	8009bf2 <__pow5mult+0x2e>
 8009be4:	1064      	asrs	r4, r4, #1
 8009be6:	d014      	beq.n	8009c12 <__pow5mult+0x4e>
 8009be8:	6828      	ldr	r0, [r5, #0]
 8009bea:	b1a8      	cbz	r0, 8009c18 <__pow5mult+0x54>
 8009bec:	4605      	mov	r5, r0
 8009bee:	07e3      	lsls	r3, r4, #31
 8009bf0:	d5f8      	bpl.n	8009be4 <__pow5mult+0x20>
 8009bf2:	4638      	mov	r0, r7
 8009bf4:	4631      	mov	r1, r6
 8009bf6:	462a      	mov	r2, r5
 8009bf8:	f7ff ff4a 	bl	8009a90 <__multiply>
 8009bfc:	b1b6      	cbz	r6, 8009c2c <__pow5mult+0x68>
 8009bfe:	6872      	ldr	r2, [r6, #4]
 8009c00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009c02:	1064      	asrs	r4, r4, #1
 8009c04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009c08:	6031      	str	r1, [r6, #0]
 8009c0a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 8009c0e:	4606      	mov	r6, r0
 8009c10:	d1ea      	bne.n	8009be8 <__pow5mult+0x24>
 8009c12:	4630      	mov	r0, r6
 8009c14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c18:	4629      	mov	r1, r5
 8009c1a:	462a      	mov	r2, r5
 8009c1c:	4638      	mov	r0, r7
 8009c1e:	f7ff ff37 	bl	8009a90 <__multiply>
 8009c22:	6028      	str	r0, [r5, #0]
 8009c24:	f8c0 8000 	str.w	r8, [r0]
 8009c28:	4605      	mov	r5, r0
 8009c2a:	e7e0      	b.n	8009bee <__pow5mult+0x2a>
 8009c2c:	4606      	mov	r6, r0
 8009c2e:	e7d9      	b.n	8009be4 <__pow5mult+0x20>
 8009c30:	1e5a      	subs	r2, r3, #1
 8009c32:	4d0b      	ldr	r5, [pc, #44]	; (8009c60 <__pow5mult+0x9c>)
 8009c34:	2300      	movs	r3, #0
 8009c36:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8009c3a:	f7ff fe8f 	bl	800995c <__multadd>
 8009c3e:	4606      	mov	r6, r0
 8009c40:	e7c8      	b.n	8009bd4 <__pow5mult+0x10>
 8009c42:	2101      	movs	r1, #1
 8009c44:	4638      	mov	r0, r7
 8009c46:	f7ff fe59 	bl	80098fc <_Balloc>
 8009c4a:	f240 2171 	movw	r1, #625	; 0x271
 8009c4e:	2201      	movs	r2, #1
 8009c50:	2300      	movs	r3, #0
 8009c52:	6141      	str	r1, [r0, #20]
 8009c54:	6102      	str	r2, [r0, #16]
 8009c56:	4605      	mov	r5, r0
 8009c58:	64b8      	str	r0, [r7, #72]	; 0x48
 8009c5a:	6003      	str	r3, [r0, #0]
 8009c5c:	e7be      	b.n	8009bdc <__pow5mult+0x18>
 8009c5e:	bf00      	nop
 8009c60:	0801b128 	.word	0x0801b128

08009c64 <__lshift>:
 8009c64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c68:	690f      	ldr	r7, [r1, #16]
 8009c6a:	688b      	ldr	r3, [r1, #8]
 8009c6c:	ea4f 1962 	mov.w	r9, r2, asr #5
 8009c70:	444f      	add	r7, r9
 8009c72:	1c7d      	adds	r5, r7, #1
 8009c74:	429d      	cmp	r5, r3
 8009c76:	460e      	mov	r6, r1
 8009c78:	4614      	mov	r4, r2
 8009c7a:	6849      	ldr	r1, [r1, #4]
 8009c7c:	4680      	mov	r8, r0
 8009c7e:	dd04      	ble.n	8009c8a <__lshift+0x26>
 8009c80:	005b      	lsls	r3, r3, #1
 8009c82:	429d      	cmp	r5, r3
 8009c84:	f101 0101 	add.w	r1, r1, #1
 8009c88:	dcfa      	bgt.n	8009c80 <__lshift+0x1c>
 8009c8a:	4640      	mov	r0, r8
 8009c8c:	f7ff fe36 	bl	80098fc <_Balloc>
 8009c90:	f1b9 0f00 	cmp.w	r9, #0
 8009c94:	f100 0114 	add.w	r1, r0, #20
 8009c98:	dd09      	ble.n	8009cae <__lshift+0x4a>
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	469e      	mov	lr, r3
 8009c9e:	460a      	mov	r2, r1
 8009ca0:	3301      	adds	r3, #1
 8009ca2:	454b      	cmp	r3, r9
 8009ca4:	f842 eb04 	str.w	lr, [r2], #4
 8009ca8:	d1fa      	bne.n	8009ca0 <__lshift+0x3c>
 8009caa:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8009cae:	6932      	ldr	r2, [r6, #16]
 8009cb0:	f106 0314 	add.w	r3, r6, #20
 8009cb4:	f014 0c1f 	ands.w	ip, r4, #31
 8009cb8:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
 8009cbc:	d01f      	beq.n	8009cfe <__lshift+0x9a>
 8009cbe:	f1cc 0920 	rsb	r9, ip, #32
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	681c      	ldr	r4, [r3, #0]
 8009cc6:	fa04 f40c 	lsl.w	r4, r4, ip
 8009cca:	4314      	orrs	r4, r2
 8009ccc:	468a      	mov	sl, r1
 8009cce:	f841 4b04 	str.w	r4, [r1], #4
 8009cd2:	f853 4b04 	ldr.w	r4, [r3], #4
 8009cd6:	459e      	cmp	lr, r3
 8009cd8:	fa24 f209 	lsr.w	r2, r4, r9
 8009cdc:	d8f2      	bhi.n	8009cc4 <__lshift+0x60>
 8009cde:	f8ca 2004 	str.w	r2, [sl, #4]
 8009ce2:	b102      	cbz	r2, 8009ce6 <__lshift+0x82>
 8009ce4:	1cbd      	adds	r5, r7, #2
 8009ce6:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8009cea:	6872      	ldr	r2, [r6, #4]
 8009cec:	3d01      	subs	r5, #1
 8009cee:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009cf2:	6105      	str	r5, [r0, #16]
 8009cf4:	6031      	str	r1, [r6, #0]
 8009cf6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 8009cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cfe:	3904      	subs	r1, #4
 8009d00:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d04:	f841 2f04 	str.w	r2, [r1, #4]!
 8009d08:	459e      	cmp	lr, r3
 8009d0a:	d8f9      	bhi.n	8009d00 <__lshift+0x9c>
 8009d0c:	e7eb      	b.n	8009ce6 <__lshift+0x82>
 8009d0e:	bf00      	nop

08009d10 <__mcmp>:
 8009d10:	6902      	ldr	r2, [r0, #16]
 8009d12:	690b      	ldr	r3, [r1, #16]
 8009d14:	1ad2      	subs	r2, r2, r3
 8009d16:	d113      	bne.n	8009d40 <__mcmp+0x30>
 8009d18:	009b      	lsls	r3, r3, #2
 8009d1a:	3014      	adds	r0, #20
 8009d1c:	3114      	adds	r1, #20
 8009d1e:	4419      	add	r1, r3
 8009d20:	b410      	push	{r4}
 8009d22:	4403      	add	r3, r0
 8009d24:	e001      	b.n	8009d2a <__mcmp+0x1a>
 8009d26:	4298      	cmp	r0, r3
 8009d28:	d20c      	bcs.n	8009d44 <__mcmp+0x34>
 8009d2a:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8009d2e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009d32:	4294      	cmp	r4, r2
 8009d34:	d0f7      	beq.n	8009d26 <__mcmp+0x16>
 8009d36:	d309      	bcc.n	8009d4c <__mcmp+0x3c>
 8009d38:	2001      	movs	r0, #1
 8009d3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d3e:	4770      	bx	lr
 8009d40:	4610      	mov	r0, r2
 8009d42:	4770      	bx	lr
 8009d44:	2000      	movs	r0, #0
 8009d46:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d4a:	4770      	bx	lr
 8009d4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009d50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d54:	4770      	bx	lr
 8009d56:	bf00      	nop

08009d58 <__mdiff>:
 8009d58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d5c:	460e      	mov	r6, r1
 8009d5e:	4605      	mov	r5, r0
 8009d60:	4611      	mov	r1, r2
 8009d62:	4630      	mov	r0, r6
 8009d64:	4614      	mov	r4, r2
 8009d66:	f7ff ffd3 	bl	8009d10 <__mcmp>
 8009d6a:	1e07      	subs	r7, r0, #0
 8009d6c:	d054      	beq.n	8009e18 <__mdiff+0xc0>
 8009d6e:	db4d      	blt.n	8009e0c <__mdiff+0xb4>
 8009d70:	f04f 0800 	mov.w	r8, #0
 8009d74:	6871      	ldr	r1, [r6, #4]
 8009d76:	4628      	mov	r0, r5
 8009d78:	f7ff fdc0 	bl	80098fc <_Balloc>
 8009d7c:	6937      	ldr	r7, [r6, #16]
 8009d7e:	6923      	ldr	r3, [r4, #16]
 8009d80:	f8c0 800c 	str.w	r8, [r0, #12]
 8009d84:	3614      	adds	r6, #20
 8009d86:	f104 0214 	add.w	r2, r4, #20
 8009d8a:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
 8009d8e:	f100 0514 	add.w	r5, r0, #20
 8009d92:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
 8009d96:	2300      	movs	r3, #0
 8009d98:	f856 8b04 	ldr.w	r8, [r6], #4
 8009d9c:	f852 4b04 	ldr.w	r4, [r2], #4
 8009da0:	fa13 f388 	uxtah	r3, r3, r8
 8009da4:	b2a1      	uxth	r1, r4
 8009da6:	0c24      	lsrs	r4, r4, #16
 8009da8:	1a59      	subs	r1, r3, r1
 8009daa:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
 8009dae:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009db2:	b289      	uxth	r1, r1
 8009db4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8009db8:	4594      	cmp	ip, r2
 8009dba:	f845 1b04 	str.w	r1, [r5], #4
 8009dbe:	ea4f 4323 	mov.w	r3, r3, asr #16
 8009dc2:	4634      	mov	r4, r6
 8009dc4:	d8e8      	bhi.n	8009d98 <__mdiff+0x40>
 8009dc6:	45b6      	cmp	lr, r6
 8009dc8:	46ac      	mov	ip, r5
 8009dca:	d915      	bls.n	8009df8 <__mdiff+0xa0>
 8009dcc:	f854 2b04 	ldr.w	r2, [r4], #4
 8009dd0:	fa13 f182 	uxtah	r1, r3, r2
 8009dd4:	0c13      	lsrs	r3, r2, #16
 8009dd6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009dda:	b289      	uxth	r1, r1
 8009ddc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8009de0:	45a6      	cmp	lr, r4
 8009de2:	f845 1b04 	str.w	r1, [r5], #4
 8009de6:	ea4f 4323 	mov.w	r3, r3, asr #16
 8009dea:	d8ef      	bhi.n	8009dcc <__mdiff+0x74>
 8009dec:	43f6      	mvns	r6, r6
 8009dee:	4476      	add	r6, lr
 8009df0:	f026 0503 	bic.w	r5, r6, #3
 8009df4:	3504      	adds	r5, #4
 8009df6:	4465      	add	r5, ip
 8009df8:	3d04      	subs	r5, #4
 8009dfa:	b921      	cbnz	r1, 8009e06 <__mdiff+0xae>
 8009dfc:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8009e00:	3f01      	subs	r7, #1
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d0fa      	beq.n	8009dfc <__mdiff+0xa4>
 8009e06:	6107      	str	r7, [r0, #16]
 8009e08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e0c:	4633      	mov	r3, r6
 8009e0e:	f04f 0801 	mov.w	r8, #1
 8009e12:	4626      	mov	r6, r4
 8009e14:	461c      	mov	r4, r3
 8009e16:	e7ad      	b.n	8009d74 <__mdiff+0x1c>
 8009e18:	4628      	mov	r0, r5
 8009e1a:	4639      	mov	r1, r7
 8009e1c:	f7ff fd6e 	bl	80098fc <_Balloc>
 8009e20:	2301      	movs	r3, #1
 8009e22:	6147      	str	r7, [r0, #20]
 8009e24:	6103      	str	r3, [r0, #16]
 8009e26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e2a:	bf00      	nop

08009e2c <__d2b>:
 8009e2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009e30:	ec57 6b10 	vmov	r6, r7, d0
 8009e34:	b083      	sub	sp, #12
 8009e36:	4688      	mov	r8, r1
 8009e38:	2101      	movs	r1, #1
 8009e3a:	463c      	mov	r4, r7
 8009e3c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009e40:	4617      	mov	r7, r2
 8009e42:	f7ff fd5b 	bl	80098fc <_Balloc>
 8009e46:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8009e4a:	4681      	mov	r9, r0
 8009e4c:	b10d      	cbz	r5, 8009e52 <__d2b+0x26>
 8009e4e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8009e52:	9401      	str	r4, [sp, #4]
 8009e54:	b31e      	cbz	r6, 8009e9e <__d2b+0x72>
 8009e56:	a802      	add	r0, sp, #8
 8009e58:	f840 6d08 	str.w	r6, [r0, #-8]!
 8009e5c:	f7ff fde0 	bl	8009a20 <__lo0bits>
 8009e60:	2800      	cmp	r0, #0
 8009e62:	d134      	bne.n	8009ece <__d2b+0xa2>
 8009e64:	e89d 000c 	ldmia.w	sp, {r2, r3}
 8009e68:	f8c9 2014 	str.w	r2, [r9, #20]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	bf14      	ite	ne
 8009e70:	2402      	movne	r4, #2
 8009e72:	2401      	moveq	r4, #1
 8009e74:	f8c9 3018 	str.w	r3, [r9, #24]
 8009e78:	f8c9 4010 	str.w	r4, [r9, #16]
 8009e7c:	b9dd      	cbnz	r5, 8009eb6 <__d2b+0x8a>
 8009e7e:	eb09 0384 	add.w	r3, r9, r4, lsl #2
 8009e82:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009e86:	f8c8 0000 	str.w	r0, [r8]
 8009e8a:	6918      	ldr	r0, [r3, #16]
 8009e8c:	f7ff fda8 	bl	80099e0 <__hi0bits>
 8009e90:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 8009e94:	6038      	str	r0, [r7, #0]
 8009e96:	4648      	mov	r0, r9
 8009e98:	b003      	add	sp, #12
 8009e9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009e9e:	a801      	add	r0, sp, #4
 8009ea0:	f7ff fdbe 	bl	8009a20 <__lo0bits>
 8009ea4:	2401      	movs	r4, #1
 8009ea6:	9b01      	ldr	r3, [sp, #4]
 8009ea8:	f8c9 3014 	str.w	r3, [r9, #20]
 8009eac:	3020      	adds	r0, #32
 8009eae:	f8c9 4010 	str.w	r4, [r9, #16]
 8009eb2:	2d00      	cmp	r5, #0
 8009eb4:	d0e3      	beq.n	8009e7e <__d2b+0x52>
 8009eb6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009eba:	4405      	add	r5, r0
 8009ebc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009ec0:	f8c8 5000 	str.w	r5, [r8]
 8009ec4:	6038      	str	r0, [r7, #0]
 8009ec6:	4648      	mov	r0, r9
 8009ec8:	b003      	add	sp, #12
 8009eca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ece:	e89d 000c 	ldmia.w	sp, {r2, r3}
 8009ed2:	f1c0 0120 	rsb	r1, r0, #32
 8009ed6:	fa03 f101 	lsl.w	r1, r3, r1
 8009eda:	430a      	orrs	r2, r1
 8009edc:	40c3      	lsrs	r3, r0
 8009ede:	9301      	str	r3, [sp, #4]
 8009ee0:	f8c9 2014 	str.w	r2, [r9, #20]
 8009ee4:	e7c2      	b.n	8009e6c <__d2b+0x40>
 8009ee6:	bf00      	nop

08009ee8 <_putc_r>:
 8009ee8:	b570      	push	{r4, r5, r6, lr}
 8009eea:	460d      	mov	r5, r1
 8009eec:	4614      	mov	r4, r2
 8009eee:	4606      	mov	r6, r0
 8009ef0:	b108      	cbz	r0, 8009ef6 <_putc_r+0xe>
 8009ef2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009ef4:	b1d3      	cbz	r3, 8009f2c <_putc_r+0x44>
 8009ef6:	68a3      	ldr	r3, [r4, #8]
 8009ef8:	3b01      	subs	r3, #1
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	60a3      	str	r3, [r4, #8]
 8009efe:	db06      	blt.n	8009f0e <_putc_r+0x26>
 8009f00:	6823      	ldr	r3, [r4, #0]
 8009f02:	701d      	strb	r5, [r3, #0]
 8009f04:	6823      	ldr	r3, [r4, #0]
 8009f06:	1c5a      	adds	r2, r3, #1
 8009f08:	6022      	str	r2, [r4, #0]
 8009f0a:	7818      	ldrb	r0, [r3, #0]
 8009f0c:	bd70      	pop	{r4, r5, r6, pc}
 8009f0e:	69a2      	ldr	r2, [r4, #24]
 8009f10:	4293      	cmp	r3, r2
 8009f12:	db0e      	blt.n	8009f32 <_putc_r+0x4a>
 8009f14:	6823      	ldr	r3, [r4, #0]
 8009f16:	701d      	strb	r5, [r3, #0]
 8009f18:	6823      	ldr	r3, [r4, #0]
 8009f1a:	7819      	ldrb	r1, [r3, #0]
 8009f1c:	290a      	cmp	r1, #10
 8009f1e:	d1f2      	bne.n	8009f06 <_putc_r+0x1e>
 8009f20:	4630      	mov	r0, r6
 8009f22:	4622      	mov	r2, r4
 8009f24:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009f28:	f000 bab8 	b.w	800a49c <__swbuf_r>
 8009f2c:	f7fe fe36 	bl	8008b9c <__sinit>
 8009f30:	e7e1      	b.n	8009ef6 <_putc_r+0xe>
 8009f32:	4630      	mov	r0, r6
 8009f34:	4629      	mov	r1, r5
 8009f36:	4622      	mov	r2, r4
 8009f38:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009f3c:	f000 baae 	b.w	800a49c <__swbuf_r>

08009f40 <_realloc_r>:
 8009f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f44:	4617      	mov	r7, r2
 8009f46:	b083      	sub	sp, #12
 8009f48:	460e      	mov	r6, r1
 8009f4a:	2900      	cmp	r1, #0
 8009f4c:	f000 80e7 	beq.w	800a11e <_realloc_r+0x1de>
 8009f50:	4681      	mov	r9, r0
 8009f52:	f107 050b 	add.w	r5, r7, #11
 8009f56:	f7ff fccd 	bl	80098f4 <__malloc_lock>
 8009f5a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009f5e:	2d16      	cmp	r5, #22
 8009f60:	f023 0403 	bic.w	r4, r3, #3
 8009f64:	f1a6 0808 	sub.w	r8, r6, #8
 8009f68:	d84c      	bhi.n	800a004 <_realloc_r+0xc4>
 8009f6a:	2210      	movs	r2, #16
 8009f6c:	4615      	mov	r5, r2
 8009f6e:	42af      	cmp	r7, r5
 8009f70:	d84d      	bhi.n	800a00e <_realloc_r+0xce>
 8009f72:	4294      	cmp	r4, r2
 8009f74:	f280 8084 	bge.w	800a080 <_realloc_r+0x140>
 8009f78:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 800a328 <_realloc_r+0x3e8>
 8009f7c:	f8db 0008 	ldr.w	r0, [fp, #8]
 8009f80:	eb08 0104 	add.w	r1, r8, r4
 8009f84:	4288      	cmp	r0, r1
 8009f86:	f000 80d6 	beq.w	800a136 <_realloc_r+0x1f6>
 8009f8a:	6848      	ldr	r0, [r1, #4]
 8009f8c:	f020 0e01 	bic.w	lr, r0, #1
 8009f90:	448e      	add	lr, r1
 8009f92:	f8de e004 	ldr.w	lr, [lr, #4]
 8009f96:	f01e 0f01 	tst.w	lr, #1
 8009f9a:	d13f      	bne.n	800a01c <_realloc_r+0xdc>
 8009f9c:	f020 0003 	bic.w	r0, r0, #3
 8009fa0:	4420      	add	r0, r4
 8009fa2:	4290      	cmp	r0, r2
 8009fa4:	f280 80c1 	bge.w	800a12a <_realloc_r+0x1ea>
 8009fa8:	07db      	lsls	r3, r3, #31
 8009faa:	f100 808f 	bmi.w	800a0cc <_realloc_r+0x18c>
 8009fae:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8009fb2:	ebc3 0a08 	rsb	sl, r3, r8
 8009fb6:	f8da 3004 	ldr.w	r3, [sl, #4]
 8009fba:	f023 0303 	bic.w	r3, r3, #3
 8009fbe:	eb00 0e03 	add.w	lr, r0, r3
 8009fc2:	4596      	cmp	lr, r2
 8009fc4:	db34      	blt.n	800a030 <_realloc_r+0xf0>
 8009fc6:	68cb      	ldr	r3, [r1, #12]
 8009fc8:	688a      	ldr	r2, [r1, #8]
 8009fca:	4657      	mov	r7, sl
 8009fcc:	60d3      	str	r3, [r2, #12]
 8009fce:	609a      	str	r2, [r3, #8]
 8009fd0:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8009fd4:	f8da 300c 	ldr.w	r3, [sl, #12]
 8009fd8:	60cb      	str	r3, [r1, #12]
 8009fda:	1f22      	subs	r2, r4, #4
 8009fdc:	2a24      	cmp	r2, #36	; 0x24
 8009fde:	6099      	str	r1, [r3, #8]
 8009fe0:	f200 8136 	bhi.w	800a250 <_realloc_r+0x310>
 8009fe4:	2a13      	cmp	r2, #19
 8009fe6:	f240 80fd 	bls.w	800a1e4 <_realloc_r+0x2a4>
 8009fea:	6833      	ldr	r3, [r6, #0]
 8009fec:	f8ca 3008 	str.w	r3, [sl, #8]
 8009ff0:	6873      	ldr	r3, [r6, #4]
 8009ff2:	f8ca 300c 	str.w	r3, [sl, #12]
 8009ff6:	2a1b      	cmp	r2, #27
 8009ff8:	f200 8140 	bhi.w	800a27c <_realloc_r+0x33c>
 8009ffc:	3608      	adds	r6, #8
 8009ffe:	f10a 0310 	add.w	r3, sl, #16
 800a002:	e0f0      	b.n	800a1e6 <_realloc_r+0x2a6>
 800a004:	f025 0507 	bic.w	r5, r5, #7
 800a008:	2d00      	cmp	r5, #0
 800a00a:	462a      	mov	r2, r5
 800a00c:	daaf      	bge.n	8009f6e <_realloc_r+0x2e>
 800a00e:	230c      	movs	r3, #12
 800a010:	2000      	movs	r0, #0
 800a012:	f8c9 3000 	str.w	r3, [r9]
 800a016:	b003      	add	sp, #12
 800a018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a01c:	07d9      	lsls	r1, r3, #31
 800a01e:	d455      	bmi.n	800a0cc <_realloc_r+0x18c>
 800a020:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800a024:	ebc3 0a08 	rsb	sl, r3, r8
 800a028:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a02c:	f023 0303 	bic.w	r3, r3, #3
 800a030:	4423      	add	r3, r4
 800a032:	4293      	cmp	r3, r2
 800a034:	db4a      	blt.n	800a0cc <_realloc_r+0x18c>
 800a036:	4657      	mov	r7, sl
 800a038:	f8da 100c 	ldr.w	r1, [sl, #12]
 800a03c:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800a040:	1f22      	subs	r2, r4, #4
 800a042:	2a24      	cmp	r2, #36	; 0x24
 800a044:	60c1      	str	r1, [r0, #12]
 800a046:	6088      	str	r0, [r1, #8]
 800a048:	f200 810e 	bhi.w	800a268 <_realloc_r+0x328>
 800a04c:	2a13      	cmp	r2, #19
 800a04e:	f240 8109 	bls.w	800a264 <_realloc_r+0x324>
 800a052:	6831      	ldr	r1, [r6, #0]
 800a054:	f8ca 1008 	str.w	r1, [sl, #8]
 800a058:	6871      	ldr	r1, [r6, #4]
 800a05a:	f8ca 100c 	str.w	r1, [sl, #12]
 800a05e:	2a1b      	cmp	r2, #27
 800a060:	f200 8121 	bhi.w	800a2a6 <_realloc_r+0x366>
 800a064:	3608      	adds	r6, #8
 800a066:	f10a 0210 	add.w	r2, sl, #16
 800a06a:	6831      	ldr	r1, [r6, #0]
 800a06c:	6011      	str	r1, [r2, #0]
 800a06e:	6871      	ldr	r1, [r6, #4]
 800a070:	6051      	str	r1, [r2, #4]
 800a072:	68b1      	ldr	r1, [r6, #8]
 800a074:	6091      	str	r1, [r2, #8]
 800a076:	461c      	mov	r4, r3
 800a078:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a07c:	463e      	mov	r6, r7
 800a07e:	46d0      	mov	r8, sl
 800a080:	1b62      	subs	r2, r4, r5
 800a082:	2a0f      	cmp	r2, #15
 800a084:	f003 0301 	and.w	r3, r3, #1
 800a088:	d80e      	bhi.n	800a0a8 <_realloc_r+0x168>
 800a08a:	4323      	orrs	r3, r4
 800a08c:	4444      	add	r4, r8
 800a08e:	f8c8 3004 	str.w	r3, [r8, #4]
 800a092:	6863      	ldr	r3, [r4, #4]
 800a094:	f043 0301 	orr.w	r3, r3, #1
 800a098:	6063      	str	r3, [r4, #4]
 800a09a:	4648      	mov	r0, r9
 800a09c:	f7ff fc2c 	bl	80098f8 <__malloc_unlock>
 800a0a0:	4630      	mov	r0, r6
 800a0a2:	b003      	add	sp, #12
 800a0a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0a8:	eb08 0105 	add.w	r1, r8, r5
 800a0ac:	431d      	orrs	r5, r3
 800a0ae:	f042 0301 	orr.w	r3, r2, #1
 800a0b2:	440a      	add	r2, r1
 800a0b4:	f8c8 5004 	str.w	r5, [r8, #4]
 800a0b8:	604b      	str	r3, [r1, #4]
 800a0ba:	6853      	ldr	r3, [r2, #4]
 800a0bc:	f043 0301 	orr.w	r3, r3, #1
 800a0c0:	3108      	adds	r1, #8
 800a0c2:	6053      	str	r3, [r2, #4]
 800a0c4:	4648      	mov	r0, r9
 800a0c6:	f7fe fdc1 	bl	8008c4c <_free_r>
 800a0ca:	e7e6      	b.n	800a09a <_realloc_r+0x15a>
 800a0cc:	4639      	mov	r1, r7
 800a0ce:	4648      	mov	r0, r9
 800a0d0:	f7ff f8d0 	bl	8009274 <_malloc_r>
 800a0d4:	4607      	mov	r7, r0
 800a0d6:	b1d8      	cbz	r0, 800a110 <_realloc_r+0x1d0>
 800a0d8:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a0dc:	f023 0201 	bic.w	r2, r3, #1
 800a0e0:	4442      	add	r2, r8
 800a0e2:	f1a0 0108 	sub.w	r1, r0, #8
 800a0e6:	4291      	cmp	r1, r2
 800a0e8:	f000 80ac 	beq.w	800a244 <_realloc_r+0x304>
 800a0ec:	1f22      	subs	r2, r4, #4
 800a0ee:	2a24      	cmp	r2, #36	; 0x24
 800a0f0:	f200 8099 	bhi.w	800a226 <_realloc_r+0x2e6>
 800a0f4:	2a13      	cmp	r2, #19
 800a0f6:	d86a      	bhi.n	800a1ce <_realloc_r+0x28e>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	4632      	mov	r2, r6
 800a0fc:	6811      	ldr	r1, [r2, #0]
 800a0fe:	6019      	str	r1, [r3, #0]
 800a100:	6851      	ldr	r1, [r2, #4]
 800a102:	6059      	str	r1, [r3, #4]
 800a104:	6892      	ldr	r2, [r2, #8]
 800a106:	609a      	str	r2, [r3, #8]
 800a108:	4631      	mov	r1, r6
 800a10a:	4648      	mov	r0, r9
 800a10c:	f7fe fd9e 	bl	8008c4c <_free_r>
 800a110:	4648      	mov	r0, r9
 800a112:	f7ff fbf1 	bl	80098f8 <__malloc_unlock>
 800a116:	4638      	mov	r0, r7
 800a118:	b003      	add	sp, #12
 800a11a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a11e:	4611      	mov	r1, r2
 800a120:	b003      	add	sp, #12
 800a122:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a126:	f7ff b8a5 	b.w	8009274 <_malloc_r>
 800a12a:	68ca      	ldr	r2, [r1, #12]
 800a12c:	6889      	ldr	r1, [r1, #8]
 800a12e:	4604      	mov	r4, r0
 800a130:	60ca      	str	r2, [r1, #12]
 800a132:	6091      	str	r1, [r2, #8]
 800a134:	e7a4      	b.n	800a080 <_realloc_r+0x140>
 800a136:	6841      	ldr	r1, [r0, #4]
 800a138:	f021 0103 	bic.w	r1, r1, #3
 800a13c:	4421      	add	r1, r4
 800a13e:	f105 0010 	add.w	r0, r5, #16
 800a142:	4281      	cmp	r1, r0
 800a144:	da5b      	bge.n	800a1fe <_realloc_r+0x2be>
 800a146:	07db      	lsls	r3, r3, #31
 800a148:	d4c0      	bmi.n	800a0cc <_realloc_r+0x18c>
 800a14a:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800a14e:	ebc3 0a08 	rsb	sl, r3, r8
 800a152:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a156:	f023 0303 	bic.w	r3, r3, #3
 800a15a:	eb01 0c03 	add.w	ip, r1, r3
 800a15e:	4560      	cmp	r0, ip
 800a160:	f73f af66 	bgt.w	800a030 <_realloc_r+0xf0>
 800a164:	4657      	mov	r7, sl
 800a166:	f8da 300c 	ldr.w	r3, [sl, #12]
 800a16a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800a16e:	1f22      	subs	r2, r4, #4
 800a170:	2a24      	cmp	r2, #36	; 0x24
 800a172:	60cb      	str	r3, [r1, #12]
 800a174:	6099      	str	r1, [r3, #8]
 800a176:	f200 80b8 	bhi.w	800a2ea <_realloc_r+0x3aa>
 800a17a:	2a13      	cmp	r2, #19
 800a17c:	f240 80a9 	bls.w	800a2d2 <_realloc_r+0x392>
 800a180:	6833      	ldr	r3, [r6, #0]
 800a182:	f8ca 3008 	str.w	r3, [sl, #8]
 800a186:	6873      	ldr	r3, [r6, #4]
 800a188:	f8ca 300c 	str.w	r3, [sl, #12]
 800a18c:	2a1b      	cmp	r2, #27
 800a18e:	f200 80b5 	bhi.w	800a2fc <_realloc_r+0x3bc>
 800a192:	3608      	adds	r6, #8
 800a194:	f10a 0310 	add.w	r3, sl, #16
 800a198:	6832      	ldr	r2, [r6, #0]
 800a19a:	601a      	str	r2, [r3, #0]
 800a19c:	6872      	ldr	r2, [r6, #4]
 800a19e:	605a      	str	r2, [r3, #4]
 800a1a0:	68b2      	ldr	r2, [r6, #8]
 800a1a2:	609a      	str	r2, [r3, #8]
 800a1a4:	eb0a 0205 	add.w	r2, sl, r5
 800a1a8:	ebc5 030c 	rsb	r3, r5, ip
 800a1ac:	f043 0301 	orr.w	r3, r3, #1
 800a1b0:	f8cb 2008 	str.w	r2, [fp, #8]
 800a1b4:	6053      	str	r3, [r2, #4]
 800a1b6:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a1ba:	f003 0301 	and.w	r3, r3, #1
 800a1be:	431d      	orrs	r5, r3
 800a1c0:	4648      	mov	r0, r9
 800a1c2:	f8ca 5004 	str.w	r5, [sl, #4]
 800a1c6:	f7ff fb97 	bl	80098f8 <__malloc_unlock>
 800a1ca:	4638      	mov	r0, r7
 800a1cc:	e769      	b.n	800a0a2 <_realloc_r+0x162>
 800a1ce:	6833      	ldr	r3, [r6, #0]
 800a1d0:	6003      	str	r3, [r0, #0]
 800a1d2:	6873      	ldr	r3, [r6, #4]
 800a1d4:	6043      	str	r3, [r0, #4]
 800a1d6:	2a1b      	cmp	r2, #27
 800a1d8:	d829      	bhi.n	800a22e <_realloc_r+0x2ee>
 800a1da:	f100 0308 	add.w	r3, r0, #8
 800a1de:	f106 0208 	add.w	r2, r6, #8
 800a1e2:	e78b      	b.n	800a0fc <_realloc_r+0x1bc>
 800a1e4:	463b      	mov	r3, r7
 800a1e6:	6832      	ldr	r2, [r6, #0]
 800a1e8:	601a      	str	r2, [r3, #0]
 800a1ea:	6872      	ldr	r2, [r6, #4]
 800a1ec:	605a      	str	r2, [r3, #4]
 800a1ee:	68b2      	ldr	r2, [r6, #8]
 800a1f0:	609a      	str	r2, [r3, #8]
 800a1f2:	463e      	mov	r6, r7
 800a1f4:	4674      	mov	r4, lr
 800a1f6:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a1fa:	46d0      	mov	r8, sl
 800a1fc:	e740      	b.n	800a080 <_realloc_r+0x140>
 800a1fe:	eb08 0205 	add.w	r2, r8, r5
 800a202:	1b4b      	subs	r3, r1, r5
 800a204:	f043 0301 	orr.w	r3, r3, #1
 800a208:	f8cb 2008 	str.w	r2, [fp, #8]
 800a20c:	6053      	str	r3, [r2, #4]
 800a20e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a212:	f003 0301 	and.w	r3, r3, #1
 800a216:	431d      	orrs	r5, r3
 800a218:	4648      	mov	r0, r9
 800a21a:	f846 5c04 	str.w	r5, [r6, #-4]
 800a21e:	f7ff fb6b 	bl	80098f8 <__malloc_unlock>
 800a222:	4630      	mov	r0, r6
 800a224:	e73d      	b.n	800a0a2 <_realloc_r+0x162>
 800a226:	4631      	mov	r1, r6
 800a228:	f7ff fb00 	bl	800982c <memmove>
 800a22c:	e76c      	b.n	800a108 <_realloc_r+0x1c8>
 800a22e:	68b3      	ldr	r3, [r6, #8]
 800a230:	6083      	str	r3, [r0, #8]
 800a232:	68f3      	ldr	r3, [r6, #12]
 800a234:	60c3      	str	r3, [r0, #12]
 800a236:	2a24      	cmp	r2, #36	; 0x24
 800a238:	d02c      	beq.n	800a294 <_realloc_r+0x354>
 800a23a:	f100 0310 	add.w	r3, r0, #16
 800a23e:	f106 0210 	add.w	r2, r6, #16
 800a242:	e75b      	b.n	800a0fc <_realloc_r+0x1bc>
 800a244:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800a248:	f022 0203 	bic.w	r2, r2, #3
 800a24c:	4414      	add	r4, r2
 800a24e:	e717      	b.n	800a080 <_realloc_r+0x140>
 800a250:	4631      	mov	r1, r6
 800a252:	4638      	mov	r0, r7
 800a254:	4674      	mov	r4, lr
 800a256:	463e      	mov	r6, r7
 800a258:	f7ff fae8 	bl	800982c <memmove>
 800a25c:	46d0      	mov	r8, sl
 800a25e:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a262:	e70d      	b.n	800a080 <_realloc_r+0x140>
 800a264:	463a      	mov	r2, r7
 800a266:	e700      	b.n	800a06a <_realloc_r+0x12a>
 800a268:	4631      	mov	r1, r6
 800a26a:	4638      	mov	r0, r7
 800a26c:	461c      	mov	r4, r3
 800a26e:	463e      	mov	r6, r7
 800a270:	f7ff fadc 	bl	800982c <memmove>
 800a274:	46d0      	mov	r8, sl
 800a276:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a27a:	e701      	b.n	800a080 <_realloc_r+0x140>
 800a27c:	68b3      	ldr	r3, [r6, #8]
 800a27e:	f8ca 3010 	str.w	r3, [sl, #16]
 800a282:	68f3      	ldr	r3, [r6, #12]
 800a284:	f8ca 3014 	str.w	r3, [sl, #20]
 800a288:	2a24      	cmp	r2, #36	; 0x24
 800a28a:	d018      	beq.n	800a2be <_realloc_r+0x37e>
 800a28c:	3610      	adds	r6, #16
 800a28e:	f10a 0318 	add.w	r3, sl, #24
 800a292:	e7a8      	b.n	800a1e6 <_realloc_r+0x2a6>
 800a294:	6933      	ldr	r3, [r6, #16]
 800a296:	6103      	str	r3, [r0, #16]
 800a298:	6973      	ldr	r3, [r6, #20]
 800a29a:	6143      	str	r3, [r0, #20]
 800a29c:	f106 0218 	add.w	r2, r6, #24
 800a2a0:	f100 0318 	add.w	r3, r0, #24
 800a2a4:	e72a      	b.n	800a0fc <_realloc_r+0x1bc>
 800a2a6:	68b1      	ldr	r1, [r6, #8]
 800a2a8:	f8ca 1010 	str.w	r1, [sl, #16]
 800a2ac:	68f1      	ldr	r1, [r6, #12]
 800a2ae:	f8ca 1014 	str.w	r1, [sl, #20]
 800a2b2:	2a24      	cmp	r2, #36	; 0x24
 800a2b4:	d00f      	beq.n	800a2d6 <_realloc_r+0x396>
 800a2b6:	3610      	adds	r6, #16
 800a2b8:	f10a 0218 	add.w	r2, sl, #24
 800a2bc:	e6d5      	b.n	800a06a <_realloc_r+0x12a>
 800a2be:	6933      	ldr	r3, [r6, #16]
 800a2c0:	f8ca 3018 	str.w	r3, [sl, #24]
 800a2c4:	6973      	ldr	r3, [r6, #20]
 800a2c6:	f8ca 301c 	str.w	r3, [sl, #28]
 800a2ca:	3618      	adds	r6, #24
 800a2cc:	f10a 0320 	add.w	r3, sl, #32
 800a2d0:	e789      	b.n	800a1e6 <_realloc_r+0x2a6>
 800a2d2:	463b      	mov	r3, r7
 800a2d4:	e760      	b.n	800a198 <_realloc_r+0x258>
 800a2d6:	6932      	ldr	r2, [r6, #16]
 800a2d8:	f8ca 2018 	str.w	r2, [sl, #24]
 800a2dc:	6972      	ldr	r2, [r6, #20]
 800a2de:	f8ca 201c 	str.w	r2, [sl, #28]
 800a2e2:	3618      	adds	r6, #24
 800a2e4:	f10a 0220 	add.w	r2, sl, #32
 800a2e8:	e6bf      	b.n	800a06a <_realloc_r+0x12a>
 800a2ea:	4631      	mov	r1, r6
 800a2ec:	4638      	mov	r0, r7
 800a2ee:	f8cd c004 	str.w	ip, [sp, #4]
 800a2f2:	f7ff fa9b 	bl	800982c <memmove>
 800a2f6:	f8dd c004 	ldr.w	ip, [sp, #4]
 800a2fa:	e753      	b.n	800a1a4 <_realloc_r+0x264>
 800a2fc:	68b3      	ldr	r3, [r6, #8]
 800a2fe:	f8ca 3010 	str.w	r3, [sl, #16]
 800a302:	68f3      	ldr	r3, [r6, #12]
 800a304:	f8ca 3014 	str.w	r3, [sl, #20]
 800a308:	2a24      	cmp	r2, #36	; 0x24
 800a30a:	d003      	beq.n	800a314 <_realloc_r+0x3d4>
 800a30c:	3610      	adds	r6, #16
 800a30e:	f10a 0318 	add.w	r3, sl, #24
 800a312:	e741      	b.n	800a198 <_realloc_r+0x258>
 800a314:	6933      	ldr	r3, [r6, #16]
 800a316:	f8ca 3018 	str.w	r3, [sl, #24]
 800a31a:	6973      	ldr	r3, [r6, #20]
 800a31c:	f8ca 301c 	str.w	r3, [sl, #28]
 800a320:	3618      	adds	r6, #24
 800a322:	f10a 0320 	add.w	r3, sl, #32
 800a326:	e737      	b.n	800a198 <_realloc_r+0x258>
 800a328:	20000688 	.word	0x20000688

0800a32c <__fpclassifyd>:
 800a32c:	ec53 2b10 	vmov	r2, r3, d0
 800a330:	b410      	push	{r4}
 800a332:	f033 4400 	bics.w	r4, r3, #2147483648	; 0x80000000
 800a336:	d008      	beq.n	800a34a <__fpclassifyd+0x1e>
 800a338:	4911      	ldr	r1, [pc, #68]	; (800a380 <__fpclassifyd+0x54>)
 800a33a:	f5a3 1080 	sub.w	r0, r3, #1048576	; 0x100000
 800a33e:	4288      	cmp	r0, r1
 800a340:	d808      	bhi.n	800a354 <__fpclassifyd+0x28>
 800a342:	2004      	movs	r0, #4
 800a344:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a348:	4770      	bx	lr
 800a34a:	b91a      	cbnz	r2, 800a354 <__fpclassifyd+0x28>
 800a34c:	2002      	movs	r0, #2
 800a34e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a352:	4770      	bx	lr
 800a354:	f103 43ff 	add.w	r3, r3, #2139095040	; 0x7f800000
 800a358:	4909      	ldr	r1, [pc, #36]	; (800a380 <__fpclassifyd+0x54>)
 800a35a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800a35e:	428b      	cmp	r3, r1
 800a360:	d9ef      	bls.n	800a342 <__fpclassifyd+0x16>
 800a362:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800a366:	d201      	bcs.n	800a36c <__fpclassifyd+0x40>
 800a368:	2003      	movs	r0, #3
 800a36a:	e7eb      	b.n	800a344 <__fpclassifyd+0x18>
 800a36c:	4b05      	ldr	r3, [pc, #20]	; (800a384 <__fpclassifyd+0x58>)
 800a36e:	429c      	cmp	r4, r3
 800a370:	d001      	beq.n	800a376 <__fpclassifyd+0x4a>
 800a372:	2000      	movs	r0, #0
 800a374:	e7e6      	b.n	800a344 <__fpclassifyd+0x18>
 800a376:	fab2 f082 	clz	r0, r2
 800a37a:	0940      	lsrs	r0, r0, #5
 800a37c:	e7e2      	b.n	800a344 <__fpclassifyd+0x18>
 800a37e:	bf00      	nop
 800a380:	7fdfffff 	.word	0x7fdfffff
 800a384:	7ff00000 	.word	0x7ff00000

0800a388 <__sread>:
 800a388:	b510      	push	{r4, lr}
 800a38a:	460c      	mov	r4, r1
 800a38c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a390:	f7f7 fc52 	bl	8001c38 <_read_r>
 800a394:	2800      	cmp	r0, #0
 800a396:	db03      	blt.n	800a3a0 <__sread+0x18>
 800a398:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800a39a:	4403      	add	r3, r0
 800a39c:	6523      	str	r3, [r4, #80]	; 0x50
 800a39e:	bd10      	pop	{r4, pc}
 800a3a0:	89a3      	ldrh	r3, [r4, #12]
 800a3a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a3a6:	81a3      	strh	r3, [r4, #12]
 800a3a8:	bd10      	pop	{r4, pc}
 800a3aa:	bf00      	nop

0800a3ac <__swrite>:
 800a3ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3b0:	4616      	mov	r6, r2
 800a3b2:	898a      	ldrh	r2, [r1, #12]
 800a3b4:	461d      	mov	r5, r3
 800a3b6:	05d3      	lsls	r3, r2, #23
 800a3b8:	460c      	mov	r4, r1
 800a3ba:	4607      	mov	r7, r0
 800a3bc:	d506      	bpl.n	800a3cc <__swrite+0x20>
 800a3be:	2200      	movs	r2, #0
 800a3c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3c4:	2302      	movs	r3, #2
 800a3c6:	f7f7 fb67 	bl	8001a98 <_lseek_r>
 800a3ca:	89a2      	ldrh	r2, [r4, #12]
 800a3cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3d0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a3d4:	81a2      	strh	r2, [r4, #12]
 800a3d6:	4638      	mov	r0, r7
 800a3d8:	4632      	mov	r2, r6
 800a3da:	462b      	mov	r3, r5
 800a3dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a3e0:	f7f7 bcb4 	b.w	8001d4c <_write_r>

0800a3e4 <__sseek>:
 800a3e4:	b510      	push	{r4, lr}
 800a3e6:	460c      	mov	r4, r1
 800a3e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3ec:	f7f7 fb54 	bl	8001a98 <_lseek_r>
 800a3f0:	89a3      	ldrh	r3, [r4, #12]
 800a3f2:	1c42      	adds	r2, r0, #1
 800a3f4:	bf0e      	itee	eq
 800a3f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a3fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a3fe:	6520      	strne	r0, [r4, #80]	; 0x50
 800a400:	81a3      	strh	r3, [r4, #12]
 800a402:	bd10      	pop	{r4, pc}

0800a404 <__sclose>:
 800a404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a408:	f7f7 bb3c 	b.w	8001a84 <_close_r>

0800a40c <__sprint_r.part.0>:
 800a40c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800a40e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a412:	049c      	lsls	r4, r3, #18
 800a414:	460f      	mov	r7, r1
 800a416:	4692      	mov	sl, r2
 800a418:	d52b      	bpl.n	800a472 <__sprint_r.part.0+0x66>
 800a41a:	6893      	ldr	r3, [r2, #8]
 800a41c:	6812      	ldr	r2, [r2, #0]
 800a41e:	b333      	cbz	r3, 800a46e <__sprint_r.part.0+0x62>
 800a420:	4680      	mov	r8, r0
 800a422:	f102 0908 	add.w	r9, r2, #8
 800a426:	e919 0060 	ldmdb	r9, {r5, r6}
 800a42a:	08b6      	lsrs	r6, r6, #2
 800a42c:	d017      	beq.n	800a45e <__sprint_r.part.0+0x52>
 800a42e:	3d04      	subs	r5, #4
 800a430:	2400      	movs	r4, #0
 800a432:	e001      	b.n	800a438 <__sprint_r.part.0+0x2c>
 800a434:	42a6      	cmp	r6, r4
 800a436:	d010      	beq.n	800a45a <__sprint_r.part.0+0x4e>
 800a438:	4640      	mov	r0, r8
 800a43a:	f855 1f04 	ldr.w	r1, [r5, #4]!
 800a43e:	463a      	mov	r2, r7
 800a440:	f000 f94a 	bl	800a6d8 <_fputwc_r>
 800a444:	1c43      	adds	r3, r0, #1
 800a446:	f104 0401 	add.w	r4, r4, #1
 800a44a:	d1f3      	bne.n	800a434 <__sprint_r.part.0+0x28>
 800a44c:	2300      	movs	r3, #0
 800a44e:	f8ca 3008 	str.w	r3, [sl, #8]
 800a452:	f8ca 3004 	str.w	r3, [sl, #4]
 800a456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a45a:	f8da 3008 	ldr.w	r3, [sl, #8]
 800a45e:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
 800a462:	f8ca 3008 	str.w	r3, [sl, #8]
 800a466:	f109 0908 	add.w	r9, r9, #8
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d1db      	bne.n	800a426 <__sprint_r.part.0+0x1a>
 800a46e:	2000      	movs	r0, #0
 800a470:	e7ec      	b.n	800a44c <__sprint_r.part.0+0x40>
 800a472:	f7fe fcc3 	bl	8008dfc <__sfvwrite_r>
 800a476:	2300      	movs	r3, #0
 800a478:	f8ca 3008 	str.w	r3, [sl, #8]
 800a47c:	f8ca 3004 	str.w	r3, [sl, #4]
 800a480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800a484 <__sprint_r>:
 800a484:	6893      	ldr	r3, [r2, #8]
 800a486:	b410      	push	{r4}
 800a488:	b11b      	cbz	r3, 800a492 <__sprint_r+0xe>
 800a48a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a48e:	f7ff bfbd 	b.w	800a40c <__sprint_r.part.0>
 800a492:	4618      	mov	r0, r3
 800a494:	6053      	str	r3, [r2, #4]
 800a496:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a49a:	4770      	bx	lr

0800a49c <__swbuf_r>:
 800a49c:	b570      	push	{r4, r5, r6, lr}
 800a49e:	460d      	mov	r5, r1
 800a4a0:	4614      	mov	r4, r2
 800a4a2:	4606      	mov	r6, r0
 800a4a4:	b110      	cbz	r0, 800a4ac <__swbuf_r+0x10>
 800a4a6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d048      	beq.n	800a53e <__swbuf_r+0xa2>
 800a4ac:	89a2      	ldrh	r2, [r4, #12]
 800a4ae:	69a3      	ldr	r3, [r4, #24]
 800a4b0:	60a3      	str	r3, [r4, #8]
 800a4b2:	b291      	uxth	r1, r2
 800a4b4:	0708      	lsls	r0, r1, #28
 800a4b6:	d538      	bpl.n	800a52a <__swbuf_r+0x8e>
 800a4b8:	6923      	ldr	r3, [r4, #16]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d035      	beq.n	800a52a <__swbuf_r+0x8e>
 800a4be:	0489      	lsls	r1, r1, #18
 800a4c0:	b2ed      	uxtb	r5, r5
 800a4c2:	d515      	bpl.n	800a4f0 <__swbuf_r+0x54>
 800a4c4:	6822      	ldr	r2, [r4, #0]
 800a4c6:	6961      	ldr	r1, [r4, #20]
 800a4c8:	1ad3      	subs	r3, r2, r3
 800a4ca:	428b      	cmp	r3, r1
 800a4cc:	da1c      	bge.n	800a508 <__swbuf_r+0x6c>
 800a4ce:	3301      	adds	r3, #1
 800a4d0:	68a1      	ldr	r1, [r4, #8]
 800a4d2:	1c50      	adds	r0, r2, #1
 800a4d4:	3901      	subs	r1, #1
 800a4d6:	60a1      	str	r1, [r4, #8]
 800a4d8:	6020      	str	r0, [r4, #0]
 800a4da:	7015      	strb	r5, [r2, #0]
 800a4dc:	6962      	ldr	r2, [r4, #20]
 800a4de:	429a      	cmp	r2, r3
 800a4e0:	d01a      	beq.n	800a518 <__swbuf_r+0x7c>
 800a4e2:	89a3      	ldrh	r3, [r4, #12]
 800a4e4:	07db      	lsls	r3, r3, #31
 800a4e6:	d501      	bpl.n	800a4ec <__swbuf_r+0x50>
 800a4e8:	2d0a      	cmp	r5, #10
 800a4ea:	d015      	beq.n	800a518 <__swbuf_r+0x7c>
 800a4ec:	4628      	mov	r0, r5
 800a4ee:	bd70      	pop	{r4, r5, r6, pc}
 800a4f0:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800a4f2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a4f6:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 800a4fa:	81a2      	strh	r2, [r4, #12]
 800a4fc:	6822      	ldr	r2, [r4, #0]
 800a4fe:	6661      	str	r1, [r4, #100]	; 0x64
 800a500:	6961      	ldr	r1, [r4, #20]
 800a502:	1ad3      	subs	r3, r2, r3
 800a504:	428b      	cmp	r3, r1
 800a506:	dbe2      	blt.n	800a4ce <__swbuf_r+0x32>
 800a508:	4630      	mov	r0, r6
 800a50a:	4621      	mov	r1, r4
 800a50c:	f7fe fab2 	bl	8008a74 <_fflush_r>
 800a510:	b940      	cbnz	r0, 800a524 <__swbuf_r+0x88>
 800a512:	6822      	ldr	r2, [r4, #0]
 800a514:	2301      	movs	r3, #1
 800a516:	e7db      	b.n	800a4d0 <__swbuf_r+0x34>
 800a518:	4630      	mov	r0, r6
 800a51a:	4621      	mov	r1, r4
 800a51c:	f7fe faaa 	bl	8008a74 <_fflush_r>
 800a520:	2800      	cmp	r0, #0
 800a522:	d0e3      	beq.n	800a4ec <__swbuf_r+0x50>
 800a524:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a528:	bd70      	pop	{r4, r5, r6, pc}
 800a52a:	4630      	mov	r0, r6
 800a52c:	4621      	mov	r1, r4
 800a52e:	f7fd f94f 	bl	80077d0 <__swsetup_r>
 800a532:	2800      	cmp	r0, #0
 800a534:	d1f6      	bne.n	800a524 <__swbuf_r+0x88>
 800a536:	89a2      	ldrh	r2, [r4, #12]
 800a538:	6923      	ldr	r3, [r4, #16]
 800a53a:	b291      	uxth	r1, r2
 800a53c:	e7bf      	b.n	800a4be <__swbuf_r+0x22>
 800a53e:	f7fe fb2d 	bl	8008b9c <__sinit>
 800a542:	e7b3      	b.n	800a4ac <__swbuf_r+0x10>

0800a544 <_calloc_r>:
 800a544:	b510      	push	{r4, lr}
 800a546:	fb02 f101 	mul.w	r1, r2, r1
 800a54a:	f7fe fe93 	bl	8009274 <_malloc_r>
 800a54e:	4604      	mov	r4, r0
 800a550:	b168      	cbz	r0, 800a56e <_calloc_r+0x2a>
 800a552:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800a556:	f022 0203 	bic.w	r2, r2, #3
 800a55a:	3a04      	subs	r2, #4
 800a55c:	2a24      	cmp	r2, #36	; 0x24
 800a55e:	d818      	bhi.n	800a592 <_calloc_r+0x4e>
 800a560:	2a13      	cmp	r2, #19
 800a562:	d806      	bhi.n	800a572 <_calloc_r+0x2e>
 800a564:	4603      	mov	r3, r0
 800a566:	2200      	movs	r2, #0
 800a568:	601a      	str	r2, [r3, #0]
 800a56a:	605a      	str	r2, [r3, #4]
 800a56c:	609a      	str	r2, [r3, #8]
 800a56e:	4620      	mov	r0, r4
 800a570:	bd10      	pop	{r4, pc}
 800a572:	2300      	movs	r3, #0
 800a574:	2a1b      	cmp	r2, #27
 800a576:	6003      	str	r3, [r0, #0]
 800a578:	6043      	str	r3, [r0, #4]
 800a57a:	d90f      	bls.n	800a59c <_calloc_r+0x58>
 800a57c:	2a24      	cmp	r2, #36	; 0x24
 800a57e:	6083      	str	r3, [r0, #8]
 800a580:	60c3      	str	r3, [r0, #12]
 800a582:	bf05      	ittet	eq
 800a584:	6103      	streq	r3, [r0, #16]
 800a586:	6143      	streq	r3, [r0, #20]
 800a588:	f100 0310 	addne.w	r3, r0, #16
 800a58c:	f100 0318 	addeq.w	r3, r0, #24
 800a590:	e7e9      	b.n	800a566 <_calloc_r+0x22>
 800a592:	2100      	movs	r1, #0
 800a594:	f7fb fc20 	bl	8005dd8 <memset>
 800a598:	4620      	mov	r0, r4
 800a59a:	bd10      	pop	{r4, pc}
 800a59c:	f100 0308 	add.w	r3, r0, #8
 800a5a0:	e7e1      	b.n	800a566 <_calloc_r+0x22>
 800a5a2:	bf00      	nop

0800a5a4 <_fclose_r>:
 800a5a4:	2900      	cmp	r1, #0
 800a5a6:	d03d      	beq.n	800a624 <_fclose_r+0x80>
 800a5a8:	b570      	push	{r4, r5, r6, lr}
 800a5aa:	4605      	mov	r5, r0
 800a5ac:	460c      	mov	r4, r1
 800a5ae:	b108      	cbz	r0, 800a5b4 <_fclose_r+0x10>
 800a5b0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a5b2:	b37b      	cbz	r3, 800a614 <_fclose_r+0x70>
 800a5b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5b8:	b90b      	cbnz	r3, 800a5be <_fclose_r+0x1a>
 800a5ba:	2000      	movs	r0, #0
 800a5bc:	bd70      	pop	{r4, r5, r6, pc}
 800a5be:	4628      	mov	r0, r5
 800a5c0:	4621      	mov	r1, r4
 800a5c2:	f7fe f9ad 	bl	8008920 <__sflush_r>
 800a5c6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a5c8:	4606      	mov	r6, r0
 800a5ca:	b133      	cbz	r3, 800a5da <_fclose_r+0x36>
 800a5cc:	4628      	mov	r0, r5
 800a5ce:	69e1      	ldr	r1, [r4, #28]
 800a5d0:	4798      	blx	r3
 800a5d2:	2800      	cmp	r0, #0
 800a5d4:	bfb8      	it	lt
 800a5d6:	f04f 36ff 	movlt.w	r6, #4294967295	; 0xffffffff
 800a5da:	89a3      	ldrh	r3, [r4, #12]
 800a5dc:	061b      	lsls	r3, r3, #24
 800a5de:	d41c      	bmi.n	800a61a <_fclose_r+0x76>
 800a5e0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a5e2:	b141      	cbz	r1, 800a5f6 <_fclose_r+0x52>
 800a5e4:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800a5e8:	4299      	cmp	r1, r3
 800a5ea:	d002      	beq.n	800a5f2 <_fclose_r+0x4e>
 800a5ec:	4628      	mov	r0, r5
 800a5ee:	f7fe fb2d 	bl	8008c4c <_free_r>
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	6323      	str	r3, [r4, #48]	; 0x30
 800a5f6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800a5f8:	b121      	cbz	r1, 800a604 <_fclose_r+0x60>
 800a5fa:	4628      	mov	r0, r5
 800a5fc:	f7fe fb26 	bl	8008c4c <_free_r>
 800a600:	2300      	movs	r3, #0
 800a602:	6463      	str	r3, [r4, #68]	; 0x44
 800a604:	f7fe fad0 	bl	8008ba8 <__sfp_lock_acquire>
 800a608:	2300      	movs	r3, #0
 800a60a:	81a3      	strh	r3, [r4, #12]
 800a60c:	f7fe face 	bl	8008bac <__sfp_lock_release>
 800a610:	4630      	mov	r0, r6
 800a612:	bd70      	pop	{r4, r5, r6, pc}
 800a614:	f7fe fac2 	bl	8008b9c <__sinit>
 800a618:	e7cc      	b.n	800a5b4 <_fclose_r+0x10>
 800a61a:	4628      	mov	r0, r5
 800a61c:	6921      	ldr	r1, [r4, #16]
 800a61e:	f7fe fb15 	bl	8008c4c <_free_r>
 800a622:	e7dd      	b.n	800a5e0 <_fclose_r+0x3c>
 800a624:	2000      	movs	r0, #0
 800a626:	4770      	bx	lr

0800a628 <__fputwc>:
 800a628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a62c:	b082      	sub	sp, #8
 800a62e:	4607      	mov	r7, r0
 800a630:	460e      	mov	r6, r1
 800a632:	4614      	mov	r4, r2
 800a634:	f7fe fd9c 	bl	8009170 <__locale_mb_cur_max>
 800a638:	2801      	cmp	r0, #1
 800a63a:	d041      	beq.n	800a6c0 <__fputwc+0x98>
 800a63c:	4638      	mov	r0, r7
 800a63e:	a901      	add	r1, sp, #4
 800a640:	4632      	mov	r2, r6
 800a642:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800a646:	f000 f859 	bl	800a6fc <_wcrtomb_r>
 800a64a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800a64e:	4680      	mov	r8, r0
 800a650:	d02f      	beq.n	800a6b2 <__fputwc+0x8a>
 800a652:	2800      	cmp	r0, #0
 800a654:	d03c      	beq.n	800a6d0 <__fputwc+0xa8>
 800a656:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800a65a:	2500      	movs	r5, #0
 800a65c:	e009      	b.n	800a672 <__fputwc+0x4a>
 800a65e:	6823      	ldr	r3, [r4, #0]
 800a660:	7019      	strb	r1, [r3, #0]
 800a662:	6823      	ldr	r3, [r4, #0]
 800a664:	3301      	adds	r3, #1
 800a666:	6023      	str	r3, [r4, #0]
 800a668:	3501      	adds	r5, #1
 800a66a:	45a8      	cmp	r8, r5
 800a66c:	d930      	bls.n	800a6d0 <__fputwc+0xa8>
 800a66e:	ab01      	add	r3, sp, #4
 800a670:	5d59      	ldrb	r1, [r3, r5]
 800a672:	68a3      	ldr	r3, [r4, #8]
 800a674:	3b01      	subs	r3, #1
 800a676:	2b00      	cmp	r3, #0
 800a678:	60a3      	str	r3, [r4, #8]
 800a67a:	daf0      	bge.n	800a65e <__fputwc+0x36>
 800a67c:	69a2      	ldr	r2, [r4, #24]
 800a67e:	4293      	cmp	r3, r2
 800a680:	db07      	blt.n	800a692 <__fputwc+0x6a>
 800a682:	6823      	ldr	r3, [r4, #0]
 800a684:	7019      	strb	r1, [r3, #0]
 800a686:	6823      	ldr	r3, [r4, #0]
 800a688:	7819      	ldrb	r1, [r3, #0]
 800a68a:	290a      	cmp	r1, #10
 800a68c:	f103 0301 	add.w	r3, r3, #1
 800a690:	d1e9      	bne.n	800a666 <__fputwc+0x3e>
 800a692:	4638      	mov	r0, r7
 800a694:	4622      	mov	r2, r4
 800a696:	f7ff ff01 	bl	800a49c <__swbuf_r>
 800a69a:	f1a0 30ff 	sub.w	r0, r0, #4294967295	; 0xffffffff
 800a69e:	fab0 f080 	clz	r0, r0
 800a6a2:	0940      	lsrs	r0, r0, #5
 800a6a4:	2800      	cmp	r0, #0
 800a6a6:	d0df      	beq.n	800a668 <__fputwc+0x40>
 800a6a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a6ac:	b002      	add	sp, #8
 800a6ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6b2:	89a3      	ldrh	r3, [r4, #12]
 800a6b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a6b8:	81a3      	strh	r3, [r4, #12]
 800a6ba:	b002      	add	sp, #8
 800a6bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6c0:	1e73      	subs	r3, r6, #1
 800a6c2:	2bfe      	cmp	r3, #254	; 0xfe
 800a6c4:	d8ba      	bhi.n	800a63c <__fputwc+0x14>
 800a6c6:	b2f1      	uxtb	r1, r6
 800a6c8:	4680      	mov	r8, r0
 800a6ca:	f88d 1004 	strb.w	r1, [sp, #4]
 800a6ce:	e7c4      	b.n	800a65a <__fputwc+0x32>
 800a6d0:	4630      	mov	r0, r6
 800a6d2:	b002      	add	sp, #8
 800a6d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a6d8 <_fputwc_r>:
 800a6d8:	8993      	ldrh	r3, [r2, #12]
 800a6da:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800a6de:	d10b      	bne.n	800a6f8 <_fputwc_r+0x20>
 800a6e0:	b410      	push	{r4}
 800a6e2:	6e54      	ldr	r4, [r2, #100]	; 0x64
 800a6e4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a6e8:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 800a6ec:	6654      	str	r4, [r2, #100]	; 0x64
 800a6ee:	8193      	strh	r3, [r2, #12]
 800a6f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a6f4:	f7ff bf98 	b.w	800a628 <__fputwc>
 800a6f8:	f7ff bf96 	b.w	800a628 <__fputwc>

0800a6fc <_wcrtomb_r>:
 800a6fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a700:	4605      	mov	r5, r0
 800a702:	b086      	sub	sp, #24
 800a704:	461e      	mov	r6, r3
 800a706:	460c      	mov	r4, r1
 800a708:	b1a1      	cbz	r1, 800a734 <_wcrtomb_r+0x38>
 800a70a:	4b10      	ldr	r3, [pc, #64]	; (800a74c <_wcrtomb_r+0x50>)
 800a70c:	4617      	mov	r7, r2
 800a70e:	f8d3 8000 	ldr.w	r8, [r3]
 800a712:	f7fe fd29 	bl	8009168 <__locale_charset>
 800a716:	9600      	str	r6, [sp, #0]
 800a718:	4603      	mov	r3, r0
 800a71a:	4621      	mov	r1, r4
 800a71c:	463a      	mov	r2, r7
 800a71e:	4628      	mov	r0, r5
 800a720:	47c0      	blx	r8
 800a722:	1c43      	adds	r3, r0, #1
 800a724:	d103      	bne.n	800a72e <_wcrtomb_r+0x32>
 800a726:	2200      	movs	r2, #0
 800a728:	238a      	movs	r3, #138	; 0x8a
 800a72a:	6032      	str	r2, [r6, #0]
 800a72c:	602b      	str	r3, [r5, #0]
 800a72e:	b006      	add	sp, #24
 800a730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a734:	4b05      	ldr	r3, [pc, #20]	; (800a74c <_wcrtomb_r+0x50>)
 800a736:	681f      	ldr	r7, [r3, #0]
 800a738:	f7fe fd16 	bl	8009168 <__locale_charset>
 800a73c:	9600      	str	r6, [sp, #0]
 800a73e:	4603      	mov	r3, r0
 800a740:	4622      	mov	r2, r4
 800a742:	4628      	mov	r0, r5
 800a744:	a903      	add	r1, sp, #12
 800a746:	47b8      	blx	r7
 800a748:	e7eb      	b.n	800a722 <_wcrtomb_r+0x26>
 800a74a:	bf00      	nop
 800a74c:	20000a98 	.word	0x20000a98

0800a750 <__ascii_wctomb>:
 800a750:	b121      	cbz	r1, 800a75c <__ascii_wctomb+0xc>
 800a752:	2aff      	cmp	r2, #255	; 0xff
 800a754:	d804      	bhi.n	800a760 <__ascii_wctomb+0x10>
 800a756:	700a      	strb	r2, [r1, #0]
 800a758:	2001      	movs	r0, #1
 800a75a:	4770      	bx	lr
 800a75c:	4608      	mov	r0, r1
 800a75e:	4770      	bx	lr
 800a760:	238a      	movs	r3, #138	; 0x8a
 800a762:	6003      	str	r3, [r0, #0]
 800a764:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a768:	4770      	bx	lr
 800a76a:	bf00      	nop

0800a76c <_init>:
 800a76c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a76e:	bf00      	nop
 800a770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a772:	bc08      	pop	{r3}
 800a774:	469e      	mov	lr, r3
 800a776:	4770      	bx	lr

0800a778 <_fini>:
 800a778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a77a:	bf00      	nop
 800a77c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a77e:	bc08      	pop	{r3}
 800a780:	469e      	mov	lr, r3
 800a782:	4770      	bx	lr
