2018-06-26 10:42:01,001 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.4\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-26 10:42:01,012 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.4\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:01,014 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.4\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:01,015 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.4\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:01,015 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.4\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:01,015 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.4\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:01,016 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.4\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:01,016 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.4\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:01,017 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.4\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:01,017 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.4\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
