# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Processor.srcs/sources_1/new/Banc_Registre.vhd" \
"../../../../Processor.srcs/sim_1/new/test_banc_registre.vhd" \

# Do not sort compile order
nosort
