* Qualcomm Technologies Inc. MSM JPEG DMA

Jpeg dma hardware block.

Jpeg dma can replicate and downscale yuv frames.
Supported formats: Monochrome, NV12 and NV21.

Required properties:
- compatible : "qcom,jpegdma".
- reg : offset and length of the register set of jpeg dma device and
    vbif device for the jpeg dma operating in compatible mode.
- reg-names : should specify relevant names to each reg property defined.
- interrupts : should contain the jpeg interrupt.
- interrupt-names : should specify relevant names to each interrupts
  property defined.
- mmagic-vdd-supply: phandle to GDSC regulator controlling mmagic.
- camss-vdd-supply: phandle to GDSC regulator controlling camss.
- clock-names : names of clocks required for the device.
- clocks : clocks required for the device.
- clock-rates: should specify clock rates in Hz to each clocks
    property defined.
Optional properties:
- qos-regs: relative address offsets of QoS registers.
- qos-settings: QoS values to be written to QoS registers.
- vbif-regs: relative address offsets of VBIF registers.
- vbif-settings: VBIF values to be written to VBIF registers.

Example:
	qcom,jpegdma@aa0000 {
		compatible = "qcom,jpegdma";
		reg = <0xaa0000 0x4000>,
			<0xa60000 0x3000>;
		reg-names = "jpegdma_core", "jpeg_vbif";
		interrupts = <0 304 0>;
		interrupt-names = "jpeg";
		mmagic-vdd-supply = <&gdsc_mmagic_camss>;
		camss-vdd-supply = <&gdsc_camss_top>;
		vdd-supply = <&gdsc_jpeg>;
		qcom,vdd-names = "mmagic-vdd", "camss-vdd", "vdd";
		clock-names =  "core_clk", "iface_clk", "bus_clk0",
				"camss_top_ahb_clk", "camss_ahb_clk", "smmu_jpeg_axi_clk",
				"mmss_mmagic_ahb_clk", "mmss_mmagic_axi_clk",
				"mmagic_camss_axi_clk";
		clocks = <&clock_mmss clk_camss_jpeg_dma_clk>,
			<&clock_mmss clk_camss_jpeg_ahb_clk>,
			<&clock_mmss clk_camss_jpeg_axi_clk>,
			<&clock_mmss clk_camss_top_ahb_clk>,
			<&clock_mmss clk_camss_ahb_clk>,
			<&clock_mmss clk_smmu_jpeg_axi_clk>,
			<&clock_mmss clk_mmss_mmagic_ahb_clk>,
			<&clock_mmss clk_mmss_mmagic_axi_clk>,
			<&clock_mmss clk_mmagic_camss_axi_clk>;
		clock-rates = <266670000 0 0 0 0 0 0 0 0>,
				<400000000 0 0 0 0 0 0 0 0>;
		vbif-regs = <0x4 0xDC 0x124 0x160>;
		vbif-settings = <0x1 0x7 0x1 0x22222222>;
		status = "ok";
	};
