\relax 
\providecommand\hyper@newdestlabel[2]{}
\providecommand\HyperFirstAtBeginDocument{\AtBeginDocument}
\HyperFirstAtBeginDocument{\ifx\hyper@anchor\@undefined
\global\let\oldcontentsline\contentsline
\gdef\contentsline#1#2#3#4{\oldcontentsline{#1}{#2}{#3}}
\global\let\oldnewlabel\newlabel
\gdef\newlabel#1#2{\newlabelxx{#1}#2}
\gdef\newlabelxx#1#2#3#4#5#6{\oldnewlabel{#1}{{#2}{#3}}}
\AtEndDocument{\ifx\hyper@anchor\@undefined
\let\contentsline\oldcontentsline
\let\newlabel\oldnewlabel
\fi}
\fi}
\global\let\hyper@last\relax 
\gdef\HyperFirstAtBeginDocument#1{#1}
\providecommand\HyField@AuxAddToFields[1]{}
\providecommand\HyField@AuxAddToCoFields[2]{}
\@writefile{toc}{\contentsline {section}{\numberline {1}Introduction}{5}{section.1}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {2}Symbol}{5}{section.2}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces IP core symbol.\relax }}{5}{figure.caption.4}\protected@file@percent }
\providecommand*\caption@xref[2]{\@setref\relax\@undefined{#1}}
\newlabel{fig:symbol}{{1}{5}{IP core symbol.\relax }{figure.caption.4}{}}
\@writefile{toc}{\contentsline {section}{\numberline {3}Features}{5}{section.3}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {4}Benefits}{6}{section.4}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {5}Deliverables}{6}{section.5}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {6}Block Diagram and Description}{7}{section.6}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces High-level block diagram.\relax }}{7}{figure.caption.5}\protected@file@percent }
\newlabel{fig:bd}{{2}{7}{High-level block diagram.\relax }{figure.caption.5}{}}
\@writefile{toc}{\contentsline {section}{\numberline {7}Synthesis Parameters and Macros}{7}{section.7}\protected@file@percent }
\newlabel{sec:sp}{{7}{7}{Synthesis Parameters and Macros}{section.7}{}}
\@writefile{lot}{\contentsline {table}{\numberline {1}{\ignorespaces Synthesis Parameters.\relax }}{7}{table.caption.6}\protected@file@percent }
\newlabel{tab:sp}{{1}{7}{Synthesis Parameters.\relax }{table.caption.6}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2}{\ignorespaces Synthesis Macros.\relax }}{7}{table.caption.7}\protected@file@percent }
\newlabel{tab:sm}{{2}{7}{Synthesis Macros.\relax }{table.caption.7}{}}
\@writefile{toc}{\contentsline {section}{\numberline {8}Interface Signals}{8}{section.8}\protected@file@percent }
\newlabel{sec:is}{{8}{8}{Interface Signals}{section.8}{}}
\@writefile{lot}{\contentsline {table}{\numberline {3}{\ignorespaces General interface signals.\relax }}{8}{table.caption.8}\protected@file@percent }
\newlabel{gen_if_tab:is}{{3}{8}{General interface signals.\relax }{table.caption.8}{}}
\@writefile{lot}{\contentsline {table}{\numberline {4}{\ignorespaces IObundle Interface Signals\relax }}{8}{table.caption.9}\protected@file@percent }
\newlabel{tab:if_iob_s}{{4}{8}{IObundle Interface Signals\relax }{table.caption.9}{}}
\@writefile{lot}{\contentsline {table}{\numberline {5}{\ignorespaces RS232 Interface Signals\relax }}{8}{table.caption.10}\protected@file@percent }
\newlabel{tab:if_rs232}{{5}{8}{RS232 Interface Signals\relax }{table.caption.10}{}}
\@writefile{toc}{\contentsline {section}{\numberline {9}Implementation Results}{9}{section.9}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {6}{\ignorespaces FPGA results for Kintex Ultrascale (left) and Cyclone V GT (right).\relax }}{9}{table.caption.11}\protected@file@percent }
\newlabel{tab:fpga_results}{{6}{9}{FPGA results for Kintex Ultrascale (left) and Cyclone V GT (right).\relax }{table.caption.11}{}}
