---
{"title":"VLSI Design","permalink":"/en/2022/02/023665.html","layout":"syllabus_details","texts":{"name":"Course title","category":"Course category","requirement":"Requirement","credits":"Credit","department":"Department","grades":"Year","semester":"Semester","course_type":"Course type","course_code":"Course code","instructor":"Instructor(s)","facility_affiliation":"Facility affiliation","office":"Office","email":"Email address","course_description":"Course description","expected_learning":"Expected Learning","course_schedule":"Course schedule","prerequisites":"Prerequisites","texts_and_materials":"Required Text(s) and Materials","references":"References","assessment":"Assessment/Grading","message_from_instructor":"Message from instructor(s)","course_keywords":"Course keywords","office_hours":"Office hours","remarks_1":"Remarks 1","remarks_2":"Remarks 2","related_url":"Related URL","course_language":"Lecture Language","taught_language":"Language Subject","last_update":"Last update","__title":"VLSI Design"},"contents":{"id":"2022-023665-en","year":2022,"requirement":"","credits":2,"course_code":"023665","email":"","course_description":"【Google Classroom Class code】\n　　zfbvzcs\n\nThis course is the final stage of designing a computing system from courses of Logic Circuit and Computer Architecture based on a hardware description language towards VLSI designing.","expected_learning":"Can design a hardware system with a hardware description language.\nCan confirm a designed hardware via simulation.\nCan understand operations in a processor designed with a hardware description language.\nCan add new instructions to the processor with a hardware description language.\nSee the Curriculum maps.","course_schedule":"#1. Hardware Description Language Verilog HDL and how to use an RTL simulator\n#2. Grammar of Verilog No.1: Combinational and sequential circuits\n#3. Grammar of Verilog No.2: Operator and applied circuits\n#4. Grammar of Verilog No.3: Testbench and system design\n#5. Grammar of Verilog No.4: Designing a finite state machine\n#6. Machine code and instruction format of MIPS prosessor\n#7. Micro-architecture of MIPS prosessor (1st)\n#8. Micro-architecture of MIPS prosessor (2nd)\n#9. HDL design of MIPS processor and RTL simulation of the processor (1st)\n#10. HDL design of MIPS processor and RTL simulation of the processor (2nd)\n#11. FPGA implementation of MIPS processor\n#12. Design of a 4 bit signed calculator\n#13. FPGA implementation of a 4 bit signed calculator\n#14. Hardware acceleration (1st)\n#15. Hardware acceleration (2nd)","prerequisites":"Based of \"Logic Circuit\" and \"Computer Architecture.\"\nIn addition to 30 hours that students spend in the class, students are recommended to prepare for and revise the lectures, spending the standard amount of time as specified by the University and using the lecture handouts as well as the references specified below.","texts_and_materials":"Original PDF files and some other sites on Verilog HDL grammar.","assessment":"Small report in each class and the final report.","message_from_instructor":"","course_keywords":"Circuit design, LSI design, hardware desctiption language","office_hours":"Via e-mail for before or after each class","remarks_1":"","remarks_2":"","related_url":"","course_language":"Japanese","taught_language":"","last_update":"9/30/2022 3:21:28 AM","name":{"id":2538,"ja":"VLSI設計","en":"VLSI Design"},"instructor":{"id":667,"ja":"中條 拓伯","en":"NAKAJO Hironori"},"present_lang":{"id":2,"lang_name":"English","lang_code":"en"},"grades":{"id":9,"min":3,"max":4},"neutral_department":"Faculty of Engineering","category":"technology speciality courses","department":"","semester":"3rd","course_type":"3rd","facility_affiliation":"Faculty of Engineering","office":"","day_period":"Thu.4","references":"Hironori Nakajo and Kohta Ohshima: Practical computer architecture, Suri-Kogaku-sha"}}
---