# Izhikevich Ensemble Processor V2 Raw Data

## 2 Neuron Ensemble Resource Utilization

### Slice Logic

|          Site Type         | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Slice LUTs                 |  345 |     0 |     53200 |  0.65 |
|   LUT as Logic             |  331 |     0 |     53200 |  0.62 |
|   LUT as Memory            |   14 |     0 |     17400 |  0.08 |
|     LUT as Distributed RAM |   12 |     0 |           |       |
|     LUT as Shift Register  |    2 |     0 |           |       |
| Slice Registers            |  300 |     0 |    106400 |  0.28 |
|   Register as Flip Flop    |  267 |     0 |    106400 |  0.25 |
|   Register as Latch        |   33 |     0 |    106400 |  0.03 |
| F7 Muxes                   |    9 |     0 |     26600 |  0.03 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |

### Memory

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |

### DSP

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |

## 5 Neuron Ensemble Resource Utilization

### Resource Utilization

#### Slice Logic

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Slice LUTs                 |  292 |     0 |     53200 |  0.55 |
|   LUT as Logic             |  278 |     0 |     53200 |  0.52 |
|   LUT as Memory            |   14 |     0 |     17400 |  0.08 |
|     LUT as Distributed RAM |   12 |     0 |           |       |
|     LUT as Shift Register  |    2 |     0 |           |       |
| Slice Registers            |  323 |     0 |    106400 |  0.30 |
|   Register as Flip Flop    |  274 |     0 |    106400 |  0.26 |
|   Register as Latch        |   49 |     0 |    106400 |  0.05 |
| F7 Muxes                   |   10 |     0 |     26600 |  0.04 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |

#### Memory

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |

#### DSP

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |

## 10 Neuron Ensemble Resource Utilization

#### Slice Logic

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Slice LUTs                 |  304 |     0 |     53200 |  0.57 |
|   LUT as Logic             |  290 |     0 |     53200 |  0.55 |
|   LUT as Memory            |   14 |     0 |     17400 |  0.08 |
|     LUT as Distributed RAM |   12 |     0 |           |       |
|     LUT as Shift Register  |    2 |     0 |           |       |
| Slice Registers            |  327 |     0 |    106400 |  0.31 |
|   Register as Flip Flop    |  278 |     0 |    106400 |  0.26 |
|   Register as Latch        |   49 |     0 |    106400 |  0.05 |
| F7 Muxes                   |   10 |     0 |     26600 |  0.04 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |

#### Memory

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |

#### DSP

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |

## 100 Neuron Ensemble Resource Utilization

#### Slice Logic

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Slice LUTs                 |  479 |     0 |     53200 |  0.90 |
|   LUT as Logic             |  386 |     0 |     53200 |  0.73 |
|   LUT as Memory            |   93 |     0 |     17400 |  0.53 |
|     LUT as Distributed RAM |   88 |     0 |           |       |
|     LUT as Shift Register  |    5 |     0 |           |       |
| Slice Registers            |  340 |     0 |    106400 |  0.32 |
|   Register as Flip Flop    |  291 |     0 |    106400 |  0.27 |
|   Register as Latch        |   49 |     0 |    106400 |  0.05 |
| F7 Muxes                   |   18 |     0 |     26600 |  0.07 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |

#### Memory

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |

#### DSP

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |

## 1000 Neuron Ensemble Resource Utilization

#### Slice Logic

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Slice LUTs                 | 1317 |     0 |     53200 |  2.48 |
|   LUT as Logic             |  580 |     0 |     53200 |  1.09 |
|   LUT as Memory            |  737 |     0 |     17400 |  4.24 |
|     LUT as Distributed RAM |  704 |     0 |           |       |
|     LUT as Shift Register  |   33 |     0 |           |       |
| Slice Registers            |  383 |     0 |    106400 |  0.36 |
|   Register as Flip Flop    |  334 |     0 |    106400 |  0.31 |
|   Register as Latch        |   49 |     0 |    106400 |  0.05 |
| F7 Muxes                   |   80 |     0 |     26600 |  0.30 |
| F8 Muxes                   |    2 |     0 |     13300 |  0.02 |

#### Memory

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |

#### DSP

|    Site Type   | Used | Fixed | Available | Util (%) |
| :-- | :--: | :--: | :--: | :--: |
| DSPs           |    1 |     0 |       220 |  0.45 |
|   DSP48E1 only |    1 |       |           |       |
