

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Thu Nov 29 15:11:08 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        start_prj
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   56|   56|   56|   56|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- TDL     |   30|   30|         3|          -|          -|    10|    no    |
        |- MAC     |   23|   23|         4|          2|          2|    11|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      3|      0|   137|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   189|
|Register         |        -|      -|    925|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      3|    925|   326|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      7|      5|     4|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |tmp_6_fu_412_p2          |     *    |      3|  0|  21|          32|          32|
    |acc_1_fu_417_p2          |     +    |      0|  0|  39|          32|          32|
    |i_2_fu_314_p2            |     +    |      0|  0|  13|           4|           2|
    |i_3_fu_406_p2            |     +    |      0|  0|  15|           5|           2|
    |ap_condition_434         |    and   |      0|  0|   8|           1|           1|
    |ap_condition_443         |    and   |      0|  0|   8|           1|           1|
    |ap_condition_455         |    and   |      0|  0|   8|           1|           1|
    |tmp_fu_308_p2            |   icmp   |      0|  0|   9|           4|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   8|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      3|  0| 137|          83|          75|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |acc_reg_161                                   |   9|          2|   32|         64|
    |ap_NS_fsm                                     |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                       |  15|          3|    1|          3|
    |ap_phi_mux_i_1_phi_fu_178_p4                  |   9|          2|    5|         10|
    |ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_186  |  50|         11|   32|        352|
    |i_1_reg_174                                   |   9|          2|    5|         10|
    |i_reg_124                                     |   9|          2|    4|          8|
    |shift_reg_load_phi_reg_136                    |  47|         10|   32|        320|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 189|         40|  112|        775|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |UnifiedRetVal_i_reg_186                       |  32|   0|   32|          0|
    |acc_reg_161                                   |  32|   0|   32|          0|
    |ap_CS_fsm                                     |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_186  |  32|   0|   32|          0|
    |c_load_reg_460                                |  32|   0|   32|          0|
    |i_1_reg_174                                   |   5|   0|    5|          0|
    |i_2_reg_437                                   |   4|   0|    4|          0|
    |i_3_reg_465                                   |   5|   0|    5|          0|
    |i_reg_124                                     |   4|   0|    4|          0|
    |reg_250                                       |  32|   0|   32|          0|
    |reg_256                                       |  32|   0|   32|          0|
    |reg_262                                       |  32|   0|   32|          0|
    |reg_268                                       |  32|   0|   32|          0|
    |reg_274                                       |  32|   0|   32|          0|
    |reg_280                                       |  32|   0|   32|          0|
    |reg_286                                       |  32|   0|   32|          0|
    |reg_292                                       |  32|   0|   32|          0|
    |reg_298                                       |  32|   0|   32|          0|
    |shift_reg_0                                   |  32|   0|   32|          0|
    |shift_reg_0_load_reg_428                      |  32|   0|   32|          0|
    |shift_reg_1                                   |  32|   0|   32|          0|
    |shift_reg_10                                  |  32|   0|   32|          0|
    |shift_reg_10_load_reg_442                     |  32|   0|   32|          0|
    |shift_reg_2                                   |  32|   0|   32|          0|
    |shift_reg_3                                   |  32|   0|   32|          0|
    |shift_reg_4                                   |  32|   0|   32|          0|
    |shift_reg_5                                   |  32|   0|   32|          0|
    |shift_reg_6                                   |  32|   0|   32|          0|
    |shift_reg_7                                   |  32|   0|   32|          0|
    |shift_reg_8                                   |  32|   0|   32|          0|
    |shift_reg_9                                   |  32|   0|   32|          0|
    |shift_reg_load_phi_reg_136                    |  32|   0|   32|          0|
    |tmp_1_reg_447                                 |   1|   0|    1|          0|
    |tmp_1_reg_447_pp0_iter1_reg                   |   1|   0|    1|          0|
    |tmp_6_reg_470                                 |  32|   0|   32|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 925|   0|  925|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      fir     | return value |
|y           | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld    | out |    1|   ap_vld   |       y      |    pointer   |
|c_address0  | out |    4|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_q0        |  in |   32|  ap_memory |       c      |     array    |
|x           |  in |   32|   ap_none  |       x      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

