## Doc file for /home/labor/online/common/libmudaq/../firmware/registers/a10_pcie_registers.vhd

| RegName | Reg/Bit | Doc | Board | TYPE |
|---------|-----|-----|-------|------|
| LED_REGISTER_W | REG: 0x00 | USED TO CHANGE LEDS ON THE BOARDS | FARM | WRITE-REG |
| RESET_REGISTER_W | REG: 0x01 | RESET REGISTER | ALL | WRITE-REG |
| RESET_BIT_ALL | BIT: 0 | RESET BIT TO RESET ALL | ALL | - |
| RESET_BIT_DATAGEN | BIT: 1 | RESET BIT FOR THE DATAGENERATOR WHICH IS GENERATING THE LINK DATA FROM FEBS | SWB | - |
| RESET_BIT_SWB_STREAM_MERGER | BIT: 2 | RESET ROUND ROBIN MERGER | SWB | - |
| RESET_BIT_SWB_TIME_MERGER | BIT: 3 | RESET TIME MERGER | SWB | - |
| RESET_BIT_RECEIVER | BIT: 4 | NOT USED AT THE MOMENT | ALL | - |
| RESET_BIT_DATAFIFO | BIT: 5 | NOT USED AT THE MOMENT | ALL | - |
| RESET_BIT_FIFOPLL | BIT: 6 | NOT USED AT THE MOMENT | ALL | - |
| RESET_BIT_SC_SECONDARY | BIT: 7 | RESET BIT FOR THE SLOWCONTROL SECONDARY | SWB | - |
| RESET_BIT_SC_MAIN | BIT: 8 | RESET BIT FOR THE SLOWCONTROL MAIN | SWB | - |
| RESET_BIT_PCIE_LOCAL | BIT: 9 | NOT USED AT THE MOMENT | ALL | - |
| RESET_BIT_TOP_PROC | BIT: 10 | NOT USED AT THE MOMENT | ALL | - |
| RESET_BIT_PCIE_APPL | BIT: 12 | NOT USED AT THE MOMENT | ALL | - |
| RESET_BIT_EVENT_COUNTER | BIT: 13 | RESET BIT FOR THE SWB_DATA_DEMERGER | SWB | - |
| RESET_BIT_DMA_EVAL | BIT: 14 | RESET BIT FOR DMA EVALUATIONG / MONITORING FOR PCIE 0 | ALL | - |
| RESET_BIT_LINK_TEST | BIT: 15 | NOT USED AT THE MOMENT | ALL | - |
| RESET_BIT_RUN_START_ACK | BIT: 16 | REST BIT FOR SEEING THE RUN ACK IN RUN_CONTROL | SWB | - |
| RESET_BIT_RUN_END_ACK | BIT: 17 | REST BIT FOR SEEING THE RUN END IN RUN_CONTROL | SWB | - |
| RESET_BIT_NIOS | BIT: 18 | NOT USED AT THE MOMENT | ALL | - |
| RESET_BIT_DDR | BIT: 19 | RESET BIT FOR DDR CONTROL ENTITIE | FARM | - |
| RESET_BIT_DATAFLOW | BIT: 20 | NOT USED AT THE MOMENT | ALL | - |
| RESET_BIT_LINK_MERGER | BIT: 21 | NOT USED AT THE MOMENT | ALL | - |
| RESET_BIT_DATA_PATH | BIT: 22 | RESET BIT FOR THE DATA PATH | SWB | - |
| RESET_BIT_FARM_DATA_PATH | BIT: 23 | RESET BIT FOR THE DATA PATH | FARM | - |
| RESET_BIT_FARM_STREAM_MERGER | BIT: 24 | RESET BIT FOR FARM STREAM MERGER | FARM | - |
| RESET_BIT_FARM_TIME_MERGER | BIT: 25 | RESET BIT FOR FARM TIME MERGER | FARM | - |
| RESET_BIT_LINK_LOCKED | BIT: 26 | RESET BIT FOR LINK LOCKED BIT | SWB/FARM | - |
| RESET_BIT_GLOBAL_TS | BIT: 27 | RESET BIT FOR GLOBAL TIME COUNTER | SWB/FARM | - |
| RESET_BIT_PCIE | BIT: 31 | NOT USED AT THE MOMENT | ALL | - |
| DATAGENERATOR_REGISTER_W | REG: 0x02 | REGISTER TO CONTROL THE DATAGENERATOR WHICH IS GENERATING THE LINK DATA FROM FEBS | SWB | WRITE-REG |
| DATAGENERATOR_BIT_ENABLE | BIT: 0 | NOT USED AT THE MOMENT | SWB | - |
| DATAGENERATOR_BIT_ENABLE_PIXEL | BIT: 1 | BIT TO ENABLE PIXEL DATA | SWB | - |
| DATAGENERATOR_BIT_ENABLE_FIBRE | BIT: 2 | BIT TO ENABLE FIBRE DATA | SWB | - |
| DATAGENERATOR_BIT_ENABLE_TILE | BIT: 3 | BIT TO ENABLE TILE DATA | SWB | - |
| DATAGENERATOR_BIT_ENABLE_TEST | BIT: 4 | NOT USED AT THE MOMENT | SWB | - |
| DATAGENERATOR_BIT_DMA_HALFFUL_MODE | BIT: 5 | NOT USED AT THE MOMENT | SWB | - |
| DATAGENERATOR_FRACCOUNT_RANGE | RANGE: 15 DOWNTO 8 | NOT USED AT THE MOMENT | SWB | - |
| DATAGENERATOR_NPIXEL_RANGE | RANGE: 15 DOWNTO 8 | NOT USED AT THE MOMENT | SWB | - |
| DATAGENERATOR_NFIBRE_RANGE | RANGE: 23 DOWNTO 16 | NOT USED AT THE MOMENT | SWB | - |
| DATAGENERATOR_NTILE_RANGE | RANGE: 31 DOWNTO 24 | NOT USED AT THE MOMENT | SWB | - |
| DATAGENERATOR_DIVIDER_REGISTER_W | REG: 0x03 | REGISTER TO SLOW DOWN THE DATAGENERATOR WHICH IS GENERATING THE LINK DATA FROM FEBS | SWB | WRITE-REG |
| DMA_CONTROL_COUNTER_RANGE | RANGE: 15 DOWNTO 0 | NOT USED AT THE MOMENT | ALL | - |
| DMA_SLOW_DOWN_REGISTER_W | REG: 0x06 | NOT USED AT THE MOMENT | ALL | WRITE-REG |
| LINK_TEST_REGISTER_W | REG: 0x07 | NOT USED AT THE MOMENT | ALL | WRITE-REG |
| LINK_TEST_BIT_ENABLE | BIT: 0 | NOT USED AT THE MOMENT | ALL | - |
| RUN_NR_REGISTER_W | REG: 0x08 | REGISTER TO WRITE THE CURRENT RUN NUMBER | SWB | WRITE-REG |
| RUN_NR_ADDR_REGISTER_W | REG: 0x09 | ASK FOR RUN NUMBER OF FEB WITH THIS ADDR | SWB | WRITE-REG |
| FEB_ENABLE_REGISTER_W | REG: 0x0A | ENABLE REGISTER FOR FEBS FOR RUN CONTROL AND SLOWCONTROL | SWB | WRITE-REG |
| DATA_LINK_MASK_REGISTER_W | REG: 0x0B | NOT USED AT THE MOMENT | SWB | WRITE-REG |
| GET_N_DMA_WORDS_REGISTER_W | REG: 0x0C | NUMBER OF REQUESTED WORDS WHICH WILL BE SEND VIA DMA | SWB | WRITE-REG |
| SC_MAIN_ENABLE_REGISTER_W | REG: 0x0D | REG THAT THE SLOWCONTROL MAIN ONLY STARTS ON A 0->1 TRANSITION | SWB | WRITE-REG |
| SC_MAIN_LENGTH_REGISTER_W | REG: 0x0E | LENGHT (15 DOWNTO 0) FOR SLOWCONTROL PACKAGE | SWB | WRITE-REG |
| DATA_LINK_MASK_REGISTER_2_W | REG: 0x0F | NOT USED AT THE MOMENT | SWB | WRITE-REG |
| SWB_LINK_MASK_PIXEL_REGISTER_W | REG: 0x10 | MASK PIXEL LINKS | SWB | WRITE-REG |
| SWB_LINK_MASK_SCIFI_REGISTER_W | REG: 0x11 | MASK SCIFI LINKS | SWB | WRITE-REG |
| SWB_LINK_MASK_TILES_REGISTER_W | REG: 0x12 | MASK TILE LINKS | SWB | WRITE-REG |
| SWB_READOUT_STATE_REGISTER_W | REG: 0x13 | READOUT STATE | SWB | WRITE-REG |
| USE_BIT_GEN_LINK | BIT: 0 | READOUT STATE WHERE LINK DATA IS GENERATED (FOR DEBUGGING) | SWB & FARM | - |
| USE_BIT_STREAM | BIT: 1 | READOUT STATE WHERE LINK DATA IS READ OUT IN ROUND-ROBIN | SWB & FARM | - |
| USE_BIT_MERGER | BIT: 2 | READOUT STATE WHERE LINK DATA IS TIME ALIGNED (TREE) | SWB & FARM | - |
| USE_BIT_GEN_MERGER | BIT: 4 | READOUT STATE WHERE THE TIME ALIGNED DATA IS GENERATED (FOR DEBUGGING) | SWB & FARM | - |
| USE_BIT_FARM | BIT: 5 | READOUT STATE WHERE THE DATA IS SEND TO THE FARM (1) ELSE (0) IT IS READOUT VIA DMA ON THE SWB | SWB & FARM | - |
| USE_BIT_TEST | BIT: 6 | NOT USED AT THE MOMENT | SWB & FARM | - |
| USE_BIT_PIXEL_US | BIT: 7 | READOUT STATE TO ONLY READOUT US PIXEL DATA VIA DMA (FOR DEBUGGING) | SWB & FARM | - |
| USE_BIT_PIXEL_DS | BIT: 8 | READOUT STATE TO ONLY READOUT DS PIXEL DATA VIA DMA (FOR DEBUGGING) | SWB & FARM | - |
| USE_BIT_SCIFI | BIT: 9 | READOUT STATE TO ONLY READOUT SCIFI DATA VIA DMA (FOR DEBUGGING) | SWB & FARM | - |
| USE_BIT_TEST_ERROR | BIT: 10 | READOUT STATE FOR TESTING AN ERROR HANDLING IN THE TIME MERGER USING GENERATED DATA | SWB & FARM | - |
| USE_BIT_DDR | BIT: 10 | READOUT STATE FOR USING THE DDR MEMORY | FARM | - |
| SWB_READOUT_LINK_REGISTER_W | REG: 0x14 | NOT USED AT THE MOMENT | SWB & FARM | WRITE-REG |
| SWB_COUNTER_REGISTER_W | REG: 0x15 | ADDR REGISTER TO READOUT COUNTER VALUES FROM THE SWB, TO HAVE MORE INFORMATION ABOUT THE COUNTER LOOK AT A10_COUNTER.MD | SWB | WRITE-REG |
| FARM_READOUT_STATE_REGISTER_W | REG: 0x;  | READOUT STATE | FARM | WRITE-REG |
| FARM_DATA_TYPE_REGISTER_W | REG: 0x17 | DATA TYPE FOR READOUT | FARM | WRITE-REG |
| FARM_DATA_TYPE_ADDR_RANGE | RANGE: 1 DOWNTO 0 | DATA TYPE: "00" = PIXEL, "01" = SCIFI, "10" = TILES | FARM | - |
| FARM_EVENT_ID_ADDR_RANGE | RANGE: 17 DOWNTO 2 | MIDAS EVENT ID | FARM | - |
| DDR_BIT_ENABLE_A | BIT: 0 | ENABLE STATEMACHINE OF DDR-A | FARM | - |
| DDR_BIT_COUNTERTEST_A | BIT: 1 | ENABLE COUNTER TEST (1) OR DATAFLOW (0) OF DDR-A | FARM | - |
| DDR_COUNTERSEL_RANGE_A | RANGE: 15 DOWNTO 14 | "01" -> GET POSERR_REG, "10" -> GET COUNTERR_REG ELSE CUR TIME COUNTER WRITTEN TO DDR | FARM | - |
| DDR_RANGE_A | RANGE: 15 DOWNTO 0 | RANGE FOR DDR A | FARM | - |
| DDR_BIT_ENABLE_B | BIT: 16 | ENABLE STATEMACHINE OF DDR-B | FARM | - |
| DDR_BIT_COUNTERTEST_B | BIT: 17 | ENABLE COUNTER TEST (1) OR DATAFLOW (0) OF DDR-B | FARM | - |
| DDR_COUNTERSEL_RANGE_B | RANGE: 31 DOWNTO 30 | "01" -> GET POSERR_REG, "10" -> GET COUNTERR_REG ELSE CUR TIME COUNTER WRITTEN TO DDR | FARM | - |
| DDR_RANGE_B | RANGE: 31 DOWNTO 16 | RANGE FOR DDR B | FARM | - |
| FARM_LINK_MASK_REGISTER_W | REG: 0x21 | MASK FARM LINKS | FARM | WRITE-REG |
| FARM_ID_REGISTER_W | REG: 0x25 | FARM ID WRITTEN TO THE RESERVED FILED OF THE MIDAS BANK | FARM | WRITE-REG |
