INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.sim/sim_1/synth/func/xsim/fpga_design_wrapper_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fpga_design_central_interface_0_0_central_interface
INFO: [VRFC 10-307] analyzing entity fpga_design_fifo_protector_0_0_fifo_protector
INFO: [VRFC 10-307] analyzing entity fpga_design_image_thresholding_0_0_image_thresholding
INFO: [VRFC 10-307] analyzing entity fpga_design_threshold_memory_0_0_threshold_memory
INFO: [VRFC 10-307] analyzing entity fpga_design_uart_tx_0_0_uart_tx
INFO: [VRFC 10-307] analyzing entity fpga_design_fifo_generator_0_0_builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity fpga_design_fifo_generator_0_0_builtin_prim_v6_4
INFO: [VRFC 10-307] analyzing entity fpga_design_fifo_generator_0_0_builtin_prim_v6_5
INFO: [VRFC 10-307] analyzing entity fpga_design_fifo_generator_0_0_builtin_prim_v6_6
INFO: [VRFC 10-307] analyzing entity fpga_design_fifo_generator_0_0_builtin_prim_v6_7
INFO: [VRFC 10-307] analyzing entity fpga_design_fifo_generator_0_0_reset_builtin
INFO: [VRFC 10-307] analyzing entity fpga_design_central_interface_0_0
INFO: [VRFC 10-307] analyzing entity fpga_design_fifo_protector_0_0
INFO: [VRFC 10-307] analyzing entity fpga_design_image_thresholding_0_0
INFO: [VRFC 10-307] analyzing entity fpga_design_threshold_memory_0_0
INFO: [VRFC 10-307] analyzing entity fpga_design_uart_tx_0_0
INFO: [VRFC 10-307] analyzing entity fpga_design_fifo_generator_0_0_builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity fpga_design_fifo_generator_0_0_builtin_extdepth_v6_0
INFO: [VRFC 10-307] analyzing entity fpga_design_fifo_generator_0_0_builtin_extdepth_v6_1
INFO: [VRFC 10-307] analyzing entity fpga_design_fifo_generator_0_0_builtin_extdepth_v6_2
INFO: [VRFC 10-307] analyzing entity fpga_design_fifo_generator_0_0_builtin_extdepth_v6_3
INFO: [VRFC 10-307] analyzing entity fpga_design_fifo_generator_0_0_builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fpga_design_fifo_generator_0_0_fifo_generator_v13_2_2_builtin
INFO: [VRFC 10-307] analyzing entity fpga_design_fifo_generator_0_0_fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fpga_design_fifo_generator_0_0_fifo_generator_v13_2_2_synth
INFO: [VRFC 10-307] analyzing entity fpga_design_fifo_generator_0_0_fifo_generator_v13_2_2
INFO: [VRFC 10-307] analyzing entity fpga_design_fifo_generator_0_0
INFO: [VRFC 10-307] analyzing entity fpga_design
INFO: [VRFC 10-307] analyzing entity fpga_design_wrapper
