Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec  2 03:01:47 2023
| Host         : mdxps15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            5 |
| No           | No                    | Yes                    |              66 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              40 |           13 |
| Yes          | No                    | Yes                    |              12 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+----------------------------+------------------+------------------+----------------+
|                            Clock Signal                            |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------+----------------------------+------------------+------------------+----------------+
|  debounce_rd/clk_divider_0/slow_clk                                |                            | rst_IBUF         |                1 |              3 |
|  debounce_wr/clk_divider_0/slow_clk                                |                            | rst_IBUF         |                1 |              3 |
|  clk_IBUF_BUFG                                                     | fifo_0/rd_addr             | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG                                                     | fifo_0/mem[6][3]_i_1_n_0   |                  |                1 |              4 |
|  clk_IBUF_BUFG                                                     | fifo_0/mem[8][3]_i_1_n_0   |                  |                1 |              4 |
|  clk_IBUF_BUFG                                                     | fifo_0/mem[3][3]_i_1_n_0   |                  |                1 |              4 |
|  clk_IBUF_BUFG                                                     | fifo_0/data_out[3]_i_1_n_0 | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG                                                     | fifo_0/mem[0][3]_i_1_n_0   |                  |                2 |              4 |
|  clk_IBUF_BUFG                                                     | fifo_0/mem[5][3]_i_1_n_0   |                  |                1 |              4 |
|  clk_IBUF_BUFG                                                     | fifo_0/mem[2][3]_i_1_n_0   |                  |                1 |              4 |
|  clk_IBUF_BUFG                                                     | fifo_0/mem[7][3]_i_1_n_0   |                  |                1 |              4 |
|  clk_IBUF_BUFG                                                     | fifo_0/mem[4][3]_i_1_n_0   |                  |                3 |              4 |
|  clk_IBUF_BUFG                                                     | fifo_0/mem[9][3]_i_1_n_0   |                  |                1 |              4 |
|  clk_IBUF_BUFG                                                     | fifo_0/wr_addr             | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG                                                     | fifo_0/mem[1][3]_i_1_n_0   |                  |                1 |              4 |
|  debounce_rd/edge_detect_0/FSM_onehot_next_state_reg[4]_i_2__0_n_0 |                            |                  |                3 |              5 |
|  debounce_wr/edge_detect_0/FSM_onehot_next_state_reg[4]_i_2_n_0    |                            |                  |                2 |              5 |
|  clk_IBUF_BUFG                                                     |                            | rst_IBUF         |               16 |             60 |
+--------------------------------------------------------------------+----------------------------+------------------+------------------+----------------+


