$date
	Sun Mar 30 19:59:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_adder_s_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$var reg 1 & clk $end
$scope module add1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 & clk $end
$var reg 1 " cout $end
$var reg 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
x"
x!
$end
#5000
0"
0!
1&
#10000
0&
1%
#15000
1!
1&
#20000
0&
0%
1$
#25000
1&
#30000
0&
1%
#35000
1"
0!
1&
#40000
0&
0%
0$
1#
#45000
0"
1!
1&
#50000
0&
1%
#55000
1"
0!
1&
#60000
0&
0%
1$
#65000
1&
#70000
0&
1%
#75000
1!
1&
#80000
0&
