{:input (genetic.crossover/dumb-crossover 1774991554 (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 958122767 (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_10_11 , \\wire1_9_11_:missing , wire2_18, wire3_16, \\wire:missing_edge , \\wire22_28_:missing_30 , \\wire23_:missing );\n  wire \\:missing_edge ;\n  input \\wire0_:missing_10_11 ;\n  wire \\wire0_:missing_10_11 ;\n  wire \\wire12_:missing ;\n  wire \\wire13_:missing ;\n  wire wire17;\n  wire wire17_16;\n  wire \\wire17_27_:missing ;\n  wire \\wire17_27_:missing_30 ;\n  wire wire17_29;\n  wire wire17_36;\n  wire wire17_9;\n  wire \\wire17_:missing_10 ;\n  wire \\wire17_:missing_39_42 ;\n  wire wire18_21;\n  input \\wire1_9_11_:missing ;\n  wire \\wire1_9_11_:missing ;\n  wire wire20_27;\n  input \\wire22_28_:missing_30 ;\n  wire \\wire22_28_:missing_30 ;\n  input \\wire23_:missing ;\n  wire \\wire23_:missing ;\n  wire \\wire25_35_:missing_41 ;\n  wire wire26_34;\n  wire wire27_28;\n  wire \\wire28_:missing ;\n  wire \\wire29_:missing ;\n  output wire2_18;\n  wire wire2_18;\n  wire \\wire31_32_:missing_8 ;\n  wire wire31_37;\n  wire wire34;\n  wire wire38_43;\n  output wire3_16;\n  wire wire3_16;\n  wire wire40_44;\n  wire wire41;\n  wire \\wire4_:missing_19 ;\n  wire wire5_10;\n  wire wire5_12;\n  wire wire6_11;\n  wire wire7_27;\n  wire wire8_27;\n  wire \\wire8_:missing ;\n  wire \\wire:missing_13_14 ;\n  wire \\wire:missing_13_8 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_27_21 ;\n  wire \\wire:missing_32 ;\n  wire \\wire:missing_33_36 ;\n  wire \\wire:missing_33_43 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_40 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire5_12 = 2'h1 >> wire5_10;\n  assign wire26_34 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_27_21  = 4'h6 >> { \\wire17_27_:missing_30 , \\wire17_27_:missing  };\n  assign \\wire:missing_edge  = 2'h1 >> wire6_11;\n  assign \\wire28_:missing  = 4'h6 >> { \\wire22_28_:missing_30 , wire27_28 };\n  assign \\wire29_:missing  = 4'h8 >> { \\wire:missing_edge , wire17_29 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire22_28_:missing_30 , \\wire17_27_:missing_30  };\n  assign wire31_37 = 4'h6 >> { \\wire31_32_:missing_8 , \\wire31_32_:missing_8  };\n  assign \\wire:missing_32  = 4'h8 >> { \\wire31_32_:missing_8 , \\wire31_32_:missing_8  };\n  assign \\wire:missing_33_43  = 4'h8 >> { \\wire:missing_33_36 , \\wire:missing_edge  };\n  assign wire34 = 2'hx >> wire26_34;\n  assign \\wire:missing_edge  = 2'h1 >> wire7_27;\n  assign \\wire:missing_edge  = 2'hx >> \\wire17_:missing_39_42 ;\n  assign \\wire8_:missing  = 2'h1 >> wire8_27;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire1_9_11_:missing , wire17_9 };\n  assign wire5_10 = 4'h8 >> { \\wire17_:missing_10 , \\wire0_:missing_10_11  };\n  assign wire6_11 = 4'h8 >> { \\wire1_9_11_:missing , \\wire0_:missing_10_11  };\n  assign \\wire12_:missing  = 4'h8 >> { \\wire:missing_edge , wire5_12 };\n  assign \\wire13_:missing  = 4'h8 >> { \\wire:missing_13_8 , \\wire:missing_13_14  };\n  assign \\wire4_:missing_19  = 1'h0;\n  assign \\wire25_35_:missing_41  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire40_44 = \\wire:missing_edge ;\n  assign wire38_43 = \\wire:missing_33_43 ;\n  assign wire41 = \\wire25_35_:missing_41 ;\n  assign \\wire:missing_40  = wire40_44;\n  assign \\wire:missing_edge  = \\wire17_:missing_39_42 ;\n  assign \\wire:missing_38  = wire38_43;\n  assign \\wire:missing_37  = wire31_37;\n  assign \\wire:missing_33_36  = wire17_36;\n  assign \\wire:missing_edge  = \\wire25_35_:missing_41 ;\n  assign wire18_21 = \\wire:missing_27_21 ;\n  assign \\wire:missing_20  = wire20_27;\n  assign \\wire:missing_edge  = \\wire4_:missing_19 ;\n  assign wire2_18 = wire18_21;\n  assign \\wire17_:missing_10  = wire17;\n  assign wire3_16 = wire17_16;\n  assign \\wire:missing_15  = \\wire:missing_edge ;\n  assign \\wire:missing_13_14  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:3.1-100.10\" *)\nmodule postsynth(\\wire0_:missing_10_11 , \\wire1_9_11_:missing , wire2_18, wire3_16, \\wire:missing_edge , \\wire22_28_:missing_30 , \\wire23_:missing );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:5.9-5.30\" *)\n  input \\wire0_:missing_10_11 ;\n  wire \\wire0_:missing_10_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:10.8-10.17\" *)\n  wire wire17_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:11.8-11.27\" *)\n  wire \\wire17_27_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:12.8-12.30\" *)\n  wire \\wire17_27_:missing_30 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:17.8-17.30\" *)\n  wire \\wire17_:missing_39_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:18.8-18.17\" *)\n  wire wire18_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:19.9-19.29\" *)\n  input \\wire1_9_11_:missing ;\n  wire \\wire1_9_11_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:22.9-22.31\" *)\n  input \\wire22_28_:missing_30 ;\n  wire \\wire22_28_:missing_30 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:24.9-24.25\" *)\n  input \\wire23_:missing ;\n  wire \\wire23_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:26.8-26.30\" *)\n  wire \\wire25_35_:missing_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:27.8-27.17\" *)\n  wire wire26_34;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:31.10-31.18\" *)\n  output wire2_18;\n  wire wire2_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:35.8-35.14\" *)\n  wire wire34;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:37.10-37.18\" *)\n  output wire3_16;\n  wire wire3_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:39.8-39.17\" *)\n  wire wire40_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:40.8-40.14\" *)\n  wire wire41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:41.8-41.26\" *)\n  wire \\wire4_:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:48.8-48.27\" *)\n  wire \\wire:missing_13_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:50.8-50.24\" *)\n  wire \\wire:missing_15 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:52.8-52.27\" *)\n  wire \\wire:missing_27_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:58.8-58.24\" *)\n  wire \\wire:missing_40 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A3D821D6.v:59.10-59.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire17_16 = 1'hx;\n  assign \\wire17_27_:missing  = 1'hx;\n  assign \\wire17_27_:missing_30  = 1'hx;\n  assign \\wire17_:missing_39_42  = 1'h0;\n  assign wire18_21 = 1'hx;\n  assign \\wire25_35_:missing_41  = 1'h0;\n  assign wire26_34 = 1'h1;\n  assign wire2_18 = 1'hx;\n  assign wire34 = 1'hx;\n  assign wire3_16 = 1'hx;\n  assign wire40_44 = 1'h0;\n  assign wire41 = 1'h0;\n  assign \\wire4_:missing_19  = 1'h0;\n  assign \\wire:missing_13_14  = 1'h0;\n  assign \\wire:missing_15  = 1'h0;\n  assign \\wire:missing_27_21  = 1'hx;\n  assign \\wire:missing_40  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:00:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk/src/top.v'.\nSBY  2:00:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] Copy '/tmp/fuzzmount2DDF5D8C/A3D821D6.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk/src/A3D821D6.v'.\nSBY  2:00:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] Copy '/tmp/fuzzmount2DDF5D8C/A3D821D6.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk/src/A3D821D6.post.v'.\nSBY  2:00:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] engine_0: abc pdr\nSBY  2:00:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:00:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A3D821D6.v:75$37_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A3D821D6.v:75$37.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:00:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A3D821D6.v:72$34_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A3D821D6.v:72$34.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:00:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A3D821D6.v:67$29_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A3D821D6.v:67$29.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:00:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A3D821D6.v:64$26_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A3D821D6.v:64$26.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:00:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] base: Warning: Wire presynth.\\wire3_16 is used but has no driver.\nSBY  2:00:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] base: Warning: Wire presynth.\\wire17_27_:missing_30 is used but has no driver.\nSBY  2:00:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] base: Warning: Wire presynth.\\wire17_27_:missing is used but has no driver.\nSBY  2:00:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] base: finished (returncode=0)\nSBY  2:00:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:00:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] aig: Warning: Wire presynth.\\wire3_16 is used but has no driver.\nSBY  2:00:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] aig: Warning: Wire presynth.\\wire17_27_:missing_30 is used but has no driver.\nSBY  2:00:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] aig: Warning: Wire presynth.\\wire17_27_:missing is used but has no driver.\nSBY  2:00:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] aig: finished (returncode=0)\nSBY  2:00:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:00:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:00:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] engine_0: Warning: The network has no constraints.\nSBY  2:00:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:00:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] engine_0: finished (returncode=0)\nSBY  2:00:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] engine_0: Status returned by engine: FAIL\nSBY  2:00:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  2:00:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:00:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:00:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk'.\nSBY  2:00:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_6gkapk] DONE (FAIL, rc=2)\n", :err ""}}}