// Seed: 2817049412
module module_0;
  assign id_1 = 'b0;
  assign id_2 = 1;
  wire id_3;
  supply1 id_4 = -1 + (1) + -1'b0;
  wire id_5;
  id_6(
      id_1
  );
  assign module_1.id_7 = 0;
  wire id_7, id_8;
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    output supply0 id_2,
    output supply0 id_3,
    input wire id_4,
    input wire id_5,
    input supply1 id_6,
    output supply0 id_7,
    input wire id_8,
    output wor id_9,
    output wire id_10,
    output tri id_11,
    output supply1 id_12,
    input wand id_13,
    input tri0 id_14,
    input logic id_15,
    input tri1 id_16,
    output uwire id_17,
    id_19
);
  always id_0 <= id_15;
  module_0 modCall_1 ();
  parameter id_20 = 1;
endmodule
