.include "macros.inc"
.file "iplController.cpp"

# 0x81335CCC..0x81337978 | size: 0x1CAC
.text
.balign 4

# .text:0x0 | 0x81335CCC | size: 0x310
# ipl::controller::Base::read()
.fn read__Q33ipl10controller4BaseFv, global
/* 81335CCC 000040CC  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 81335CD0 000040D0  7C 08 02 A6 */	mflr r0
/* 81335CD4 000040D4  90 01 00 24 */	stw r0, 0x24(r1)
/* 81335CD8 000040D8  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 81335CDC 000040DC  7C 7F 1B 78 */	mr r31, r3
/* 81335CE0 000040E0  81 83 00 00 */	lwz r12, 0x0(r3)
/* 81335CE4 000040E4  81 8C 00 6C */	lwz r12, 0x6c(r12)
/* 81335CE8 000040E8  7D 89 03 A6 */	mtctr r12
/* 81335CEC 000040EC  4E 80 04 21 */	bctrl
/* 81335CF0 000040F0  2C 03 00 00 */	cmpwi r3, 0x0
/* 81335CF4 000040F4  41 82 00 B0 */	beq .L_81335DA4
/* 81335CF8 000040F8  81 9F 00 00 */	lwz r12, 0x0(r31)
/* 81335CFC 000040FC  3C 80 00 10 */	lis r4, 0x10
/* 81335D00 00004100  7F E3 FB 78 */	mr r3, r31
/* 81335D04 00004104  81 8C 00 18 */	lwz r12, 0x18(r12)
/* 81335D08 00004108  38 84 08 00 */	addi r4, r4, 0x800
/* 81335D0C 0000410C  7D 89 03 A6 */	mtctr r12
/* 81335D10 00004110  4E 80 04 21 */	bctrl
/* 81335D14 00004114  2C 03 00 00 */	cmpwi r3, 0x0
/* 81335D18 00004118  41 82 00 0C */	beq .L_81335D24
/* 81335D1C 0000411C  38 00 00 01 */	li r0, 0x1
/* 81335D20 00004120  98 1F 00 04 */	stb r0, 0x4(r31)
.L_81335D24:
/* 81335D24 00004124  81 9F 00 00 */	lwz r12, 0x0(r31)
/* 81335D28 00004128  7F E3 FB 78 */	mr r3, r31
/* 81335D2C 0000412C  81 8C 00 20 */	lwz r12, 0x20(r12)
/* 81335D30 00004130  7D 89 03 A6 */	mtctr r12
/* 81335D34 00004134  4E 80 04 21 */	bctrl
/* 81335D38 00004138  2C 03 00 00 */	cmpwi r3, 0x0
/* 81335D3C 0000413C  41 82 00 0C */	beq .L_81335D48
/* 81335D40 00004140  38 00 00 00 */	li r0, 0x0
/* 81335D44 00004144  98 1F 00 04 */	stb r0, 0x4(r31)
.L_81335D48:
/* 81335D48 00004148  88 1F 00 04 */	lbz r0, 0x4(r31)
/* 81335D4C 0000414C  2C 00 00 00 */	cmpwi r0, 0x0
/* 81335D50 00004150  41 82 00 48 */	beq .L_81335D98
/* 81335D54 00004154  81 9F 00 00 */	lwz r12, 0x0(r31)
/* 81335D58 00004158  3C 80 00 10 */	lis r4, 0x10
/* 81335D5C 0000415C  7F E3 FB 78 */	mr r3, r31
/* 81335D60 00004160  81 8C 00 14 */	lwz r12, 0x14(r12)
/* 81335D64 00004164  38 84 08 00 */	addi r4, r4, 0x800
/* 81335D68 00004168  7D 89 03 A6 */	mtctr r12
/* 81335D6C 0000416C  4E 80 04 21 */	bctrl
/* 81335D70 00004170  2C 03 00 00 */	cmpwi r3, 0x0
/* 81335D74 00004174  41 82 00 14 */	beq .L_81335D88
/* 81335D78 00004178  80 7F 00 08 */	lwz r3, 0x8(r31)
/* 81335D7C 0000417C  38 03 00 01 */	addi r0, r3, 0x1
/* 81335D80 00004180  90 1F 00 08 */	stw r0, 0x8(r31)
/* 81335D84 00004184  48 00 00 2C */	b .L_81335DB0
.L_81335D88:
/* 81335D88 00004188  38 00 00 00 */	li r0, 0x0
/* 81335D8C 0000418C  90 1F 00 08 */	stw r0, 0x8(r31)
/* 81335D90 00004190  98 1F 00 04 */	stb r0, 0x4(r31)
/* 81335D94 00004194  48 00 00 1C */	b .L_81335DB0
.L_81335D98:
/* 81335D98 00004198  38 00 00 00 */	li r0, 0x0
/* 81335D9C 0000419C  90 1F 00 08 */	stw r0, 0x8(r31)
/* 81335DA0 000041A0  48 00 00 10 */	b .L_81335DB0
.L_81335DA4:
/* 81335DA4 000041A4  38 00 00 00 */	li r0, 0x0
/* 81335DA8 000041A8  98 1F 00 04 */	stb r0, 0x4(r31)
/* 81335DAC 000041AC  90 1F 00 08 */	stw r0, 0x8(r31)
.L_81335DB0:
/* 81335DB0 000041B0  80 1F 00 10 */	lwz r0, 0x10(r31)
/* 81335DB4 000041B4  2C 00 00 02 */	cmpwi r0, 0x2
/* 81335DB8 000041B8  41 82 01 50 */	beq .L_81335F08
/* 81335DBC 000041BC  40 80 02 0C */	bge .L_81335FC8
/* 81335DC0 000041C0  2C 00 00 00 */	cmpwi r0, 0x0
/* 81335DC4 000041C4  40 80 00 08 */	bge .L_81335DCC
/* 81335DC8 000041C8  48 00 02 00 */	b .L_81335FC8
.L_81335DCC:
/* 81335DCC 000041CC  48 1F FE CD */	bl fn_81535C98
/* 81335DD0 000041D0  3C 80 80 00 */	lis r4, 0x8000
/* 81335DD4 000041D4  80 DF 00 0C */	lwz r6, 0xc(r31)
/* 81335DD8 000041D8  80 A4 00 F8 */	lwz r5, 0xf8(r4)
/* 81335DDC 000041DC  3C 00 43 30 */	lis r0, 0x4330
/* 81335DE0 000041E0  7C C6 18 50 */	subf r6, r6, r3
/* 81335DE4 000041E4  38 80 03 E8 */	li r4, 0x3e8
/* 81335DE8 000041E8  54 A3 F0 BE */	srwi r3, r5, 2
/* 81335DEC 000041EC  90 01 00 08 */	stw r0, 0x8(r1)
/* 81335DF0 000041F0  7C 03 23 96 */	divwu r0, r3, r4
/* 81335DF4 000041F4  C8 62 80 48 */	lfd f3, lbl_81694448@sda21(r0)
/* 81335DF8 000041F8  C0 22 80 40 */	lfs f1, lbl_81694440@sda21(r0)
/* 81335DFC 000041FC  C0 02 80 44 */	lfs f0, lbl_81694444@sda21(r0)
/* 81335E00 00004200  7C 06 03 96 */	divwu r0, r6, r0
/* 81335E04 00004204  90 01 00 0C */	stw r0, 0xc(r1)
/* 81335E08 00004208  C8 41 00 08 */	lfd f2, 0x8(r1)
/* 81335E0C 0000420C  EC 42 18 28 */	fsubs f2, f2, f3
/* 81335E10 00004210  EC 22 08 24 */	fdivs f1, f2, f1
/* 81335E14 00004214  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 81335E18 00004218  40 80 00 14 */	bge .L_81335E2C
/* 81335E1C 0000421C  80 7F 00 14 */	lwz r3, 0x14(r31)
/* 81335E20 00004220  38 80 00 01 */	li r4, 0x1
/* 81335E24 00004224  48 24 51 35 */	bl fn_8157AF58
/* 81335E28 00004228  48 00 00 88 */	b .L_81335EB0
.L_81335E2C:
/* 81335E2C 0000422C  80 1F 00 10 */	lwz r0, 0x10(r31)
/* 81335E30 00004230  3C 60 81 61 */	lis r3, _f_rodata@ha
/* 81335E34 00004234  38 63 D2 C0 */	addi r3, r3, _f_rodata@l
/* 81335E38 00004238  54 00 10 3A */	slwi r0, r0, 2
/* 81335E3C 0000423C  7C 03 04 2E */	lfsx f0, r3, r0
/* 81335E40 00004240  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 81335E44 00004244  40 80 00 14 */	bge .L_81335E58
/* 81335E48 00004248  80 7F 00 14 */	lwz r3, 0x14(r31)
/* 81335E4C 0000424C  38 80 00 00 */	li r4, 0x0
/* 81335E50 00004250  48 24 51 09 */	bl fn_8157AF58
/* 81335E54 00004254  48 00 00 5C */	b .L_81335EB0
.L_81335E58:
/* 81335E58 00004258  81 9F 00 00 */	lwz r12, 0x0(r31)
/* 81335E5C 0000425C  7F E3 FB 78 */	mr r3, r31
/* 81335E60 00004260  81 8C 00 64 */	lwz r12, 0x64(r12)
/* 81335E64 00004264  7D 89 03 A6 */	mtctr r12
/* 81335E68 00004268  4E 80 04 21 */	bctrl
/* 81335E6C 0000426C  2C 03 00 00 */	cmpwi r3, 0x0
/* 81335E70 00004270  41 82 00 24 */	beq .L_81335E94
/* 81335E74 00004274  81 9F 00 00 */	lwz r12, 0x0(r31)
/* 81335E78 00004278  7F E3 FB 78 */	mr r3, r31
/* 81335E7C 0000427C  81 8C 00 64 */	lwz r12, 0x64(r12)
/* 81335E80 00004280  7D 89 03 A6 */	mtctr r12
/* 81335E84 00004284  4E 80 04 21 */	bctrl
/* 81335E88 00004288  88 03 00 5D */	lbz r0, 0x5d(r3)
/* 81335E8C 0000428C  7C 00 07 75 */	extsb. r0, r0
/* 81335E90 00004290  40 82 00 20 */	bne .L_81335EB0
.L_81335E94:
/* 81335E94 00004294  38 60 00 00 */	li r3, 0x0
/* 81335E98 00004298  38 00 FF FF */	li r0, -0x1
/* 81335E9C 0000429C  90 7F 00 0C */	stw r3, 0xc(r31)
/* 81335EA0 000042A0  38 80 00 00 */	li r4, 0x0
/* 81335EA4 000042A4  80 7F 00 14 */	lwz r3, 0x14(r31)
/* 81335EA8 000042A8  90 1F 00 10 */	stw r0, 0x10(r31)
/* 81335EAC 000042AC  48 24 50 AD */	bl fn_8157AF58
.L_81335EB0:
/* 81335EB0 000042B0  81 9F 00 00 */	lwz r12, 0x0(r31)
/* 81335EB4 000042B4  3C 80 00 10 */	lis r4, 0x10
/* 81335EB8 000042B8  7F E3 FB 78 */	mr r3, r31
/* 81335EBC 000042BC  81 8C 00 18 */	lwz r12, 0x18(r12)
/* 81335EC0 000042C0  38 84 08 00 */	addi r4, r4, 0x800
/* 81335EC4 000042C4  7D 89 03 A6 */	mtctr r12
/* 81335EC8 000042C8  4E 80 04 21 */	bctrl
/* 81335ECC 000042CC  2C 03 00 00 */	cmpwi r3, 0x0
/* 81335ED0 000042D0  40 82 00 20 */	bne .L_81335EF0
/* 81335ED4 000042D4  81 9F 00 00 */	lwz r12, 0x0(r31)
/* 81335ED8 000042D8  7F E3 FB 78 */	mr r3, r31
/* 81335EDC 000042DC  81 8C 00 2C */	lwz r12, 0x2c(r12)
/* 81335EE0 000042E0  7D 89 03 A6 */	mtctr r12
/* 81335EE4 000042E4  4E 80 04 21 */	bctrl
/* 81335EE8 000042E8  2C 03 00 00 */	cmpwi r3, 0x0
/* 81335EEC 000042EC  41 82 00 DC */	beq .L_81335FC8
.L_81335EF0:
/* 81335EF0 000042F0  80 7F 00 14 */	lwz r3, 0x14(r31)
/* 81335EF4 000042F4  38 80 00 00 */	li r4, 0x0
/* 81335EF8 000042F8  48 24 50 61 */	bl fn_8157AF58
/* 81335EFC 000042FC  38 00 00 02 */	li r0, 0x2
/* 81335F00 00004300  90 1F 00 10 */	stw r0, 0x10(r31)
/* 81335F04 00004304  48 00 00 C4 */	b .L_81335FC8
.L_81335F08:
/* 81335F08 00004308  48 1F FD 91 */	bl fn_81535C98
/* 81335F0C 0000430C  3C 80 80 00 */	lis r4, 0x8000
/* 81335F10 00004310  80 FF 00 0C */	lwz r7, 0xc(r31)
/* 81335F14 00004314  80 C4 00 F8 */	lwz r6, 0xf8(r4)
/* 81335F18 00004318  3C 00 43 30 */	lis r0, 0x4330
/* 81335F1C 0000431C  3C 80 81 61 */	lis r4, _f_rodata@ha
/* 81335F20 00004320  38 A0 03 E8 */	li r5, 0x3e8
/* 81335F24 00004324  54 C6 F0 BE */	srwi r6, r6, 2
/* 81335F28 00004328  7C E7 18 50 */	subf r7, r7, r3
/* 81335F2C 0000432C  7C 66 2B 96 */	divwu r3, r6, r5
/* 81335F30 00004330  90 01 00 08 */	stw r0, 0x8(r1)
/* 81335F34 00004334  38 84 D2 C0 */	addi r4, r4, _f_rodata@l
/* 81335F38 00004338  C8 62 80 48 */	lfd f3, lbl_81694448@sda21(r0)
/* 81335F3C 0000433C  C0 22 80 40 */	lfs f1, lbl_81694440@sda21(r0)
/* 81335F40 00004340  C0 04 00 04 */	lfs f0, 0x4(r4)
/* 81335F44 00004344  7C 07 1B 96 */	divwu r0, r7, r3
/* 81335F48 00004348  90 01 00 0C */	stw r0, 0xc(r1)
/* 81335F4C 0000434C  C8 41 00 08 */	lfd f2, 0x8(r1)
/* 81335F50 00004350  EC 42 18 28 */	fsubs f2, f2, f3
/* 81335F54 00004354  EC 22 08 24 */	fdivs f1, f2, f1
/* 81335F58 00004358  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 81335F5C 0000435C  40 80 00 14 */	bge .L_81335F70
/* 81335F60 00004360  80 7F 00 14 */	lwz r3, 0x14(r31)
/* 81335F64 00004364  38 80 00 00 */	li r4, 0x0
/* 81335F68 00004368  48 24 4F F1 */	bl fn_8157AF58
/* 81335F6C 0000436C  48 00 00 5C */	b .L_81335FC8
.L_81335F70:
/* 81335F70 00004370  81 9F 00 00 */	lwz r12, 0x0(r31)
/* 81335F74 00004374  7F E3 FB 78 */	mr r3, r31
/* 81335F78 00004378  81 8C 00 64 */	lwz r12, 0x64(r12)
/* 81335F7C 0000437C  7D 89 03 A6 */	mtctr r12
/* 81335F80 00004380  4E 80 04 21 */	bctrl
/* 81335F84 00004384  2C 03 00 00 */	cmpwi r3, 0x0
/* 81335F88 00004388  41 82 00 24 */	beq .L_81335FAC
/* 81335F8C 0000438C  81 9F 00 00 */	lwz r12, 0x0(r31)
/* 81335F90 00004390  7F E3 FB 78 */	mr r3, r31
/* 81335F94 00004394  81 8C 00 64 */	lwz r12, 0x64(r12)
/* 81335F98 00004398  7D 89 03 A6 */	mtctr r12
/* 81335F9C 0000439C  4E 80 04 21 */	bctrl
/* 81335FA0 000043A0  88 03 00 5D */	lbz r0, 0x5d(r3)
/* 81335FA4 000043A4  7C 00 07 75 */	extsb. r0, r0
/* 81335FA8 000043A8  40 82 00 20 */	bne .L_81335FC8
.L_81335FAC:
/* 81335FAC 000043AC  38 60 00 00 */	li r3, 0x0
/* 81335FB0 000043B0  38 00 FF FF */	li r0, -0x1
/* 81335FB4 000043B4  90 7F 00 0C */	stw r3, 0xc(r31)
/* 81335FB8 000043B8  38 80 00 00 */	li r4, 0x0
/* 81335FBC 000043BC  80 7F 00 14 */	lwz r3, 0x14(r31)
/* 81335FC0 000043C0  90 1F 00 10 */	stw r0, 0x10(r31)
/* 81335FC4 000043C4  48 24 4F 95 */	bl fn_8157AF58
.L_81335FC8:
/* 81335FC8 000043C8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 81335FCC 000043CC  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 81335FD0 000043D0  7C 08 03 A6 */	mtlr r0
/* 81335FD4 000043D4  38 21 00 20 */	addi r1, r1, 0x20
/* 81335FD8 000043D8  4E 80 00 20 */	blr
.endfn read__Q33ipl10controller4BaseFv

# .text:0x310 | 0x81335FDC | size: 0x8
# ipl::controller::Interface::isValidBtn() const
.fn isValidBtn__Q33ipl10controller9InterfaceCFv, global
/* 81335FDC 000043DC  38 60 00 00 */	li r3, 0x0
/* 81335FE0 000043E0  4E 80 00 20 */	blr
.endfn isValidBtn__Q33ipl10controller9InterfaceCFv

# .text:0x318 | 0x81335FE4 | size: 0x8
# ipl::controller::Interface::downTrg(unsigned long) const
.fn downTrg__Q33ipl10controller9InterfaceCFUl, global
/* 81335FE4 000043E4  38 60 00 00 */	li r3, 0x0
/* 81335FE8 000043E8  4E 80 00 20 */	blr
.endfn downTrg__Q33ipl10controller9InterfaceCFUl

# .text:0x320 | 0x81335FEC | size: 0x8
# ipl::controller::Interface::pinch() const
.fn pinch__Q33ipl10controller9InterfaceCFv, global
/* 81335FEC 000043EC  38 60 00 00 */	li r3, 0x0
/* 81335FF0 000043F0  4E 80 00 20 */	blr
.endfn pinch__Q33ipl10controller9InterfaceCFv

# .text:0x328 | 0x81335FF4 | size: 0x8
# ipl::controller::Interface::down(unsigned long) const
.fn down__Q33ipl10controller9InterfaceCFUl, global
/* 81335FF4 000043F4  38 60 00 00 */	li r3, 0x0
/* 81335FF8 000043F8  4E 80 00 20 */	blr
.endfn down__Q33ipl10controller9InterfaceCFUl

# .text:0x330 | 0x81335FFC | size: 0x8
# ipl::controller::Interface::getKPADStatus() const
.fn getKPADStatus__Q33ipl10controller9InterfaceCFv, global
/* 81335FFC 000043FC  38 60 00 00 */	li r3, 0x0
/* 81336000 00004400  4E 80 00 20 */	blr
.endfn getKPADStatus__Q33ipl10controller9InterfaceCFv

# .text:0x338 | 0x81336004 | size: 0x14
# ipl::controller::Base::decide() const
.fn decide__Q33ipl10controller4BaseCFv, global
/* 81336004 00004404  80 63 00 08 */	lwz r3, 0x8(r3)
/* 81336008 00004408  38 03 FF FB */	subi r0, r3, 0x5
/* 8133600C 0000440C  7C 00 00 34 */	cntlzw r0, r0
/* 81336010 00004410  54 03 D9 7E */	srwi r3, r0, 5
/* 81336014 00004414  4E 80 00 20 */	blr
.endfn decide__Q33ipl10controller4BaseCFv

# .text:0x34C | 0x81336018 | size: 0x64
# ipl::controller::Base::rumble(int)
.fn rumble__Q33ipl10controller4BaseFi, global
/* 81336018 00004418  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8133601C 0000441C  7C 08 02 A6 */	mflr r0
/* 81336020 00004420  90 01 00 24 */	stw r0, 0x24(r1)
/* 81336024 00004424  39 61 00 20 */	addi r11, r1, 0x20
/* 81336028 00004428  48 2C 34 A1 */	bl _savegpr_29
/* 8133602C 0000442C  7C 7D 1B 78 */	mr r29, r3
/* 81336030 00004430  7C 9E 23 78 */	mr r30, r4
/* 81336034 00004434  3B E0 00 00 */	li r31, 0x0
/* 81336038 00004438  48 24 50 21 */	bl fn_8157B058
/* 8133603C 0000443C  2C 03 00 00 */	cmpwi r3, 0x0
/* 81336040 00004440  41 82 00 20 */	beq .L_81336060
/* 81336044 00004444  80 1D 00 10 */	lwz r0, 0x10(r29)
/* 81336048 00004448  2C 00 FF FF */	cmpwi r0, -0x1
/* 8133604C 0000444C  40 82 00 14 */	bne .L_81336060
/* 81336050 00004450  48 1F FC 49 */	bl fn_81535C98
/* 81336054 00004454  90 7D 00 0C */	stw r3, 0xc(r29)
/* 81336058 00004458  3B E0 00 01 */	li r31, 0x1
/* 8133605C 0000445C  93 DD 00 10 */	stw r30, 0x10(r29)
.L_81336060:
/* 81336060 00004460  39 61 00 20 */	addi r11, r1, 0x20
/* 81336064 00004464  7F E3 FB 78 */	mr r3, r31
/* 81336068 00004468  48 2C 34 AD */	bl _restgpr_29
/* 8133606C 0000446C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 81336070 00004470  7C 08 03 A6 */	mtlr r0
/* 81336074 00004474  38 21 00 20 */	addi r1, r1, 0x20
/* 81336078 00004478  4E 80 00 20 */	blr
.endfn rumble__Q33ipl10controller4BaseFi

# .text:0x3B0 | 0x8133607C | size: 0x50
# ipl::controller::Base::cancelRumbling()
.fn cancelRumbling__Q33ipl10controller4BaseFv, global
/* 8133607C 0000447C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 81336080 00004480  7C 08 02 A6 */	mflr r0
/* 81336084 00004484  90 01 00 14 */	stw r0, 0x14(r1)
/* 81336088 00004488  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8133608C 0000448C  7C 7F 1B 78 */	mr r31, r3
/* 81336090 00004490  80 03 00 10 */	lwz r0, 0x10(r3)
/* 81336094 00004494  2C 00 FF FF */	cmpwi r0, -0x1
/* 81336098 00004498  41 82 00 10 */	beq .L_813360A8
/* 8133609C 0000449C  80 63 00 14 */	lwz r3, 0x14(r3)
/* 813360A0 000044A0  38 80 00 00 */	li r4, 0x0
/* 813360A4 000044A4  48 24 4E B5 */	bl fn_8157AF58
.L_813360A8:
/* 813360A8 000044A8  38 60 00 00 */	li r3, 0x0
/* 813360AC 000044AC  38 00 FF FF */	li r0, -0x1
/* 813360B0 000044B0  90 7F 00 0C */	stw r3, 0xc(r31)
/* 813360B4 000044B4  90 1F 00 10 */	stw r0, 0x10(r31)
/* 813360B8 000044B8  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 813360BC 000044BC  80 01 00 14 */	lwz r0, 0x14(r1)
/* 813360C0 000044C0  7C 08 03 A6 */	mtlr r0
/* 813360C4 000044C4  38 21 00 10 */	addi r1, r1, 0x10
/* 813360C8 000044C8  4E 80 00 20 */	blr
.endfn cancelRumbling__Q33ipl10controller4BaseFv

# .text:0x400 | 0x813360CC | size: 0x148
# ipl::controller::Revolution::read()
.fn read__Q33ipl10controller10RevolutionFv, global
/* 813360CC 000044CC  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 813360D0 000044D0  7C 08 02 A6 */	mflr r0
/* 813360D4 000044D4  90 01 00 14 */	stw r0, 0x14(r1)
/* 813360D8 000044D8  93 E1 00 0C */	stw r31, 0xc(r1)
/* 813360DC 000044DC  7C 7F 1B 78 */	mr r31, r3
/* 813360E0 000044E0  81 83 00 00 */	lwz r12, 0x0(r3)
/* 813360E4 000044E4  81 8C 00 70 */	lwz r12, 0x70(r12)
/* 813360E8 000044E8  7D 89 03 A6 */	mtctr r12
/* 813360EC 000044EC  4E 80 04 21 */	bctrl
/* 813360F0 000044F0  2C 03 00 00 */	cmpwi r3, 0x0
/* 813360F4 000044F4  40 82 00 34 */	bne .L_81336128
/* 813360F8 000044F8  C0 22 80 50 */	lfs f1, lbl_81694450@sda21(r0)
/* 813360FC 000044FC  80 7F 00 20 */	lwz r3, 0x20(r31)
/* 81336100 00004500  C0 02 80 54 */	lfs f0, lbl_81694454@sda21(r0)
/* 81336104 00004504  D0 23 00 24 */	stfs f1, 0x24(r3)
/* 81336108 00004508  80 7F 00 20 */	lwz r3, 0x20(r31)
/* 8133610C 0000450C  D0 23 00 20 */	stfs f1, 0x20(r3)
/* 81336110 00004510  80 7F 00 20 */	lwz r3, 0x20(r31)
/* 81336114 00004514  D0 03 00 30 */	stfs f0, 0x30(r3)
/* 81336118 00004518  80 7F 00 20 */	lwz r3, 0x20(r31)
/* 8133611C 0000451C  D0 03 00 2C */	stfs f0, 0x2c(r3)
/* 81336120 00004520  80 7F 00 20 */	lwz r3, 0x20(r31)
/* 81336124 00004524  D0 03 00 28 */	stfs f0, 0x28(r3)
.L_81336128:
/* 81336128 00004528  88 1F 00 1D */	lbz r0, 0x1d(r31)
/* 8133612C 0000452C  7F E3 FB 78 */	mr r3, r31
/* 81336130 00004530  98 1F 00 1E */	stb r0, 0x1e(r31)
/* 81336134 00004534  81 9F 00 00 */	lwz r12, 0x0(r31)
/* 81336138 00004538  81 8C 00 6C */	lwz r12, 0x6c(r12)
/* 8133613C 0000453C  7D 89 03 A6 */	mtctr r12
/* 81336140 00004540  4E 80 04 21 */	bctrl
/* 81336144 00004544  2C 03 00 00 */	cmpwi r3, 0x0
/* 81336148 00004548  41 82 00 A8 */	beq .L_813361F0
/* 8133614C 0000454C  88 1F 00 1E */	lbz r0, 0x1e(r31)
/* 81336150 00004550  2C 00 00 00 */	cmpwi r0, 0x0
/* 81336154 00004554  40 82 00 50 */	bne .L_813361A4
/* 81336158 00004558  81 9F 00 00 */	lwz r12, 0x0(r31)
/* 8133615C 0000455C  7F E3 FB 78 */	mr r3, r31
/* 81336160 00004560  38 80 08 00 */	li r4, 0x800
/* 81336164 00004564  81 8C 00 14 */	lwz r12, 0x14(r12)
/* 81336168 00004568  7D 89 03 A6 */	mtctr r12
/* 8133616C 0000456C  4E 80 04 21 */	bctrl
/* 81336170 00004570  2C 03 00 00 */	cmpwi r3, 0x0
/* 81336174 00004574  41 82 00 84 */	beq .L_813361F8
/* 81336178 00004578  81 9F 00 00 */	lwz r12, 0x0(r31)
/* 8133617C 0000457C  7F E3 FB 78 */	mr r3, r31
/* 81336180 00004580  38 80 04 00 */	li r4, 0x400
/* 81336184 00004584  81 8C 00 14 */	lwz r12, 0x14(r12)
/* 81336188 00004588  7D 89 03 A6 */	mtctr r12
/* 8133618C 0000458C  4E 80 04 21 */	bctrl
/* 81336190 00004590  2C 03 00 00 */	cmpwi r3, 0x0
/* 81336194 00004594  41 82 00 64 */	beq .L_813361F8
/* 81336198 00004598  38 00 00 01 */	li r0, 0x1
/* 8133619C 0000459C  98 1F 00 1D */	stb r0, 0x1d(r31)
/* 813361A0 000045A0  48 00 00 58 */	b .L_813361F8
.L_813361A4:
/* 813361A4 000045A4  81 9F 00 00 */	lwz r12, 0x0(r31)
/* 813361A8 000045A8  7F E3 FB 78 */	mr r3, r31
/* 813361AC 000045AC  38 80 08 00 */	li r4, 0x800
/* 813361B0 000045B0  81 8C 00 14 */	lwz r12, 0x14(r12)
/* 813361B4 000045B4  7D 89 03 A6 */	mtctr r12
/* 813361B8 000045B8  4E 80 04 21 */	bctrl
/* 813361BC 000045BC  2C 03 00 00 */	cmpwi r3, 0x0
/* 813361C0 000045C0  41 82 00 24 */	beq .L_813361E4
/* 813361C4 000045C4  81 9F 00 00 */	lwz r12, 0x0(r31)
/* 813361C8 000045C8  7F E3 FB 78 */	mr r3, r31
/* 813361CC 000045CC  38 80 04 00 */	li r4, 0x400
/* 813361D0 000045D0  81 8C 00 14 */	lwz r12, 0x14(r12)
/* 813361D4 000045D4  7D 89 03 A6 */	mtctr r12
/* 813361D8 000045D8  4E 80 04 21 */	bctrl
/* 813361DC 000045DC  2C 03 00 00 */	cmpwi r3, 0x0
/* 813361E0 000045E0  40 82 00 18 */	bne .L_813361F8
.L_813361E4:
/* 813361E4 000045E4  38 00 00 00 */	li r0, 0x0
/* 813361E8 000045E8  98 1F 00 1D */	stb r0, 0x1d(r31)
/* 813361EC 000045EC  48 00 00 0C */	b .L_813361F8
.L_813361F0:
/* 813361F0 000045F0  38 00 00 00 */	li r0, 0x0
/* 813361F4 000045F4  98 1F 00 1D */	stb r0, 0x1d(r31)
.L_813361F8:
/* 813361F8 000045F8  7F E3 FB 78 */	mr r3, r31
/* 813361FC 000045FC  4B FF FA D1 */	bl read__Q33ipl10controller4BaseFv
/* 81336200 00004600  80 01 00 14 */	lwz r0, 0x14(r1)
/* 81336204 00004604  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 81336208 00004608  7C 08 03 A6 */	mtlr r0
/* 8133620C 0000460C  38 21 00 10 */	addi r1, r1, 0x10
/* 81336210 00004610  4E 80 00 20 */	blr
.endfn read__Q33ipl10controller10RevolutionFv

# .text:0x548 | 0x81336214 | size: 0x54
# ipl::controller::Revolution::isValidDpd() const
.fn isValidDpd__Q33ipl10controller10RevolutionCFv, global
/* 81336214 00004614  88 03 00 1C */	lbz r0, 0x1c(r3)
/* 81336218 00004618  2C 00 00 00 */	cmpwi r0, 0x0
/* 8133621C 0000461C  41 82 00 0C */	beq .L_81336228
/* 81336220 00004620  38 60 00 00 */	li r3, 0x0
/* 81336224 00004624  4E 80 00 20 */	blr
.L_81336228:
/* 81336228 00004628  80 A3 00 20 */	lwz r5, 0x20(r3)
/* 8133622C 0000462C  38 60 00 00 */	li r3, 0x0
/* 81336230 00004630  38 80 00 01 */	li r4, 0x1
/* 81336234 00004634  88 05 00 5D */	lbz r0, 0x5d(r5)
/* 81336238 00004638  7C 00 07 75 */	extsb. r0, r0
/* 8133623C 0000463C  41 82 00 10 */	beq .L_8133624C
/* 81336240 00004640  2C 00 FF F9 */	cmpwi r0, -0x7
/* 81336244 00004644  41 82 00 08 */	beq .L_8133624C
/* 81336248 00004648  38 80 00 00 */	li r4, 0x0
.L_8133624C:
/* 8133624C 0000464C  2C 04 00 00 */	cmpwi r4, 0x0
/* 81336250 00004650  4D 82 00 20 */	beqlr
/* 81336254 00004654  88 05 00 5E */	lbz r0, 0x5e(r5)
/* 81336258 00004658  7C 00 07 75 */	extsb. r0, r0
/* 8133625C 0000465C  4D 82 00 20 */	beqlr
/* 81336260 00004660  38 60 00 01 */	li r3, 0x1
/* 81336264 00004664  4E 80 00 20 */	blr
.endfn isValidDpd__Q33ipl10controller10RevolutionCFv

# .text:0x59C | 0x81336268 | size: 0x34
# ipl::controller::Revolution::isValidBtn() const
.fn isValidBtn__Q33ipl10controller10RevolutionCFv, global
/* 81336268 00004668  80 83 00 20 */	lwz r4, 0x20(r3)
/* 8133626C 0000466C  38 60 00 00 */	li r3, 0x0
/* 81336270 00004670  88 84 00 5D */	lbz r4, 0x5d(r4)
/* 81336274 00004674  38 84 00 07 */	addi r4, r4, 0x7
/* 81336278 00004678  54 80 06 3E */	clrlwi r0, r4, 24
/* 8133627C 0000467C  28 00 00 07 */	cmplwi r0, 0x7
/* 81336280 00004680  4D 81 00 20 */	bgtlr
/* 81336284 00004684  38 00 00 01 */	li r0, 0x1
/* 81336288 00004688  7C 00 20 30 */	slw r0, r0, r4
/* 8133628C 0000468C  70 00 00 A1 */	andi. r0, r0, 0xa1
/* 81336290 00004690  4D 82 00 20 */	beqlr
/* 81336294 00004694  38 60 00 01 */	li r3, 0x1
/* 81336298 00004698  4E 80 00 20 */	blr
.endfn isValidBtn__Q33ipl10controller10RevolutionCFv

# .text:0x5D0 | 0x8133629C | size: 0x6C
# ipl::controller::Revolution::down(unsigned long) const
.fn down__Q33ipl10controller10RevolutionCFUl, global
/* 8133629C 0000469C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 813362A0 000046A0  7C 08 02 A6 */	mflr r0
/* 813362A4 000046A4  90 01 00 24 */	stw r0, 0x24(r1)
/* 813362A8 000046A8  39 61 00 20 */	addi r11, r1, 0x20
/* 813362AC 000046AC  48 2C 32 1D */	bl _savegpr_29
/* 813362B0 000046B0  81 83 00 00 */	lwz r12, 0x0(r3)
/* 813362B4 000046B4  7C 7D 1B 78 */	mr r29, r3
/* 813362B8 000046B8  7C 9E 23 78 */	mr r30, r4
/* 813362BC 000046BC  3B E0 00 00 */	li r31, 0x0
/* 813362C0 000046C0  81 8C 00 6C */	lwz r12, 0x6c(r12)
/* 813362C4 000046C4  7D 89 03 A6 */	mtctr r12
/* 813362C8 000046C8  4E 80 04 21 */	bctrl
/* 813362CC 000046CC  2C 03 00 00 */	cmpwi r3, 0x0
/* 813362D0 000046D0  41 82 00 1C */	beq .L_813362EC
/* 813362D4 000046D4  80 7D 00 20 */	lwz r3, 0x20(r29)
/* 813362D8 000046D8  57 C0 04 3E */	clrlwi r0, r30, 16
/* 813362DC 000046DC  80 63 00 00 */	lwz r3, 0x0(r3)
/* 813362E0 000046E0  7C 60 00 39 */	and. r0, r3, r0
/* 813362E4 000046E4  41 82 00 08 */	beq .L_813362EC
/* 813362E8 000046E8  3B E0 00 01 */	li r31, 0x1
.L_813362EC:
/* 813362EC 000046EC  39 61 00 20 */	addi r11, r1, 0x20
/* 813362F0 000046F0  7F E3 FB 78 */	mr r3, r31
/* 813362F4 000046F4  48 2C 32 21 */	bl _restgpr_29
/* 813362F8 000046F8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 813362FC 000046FC  7C 08 03 A6 */	mtlr r0
/* 81336300 00004700  38 21 00 20 */	addi r1, r1, 0x20
/* 81336304 00004704  4E 80 00 20 */	blr
.endfn down__Q33ipl10controller10RevolutionCFUl

# .text:0x63C | 0x81336308 | size: 0x120
# ipl::controller::Revolution::getDpdProjectionPos() const
.fn getDpdProjectionPos__Q33ipl10controller10RevolutionCFv, global
/* 81336308 00004708  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 8133630C 0000470C  7C 08 02 A6 */	mflr r0
/* 81336310 00004710  80 83 00 20 */	lwz r4, 0x20(r3)
/* 81336314 00004714  90 01 00 44 */	stw r0, 0x44(r1)
/* 81336318 00004718  38 61 00 30 */	addi r3, r1, 0x30
/* 8133631C 0000471C  C0 04 00 20 */	lfs f0, 0x20(r4)
/* 81336320 00004720  D0 01 00 08 */	stfs f0, 0x8(r1)
/* 81336324 00004724  C0 04 00 24 */	lfs f0, 0x24(r4)
/* 81336328 00004728  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 8133632C 0000472C  48 00 00 FD */	bl __ct__Q34nw4r2ut4RectFv
/* 81336330 00004730  38 61 00 30 */	addi r3, r1, 0x30
/* 81336334 00004734  4B FF F5 E5 */	bl getProjectionRect__Q23ipl6SystemFPQ34nw4r2ut4Rect
/* 81336338 00004738  C0 21 00 30 */	lfs f1, 0x30(r1)
/* 8133633C 0000473C  38 61 00 10 */	addi r3, r1, 0x10
/* 81336340 00004740  C0 61 00 34 */	lfs f3, 0x34(r1)
/* 81336344 00004744  38 81 00 08 */	addi r4, r1, 0x8
/* 81336348 00004748  C0 41 00 38 */	lfs f2, 0x38(r1)
/* 8133634C 0000474C  38 A1 00 20 */	addi r5, r1, 0x20
/* 81336350 00004750  C0 01 00 3C */	lfs f0, 0x3c(r1)
/* 81336354 00004754  D0 21 00 20 */	stfs f1, 0x20(r1)
/* 81336358 00004758  C0 22 80 58 */	lfs f1, lbl_81694458@sda21(r0)
/* 8133635C 0000475C  D0 61 00 24 */	stfs f3, 0x24(r1)
/* 81336360 00004760  D0 41 00 28 */	stfs f2, 0x28(r1)
/* 81336364 00004764  D0 01 00 2C */	stfs f0, 0x2c(r1)
/* 81336368 00004768  48 24 F5 39 */	bl fn_815858A0
/* 8133636C 0000476C  48 23 3C 49 */	bl fn_81569FB4
/* 81336370 00004770  54 60 06 3E */	clrlwi r0, r3, 24
/* 81336374 00004774  28 00 00 01 */	cmplwi r0, 0x1
/* 81336378 00004778  40 82 00 20 */	bne .L_81336398
/* 8133637C 0000477C  C0 21 00 10 */	lfs f1, 0x10(r1)
/* 81336380 00004780  C0 42 80 5C */	lfs f2, lbl_8169445C@sda21(r0)
/* 81336384 00004784  C0 01 00 14 */	lfs f0, 0x14(r1)
/* 81336388 00004788  EC 21 00 B2 */	fmuls f1, f1, f2
/* 8133638C 0000478C  EC 00 00 B2 */	fmuls f0, f0, f2
/* 81336390 00004790  D0 21 00 10 */	stfs f1, 0x10(r1)
/* 81336394 00004794  D0 01 00 14 */	stfs f0, 0x14(r1)
.L_81336398:
/* 81336398 00004798  C0 01 00 30 */	lfs f0, 0x30(r1)
/* 8133639C 0000479C  C0 42 80 60 */	lfs f2, lbl_81694460@sda21(r0)
/* 813363A0 000047A0  C0 21 00 10 */	lfs f1, 0x10(r1)
/* 813363A4 000047A4  EC 00 10 28 */	fsubs f0, f0, f2
/* 813363A8 000047A8  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 813363AC 000047AC  40 81 00 0C */	ble .L_813363B8
/* 813363B0 000047B0  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 813363B4 000047B4  48 00 00 4C */	b .L_81336400
.L_813363B8:
/* 813363B8 000047B8  C0 01 00 38 */	lfs f0, 0x38(r1)
/* 813363BC 000047BC  EC 02 00 2A */	fadds f0, f2, f0
/* 813363C0 000047C0  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 813363C4 000047C4  40 80 00 0C */	bge .L_813363D0
/* 813363C8 000047C8  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 813363CC 000047CC  48 00 00 34 */	b .L_81336400
.L_813363D0:
/* 813363D0 000047D0  C0 01 00 34 */	lfs f0, 0x34(r1)
/* 813363D4 000047D4  C0 21 00 14 */	lfs f1, 0x14(r1)
/* 813363D8 000047D8  EC 00 10 28 */	fsubs f0, f0, f2
/* 813363DC 000047DC  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 813363E0 000047E0  40 81 00 0C */	ble .L_813363EC
/* 813363E4 000047E4  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 813363E8 000047E8  48 00 00 18 */	b .L_81336400
.L_813363EC:
/* 813363EC 000047EC  C0 01 00 3C */	lfs f0, 0x3c(r1)
/* 813363F0 000047F0  EC 02 00 2A */	fadds f0, f2, f0
/* 813363F4 000047F4  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 813363F8 000047F8  40 80 00 08 */	bge .L_81336400
/* 813363FC 000047FC  D0 01 00 14 */	stfs f0, 0x14(r1)
.L_81336400:
/* 81336400 00004800  C0 21 00 10 */	lfs f1, 0x10(r1)
/* 81336404 00004804  38 61 00 18 */	addi r3, r1, 0x18
/* 81336408 00004808  C0 41 00 14 */	lfs f2, 0x14(r1)
/* 8133640C 0000480C  48 00 00 35 */	bl set__Q33ipl4math4VEC2Fff
/* 81336410 00004810  80 01 00 44 */	lwz r0, 0x44(r1)
/* 81336414 00004814  80 61 00 18 */	lwz r3, 0x18(r1)
/* 81336418 00004818  80 81 00 1C */	lwz r4, 0x1c(r1)
/* 8133641C 0000481C  7C 08 03 A6 */	mtlr r0
/* 81336420 00004820  38 21 00 40 */	addi r1, r1, 0x40
/* 81336424 00004824  4E 80 00 20 */	blr
.endfn getDpdProjectionPos__Q33ipl10controller10RevolutionCFv

# .text:0x75C | 0x81336428 | size: 0x18
# nw4r::ut::Rect::Rect()
.fn __ct__Q34nw4r2ut4RectFv, global
/* 81336428 00004828  C0 02 80 54 */	lfs f0, lbl_81694454@sda21(r0)
/* 8133642C 0000482C  D0 03 00 00 */	stfs f0, 0x0(r3)
/* 81336430 00004830  D0 03 00 04 */	stfs f0, 0x4(r3)
/* 81336434 00004834  D0 03 00 08 */	stfs f0, 0x8(r3)
/* 81336438 00004838  D0 03 00 0C */	stfs f0, 0xc(r3)
/* 8133643C 0000483C  4E 80 00 20 */	blr
.endfn __ct__Q34nw4r2ut4RectFv

# .text:0x774 | 0x81336440 | size: 0xC
# ipl::math::VEC2::set(float, float)
.fn set__Q33ipl4math4VEC2Fff, global
/* 81336440 00004840  D0 23 00 00 */	stfs f1, 0x0(r3)
/* 81336444 00004844  D0 43 00 04 */	stfs f2, 0x4(r3)
/* 81336448 00004848  4E 80 00 20 */	blr
.endfn set__Q33ipl4math4VEC2Fff

# .text:0x780 | 0x8133644C | size: 0x9C
# ipl::controller::Classic::Classic(int, KPADStatus&)
.fn __ct__Q33ipl10controller7ClassicFiR10KPADStatus, global
/* 8133644C 0000484C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 81336450 00004850  7C 08 02 A6 */	mflr r0
/* 81336454 00004854  90 01 00 24 */	stw r0, 0x24(r1)
/* 81336458 00004858  39 61 00 20 */	addi r11, r1, 0x20
/* 8133645C 0000485C  48 2C 30 6D */	bl _savegpr_29
/* 81336460 00004860  3C E0 81 63 */	lis r7, __vt__Q33ipl10controller4Base@ha
/* 81336464 00004864  3B E0 00 00 */	li r31, 0x0
/* 81336468 00004868  38 E7 48 80 */	addi r7, r7, __vt__Q33ipl10controller4Base@l
/* 8133646C 0000486C  38 C0 FF FF */	li r6, -0x1
/* 81336470 00004870  38 00 00 02 */	li r0, 0x2
/* 81336474 00004874  90 E3 00 00 */	stw r7, 0x0(r3)
/* 81336478 00004878  7C 7D 1B 78 */	mr r29, r3
/* 8133647C 0000487C  7C BE 2B 78 */	mr r30, r5
/* 81336480 00004880  9B E3 00 04 */	stb r31, 0x4(r3)
/* 81336484 00004884  93 E3 00 08 */	stw r31, 0x8(r3)
/* 81336488 00004888  93 E3 00 0C */	stw r31, 0xc(r3)
/* 8133648C 0000488C  90 C3 00 10 */	stw r6, 0x10(r3)
/* 81336490 00004890  90 83 00 14 */	stw r4, 0x14(r3)
/* 81336494 00004894  90 03 00 18 */	stw r0, 0x18(r3)
/* 81336498 00004898  9B E3 00 1C */	stb r31, 0x1c(r3)
/* 8133649C 0000489C  7C 83 23 78 */	mr r3, r4
/* 813364A0 000048A0  48 25 1F 11 */	bl fn_815883B0
/* 813364A4 000048A4  C0 02 80 64 */	lfs f0, lbl_81694464@sda21(r0)
/* 813364A8 000048A8  3C 80 81 63 */	lis r4, __vt__Q33ipl10controller7Classic@ha
/* 813364AC 000048AC  38 84 47 64 */	addi r4, r4, __vt__Q33ipl10controller7Classic@l
/* 813364B0 000048B0  9B FD 00 1D */	stb r31, 0x1d(r29)
/* 813364B4 000048B4  39 61 00 20 */	addi r11, r1, 0x20
/* 813364B8 000048B8  7F A3 EB 78 */	mr r3, r29
/* 813364BC 000048BC  9B FD 00 1E */	stb r31, 0x1e(r29)
/* 813364C0 000048C0  93 DD 00 20 */	stw r30, 0x20(r29)
/* 813364C4 000048C4  90 9D 00 00 */	stw r4, 0x0(r29)
/* 813364C8 000048C8  D0 1D 00 24 */	stfs f0, 0x24(r29)
/* 813364CC 000048CC  D0 1D 00 28 */	stfs f0, 0x28(r29)
/* 813364D0 000048D0  93 FD 00 2C */	stw r31, 0x2c(r29)
/* 813364D4 000048D4  48 2C 30 41 */	bl _restgpr_29
/* 813364D8 000048D8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 813364DC 000048DC  7C 08 03 A6 */	mtlr r0
/* 813364E0 000048E0  38 21 00 20 */	addi r1, r1, 0x20
/* 813364E4 000048E4  4E 80 00 20 */	blr
.endfn __ct__Q33ipl10controller7ClassicFiR10KPADStatus

# .text:0x81C | 0x813364E8 | size: 0x40
# ipl::controller::Base::~Base()
.fn __dt__Q33ipl10controller4BaseFv, global
/* 813364E8 000048E8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 813364EC 000048EC  7C 08 02 A6 */	mflr r0
/* 813364F0 000048F0  2C 03 00 00 */	cmpwi r3, 0x0
/* 813364F4 000048F4  90 01 00 14 */	stw r0, 0x14(r1)
/* 813364F8 000048F8  93 E1 00 0C */	stw r31, 0xc(r1)
/* 813364FC 000048FC  7C 7F 1B 78 */	mr r31, r3
/* 81336500 00004900  41 82 00 10 */	beq .L_81336510
/* 81336504 00004904  2C 04 00 00 */	cmpwi r4, 0x0
/* 81336508 00004908  40 81 00 08 */	ble .L_81336510
/* 8133650C 0000490C  48 2C 1B D9 */	bl __dl__FPv
.L_81336510:
/* 81336510 00004910  7F E3 FB 78 */	mr r3, r31
/* 81336514 00004914  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 81336518 00004918  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8133651C 0000491C  7C 08 03 A6 */	mtlr r0
/* 81336520 00004920  38 21 00 10 */	addi r1, r1, 0x10
/* 81336524 00004924  4E 80 00 20 */	blr
.endfn __dt__Q33ipl10controller4BaseFv

# .text:0x85C | 0x81336528 | size: 0x40
# ipl::controller::Revolution::~Revolution()
.fn __dt__Q33ipl10controller10RevolutionFv, global
/* 81336528 00004928  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8133652C 0000492C  7C 08 02 A6 */	mflr r0
/* 81336530 00004930  2C 03 00 00 */	cmpwi r3, 0x0
/* 81336534 00004934  90 01 00 14 */	stw r0, 0x14(r1)
/* 81336538 00004938  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8133653C 0000493C  7C 7F 1B 78 */	mr r31, r3
/* 81336540 00004940  41 82 00 10 */	beq .L_81336550
/* 81336544 00004944  2C 04 00 00 */	cmpwi r4, 0x0
/* 81336548 00004948  40 81 00 08 */	ble .L_81336550
/* 8133654C 0000494C  48 2C 1B 99 */	bl __dl__FPv
.L_81336550:
/* 81336550 00004950  7F E3 FB 78 */	mr r3, r31
/* 81336554 00004954  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 81336558 00004958  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8133655C 0000495C  7C 08 03 A6 */	mtlr r0
/* 81336560 00004960  38 21 00 10 */	addi r1, r1, 0x10
/* 81336564 00004964  4E 80 00 20 */	blr
.endfn __dt__Q33ipl10controller10RevolutionFv

# .text:0x89C | 0x81336568 | size: 0xC
# ipl::math::VEC2::VEC2(float, float)
.fn __ct__Q33ipl4math4VEC2Fff, global
/* 81336568 00004968  D0 23 00 00 */	stfs f1, 0x0(r3)
/* 8133656C 0000496C  D0 43 00 04 */	stfs f2, 0x4(r3)
/* 81336570 00004970  4E 80 00 20 */	blr
.endfn __ct__Q33ipl4math4VEC2Fff

# .text:0x8A8 | 0x81336574 | size: 0x16C
# ipl::controller::Classic::read()
.fn read__Q33ipl10controller7ClassicFv, global
/* 81336574 00004974  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 81336578 00004978  7C 08 02 A6 */	mflr r0
/* 8133657C 0000497C  90 01 00 34 */	stw r0, 0x34(r1)
/* 81336580 00004980  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 81336584 00004984  7C 7F 1B 78 */	mr r31, r3
/* 81336588 00004988  4B FF FC 8D */	bl isValidDpd__Q33ipl10controller10RevolutionCFv
/* 8133658C 0000498C  2C 03 00 00 */	cmpwi r3, 0x0
/* 81336590 00004990  40 82 01 20 */	bne .L_813366B0
/* 81336594 00004994  80 9F 00 20 */	lwz r4, 0x20(r31)
/* 81336598 00004998  38 61 00 18 */	addi r3, r1, 0x18
/* 8133659C 0000499C  C0 24 00 6C */	lfs f1, 0x6c(r4)
/* 813365A0 000049A0  C0 44 00 70 */	lfs f2, 0x70(r4)
/* 813365A4 000049A4  4B FF FF C5 */	bl __ct__Q33ipl4math4VEC2Fff
/* 813365A8 000049A8  C0 01 00 18 */	lfs f0, 0x18(r1)
/* 813365AC 000049AC  C0 21 00 1C */	lfs f1, 0x1c(r1)
/* 813365B0 000049B0  EC 40 00 32 */	fmuls f2, f0, f0
/* 813365B4 000049B4  C0 02 80 68 */	lfs f0, lbl_81694468@sda21(r0)
/* 813365B8 000049B8  EC 21 00 72 */	fmuls f1, f1, f1
/* 813365BC 000049BC  EC 22 08 2A */	fadds f1, f2, f1
/* 813365C0 000049C0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 813365C4 000049C4  40 81 00 5C */	ble .L_81336620
/* 813365C8 000049C8  80 BF 00 20 */	lwz r5, 0x20(r31)
/* 813365CC 000049CC  38 61 00 0C */	addi r3, r1, 0xc
/* 813365D0 000049D0  C0 42 80 6C */	lfs f2, lbl_8169446C@sda21(r0)
/* 813365D4 000049D4  38 8D 80 40 */	li r4, lbl_81696080@sda21
/* 813365D8 000049D8  C0 25 00 6C */	lfs f1, 0x6c(r5)
/* 813365DC 000049DC  C0 1F 00 24 */	lfs f0, 0x24(r31)
/* 813365E0 000049E0  EC 22 00 72 */	fmuls f1, f2, f1
/* 813365E4 000049E4  EC 00 08 2A */	fadds f0, f0, f1
/* 813365E8 000049E8  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 813365EC 000049EC  48 00 01 01 */	bl "abs_clamp<f>__Q23ipl4mathFRCfRCf_f"
/* 813365F0 000049F0  D0 3F 00 24 */	stfs f1, 0x24(r31)
/* 813365F4 000049F4  38 61 00 08 */	addi r3, r1, 0x8
/* 813365F8 000049F8  80 BF 00 20 */	lwz r5, 0x20(r31)
/* 813365FC 000049FC  38 8D 80 44 */	li r4, lbl_81696084@sda21
/* 81336600 00004A00  C0 42 80 6C */	lfs f2, lbl_8169446C@sda21(r0)
/* 81336604 00004A04  C0 25 00 70 */	lfs f1, 0x70(r5)
/* 81336608 00004A08  C0 1F 00 28 */	lfs f0, 0x28(r31)
/* 8133660C 00004A0C  EC 22 00 72 */	fmuls f1, f2, f1
/* 81336610 00004A10  EC 00 08 28 */	fsubs f0, f0, f1
/* 81336614 00004A14  D0 01 00 08 */	stfs f0, 0x8(r1)
/* 81336618 00004A18  48 00 00 D5 */	bl "abs_clamp<f>__Q23ipl4mathFRCfRCf_f"
/* 8133661C 00004A1C  D0 3F 00 28 */	stfs f1, 0x28(r31)
.L_81336620:
/* 81336620 00004A20  80 9F 00 20 */	lwz r4, 0x20(r31)
/* 81336624 00004A24  38 61 00 10 */	addi r3, r1, 0x10
/* 81336628 00004A28  C0 24 00 74 */	lfs f1, 0x74(r4)
/* 8133662C 00004A2C  C0 44 00 78 */	lfs f2, 0x78(r4)
/* 81336630 00004A30  4B FF FF 39 */	bl __ct__Q33ipl4math4VEC2Fff
/* 81336634 00004A34  81 9F 00 00 */	lwz r12, 0x0(r31)
/* 81336638 00004A38  7F E3 FB 78 */	mr r3, r31
/* 8133663C 00004A3C  81 8C 00 48 */	lwz r12, 0x48(r12)
/* 81336640 00004A40  7D 89 03 A6 */	mtctr r12
/* 81336644 00004A44  4E 80 04 21 */	bctrl
/* 81336648 00004A48  2C 03 00 00 */	cmpwi r3, 0x0
/* 8133664C 00004A4C  40 82 00 40 */	bne .L_8133668C
/* 81336650 00004A50  C0 21 00 18 */	lfs f1, 0x18(r1)
/* 81336654 00004A54  C0 01 00 1C */	lfs f0, 0x1c(r1)
/* 81336658 00004A58  EC 21 00 72 */	fmuls f1, f1, f1
/* 8133665C 00004A5C  C0 42 80 68 */	lfs f2, lbl_81694468@sda21(r0)
/* 81336660 00004A60  EC 00 00 32 */	fmuls f0, f0, f0
/* 81336664 00004A64  EC 01 00 2A */	fadds f0, f1, f0
/* 81336668 00004A68  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 8133666C 00004A6C  41 81 00 20 */	bgt .L_8133668C
/* 81336670 00004A70  C0 21 00 10 */	lfs f1, 0x10(r1)
/* 81336674 00004A74  C0 01 00 14 */	lfs f0, 0x14(r1)
/* 81336678 00004A78  EC 21 00 72 */	fmuls f1, f1, f1
/* 8133667C 00004A7C  EC 00 00 32 */	fmuls f0, f0, f0
/* 81336680 00004A80  EC 01 00 2A */	fadds f0, f1, f0
/* 81336684 00004A84  FC 00 10 40 */	fcmpo cr0, f0, f2
/* 81336688 00004A88  40 81 00 0C */	ble .L_81336694
.L_8133668C:
/* 8133668C 00004A8C  38 00 00 B4 */	li r0, 0xb4
/* 81336690 00004A90  90 1F 00 2C */	stw r0, 0x2c(r31)
.L_81336694:
/* 81336694 00004A94  80 7F 00 2C */	lwz r3, 0x2c(r31)
/* 81336698 00004A98  34 03 FF FF */	subic. r0, r3, 0x1
/* 8133669C 00004A9C  90 1F 00 2C */	stw r0, 0x2c(r31)
/* 813366A0 00004AA0  40 80 00 24 */	bge .L_813366C4
/* 813366A4 00004AA4  38 00 00 00 */	li r0, 0x0
/* 813366A8 00004AA8  90 1F 00 2C */	stw r0, 0x2c(r31)
/* 813366AC 00004AAC  48 00 00 18 */	b .L_813366C4
.L_813366B0:
/* 813366B0 00004AB0  C0 02 80 64 */	lfs f0, lbl_81694464@sda21(r0)
/* 813366B4 00004AB4  38 00 00 00 */	li r0, 0x0
/* 813366B8 00004AB8  90 1F 00 2C */	stw r0, 0x2c(r31)
/* 813366BC 00004ABC  D0 1F 00 28 */	stfs f0, 0x28(r31)
/* 813366C0 00004AC0  D0 1F 00 24 */	stfs f0, 0x24(r31)
.L_813366C4:
/* 813366C4 00004AC4  7F E3 FB 78 */	mr r3, r31
/* 813366C8 00004AC8  4B FF FA 05 */	bl read__Q33ipl10controller10RevolutionFv
/* 813366CC 00004ACC  80 01 00 34 */	lwz r0, 0x34(r1)
/* 813366D0 00004AD0  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 813366D4 00004AD4  7C 08 03 A6 */	mtlr r0
/* 813366D8 00004AD8  38 21 00 30 */	addi r1, r1, 0x30
/* 813366DC 00004ADC  4E 80 00 20 */	blr
.endfn read__Q33ipl10controller7ClassicFv

# .text:0xA14 | 0x813366E0 | size: 0xC
# ipl::controller::Classic::getClassicHoldFlag() const
.fn getClassicHoldFlag__Q33ipl10controller7ClassicCFv, global
/* 813366E0 00004AE0  80 63 00 20 */	lwz r3, 0x20(r3)
/* 813366E4 00004AE4  80 63 00 60 */	lwz r3, 0x60(r3)
/* 813366E8 00004AE8  4E 80 00 20 */	blr
.endfn getClassicHoldFlag__Q33ipl10controller7ClassicCFv

# .text:0xA20 | 0x813366EC | size: 0x24
# float ipl::math::abs_clamp<float>(const float&, const float&)
.fn "abs_clamp<f>__Q23ipl4mathFRCfRCf_f", global
/* 813366EC 00004AEC  C0 03 00 00 */	lfs f0, 0x0(r3)
/* 813366F0 00004AF0  C0 24 00 00 */	lfs f1, 0x0(r4)
/* 813366F4 00004AF4  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 813366F8 00004AF8  4D 81 00 20 */	bgtlr
/* 813366FC 00004AFC  FC 20 08 50 */	fneg f1, f1
/* 81336700 00004B00  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 81336704 00004B04  4D 80 00 20 */	bltlr
/* 81336708 00004B08  FC 20 00 90 */	fmr f1, f0
/* 8133670C 00004B0C  4E 80 00 20 */	blr
.endfn "abs_clamp<f>__Q23ipl4mathFRCfRCf_f"

# .text:0xA44 | 0x81336710 | size: 0x64
# ipl::controller::Classic::getHorizon() const
.fn getHorizon__Q33ipl10controller7ClassicCFv, global
/* 81336710 00004B10  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 81336714 00004B14  7C 08 02 A6 */	mflr r0
/* 81336718 00004B18  90 01 00 24 */	stw r0, 0x24(r1)
/* 8133671C 00004B1C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 81336720 00004B20  7C 7F 1B 78 */	mr r31, r3
/* 81336724 00004B24  4B FF FA F1 */	bl isValidDpd__Q33ipl10controller10RevolutionCFv
/* 81336728 00004B28  2C 03 00 00 */	cmpwi r3, 0x0
/* 8133672C 00004B2C  41 82 00 1C */	beq .L_81336748
/* 81336730 00004B30  80 9F 00 20 */	lwz r4, 0x20(r31)
/* 81336734 00004B34  38 61 00 08 */	addi r3, r1, 0x8
/* 81336738 00004B38  C0 24 00 34 */	lfs f1, 0x34(r4)
/* 8133673C 00004B3C  C0 44 00 38 */	lfs f2, 0x38(r4)
/* 81336740 00004B40  4B FF FD 01 */	bl set__Q33ipl4math4VEC2Fff
/* 81336744 00004B44  48 00 00 14 */	b .L_81336758
.L_81336748:
/* 81336748 00004B48  C0 22 80 70 */	lfs f1, lbl_81694470@sda21(r0)
/* 8133674C 00004B4C  C0 02 80 74 */	lfs f0, lbl_81694474@sda21(r0)
/* 81336750 00004B50  D0 21 00 08 */	stfs f1, 0x8(r1)
/* 81336754 00004B54  D0 01 00 0C */	stfs f0, 0xc(r1)
.L_81336758:
/* 81336758 00004B58  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 8133675C 00004B5C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 81336760 00004B60  80 61 00 08 */	lwz r3, 0x8(r1)
/* 81336764 00004B64  80 81 00 0C */	lwz r4, 0xc(r1)
/* 81336768 00004B68  7C 08 03 A6 */	mtlr r0
/* 8133676C 00004B6C  38 21 00 20 */	addi r1, r1, 0x20
/* 81336770 00004B70  4E 80 00 20 */	blr
.endfn getHorizon__Q33ipl10controller7ClassicCFv

# .text:0xAA8 | 0x81336774 | size: 0x7C
# ipl::controller::Classic::getDpdPos() const
.fn getDpdPos__Q33ipl10controller7ClassicCFv, global
/* 81336774 00004B74  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 81336778 00004B78  7C 08 02 A6 */	mflr r0
/* 8133677C 00004B7C  90 01 00 24 */	stw r0, 0x24(r1)
/* 81336780 00004B80  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 81336784 00004B84  7C 7F 1B 78 */	mr r31, r3
/* 81336788 00004B88  4B FF FA 8D */	bl isValidDpd__Q33ipl10controller10RevolutionCFv
/* 8133678C 00004B8C  2C 03 00 00 */	cmpwi r3, 0x0
/* 81336790 00004B90  41 82 00 1C */	beq .L_813367AC
/* 81336794 00004B94  80 9F 00 20 */	lwz r4, 0x20(r31)
/* 81336798 00004B98  38 61 00 08 */	addi r3, r1, 0x8
/* 8133679C 00004B9C  C0 24 00 20 */	lfs f1, 0x20(r4)
/* 813367A0 00004BA0  C0 44 00 24 */	lfs f2, 0x24(r4)
/* 813367A4 00004BA4  4B FF FC 9D */	bl set__Q33ipl4math4VEC2Fff
/* 813367A8 00004BA8  48 00 00 2C */	b .L_813367D4
.L_813367AC:
/* 813367AC 00004BAC  80 1F 00 2C */	lwz r0, 0x2c(r31)
/* 813367B0 00004BB0  2C 00 00 00 */	cmpwi r0, 0x0
/* 813367B4 00004BB4  41 82 00 14 */	beq .L_813367C8
/* 813367B8 00004BB8  38 61 00 08 */	addi r3, r1, 0x8
/* 813367BC 00004BBC  38 9F 00 24 */	addi r4, r31, 0x24
/* 813367C0 00004BC0  48 00 00 31 */	bl __as__Q33ipl4math4VEC2FRCQ33ipl4math4VEC2
/* 813367C4 00004BC4  48 00 00 10 */	b .L_813367D4
.L_813367C8:
/* 813367C8 00004BC8  C0 02 80 50 */	lfs f0, lbl_81694450@sda21(r0)
/* 813367CC 00004BCC  D0 01 00 08 */	stfs f0, 0x8(r1)
/* 813367D0 00004BD0  D0 01 00 0C */	stfs f0, 0xc(r1)
.L_813367D4:
/* 813367D4 00004BD4  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 813367D8 00004BD8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 813367DC 00004BDC  80 61 00 08 */	lwz r3, 0x8(r1)
/* 813367E0 00004BE0  80 81 00 0C */	lwz r4, 0xc(r1)
/* 813367E4 00004BE4  7C 08 03 A6 */	mtlr r0
/* 813367E8 00004BE8  38 21 00 20 */	addi r1, r1, 0x20
/* 813367EC 00004BEC  4E 80 00 20 */	blr
.endfn getDpdPos__Q33ipl10controller7ClassicCFv

# .text:0xB24 | 0x813367F0 | size: 0x14
# ipl::math::VEC2::operator=(const ipl::math::VEC2&)
.fn __as__Q33ipl4math4VEC2FRCQ33ipl4math4VEC2, global
/* 813367F0 00004BF0  C0 24 00 00 */	lfs f1, 0x0(r4)
/* 813367F4 00004BF4  C0 04 00 04 */	lfs f0, 0x4(r4)
/* 813367F8 00004BF8  D0 23 00 00 */	stfs f1, 0x0(r3)
/* 813367FC 00004BFC  D0 03 00 04 */	stfs f0, 0x4(r3)
/* 81336800 00004C00  4E 80 00 20 */	blr
.endfn __as__Q33ipl4math4VEC2FRCQ33ipl4math4VEC2

# .text:0xB38 | 0x81336804 | size: 0x174
# ipl::controller::Classic::getDpdProjectionPos() const
.fn getDpdProjectionPos__Q33ipl10controller7ClassicCFv, global
/* 81336804 00004C04  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 81336808 00004C08  7C 08 02 A6 */	mflr r0
/* 8133680C 00004C0C  90 01 00 54 */	stw r0, 0x54(r1)
/* 81336810 00004C10  93 E1 00 4C */	stw r31, 0x4c(r1)
/* 81336814 00004C14  7C 7F 1B 78 */	mr r31, r3
/* 81336818 00004C18  4B FF F9 FD */	bl isValidDpd__Q33ipl10controller10RevolutionCFv
/* 8133681C 00004C1C  2C 03 00 00 */	cmpwi r3, 0x0
/* 81336820 00004C20  41 82 00 1C */	beq .L_8133683C
/* 81336824 00004C24  80 9F 00 20 */	lwz r4, 0x20(r31)
/* 81336828 00004C28  38 61 00 18 */	addi r3, r1, 0x18
/* 8133682C 00004C2C  C0 24 00 20 */	lfs f1, 0x20(r4)
/* 81336830 00004C30  C0 44 00 24 */	lfs f2, 0x24(r4)
/* 81336834 00004C34  4B FF FC 0D */	bl set__Q33ipl4math4VEC2Fff
/* 81336838 00004C38  48 00 00 2C */	b .L_81336864
.L_8133683C:
/* 8133683C 00004C3C  80 1F 00 2C */	lwz r0, 0x2c(r31)
/* 81336840 00004C40  2C 00 00 00 */	cmpwi r0, 0x0
/* 81336844 00004C44  41 82 00 14 */	beq .L_81336858
/* 81336848 00004C48  38 61 00 18 */	addi r3, r1, 0x18
/* 8133684C 00004C4C  38 9F 00 24 */	addi r4, r31, 0x24
/* 81336850 00004C50  4B FF FF A1 */	bl __as__Q33ipl4math4VEC2FRCQ33ipl4math4VEC2
/* 81336854 00004C54  48 00 00 10 */	b .L_81336864
.L_81336858:
/* 81336858 00004C58  C0 02 80 50 */	lfs f0, lbl_81694450@sda21(r0)
/* 8133685C 00004C5C  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 81336860 00004C60  D0 01 00 1C */	stfs f0, 0x1c(r1)
.L_81336864:
/* 81336864 00004C64  C0 21 00 18 */	lfs f1, 0x18(r1)
/* 81336868 00004C68  38 61 00 30 */	addi r3, r1, 0x30
/* 8133686C 00004C6C  C0 01 00 1C */	lfs f0, 0x1c(r1)
/* 81336870 00004C70  D0 21 00 08 */	stfs f1, 0x8(r1)
/* 81336874 00004C74  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 81336878 00004C78  4B FF FB B1 */	bl __ct__Q34nw4r2ut4RectFv
/* 8133687C 00004C7C  38 61 00 30 */	addi r3, r1, 0x30
/* 81336880 00004C80  4B FF F0 99 */	bl getProjectionRect__Q23ipl6SystemFPQ34nw4r2ut4Rect
/* 81336884 00004C84  C0 21 00 30 */	lfs f1, 0x30(r1)
/* 81336888 00004C88  38 61 00 10 */	addi r3, r1, 0x10
/* 8133688C 00004C8C  C0 61 00 34 */	lfs f3, 0x34(r1)
/* 81336890 00004C90  38 81 00 08 */	addi r4, r1, 0x8
/* 81336894 00004C94  C0 41 00 38 */	lfs f2, 0x38(r1)
/* 81336898 00004C98  38 A1 00 20 */	addi r5, r1, 0x20
/* 8133689C 00004C9C  C0 01 00 3C */	lfs f0, 0x3c(r1)
/* 813368A0 00004CA0  D0 21 00 20 */	stfs f1, 0x20(r1)
/* 813368A4 00004CA4  C0 22 80 58 */	lfs f1, lbl_81694458@sda21(r0)
/* 813368A8 00004CA8  D0 61 00 24 */	stfs f3, 0x24(r1)
/* 813368AC 00004CAC  D0 41 00 28 */	stfs f2, 0x28(r1)
/* 813368B0 00004CB0  D0 01 00 2C */	stfs f0, 0x2c(r1)
/* 813368B4 00004CB4  48 24 EF ED */	bl fn_815858A0
/* 813368B8 00004CB8  48 23 36 FD */	bl fn_81569FB4
/* 813368BC 00004CBC  54 60 06 3E */	clrlwi r0, r3, 24
/* 813368C0 00004CC0  28 00 00 01 */	cmplwi r0, 0x1
/* 813368C4 00004CC4  40 82 00 20 */	bne .L_813368E4
/* 813368C8 00004CC8  C0 21 00 10 */	lfs f1, 0x10(r1)
/* 813368CC 00004CCC  C0 42 80 5C */	lfs f2, lbl_8169445C@sda21(r0)
/* 813368D0 00004CD0  C0 01 00 14 */	lfs f0, 0x14(r1)
/* 813368D4 00004CD4  EC 21 00 B2 */	fmuls f1, f1, f2
/* 813368D8 00004CD8  EC 00 00 B2 */	fmuls f0, f0, f2
/* 813368DC 00004CDC  D0 21 00 10 */	stfs f1, 0x10(r1)
/* 813368E0 00004CE0  D0 01 00 14 */	stfs f0, 0x14(r1)
.L_813368E4:
/* 813368E4 00004CE4  C0 01 00 30 */	lfs f0, 0x30(r1)
/* 813368E8 00004CE8  C0 42 80 60 */	lfs f2, lbl_81694460@sda21(r0)
/* 813368EC 00004CEC  C0 21 00 10 */	lfs f1, 0x10(r1)
/* 813368F0 00004CF0  EC 00 10 28 */	fsubs f0, f0, f2
/* 813368F4 00004CF4  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 813368F8 00004CF8  40 81 00 0C */	ble .L_81336904
/* 813368FC 00004CFC  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 81336900 00004D00  48 00 00 4C */	b .L_8133694C
.L_81336904:
/* 81336904 00004D04  C0 01 00 38 */	lfs f0, 0x38(r1)
/* 81336908 00004D08  EC 02 00 2A */	fadds f0, f2, f0
/* 8133690C 00004D0C  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 81336910 00004D10  40 80 00 0C */	bge .L_8133691C
/* 81336914 00004D14  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 81336918 00004D18  48 00 00 34 */	b .L_8133694C
.L_8133691C:
/* 8133691C 00004D1C  C0 01 00 34 */	lfs f0, 0x34(r1)
/* 81336920 00004D20  C0 21 00 14 */	lfs f1, 0x14(r1)
/* 81336924 00004D24  EC 00 10 28 */	fsubs f0, f0, f2
/* 81336928 00004D28  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 8133692C 00004D2C  40 81 00 0C */	ble .L_81336938
/* 81336930 00004D30  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 81336934 00004D34  48 00 00 18 */	b .L_8133694C
.L_81336938:
/* 81336938 00004D38  C0 01 00 3C */	lfs f0, 0x3c(r1)
/* 8133693C 00004D3C  EC 02 00 2A */	fadds f0, f2, f0
/* 81336940 00004D40  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 81336944 00004D44  40 80 00 08 */	bge .L_8133694C
/* 81336948 00004D48  D0 01 00 14 */	stfs f0, 0x14(r1)
.L_8133694C:
/* 8133694C 00004D4C  C0 21 00 10 */	lfs f1, 0x10(r1)
/* 81336950 00004D50  38 61 00 18 */	addi r3, r1, 0x18
/* 81336954 00004D54  C0 41 00 14 */	lfs f2, 0x14(r1)
/* 81336958 00004D58  4B FF FA E9 */	bl set__Q33ipl4math4VEC2Fff
/* 8133695C 00004D5C  83 E1 00 4C */	lwz r31, 0x4c(r1)
/* 81336960 00004D60  80 01 00 54 */	lwz r0, 0x54(r1)
/* 81336964 00004D64  80 61 00 18 */	lwz r3, 0x18(r1)
/* 81336968 00004D68  80 81 00 1C */	lwz r4, 0x1c(r1)
/* 8133696C 00004D6C  7C 08 03 A6 */	mtlr r0
/* 81336970 00004D70  38 21 00 50 */	addi r1, r1, 0x50
/* 81336974 00004D74  4E 80 00 20 */	blr
.endfn getDpdProjectionPos__Q33ipl10controller7ClassicCFv

# .text:0xCAC | 0x81336978 | size: 0x40
# ipl::controller::Master::down(unsigned long) const
.fn down__Q33ipl10controller6MasterCFUl, global
/* 81336978 00004D78  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8133697C 00004D7C  7C 08 02 A6 */	mflr r0
/* 81336980 00004D80  3D 00 81 63 */	lis r8, lbl_816346A8@ha
/* 81336984 00004D84  90 01 00 24 */	stw r0, 0x24(r1)
/* 81336988 00004D88  38 A1 00 08 */	addi r5, r1, 0x8
/* 8133698C 00004D8C  84 E8 46 A8 */	lwzu r7, lbl_816346A8@l(r8)
/* 81336990 00004D90  80 C8 00 04 */	lwz r6, 0x4(r8)
/* 81336994 00004D94  80 08 00 08 */	lwz r0, 0x8(r8)
/* 81336998 00004D98  90 E1 00 08 */	stw r7, 0x8(r1)
/* 8133699C 00004D9C  90 C1 00 0C */	stw r6, 0xc(r1)
/* 813369A0 00004DA0  90 01 00 10 */	stw r0, 0x10(r1)
/* 813369A4 00004DA4  48 00 01 E1 */	bl call__Q33ipl10controller6MasterCFUlMQ33ipl10controller9InterfaceFPCvPCvUl_b
/* 813369A8 00004DA8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 813369AC 00004DAC  7C 08 03 A6 */	mtlr r0
/* 813369B0 00004DB0  38 21 00 20 */	addi r1, r1, 0x20
/* 813369B4 00004DB4  4E 80 00 20 */	blr
.endfn down__Q33ipl10controller6MasterCFUl

# .text:0xCEC | 0x813369B8 | size: 0x40
# ipl::controller::Master::downTrg(unsigned long) const
.fn downTrg__Q33ipl10controller6MasterCFUl, global
/* 813369B8 00004DB8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 813369BC 00004DBC  7C 08 02 A6 */	mflr r0
/* 813369C0 00004DC0  3D 00 81 63 */	lis r8, lbl_816346B4@ha
/* 813369C4 00004DC4  90 01 00 24 */	stw r0, 0x24(r1)
/* 813369C8 00004DC8  38 A1 00 08 */	addi r5, r1, 0x8
/* 813369CC 00004DCC  84 E8 46 B4 */	lwzu r7, lbl_816346B4@l(r8)
/* 813369D0 00004DD0  80 C8 00 04 */	lwz r6, 0x4(r8)
/* 813369D4 00004DD4  80 08 00 08 */	lwz r0, 0x8(r8)
/* 813369D8 00004DD8  90 E1 00 08 */	stw r7, 0x8(r1)
/* 813369DC 00004DDC  90 C1 00 0C */	stw r6, 0xc(r1)
/* 813369E0 00004DE0  90 01 00 10 */	stw r0, 0x10(r1)
/* 813369E4 00004DE4  48 00 01 A1 */	bl call__Q33ipl10controller6MasterCFUlMQ33ipl10controller9InterfaceFPCvPCvUl_b
/* 813369E8 00004DE8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 813369EC 00004DEC  7C 08 03 A6 */	mtlr r0
/* 813369F0 00004DF0  38 21 00 20 */	addi r1, r1, 0x20
/* 813369F4 00004DF4  4E 80 00 20 */	blr
.endfn downTrg__Q33ipl10controller6MasterCFUl

# .text:0xD2C | 0x813369F8 | size: 0x40
# ipl::controller::Master::upTrg(unsigned long) const
.fn upTrg__Q33ipl10controller6MasterCFUl, global
/* 813369F8 00004DF8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 813369FC 00004DFC  7C 08 02 A6 */	mflr r0
/* 81336A00 00004E00  3D 00 81 63 */	lis r8, lbl_816346C0@ha
/* 81336A04 00004E04  90 01 00 24 */	stw r0, 0x24(r1)
/* 81336A08 00004E08  38 A1 00 08 */	addi r5, r1, 0x8
/* 81336A0C 00004E0C  84 E8 46 C0 */	lwzu r7, lbl_816346C0@l(r8)
/* 81336A10 00004E10  80 C8 00 04 */	lwz r6, 0x4(r8)
/* 81336A14 00004E14  80 08 00 08 */	lwz r0, 0x8(r8)
/* 81336A18 00004E18  90 E1 00 08 */	stw r7, 0x8(r1)
/* 81336A1C 00004E1C  90 C1 00 0C */	stw r6, 0xc(r1)
/* 81336A20 00004E20  90 01 00 10 */	stw r0, 0x10(r1)
/* 81336A24 00004E24  48 00 01 61 */	bl call__Q33ipl10controller6MasterCFUlMQ33ipl10controller9InterfaceFPCvPCvUl_b
/* 81336A28 00004E28  80 01 00 24 */	lwz r0, 0x24(r1)
/* 81336A2C 00004E2C  7C 08 03 A6 */	mtlr r0
/* 81336A30 00004E30  38 21 00 20 */	addi r1, r1, 0x20
/* 81336A34 00004E34  4E 80 00 20 */	blr
.endfn upTrg__Q33ipl10controller6MasterCFUl

# .text:0xD6C | 0x81336A38 | size: 0x8
# ipl::controller::Interface::upTrg(unsigned long) const
.fn upTrg__Q33ipl10controller9InterfaceCFUl, global
/* 81336A38 00004E38  38 60 00 00 */	li r3, 0x0
/* 81336A3C 00004E3C  4E 80 00 20 */	blr
.endfn upTrg__Q33ipl10controller9InterfaceCFUl

# .text:0xD74 | 0x81336A40 | size: 0x40
# ipl::controller::Master::repeat(unsigned long) const
.fn repeat__Q33ipl10controller6MasterCFUl, global
/* 81336A40 00004E40  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 81336A44 00004E44  7C 08 02 A6 */	mflr r0
/* 81336A48 00004E48  3D 00 81 63 */	lis r8, lbl_816346CC@ha
/* 81336A4C 00004E4C  90 01 00 24 */	stw r0, 0x24(r1)
/* 81336A50 00004E50  38 A1 00 08 */	addi r5, r1, 0x8
/* 81336A54 00004E54  84 E8 46 CC */	lwzu r7, lbl_816346CC@l(r8)
/* 81336A58 00004E58  80 C8 00 04 */	lwz r6, 0x4(r8)
/* 81336A5C 00004E5C  80 08 00 08 */	lwz r0, 0x8(r8)
/* 81336A60 00004E60  90 E1 00 08 */	stw r7, 0x8(r1)
/* 81336A64 00004E64  90 C1 00 0C */	stw r6, 0xc(r1)
/* 81336A68 00004E68  90 01 00 10 */	stw r0, 0x10(r1)
/* 81336A6C 00004E6C  48 00 01 19 */	bl call__Q33ipl10controller6MasterCFUlMQ33ipl10controller9InterfaceFPCvPCvUl_b
/* 81336A70 00004E70  80 01 00 24 */	lwz r0, 0x24(r1)
/* 81336A74 00004E74  7C 08 03 A6 */	mtlr r0
/* 81336A78 00004E78  38 21 00 20 */	addi r1, r1, 0x20
/* 81336A7C 00004E7C  4E 80 00 20 */	blr
.endfn repeat__Q33ipl10controller6MasterCFUl

# .text:0xDB4 | 0x81336A80 | size: 0x8
# ipl::controller::Interface::repeat(unsigned long) const
.fn repeat__Q33ipl10controller9InterfaceCFUl, global
/* 81336A80 00004E80  38 60 00 00 */	li r3, 0x0
/* 81336A84 00004E84  4E 80 00 20 */	blr
.endfn repeat__Q33ipl10controller9InterfaceCFUl

# .text:0xDBC | 0x81336A88 | size: 0x8C
# ipl::controller::Master::decide() const
.fn decide__Q33ipl10controller6MasterCFv, global
/* 81336A88 00004E88  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 81336A8C 00004E8C  7C 08 02 A6 */	mflr r0
/* 81336A90 00004E90  90 01 00 24 */	stw r0, 0x24(r1)
/* 81336A94 00004E94  39 61 00 20 */	addi r11, r1, 0x20
/* 81336A98 00004E98  48 2C 2A 29 */	bl _savegpr_27
/* 81336A9C 00004E9C  7C 7B 1B 78 */	mr r27, r3
/* 81336AA0 00004EA0  3B A0 00 00 */	li r29, 0x0
/* 81336AA4 00004EA4  3B 80 00 00 */	li r28, 0x0
/* 81336AA8 00004EA8  3B E0 00 00 */	li r31, 0x0
.L_81336AAC:
/* 81336AAC 00004EAC  80 7B 00 04 */	lwz r3, 0x4(r27)
/* 81336AB0 00004EB0  3B C0 00 00 */	li r30, 0x0
/* 81336AB4 00004EB4  7C 63 F8 2E */	lwzx r3, r3, r31
/* 81336AB8 00004EB8  2C 03 00 00 */	cmpwi r3, 0x0
/* 81336ABC 00004EBC  41 82 00 20 */	beq .L_81336ADC
/* 81336AC0 00004EC0  81 83 00 00 */	lwz r12, 0x0(r3)
/* 81336AC4 00004EC4  81 8C 00 2C */	lwz r12, 0x2c(r12)
/* 81336AC8 00004EC8  7D 89 03 A6 */	mtctr r12
/* 81336ACC 00004ECC  4E 80 04 21 */	bctrl
/* 81336AD0 00004ED0  2C 03 00 00 */	cmpwi r3, 0x0
/* 81336AD4 00004ED4  41 82 00 08 */	beq .L_81336ADC
/* 81336AD8 00004ED8  3B C0 00 01 */	li r30, 0x1
.L_81336ADC:
/* 81336ADC 00004EDC  3B 9C 00 01 */	addi r28, r28, 0x1
/* 81336AE0 00004EE0  7F A3 F3 78 */	or r3, r29, r30
/* 81336AE4 00004EE4  2C 1C 00 04 */	cmpwi r28, 0x4
/* 81336AE8 00004EE8  3B FF 00 04 */	addi r31, r31, 0x4
/* 81336AEC 00004EEC  30 03 FF FF */	subic r0, r3, 0x1
/* 81336AF0 00004EF0  7F A0 19 10 */	subfe r29, r0, r3
/* 81336AF4 00004EF4  41 80 FF B8 */	blt .L_81336AAC
/* 81336AF8 00004EF8  39 61 00 20 */	addi r11, r1, 0x20
/* 81336AFC 00004EFC  7F A3 EB 78 */	mr r3, r29
/* 81336B00 00004F00  48 2C 2A 0D */	bl _restgpr_27
/* 81336B04 00004F04  80 01 00 24 */	lwz r0, 0x24(r1)
/* 81336B08 00004F08  7C 08 03 A6 */	mtlr r0
/* 81336B0C 00004F0C  38 21 00 20 */	addi r1, r1, 0x20
/* 81336B10 00004F10  4E 80 00 20 */	blr
.endfn decide__Q33ipl10controller6MasterCFv

# .text:0xE48 | 0x81336B14 | size: 0x70
# ipl::controller::Master::setForceInvalid(bool)
.fn setForceInvalid__Q33ipl10controller6MasterFb, global
/* 81336B14 00004F14  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 81336B18 00004F18  7C 08 02 A6 */	mflr r0
/* 81336B1C 00004F1C  90 01 00 24 */	stw r0, 0x24(r1)
/* 81336B20 00004F20  39 61 00 20 */	addi r11, r1, 0x20
/* 81336B24 00004F24  48 2C 29 A1 */	bl _savegpr_28
/* 81336B28 00004F28  7C 7C 1B 78 */	mr r28, r3
/* 81336B2C 00004F2C  7C 9D 23 78 */	mr r29, r4
/* 81336B30 00004F30  3B C0 00 00 */	li r30, 0x0
/* 81336B34 00004F34  3B E0 00 00 */	li r31, 0x0
.L_81336B38:
/* 81336B38 00004F38  80 7C 00 04 */	lwz r3, 0x4(r28)
/* 81336B3C 00004F3C  7C 63 F8 2E */	lwzx r3, r3, r31
/* 81336B40 00004F40  2C 03 00 00 */	cmpwi r3, 0x0
/* 81336B44 00004F44  41 82 00 18 */	beq .L_81336B5C
/* 81336B48 00004F48  81 83 00 00 */	lwz r12, 0x0(r3)
/* 81336B4C 00004F4C  7F A4 EB 78 */	mr r4, r29
/* 81336B50 00004F50  81 8C 00 74 */	lwz r12, 0x74(r12)
/* 81336B54 00004F54  7D 89 03 A6 */	mtctr r12
/* 81336B58 00004F58  4E 80 04 21 */	bctrl
.L_81336B5C:
/* 81336B5C 00004F5C  3B DE 00 01 */	addi r30, r30, 0x1
/* 81336B60 00004F60  3B FF 00 04 */	addi r31, r31, 0x4
/* 81336B64 00004F64  2C 1E 00 04 */	cmpwi r30, 0x4
/* 81336B68 00004F68  41 80 FF D0 */	blt .L_81336B38
/* 81336B6C 00004F6C  39 61 00 20 */	addi r11, r1, 0x20
/* 81336B70 00004F70  48 2C 29 A1 */	bl _restgpr_28
/* 81336B74 00004F74  80 01 00 24 */	lwz r0, 0x24(r1)
/* 81336B78 00004F78  7C 08 03 A6 */	mtlr r0
/* 81336B7C 00004F7C  38 21 00 20 */	addi r1, r1, 0x20
/* 81336B80 00004F80  4E 80 00 20 */	blr
.endfn setForceInvalid__Q33ipl10controller6MasterFb

# .text:0xEB8 | 0x81336B84 | size: 0x94
# ipl::controller::Master::call(unsigned long, bool (ipl::controller::Interface::*)(unsigned long) const) const
.fn call__Q33ipl10controller6MasterCFUlMQ33ipl10controller9InterfaceFPCvPCvUl_b, global
/* 81336B84 00004F84  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 81336B88 00004F88  7C 08 02 A6 */	mflr r0
/* 81336B8C 00004F8C  90 01 00 34 */	stw r0, 0x34(r1)
/* 81336B90 00004F90  39 61 00 30 */	addi r11, r1, 0x30
/* 81336B94 00004F94  48 2C 29 25 */	bl _savegpr_25
/* 81336B98 00004F98  7C 79 1B 78 */	mr r25, r3
/* 81336B9C 00004F9C  7C 9A 23 78 */	mr r26, r4
/* 81336BA0 00004FA0  7C BB 2B 78 */	mr r27, r5
/* 81336BA4 00004FA4  3B A0 00 00 */	li r29, 0x0
/* 81336BA8 00004FA8  3B 80 00 00 */	li r28, 0x0
/* 81336BAC 00004FAC  3B E0 00 00 */	li r31, 0x0
.L_81336BB0:
/* 81336BB0 00004FB0  80 79 00 04 */	lwz r3, 0x4(r25)
/* 81336BB4 00004FB4  3B C0 00 00 */	li r30, 0x0
/* 81336BB8 00004FB8  7C 63 F8 2E */	lwzx r3, r3, r31
/* 81336BBC 00004FBC  2C 03 00 00 */	cmpwi r3, 0x0
/* 81336BC0 00004FC0  41 82 00 20 */	beq .L_81336BE0
/* 81336BC4 00004FC4  7F 44 D3 78 */	mr r4, r26
/* 81336BC8 00004FC8  7F 6C DB 78 */	mr r12, r27
/* 81336BCC 00004FCC  48 2C 27 A5 */	bl __ptmf_scall
/* 81336BD0 00004FD0  60 00 00 00 */	nop
/* 81336BD4 00004FD4  2C 03 00 00 */	cmpwi r3, 0x0
/* 81336BD8 00004FD8  41 82 00 08 */	beq .L_81336BE0
/* 81336BDC 00004FDC  3B C0 00 01 */	li r30, 0x1
.L_81336BE0:
/* 81336BE0 00004FE0  3B 9C 00 01 */	addi r28, r28, 0x1
/* 81336BE4 00004FE4  7F A3 F3 78 */	or r3, r29, r30
/* 81336BE8 00004FE8  2C 1C 00 04 */	cmpwi r28, 0x4
/* 81336BEC 00004FEC  3B FF 00 04 */	addi r31, r31, 0x4
/* 81336BF0 00004FF0  30 03 FF FF */	subic r0, r3, 0x1
/* 81336BF4 00004FF4  7F A0 19 10 */	subfe r29, r0, r3
/* 81336BF8 00004FF8  41 80 FF B8 */	blt .L_81336BB0
/* 81336BFC 00004FFC  39 61 00 30 */	addi r11, r1, 0x30
/* 81336C00 00005000  7F A3 EB 78 */	mr r3, r29
/* 81336C04 00005004  48 2C 29 01 */	bl _restgpr_25
/* 81336C08 00005008  80 01 00 34 */	lwz r0, 0x34(r1)
/* 81336C0C 0000500C  7C 08 03 A6 */	mtlr r0
/* 81336C10 00005010  38 21 00 30 */	addi r1, r1, 0x30
/* 81336C14 00005014  4E 80 00 20 */	blr
.endfn call__Q33ipl10controller6MasterCFUlMQ33ipl10controller9InterfaceFPCvPCvUl_b

# .text:0xF4C | 0x81336C18 | size: 0x4
# ipl::controller::Interface::read()
.fn read__Q33ipl10controller9InterfaceFv, global
/* 81336C18 00005018  4E 80 00 20 */	blr
.endfn read__Q33ipl10controller9InterfaceFv

# .text:0xF50 | 0x81336C1C | size: 0x8
# ipl::controller::Interface::getSubStickY() const
.fn getSubStickY__Q33ipl10controller9InterfaceCFv, global
/* 81336C1C 0000501C  38 60 00 00 */	li r3, 0x0
/* 81336C20 00005020  4E 80 00 20 */	blr
.endfn getSubStickY__Q33ipl10controller9InterfaceCFv

# .text:0xF58 | 0x81336C24 | size: 0x8
# ipl::controller::Interface::getSubStickX() const
.fn getSubStickX__Q33ipl10controller9InterfaceCFv, global
/* 81336C24 00005024  38 60 00 00 */	li r3, 0x0
/* 81336C28 00005028  4E 80 00 20 */	blr
.endfn getSubStickX__Q33ipl10controller9InterfaceCFv

# .text:0xF60 | 0x81336C2C | size: 0x8
# ipl::controller::Interface::getMainStickY() const
.fn getMainStickY__Q33ipl10controller9InterfaceCFv, global
/* 81336C2C 0000502C  38 60 00 00 */	li r3, 0x0
/* 81336C30 00005030  4E 80 00 20 */	blr
.endfn getMainStickY__Q33ipl10controller9InterfaceCFv

# .text:0xF68 | 0x81336C34 | size: 0x8
# ipl::controller::Interface::getMainStickX() const
.fn getMainStickX__Q33ipl10controller9InterfaceCFv, global
/* 81336C34 00005034  38 60 00 00 */	li r3, 0x0
/* 81336C38 00005038  4E 80 00 20 */	blr
.endfn getMainStickX__Q33ipl10controller9InterfaceCFv

# .text:0xF70 | 0x81336C3C | size: 0x8
# ipl::controller::Interface::isValidDpd() const
.fn isValidDpd__Q33ipl10controller9InterfaceCFv, global
/* 81336C3C 0000503C  38 60 00 00 */	li r3, 0x0
/* 81336C40 00005040  4E 80 00 20 */	blr
.endfn isValidDpd__Q33ipl10controller9InterfaceCFv

# .text:0xF78 | 0x81336C44 | size: 0x8
# ipl::controller::Interface::getPADStatus() const
.fn getPADStatus__Q33ipl10controller9InterfaceCFv, global
/* 81336C44 00005044  38 60 00 00 */	li r3, 0x0
/* 81336C48 00005048  4E 80 00 20 */	blr
.endfn getPADStatus__Q33ipl10controller9InterfaceCFv

# .text:0xF80 | 0x81336C4C | size: 0x8
# ipl::controller::Interface::getDpdDistance() const
.fn getDpdDistance__Q33ipl10controller9InterfaceCFv, global
/* 81336C4C 0000504C  C0 22 80 54 */	lfs f1, lbl_81694454@sda21(r0)
/* 81336C50 00005050  4E 80 00 20 */	blr
.endfn getDpdDistance__Q33ipl10controller9InterfaceCFv

# .text:0xF88 | 0x81336C54 | size: 0x20
# ipl::controller::Interface::getHorizon() const
.fn getHorizon__Q33ipl10controller9InterfaceCFv, global
/* 81336C54 00005054  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 81336C58 00005058  C0 02 80 54 */	lfs f0, lbl_81694454@sda21(r0)
/* 81336C5C 0000505C  D0 01 00 08 */	stfs f0, 0x8(r1)
/* 81336C60 00005060  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 81336C64 00005064  80 61 00 08 */	lwz r3, 0x8(r1)
/* 81336C68 00005068  80 81 00 0C */	lwz r4, 0xc(r1)
/* 81336C6C 0000506C  38 21 00 10 */	addi r1, r1, 0x10
/* 81336C70 00005070  4E 80 00 20 */	blr
.endfn getHorizon__Q33ipl10controller9InterfaceCFv

# .text:0xFA8 | 0x81336C74 | size: 0x20
# ipl::controller::Interface::getDpdProjectionPos() const
.fn getDpdProjectionPos__Q33ipl10controller9InterfaceCFv, global
/* 81336C74 00005074  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 81336C78 00005078  C0 02 80 54 */	lfs f0, lbl_81694454@sda21(r0)
/* 81336C7C 0000507C  D0 01 00 08 */	stfs f0, 0x8(r1)
/* 81336C80 00005080  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 81336C84 00005084  80 61 00 08 */	lwz r3, 0x8(r1)
/* 81336C88 00005088  80 81 00 0C */	lwz r4, 0xc(r1)
/* 81336C8C 0000508C  38 21 00 10 */	addi r1, r1, 0x10
/* 81336C90 00005090  4E 80 00 20 */	blr
.endfn getDpdProjectionPos__Q33ipl10controller9InterfaceCFv

# .text:0xFC8 | 0x81336C94 | size: 0x20
# ipl::controller::Interface::getDpdPos() const
.fn getDpdPos__Q33ipl10controller9InterfaceCFv, global
/* 81336C94 00005094  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 81336C98 00005098  C0 02 80 54 */	lfs f0, lbl_81694454@sda21(r0)
/* 81336C9C 0000509C  D0 01 00 08 */	stfs f0, 0x8(r1)
/* 81336CA0 000050A0  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 81336CA4 000050A4  80 61 00 08 */	lwz r3, 0x8(r1)
/* 81336CA8 000050A8  80 81 00 0C */	lwz r4, 0xc(r1)
/* 81336CAC 000050AC  38 21 00 10 */	addi r1, r1, 0x10
/* 81336CB0 000050B0  4E 80 00 20 */	blr
.endfn getDpdPos__Q33ipl10controller9InterfaceCFv

# .text:0xFE8 | 0x81336CB4 | size: 0x8
# ipl::controller::Interface::getClassicReleaseFlag() const
.fn getClassicReleaseFlag__Q33ipl10controller9InterfaceCFv, global
/* 81336CB4 000050B4  38 60 00 00 */	li r3, 0x0
/* 81336CB8 000050B8  4E 80 00 20 */	blr
.endfn getClassicReleaseFlag__Q33ipl10controller9InterfaceCFv

# .text:0xFF0 | 0x81336CBC | size: 0x8
# ipl::controller::Interface::getClassicTrigFlag() const
.fn getClassicTrigFlag__Q33ipl10controller9InterfaceCFv, global
/* 81336CBC 000050BC  38 60 00 00 */	li r3, 0x0
/* 81336CC0 000050C0  4E 80 00 20 */	blr
.endfn getClassicTrigFlag__Q33ipl10controller9InterfaceCFv

# .text:0xFF8 | 0x81336CC4 | size: 0x8
# ipl::controller::Interface::getClassicHoldFlag() const
.fn getClassicHoldFlag__Q33ipl10controller9InterfaceCFv, global
/* 81336CC4 000050C4  38 60 00 00 */	li r3, 0x0
/* 81336CC8 000050C8  4E 80 00 20 */	blr
.endfn getClassicHoldFlag__Q33ipl10controller9InterfaceCFv

# .text:0x1000 | 0x81336CCC | size: 0x8
# ipl::controller::Interface::getReleaseFlag() const
.fn getReleaseFlag__Q33ipl10controller9InterfaceCFv, global
/* 81336CCC 000050CC  38 60 00 00 */	li r3, 0x0
/* 81336CD0 000050D0  4E 80 00 20 */	blr
.endfn getReleaseFlag__Q33ipl10controller9InterfaceCFv

# .text:0x1008 | 0x81336CD4 | size: 0x8
# ipl::controller::Interface::getTrigFlag() const
.fn getTrigFlag__Q33ipl10controller9InterfaceCFv, global
/* 81336CD4 000050D4  38 60 00 00 */	li r3, 0x0
/* 81336CD8 000050D8  4E 80 00 20 */	blr
.endfn getTrigFlag__Q33ipl10controller9InterfaceCFv

# .text:0x1010 | 0x81336CDC | size: 0x8
# ipl::controller::Interface::getHoldFlag() const
.fn getHoldFlag__Q33ipl10controller9InterfaceCFv, global
/* 81336CDC 000050DC  38 60 00 00 */	li r3, 0x0
/* 81336CE0 000050E0  4E 80 00 20 */	blr
.endfn getHoldFlag__Q33ipl10controller9InterfaceCFv

# .text:0x1018 | 0x81336CE4 | size: 0x4
# ipl::controller::Interface::cancelRumbling()
.fn cancelRumbling__Q33ipl10controller9InterfaceFv, global
/* 81336CE4 000050E4  4E 80 00 20 */	blr
.endfn cancelRumbling__Q33ipl10controller9InterfaceFv

# .text:0x101C | 0x81336CE8 | size: 0x8
# ipl::controller::Interface::rumble(int)
.fn rumble__Q33ipl10controller9InterfaceFi, global
/* 81336CE8 000050E8  38 60 00 00 */	li r3, 0x0
/* 81336CEC 000050EC  4E 80 00 20 */	blr
.endfn rumble__Q33ipl10controller9InterfaceFi

# .text:0x1024 | 0x81336CF0 | size: 0x8
# ipl::controller::Interface::pinchOffTrg() const
.fn pinchOffTrg__Q33ipl10controller9InterfaceCFv, global
/* 81336CF0 000050F0  38 60 00 00 */	li r3, 0x0
/* 81336CF4 000050F4  4E 80 00 20 */	blr
.endfn pinchOffTrg__Q33ipl10controller9InterfaceCFv

# .text:0x102C | 0x81336CF8 | size: 0x8
# ipl::controller::Interface::pinchTrg() const
.fn pinchTrg__Q33ipl10controller9InterfaceCFv, global
/* 81336CF8 000050F8  38 60 00 00 */	li r3, 0x0
/* 81336CFC 000050FC  4E 80 00 20 */	blr
.endfn pinchTrg__Q33ipl10controller9InterfaceCFv

# .text:0x1034 | 0x81336D00 | size: 0x8
# ipl::controller::Interface::getChannel() const
.fn getChannel__Q33ipl10controller9InterfaceCFv, global
/* 81336D00 00005100  38 60 FF FF */	li r3, -0x1
/* 81336D04 00005104  4E 80 00 20 */	blr
.endfn getChannel__Q33ipl10controller9InterfaceCFv

# .text:0x103C | 0x81336D08 | size: 0x8
# ipl::controller::Interface::getType() const
.fn getType__Q33ipl10controller9InterfaceCFv, global
/* 81336D08 00005108  38 60 FF FF */	li r3, -0x1
/* 81336D0C 0000510C  4E 80 00 20 */	blr
.endfn getType__Q33ipl10controller9InterfaceCFv

# .text:0x1044 | 0x81336D10 | size: 0x8
# ipl::controller::Base::setForceInvalid(bool)
.fn setForceInvalid__Q33ipl10controller4BaseFb, global
/* 81336D10 00005110  98 83 00 1C */	stb r4, 0x1c(r3)
/* 81336D14 00005114  4E 80 00 20 */	blr
.endfn setForceInvalid__Q33ipl10controller4BaseFb

# .text:0x104C | 0x81336D18 | size: 0x8
# ipl::controller::Base::getType() const
.fn getType__Q33ipl10controller4BaseCFv, global
/* 81336D18 00005118  80 63 00 18 */	lwz r3, 0x18(r3)
/* 81336D1C 0000511C  4E 80 00 20 */	blr
.endfn getType__Q33ipl10controller4BaseCFv

# .text:0x1054 | 0x81336D20 | size: 0x8
# ipl::controller::Base::getChannel() const
.fn getChannel__Q33ipl10controller4BaseCFv, global
/* 81336D20 00005120  80 63 00 14 */	lwz r3, 0x14(r3)
/* 81336D24 00005124  4E 80 00 20 */	blr
.endfn getChannel__Q33ipl10controller4BaseCFv

# .text:0x105C | 0x81336D28 | size: 0x8
# ipl::controller::Revolution::getKPADStatus() const
.fn getKPADStatus__Q33ipl10controller10RevolutionCFv, global
/* 81336D28 00005128  80 63 00 20 */	lwz r3, 0x20(r3)
/* 81336D2C 0000512C  4E 80 00 20 */	blr
.endfn getKPADStatus__Q33ipl10controller10RevolutionCFv

# .text:0x1064 | 0x81336D30 | size: 0xC
# ipl::controller::Revolution::getDpdDistance() const
.fn getDpdDistance__Q33ipl10controller10RevolutionCFv, global
/* 81336D30 00005130  80 63 00 20 */	lwz r3, 0x20(r3)
/* 81336D34 00005134  C0 23 00 48 */	lfs f1, 0x48(r3)
/* 81336D38 00005138  4E 80 00 20 */	blr
.endfn getDpdDistance__Q33ipl10controller10RevolutionCFv

# .text:0x1070 | 0x81336D3C | size: 0xC
# ipl::controller::Revolution::getReleaseFlag() const
.fn getReleaseFlag__Q33ipl10controller10RevolutionCFv, global
/* 81336D3C 0000513C  80 63 00 20 */	lwz r3, 0x20(r3)
/* 81336D40 00005140  80 63 00 08 */	lwz r3, 0x8(r3)
/* 81336D44 00005144  4E 80 00 20 */	blr
.endfn getReleaseFlag__Q33ipl10controller10RevolutionCFv

# .text:0x107C | 0x81336D48 | size: 0xC
# ipl::controller::Revolution::getTrigFlag() const
.fn getTrigFlag__Q33ipl10controller10RevolutionCFv, global
/* 81336D48 00005148  80 63 00 20 */	lwz r3, 0x20(r3)
/* 81336D4C 0000514C  80 63 00 04 */	lwz r3, 0x4(r3)
/* 81336D50 00005150  4E 80 00 20 */	blr
.endfn getTrigFlag__Q33ipl10controller10RevolutionCFv

# .text:0x1088 | 0x81336D54 | size: 0xC
# ipl::controller::Revolution::getHoldFlag() const
.fn getHoldFlag__Q33ipl10controller10RevolutionCFv, global
/* 81336D54 00005154  80 63 00 20 */	lwz r3, 0x20(r3)
/* 81336D58 00005158  80 63 00 00 */	lwz r3, 0x0(r3)
/* 81336D5C 0000515C  4E 80 00 20 */	blr
.endfn getHoldFlag__Q33ipl10controller10RevolutionCFv

# .text:0x1094 | 0x81336D60 | size: 0x6C
# ipl::controller::Revolution::pinchOffTrg() const
.fn pinchOffTrg__Q33ipl10controller10RevolutionCFv, global
/* 81336D60 00005160  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 81336D64 00005164  7C 08 02 A6 */	mflr r0
/* 81336D68 00005168  90 01 00 14 */	stw r0, 0x14(r1)
/* 81336D6C 0000516C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 81336D70 00005170  3B E0 00 00 */	li r31, 0x0
/* 81336D74 00005174  93 C1 00 08 */	stw r30, 0x8(r1)
/* 81336D78 00005178  7C 7E 1B 78 */	mr r30, r3
/* 81336D7C 0000517C  81 83 00 00 */	lwz r12, 0x0(r3)
/* 81336D80 00005180  81 8C 00 6C */	lwz r12, 0x6c(r12)
/* 81336D84 00005184  7D 89 03 A6 */	mtctr r12
/* 81336D88 00005188  4E 80 04 21 */	bctrl
/* 81336D8C 0000518C  2C 03 00 00 */	cmpwi r3, 0x0
/* 81336D90 00005190  41 82 00 20 */	beq .L_81336DB0
/* 81336D94 00005194  88 1E 00 1D */	lbz r0, 0x1d(r30)
/* 81336D98 00005198  2C 00 00 00 */	cmpwi r0, 0x0
/* 81336D9C 0000519C  40 82 00 14 */	bne .L_81336DB0
/* 81336DA0 000051A0  88 1E 00 1E */	lbz r0, 0x1e(r30)
/* 81336DA4 000051A4  2C 00 00 00 */	cmpwi r0, 0x0
/* 81336DA8 000051A8  41 82 00 08 */	beq .L_81336DB0
/* 81336DAC 000051AC  3B E0 00 01 */	li r31, 0x1
.L_81336DB0:
/* 81336DB0 000051B0  7F E3 FB 78 */	mr r3, r31
/* 81336DB4 000051B4  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 81336DB8 000051B8  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 81336DBC 000051BC  80 01 00 14 */	lwz r0, 0x14(r1)
/* 81336DC0 000051C0  7C 08 03 A6 */	mtlr r0
/* 81336DC4 000051C4  38 21 00 10 */	addi r1, r1, 0x10
/* 81336DC8 000051C8  4E 80 00 20 */	blr
.endfn pinchOffTrg__Q33ipl10controller10RevolutionCFv

# .text:0x1100 | 0x81336DCC | size: 0x60
# ipl::controller::Revolution::pinch() const
.fn pinch__Q33ipl10controller10RevolutionCFv, global
/* 81336DCC 000051CC  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 81336DD0 000051D0  7C 08 02 A6 */	mflr r0
/* 81336DD4 000051D4  90 01 00 14 */	stw r0, 0x14(r1)
/* 81336DD8 000051D8  93 E1 00 0C */	stw r31, 0xc(r1)
/* 81336DDC 000051DC  3B E0 00 00 */	li r31, 0x0
/* 81336DE0 000051E0  93 C1 00 08 */	stw r30, 0x8(r1)
/* 81336DE4 000051E4  7C 7E 1B 78 */	mr r30, r3
/* 81336DE8 000051E8  81 83 00 00 */	lwz r12, 0x0(r3)
/* 81336DEC 000051EC  81 8C 00 6C */	lwz r12, 0x6c(r12)
/* 81336DF0 000051F0  7D 89 03 A6 */	mtctr r12
/* 81336DF4 000051F4  4E 80 04 21 */	bctrl
/* 81336DF8 000051F8  2C 03 00 00 */	cmpwi r3, 0x0
/* 81336DFC 000051FC  41 82 00 14 */	beq .L_81336E10
/* 81336E00 00005200  88 1E 00 1D */	lbz r0, 0x1d(r30)
/* 81336E04 00005204  2C 00 00 00 */	cmpwi r0, 0x0
/* 81336E08 00005208  41 82 00 08 */	beq .L_81336E10
/* 81336E0C 0000520C  3B E0 00 01 */	li r31, 0x1
.L_81336E10:
/* 81336E10 00005210  7F E3 FB 78 */	mr r3, r31
/* 81336E14 00005214  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 81336E18 00005218  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 81336E1C 0000521C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 81336E20 00005220  7C 08 03 A6 */	mtlr r0
/* 81336E24 00005224  38 21 00 10 */	addi r1, r1, 0x10
/* 81336E28 00005228  4E 80 00 20 */	blr
.endfn pinch__Q33ipl10controller10RevolutionCFv

# .text:0x1160 | 0x81336E2C | size: 0x6C
# ipl::controller::Revolution::pinchTrg() const
.fn pinchTrg__Q33ipl10controller10RevolutionCFv, global
/* 81336E2C 0000522C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 81336E30 00005230  7C 08 02 A6 */	mflr r0
/* 81336E34 00005234  90 01 00 14 */	stw r0, 0x14(r1)
/* 81336E38 00005238  93 E1 00 0C */	stw r31, 0xc(r1)
/* 81336E3C 0000523C  3B E0 00 00 */	li r31, 0x0
/* 81336E40 00005240  93 C1 00 08 */	stw r30, 0x8(r1)
/* 81336E44 00005244  7C 7E 1B 78 */	mr r30, r3
/* 81336E48 00005248  81 83 00 00 */	lwz r12, 0x0(r3)
/* 81336E4C 0000524C  81 8C 00 6C */	lwz r12, 0x6c(r12)
/* 81336E50 00005250  7D 89 03 A6 */	mtctr r12
/* 81336E54 00005254  4E 80 04 21 */	bctrl
/* 81336E58 00005258  2C 03 00 00 */	cmpwi r3, 0x0
/* 81336E5C 0000525C  41 82 00 20 */	beq .L_81336E7C
/* 81336E60 00005260  88 1E 00 1D */	lbz r0, 0x1d(r30)
/* 81336E64 00005264  2C 00 00 00 */	cmpwi r0, 0x0
/* 81336E68 00005268  41 82 00 14 */	beq .L_81336E7C
/* 81336E6C 0000526C  88 1E 00 1E */	lbz r0, 0x1e(r30)
/* 81336E70 00005270  2C 00 00 00 */	cmpwi r0, 0x0
/* 81336E74 00005274  40 82 00 08 */	bne .L_81336E7C
/* 81336E78 00005278  3B E0 00 01 */	li r31, 0x1
.L_81336E7C:
/* 81336E7C 0000527C  7F E3 FB 78 */	mr r3, r31
/* 81336E80 00005280  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 81336E84 00005284  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 81336E88 00005288  80 01 00 14 */	lwz r0, 0x14(r1)
/* 81336E8C 0000528C  7C 08 03 A6 */	mtlr r0
/* 81336E90 00005290  38 21 00 10 */	addi r1, r1, 0x10
/* 81336E94 00005294  4E 80 00 20 */	blr
.endfn pinchTrg__Q33ipl10controller10RevolutionCFv

# .text:0x11CC | 0x81336E98 | size: 0x64
# ipl::controller::Revolution::repeat(unsigned long) const
.fn repeat__Q33ipl10controller10RevolutionCFUl, global
/* 81336E98 00005298  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 81336E9C 0000529C  7C 08 02 A6 */	mflr r0
/* 81336EA0 000052A0  90 01 00 14 */	stw r0, 0x14(r1)
/* 81336EA4 000052A4  93 E1 00 0C */	stw r31, 0xc(r1)
/* 81336EA8 000052A8  3B E0 00 00 */	li r31, 0x0
/* 81336EAC 000052AC  93 C1 00 08 */	stw r30, 0x8(r1)
/* 81336EB0 000052B0  7C 7E 1B 78 */	mr r30, r3
/* 81336EB4 000052B4  81 83 00 00 */	lwz r12, 0x0(r3)
/* 81336EB8 000052B8  81 8C 00 14 */	lwz r12, 0x14(r12)
/* 81336EBC 000052BC  7D 89 03 A6 */	mtctr r12
/* 81336EC0 000052C0  4E 80 04 21 */	bctrl
/* 81336EC4 000052C4  2C 03 00 00 */	cmpwi r3, 0x0
/* 81336EC8 000052C8  41 82 00 18 */	beq .L_81336EE0
/* 81336ECC 000052CC  80 7E 00 20 */	lwz r3, 0x20(r30)
/* 81336ED0 000052D0  80 03 00 00 */	lwz r0, 0x0(r3)
/* 81336ED4 000052D4  54 00 00 01 */	clrrwi. r0, r0, 31
/* 81336ED8 000052D8  41 82 00 08 */	beq .L_81336EE0
/* 81336EDC 000052DC  3B E0 00 01 */	li r31, 0x1
.L_81336EE0:
/* 81336EE0 000052E0  7F E3 FB 78 */	mr r3, r31
/* 81336EE4 000052E4  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 81336EE8 000052E8  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 81336EEC 000052EC  80 01 00 14 */	lwz r0, 0x14(r1)
/* 81336EF0 000052F0  7C 08 03 A6 */	mtlr r0
/* 81336EF4 000052F4  38 21 00 10 */	addi r1, r1, 0x10
/* 81336EF8 000052F8  4E 80 00 20 */	blr
.endfn repeat__Q33ipl10controller10RevolutionCFUl

# .text:0x1230 | 0x81336EFC | size: 0x10
# ipl::controller::Classic::isValidDpdClassic() const
.fn isValidDpdClassic__Q33ipl10controller7ClassicCFv, global
/* 81336EFC 000052FC  80 63 00 2C */	lwz r3, 0x2c(r3)
/* 81336F00 00005300  30 03 FF FF */	subic r0, r3, 0x1
/* 81336F04 00005304  7C 60 19 10 */	subfe r3, r0, r3
/* 81336F08 00005308  4E 80 00 20 */	blr
.endfn isValidDpdClassic__Q33ipl10controller7ClassicCFv

# .text:0x1240 | 0x81336F0C | size: 0x68
# ipl::controller::Classic::isValidDpd() const
.fn isValidDpd__Q33ipl10controller7ClassicCFv, global
/* 81336F0C 0000530C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 81336F10 00005310  7C 08 02 A6 */	mflr r0
/* 81336F14 00005314  90 01 00 14 */	stw r0, 0x14(r1)
/* 81336F18 00005318  88 03 00 1C */	lbz r0, 0x1c(r3)
/* 81336F1C 0000531C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 81336F20 00005320  2C 00 00 00 */	cmpwi r0, 0x0
/* 81336F24 00005324  93 C1 00 08 */	stw r30, 0x8(r1)
/* 81336F28 00005328  7C 7E 1B 78 */	mr r30, r3
/* 81336F2C 0000532C  41 82 00 0C */	beq .L_81336F38
/* 81336F30 00005330  3B E0 00 00 */	li r31, 0x0
/* 81336F34 00005334  48 00 00 24 */	b .L_81336F58
.L_81336F38:
/* 81336F38 00005338  3B E0 00 00 */	li r31, 0x0
/* 81336F3C 0000533C  4B FF F2 D9 */	bl isValidDpd__Q33ipl10controller10RevolutionCFv
/* 81336F40 00005340  2C 03 00 00 */	cmpwi r3, 0x0
/* 81336F44 00005344  40 82 00 10 */	bne .L_81336F54
/* 81336F48 00005348  80 1E 00 2C */	lwz r0, 0x2c(r30)
/* 81336F4C 0000534C  2C 00 00 00 */	cmpwi r0, 0x0
/* 81336F50 00005350  41 82 00 08 */	beq .L_81336F58
.L_81336F54:
/* 81336F54 00005354  3B E0 00 01 */	li r31, 0x1
.L_81336F58:
/* 81336F58 00005358  7F E3 FB 78 */	mr r3, r31
/* 81336F5C 0000535C  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 81336F60 00005360  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 81336F64 00005364  80 01 00 14 */	lwz r0, 0x14(r1)
/* 81336F68 00005368  7C 08 03 A6 */	mtlr r0
/* 81336F6C 0000536C  38 21 00 10 */	addi r1, r1, 0x10
/* 81336F70 00005370  4E 80 00 20 */	blr
.endfn isValidDpd__Q33ipl10controller7ClassicCFv

# .text:0x12A8 | 0x81336F74 | size: 0xC
# ipl::controller::Classic::getClassicReleaseFlag() const
.fn getClassicReleaseFlag__Q33ipl10controller7ClassicCFv, global
/* 81336F74 00005374  80 63 00 20 */	lwz r3, 0x20(r3)
/* 81336F78 00005378  80 63 00 68 */	lwz r3, 0x68(r3)
/* 81336F7C 0000537C  4E 80 00 20 */	blr
.endfn getClassicReleaseFlag__Q33ipl10controller7ClassicCFv

# .text:0x12B4 | 0x81336F80 | size: 0xC
# ipl::controller::Classic::getClassicTrigFlag() const
.fn getClassicTrigFlag__Q33ipl10controller7ClassicCFv, global
/* 81336F80 00005380  80 63 00 20 */	lwz r3, 0x20(r3)
/* 81336F84 00005384  80 63 00 64 */	lwz r3, 0x64(r3)
/* 81336F88 00005388  4E 80 00 20 */	blr
.endfn getClassicTrigFlag__Q33ipl10controller7ClassicCFv

# .text:0x12C0 | 0x81336F8C | size: 0x8C
# ipl::controller::Classic::upTrg(unsigned long) const
.fn upTrg__Q33ipl10controller7ClassicCFUl, global
/* 81336F8C 0000538C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 81336F90 00005390  7C 08 02 A6 */	mflr r0
/* 81336F94 00005394  90 01 00 24 */	stw r0, 0x24(r1)
/* 81336F98 00005398  39 61 00 20 */	addi r11, r1, 0x20
/* 81336F9C 0000539C  48 2C 25 2D */	bl _savegpr_29
/* 81336FA0 000053A0  81 83 00 00 */	lwz r12, 0x0(r3)
/* 81336FA4 000053A4  7C 7D 1B 78 */	mr r29, r3
/* 81336FA8 000053A8  7C 9E 23 78 */	mr r30, r4
/* 81336FAC 000053AC  3B E0 00 00 */	li r31, 0x0
/* 81336FB0 000053B0  81 8C 00 6C */	lwz r12, 0x6c(r12)
/* 81336FB4 000053B4  7D 89 03 A6 */	mtctr r12
/* 81336FB8 000053B8  4E 80 04 21 */	bctrl
/* 81336FBC 000053BC  2C 03 00 00 */	cmpwi r3, 0x0
/* 81336FC0 000053C0  41 82 00 3C */	beq .L_81336FFC
/* 81336FC4 000053C4  80 BD 00 20 */	lwz r5, 0x20(r29)
/* 81336FC8 000053C8  57 C0 04 3E */	clrlwi r0, r30, 16
/* 81336FCC 000053CC  38 80 00 01 */	li r4, 0x1
/* 81336FD0 000053D0  80 65 00 08 */	lwz r3, 0x8(r5)
/* 81336FD4 000053D4  7C 60 00 39 */	and. r0, r3, r0
/* 81336FD8 000053D8  40 82 00 18 */	bne .L_81336FF0
/* 81336FDC 000053DC  80 65 00 68 */	lwz r3, 0x68(r5)
/* 81336FE0 000053E0  57 C0 84 3E */	srwi r0, r30, 16
/* 81336FE4 000053E4  7C 60 00 39 */	and. r0, r3, r0
/* 81336FE8 000053E8  40 82 00 08 */	bne .L_81336FF0
/* 81336FEC 000053EC  38 80 00 00 */	li r4, 0x0
.L_81336FF0:
/* 81336FF0 000053F0  2C 04 00 00 */	cmpwi r4, 0x0
/* 81336FF4 000053F4  41 82 00 08 */	beq .L_81336FFC
/* 81336FF8 000053F8  3B E0 00 01 */	li r31, 0x1
.L_81336FFC:
/* 81336FFC 000053FC  39 61 00 20 */	addi r11, r1, 0x20
/* 81337000 00005400  7F E3 FB 78 */	mr r3, r31
/* 81337004 00005404  48 2C 25 11 */	bl _restgpr_29
/* 81337008 00005408  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8133700C 0000540C  7C 08 03 A6 */	mtlr r0
/* 81337010 00005410  38 21 00 20 */	addi r1, r1, 0x20
/* 81337014 00005414  4E 80 00 20 */	blr
.endfn upTrg__Q33ipl10controller7ClassicCFUl

# .text:0x134C | 0x81337018 | size: 0x8C
# ipl::controller::Classic::downTrg(unsigned long) const
.fn downTrg__Q33ipl10controller7ClassicCFUl, global
/* 81337018 00005418  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8133701C 0000541C  7C 08 02 A6 */	mflr r0
/* 81337020 00005420  90 01 00 24 */	stw r0, 0x24(r1)
/* 81337024 00005424  39 61 00 20 */	addi r11, r1, 0x20
/* 81337028 00005428  48 2C 24 A1 */	bl _savegpr_29
/* 8133702C 0000542C  81 83 00 00 */	lwz r12, 0x0(r3)
/* 81337030 00005430  7C 7D 1B 78 */	mr r29, r3
/* 81337034 00005434  7C 9E 23 78 */	mr r30, r4
/* 81337038 00005438  3B E0 00 00 */	li r31, 0x0
/* 8133703C 0000543C  81 8C 00 6C */	lwz r12, 0x6c(r12)
/* 81337040 00005440  7D 89 03 A6 */	mtctr r12
/* 81337044 00005444  4E 80 04 21 */	bctrl
/* 81337048 00005448  2C 03 00 00 */	cmpwi r3, 0x0
/* 8133704C 0000544C  41 82 00 3C */	beq .L_81337088
/* 81337050 00005450  80 BD 00 20 */	lwz r5, 0x20(r29)
/* 81337054 00005454  57 C0 04 3E */	clrlwi r0, r30, 16
/* 81337058 00005458  38 80 00 01 */	li r4, 0x1
/* 8133705C 0000545C  80 65 00 04 */	lwz r3, 0x4(r5)
/* 81337060 00005460  7C 60 00 39 */	and. r0, r3, r0
/* 81337064 00005464  40 82 00 18 */	bne .L_8133707C
/* 81337068 00005468  80 65 00 64 */	lwz r3, 0x64(r5)
/* 8133706C 0000546C  57 C0 84 3E */	srwi r0, r30, 16
/* 81337070 00005470  7C 60 00 39 */	and. r0, r3, r0
/* 81337074 00005474  40 82 00 08 */	bne .L_8133707C
/* 81337078 00005478  38 80 00 00 */	li r4, 0x0
.L_8133707C:
/* 8133707C 0000547C  2C 04 00 00 */	cmpwi r4, 0x0
/* 81337080 00005480  41 82 00 08 */	beq .L_81337088
/* 81337084 00005484  3B E0 00 01 */	li r31, 0x1
.L_81337088:
/* 81337088 00005488  39 61 00 20 */	addi r11, r1, 0x20
/* 8133708C 0000548C  7F E3 FB 78 */	mr r3, r31
/* 81337090 00005490  48 2C 24 85 */	bl _restgpr_29
/* 81337094 00005494  80 01 00 24 */	lwz r0, 0x24(r1)
/* 81337098 00005498  7C 08 03 A6 */	mtlr r0
/* 8133709C 0000549C  38 21 00 20 */	addi r1, r1, 0x20
/* 813370A0 000054A0  4E 80 00 20 */	blr
.endfn downTrg__Q33ipl10controller7ClassicCFUl

# .text:0x13D8 | 0x813370A4 | size: 0x8C
# ipl::controller::Classic::down(unsigned long) const
.fn down__Q33ipl10controller7ClassicCFUl, global
/* 813370A4 000054A4  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 813370A8 000054A8  7C 08 02 A6 */	mflr r0
/* 813370AC 000054AC  90 01 00 24 */	stw r0, 0x24(r1)
/* 813370B0 000054B0  39 61 00 20 */	addi r11, r1, 0x20
/* 813370B4 000054B4  48 2C 24 15 */	bl _savegpr_29
/* 813370B8 000054B8  81 83 00 00 */	lwz r12, 0x0(r3)
/* 813370BC 000054BC  7C 7D 1B 78 */	mr r29, r3
/* 813370C0 000054C0  7C 9E 23 78 */	mr r30, r4
/* 813370C4 000054C4  3B E0 00 00 */	li r31, 0x0
/* 813370C8 000054C8  81 8C 00 6C */	lwz r12, 0x6c(r12)
/* 813370CC 000054CC  7D 89 03 A6 */	mtctr r12
/* 813370D0 000054D0  4E 80 04 21 */	bctrl
/* 813370D4 000054D4  2C 03 00 00 */	cmpwi r3, 0x0
/* 813370D8 000054D8  41 82 00 3C */	beq .L_81337114
/* 813370DC 000054DC  80 7D 00 20 */	lwz r3, 0x20(r29)
/* 813370E0 000054E0  38 80 00 01 */	li r4, 0x1
/* 813370E4 000054E4  80 03 00 00 */	lwz r0, 0x0(r3)
/* 813370E8 000054E8  7C 00 F0 38 */	and r0, r0, r30
/* 813370EC 000054EC  54 00 04 3F */	clrlwi. r0, r0, 16
/* 813370F0 000054F0  40 82 00 18 */	bne .L_81337108
/* 813370F4 000054F4  80 63 00 60 */	lwz r3, 0x60(r3)
/* 813370F8 000054F8  57 C0 84 3E */	srwi r0, r30, 16
/* 813370FC 000054FC  7C 60 00 39 */	and. r0, r3, r0
/* 81337100 00005500  40 82 00 08 */	bne .L_81337108
/* 81337104 00005504  38 80 00 00 */	li r4, 0x0
.L_81337108:
/* 81337108 00005508  2C 04 00 00 */	cmpwi r4, 0x0
/* 8133710C 0000550C  41 82 00 08 */	beq .L_81337114
/* 81337110 00005510  3B E0 00 01 */	li r31, 0x1
.L_81337114:
/* 81337114 00005514  39 61 00 20 */	addi r11, r1, 0x20
/* 81337118 00005518  7F E3 FB 78 */	mr r3, r31
/* 8133711C 0000551C  48 2C 23 F9 */	bl _restgpr_29
/* 81337120 00005520  80 01 00 24 */	lwz r0, 0x24(r1)
/* 81337124 00005524  7C 08 03 A6 */	mtlr r0
/* 81337128 00005528  38 21 00 20 */	addi r1, r1, 0x20
/* 8133712C 0000552C  4E 80 00 20 */	blr
.endfn down__Q33ipl10controller7ClassicCFUl

# .text:0x1464 | 0x81337130 | size: 0x3C
# ipl::controller::Revolution::getHorizon() const
.fn getHorizon__Q33ipl10controller10RevolutionCFv, global
/* 81337130 00005530  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 81337134 00005534  7C 08 02 A6 */	mflr r0
/* 81337138 00005538  80 83 00 20 */	lwz r4, 0x20(r3)
/* 8133713C 0000553C  90 01 00 14 */	stw r0, 0x14(r1)
/* 81337140 00005540  38 61 00 08 */	addi r3, r1, 0x8
/* 81337144 00005544  C0 24 00 34 */	lfs f1, 0x34(r4)
/* 81337148 00005548  C0 44 00 38 */	lfs f2, 0x38(r4)
/* 8133714C 0000554C  4B FF F4 1D */	bl __ct__Q33ipl4math4VEC2Fff
/* 81337150 00005550  80 01 00 14 */	lwz r0, 0x14(r1)
/* 81337154 00005554  7C 64 1B 78 */	mr r4, r3
/* 81337158 00005558  80 63 00 00 */	lwz r3, 0x0(r3)
/* 8133715C 0000555C  80 84 00 04 */	lwz r4, 0x4(r4)
/* 81337160 00005560  7C 08 03 A6 */	mtlr r0
/* 81337164 00005564  38 21 00 10 */	addi r1, r1, 0x10
/* 81337168 00005568  4E 80 00 20 */	blr
.endfn getHorizon__Q33ipl10controller10RevolutionCFv

# .text:0x14A0 | 0x8133716C | size: 0x3C
# ipl::controller::Revolution::getDpdPos() const
.fn getDpdPos__Q33ipl10controller10RevolutionCFv, global
/* 8133716C 0000556C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 81337170 00005570  7C 08 02 A6 */	mflr r0
/* 81337174 00005574  80 83 00 20 */	lwz r4, 0x20(r3)
/* 81337178 00005578  90 01 00 14 */	stw r0, 0x14(r1)
/* 8133717C 0000557C  38 61 00 08 */	addi r3, r1, 0x8
/* 81337180 00005580  C0 24 00 20 */	lfs f1, 0x20(r4)
/* 81337184 00005584  C0 44 00 24 */	lfs f2, 0x24(r4)
/* 81337188 00005588  4B FF F3 E1 */	bl __ct__Q33ipl4math4VEC2Fff
/* 8133718C 0000558C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 81337190 00005590  7C 64 1B 78 */	mr r4, r3
/* 81337194 00005594  80 63 00 00 */	lwz r3, 0x0(r3)
/* 81337198 00005598  80 84 00 04 */	lwz r4, 0x4(r4)
/* 8133719C 0000559C  7C 08 03 A6 */	mtlr r0
/* 813371A0 000055A0  38 21 00 10 */	addi r1, r1, 0x10
/* 813371A4 000055A4  4E 80 00 20 */	blr
.endfn getDpdPos__Q33ipl10controller10RevolutionCFv

# .text:0x14DC | 0x813371A8 | size: 0x6C
# ipl::controller::Revolution::upTrg(unsigned long) const
.fn upTrg__Q33ipl10controller10RevolutionCFUl, global
/* 813371A8 000055A8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 813371AC 000055AC  7C 08 02 A6 */	mflr r0
/* 813371B0 000055B0  90 01 00 24 */	stw r0, 0x24(r1)
/* 813371B4 000055B4  39 61 00 20 */	addi r11, r1, 0x20
/* 813371B8 000055B8  48 2C 23 11 */	bl _savegpr_29
/* 813371BC 000055BC  81 83 00 00 */	lwz r12, 0x0(r3)
/* 813371C0 000055C0  7C 7D 1B 78 */	mr r29, r3
/* 813371C4 000055C4  7C 9E 23 78 */	mr r30, r4
/* 813371C8 000055C8  3B E0 00 00 */	li r31, 0x0
/* 813371CC 000055CC  81 8C 00 6C */	lwz r12, 0x6c(r12)
/* 813371D0 000055D0  7D 89 03 A6 */	mtctr r12
/* 813371D4 000055D4  4E 80 04 21 */	bctrl
/* 813371D8 000055D8  2C 03 00 00 */	cmpwi r3, 0x0
/* 813371DC 000055DC  41 82 00 1C */	beq .L_813371F8
/* 813371E0 000055E0  80 7D 00 20 */	lwz r3, 0x20(r29)
/* 813371E4 000055E4  57 C0 04 3E */	clrlwi r0, r30, 16
/* 813371E8 000055E8  80 63 00 08 */	lwz r3, 0x8(r3)
/* 813371EC 000055EC  7C 60 00 39 */	and. r0, r3, r0
/* 813371F0 000055F0  41 82 00 08 */	beq .L_813371F8
/* 813371F4 000055F4  3B E0 00 01 */	li r31, 0x1
.L_813371F8:
/* 813371F8 000055F8  39 61 00 20 */	addi r11, r1, 0x20
/* 813371FC 000055FC  7F E3 FB 78 */	mr r3, r31
/* 81337200 00005600  48 2C 23 15 */	bl _restgpr_29
/* 81337204 00005604  80 01 00 24 */	lwz r0, 0x24(r1)
/* 81337208 00005608  7C 08 03 A6 */	mtlr r0
/* 8133720C 0000560C  38 21 00 20 */	addi r1, r1, 0x20
/* 81337210 00005610  4E 80 00 20 */	blr
.endfn upTrg__Q33ipl10controller10RevolutionCFUl

# .text:0x1548 | 0x81337214 | size: 0x6C
# ipl::controller::Revolution::downTrg(unsigned long) const
.fn downTrg__Q33ipl10controller10RevolutionCFUl, global
/* 81337214 00005614  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 81337218 00005618  7C 08 02 A6 */	mflr r0
/* 8133721C 0000561C  90 01 00 24 */	stw r0, 0x24(r1)
/* 81337220 00005620  39 61 00 20 */	addi r11, r1, 0x20
/* 81337224 00005624  48 2C 22 A5 */	bl _savegpr_29
/* 81337228 00005628  81 83 00 00 */	lwz r12, 0x0(r3)
/* 8133722C 0000562C  7C 7D 1B 78 */	mr r29, r3
/* 81337230 00005630  7C 9E 23 78 */	mr r30, r4
/* 81337234 00005634  3B E0 00 00 */	li r31, 0x0
/* 81337238 00005638  81 8C 00 6C */	lwz r12, 0x6c(r12)
/* 8133723C 0000563C  7D 89 03 A6 */	mtctr r12
/* 81337240 00005640  4E 80 04 21 */	bctrl
/* 81337244 00005644  2C 03 00 00 */	cmpwi r3, 0x0
/* 81337248 00005648  41 82 00 1C */	beq .L_81337264
/* 8133724C 0000564C  80 7D 00 20 */	lwz r3, 0x20(r29)
/* 81337250 00005650  57 C0 04 3E */	clrlwi r0, r30, 16
/* 81337254 00005654  80 63 00 04 */	lwz r3, 0x4(r3)
/* 81337258 00005658  7C 60 00 39 */	and. r0, r3, r0
/* 8133725C 0000565C  41 82 00 08 */	beq .L_81337264
/* 81337260 00005660  3B E0 00 01 */	li r31, 0x1
.L_81337264:
/* 81337264 00005664  39 61 00 20 */	addi r11, r1, 0x20
/* 81337268 00005668  7F E3 FB 78 */	mr r3, r31
/* 8133726C 0000566C  48 2C 22 A9 */	bl _restgpr_29
/* 81337270 00005670  80 01 00 24 */	lwz r0, 0x24(r1)
/* 81337274 00005674  7C 08 03 A6 */	mtlr r0
/* 81337278 00005678  38 21 00 20 */	addi r1, r1, 0x20
/* 8133727C 0000567C  4E 80 00 20 */	blr
.endfn downTrg__Q33ipl10controller10RevolutionCFUl

# .text:0x15B4 | 0x81337280 | size: 0x58
# ipl::controller::Classic::~Classic()
.fn __dt__Q33ipl10controller7ClassicFv, global
/* 81337280 00005680  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 81337284 00005684  7C 08 02 A6 */	mflr r0
/* 81337288 00005688  2C 03 00 00 */	cmpwi r3, 0x0
/* 8133728C 0000568C  90 01 00 14 */	stw r0, 0x14(r1)
/* 81337290 00005690  93 E1 00 0C */	stw r31, 0xc(r1)
/* 81337294 00005694  7C 9F 23 78 */	mr r31, r4
/* 81337298 00005698  93 C1 00 08 */	stw r30, 0x8(r1)
/* 8133729C 0000569C  7C 7E 1B 78 */	mr r30, r3
/* 813372A0 000056A0  41 82 00 1C */	beq .L_813372BC
/* 813372A4 000056A4  38 80 00 00 */	li r4, 0x0
/* 813372A8 000056A8  4B FF F2 81 */	bl __dt__Q33ipl10controller10RevolutionFv
/* 813372AC 000056AC  2C 1F 00 00 */	cmpwi r31, 0x0
/* 813372B0 000056B0  40 81 00 0C */	ble .L_813372BC
/* 813372B4 000056B4  7F C3 F3 78 */	mr r3, r30
/* 813372B8 000056B8  48 2C 0E 2D */	bl __dl__FPv
.L_813372BC:
/* 813372BC 000056BC  7F C3 F3 78 */	mr r3, r30
/* 813372C0 000056C0  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 813372C4 000056C4  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 813372C8 000056C8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 813372CC 000056CC  7C 08 03 A6 */	mtlr r0
/* 813372D0 000056D0  38 21 00 10 */	addi r1, r1, 0x10
/* 813372D4 000056D4  4E 80 00 20 */	blr
.endfn __dt__Q33ipl10controller7ClassicFv

# .text:0x160C | 0x813372D8 | size: 0x40
# ipl::controller::Master::~Master()
.fn __dt__Q33ipl10controller6MasterFv, global
/* 813372D8 000056D8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 813372DC 000056DC  7C 08 02 A6 */	mflr r0
/* 813372E0 000056E0  2C 03 00 00 */	cmpwi r3, 0x0
/* 813372E4 000056E4  90 01 00 14 */	stw r0, 0x14(r1)
/* 813372E8 000056E8  93 E1 00 0C */	stw r31, 0xc(r1)
/* 813372EC 000056EC  7C 7F 1B 78 */	mr r31, r3
/* 813372F0 000056F0  41 82 00 10 */	beq .L_81337300
/* 813372F4 000056F4  2C 04 00 00 */	cmpwi r4, 0x0
/* 813372F8 000056F8  40 81 00 08 */	ble .L_81337300
/* 813372FC 000056FC  48 2C 0D E9 */	bl __dl__FPv
.L_81337300:
/* 81337300 00005700  7F E3 FB 78 */	mr r3, r31
/* 81337304 00005704  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 81337308 00005708  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8133730C 0000570C  7C 08 03 A6 */	mtlr r0
/* 81337310 00005710  38 21 00 10 */	addi r1, r1, 0x10
/* 81337314 00005714  4E 80 00 20 */	blr
.endfn __dt__Q33ipl10controller6MasterFv

# .text:0x164C | 0x81337318 | size: 0x18
# ipl::controller::Manager::alloc(unsigned long)
.fn alloc__Q33ipl10controller7ManagerFUl, global
/* 81337318 00005718  7C 64 1B 78 */	mr r4, r3
/* 8133731C 0000571C  80 6D A6 4C */	lwz r3, mpAllocator__Q33ipl10controller7Manager@sda21(r0)
/* 81337320 00005720  81 83 00 10 */	lwz r12, 0x10(r3)
/* 81337324 00005724  81 8C 00 0C */	lwz r12, 0xc(r12)
/* 81337328 00005728  7D 89 03 A6 */	mtctr r12
/* 8133732C 0000572C  4E 80 04 20 */	bctr
.endfn alloc__Q33ipl10controller7ManagerFUl

# .text:0x1664 | 0x81337330 | size: 0x38
# ipl::controller::Manager::free(void*)
.fn free__Q33ipl10controller7ManagerFPv, global
/* 81337330 00005730  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 81337334 00005734  7C 08 02 A6 */	mflr r0
/* 81337338 00005738  7C 64 1B 78 */	mr r4, r3
/* 8133733C 0000573C  90 01 00 14 */	stw r0, 0x14(r1)
/* 81337340 00005740  80 6D A6 4C */	lwz r3, mpAllocator__Q33ipl10controller7Manager@sda21(r0)
/* 81337344 00005744  81 83 00 10 */	lwz r12, 0x10(r3)
/* 81337348 00005748  81 8C 00 10 */	lwz r12, 0x10(r12)
/* 8133734C 0000574C  7D 89 03 A6 */	mtctr r12
/* 81337350 00005750  4E 80 04 21 */	bctrl
/* 81337354 00005754  80 01 00 14 */	lwz r0, 0x14(r1)
/* 81337358 00005758  38 60 00 01 */	li r3, 0x1
/* 8133735C 0000575C  7C 08 03 A6 */	mtlr r0
/* 81337360 00005760  38 21 00 10 */	addi r1, r1, 0x10
/* 81337364 00005764  4E 80 00 20 */	blr
.endfn free__Q33ipl10controller7ManagerFPv

# .text:0x169C | 0x81337368 | size: 0x198
# ipl::controller::Manager::Manager(EGG::Heap*)
.fn __ct__Q33ipl10controller7ManagerFPQ23EGG4Heap, global
/* 81337368 00005768  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8133736C 0000576C  7C 08 02 A6 */	mflr r0
/* 81337370 00005770  90 01 00 24 */	stw r0, 0x24(r1)
/* 81337374 00005774  39 61 00 20 */	addi r11, r1, 0x20
/* 81337378 00005778  48 2C 21 51 */	bl _savegpr_29
/* 8133737C 0000577C  3C A0 81 63 */	lis r5, __vt__Q33ipl10controller6Master@ha
/* 81337380 00005780  7C 9E 23 78 */	mr r30, r4
/* 81337384 00005784  38 A5 46 D8 */	addi r5, r5, __vt__Q33ipl10controller6Master@l
/* 81337388 00005788  90 63 00 D4 */	stw r3, 0xd4(r3)
/* 8133738C 0000578C  7C 7D 1B 78 */	mr r29, r3
/* 81337390 00005790  38 80 00 00 */	li r4, 0x0
/* 81337394 00005794  90 A3 00 D0 */	stw r5, 0xd0(r3)
/* 81337398 00005798  38 A0 02 10 */	li r5, 0x210
/* 8133739C 0000579C  38 63 00 D8 */	addi r3, r3, 0xd8
/* 813373A0 000057A0  4B FF 8F 95 */	bl memset
/* 813373A4 000057A4  7F A3 EB 78 */	mr r3, r29
/* 813373A8 000057A8  38 80 00 00 */	li r4, 0x0
/* 813373AC 000057AC  38 A0 00 10 */	li r5, 0x10
/* 813373B0 000057B0  4B FF 8F 85 */	bl memset
/* 813373B4 000057B4  48 24 23 F5 */	bl fn_815797A8
/* 813373B8 000057B8  80 8D A6 40 */	lwz r4, mpBuf__Q33ipl10controller7Manager@sda21(r0)
/* 813373BC 000057BC  3B E3 04 00 */	addi r31, r3, 0x400
/* 813373C0 000057C0  2C 04 00 00 */	cmpwi r4, 0x0
/* 813373C4 000057C4  41 82 00 20 */	beq .L_813373E4
/* 813373C8 000057C8  80 6D A6 44 */	lwz r3, mpParentHeap__Q33ipl10controller7Manager@sda21(r0)
/* 813373CC 000057CC  2C 03 00 00 */	cmpwi r3, 0x0
/* 813373D0 000057D0  41 82 00 14 */	beq .L_813373E4
/* 813373D4 000057D4  81 83 00 00 */	lwz r12, 0x0(r3)
/* 813373D8 000057D8  81 8C 00 18 */	lwz r12, 0x18(r12)
/* 813373DC 000057DC  7D 89 03 A6 */	mtctr r12
/* 813373E0 000057E0  4E 80 04 21 */	bctrl
.L_813373E4:
/* 813373E4 000057E4  93 CD A6 44 */	stw r30, mpParentHeap__Q33ipl10controller7Manager@sda21(r0)
/* 813373E8 000057E8  7F C3 F3 78 */	mr r3, r30
/* 813373EC 000057EC  7F E4 FB 78 */	mr r4, r31
/* 813373F0 000057F0  38 A0 00 20 */	li r5, 0x20
/* 813373F4 000057F4  81 9E 00 00 */	lwz r12, 0x0(r30)
/* 813373F8 000057F8  81 8C 00 14 */	lwz r12, 0x14(r12)
/* 813373FC 000057FC  7D 89 03 A6 */	mtctr r12
/* 81337400 00005800  4E 80 04 21 */	bctrl
/* 81337404 00005804  80 0D A6 48 */	lwz r0, mpHeap__Q33ipl10controller7Manager@sda21(r0)
/* 81337408 00005808  90 6D A6 40 */	stw r3, mpBuf__Q33ipl10controller7Manager@sda21(r0)
/* 8133740C 0000580C  2C 00 00 00 */	cmpwi r0, 0x0
/* 81337410 00005810  41 82 00 18 */	beq .L_81337428
/* 81337414 00005814  7C 03 03 78 */	mr r3, r0
/* 81337418 00005818  81 83 00 00 */	lwz r12, 0x0(r3)
/* 8133741C 0000581C  81 8C 00 1C */	lwz r12, 0x1c(r12)
/* 81337420 00005820  7D 89 03 A6 */	mtctr r12
/* 81337424 00005824  4E 80 04 21 */	bctrl
.L_81337428:
/* 81337428 00005828  80 6D A6 40 */	lwz r3, mpBuf__Q33ipl10controller7Manager@sda21(r0)
/* 8133742C 0000582C  7F E4 FB 78 */	mr r4, r31
/* 81337430 00005830  38 A0 00 02 */	li r5, 0x2
/* 81337434 00005834  48 2C 01 A9 */	bl fn_815F75DC
/* 81337438 00005838  80 0D A6 4C */	lwz r0, mpAllocator__Q33ipl10controller7Manager@sda21(r0)
/* 8133743C 0000583C  90 6D A6 48 */	stw r3, mpHeap__Q33ipl10controller7Manager@sda21(r0)
/* 81337440 00005840  2C 00 00 00 */	cmpwi r0, 0x0
/* 81337444 00005844  41 82 00 20 */	beq .L_81337464
/* 81337448 00005848  41 82 00 1C */	beq .L_81337464
/* 8133744C 0000584C  7C 03 03 78 */	mr r3, r0
/* 81337450 00005850  38 80 00 01 */	li r4, 0x1
/* 81337454 00005854  81 83 00 10 */	lwz r12, 0x10(r3)
/* 81337458 00005858  81 8C 00 08 */	lwz r12, 0x8(r12)
/* 8133745C 0000585C  7D 89 03 A6 */	mtctr r12
/* 81337460 00005860  4E 80 04 21 */	bctrl
.L_81337464:
/* 81337464 00005864  7F C4 F3 78 */	mr r4, r30
/* 81337468 00005868  38 60 00 14 */	li r3, 0x14
/* 8133746C 0000586C  38 A0 00 04 */	li r5, 0x4
/* 81337470 00005870  48 2C 0C 41 */	bl fn_815F80B0
/* 81337474 00005874  2C 03 00 00 */	cmpwi r3, 0x0
/* 81337478 00005878  7C 60 1B 78 */	mr r0, r3
/* 8133747C 0000587C  41 82 00 14 */	beq .L_81337490
/* 81337480 00005880  80 8D A6 48 */	lwz r4, mpHeap__Q33ipl10controller7Manager@sda21(r0)
/* 81337484 00005884  38 A0 00 04 */	li r5, 0x4
/* 81337488 00005888  48 2B E5 F5 */	bl fn_815F5A7C
/* 8133748C 0000588C  7C 60 1B 78 */	mr r0, r3
.L_81337490:
/* 81337490 00005890  3C 60 81 33 */	lis r3, alloc__Q33ipl10controller7ManagerFUl@ha
/* 81337494 00005894  3C 80 81 33 */	lis r4, free__Q33ipl10controller7ManagerFPv@ha
/* 81337498 00005898  90 0D A6 4C */	stw r0, mpAllocator__Q33ipl10controller7Manager@sda21(r0)
/* 8133749C 0000589C  38 63 73 18 */	addi r3, r3, alloc__Q33ipl10controller7ManagerFUl@l
/* 813374A0 000058A0  38 84 73 30 */	addi r4, r4, free__Q33ipl10controller7ManagerFPv@l
/* 813374A4 000058A4  48 24 23 01 */	bl fn_815797A4
/* 813374A8 000058A8  48 25 0C 09 */	bl fn_815880B0
/* 813374AC 000058AC  48 23 2E 81 */	bl fn_8156A32C
/* 813374B0 000058B0  7C 7F 1B 78 */	mr r31, r3
/* 813374B4 000058B4  3B C0 00 00 */	li r30, 0x0
.L_813374B8:
/* 813374B8 000058B8  57 E3 06 3E */	clrlwi r3, r31, 24
/* 813374BC 000058BC  48 24 5E CD */	bl fn_8157D388
/* 813374C0 000058C0  C0 22 80 78 */	lfs f1, lbl_81694478@sda21(r0)
/* 813374C4 000058C4  7F C3 F3 78 */	mr r3, r30
/* 813374C8 000058C8  C0 42 80 7C */	lfs f2, lbl_8169447C@sda21(r0)
/* 813374CC 000058CC  48 24 E1 55 */	bl fn_81585620
/* 813374D0 000058D0  3B DE 00 01 */	addi r30, r30, 0x1
/* 813374D4 000058D4  2C 1E 00 04 */	cmpwi r30, 0x4
/* 813374D8 000058D8  41 80 FF E0 */	blt .L_813374B8
/* 813374DC 000058DC  7F A3 EB 78 */	mr r3, r29
/* 813374E0 000058E0  48 00 00 21 */	bl read__Q33ipl10controller7ManagerFv
/* 813374E4 000058E4  39 61 00 20 */	addi r11, r1, 0x20
/* 813374E8 000058E8  7F A3 EB 78 */	mr r3, r29
/* 813374EC 000058EC  48 2C 20 29 */	bl _restgpr_29
/* 813374F0 000058F0  80 01 00 24 */	lwz r0, 0x24(r1)
/* 813374F4 000058F4  7C 08 03 A6 */	mtlr r0
/* 813374F8 000058F8  38 21 00 20 */	addi r1, r1, 0x20
/* 813374FC 000058FC  4E 80 00 20 */	blr
.endfn __ct__Q33ipl10controller7ManagerFPQ23EGG4Heap

# .text:0x1834 | 0x81337500 | size: 0x2F8
# ipl::controller::Manager::read()
.fn read__Q33ipl10controller7ManagerFv, global
/* 81337500 00005900  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 81337504 00005904  7C 08 02 A6 */	mflr r0
/* 81337508 00005908  90 01 00 54 */	stw r0, 0x54(r1)
/* 8133750C 0000590C  39 61 00 50 */	addi r11, r1, 0x50
/* 81337510 00005910  48 2C 1F 85 */	bl _savegpr_16
/* 81337514 00005914  3B 20 00 00 */	li r25, 0x0
/* 81337518 00005918  3F A0 81 63 */	lis r29, __vt__Q33ipl10controller4Core@ha
/* 8133751C 0000591C  3F C0 81 63 */	lis r30, __vt__Q33ipl10controller9FreeStyle@ha
/* 81337520 00005920  7C 78 1B 78 */	mr r24, r3
/* 81337524 00005924  7F 3C CB 78 */	mr r28, r25
/* 81337528 00005928  7F 34 CB 78 */	mr r20, r25
/* 8133752C 0000592C  7F 33 CB 78 */	mr r19, r25
/* 81337530 00005930  7F 32 CB 78 */	mr r18, r25
/* 81337534 00005934  7F 3F CB 78 */	mr r31, r25
/* 81337538 00005938  3B BD 49 9C */	addi r29, r29, __vt__Q33ipl10controller4Core@l
/* 8133753C 0000593C  3B DE 49 10 */	addi r30, r30, __vt__Q33ipl10controller9FreeStyle@l
/* 81337540 00005940  3A E0 00 00 */	li r23, 0x0
/* 81337544 00005944  3A C0 00 00 */	li r22, 0x0
/* 81337548 00005948  3A A0 00 00 */	li r21, 0x0
/* 8133754C 0000594C  3A 20 00 3C */	li r17, 0x3c
.L_81337550:
/* 81337550 00005950  48 23 2E ED */	bl fn_8156A43C
/* 81337554 00005954  54 60 06 3E */	clrlwi r0, r3, 24
/* 81337558 00005958  28 00 00 01 */	cmplwi r0, 0x1
/* 8133755C 0000595C  40 82 00 14 */	bne .L_81337570
/* 81337560 00005960  C0 22 80 80 */	lfs f1, lbl_81694480@sda21(r0)
/* 81337564 00005964  7F 23 CB 78 */	mr r3, r25
/* 81337568 00005968  48 24 E3 85 */	bl fn_815858EC
/* 8133756C 0000596C  48 00 00 10 */	b .L_8133757C
.L_81337570:
/* 81337570 00005970  C0 22 80 84 */	lfs f1, lbl_81694484@sda21(r0)
/* 81337574 00005974  7F 23 CB 78 */	mr r3, r25
/* 81337578 00005978  48 24 E3 75 */	bl fn_815858EC
.L_8133757C:
/* 8133757C 0000597C  7F 23 CB 78 */	mr r3, r25
/* 81337580 00005980  38 81 00 08 */	addi r4, r1, 0x8
/* 81337584 00005984  48 24 34 A1 */	bl fn_8157AA24
/* 81337588 00005988  2C 03 FF FF */	cmpwi r3, -0x1
/* 8133758C 0000598C  41 82 01 E0 */	beq .L_8133776C
/* 81337590 00005990  40 80 00 10 */	bge .L_813375A0
/* 81337594 00005994  2C 03 FF FD */	cmpwi r3, -0x3
/* 81337598 00005998  40 80 00 10 */	bge .L_813375A8
/* 8133759C 0000599C  48 00 01 D0 */	b .L_8133776C
.L_813375A0:
/* 813375A0 000059A0  2C 03 00 01 */	cmpwi r3, 0x1
/* 813375A4 000059A4  40 80 01 C8 */	bge .L_8133776C
.L_813375A8:
/* 813375A8 000059A8  7C 98 BA 14 */	add r4, r24, r23
/* 813375AC 000059AC  7F 23 CB 78 */	mr r3, r25
/* 813375B0 000059B0  3B 44 00 D8 */	addi r26, r4, 0xd8
/* 813375B4 000059B4  38 A0 00 01 */	li r5, 0x1
/* 813375B8 000059B8  7F 44 D3 78 */	mr r4, r26
/* 813375BC 000059BC  48 25 03 C9 */	bl fn_81587984
/* 813375C0 000059C0  2C 03 00 00 */	cmpwi r3, 0x0
/* 813375C4 000059C4  40 81 01 5C */	ble .L_81337720
/* 813375C8 000059C8  7C 98 BA 14 */	add r4, r24, r23
/* 813375CC 000059CC  88 04 01 35 */	lbz r0, 0x135(r4)
/* 813375D0 000059D0  7C 00 07 74 */	extsb r0, r0
/* 813375D4 000059D4  2C 00 FF FC */	cmpwi r0, -0x4
/* 813375D8 000059D8  41 82 01 48 */	beq .L_81337720
/* 813375DC 000059DC  80 01 00 08 */	lwz r0, 0x8(r1)
/* 813375E0 000059E0  28 00 00 FD */	cmplwi r0, 0xfd
/* 813375E4 000059E4  41 82 01 3C */	beq .L_81337720
/* 813375E8 000059E8  7F 78 AA 14 */	add r27, r24, r21
/* 813375EC 000059EC  93 9B 02 E8 */	stw r28, 0x2e8(r27)
/* 813375F0 000059F0  88 04 01 35 */	lbz r0, 0x135(r4)
/* 813375F4 000059F4  7C 00 07 74 */	extsb r0, r0
/* 813375F8 000059F8  2C 00 FF F9 */	cmpwi r0, -0x7
/* 813375FC 000059FC  41 82 00 28 */	beq .L_81337624
/* 81337600 00005A00  80 01 00 08 */	lwz r0, 0x8(r1)
/* 81337604 00005A04  2C 00 00 00 */	cmpwi r0, 0x0
/* 81337608 00005A08  41 82 00 1C */	beq .L_81337624
/* 8133760C 00005A0C  28 00 00 FB */	cmplwi r0, 0xfb
/* 81337610 00005A10  41 82 00 14 */	beq .L_81337624
/* 81337614 00005A14  28 00 00 FC */	cmplwi r0, 0xfc
/* 81337618 00005A18  41 82 00 0C */	beq .L_81337624
/* 8133761C 00005A1C  28 00 00 FF */	cmplwi r0, 0xff
/* 81337620 00005A20  40 82 00 54 */	bne .L_81337674
.L_81337624:
/* 81337624 00005A24  80 7B 00 00 */	lwz r3, 0x0(r27)
/* 81337628 00005A28  2C 03 00 00 */	cmpwi r3, 0x0
/* 8133762C 00005A2C  41 82 00 1C */	beq .L_81337648
/* 81337630 00005A30  81 83 00 00 */	lwz r12, 0x0(r3)
/* 81337634 00005A34  81 8C 00 0C */	lwz r12, 0xc(r12)
/* 81337638 00005A38  7D 89 03 A6 */	mtctr r12
/* 8133763C 00005A3C  4E 80 04 21 */	bctrl
/* 81337640 00005A40  2C 03 00 00 */	cmpwi r3, 0x0
/* 81337644 00005A44  41 82 01 40 */	beq .L_81337784
.L_81337648:
/* 81337648 00005A48  7C 18 B2 14 */	add r0, r24, r22
/* 8133764C 00005A4C  36 00 00 10 */	addic. r16, r0, 0x10
/* 81337650 00005A50  41 82 00 1C */	beq .L_8133766C
/* 81337654 00005A54  7E 03 83 78 */	mr r3, r16
/* 81337658 00005A58  7F 24 CB 78 */	mr r4, r25
/* 8133765C 00005A5C  7F 46 D3 78 */	mr r6, r26
/* 81337660 00005A60  38 A0 00 00 */	li r5, 0x0
/* 81337664 00005A64  48 00 01 95 */	bl __ct__Q33ipl10controller10RevolutionFiiR10KPADStatus
/* 81337668 00005A68  93 B0 00 00 */	stw r29, 0x0(r16)
.L_8133766C:
/* 8133766C 00005A6C  92 1B 00 00 */	stw r16, 0x0(r27)
/* 81337670 00005A70  48 00 01 14 */	b .L_81337784
.L_81337674:
/* 81337674 00005A74  28 00 00 01 */	cmplwi r0, 0x1
/* 81337678 00005A78  40 82 00 54 */	bne .L_813376CC
/* 8133767C 00005A7C  80 7B 00 00 */	lwz r3, 0x0(r27)
/* 81337680 00005A80  2C 03 00 00 */	cmpwi r3, 0x0
/* 81337684 00005A84  41 82 00 1C */	beq .L_813376A0
/* 81337688 00005A88  81 83 00 00 */	lwz r12, 0x0(r3)
/* 8133768C 00005A8C  81 8C 00 0C */	lwz r12, 0xc(r12)
/* 81337690 00005A90  7D 89 03 A6 */	mtctr r12
/* 81337694 00005A94  4E 80 04 21 */	bctrl
/* 81337698 00005A98  2C 03 00 01 */	cmpwi r3, 0x1
/* 8133769C 00005A9C  41 82 00 E8 */	beq .L_81337784
.L_813376A0:
/* 813376A0 00005AA0  7C 18 B2 14 */	add r0, r24, r22
/* 813376A4 00005AA4  36 00 00 10 */	addic. r16, r0, 0x10
/* 813376A8 00005AA8  41 82 00 1C */	beq .L_813376C4
/* 813376AC 00005AAC  7E 03 83 78 */	mr r3, r16
/* 813376B0 00005AB0  7F 24 CB 78 */	mr r4, r25
/* 813376B4 00005AB4  7F 46 D3 78 */	mr r6, r26
/* 813376B8 00005AB8  38 A0 00 01 */	li r5, 0x1
/* 813376BC 00005ABC  48 00 01 3D */	bl __ct__Q33ipl10controller10RevolutionFiiR10KPADStatus
/* 813376C0 00005AC0  93 D0 00 00 */	stw r30, 0x0(r16)
.L_813376C4:
/* 813376C4 00005AC4  92 1B 00 00 */	stw r16, 0x0(r27)
/* 813376C8 00005AC8  48 00 00 BC */	b .L_81337784
.L_813376CC:
/* 813376CC 00005ACC  28 00 00 02 */	cmplwi r0, 0x2
/* 813376D0 00005AD0  40 82 00 48 */	bne .L_81337718
/* 813376D4 00005AD4  80 7B 00 00 */	lwz r3, 0x0(r27)
/* 813376D8 00005AD8  2C 03 00 00 */	cmpwi r3, 0x0
/* 813376DC 00005ADC  41 82 00 1C */	beq .L_813376F8
/* 813376E0 00005AE0  81 83 00 00 */	lwz r12, 0x0(r3)
/* 813376E4 00005AE4  81 8C 00 0C */	lwz r12, 0xc(r12)
/* 813376E8 00005AE8  7D 89 03 A6 */	mtctr r12
/* 813376EC 00005AEC  4E 80 04 21 */	bctrl
/* 813376F0 00005AF0  2C 03 00 02 */	cmpwi r3, 0x2
/* 813376F4 00005AF4  41 82 00 90 */	beq .L_81337784
.L_813376F8:
/* 813376F8 00005AF8  7C 18 B2 14 */	add r0, r24, r22
/* 813376FC 00005AFC  34 60 00 10 */	addic. r3, r0, 0x10
/* 81337700 00005B00  41 82 00 10 */	beq .L_81337710
/* 81337704 00005B04  7F 24 CB 78 */	mr r4, r25
/* 81337708 00005B08  7F 45 D3 78 */	mr r5, r26
/* 8133770C 00005B0C  4B FF ED 41 */	bl __ct__Q33ipl10controller7ClassicFiR10KPADStatus
.L_81337710:
/* 81337710 00005B10  90 7B 00 00 */	stw r3, 0x0(r27)
/* 81337714 00005B14  48 00 00 70 */	b .L_81337784
.L_81337718:
/* 81337718 00005B18  93 FB 00 00 */	stw r31, 0x0(r27)
/* 8133771C 00005B1C  48 00 00 68 */	b .L_81337784
.L_81337720:
/* 81337720 00005B20  2C 03 00 00 */	cmpwi r3, 0x0
/* 81337724 00005B24  40 82 00 40 */	bne .L_81337764
/* 81337728 00005B28  7E 18 AA 14 */	add r16, r24, r21
/* 8133772C 00005B2C  80 70 02 E8 */	lwz r3, 0x2e8(r16)
/* 81337730 00005B30  38 03 00 01 */	addi r0, r3, 0x1
/* 81337734 00005B34  2C 00 00 3C */	cmpwi r0, 0x3c
/* 81337738 00005B38  90 10 02 E8 */	stw r0, 0x2e8(r16)
/* 8133773C 00005B3C  40 81 00 48 */	ble .L_81337784
/* 81337740 00005B40  92 30 02 E8 */	stw r17, 0x2e8(r16)
/* 81337744 00005B44  80 10 00 00 */	lwz r0, 0x0(r16)
/* 81337748 00005B48  2C 00 00 00 */	cmpwi r0, 0x0
/* 8133774C 00005B4C  41 82 00 10 */	beq .L_8133775C
/* 81337750 00005B50  7F 23 CB 78 */	mr r3, r25
/* 81337754 00005B54  38 80 00 00 */	li r4, 0x0
/* 81337758 00005B58  48 24 38 01 */	bl fn_8157AF58
.L_8133775C:
/* 8133775C 00005B5C  92 50 00 00 */	stw r18, 0x0(r16)
/* 81337760 00005B60  48 00 00 24 */	b .L_81337784
.L_81337764:
/* 81337764 00005B64  7E 78 A9 2E */	stwx r19, r24, r21
/* 81337768 00005B68  48 00 00 1C */	b .L_81337784
.L_8133776C:
/* 8133776C 00005B6C  7C 98 BA 14 */	add r4, r24, r23
/* 81337770 00005B70  7F 23 CB 78 */	mr r3, r25
/* 81337774 00005B74  38 84 00 D8 */	addi r4, r4, 0xd8
/* 81337778 00005B78  38 A0 00 01 */	li r5, 0x1
/* 8133777C 00005B7C  48 25 02 09 */	bl fn_81587984
/* 81337780 00005B80  7E 98 A9 2E */	stwx r20, r24, r21
.L_81337784:
/* 81337784 00005B84  C0 22 80 88 */	lfs f1, lbl_81694488@sda21(r0)
/* 81337788 00005B88  7F 23 CB 78 */	mr r3, r25
/* 8133778C 00005B8C  C0 42 80 8C */	lfs f2, lbl_8169448C@sda21(r0)
/* 81337790 00005B90  48 24 DF 21 */	bl fn_815856B0
/* 81337794 00005B94  3B 39 00 01 */	addi r25, r25, 0x1
/* 81337798 00005B98  3A D6 00 30 */	addi r22, r22, 0x30
/* 8133779C 00005B9C  2C 19 00 04 */	cmpwi r25, 0x4
/* 813377A0 00005BA0  3A B5 00 04 */	addi r21, r21, 0x4
/* 813377A4 00005BA4  3A F7 00 84 */	addi r23, r23, 0x84
/* 813377A8 00005BA8  41 80 FD A8 */	blt .L_81337550
/* 813377AC 00005BAC  3A 00 00 00 */	li r16, 0x0
/* 813377B0 00005BB0  3B 20 00 00 */	li r25, 0x0
.L_813377B4:
/* 813377B4 00005BB4  7C 78 C8 2E */	lwzx r3, r24, r25
/* 813377B8 00005BB8  2C 03 00 00 */	cmpwi r3, 0x0
/* 813377BC 00005BBC  41 82 00 14 */	beq .L_813377D0
/* 813377C0 00005BC0  81 83 00 00 */	lwz r12, 0x0(r3)
/* 813377C4 00005BC4  81 8C 00 88 */	lwz r12, 0x88(r12)
/* 813377C8 00005BC8  7D 89 03 A6 */	mtctr r12
/* 813377CC 00005BCC  4E 80 04 21 */	bctrl
.L_813377D0:
/* 813377D0 00005BD0  3A 10 00 01 */	addi r16, r16, 0x1
/* 813377D4 00005BD4  3B 39 00 04 */	addi r25, r25, 0x4
/* 813377D8 00005BD8  2C 10 00 04 */	cmpwi r16, 0x4
/* 813377DC 00005BDC  41 80 FF D8 */	blt .L_813377B4
/* 813377E0 00005BE0  39 61 00 50 */	addi r11, r1, 0x50
/* 813377E4 00005BE4  48 2C 1C FD */	bl _restgpr_16
/* 813377E8 00005BE8  80 01 00 54 */	lwz r0, 0x54(r1)
/* 813377EC 00005BEC  7C 08 03 A6 */	mtlr r0
/* 813377F0 00005BF0  38 21 00 50 */	addi r1, r1, 0x50
/* 813377F4 00005BF4  4E 80 00 20 */	blr
.endfn read__Q33ipl10controller7ManagerFv

# .text:0x1B2C | 0x813377F8 | size: 0x88
# ipl::controller::Revolution::Revolution(int, int, KPADStatus&)
.fn __ct__Q33ipl10controller10RevolutionFiiR10KPADStatus, global
/* 813377F8 00005BF8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 813377FC 00005BFC  7C 08 02 A6 */	mflr r0
/* 81337800 00005C00  90 01 00 24 */	stw r0, 0x24(r1)
/* 81337804 00005C04  39 61 00 20 */	addi r11, r1, 0x20
/* 81337808 00005C08  48 2C 1C C1 */	bl _savegpr_29
/* 8133780C 00005C0C  3C E0 81 63 */	lis r7, __vt__Q33ipl10controller4Base@ha
/* 81337810 00005C10  3B E0 00 00 */	li r31, 0x0
/* 81337814 00005C14  38 E7 48 80 */	addi r7, r7, __vt__Q33ipl10controller4Base@l
/* 81337818 00005C18  38 00 FF FF */	li r0, -0x1
/* 8133781C 00005C1C  90 E3 00 00 */	stw r7, 0x0(r3)
/* 81337820 00005C20  7C 7D 1B 78 */	mr r29, r3
/* 81337824 00005C24  7C DE 33 78 */	mr r30, r6
/* 81337828 00005C28  9B E3 00 04 */	stb r31, 0x4(r3)
/* 8133782C 00005C2C  93 E3 00 08 */	stw r31, 0x8(r3)
/* 81337830 00005C30  93 E3 00 0C */	stw r31, 0xc(r3)
/* 81337834 00005C34  90 03 00 10 */	stw r0, 0x10(r3)
/* 81337838 00005C38  90 83 00 14 */	stw r4, 0x14(r3)
/* 8133783C 00005C3C  90 A3 00 18 */	stw r5, 0x18(r3)
/* 81337840 00005C40  9B E3 00 1C */	stb r31, 0x1c(r3)
/* 81337844 00005C44  7C 83 23 78 */	mr r3, r4
/* 81337848 00005C48  48 25 0B 69 */	bl fn_815883B0
/* 8133784C 00005C4C  3C 60 81 63 */	lis r3, __vt__Q33ipl10controller10Revolution@ha
/* 81337850 00005C50  9B FD 00 1D */	stb r31, 0x1d(r29)
/* 81337854 00005C54  38 63 47 F4 */	addi r3, r3, __vt__Q33ipl10controller10Revolution@l
/* 81337858 00005C58  39 61 00 20 */	addi r11, r1, 0x20
/* 8133785C 00005C5C  90 7D 00 00 */	stw r3, 0x0(r29)
/* 81337860 00005C60  7F A3 EB 78 */	mr r3, r29
/* 81337864 00005C64  9B FD 00 1E */	stb r31, 0x1e(r29)
/* 81337868 00005C68  93 DD 00 20 */	stw r30, 0x20(r29)
/* 8133786C 00005C6C  48 2C 1C A9 */	bl _restgpr_29
/* 81337870 00005C70  80 01 00 24 */	lwz r0, 0x24(r1)
/* 81337874 00005C74  7C 08 03 A6 */	mtlr r0
/* 81337878 00005C78  38 21 00 20 */	addi r1, r1, 0x20
/* 8133787C 00005C7C  4E 80 00 20 */	blr
.endfn __ct__Q33ipl10controller10RevolutionFiiR10KPADStatus

# .text:0x1BB4 | 0x81337880 | size: 0x8
# ipl::controller::Manager::getMasterController()
.fn getMasterController__Q33ipl10controller7ManagerFv, global
/* 81337880 00005C80  38 63 00 D0 */	addi r3, r3, 0xd0
/* 81337884 00005C84  4E 80 00 20 */	blr
.endfn getMasterController__Q33ipl10controller7ManagerFv

# .text:0x1BBC | 0x81337888 | size: 0xC
# ipl::controller::Manager::getController(int)
.fn getController__Q33ipl10controller7ManagerFi, global
/* 81337888 00005C88  54 80 10 3A */	slwi r0, r4, 2
/* 8133788C 00005C8C  7C 63 00 2E */	lwzx r3, r3, r0
/* 81337890 00005C90  4E 80 00 20 */	blr
.endfn getController__Q33ipl10controller7ManagerFi

# .text:0x1BC8 | 0x81337894 | size: 0x34
# ipl::controller::Manager::getYoungController()
.fn getYoungController__Q33ipl10controller7ManagerFv, global
/* 81337894 00005C94  38 00 00 04 */	li r0, 0x4
/* 81337898 00005C98  38 A0 00 00 */	li r5, 0x0
/* 8133789C 00005C9C  38 80 00 00 */	li r4, 0x0
/* 813378A0 00005CA0  7C 09 03 A6 */	mtctr r0
.L_813378A4:
/* 813378A4 00005CA4  7C 03 20 2E */	lwzx r0, r3, r4
/* 813378A8 00005CA8  2C 00 00 00 */	cmpwi r0, 0x0
/* 813378AC 00005CAC  41 82 00 0C */	beq .L_813378B8
/* 813378B0 00005CB0  7C 05 03 78 */	mr r5, r0
/* 813378B4 00005CB4  48 00 00 0C */	b .L_813378C0
.L_813378B8:
/* 813378B8 00005CB8  38 84 00 04 */	addi r4, r4, 0x4
/* 813378BC 00005CBC  42 00 FF E8 */	bdnz .L_813378A4
.L_813378C0:
/* 813378C0 00005CC0  7C A3 2B 78 */	mr r3, r5
/* 813378C4 00005CC4  4E 80 00 20 */	blr
.endfn getYoungController__Q33ipl10controller7ManagerFv

# .text:0x1BFC | 0x813378C8 | size: 0x58
# ipl::controller::Core::~Core()
.fn __dt__Q33ipl10controller4CoreFv, global
/* 813378C8 00005CC8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 813378CC 00005CCC  7C 08 02 A6 */	mflr r0
/* 813378D0 00005CD0  2C 03 00 00 */	cmpwi r3, 0x0
/* 813378D4 00005CD4  90 01 00 14 */	stw r0, 0x14(r1)
/* 813378D8 00005CD8  93 E1 00 0C */	stw r31, 0xc(r1)
/* 813378DC 00005CDC  7C 9F 23 78 */	mr r31, r4
/* 813378E0 00005CE0  93 C1 00 08 */	stw r30, 0x8(r1)
/* 813378E4 00005CE4  7C 7E 1B 78 */	mr r30, r3
/* 813378E8 00005CE8  41 82 00 1C */	beq .L_81337904
/* 813378EC 00005CEC  38 80 00 00 */	li r4, 0x0
/* 813378F0 00005CF0  4B FF EC 39 */	bl __dt__Q33ipl10controller10RevolutionFv
/* 813378F4 00005CF4  2C 1F 00 00 */	cmpwi r31, 0x0
/* 813378F8 00005CF8  40 81 00 0C */	ble .L_81337904
/* 813378FC 00005CFC  7F C3 F3 78 */	mr r3, r30
/* 81337900 00005D00  48 2C 07 E5 */	bl __dl__FPv
.L_81337904:
/* 81337904 00005D04  7F C3 F3 78 */	mr r3, r30
/* 81337908 00005D08  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8133790C 00005D0C  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 81337910 00005D10  80 01 00 14 */	lwz r0, 0x14(r1)
/* 81337914 00005D14  7C 08 03 A6 */	mtlr r0
/* 81337918 00005D18  38 21 00 10 */	addi r1, r1, 0x10
/* 8133791C 00005D1C  4E 80 00 20 */	blr
.endfn __dt__Q33ipl10controller4CoreFv

# .text:0x1C54 | 0x81337920 | size: 0x58
# ipl::controller::FreeStyle::~FreeStyle()
.fn __dt__Q33ipl10controller9FreeStyleFv, global
/* 81337920 00005D20  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 81337924 00005D24  7C 08 02 A6 */	mflr r0
/* 81337928 00005D28  2C 03 00 00 */	cmpwi r3, 0x0
/* 8133792C 00005D2C  90 01 00 14 */	stw r0, 0x14(r1)
/* 81337930 00005D30  93 E1 00 0C */	stw r31, 0xc(r1)
/* 81337934 00005D34  7C 9F 23 78 */	mr r31, r4
/* 81337938 00005D38  93 C1 00 08 */	stw r30, 0x8(r1)
/* 8133793C 00005D3C  7C 7E 1B 78 */	mr r30, r3
/* 81337940 00005D40  41 82 00 1C */	beq .L_8133795C
/* 81337944 00005D44  38 80 00 00 */	li r4, 0x0
/* 81337948 00005D48  4B FF EB E1 */	bl __dt__Q33ipl10controller10RevolutionFv
/* 8133794C 00005D4C  2C 1F 00 00 */	cmpwi r31, 0x0
/* 81337950 00005D50  40 81 00 0C */	ble .L_8133795C
/* 81337954 00005D54  7F C3 F3 78 */	mr r3, r30
/* 81337958 00005D58  48 2C 07 8D */	bl __dl__FPv
.L_8133795C:
/* 8133795C 00005D5C  7F C3 F3 78 */	mr r3, r30
/* 81337960 00005D60  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 81337964 00005D64  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 81337968 00005D68  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8133796C 00005D6C  7C 08 03 A6 */	mtlr r0
/* 81337970 00005D70  38 21 00 10 */	addi r1, r1, 0x10
/* 81337974 00005D74  4E 80 00 20 */	blr
.endfn __dt__Q33ipl10controller9FreeStyleFv

# 0x8160D2C0..0x8160D2D0 | size: 0x10
.rodata
.balign 8

# .rodata:0x0 | 0x8160D2C0 | size: 0x10
.obj lbl_8160D2C0, global
	.4byte 0x3E4CCCCD
	.4byte 0x3E99999A
	.4byte 0x00000000
	.4byte 0x00000000
.endobj lbl_8160D2C0

# 0x816346A8..0x81634A28 | size: 0x380
.data
.balign 8

# .data:0x0 | 0x816346A8 | size: 0xC
.obj lbl_816346A8, global
	.4byte 0x00000000
	.4byte 0x00000014
	.4byte 0x00000000
.endobj lbl_816346A8

# .data:0xC | 0x816346B4 | size: 0xC
.obj lbl_816346B4, global
	.4byte 0x00000000
	.4byte 0x00000018
	.4byte 0x00000000
.endobj lbl_816346B4

# .data:0x18 | 0x816346C0 | size: 0xC
.obj lbl_816346C0, global
	.4byte 0x00000000
	.4byte 0x0000001C
	.4byte 0x00000000
.endobj lbl_816346C0

# .data:0x24 | 0x816346CC | size: 0xC
.obj lbl_816346CC, global
	.4byte 0x00000000
	.4byte 0x00000030
	.4byte 0x00000000
.endobj lbl_816346CC

# .data:0x30 | 0x816346D8 | size: 0x8C
# ipl::controller::Master::__vtable
.obj __vt__Q33ipl10controller6Master, global
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte __dt__Q33ipl10controller6MasterFv
	.4byte getType__Q33ipl10controller9InterfaceCFv
	.4byte getChannel__Q33ipl10controller9InterfaceCFv
	.4byte down__Q33ipl10controller6MasterCFUl
	.4byte downTrg__Q33ipl10controller6MasterCFUl
	.4byte upTrg__Q33ipl10controller6MasterCFUl
	.4byte pinch__Q33ipl10controller9InterfaceCFv
	.4byte pinchTrg__Q33ipl10controller9InterfaceCFv
	.4byte pinchOffTrg__Q33ipl10controller9InterfaceCFv
	.4byte decide__Q33ipl10controller6MasterCFv
	.4byte repeat__Q33ipl10controller6MasterCFUl
	.4byte rumble__Q33ipl10controller9InterfaceFi
	.4byte cancelRumbling__Q33ipl10controller9InterfaceFv
	.4byte getHoldFlag__Q33ipl10controller9InterfaceCFv
	.4byte getTrigFlag__Q33ipl10controller9InterfaceCFv
	.4byte getReleaseFlag__Q33ipl10controller9InterfaceCFv
	.4byte getClassicHoldFlag__Q33ipl10controller9InterfaceCFv
	.4byte getClassicTrigFlag__Q33ipl10controller9InterfaceCFv
	.4byte getClassicReleaseFlag__Q33ipl10controller9InterfaceCFv
	.4byte getDpdPos__Q33ipl10controller9InterfaceCFv
	.4byte getDpdProjectionPos__Q33ipl10controller9InterfaceCFv
	.4byte getHorizon__Q33ipl10controller9InterfaceCFv
	.4byte getDpdDistance__Q33ipl10controller9InterfaceCFv
	.4byte getKPADStatus__Q33ipl10controller9InterfaceCFv
	.4byte getPADStatus__Q33ipl10controller9InterfaceCFv
	.4byte isValidBtn__Q33ipl10controller9InterfaceCFv
	.4byte isValidDpd__Q33ipl10controller9InterfaceCFv
	.4byte setForceInvalid__Q33ipl10controller6MasterFb
	.4byte getMainStickX__Q33ipl10controller9InterfaceCFv
	.4byte getMainStickY__Q33ipl10controller9InterfaceCFv
	.4byte getSubStickX__Q33ipl10controller9InterfaceCFv
	.4byte getSubStickY__Q33ipl10controller9InterfaceCFv
	.4byte read__Q33ipl10controller9InterfaceFv
.endobj __vt__Q33ipl10controller6Master

# .data:0xBC | 0x81634764 | size: 0x90
# ipl::controller::Classic::__vtable
.obj __vt__Q33ipl10controller7Classic, global
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte __dt__Q33ipl10controller7ClassicFv
	.4byte getType__Q33ipl10controller4BaseCFv
	.4byte getChannel__Q33ipl10controller4BaseCFv
	.4byte down__Q33ipl10controller7ClassicCFUl
	.4byte downTrg__Q33ipl10controller7ClassicCFUl
	.4byte upTrg__Q33ipl10controller7ClassicCFUl
	.4byte pinch__Q33ipl10controller10RevolutionCFv
	.4byte pinchTrg__Q33ipl10controller10RevolutionCFv
	.4byte pinchOffTrg__Q33ipl10controller10RevolutionCFv
	.4byte decide__Q33ipl10controller4BaseCFv
	.4byte repeat__Q33ipl10controller10RevolutionCFUl
	.4byte rumble__Q33ipl10controller4BaseFi
	.4byte cancelRumbling__Q33ipl10controller4BaseFv
	.4byte getHoldFlag__Q33ipl10controller10RevolutionCFv
	.4byte getTrigFlag__Q33ipl10controller10RevolutionCFv
	.4byte getReleaseFlag__Q33ipl10controller10RevolutionCFv
	.4byte getClassicHoldFlag__Q33ipl10controller7ClassicCFv
	.4byte getClassicTrigFlag__Q33ipl10controller7ClassicCFv
	.4byte getClassicReleaseFlag__Q33ipl10controller7ClassicCFv
	.4byte getDpdPos__Q33ipl10controller7ClassicCFv
	.4byte getDpdProjectionPos__Q33ipl10controller7ClassicCFv
	.4byte getHorizon__Q33ipl10controller7ClassicCFv
	.4byte getDpdDistance__Q33ipl10controller10RevolutionCFv
	.4byte getKPADStatus__Q33ipl10controller10RevolutionCFv
	.4byte getPADStatus__Q33ipl10controller9InterfaceCFv
	.4byte isValidBtn__Q33ipl10controller10RevolutionCFv
	.4byte isValidDpd__Q33ipl10controller7ClassicCFv
	.4byte setForceInvalid__Q33ipl10controller4BaseFb
	.4byte getMainStickX__Q33ipl10controller9InterfaceCFv
	.4byte getMainStickY__Q33ipl10controller9InterfaceCFv
	.4byte getSubStickX__Q33ipl10controller9InterfaceCFv
	.4byte getSubStickY__Q33ipl10controller9InterfaceCFv
	.4byte read__Q33ipl10controller7ClassicFv
	.4byte isValidDpdClassic__Q33ipl10controller7ClassicCFv
.endobj __vt__Q33ipl10controller7Classic

# .data:0x14C | 0x816347F4 | size: 0x8C
# ipl::controller::Revolution::__vtable
.obj __vt__Q33ipl10controller10Revolution, global
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte __dt__Q33ipl10controller10RevolutionFv
	.4byte getType__Q33ipl10controller4BaseCFv
	.4byte getChannel__Q33ipl10controller4BaseCFv
	.4byte down__Q33ipl10controller10RevolutionCFUl
	.4byte downTrg__Q33ipl10controller10RevolutionCFUl
	.4byte upTrg__Q33ipl10controller10RevolutionCFUl
	.4byte pinch__Q33ipl10controller10RevolutionCFv
	.4byte pinchTrg__Q33ipl10controller10RevolutionCFv
	.4byte pinchOffTrg__Q33ipl10controller10RevolutionCFv
	.4byte decide__Q33ipl10controller4BaseCFv
	.4byte repeat__Q33ipl10controller10RevolutionCFUl
	.4byte rumble__Q33ipl10controller4BaseFi
	.4byte cancelRumbling__Q33ipl10controller4BaseFv
	.4byte getHoldFlag__Q33ipl10controller10RevolutionCFv
	.4byte getTrigFlag__Q33ipl10controller10RevolutionCFv
	.4byte getReleaseFlag__Q33ipl10controller10RevolutionCFv
	.4byte getClassicHoldFlag__Q33ipl10controller9InterfaceCFv
	.4byte getClassicTrigFlag__Q33ipl10controller9InterfaceCFv
	.4byte getClassicReleaseFlag__Q33ipl10controller9InterfaceCFv
	.4byte getDpdPos__Q33ipl10controller10RevolutionCFv
	.4byte getDpdProjectionPos__Q33ipl10controller10RevolutionCFv
	.4byte getHorizon__Q33ipl10controller10RevolutionCFv
	.4byte getDpdDistance__Q33ipl10controller10RevolutionCFv
	.4byte getKPADStatus__Q33ipl10controller10RevolutionCFv
	.4byte getPADStatus__Q33ipl10controller9InterfaceCFv
	.4byte isValidBtn__Q33ipl10controller10RevolutionCFv
	.4byte isValidDpd__Q33ipl10controller10RevolutionCFv
	.4byte setForceInvalid__Q33ipl10controller4BaseFb
	.4byte getMainStickX__Q33ipl10controller9InterfaceCFv
	.4byte getMainStickY__Q33ipl10controller9InterfaceCFv
	.4byte getSubStickX__Q33ipl10controller9InterfaceCFv
	.4byte getSubStickY__Q33ipl10controller9InterfaceCFv
	.4byte read__Q33ipl10controller10RevolutionFv
.endobj __vt__Q33ipl10controller10Revolution

# .data:0x1D8 | 0x81634880 | size: 0x90
# ipl::controller::Base::__vtable
.obj __vt__Q33ipl10controller4Base, global
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte __dt__Q33ipl10controller4BaseFv
	.4byte getType__Q33ipl10controller4BaseCFv
	.4byte getChannel__Q33ipl10controller4BaseCFv
	.4byte down__Q33ipl10controller9InterfaceCFUl
	.4byte downTrg__Q33ipl10controller9InterfaceCFUl
	.4byte upTrg__Q33ipl10controller9InterfaceCFUl
	.4byte pinch__Q33ipl10controller9InterfaceCFv
	.4byte pinchTrg__Q33ipl10controller9InterfaceCFv
	.4byte pinchOffTrg__Q33ipl10controller9InterfaceCFv
	.4byte decide__Q33ipl10controller4BaseCFv
	.4byte repeat__Q33ipl10controller9InterfaceCFUl
	.4byte rumble__Q33ipl10controller4BaseFi
	.4byte cancelRumbling__Q33ipl10controller4BaseFv
	.4byte getHoldFlag__Q33ipl10controller9InterfaceCFv
	.4byte getTrigFlag__Q33ipl10controller9InterfaceCFv
	.4byte getReleaseFlag__Q33ipl10controller9InterfaceCFv
	.4byte getClassicHoldFlag__Q33ipl10controller9InterfaceCFv
	.4byte getClassicTrigFlag__Q33ipl10controller9InterfaceCFv
	.4byte getClassicReleaseFlag__Q33ipl10controller9InterfaceCFv
	.4byte getDpdPos__Q33ipl10controller9InterfaceCFv
	.4byte getDpdProjectionPos__Q33ipl10controller9InterfaceCFv
	.4byte getHorizon__Q33ipl10controller9InterfaceCFv
	.4byte getDpdDistance__Q33ipl10controller9InterfaceCFv
	.4byte getKPADStatus__Q33ipl10controller9InterfaceCFv
	.4byte getPADStatus__Q33ipl10controller9InterfaceCFv
	.4byte isValidBtn__Q33ipl10controller9InterfaceCFv
	.4byte isValidDpd__Q33ipl10controller9InterfaceCFv
	.4byte setForceInvalid__Q33ipl10controller4BaseFb
	.4byte getMainStickX__Q33ipl10controller9InterfaceCFv
	.4byte getMainStickY__Q33ipl10controller9InterfaceCFv
	.4byte getSubStickX__Q33ipl10controller9InterfaceCFv
	.4byte getSubStickY__Q33ipl10controller9InterfaceCFv
	.4byte read__Q33ipl10controller4BaseFv
	.4byte 0x00000000
.endobj __vt__Q33ipl10controller4Base

# .data:0x268 | 0x81634910 | size: 0x8C
# ipl::controller::FreeStyle::__vtable
.obj __vt__Q33ipl10controller9FreeStyle, global
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte __dt__Q33ipl10controller9FreeStyleFv
	.4byte getType__Q33ipl10controller4BaseCFv
	.4byte getChannel__Q33ipl10controller4BaseCFv
	.4byte down__Q33ipl10controller10RevolutionCFUl
	.4byte downTrg__Q33ipl10controller10RevolutionCFUl
	.4byte upTrg__Q33ipl10controller10RevolutionCFUl
	.4byte pinch__Q33ipl10controller10RevolutionCFv
	.4byte pinchTrg__Q33ipl10controller10RevolutionCFv
	.4byte pinchOffTrg__Q33ipl10controller10RevolutionCFv
	.4byte decide__Q33ipl10controller4BaseCFv
	.4byte repeat__Q33ipl10controller10RevolutionCFUl
	.4byte rumble__Q33ipl10controller4BaseFi
	.4byte cancelRumbling__Q33ipl10controller4BaseFv
	.4byte getHoldFlag__Q33ipl10controller10RevolutionCFv
	.4byte getTrigFlag__Q33ipl10controller10RevolutionCFv
	.4byte getReleaseFlag__Q33ipl10controller10RevolutionCFv
	.4byte getClassicHoldFlag__Q33ipl10controller9InterfaceCFv
	.4byte getClassicTrigFlag__Q33ipl10controller9InterfaceCFv
	.4byte getClassicReleaseFlag__Q33ipl10controller9InterfaceCFv
	.4byte getDpdPos__Q33ipl10controller10RevolutionCFv
	.4byte getDpdProjectionPos__Q33ipl10controller10RevolutionCFv
	.4byte getHorizon__Q33ipl10controller10RevolutionCFv
	.4byte getDpdDistance__Q33ipl10controller10RevolutionCFv
	.4byte getKPADStatus__Q33ipl10controller10RevolutionCFv
	.4byte getPADStatus__Q33ipl10controller9InterfaceCFv
	.4byte isValidBtn__Q33ipl10controller10RevolutionCFv
	.4byte isValidDpd__Q33ipl10controller10RevolutionCFv
	.4byte setForceInvalid__Q33ipl10controller4BaseFb
	.4byte getMainStickX__Q33ipl10controller9InterfaceCFv
	.4byte getMainStickY__Q33ipl10controller9InterfaceCFv
	.4byte getSubStickX__Q33ipl10controller9InterfaceCFv
	.4byte getSubStickY__Q33ipl10controller9InterfaceCFv
	.4byte read__Q33ipl10controller10RevolutionFv
.endobj __vt__Q33ipl10controller9FreeStyle

# .data:0x2F4 | 0x8163499C | size: 0x8C
# ipl::controller::Core::__vtable
.obj __vt__Q33ipl10controller4Core, global
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte __dt__Q33ipl10controller4CoreFv
	.4byte getType__Q33ipl10controller4BaseCFv
	.4byte getChannel__Q33ipl10controller4BaseCFv
	.4byte down__Q33ipl10controller10RevolutionCFUl
	.4byte downTrg__Q33ipl10controller10RevolutionCFUl
	.4byte upTrg__Q33ipl10controller10RevolutionCFUl
	.4byte pinch__Q33ipl10controller10RevolutionCFv
	.4byte pinchTrg__Q33ipl10controller10RevolutionCFv
	.4byte pinchOffTrg__Q33ipl10controller10RevolutionCFv
	.4byte decide__Q33ipl10controller4BaseCFv
	.4byte repeat__Q33ipl10controller10RevolutionCFUl
	.4byte rumble__Q33ipl10controller4BaseFi
	.4byte cancelRumbling__Q33ipl10controller4BaseFv
	.4byte getHoldFlag__Q33ipl10controller10RevolutionCFv
	.4byte getTrigFlag__Q33ipl10controller10RevolutionCFv
	.4byte getReleaseFlag__Q33ipl10controller10RevolutionCFv
	.4byte getClassicHoldFlag__Q33ipl10controller9InterfaceCFv
	.4byte getClassicTrigFlag__Q33ipl10controller9InterfaceCFv
	.4byte getClassicReleaseFlag__Q33ipl10controller9InterfaceCFv
	.4byte getDpdPos__Q33ipl10controller10RevolutionCFv
	.4byte getDpdProjectionPos__Q33ipl10controller10RevolutionCFv
	.4byte getHorizon__Q33ipl10controller10RevolutionCFv
	.4byte getDpdDistance__Q33ipl10controller10RevolutionCFv
	.4byte getKPADStatus__Q33ipl10controller10RevolutionCFv
	.4byte getPADStatus__Q33ipl10controller9InterfaceCFv
	.4byte isValidBtn__Q33ipl10controller10RevolutionCFv
	.4byte isValidDpd__Q33ipl10controller10RevolutionCFv
	.4byte setForceInvalid__Q33ipl10controller4BaseFb
	.4byte getMainStickX__Q33ipl10controller9InterfaceCFv
	.4byte getMainStickY__Q33ipl10controller9InterfaceCFv
	.4byte getSubStickX__Q33ipl10controller9InterfaceCFv
	.4byte getSubStickY__Q33ipl10controller9InterfaceCFv
	.4byte read__Q33ipl10controller10RevolutionFv
.endobj __vt__Q33ipl10controller4Core

# 0x81694440..0x81694490 | size: 0x50
.section .sdata2, "a"
.balign 8

# .sdata2:0x0 | 0x81694440 | size: 0x4
.obj lbl_81694440, global
	.float 1000
.endobj lbl_81694440

# .sdata2:0x4 | 0x81694444 | size: 0x4
.obj lbl_81694444, global
	.float 0.058333334
.endobj lbl_81694444

# .sdata2:0x8 | 0x81694448 | size: 0x8
.obj lbl_81694448, global
	.double 4503599627370496
.endobj lbl_81694448

# .sdata2:0x10 | 0x81694450 | size: 0x4
.obj lbl_81694450, global
	.float inf
.endobj lbl_81694450

# .sdata2:0x14 | 0x81694454 | size: 0x4
.obj lbl_81694454, global
	.float 0
.endobj lbl_81694454

# .sdata2:0x18 | 0x81694458 | size: 0x4
.obj lbl_81694458, global
	.float 1.10132
.endobj lbl_81694458

# .sdata2:0x1C | 0x8169445C | size: 0x4
.obj lbl_8169445C, global
	.float 1.15
.endobj lbl_8169445C

# .sdata2:0x20 | 0x81694460 | size: 0x4
.obj lbl_81694460, global
	.float 100
.endobj lbl_81694460

# .sdata2:0x24 | 0x81694464 | size: 0x4
.obj lbl_81694464, global
	.float 0.01
.endobj lbl_81694464

# .sdata2:0x28 | 0x81694468 | size: 0x4
.obj lbl_81694468, global
	.float 0.0036
.endobj lbl_81694468

# .sdata2:0x2C | 0x8169446C | size: 0x4
.obj lbl_8169446C, global
	.float 0.05
.endobj lbl_8169446C

# .sdata2:0x30 | 0x81694470 | size: 0x4
.obj lbl_81694470, global
	.float 1
.endobj lbl_81694470

# .sdata2:0x34 | 0x81694474 | size: 0x4
.obj lbl_81694474, global
	.float -0.2679492
.endobj lbl_81694474

# .sdata2:0x38 | 0x81694478 | size: 0x4
.obj lbl_81694478, global
	.float 0.5
.endobj lbl_81694478

# .sdata2:0x3C | 0x8169447C | size: 0x4
.obj lbl_8169447C, global
	.float 0.1
.endobj lbl_8169447C

# .sdata2:0x40 | 0x81694480 | size: 0x4
.obj lbl_81694480, global
	.float 0.2
.endobj lbl_81694480

# .sdata2:0x44 | 0x81694484 | size: 0x4
.obj lbl_81694484, global
	.float -0.2
.endobj lbl_81694484

# .sdata2:0x48 | 0x81694488 | size: 0x4
.obj lbl_81694488, global
	.float 0.05
.endobj lbl_81694488

# .sdata2:0x4C | 0x8169448C | size: 0x4
.obj lbl_8169448C, global
	.float 1
.endobj lbl_8169448C

# 0x81696080..0x81696088 | size: 0x8
.section .sdata, "wa"
.balign 8

# .sdata:0x0 | 0x81696080 | size: 0x4
.obj lbl_81696080, global
	.4byte 0x3FE66666
.endobj lbl_81696080

# .sdata:0x4 | 0x81696084 | size: 0x4
.obj lbl_81696084, global
	.4byte 0x3F99999A
.endobj lbl_81696084

# 0x81698680..0x81698690 | size: 0x10
.section .sbss, "wa", @nobits
.balign 8

# .sbss:0x0 | 0x81698680 | size: 0x4
# ipl::controller::Manager::mpBuf
.obj mpBuf__Q33ipl10controller7Manager, global
	.skip 0x4
.endobj mpBuf__Q33ipl10controller7Manager

# .sbss:0x4 | 0x81698684 | size: 0x4
# ipl::controller::Manager::mpParentHeap
.obj mpParentHeap__Q33ipl10controller7Manager, global
	.skip 0x4
.endobj mpParentHeap__Q33ipl10controller7Manager

# .sbss:0x8 | 0x81698688 | size: 0x4
# ipl::controller::Manager::mpHeap
.obj mpHeap__Q33ipl10controller7Manager, global
	.skip 0x4
.endobj mpHeap__Q33ipl10controller7Manager

# .sbss:0xC | 0x8169868C | size: 0x4
# ipl::controller::Manager::mpAllocator
.obj mpAllocator__Q33ipl10controller7Manager, global
	.skip 0x4
.endobj mpAllocator__Q33ipl10controller7Manager
