#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri May 29 11:42:38 2020
# Process ID: 19484
# Current directory: C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17660 C:\Users\ASUS\Desktop\2020\func_test_v0.01\soc_sram_func\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/vivado.log
# Journal file: C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'c:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'c:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'c:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'c:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'c:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 948.012 ; gain = 59.867
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol HI_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:489]
INFO: [VRFC 10-2458] undeclared symbol LO_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:490]
INFO: [VRFC 10-2458] undeclared symbol HI_read, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:493]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'branch' [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 951.031 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 951.031 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[  14137 ns] Error!!!
    reference: PC = 0x9fc00d58, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00d5c, wb_rf_wnum = 0x0b, wb_rf_wdata = 0x02000000
--------------------------------------------------------------
$finish called at time : 14177 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol HI_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:489]
INFO: [VRFC 10-2458] undeclared symbol LO_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:490]
INFO: [VRFC 10-2458] undeclared symbol HI_read, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:493]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
ERROR: [VRFC 10-2989] 'last_PC' is not declared [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v:28]
ERROR: [VRFC 10-2989] 'last_PC' is not declared [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v:33]
ERROR: [VRFC 10-2865] module 'pc' ignored due to previous errors [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v:10]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 951.031 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol HI_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:489]
INFO: [VRFC 10-2458] undeclared symbol LO_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:490]
INFO: [VRFC 10-2458] undeclared symbol HI_read, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:493]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'branch' [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 951.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 951.031 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 951.031 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[  14137 ns] Error!!!
    reference: PC = 0x9fc00d58, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00d5c, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0001aaaa
--------------------------------------------------------------
$finish called at time : 14177 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Mem_wb/out_writeDataReg}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Decode_ctrl/regDst}} 
save_wave_config {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol HI_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:489]
INFO: [VRFC 10-2458] undeclared symbol LO_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:490]
INFO: [VRFC 10-2458] undeclared symbol HI_read, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:493]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'branch' [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 959.648 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 959.648 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc5e4cc
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5f46c
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc89430
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc3c27c
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc23890
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc24c20
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc261e0
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc2777c
--------------------------------------------------------------
[ 105357 ns] Error!!!
    reference: PC = 0xbfc49624, wb_rf_wnum = 0x02, wb_rf_wdata = 0xc822c7e8
    mycpu    : PC = 0xbfc49624, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 105397 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run all
--------------------------------------------------------------
[ 105417 ns] Error!!!
    reference: PC = 0xbfc4962c, wb_rf_wnum = 0x04, wb_rf_wdata = 0x800d34b8
    mycpu    : PC = 0xbfc4962c, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 105457 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run all
--------------------------------------------------------------
[ 105497 ns] Error!!!
    reference: PC = 0xbfc4963c, wb_rf_wnum = 0x09, wb_rf_wdata = 0x71730000
    mycpu    : PC = 0xbfc4a9d8, wb_rf_wnum = 0x09, wb_rf_wdata = 0x06000000
--------------------------------------------------------------
$finish called at time : 105537 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run all
--------------------------------------------------------------
[ 105547 ns] Error!!!
    reference: PC = 0xbfc49644, wb_rf_wnum = 0x08, wb_rf_wdata = 0x800d0000
    mycpu    : PC = 0xbfc0076c, wb_rf_wnum = 0x1f, wb_rf_wdata = 0xbfc00774
--------------------------------------------------------------
$finish called at time : 105587 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run all
--------------------------------------------------------------
[ 105597 ns] Error!!!
    reference: PC = 0xbfc49658, wb_rf_wnum = 0x04, wb_rf_wdata = 0x800df664
    mycpu    : PC = 0xbfc00d58, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
--------------------------------------------------------------
$finish called at time : 105637 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol HI_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:489]
INFO: [VRFC 10-2458] undeclared symbol LO_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:490]
INFO: [VRFC 10-2458] undeclared symbol HI_read, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:493]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'branch' [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 959.648 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 959.648 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc5e4cc
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5f46c
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc89430
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc3c27c
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc23890
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc24c20
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc261e0
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc2777c
--------------------------------------------------------------
[ 105357 ns] Error!!!
    reference: PC = 0xbfc49624, wb_rf_wnum = 0x02, wb_rf_wdata = 0xc822c7e8
    mycpu    : PC = 0xbfc49624, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 105397 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Mux_4_32_1/a}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Mux_2_32_1}} 
save_wave_config {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol HI_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:489]
INFO: [VRFC 10-2458] undeclared symbol LO_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:490]
INFO: [VRFC 10-2458] undeclared symbol HI_read, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:493]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'branch' [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 959.648 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 959.648 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc5e4cc
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5f46c
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc89430
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc3c27c
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc23890
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc24c20
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc261e0
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc2777c
--------------------------------------------------------------
[ 105357 ns] Error!!!
    reference: PC = 0xbfc49624, wb_rf_wnum = 0x02, wb_rf_wdata = 0xc822c7e8
    mycpu    : PC = 0xbfc49624, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 105397 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/data_sram_en}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/data_sram_wen}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/data_sram_addr}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/data_sram_wdata}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/inst_sram_rdata}} 
save_wave_config {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol HI_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:489]
INFO: [VRFC 10-2458] undeclared symbol LO_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:490]
INFO: [VRFC 10-2458] undeclared symbol HI_read, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:493]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'branch' [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 981.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 981.094 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc5e4cc
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5f46c
----[  40505 ns] Number 8'd02 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc89430
----[  49405 ns] Number 8'd03 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc3c27c
----[  71185 ns] Number 8'd04 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc23890
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc24c20
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc261e0
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc2777c
----[ 104935 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc49da4
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc4a8c0
----[ 123115 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc6adfc
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc6bd9c
----[ 149515 ns] Number 8'd07 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 149957 ns] Error!!!
    reference: PC = 0xbfc4fe7c, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0xbfc4fe7c, wb_rf_wnum = 0x02, wb_rf_wdata = 0x00000001
--------------------------------------------------------------
$finish called at time : 149997 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol HI_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:489]
INFO: [VRFC 10-2458] undeclared symbol LO_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:490]
INFO: [VRFC 10-2458] undeclared symbol HI_read, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:493]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'branch' [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1008.148 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1008.148 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc5e4cc
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5f46c
----[  40505 ns] Number 8'd02 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc89430
----[  49405 ns] Number 8'd03 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc3c27c
----[  71185 ns] Number 8'd04 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc23890
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc24c20
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc261e0
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc2777c
----[ 104935 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc49da4
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc4a8c0
----[ 123115 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc6adfc
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc6bd9c
----[ 149515 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc501ac
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc5114c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc520ec
----[ 172945 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc04310
----[ 190865 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc3d7c0
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc3e760
----[ 208785 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6efb0
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6ff50
----[ 228065 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc01c50
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc027e0
----[ 248235 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc3f930
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc40d80
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc421d0
----[ 272805 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc64908
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc65be4
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc66ef0
----[ 307335 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc842b4
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc85644
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc869b4
----[ 341785 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 344815 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 347845 ns] Number 8'd17 Functional Test Point PASS!!!
----[ 349555 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 351785 ns] Number 8'd19 Functional Test Point PASS!!!
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 354015 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc7fe84
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc80e24
----[ 375845 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc0afd8
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc0bf78
----[ 396265 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc330b0
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc34050
----[ 417645 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc61598
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc62538
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc634d8
----[ 444075 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc7b35c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc7c2fc
----[ 467505 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc4d260
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc4e200
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc4f1a0
----[ 492865 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6dd50
----[ 510785 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc8a140
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc8b0e0
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc8c080
----[ 537195 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc786ec
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc7968c
----[ 557615 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc47374
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc48314
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc492b4
----[ 584045 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc09028
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc09fc8
----[ 604465 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc76900
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc778a0
----[ 626615 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc42b54
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc43af4
----[ 645835 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc0d25c
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc0e1fc
----[ 668225 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc068d0
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc07870
----[ 687575 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc5b9b4
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc5c954
----[ 709975 ns] Number 8'd36 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 711187 ns] Error!!!
    reference: PC = 0xbfc560a0, wb_rf_wnum = 0x02, wb_rf_wdata = 0x40200000
    mycpu    : PC = 0xbfc560e0, wb_rf_wnum = 0x15, wb_rf_wdata = 0x40200000
--------------------------------------------------------------
$finish called at time : 711227 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1008.148 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol HI_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:489]
INFO: [VRFC 10-2458] undeclared symbol LO_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:490]
INFO: [VRFC 10-2458] undeclared symbol HI_read, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:493]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'branch' [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:268]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1008.148 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1008.148 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc5e4cc
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5f46c
----[  40505 ns] Number 8'd02 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc89430
----[  49405 ns] Number 8'd03 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc3c27c
----[  71185 ns] Number 8'd04 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc23890
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc24c20
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc261e0
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc2777c
----[ 104935 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc49da4
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc4a8c0
----[ 123115 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc6adfc
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc6bd9c
----[ 149515 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc501ac
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc5114c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc520ec
----[ 172945 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc04310
----[ 190865 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc3d7c0
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc3e760
----[ 208785 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6efb0
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6ff50
----[ 228065 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc01c50
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc027e0
----[ 248235 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc3f930
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc40d80
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc421d0
----[ 272805 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc64908
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc65be4
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc66ef0
----[ 307335 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc842b4
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc85644
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc869b4
----[ 341785 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 344815 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 347845 ns] Number 8'd17 Functional Test Point PASS!!!
----[ 349555 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 351785 ns] Number 8'd19 Functional Test Point PASS!!!
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 354015 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc7fe84
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc80e24
----[ 375845 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc0afd8
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc0bf78
----[ 396265 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc330b0
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc34050
----[ 417645 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc61598
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc62538
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc634d8
----[ 444075 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc7b35c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc7c2fc
----[ 467505 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc4d260
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc4e200
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc4f1a0
----[ 492865 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6dd50
----[ 510785 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc8a140
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc8b0e0
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc8c080
----[ 537195 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc786ec
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc7968c
----[ 557615 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc47374
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc48314
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc492b4
----[ 584045 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc09028
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc09fc8
----[ 604465 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc76900
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc778a0
----[ 626615 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc42b54
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc43af4
----[ 645835 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc0d25c
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc0e1fc
----[ 668225 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc068d0
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc07870
----[ 687575 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc5b9b4
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc5c954
----[ 709975 ns] Number 8'd36 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 711187 ns] Error!!!
    reference: PC = 0xbfc560a0, wb_rf_wnum = 0x02, wb_rf_wdata = 0x40200000
    mycpu    : PC = 0xbfc560e0, wb_rf_wnum = 0x15, wb_rf_wdata = 0x40200000
--------------------------------------------------------------
$finish called at time : 711227 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1009.961 ; gain = 1.813
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Forwarding_unit_branch/Forward_Rs}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Forwarding_unit_branch/IF_ID_Rs}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Forwarding_unit_branch/IF_ID_Rt}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Forwarding_unit_branch/EX_MEM_Rd}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Forwarding_unit_branch/EX_MEM_regWrite}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Forwarding_unit_branch/ID_EX_Rd}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Forwarding_unit_branch/ID_EX_regWrite}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Forwarding_unit_branch/Forward_Rs}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Forwarding_unit_branch/Forward_Rt}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Npc/compare_data1}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Npc/beq_target}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Npc/branch}} 
save_wave_config {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol HI_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:489]
INFO: [VRFC 10-2458] undeclared symbol LO_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:490]
INFO: [VRFC 10-2458] undeclared symbol HI_read, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:493]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1032.770 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1032.770 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc5e4cc
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5f46c
----[  40505 ns] Number 8'd02 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc89430
----[  49405 ns] Number 8'd03 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc3c27c
----[  71185 ns] Number 8'd04 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc23890
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc24c20
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc261e0
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc2777c
----[ 104935 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc49da4
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc4a8c0
----[ 123115 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc6adfc
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc6bd9c
----[ 149515 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc501ac
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc5114c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc520ec
----[ 172945 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc04310
----[ 190865 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc3d7c0
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc3e760
----[ 208785 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6efb0
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6ff50
----[ 228065 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc01c50
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc027e0
----[ 248235 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc3f930
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc40d80
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc421d0
----[ 272805 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc64908
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc65be4
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc66ef0
----[ 307335 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc842b4
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc85644
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc869b4
----[ 341785 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 344815 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 347845 ns] Number 8'd17 Functional Test Point PASS!!!
----[ 349555 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 351785 ns] Number 8'd19 Functional Test Point PASS!!!
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 354015 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc7fe84
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc80e24
----[ 375845 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc0afd8
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc0bf78
----[ 396265 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc330b0
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc34050
----[ 417645 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc61598
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc62538
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc634d8
----[ 444075 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc7b35c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc7c2fc
----[ 467505 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc4d260
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc4e200
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc4f1a0
----[ 492865 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6dd50
----[ 510785 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc8a140
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc8b0e0
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc8c080
----[ 537195 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc786ec
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc7968c
----[ 557615 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc47374
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc48314
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc492b4
----[ 584045 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc09028
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc09fc8
----[ 604465 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc76900
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc778a0
----[ 626615 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc42b54
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc43af4
----[ 645835 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc0d25c
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc0e1fc
----[ 668225 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc068d0
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc07870
----[ 687575 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc5b9b4
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc5c954
----[ 709975 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc56288
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc57888
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc58ea0
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc5a524
----[ 748195 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc1e77c
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc1fe10
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc21458
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc22adc
----[ 786175 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc71574
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc72ba0
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc74204
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc7586c
----[ 824395 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc530cc
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc5457c
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc55a0c
----[ 854095 ns] Number 8'd40 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 854547 ns] Error!!!
    reference: PC = 0xbfc28b18, wb_rf_wnum = 0x1f, wb_rf_wdata = 0xbfc28b20
    mycpu    : PC = 0xbfc28b4c, wb_rf_wnum = 0x05, wb_rf_wdata = 0xbfc28b38
--------------------------------------------------------------
$finish called at time : 854587 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1036.375 ; gain = 3.605
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol HI_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:489]
INFO: [VRFC 10-2458] undeclared symbol LO_write, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:490]
INFO: [VRFC 10-2458] undeclared symbol HI_read, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:493]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1068.527 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1068.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc5e4cc
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5f46c
----[  40505 ns] Number 8'd02 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc89430
----[  49405 ns] Number 8'd03 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc3c27c
----[  71185 ns] Number 8'd04 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc23890
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc24c20
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc261e0
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc2777c
----[ 104935 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc49da4
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc4a8c0
----[ 123115 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc6adfc
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc6bd9c
----[ 149515 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc501ac
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc5114c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc520ec
----[ 172945 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc04310
----[ 190865 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc3d7c0
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc3e760
----[ 208785 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6efb0
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6ff50
----[ 228065 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc01c50
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc027e0
----[ 248235 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc3f930
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc40d80
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc421d0
----[ 272805 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc64908
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc65be4
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc66ef0
----[ 307335 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc842b4
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc85644
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc869b4
----[ 341785 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 344815 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 347845 ns] Number 8'd17 Functional Test Point PASS!!!
----[ 349555 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 351785 ns] Number 8'd19 Functional Test Point PASS!!!
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 354015 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc7fe84
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc80e24
----[ 375845 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc0afd8
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc0bf78
----[ 396265 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc330b0
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc34050
----[ 417645 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc61598
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc62538
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc634d8
----[ 444075 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc7b35c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc7c2fc
----[ 467505 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc4d260
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc4e200
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc4f1a0
----[ 492865 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6dd50
----[ 510785 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc8a140
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc8b0e0
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc8c080
----[ 537195 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc786ec
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc7968c
----[ 557615 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc47374
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc48314
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc492b4
----[ 584045 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc09028
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc09fc8
----[ 604465 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc76900
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc778a0
----[ 626615 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc42b54
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc43af4
----[ 645835 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc0d25c
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc0e1fc
----[ 668225 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc068d0
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc07870
----[ 687575 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc5b9b4
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc5c954
----[ 709975 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc56288
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc57888
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc58ea0
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc5a524
----[ 748195 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc1e77c
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc1fe10
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc21458
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc22adc
----[ 786175 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc71574
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc72ba0
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc74204
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc7586c
----[ 824395 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc530cc
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc5457c
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc55a0c
----[ 854095 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc299e0
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc2ad8c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc2c154
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc2d54c
----[ 898365 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc18b40
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc19f44
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc1b324
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1c6cc
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1daa4
----[ 944665 ns] Number 8'd42 Functional Test Point PASS!!!
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc11ee0
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc1304c
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc14190
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc152f0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc16450
----[ 995435 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 995797 ns] Error!!!
    reference: PC = 0xbfc7d7dc, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000002
    mycpu    : PC = 0xbfc7d7dc, wb_rf_wnum = 0x15, wb_rf_wdata = 0xxxxxxxxx
--------------------------------------------------------------
$finish called at time : 995837 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1068.527 ; gain = 0.000
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/LO_regfile/HILO_write}} 
save_wave_config {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1068.527 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1068.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc5e4cc
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5f46c
----[  40505 ns] Number 8'd02 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc89430
----[  49405 ns] Number 8'd03 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc3c27c
----[  71185 ns] Number 8'd04 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc23890
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc24c20
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc261e0
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc2777c
----[ 104935 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc49da4
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc4a8c0
----[ 123115 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc6adfc
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc6bd9c
----[ 149515 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc501ac
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc5114c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc520ec
----[ 172945 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc04310
----[ 190865 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc3d7c0
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc3e760
----[ 208785 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6efb0
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6ff50
----[ 228065 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc01c50
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc027e0
----[ 248235 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc3f930
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc40d80
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc421d0
----[ 272805 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc64908
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc65be4
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc66ef0
----[ 307335 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc842b4
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc85644
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc869b4
----[ 341785 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 344815 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 347845 ns] Number 8'd17 Functional Test Point PASS!!!
----[ 349555 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 351785 ns] Number 8'd19 Functional Test Point PASS!!!
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 354015 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc7fe84
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc80e24
----[ 375845 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc0afd8
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc0bf78
----[ 396265 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc330b0
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc34050
----[ 417645 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc61598
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc62538
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc634d8
----[ 444075 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc7b35c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc7c2fc
----[ 467505 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc4d260
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc4e200
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc4f1a0
----[ 492865 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6dd50
----[ 510785 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc8a140
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc8b0e0
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc8c080
----[ 537195 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc786ec
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc7968c
----[ 557615 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc47374
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc48314
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc492b4
----[ 584045 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc09028
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc09fc8
----[ 604465 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc76900
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc778a0
----[ 626615 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc42b54
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc43af4
----[ 645835 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc0d25c
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc0e1fc
----[ 668225 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc068d0
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc07870
----[ 687575 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc5b9b4
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc5c954
----[ 709975 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc56288
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc57888
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc58ea0
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc5a524
----[ 748195 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc1e77c
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc1fe10
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc21458
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc22adc
----[ 786175 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc71574
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc72ba0
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc74204
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc7586c
----[ 824395 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc530cc
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc5457c
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc55a0c
----[ 854095 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc299e0
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc2ad8c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc2c154
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc2d54c
----[ 898365 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc18b40
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc19f44
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc1b324
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1c6cc
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1daa4
----[ 944665 ns] Number 8'd42 Functional Test Point PASS!!!
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc11ee0
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc1304c
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc14190
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc152f0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc16450
----[ 995435 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 995797 ns] Error!!!
    reference: PC = 0xbfc7d7dc, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000002
    mycpu    : PC = 0xbfc7d7dc, wb_rf_wnum = 0x15, wb_rf_wdata = 0xxxxxxxxx
--------------------------------------------------------------
$finish called at time : 995837 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1068.527 ; gain = 0.000
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/MEM_Wb_ctrl/HI_read}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/MEM_Wb_ctrl/inst_name}} 
save_wave_config {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
ERROR: [VRFC 10-4982] syntax error near 'assign' [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v:28]
ERROR: [VRFC 10-2790] Verilog 2000 keyword assign used in incorrect context [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v:28]
ERROR: [VRFC 10-4982] syntax error near 'assign' [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v:29]
ERROR: [VRFC 10-2790] Verilog 2000 keyword assign used in incorrect context [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v:29]
ERROR: [VRFC 10-4982] syntax error near 'assign' [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v:30]
ERROR: [VRFC 10-2790] Verilog 2000 keyword assign used in incorrect context [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v:30]
ERROR: [VRFC 10-4982] syntax error near 'assign' [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v:31]
ERROR: [VRFC 10-2790] Verilog 2000 keyword assign used in incorrect context [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v:31]
ERROR: [VRFC 10-2865] module 'wb_ctrl' ignored due to previous errors [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v:8]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
ERROR: [VRFC 10-2651] assignment sub expression is allowed only in SystemVerilog mode [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v:28]
ERROR: [VRFC 10-1280] procedural assignment to a non-register inst_name is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v:28]
ERROR: [VRFC 10-2651] assignment sub expression is allowed only in SystemVerilog mode [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register inst_name is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v:29]
ERROR: [VRFC 10-2651] assignment sub expression is allowed only in SystemVerilog mode [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v:30]
ERROR: [VRFC 10-1280] procedural assignment to a non-register inst_name is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v:30]
ERROR: [VRFC 10-2651] assignment sub expression is allowed only in SystemVerilog mode [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v:31]
ERROR: [VRFC 10-1280] procedural assignment to a non-register inst_name is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v:31]
ERROR: [VRFC 10-2865] module 'wb_ctrl' ignored due to previous errors [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v:8]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1092.855 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1092.855 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc5e4cc
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5f46c
----[  40505 ns] Number 8'd02 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc89430
----[  49405 ns] Number 8'd03 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc3c27c
----[  71185 ns] Number 8'd04 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc23890
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc24c20
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc261e0
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc2777c
----[ 104935 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc49da4
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc4a8c0
----[ 123115 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc6adfc
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc6bd9c
----[ 149515 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc501ac
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc5114c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc520ec
----[ 172945 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc04310
----[ 190865 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc3d7c0
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc3e760
----[ 208785 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6efb0
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6ff50
----[ 228065 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc01c50
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc027e0
----[ 248235 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc3f930
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc40d80
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc421d0
----[ 272805 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc64908
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc65be4
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc66ef0
----[ 307335 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc842b4
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc85644
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc869b4
----[ 341785 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 344815 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 347845 ns] Number 8'd17 Functional Test Point PASS!!!
----[ 349555 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 351785 ns] Number 8'd19 Functional Test Point PASS!!!
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 354015 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc7fe84
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc80e24
----[ 375845 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc0afd8
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc0bf78
----[ 396265 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc330b0
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc34050
----[ 417645 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc61598
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc62538
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc634d8
----[ 444075 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc7b35c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc7c2fc
----[ 467505 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc4d260
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc4e200
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc4f1a0
----[ 492865 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6dd50
----[ 510785 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc8a140
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc8b0e0
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc8c080
----[ 537195 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc786ec
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc7968c
----[ 557615 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc47374
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc48314
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc492b4
----[ 584045 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc09028
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc09fc8
----[ 604465 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc76900
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc778a0
----[ 626615 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc42b54
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc43af4
----[ 645835 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc0d25c
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc0e1fc
----[ 668225 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc068d0
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc07870
----[ 687575 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc5b9b4
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc5c954
----[ 709975 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc56288
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc57888
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc58ea0
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc5a524
----[ 748195 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc1e77c
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc1fe10
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc21458
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc22adc
----[ 786175 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc71574
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc72ba0
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc74204
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc7586c
----[ 824395 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc530cc
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc5457c
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc55a0c
----[ 854095 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc299e0
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc2ad8c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc2c154
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc2d54c
----[ 898365 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc18b40
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc19f44
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc1b324
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1c6cc
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1daa4
----[ 944665 ns] Number 8'd42 Functional Test Point PASS!!!
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc11ee0
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc1304c
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc14190
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc152f0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc16450
----[ 995435 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 995797 ns] Error!!!
    reference: PC = 0xbfc7d7dc, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000002
    mycpu    : PC = 0xbfc7d7dc, wb_rf_wnum = 0x15, wb_rf_wdata = 0xxxxxxxxx
--------------------------------------------------------------
$finish called at time : 995837 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1092.855 ; gain = 0.000
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Mux_4_32_1/y}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Mux_4_32_1/sel}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Mux_4_32_1/b}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/MUX_2_32_2/a}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/MUX_2_32_2/b}} 
save_wave_config {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1119.727 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1119.727 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc5e4cc
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5f46c
----[  40505 ns] Number 8'd02 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc89430
----[  49405 ns] Number 8'd03 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc3c27c
----[  71185 ns] Number 8'd04 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc23890
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc24c20
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc261e0
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc2777c
----[ 104935 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc49da4
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc4a8c0
----[ 123115 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc6adfc
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc6bd9c
----[ 149515 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc501ac
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc5114c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc520ec
----[ 172945 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc04310
----[ 190865 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc3d7c0
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc3e760
----[ 208785 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6efb0
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6ff50
----[ 228065 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc01c50
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc027e0
----[ 248235 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc3f930
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc40d80
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc421d0
----[ 272805 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc64908
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc65be4
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc66ef0
----[ 307335 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc842b4
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc85644
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc869b4
----[ 341785 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 344815 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 347845 ns] Number 8'd17 Functional Test Point PASS!!!
----[ 349555 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 351785 ns] Number 8'd19 Functional Test Point PASS!!!
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 354015 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc7fe84
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc80e24
----[ 375845 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc0afd8
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc0bf78
----[ 396265 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc330b0
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc34050
----[ 417645 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc61598
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc62538
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc634d8
----[ 444075 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc7b35c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc7c2fc
----[ 467505 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc4d260
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc4e200
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc4f1a0
----[ 492865 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6dd50
----[ 510785 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc8a140
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc8b0e0
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc8c080
----[ 537195 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc786ec
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc7968c
----[ 557615 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc47374
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc48314
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc492b4
----[ 584045 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc09028
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc09fc8
----[ 604465 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc76900
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc778a0
----[ 626615 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc42b54
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc43af4
----[ 645835 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc0d25c
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc0e1fc
----[ 668225 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc068d0
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc07870
----[ 687575 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc5b9b4
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc5c954
----[ 709975 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc56288
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc57888
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc58ea0
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc5a524
----[ 748195 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc1e77c
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc1fe10
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc21458
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc22adc
----[ 786175 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc71574
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc72ba0
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc74204
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc7586c
----[ 824395 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc530cc
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc5457c
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc55a0c
----[ 854095 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc299e0
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc2ad8c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc2c154
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc2d54c
----[ 898365 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc18b40
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc19f44
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc1b324
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1c6cc
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1daa4
----[ 944665 ns] Number 8'd42 Functional Test Point PASS!!!
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc11ee0
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc1304c
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc14190
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc152f0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc16450
----[ 995435 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 995797 ns] Error!!!
    reference: PC = 0xbfc7d7dc, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000002
    mycpu    : PC = 0xbfc7d7dc, wb_rf_wnum = 0x15, wb_rf_wdata = 0xxxxxxxxx
--------------------------------------------------------------
$finish called at time : 995837 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1119.727 ; gain = 0.000
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/LO_regfile/HILO_write}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/HI_regfile/HILO_write}} 
save_wave_config {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1153.281 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1153.281 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc5e4cc
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5f46c
----[  40505 ns] Number 8'd02 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc89430
----[  49405 ns] Number 8'd03 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc3c27c
----[  71185 ns] Number 8'd04 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc23890
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc24c20
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc261e0
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc2777c
----[ 104935 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc49da4
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc4a8c0
----[ 123115 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc6adfc
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc6bd9c
----[ 149515 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc501ac
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc5114c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc520ec
----[ 172945 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc04310
----[ 190865 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc3d7c0
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc3e760
----[ 208785 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6efb0
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6ff50
----[ 228065 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc01c50
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc027e0
----[ 248235 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc3f930
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc40d80
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc421d0
----[ 272805 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc64908
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc65be4
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc66ef0
----[ 307335 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc842b4
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc85644
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc869b4
----[ 341785 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 344815 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 347845 ns] Number 8'd17 Functional Test Point PASS!!!
----[ 349555 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 351785 ns] Number 8'd19 Functional Test Point PASS!!!
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 354015 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc7fe84
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc80e24
----[ 375845 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc0afd8
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc0bf78
----[ 396265 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc330b0
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc34050
----[ 417645 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc61598
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc62538
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc634d8
----[ 444075 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc7b35c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc7c2fc
----[ 467505 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc4d260
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc4e200
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc4f1a0
----[ 492865 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6dd50
----[ 510785 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc8a140
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc8b0e0
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc8c080
----[ 537195 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc786ec
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc7968c
----[ 557615 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc47374
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc48314
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc492b4
----[ 584045 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc09028
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc09fc8
----[ 604465 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc76900
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc778a0
----[ 626615 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc42b54
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc43af4
----[ 645835 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc0d25c
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc0e1fc
----[ 668225 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc068d0
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc07870
----[ 687575 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc5b9b4
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc5c954
----[ 709975 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc56288
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc57888
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc58ea0
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc5a524
----[ 748195 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc1e77c
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc1fe10
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc21458
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc22adc
----[ 786175 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc71574
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc72ba0
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc74204
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc7586c
----[ 824395 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc530cc
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc5457c
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc55a0c
----[ 854095 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc299e0
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc2ad8c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc2c154
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc2d54c
----[ 898365 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc18b40
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc19f44
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc1b324
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1c6cc
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1daa4
----[ 944665 ns] Number 8'd42 Functional Test Point PASS!!!
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc11ee0
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc1304c
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc14190
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc152f0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc16450
----[ 995435 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 995797 ns] Error!!!
    reference: PC = 0xbfc7d7dc, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000002
    mycpu    : PC = 0xbfc7d7dc, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 995837 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1156.602 ; gain = 3.320
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1174.867 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1174.867 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc5e4cc
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5f46c
----[  40505 ns] Number 8'd02 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc89430
----[  49405 ns] Number 8'd03 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc3c27c
----[  71185 ns] Number 8'd04 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc23890
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc24c20
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc261e0
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc2777c
----[ 104935 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc49da4
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc4a8c0
----[ 123115 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc6adfc
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc6bd9c
----[ 149515 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc501ac
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc5114c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc520ec
----[ 172945 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc04310
----[ 190865 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc3d7c0
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc3e760
----[ 208785 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6efb0
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6ff50
----[ 228065 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc01c50
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc027e0
----[ 248235 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc3f930
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc40d80
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc421d0
----[ 272805 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc64908
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc65be4
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc66ef0
----[ 307335 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc842b4
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc85644
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc869b4
----[ 341785 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 344815 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 347845 ns] Number 8'd17 Functional Test Point PASS!!!
----[ 349555 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 351785 ns] Number 8'd19 Functional Test Point PASS!!!
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 354015 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc7fe84
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc80e24
----[ 375845 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc0afd8
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc0bf78
----[ 396265 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc330b0
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc34050
----[ 417645 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc61598
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc62538
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc634d8
----[ 444075 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc7b35c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc7c2fc
----[ 467505 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc4d260
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc4e200
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc4f1a0
----[ 492865 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6dd50
----[ 510785 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc8a140
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc8b0e0
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc8c080
----[ 537195 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc786ec
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc7968c
----[ 557615 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc47374
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc48314
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc492b4
----[ 584045 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc09028
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc09fc8
----[ 604465 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc76900
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc778a0
----[ 626615 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc42b54
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc43af4
----[ 645835 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc0d25c
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc0e1fc
----[ 668225 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc068d0
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc07870
----[ 687575 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc5b9b4
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc5c954
----[ 709975 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc56288
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc57888
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc58ea0
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc5a524
----[ 748195 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc1e77c
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc1fe10
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc21458
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc22adc
----[ 786175 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc71574
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc72ba0
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc74204
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc7586c
----[ 824395 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc530cc
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc5457c
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc55a0c
----[ 854095 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc299e0
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc2ad8c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc2c154
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc2d54c
----[ 898365 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc18b40
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc19f44
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc1b324
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1c6cc
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1daa4
----[ 944665 ns] Number 8'd42 Functional Test Point PASS!!!
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc11ee0
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc1304c
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc14190
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc152f0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc16450
----[ 995435 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 995797 ns] Error!!!
    reference: PC = 0xbfc7d7dc, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000002
    mycpu    : PC = 0xbfc7d7dc, wb_rf_wnum = 0x15, wb_rf_wdata = 0x15b8b7a4
--------------------------------------------------------------
$finish called at time : 995837 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1174.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1197.578 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1197.578 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc5e4cc
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5f46c
----[  40505 ns] Number 8'd02 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc89430
----[  49405 ns] Number 8'd03 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc3c27c
----[  71185 ns] Number 8'd04 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc23890
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc24c20
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc261e0
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc2777c
----[ 104935 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc49da4
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc4a8c0
----[ 123115 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc6adfc
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc6bd9c
----[ 149515 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc501ac
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc5114c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc520ec
----[ 172945 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc04310
----[ 190865 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc3d7c0
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc3e760
----[ 208785 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6efb0
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6ff50
----[ 228065 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc01c50
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc027e0
----[ 248235 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc3f930
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc40d80
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc421d0
----[ 272805 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc64908
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc65be4
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc66ef0
----[ 307335 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc842b4
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc85644
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc869b4
----[ 341785 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 344815 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 347845 ns] Number 8'd17 Functional Test Point PASS!!!
----[ 349555 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 351785 ns] Number 8'd19 Functional Test Point PASS!!!
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 354015 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc7fe84
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc80e24
----[ 375845 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc0afd8
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc0bf78
----[ 396265 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc330b0
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc34050
----[ 417645 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc61598
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc62538
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc634d8
----[ 444075 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc7b35c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc7c2fc
----[ 467505 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc4d260
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc4e200
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc4f1a0
----[ 492865 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6dd50
----[ 510785 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc8a140
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc8b0e0
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc8c080
----[ 537195 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc786ec
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc7968c
----[ 557615 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc47374
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc48314
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc492b4
----[ 584045 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc09028
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc09fc8
----[ 604465 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc76900
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc778a0
----[ 626615 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc42b54
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc43af4
----[ 645835 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc0d25c
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc0e1fc
----[ 668225 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc068d0
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc07870
----[ 687575 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc5b9b4
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc5c954
----[ 709975 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc56288
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc57888
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc58ea0
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc5a524
----[ 748195 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc1e77c
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc1fe10
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc21458
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc22adc
----[ 786175 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc71574
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc72ba0
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc74204
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc7586c
----[ 824395 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc530cc
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc5457c
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc55a0c
----[ 854095 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc299e0
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc2ad8c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc2c154
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc2d54c
----[ 898365 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc18b40
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc19f44
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc1b324
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1c6cc
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1daa4
----[ 944665 ns] Number 8'd42 Functional Test Point PASS!!!
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc11ee0
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc1304c
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc14190
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc152f0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc16450
----[ 995435 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 995937 ns] Error!!!
    reference: PC = 0xbfc7d814, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0xbfc7d814, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000001
--------------------------------------------------------------
$finish called at time : 995977 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1197.832 ; gain = 0.254
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/HI_regfile/HILO_write}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/HI_regfile/HILO_input}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/LO_regfile/HILO_input}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/HI_regfile/HILO_info}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/LO_regfile/HILO_info}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Multiply/div}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Multiply/data1}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Multiply/data2}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Multiply/out_data1}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Multiply/out_data2}} 
save_wave_config {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1229.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1229.551 ; gain = 0.000
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1229.551 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1229.551 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc5e4cc
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5f46c
----[  40505 ns] Number 8'd02 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc89430
----[  49405 ns] Number 8'd03 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc3c27c
----[  71185 ns] Number 8'd04 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc23890
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc24c20
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc261e0
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc2777c
----[ 104935 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc49da4
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc4a8c0
----[ 123115 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc6adfc
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc6bd9c
----[ 149515 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc501ac
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc5114c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc520ec
----[ 172945 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc04310
----[ 190865 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc3d7c0
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc3e760
----[ 208785 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6efb0
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6ff50
----[ 228065 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc01c50
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc027e0
----[ 248235 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc3f930
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc40d80
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc421d0
----[ 272805 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc64908
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc65be4
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc66ef0
----[ 307335 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc842b4
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc85644
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc869b4
----[ 341785 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 344815 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 347845 ns] Number 8'd17 Functional Test Point PASS!!!
----[ 349555 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 351785 ns] Number 8'd19 Functional Test Point PASS!!!
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 354015 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc7fe84
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc80e24
----[ 375845 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc0afd8
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc0bf78
----[ 396265 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc330b0
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc34050
----[ 417645 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc61598
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc62538
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc634d8
----[ 444075 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc7b35c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc7c2fc
----[ 467505 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc4d260
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc4e200
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc4f1a0
----[ 492865 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6dd50
----[ 510785 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc8a140
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc8b0e0
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc8c080
----[ 537195 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc786ec
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc7968c
----[ 557615 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc47374
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc48314
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc492b4
----[ 584045 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc09028
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc09fc8
----[ 604465 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc76900
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc778a0
----[ 626615 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc42b54
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc43af4
----[ 645835 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc0d25c
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc0e1fc
----[ 668225 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc068d0
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc07870
----[ 687575 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc5b9b4
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc5c954
----[ 709975 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc56288
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc57888
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc58ea0
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc5a524
----[ 748195 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc1e77c
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc1fe10
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc21458
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc22adc
----[ 786175 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc71574
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc72ba0
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc74204
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc7586c
----[ 824395 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc530cc
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc5457c
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc55a0c
----[ 854095 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc299e0
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc2ad8c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc2c154
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc2d54c
----[ 898365 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc18b40
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc19f44
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc1b324
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1c6cc
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1daa4
----[ 944665 ns] Number 8'd42 Functional Test Point PASS!!!
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc11ee0
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc1304c
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc14190
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc152f0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc16450
----[ 995435 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 995937 ns] Error!!!
    reference: PC = 0xbfc7d814, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0xbfc7d814, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000001
--------------------------------------------------------------
$finish called at time : 995977 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1229.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.391 ; gain = 0.000
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1231.391 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1231.391 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc5e4cc
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5f46c
----[  40505 ns] Number 8'd02 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc89430
----[  49405 ns] Number 8'd03 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc3c27c
----[  71185 ns] Number 8'd04 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc23890
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc24c20
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc261e0
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc2777c
----[ 104935 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc49da4
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc4a8c0
----[ 123115 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc6adfc
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc6bd9c
----[ 149515 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc501ac
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc5114c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc520ec
----[ 172945 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc04310
----[ 190865 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc3d7c0
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc3e760
----[ 208785 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6efb0
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6ff50
----[ 228065 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc01c50
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc027e0
----[ 248235 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc3f930
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc40d80
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc421d0
----[ 272805 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc64908
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc65be4
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc66ef0
----[ 307335 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc842b4
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc85644
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc869b4
----[ 341785 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 344815 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 347845 ns] Number 8'd17 Functional Test Point PASS!!!
----[ 349555 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 351785 ns] Number 8'd19 Functional Test Point PASS!!!
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 354015 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc7fe84
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc80e24
----[ 375845 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc0afd8
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc0bf78
----[ 396265 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc330b0
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc34050
----[ 417645 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc61598
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc62538
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc634d8
----[ 444075 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc7b35c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc7c2fc
----[ 467505 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc4d260
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc4e200
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc4f1a0
----[ 492865 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6dd50
----[ 510785 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc8a140
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc8b0e0
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc8c080
----[ 537195 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc786ec
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc7968c
----[ 557615 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc47374
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc48314
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc492b4
----[ 584045 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc09028
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc09fc8
----[ 604465 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc76900
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc778a0
----[ 626615 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc42b54
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc43af4
----[ 645835 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc0d25c
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc0e1fc
----[ 668225 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc068d0
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc07870
----[ 687575 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc5b9b4
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc5c954
----[ 709975 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc56288
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc57888
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc58ea0
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc5a524
----[ 748195 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc1e77c
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc1fe10
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc21458
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc22adc
----[ 786175 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc71574
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc72ba0
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc74204
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc7586c
----[ 824395 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc530cc
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc5457c
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc55a0c
----[ 854095 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc299e0
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc2ad8c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc2c154
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc2d54c
----[ 898365 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc18b40
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc19f44
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc1b324
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1c6cc
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1daa4
----[ 944665 ns] Number 8'd42 Functional Test Point PASS!!!
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc11ee0
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc1304c
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc14190
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc152f0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc16450
----[ 995435 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 995797 ns] Error!!!
    reference: PC = 0xbfc7d7dc, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000002
    mycpu    : PC = 0xbfc7d7dc, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 995837 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1231.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.176 ; gain = 0.000
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1240.176 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1240.176 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc5e4cc
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5f46c
----[  40505 ns] Number 8'd02 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc89430
----[  49405 ns] Number 8'd03 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc3c27c
----[  71185 ns] Number 8'd04 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc23890
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc24c20
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc261e0
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc2777c
----[ 104935 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc49da4
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc4a8c0
----[ 123115 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc6adfc
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc6bd9c
----[ 149515 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc501ac
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc5114c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc520ec
----[ 172945 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc04310
----[ 190865 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc3d7c0
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc3e760
----[ 208785 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6efb0
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6ff50
----[ 228065 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc01c50
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc027e0
----[ 248235 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc3f930
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc40d80
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc421d0
----[ 272805 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc64908
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc65be4
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc66ef0
----[ 307335 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc842b4
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc85644
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc869b4
----[ 341785 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 344815 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 347845 ns] Number 8'd17 Functional Test Point PASS!!!
----[ 349555 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 351785 ns] Number 8'd19 Functional Test Point PASS!!!
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 354015 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc7fe84
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc80e24
----[ 375845 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc0afd8
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc0bf78
----[ 396265 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc330b0
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc34050
----[ 417645 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc61598
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc62538
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc634d8
----[ 444075 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc7b35c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc7c2fc
----[ 467505 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc4d260
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc4e200
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc4f1a0
----[ 492865 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6dd50
----[ 510785 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc8a140
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc8b0e0
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc8c080
----[ 537195 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc786ec
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc7968c
----[ 557615 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc47374
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc48314
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc492b4
----[ 584045 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc09028
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc09fc8
----[ 604465 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc76900
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc778a0
----[ 626615 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc42b54
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc43af4
----[ 645835 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc0d25c
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc0e1fc
----[ 668225 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc068d0
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc07870
----[ 687575 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc5b9b4
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc5c954
----[ 709975 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc56288
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc57888
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc58ea0
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc5a524
----[ 748195 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc1e77c
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc1fe10
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc21458
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc22adc
----[ 786175 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc71574
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc72ba0
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc74204
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc7586c
----[ 824395 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc530cc
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc5457c
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc55a0c
----[ 854095 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc299e0
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc2ad8c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc2c154
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc2d54c
----[ 898365 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc18b40
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc19f44
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc1b324
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1c6cc
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1daa4
----[ 944665 ns] Number 8'd42 Functional Test Point PASS!!!
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc11ee0
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc1304c
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc14190
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc152f0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc16450
----[ 995435 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 995937 ns] Error!!!
    reference: PC = 0xbfc7d814, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0xbfc7d814, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000001
--------------------------------------------------------------
$finish called at time : 995977 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1266.516 ; gain = 26.340
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Multiply/unsign}} 
save_wave_config {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1266.523 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 29 14:22:45 2020. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 109.152 ; gain = 17.496
INFO: [Common 17-206] Exiting Webtalk at Fri May 29 14:22:45 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1266.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1266.523 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1266.523 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc5e4cc
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5f46c
----[  40505 ns] Number 8'd02 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc89430
----[  49405 ns] Number 8'd03 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc3c27c
----[  71185 ns] Number 8'd04 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc23890
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc24c20
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc261e0
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc2777c
----[ 104935 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc49da4
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc4a8c0
----[ 123115 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc6adfc
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc6bd9c
----[ 149515 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc501ac
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc5114c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc520ec
----[ 172945 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc04310
----[ 190865 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc3d7c0
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc3e760
----[ 208785 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6efb0
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6ff50
----[ 228065 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc01c50
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc027e0
----[ 248235 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc3f930
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc40d80
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc421d0
----[ 272805 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc64908
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc65be4
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc66ef0
----[ 307335 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc842b4
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc85644
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc869b4
----[ 341785 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 344815 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 347845 ns] Number 8'd17 Functional Test Point PASS!!!
----[ 349555 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 351785 ns] Number 8'd19 Functional Test Point PASS!!!
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 354015 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc7fe84
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc80e24
----[ 375845 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc0afd8
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc0bf78
----[ 396265 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc330b0
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc34050
----[ 417645 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc61598
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc62538
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc634d8
----[ 444075 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc7b35c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc7c2fc
----[ 467505 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc4d260
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc4e200
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc4f1a0
----[ 492865 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6dd50
----[ 510785 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc8a140
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc8b0e0
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc8c080
----[ 537195 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc786ec
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc7968c
----[ 557615 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc47374
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc48314
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc492b4
----[ 584045 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc09028
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc09fc8
----[ 604465 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc76900
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc778a0
----[ 626615 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc42b54
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc43af4
----[ 645835 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc0d25c
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc0e1fc
----[ 668225 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc068d0
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc07870
----[ 687575 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc5b9b4
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc5c954
----[ 709975 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc56288
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc57888
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc58ea0
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc5a524
----[ 748195 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc1e77c
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc1fe10
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc21458
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc22adc
----[ 786175 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc71574
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc72ba0
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc74204
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc7586c
----[ 824395 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc530cc
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc5457c
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc55a0c
----[ 854095 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc299e0
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc2ad8c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc2c154
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc2d54c
----[ 898365 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc18b40
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc19f44
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc1b324
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1c6cc
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1daa4
----[ 944665 ns] Number 8'd42 Functional Test Point PASS!!!
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc11ee0
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc1304c
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc14190
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc152f0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc16450
----[ 995435 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 995937 ns] Error!!!
    reference: PC = 0xbfc7d814, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0xbfc7d814, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000001
--------------------------------------------------------------
$finish called at time : 995977 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1266.523 ; gain = 0.000
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Multiply/temp}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Multiply/A}} 
current_wave_config {tb_top_behav.wcfg}
tb_top_behav.wcfg
add_wave {{/tb_top/soc_lite/cpu/Multiply/B}} 
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0 -dir c:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip
set_property -dict [list CONFIG.MultType {Parallel_Multiplier} CONFIG.PortAType {Unsigned} CONFIG.PortAWidth {32} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {32} CONFIG.OutputWidthHigh {63}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files c:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_0'...
export_ip_user_files -of_objects [get_files c:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
launch_runs -jobs 4 mult_gen_0_synth_1
[Fri May 29 14:32:35 2020] Launched mult_gen_0_synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/mult_gen_0_synth_1/runme.log
save_wave_config {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
ERROR: [VRFC 10-2989] 'A' is not declared [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v:22]
ERROR: [VRFC 10-2989] 'A' is not declared [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v:29]
ERROR: [VRFC 10-2865] module 'multiply' ignored due to previous errors [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.766 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/HILO_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/decode_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit_alu
INFO: [VRFC 10-311] analyzing module forwarding_unit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_32
INFO: [VRFC 10-311] analyzing module mux2_11
INFO: [VRFC 10-311] analyzing module mux2_30
INFO: [VRFC 10-311] analyzing module mux2_5
INFO: [VRFC 10-311] analyzing module mux3_5
INFO: [VRFC 10-311] analyzing module mux3_32
INFO: [VRFC 10-311] analyzing module mux4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/wb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1344.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/soc_lite/cpu/Multiply/A was not found in the design.
WARNING: Simulation object /tb_top/soc_lite/cpu/Multiply/B was not found in the design.
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1344.766 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1344.766 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14035 ns] Number 8'd01 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc5e4cc
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5f46c
----[  40505 ns] Number 8'd02 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc89430
----[  49405 ns] Number 8'd03 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc3ad40
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc3c27c
----[  71185 ns] Number 8'd04 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc23890
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc24c20
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc261e0
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc2777c
----[ 104935 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc49da4
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc4a8c0
----[ 123115 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc6adfc
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc6bd9c
----[ 149515 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc501ac
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc5114c
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc520ec
----[ 172945 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc04310
----[ 190865 ns] Number 8'd09 Functional Test Point PASS!!!
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc3d7c0
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc3e760
----[ 208785 ns] Number 8'd10 Functional Test Point PASS!!!
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc6efb0
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc6ff50
----[ 228065 ns] Number 8'd11 Functional Test Point PASS!!!
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc01c50
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc027e0
----[ 248235 ns] Number 8'd12 Functional Test Point PASS!!!
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc3f930
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc40d80
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc421d0
----[ 272805 ns] Number 8'd13 Functional Test Point PASS!!!
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc64908
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc65be4
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc66ef0
----[ 307335 ns] Number 8'd14 Functional Test Point PASS!!!
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc842b4
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc85644
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc869b4
----[ 341785 ns] Number 8'd15 Functional Test Point PASS!!!
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 344815 ns] Number 8'd16 Functional Test Point PASS!!!
----[ 347845 ns] Number 8'd17 Functional Test Point PASS!!!
----[ 349555 ns] Number 8'd18 Functional Test Point PASS!!!
----[ 351785 ns] Number 8'd19 Functional Test Point PASS!!!
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc00d80
----[ 354015 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc7fe84
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc80e24
----[ 375845 ns] Number 8'd21 Functional Test Point PASS!!!
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc0afd8
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc0bf78
----[ 396265 ns] Number 8'd22 Functional Test Point PASS!!!
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc330b0
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc34050
----[ 417645 ns] Number 8'd23 Functional Test Point PASS!!!
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc61598
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc62538
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc634d8
----[ 444075 ns] Number 8'd24 Functional Test Point PASS!!!
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc7b35c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc7c2fc
----[ 467505 ns] Number 8'd25 Functional Test Point PASS!!!
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc4d260
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc4e200
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc4f1a0
----[ 492865 ns] Number 8'd26 Functional Test Point PASS!!!
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc6dd50
----[ 510785 ns] Number 8'd27 Functional Test Point PASS!!!
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc8a140
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc8b0e0
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc8c080
----[ 537195 ns] Number 8'd28 Functional Test Point PASS!!!
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc786ec
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc7968c
----[ 557615 ns] Number 8'd29 Functional Test Point PASS!!!
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc47374
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc48314
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc492b4
----[ 584045 ns] Number 8'd30 Functional Test Point PASS!!!
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc09028
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc09fc8
----[ 604465 ns] Number 8'd31 Functional Test Point PASS!!!
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc76900
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc778a0
----[ 626615 ns] Number 8'd32 Functional Test Point PASS!!!
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc42b54
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc43af4
----[ 645835 ns] Number 8'd33 Functional Test Point PASS!!!
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc0d25c
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc0e1fc
----[ 668225 ns] Number 8'd34 Functional Test Point PASS!!!
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc068d0
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc07870
----[ 687575 ns] Number 8'd35 Functional Test Point PASS!!!
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc5b9b4
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc5c954
----[ 709975 ns] Number 8'd36 Functional Test Point PASS!!!
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc56288
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc57888
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc58ea0
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc5a524
----[ 748195 ns] Number 8'd37 Functional Test Point PASS!!!
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc1e77c
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc1fe10
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc21458
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc22adc
----[ 786175 ns] Number 8'd38 Functional Test Point PASS!!!
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc71574
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc72ba0
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc74204
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc7586c
----[ 824395 ns] Number 8'd39 Functional Test Point PASS!!!
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc530cc
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc5457c
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc55a0c
----[ 854095 ns] Number 8'd40 Functional Test Point PASS!!!
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc299e0
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc2ad8c
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc2c154
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc2d54c
----[ 898365 ns] Number 8'd41 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc18b40
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc19f44
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc1b324
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc1c6cc
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc1daa4
----[ 944665 ns] Number 8'd42 Functional Test Point PASS!!!
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc11ee0
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc1304c
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc14190
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc152f0
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc16450
----[ 995435 ns] Number 8'd43 Functional Test Point PASS!!!
--------------------------------------------------------------
[ 995937 ns] Error!!!
    reference: PC = 0xbfc7d814, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0xbfc7d814, wb_rf_wnum = 0x15, wb_rf_wdata = 0x00000001
--------------------------------------------------------------
$finish called at time : 995977 ns : File "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1344.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 29 14:40:43 2020...
