Generating HDL for page 11.10.02.1 1*LOGIC GATE RING CLK PULSES-ACC at 6/26/2020 12:22:34 PM
Old test bench file ALD_11_10_02_1_1_LOGIC_GATE_RING_CLK_PULSES_ACC_tb.vhdl 50 lines preserved and 0 declaration lines preserved
WARNING: Diagram block at coordinate 3A has 2 different output pins: J,F
WARNING: Diagram block at coordinate 3B has 2 different output pins: J,B
DOT Function at 3B has one output from a Trigger, one output from Non-Trigger
   Trigger block pin B located at 3B, Non-trigger is located at 3D Output is to 2B
   Using Trigger faux pin T as input side of pin B
Processing extension from block at 3A (Database ID=187430) to 3B (Database ID=187431)
Copied connection to extension input pin E to master block at 3A
Copied connection to extension input pin A to master block at 3A
Copied connection to extension input pin T to master block at 3A
Copied connection from extension output pin J to master block at 3A
Copied connection from extension output pin B to master block at 3A
Copied mapped pin B from extension 3B to master block at 3A
Copied mapped pin K from extension 3B to master block at 3A
Copied mapped pin P from extension 3B to master block at 3A
Copied mapped pin T from extension 3B to master block at 3A
Moved connection from extension 3B pin J to be from master at 3A
Moved connection from extension 3B pin B to be from master at 3A
Processing extension from block at 1C (Database ID=187443) to 1D (Database ID=187444)
Copied connection from extension output pin G to master block at 1C
Copied connection from extension output pin G to master block at 1C
Copied connection from extension output pin G to master block at 1C
Copied connection from extension output pin G to master block at 1C
Copied connection from extension output pin G to master block at 1C
Copied connection from extension output pin G to master block at 1C
Copied connection from extension output pin G to master block at 1C
Copied connection from extension output pin G to master block at 1C
Copied connection from extension output pin G to master block at 1C
Copied connection from extension output pin G to master block at 1C
Copied connection from extension output pin G to master block at 1C
WARNING: During sheet edge merge, Logic block at 2H pin R outputs to two different signal names: +S CLOCK STOPPED *AUTS* vs. +S CLOCK STOPPED
Removed 16 outputs from Gate at 1A to ignored block(s) or identical signal names
Removed 21 outputs from Gate at 1C to ignored block(s) or identical signal names
Removed 3 outputs from Gate at 3H to ignored block(s) or identical signal names
Removed 4 outputs from Gate at 2H to ignored block(s) or identical signal names
Added LAMP signal LAMP_15A1K24
Generating Statement for block at 3A with output pin(s) of OUT_3A_J, OUT_3A_F, OUT_3A_J, OUT_3A_B
	and inputs of OUT_3A_J,PS_OSCILLATOR,OUT_3A_J,PS_OSCILLATOR_DELAYED,OUT_3D_D
	and logic function of Trigger
Generating Statement for block at 2A with output pin(s) of OUT_2A_D, OUT_2A_D, OUT_2A_D, OUT_2A_D
	and inputs of OUT_3A_F
	and logic function of NOT
Generating Statement for block at 1A with output pin(s) of OUT_1A_H
	and inputs of OUT_2A_D
	and logic function of EQUAL
Generating Statement for block at 2B with output pin(s) of OUT_2B_C, OUT_2B_C
	and inputs of OUT_3A_B
	and logic function of NOT
Generating Statement for block at 5C with output pin(s) of OUT_5C_G
	and inputs of OUT_2A_D,PS_1401_COND_TEST_OP_CODE,PS_I_RING_9_TIME
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_G
	and inputs of PS_B_CH_WM_BIT_1,PS_1401_STOP_AND_WAIT,PS_LOGIC_GATE_E_1
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_G
	and inputs of OUT_2B_C
	and logic function of EQUAL
Generating Statement for block at 4D with output pin(s) of OUT_4D_K
	and inputs of PS_STOP_LATCH,MS_F_CH_IN_PROCESS
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_D
	and inputs of OUT_DOT_4C,OUT_DOT_4D,MS_MASTER_ERROR
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_P
	and inputs of OUT_2A_D,MS_E_CH_IN_PROCESS
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_G
	and inputs of OUT_DOT_4D
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_G
	and inputs of OUT_DOT_4D,MS_MASTER_ERROR
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_F, OUT_3H_F, OUT_3H_F
	and inputs of OUT_4H_G
	and logic function of NOT
Generating Statement for block at 2H with output pin(s) of OUT_2H_R, OUT_2H_R
	and inputs of OUT_3H_F
	and logic function of NOT
Generating Statement for block at 2I with output pin(s) of OUT_2I_C
	and inputs of OUT_3H_F
	and logic function of NOT
Generating Statement for block at 1I with output pin(s) of 
	and inputs of OUT_2I_C
	and logic function of Lamp
Generating Statement for block at 4C with output pin(s) of OUT_DOT_4C
	and inputs of OUT_5C_G,OUT_4C_G
	and logic function of OR
Generating Statement for block at 4D with output pin(s) of OUT_DOT_4D, OUT_DOT_4D, OUT_DOT_4D
	and inputs of OUT_4D_K,OUT_4E_P
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_1ST_CLOCK_PULSE_PRIME
	from gate output OUT_2A_D
Generating output sheet edge signal assignment to 
	signal PS_1ST_CLOCK_PULSE_1
	from gate output OUT_1A_H
Generating output sheet edge signal assignment to 
	signal PS_2ND_CLOCK_PULSE_1
	from gate output OUT_2B_C
Generating output sheet edge signal assignment to 
	signal PS_2ND_CLOCK_PULSE_2
	from gate output OUT_1C_G
Generating output sheet edge signal assignment to 
	signal PS_STOPPED_DOT_NOT_IN_PROCESS
	from gate output OUT_3E_G
Generating output sheet edge signal assignment to 
	signal MS_CLOCK_STOPPED
	from gate output OUT_3H_F
Generating output sheet edge signal assignment to 
	signal PS_CLOCK_STOPPED
	from gate output OUT_2H_R
Generating output sheet edge signal assignment to 
	signal PS_CLOCK_STOPPED_STAR_AUTS_STAR
	from gate output OUT_2H_R
