Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Jul  4 09:01:29 2025
| Host         : DESKTOP-K4298A2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.038        0.000                      0                  182        0.107        0.000                      0                  182        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.038        0.000                      0                  182        0.107        0.000                      0                  182        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 u_stopwatch_core/tick_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/tick_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 2.201ns (43.927%)  route 2.810ns (56.073%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.567     5.088    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  u_stopwatch_core/tick_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  u_stopwatch_core/tick_counter_reg[14]/Q
                         net (fo=2, routed)           1.018     6.624    u_stopwatch_core/tick_counter_reg[14]
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.748 f  u_stopwatch_core/ms_count[6]_i_8/O
                         net (fo=1, routed)           0.445     7.193    u_stopwatch_core/ms_count[6]_i_8_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.317 f  u_stopwatch_core/ms_count[6]_i_7/O
                         net (fo=1, routed)           0.510     7.827    u_stopwatch_core/ms_count[6]_i_7_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.951 f  u_stopwatch_core/ms_count[6]_i_3/O
                         net (fo=23, routed)          0.837     8.788    u_stopwatch_core/ms_count[6]_i_3_n_0
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.912 r  u_stopwatch_core/tick_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.912    u_stopwatch_core/tick_counter[0]_i_7_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.425 r  u_stopwatch_core/tick_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.425    u_stopwatch_core/tick_counter_reg[0]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  u_stopwatch_core/tick_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    u_stopwatch_core/tick_counter_reg[4]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.659 r  u_stopwatch_core/tick_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.659    u_stopwatch_core/tick_counter_reg[8]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.776 r  u_stopwatch_core/tick_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.776    u_stopwatch_core/tick_counter_reg[12]_i_1_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.099 r  u_stopwatch_core/tick_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.099    u_stopwatch_core/tick_counter_reg[16]_i_1_n_6
    SLICE_X42Y48         FDCE                                         r  u_stopwatch_core/tick_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.448    14.789    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X42Y48         FDCE                                         r  u_stopwatch_core/tick_counter_reg[17]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X42Y48         FDCE (Setup_fdce_C_D)        0.109    15.137    u_stopwatch_core/tick_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 u_stopwatch_core/tick_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/tick_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 2.193ns (43.837%)  route 2.810ns (56.163%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.567     5.088    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  u_stopwatch_core/tick_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  u_stopwatch_core/tick_counter_reg[14]/Q
                         net (fo=2, routed)           1.018     6.624    u_stopwatch_core/tick_counter_reg[14]
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.748 f  u_stopwatch_core/ms_count[6]_i_8/O
                         net (fo=1, routed)           0.445     7.193    u_stopwatch_core/ms_count[6]_i_8_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.317 f  u_stopwatch_core/ms_count[6]_i_7/O
                         net (fo=1, routed)           0.510     7.827    u_stopwatch_core/ms_count[6]_i_7_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.951 f  u_stopwatch_core/ms_count[6]_i_3/O
                         net (fo=23, routed)          0.837     8.788    u_stopwatch_core/ms_count[6]_i_3_n_0
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.912 r  u_stopwatch_core/tick_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.912    u_stopwatch_core/tick_counter[0]_i_7_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.425 r  u_stopwatch_core/tick_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.425    u_stopwatch_core/tick_counter_reg[0]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  u_stopwatch_core/tick_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    u_stopwatch_core/tick_counter_reg[4]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.659 r  u_stopwatch_core/tick_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.659    u_stopwatch_core/tick_counter_reg[8]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.776 r  u_stopwatch_core/tick_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.776    u_stopwatch_core/tick_counter_reg[12]_i_1_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.091 r  u_stopwatch_core/tick_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.091    u_stopwatch_core/tick_counter_reg[16]_i_1_n_4
    SLICE_X42Y48         FDCE                                         r  u_stopwatch_core/tick_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.448    14.789    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X42Y48         FDCE                                         r  u_stopwatch_core/tick_counter_reg[19]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X42Y48         FDCE (Setup_fdce_C_D)        0.109    15.137    u_stopwatch_core/tick_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 u_stopwatch_core/tick_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/tick_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 2.117ns (42.971%)  route 2.810ns (57.029%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.567     5.088    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  u_stopwatch_core/tick_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  u_stopwatch_core/tick_counter_reg[14]/Q
                         net (fo=2, routed)           1.018     6.624    u_stopwatch_core/tick_counter_reg[14]
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.748 f  u_stopwatch_core/ms_count[6]_i_8/O
                         net (fo=1, routed)           0.445     7.193    u_stopwatch_core/ms_count[6]_i_8_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.317 f  u_stopwatch_core/ms_count[6]_i_7/O
                         net (fo=1, routed)           0.510     7.827    u_stopwatch_core/ms_count[6]_i_7_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.951 f  u_stopwatch_core/ms_count[6]_i_3/O
                         net (fo=23, routed)          0.837     8.788    u_stopwatch_core/ms_count[6]_i_3_n_0
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.912 r  u_stopwatch_core/tick_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.912    u_stopwatch_core/tick_counter[0]_i_7_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.425 r  u_stopwatch_core/tick_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.425    u_stopwatch_core/tick_counter_reg[0]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  u_stopwatch_core/tick_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    u_stopwatch_core/tick_counter_reg[4]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.659 r  u_stopwatch_core/tick_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.659    u_stopwatch_core/tick_counter_reg[8]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.776 r  u_stopwatch_core/tick_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.776    u_stopwatch_core/tick_counter_reg[12]_i_1_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.015 r  u_stopwatch_core/tick_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.015    u_stopwatch_core/tick_counter_reg[16]_i_1_n_5
    SLICE_X42Y48         FDCE                                         r  u_stopwatch_core/tick_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.448    14.789    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X42Y48         FDCE                                         r  u_stopwatch_core/tick_counter_reg[18]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X42Y48         FDCE (Setup_fdce_C_D)        0.109    15.137    u_stopwatch_core/tick_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 u_stopwatch_core/tick_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/tick_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 2.097ns (42.738%)  route 2.810ns (57.262%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.567     5.088    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  u_stopwatch_core/tick_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  u_stopwatch_core/tick_counter_reg[14]/Q
                         net (fo=2, routed)           1.018     6.624    u_stopwatch_core/tick_counter_reg[14]
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.748 f  u_stopwatch_core/ms_count[6]_i_8/O
                         net (fo=1, routed)           0.445     7.193    u_stopwatch_core/ms_count[6]_i_8_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.317 f  u_stopwatch_core/ms_count[6]_i_7/O
                         net (fo=1, routed)           0.510     7.827    u_stopwatch_core/ms_count[6]_i_7_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.951 f  u_stopwatch_core/ms_count[6]_i_3/O
                         net (fo=23, routed)          0.837     8.788    u_stopwatch_core/ms_count[6]_i_3_n_0
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.912 r  u_stopwatch_core/tick_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.912    u_stopwatch_core/tick_counter[0]_i_7_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.425 r  u_stopwatch_core/tick_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.425    u_stopwatch_core/tick_counter_reg[0]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  u_stopwatch_core/tick_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    u_stopwatch_core/tick_counter_reg[4]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.659 r  u_stopwatch_core/tick_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.659    u_stopwatch_core/tick_counter_reg[8]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.776 r  u_stopwatch_core/tick_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.776    u_stopwatch_core/tick_counter_reg[12]_i_1_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.995 r  u_stopwatch_core/tick_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.995    u_stopwatch_core/tick_counter_reg[16]_i_1_n_7
    SLICE_X42Y48         FDCE                                         r  u_stopwatch_core/tick_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.448    14.789    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X42Y48         FDCE                                         r  u_stopwatch_core/tick_counter_reg[16]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X42Y48         FDCE (Setup_fdce_C_D)        0.109    15.137    u_stopwatch_core/tick_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 u_stopwatch_core/tick_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/tick_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 2.084ns (42.586%)  route 2.810ns (57.414%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.567     5.088    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  u_stopwatch_core/tick_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  u_stopwatch_core/tick_counter_reg[14]/Q
                         net (fo=2, routed)           1.018     6.624    u_stopwatch_core/tick_counter_reg[14]
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.748 f  u_stopwatch_core/ms_count[6]_i_8/O
                         net (fo=1, routed)           0.445     7.193    u_stopwatch_core/ms_count[6]_i_8_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.317 f  u_stopwatch_core/ms_count[6]_i_7/O
                         net (fo=1, routed)           0.510     7.827    u_stopwatch_core/ms_count[6]_i_7_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.951 f  u_stopwatch_core/ms_count[6]_i_3/O
                         net (fo=23, routed)          0.837     8.788    u_stopwatch_core/ms_count[6]_i_3_n_0
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.912 r  u_stopwatch_core/tick_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.912    u_stopwatch_core/tick_counter[0]_i_7_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.425 r  u_stopwatch_core/tick_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.425    u_stopwatch_core/tick_counter_reg[0]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  u_stopwatch_core/tick_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    u_stopwatch_core/tick_counter_reg[4]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.659 r  u_stopwatch_core/tick_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.659    u_stopwatch_core/tick_counter_reg[8]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.982 r  u_stopwatch_core/tick_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.982    u_stopwatch_core/tick_counter_reg[12]_i_1_n_6
    SLICE_X42Y47         FDCE                                         r  u_stopwatch_core/tick_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.448    14.789    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  u_stopwatch_core/tick_counter_reg[13]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X42Y47         FDCE (Setup_fdce_C_D)        0.109    15.162    u_stopwatch_core/tick_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 u_stopwatch_core/tick_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/tick_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 2.076ns (42.492%)  route 2.810ns (57.508%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.567     5.088    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  u_stopwatch_core/tick_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  u_stopwatch_core/tick_counter_reg[14]/Q
                         net (fo=2, routed)           1.018     6.624    u_stopwatch_core/tick_counter_reg[14]
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.748 f  u_stopwatch_core/ms_count[6]_i_8/O
                         net (fo=1, routed)           0.445     7.193    u_stopwatch_core/ms_count[6]_i_8_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.317 f  u_stopwatch_core/ms_count[6]_i_7/O
                         net (fo=1, routed)           0.510     7.827    u_stopwatch_core/ms_count[6]_i_7_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.951 f  u_stopwatch_core/ms_count[6]_i_3/O
                         net (fo=23, routed)          0.837     8.788    u_stopwatch_core/ms_count[6]_i_3_n_0
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.912 r  u_stopwatch_core/tick_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.912    u_stopwatch_core/tick_counter[0]_i_7_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.425 r  u_stopwatch_core/tick_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.425    u_stopwatch_core/tick_counter_reg[0]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  u_stopwatch_core/tick_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    u_stopwatch_core/tick_counter_reg[4]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.659 r  u_stopwatch_core/tick_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.659    u_stopwatch_core/tick_counter_reg[8]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.974 r  u_stopwatch_core/tick_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.974    u_stopwatch_core/tick_counter_reg[12]_i_1_n_4
    SLICE_X42Y47         FDCE                                         r  u_stopwatch_core/tick_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.448    14.789    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  u_stopwatch_core/tick_counter_reg[15]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X42Y47         FDCE (Setup_fdce_C_D)        0.109    15.162    u_stopwatch_core/tick_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 u_stopwatch_core/tick_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/tick_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 2.000ns (41.584%)  route 2.810ns (58.417%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.567     5.088    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  u_stopwatch_core/tick_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  u_stopwatch_core/tick_counter_reg[14]/Q
                         net (fo=2, routed)           1.018     6.624    u_stopwatch_core/tick_counter_reg[14]
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.748 f  u_stopwatch_core/ms_count[6]_i_8/O
                         net (fo=1, routed)           0.445     7.193    u_stopwatch_core/ms_count[6]_i_8_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.317 f  u_stopwatch_core/ms_count[6]_i_7/O
                         net (fo=1, routed)           0.510     7.827    u_stopwatch_core/ms_count[6]_i_7_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.951 f  u_stopwatch_core/ms_count[6]_i_3/O
                         net (fo=23, routed)          0.837     8.788    u_stopwatch_core/ms_count[6]_i_3_n_0
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.912 r  u_stopwatch_core/tick_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.912    u_stopwatch_core/tick_counter[0]_i_7_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.425 r  u_stopwatch_core/tick_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.425    u_stopwatch_core/tick_counter_reg[0]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  u_stopwatch_core/tick_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    u_stopwatch_core/tick_counter_reg[4]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.659 r  u_stopwatch_core/tick_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.659    u_stopwatch_core/tick_counter_reg[8]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.898 r  u_stopwatch_core/tick_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.898    u_stopwatch_core/tick_counter_reg[12]_i_1_n_5
    SLICE_X42Y47         FDCE                                         r  u_stopwatch_core/tick_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.448    14.789    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  u_stopwatch_core/tick_counter_reg[14]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X42Y47         FDCE (Setup_fdce_C_D)        0.109    15.162    u_stopwatch_core/tick_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 u_stopwatch_core/tick_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/tick_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 1.967ns (41.180%)  route 2.810ns (58.820%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.567     5.088    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  u_stopwatch_core/tick_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  u_stopwatch_core/tick_counter_reg[14]/Q
                         net (fo=2, routed)           1.018     6.624    u_stopwatch_core/tick_counter_reg[14]
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.748 f  u_stopwatch_core/ms_count[6]_i_8/O
                         net (fo=1, routed)           0.445     7.193    u_stopwatch_core/ms_count[6]_i_8_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.317 f  u_stopwatch_core/ms_count[6]_i_7/O
                         net (fo=1, routed)           0.510     7.827    u_stopwatch_core/ms_count[6]_i_7_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.951 f  u_stopwatch_core/ms_count[6]_i_3/O
                         net (fo=23, routed)          0.837     8.788    u_stopwatch_core/ms_count[6]_i_3_n_0
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.912 r  u_stopwatch_core/tick_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.912    u_stopwatch_core/tick_counter[0]_i_7_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.425 r  u_stopwatch_core/tick_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.425    u_stopwatch_core/tick_counter_reg[0]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  u_stopwatch_core/tick_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    u_stopwatch_core/tick_counter_reg[4]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.865 r  u_stopwatch_core/tick_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.865    u_stopwatch_core/tick_counter_reg[8]_i_1_n_6
    SLICE_X42Y46         FDCE                                         r  u_stopwatch_core/tick_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.447    14.788    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X42Y46         FDCE                                         r  u_stopwatch_core/tick_counter_reg[9]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X42Y46         FDCE (Setup_fdce_C_D)        0.109    15.136    u_stopwatch_core/tick_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -9.865    
  -------------------------------------------------------------------
                         slack                                  5.271    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 u_stopwatch_core/tick_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/tick_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 1.959ns (41.081%)  route 2.810ns (58.919%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.567     5.088    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  u_stopwatch_core/tick_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  u_stopwatch_core/tick_counter_reg[14]/Q
                         net (fo=2, routed)           1.018     6.624    u_stopwatch_core/tick_counter_reg[14]
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.748 f  u_stopwatch_core/ms_count[6]_i_8/O
                         net (fo=1, routed)           0.445     7.193    u_stopwatch_core/ms_count[6]_i_8_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.317 f  u_stopwatch_core/ms_count[6]_i_7/O
                         net (fo=1, routed)           0.510     7.827    u_stopwatch_core/ms_count[6]_i_7_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.951 f  u_stopwatch_core/ms_count[6]_i_3/O
                         net (fo=23, routed)          0.837     8.788    u_stopwatch_core/ms_count[6]_i_3_n_0
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.912 r  u_stopwatch_core/tick_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.912    u_stopwatch_core/tick_counter[0]_i_7_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.425 r  u_stopwatch_core/tick_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.425    u_stopwatch_core/tick_counter_reg[0]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  u_stopwatch_core/tick_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    u_stopwatch_core/tick_counter_reg[4]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.857 r  u_stopwatch_core/tick_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.857    u_stopwatch_core/tick_counter_reg[8]_i_1_n_4
    SLICE_X42Y46         FDCE                                         r  u_stopwatch_core/tick_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.447    14.788    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X42Y46         FDCE                                         r  u_stopwatch_core/tick_counter_reg[11]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X42Y46         FDCE (Setup_fdce_C_D)        0.109    15.136    u_stopwatch_core/tick_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 u_stopwatch_core/tick_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/tick_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 1.980ns (41.340%)  route 2.810ns (58.660%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.567     5.088    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  u_stopwatch_core/tick_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  u_stopwatch_core/tick_counter_reg[14]/Q
                         net (fo=2, routed)           1.018     6.624    u_stopwatch_core/tick_counter_reg[14]
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.748 f  u_stopwatch_core/ms_count[6]_i_8/O
                         net (fo=1, routed)           0.445     7.193    u_stopwatch_core/ms_count[6]_i_8_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.317 f  u_stopwatch_core/ms_count[6]_i_7/O
                         net (fo=1, routed)           0.510     7.827    u_stopwatch_core/ms_count[6]_i_7_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.951 f  u_stopwatch_core/ms_count[6]_i_3/O
                         net (fo=23, routed)          0.837     8.788    u_stopwatch_core/ms_count[6]_i_3_n_0
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.912 r  u_stopwatch_core/tick_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.912    u_stopwatch_core/tick_counter[0]_i_7_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.425 r  u_stopwatch_core/tick_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.425    u_stopwatch_core/tick_counter_reg[0]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  u_stopwatch_core/tick_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    u_stopwatch_core/tick_counter_reg[4]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.659 r  u_stopwatch_core/tick_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.659    u_stopwatch_core/tick_counter_reg[8]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.878 r  u_stopwatch_core/tick_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.878    u_stopwatch_core/tick_counter_reg[12]_i_1_n_7
    SLICE_X42Y47         FDCE                                         r  u_stopwatch_core/tick_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.448    14.789    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  u_stopwatch_core/tick_counter_reg[12]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X42Y47         FDCE (Setup_fdce_C_D)        0.109    15.162    u_stopwatch_core/tick_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  5.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.212ns (44.300%)  route 0.267ns (55.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.562     1.445    u_button_debounce/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2_reg/Q
                         net (fo=18, routed)          0.267     1.876    u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.048     1.924 r  u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.924    u_button_debounce/p_0_in[15]
    SLICE_X37Y46         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.832     1.959    u_button_debounce/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[15]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.107     1.817    u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.206ns (41.911%)  route 0.286ns (58.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.562     1.445    u_button_debounce/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2_reg/Q
                         net (fo=18, routed)          0.286     1.895    u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.042     1.937 r  u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.937    u_button_debounce/p_0_in[12]
    SLICE_X37Y45         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.832     1.959    u_button_debounce/clk_IBUF_BUFG
    SLICE_X37Y45         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[12]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y45         FDCE (Hold_fdce_C_D)         0.107     1.817    u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.948%)  route 0.267ns (56.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.562     1.445    u_button_debounce/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2_reg/Q
                         net (fo=18, routed)          0.267     1.876    u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.045     1.921 r  u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     1.921    u_button_debounce/p_0_in[13]
    SLICE_X37Y46         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.832     1.959    u_button_debounce/clk_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[13]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.091     1.801    u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.209ns (42.263%)  route 0.286ns (57.737%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.562     1.445    u_button_debounce/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2_reg/Q
                         net (fo=18, routed)          0.286     1.895    u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.045     1.940 r  u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.940    u_button_debounce/p_0_in[10]
    SLICE_X37Y45         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.832     1.959    u_button_debounce/clk_IBUF_BUFG
    SLICE_X37Y45         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[10]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y45         FDCE (Hold_fdce_C_D)         0.091     1.801    u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.889%)  route 0.328ns (61.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.562     1.445    u_button_debounce/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2_reg/Q
                         net (fo=18, routed)          0.328     1.938    u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.045     1.983 r  u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.983    u_button_debounce/p_0_in[7]
    SLICE_X37Y45         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.832     1.959    u_button_debounce/clk_IBUF_BUFG
    SLICE_X37Y45         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[7]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y45         FDCE (Hold_fdce_C_D)         0.107     1.817    u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_button_debounce/DEBOUNCE_LOOP[2].btn_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/DEBOUNCE_LOOP[2].btn_sync2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.561     1.444    u_button_debounce/clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].btn_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  u_button_debounce/DEBOUNCE_LOOP[2].btn_sync1_reg/Q
                         net (fo=1, routed)           0.112     1.697    u_button_debounce/DEBOUNCE_LOOP[2].btn_sync1
    SLICE_X37Y40         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].btn_sync2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.831     1.958    u_button_debounce/clk_IBUF_BUFG
    SLICE_X37Y40         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].btn_sync2_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X37Y40         FDCE (Hold_fdce_C_D)         0.070     1.531    u_button_debounce/DEBOUNCE_LOOP[2].btn_sync2_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.889%)  route 0.328ns (61.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.562     1.445    u_button_debounce/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2_reg/Q
                         net (fo=18, routed)          0.328     1.938    u_button_debounce/DEBOUNCE_LOOP[0].btn_sync2
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.045     1.983 r  u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.983    u_button_debounce/p_0_in[5]
    SLICE_X37Y45         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.832     1.959    u_button_debounce/clk_IBUF_BUFG
    SLICE_X37Y45         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[5]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y45         FDCE (Hold_fdce_C_D)         0.092     1.802    u_button_debounce/DEBOUNCE_LOOP[0].debounce_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_stopwatch_core/run_stop_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/run_stop_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.084%)  route 0.125ns (46.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.564     1.447    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  u_stopwatch_core/run_stop_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_stopwatch_core/run_stop_ff1_reg/Q
                         net (fo=2, routed)           0.125     1.713    u_stopwatch_core/run_stop_ff1
    SLICE_X41Y47         FDCE                                         r  u_stopwatch_core/run_stop_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.834     1.961    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X41Y47         FDCE                                         r  u_stopwatch_core/run_stop_ff2_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X41Y47         FDCE (Hold_fdce_C_D)         0.066     1.529    u_stopwatch_core/run_stop_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_btn_command_controller/is_running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/up_down_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.251ns (44.495%)  route 0.313ns (55.505%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.563     1.446    u_btn_command_controller/clk_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  u_btn_command_controller/is_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  u_btn_command_controller/is_running_reg/Q
                         net (fo=19, routed)          0.313     1.900    u_btn_command_controller/led_OBUF[0]
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.045     1.945 r  u_btn_command_controller/up_down_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     1.945    u_btn_command_controller/up_down_counter[0]_i_6_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.010 r  u_btn_command_controller/up_down_counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.010    u_btn_command_controller/up_down_counter_reg[0]_i_2_n_6
    SLICE_X40Y53         FDCE                                         r  u_btn_command_controller/up_down_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.831     1.958    u_btn_command_controller/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  u_btn_command_controller/up_down_counter_reg[1]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X40Y53         FDCE (Hold_fdce_C_D)         0.105     1.819    u_btn_command_controller/up_down_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_btn_command_controller/is_running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/up_down_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.256ns (45.062%)  route 0.312ns (54.938%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.563     1.446    u_btn_command_controller/clk_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  u_btn_command_controller/is_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  u_btn_command_controller/is_running_reg/Q
                         net (fo=19, routed)          0.312     1.899    u_btn_command_controller/led_OBUF[0]
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.045     1.944 r  u_btn_command_controller/up_down_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     1.944    u_btn_command_controller/up_down_counter[0]_i_7_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.014 r  u_btn_command_controller/up_down_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.014    u_btn_command_controller/up_down_counter_reg[0]_i_2_n_7
    SLICE_X40Y53         FDCE                                         r  u_btn_command_controller/up_down_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.831     1.958    u_btn_command_controller/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  u_btn_command_controller/up_down_counter_reg[0]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X40Y53         FDCE (Hold_fdce_C_D)         0.105     1.819    u_btn_command_controller/up_down_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   u_btn_command_controller/btn_ff1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y43   u_btn_command_controller/btn_ff1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y43   u_btn_command_controller/btn_ff1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   u_btn_command_controller/btn_ff2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   u_btn_command_controller/btn_ff2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   u_btn_command_controller/btn_ff2_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y47   u_btn_command_controller/clear_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y45   u_btn_command_controller/is_running_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y45   u_btn_command_controller/mode_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   u_btn_command_controller/btn_ff1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   u_btn_command_controller/btn_ff1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   u_btn_command_controller/btn_ff1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   u_btn_command_controller/btn_ff1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   u_btn_command_controller/btn_ff1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   u_btn_command_controller/btn_ff1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   u_btn_command_controller/btn_ff2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   u_btn_command_controller/btn_ff2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   u_btn_command_controller/btn_ff2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   u_btn_command_controller/btn_ff2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   u_btn_command_controller/btn_ff1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   u_btn_command_controller/btn_ff1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   u_btn_command_controller/btn_ff1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   u_btn_command_controller/btn_ff1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   u_btn_command_controller/btn_ff1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   u_btn_command_controller/btn_ff1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   u_btn_command_controller/btn_ff2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   u_btn_command_controller/btn_ff2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   u_btn_command_controller/btn_ff2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   u_btn_command_controller/btn_ff2_reg[1]/C



