
CGreenFinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000809c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001eb0  0800824c  0800824c  0000924c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0fc  0800a0fc  0000c080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a0fc  0800a0fc  0000b0fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a104  0800a104  0000c080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a104  0800a104  0000b104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a108  0800a108  0000b108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800a10c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c080  2**0
                  CONTENTS
 10 .bss          00025d10  20000080  20000080  0000c080  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20025d90  20025d90  0000c080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c080  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014039  00000000  00000000  0000c0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000032ce  00000000  00000000  000200e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001470  00000000  00000000  000233b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fbe  00000000  00000000  00024828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027355  00000000  00000000  000257e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018386  00000000  00000000  0004cb3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e34fa  00000000  00000000  00064ec1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001483bb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005eb4  00000000  00000000  00148400  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008f  00000000  00000000  0014e2b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000080 	.word	0x20000080
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008234 	.word	0x08008234

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000084 	.word	0x20000084
 80001ec:	08008234 	.word	0x08008234

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <ApplicationInit>:

// External Handles
extern RNG_HandleTypeDef hrng; // Need RNG handle for AI

void ApplicationInit(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 80005d0:	f002 ffc0 	bl	8003554 <initialise_monitor_handles>
    LTCD__Init();
 80005d4:	f001 f8b8 	bl	8001748 <LTCD__Init>
    LTCD_Layer_Init(0);
 80005d8:	2000      	movs	r0, #0
 80005da:	f001 f875 	bl	80016c8 <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_WHITE);
 80005de:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80005e2:	2000      	movs	r0, #0
 80005e4:	f001 f9c8 	bl	8001978 <LCD_Clear>

    #if COMPILE_TOUCH_FUNCTIONS == 1
	InitializeLCDTouch();
 80005e8:	f001 fa9e 	bl	8001b28 <InitializeLCDTouch>

	// This is the orientation for the board to be directly up where the buttons are vertically above the screen
	// Top left would be low x value, high y value. Bottom right would be low x value, low y value.
	StaticTouchData.orientation = STMPE811_Orientation_Portrait_2;
 80005ec:	4b08      	ldr	r3, [pc, #32]	@ (8000610 <ApplicationInit+0x44>)
 80005ee:	2201      	movs	r2, #1
 80005f0:	719a      	strb	r2, [r3, #6]

	Button_Init();
 80005f2:	f000 ff63 	bl	80014bc <Button_Init>

    currentAppState = APP_STATE_MENU;
 80005f6:	4b07      	ldr	r3, [pc, #28]	@ (8000614 <ApplicationInit+0x48>)
 80005f8:	2201      	movs	r2, #1
 80005fa:	701a      	strb	r2, [r3, #0]
    drawMenuScreen();
 80005fc:	f000 f89e 	bl	800073c <drawMenuScreen>
    printf("Initial Menu Drawn. Entering Scheduler Loop.\n");
 8000600:	4805      	ldr	r0, [pc, #20]	@ (8000618 <ApplicationInit+0x4c>)
 8000602:	f006 fe01 	bl	8007208 <puts>
    printf("----------------------\n");
 8000606:	4805      	ldr	r0, [pc, #20]	@ (800061c <ApplicationInit+0x50>)
 8000608:	f006 fdfe 	bl	8007208 <puts>

	#endif // COMPILE_TOUCH_FUNCTIONS
}
 800060c:	bf00      	nop
 800060e:	bd80      	pop	{r7, pc}
 8000610:	200000a0 	.word	0x200000a0
 8000614:	2000009c 	.word	0x2000009c
 8000618:	0800824c 	.word	0x0800824c
 800061c:	0800827c 	.word	0x0800827c

08000620 <LCD_Draw_Rect>:

// Simple rectangle drawing
void LCD_Draw_Rect(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color) {
 8000620:	b590      	push	{r4, r7, lr}
 8000622:	b085      	sub	sp, #20
 8000624:	af00      	add	r7, sp, #0
 8000626:	4604      	mov	r4, r0
 8000628:	4608      	mov	r0, r1
 800062a:	4611      	mov	r1, r2
 800062c:	461a      	mov	r2, r3
 800062e:	4623      	mov	r3, r4
 8000630:	80fb      	strh	r3, [r7, #6]
 8000632:	4603      	mov	r3, r0
 8000634:	80bb      	strh	r3, [r7, #4]
 8000636:	460b      	mov	r3, r1
 8000638:	807b      	strh	r3, [r7, #2]
 800063a:	4613      	mov	r3, r2
 800063c:	803b      	strh	r3, [r7, #0]
    // Draw horizontal lines
    for (uint16_t i = 0; i < width; i++) {
 800063e:	2300      	movs	r3, #0
 8000640:	81fb      	strh	r3, [r7, #14]
 8000642:	e019      	b.n	8000678 <LCD_Draw_Rect+0x58>
        LCD_Draw_Pixel(x + i, y, color);
 8000644:	88fa      	ldrh	r2, [r7, #6]
 8000646:	89fb      	ldrh	r3, [r7, #14]
 8000648:	4413      	add	r3, r2
 800064a:	b29b      	uxth	r3, r3
 800064c:	8c3a      	ldrh	r2, [r7, #32]
 800064e:	88b9      	ldrh	r1, [r7, #4]
 8000650:	4618      	mov	r0, r3
 8000652:	f001 f8d7 	bl	8001804 <LCD_Draw_Pixel>
        LCD_Draw_Pixel(x + i, y + height - 1, color);
 8000656:	88fa      	ldrh	r2, [r7, #6]
 8000658:	89fb      	ldrh	r3, [r7, #14]
 800065a:	4413      	add	r3, r2
 800065c:	b298      	uxth	r0, r3
 800065e:	88ba      	ldrh	r2, [r7, #4]
 8000660:	883b      	ldrh	r3, [r7, #0]
 8000662:	4413      	add	r3, r2
 8000664:	b29b      	uxth	r3, r3
 8000666:	3b01      	subs	r3, #1
 8000668:	b29b      	uxth	r3, r3
 800066a:	8c3a      	ldrh	r2, [r7, #32]
 800066c:	4619      	mov	r1, r3
 800066e:	f001 f8c9 	bl	8001804 <LCD_Draw_Pixel>
    for (uint16_t i = 0; i < width; i++) {
 8000672:	89fb      	ldrh	r3, [r7, #14]
 8000674:	3301      	adds	r3, #1
 8000676:	81fb      	strh	r3, [r7, #14]
 8000678:	89fa      	ldrh	r2, [r7, #14]
 800067a:	887b      	ldrh	r3, [r7, #2]
 800067c:	429a      	cmp	r2, r3
 800067e:	d3e1      	bcc.n	8000644 <LCD_Draw_Rect+0x24>
    }
    // Draw vertical lines
    for (uint16_t i = 1; i < height - 1; i++) { // Avoid drawing corners twice
 8000680:	2301      	movs	r3, #1
 8000682:	81bb      	strh	r3, [r7, #12]
 8000684:	e019      	b.n	80006ba <LCD_Draw_Rect+0x9a>
        LCD_Draw_Pixel(x, y + i, color);
 8000686:	88ba      	ldrh	r2, [r7, #4]
 8000688:	89bb      	ldrh	r3, [r7, #12]
 800068a:	4413      	add	r3, r2
 800068c:	b299      	uxth	r1, r3
 800068e:	8c3a      	ldrh	r2, [r7, #32]
 8000690:	88fb      	ldrh	r3, [r7, #6]
 8000692:	4618      	mov	r0, r3
 8000694:	f001 f8b6 	bl	8001804 <LCD_Draw_Pixel>
        LCD_Draw_Pixel(x + width - 1, y + i, color);
 8000698:	88fa      	ldrh	r2, [r7, #6]
 800069a:	887b      	ldrh	r3, [r7, #2]
 800069c:	4413      	add	r3, r2
 800069e:	b29b      	uxth	r3, r3
 80006a0:	3b01      	subs	r3, #1
 80006a2:	b298      	uxth	r0, r3
 80006a4:	88ba      	ldrh	r2, [r7, #4]
 80006a6:	89bb      	ldrh	r3, [r7, #12]
 80006a8:	4413      	add	r3, r2
 80006aa:	b29b      	uxth	r3, r3
 80006ac:	8c3a      	ldrh	r2, [r7, #32]
 80006ae:	4619      	mov	r1, r3
 80006b0:	f001 f8a8 	bl	8001804 <LCD_Draw_Pixel>
    for (uint16_t i = 1; i < height - 1; i++) { // Avoid drawing corners twice
 80006b4:	89bb      	ldrh	r3, [r7, #12]
 80006b6:	3301      	adds	r3, #1
 80006b8:	81bb      	strh	r3, [r7, #12]
 80006ba:	89ba      	ldrh	r2, [r7, #12]
 80006bc:	883b      	ldrh	r3, [r7, #0]
 80006be:	3b01      	subs	r3, #1
 80006c0:	429a      	cmp	r2, r3
 80006c2:	dbe0      	blt.n	8000686 <LCD_Draw_Rect+0x66>
    }
}
 80006c4:	bf00      	nop
 80006c6:	bf00      	nop
 80006c8:	3714      	adds	r7, #20
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd90      	pop	{r4, r7, pc}

080006ce <LCD_DisplayString>:

// Simple string display
void LCD_DisplayString(uint16_t Xpos, uint16_t Ypos, uint8_t *ptr, FONT_t* font, uint16_t textColor, uint16_t bgColor, bool opaque) {
 80006ce:	b580      	push	{r7, lr}
 80006d0:	b084      	sub	sp, #16
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	60ba      	str	r2, [r7, #8]
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	4603      	mov	r3, r0
 80006da:	81fb      	strh	r3, [r7, #14]
 80006dc:	460b      	mov	r3, r1
 80006de:	81bb      	strh	r3, [r7, #12]
    LCD_SetFont(font);
 80006e0:	6878      	ldr	r0, [r7, #4]
 80006e2:	f001 f97b 	bl	80019dc <LCD_SetFont>
    LCD_SetTextColor(textColor);
 80006e6:	8b3b      	ldrh	r3, [r7, #24]
 80006e8:	4618      	mov	r0, r3
 80006ea:	f001 f967 	bl	80019bc <LCD_SetTextColor>

    while (*ptr != '\0') {
 80006ee:	e01c      	b.n	800072a <LCD_DisplayString+0x5c>
        // Add bounds checking
        if (Xpos >= LCD_PIXEL_WIDTH - font->Width || Ypos >= LCD_PIXEL_HEIGHT - font->Height) {
 80006f0:	89fa      	ldrh	r2, [r7, #14]
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	889b      	ldrh	r3, [r3, #4]
 80006f6:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 80006fa:	429a      	cmp	r2, r3
 80006fc:	da19      	bge.n	8000732 <LCD_DisplayString+0x64>
 80006fe:	89ba      	ldrh	r2, [r7, #12]
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	88db      	ldrh	r3, [r3, #6]
 8000704:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8000708:	429a      	cmp	r2, r3
 800070a:	da12      	bge.n	8000732 <LCD_DisplayString+0x64>
            break;
        }
        LCD_DisplayChar(Xpos, Ypos, *ptr); // Assumes transparent background
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	781a      	ldrb	r2, [r3, #0]
 8000710:	89b9      	ldrh	r1, [r7, #12]
 8000712:	89fb      	ldrh	r3, [r7, #14]
 8000714:	4618      	mov	r0, r3
 8000716:	f001 f9df 	bl	8001ad8 <LCD_DisplayChar>
        Xpos += font->Width;
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	889a      	ldrh	r2, [r3, #4]
 800071e:	89fb      	ldrh	r3, [r7, #14]
 8000720:	4413      	add	r3, r2
 8000722:	81fb      	strh	r3, [r7, #14]
        ptr++;
 8000724:	68bb      	ldr	r3, [r7, #8]
 8000726:	3301      	adds	r3, #1
 8000728:	60bb      	str	r3, [r7, #8]
    while (*ptr != '\0') {
 800072a:	68bb      	ldr	r3, [r7, #8]
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	2b00      	cmp	r3, #0
 8000730:	d1de      	bne.n	80006f0 <LCD_DisplayString+0x22>
    }
}
 8000732:	bf00      	nop
 8000734:	3710      	adds	r7, #16
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
	...

0800073c <drawMenuScreen>:

void drawMenuScreen() {
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af04      	add	r7, sp, #16

		LCD_Clear(0, LCD_COLOR_BLUE); // Background
 8000742:	211f      	movs	r1, #31
 8000744:	2000      	movs	r0, #0
 8000746:	f001 f917 	bl	8001978 <LCD_Clear>

		// --- Draw Button 1 (1 Player) ---
		LCD_Draw_Rect(BUTTON1_X, BUTTON1_Y, BUTTON_WIDTH, BUTTON_HEIGHT, LCD_COLOR_YELLOW); // Outline
 800074a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800074e:	9300      	str	r3, [sp, #0]
 8000750:	2332      	movs	r3, #50	@ 0x32
 8000752:	2264      	movs	r2, #100	@ 0x64
 8000754:	2169      	movs	r1, #105	@ 0x69
 8000756:	200a      	movs	r0, #10
 8000758:	f7ff ff62 	bl	8000620 <LCD_Draw_Rect>
		LCD_DisplayString(BUTTON1_X + 5, BUTTON1_Y + (BUTTON_HEIGHT - Font16x24.Height)/2, (uint8_t*)"1P", &Font16x24, LCD_COLOR_WHITE, LCD_COLOR_BLUE, false);
 800075c:	4b29      	ldr	r3, [pc, #164]	@ (8000804 <drawMenuScreen+0xc8>)
 800075e:	88db      	ldrh	r3, [r3, #6]
 8000760:	f1c3 0332 	rsb	r3, r3, #50	@ 0x32
 8000764:	0fda      	lsrs	r2, r3, #31
 8000766:	4413      	add	r3, r2
 8000768:	105b      	asrs	r3, r3, #1
 800076a:	b29b      	uxth	r3, r3
 800076c:	3369      	adds	r3, #105	@ 0x69
 800076e:	b299      	uxth	r1, r3
 8000770:	2300      	movs	r3, #0
 8000772:	9302      	str	r3, [sp, #8]
 8000774:	231f      	movs	r3, #31
 8000776:	9301      	str	r3, [sp, #4]
 8000778:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800077c:	9300      	str	r3, [sp, #0]
 800077e:	4b21      	ldr	r3, [pc, #132]	@ (8000804 <drawMenuScreen+0xc8>)
 8000780:	4a21      	ldr	r2, [pc, #132]	@ (8000808 <drawMenuScreen+0xcc>)
 8000782:	200f      	movs	r0, #15
 8000784:	f7ff ffa3 	bl	80006ce <LCD_DisplayString>

		// --- Draw Button 2 (2 Player) ---
		LCD_Draw_Rect(BUTTON2_X, BUTTON2_Y, BUTTON_WIDTH, BUTTON_HEIGHT, LCD_COLOR_YELLOW); // Outline
 8000788:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800078c:	9300      	str	r3, [sp, #0]
 800078e:	2332      	movs	r3, #50	@ 0x32
 8000790:	2264      	movs	r2, #100	@ 0x64
 8000792:	2169      	movs	r1, #105	@ 0x69
 8000794:	2082      	movs	r0, #130	@ 0x82
 8000796:	f7ff ff43 	bl	8000620 <LCD_Draw_Rect>
		LCD_DisplayString(BUTTON2_X + 5, BUTTON2_Y + (BUTTON_HEIGHT - Font16x24.Height)/2, (uint8_t*)"2P", &Font16x24, LCD_COLOR_WHITE, LCD_COLOR_BLUE, false);
 800079a:	4b1a      	ldr	r3, [pc, #104]	@ (8000804 <drawMenuScreen+0xc8>)
 800079c:	88db      	ldrh	r3, [r3, #6]
 800079e:	f1c3 0332 	rsb	r3, r3, #50	@ 0x32
 80007a2:	0fda      	lsrs	r2, r3, #31
 80007a4:	4413      	add	r3, r2
 80007a6:	105b      	asrs	r3, r3, #1
 80007a8:	b29b      	uxth	r3, r3
 80007aa:	3369      	adds	r3, #105	@ 0x69
 80007ac:	b299      	uxth	r1, r3
 80007ae:	2300      	movs	r3, #0
 80007b0:	9302      	str	r3, [sp, #8]
 80007b2:	231f      	movs	r3, #31
 80007b4:	9301      	str	r3, [sp, #4]
 80007b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007ba:	9300      	str	r3, [sp, #0]
 80007bc:	4b11      	ldr	r3, [pc, #68]	@ (8000804 <drawMenuScreen+0xc8>)
 80007be:	4a13      	ldr	r2, [pc, #76]	@ (800080c <drawMenuScreen+0xd0>)
 80007c0:	2087      	movs	r0, #135	@ 0x87
 80007c2:	f7ff ff84 	bl	80006ce <LCD_DisplayString>

		// --- Title ---
		LCD_DisplayString((LCD_PIXEL_WIDTH - 12*Font16x24.Width)/2, 30, (uint8_t*)"Connect Four", &Font16x24, LCD_COLOR_YELLOW, LCD_COLOR_BLUE, false); // Centered title
 80007c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000804 <drawMenuScreen+0xc8>)
 80007c8:	889b      	ldrh	r3, [r3, #4]
 80007ca:	461a      	mov	r2, r3
 80007cc:	4613      	mov	r3, r2
 80007ce:	0092      	lsls	r2, r2, #2
 80007d0:	1a9b      	subs	r3, r3, r2
 80007d2:	009b      	lsls	r3, r3, #2
 80007d4:	33f0      	adds	r3, #240	@ 0xf0
 80007d6:	0fda      	lsrs	r2, r3, #31
 80007d8:	4413      	add	r3, r2
 80007da:	105b      	asrs	r3, r3, #1
 80007dc:	b298      	uxth	r0, r3
 80007de:	2300      	movs	r3, #0
 80007e0:	9302      	str	r3, [sp, #8]
 80007e2:	231f      	movs	r3, #31
 80007e4:	9301      	str	r3, [sp, #4]
 80007e6:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80007ea:	9300      	str	r3, [sp, #0]
 80007ec:	4b05      	ldr	r3, [pc, #20]	@ (8000804 <drawMenuScreen+0xc8>)
 80007ee:	4a08      	ldr	r2, [pc, #32]	@ (8000810 <drawMenuScreen+0xd4>)
 80007f0:	211e      	movs	r1, #30
 80007f2:	f7ff ff6c 	bl	80006ce <LCD_DisplayString>

		//handleTouchInput();
		addSchedulerEvent(TOUCH_POLLING_EVENT);
 80007f6:	2001      	movs	r0, #1
 80007f8:	f001 f9ba 	bl	8001b70 <addSchedulerEvent>
}
 80007fc:	bf00      	nop
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	20000004 	.word	0x20000004
 8000808:	08008294 	.word	0x08008294
 800080c:	08008298 	.word	0x08008298
 8000810:	0800829c 	.word	0x0800829c

08000814 <getSlotColor>:


uint16_t getSlotColor(SlotState_t state) {
 8000814:	b480      	push	{r7}
 8000816:	b083      	sub	sp, #12
 8000818:	af00      	add	r7, sp, #0
 800081a:	4603      	mov	r3, r0
 800081c:	71fb      	strb	r3, [r7, #7]
    switch(state) {
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	2b01      	cmp	r3, #1
 8000822:	d002      	beq.n	800082a <getSlotColor+0x16>
 8000824:	2b02      	cmp	r3, #2
 8000826:	d003      	beq.n	8000830 <getSlotColor+0x1c>
 8000828:	e005      	b.n	8000836 <getSlotColor+0x22>
        case SLOT_PLAYER1:
            return PLAYER1_COLOR;
 800082a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800082e:	e004      	b.n	800083a <getSlotColor+0x26>
        case SLOT_PLAYER2:
            return PLAYER2_COLOR;
 8000830:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000834:	e001      	b.n	800083a <getSlotColor+0x26>
        case SLOT_EMPTY:
        default:
            return EMPTY_SLOT_COLOR;
 8000836:	f64f 73ff 	movw	r3, #65535	@ 0xffff
    }
}
 800083a:	4618      	mov	r0, r3
 800083c:	370c      	adds	r7, #12
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
	...

08000848 <initializeGameBoard>:

void initializeGameBoard() {
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
    printf("Initializing Game Board...\n");
 800084e:	4812      	ldr	r0, [pc, #72]	@ (8000898 <initializeGameBoard+0x50>)
 8000850:	f006 fcda 	bl	8007208 <puts>
    for (int r = 0; r < BOARD_ROWS; r++) {
 8000854:	2300      	movs	r3, #0
 8000856:	607b      	str	r3, [r7, #4]
 8000858:	e015      	b.n	8000886 <initializeGameBoard+0x3e>
        for (int c = 0; c < BOARD_COLS; c++) {
 800085a:	2300      	movs	r3, #0
 800085c:	603b      	str	r3, [r7, #0]
 800085e:	e00c      	b.n	800087a <initializeGameBoard+0x32>
            gameBoard[r][c] = SLOT_EMPTY;
 8000860:	490e      	ldr	r1, [pc, #56]	@ (800089c <initializeGameBoard+0x54>)
 8000862:	687a      	ldr	r2, [r7, #4]
 8000864:	4613      	mov	r3, r2
 8000866:	00db      	lsls	r3, r3, #3
 8000868:	1a9b      	subs	r3, r3, r2
 800086a:	18ca      	adds	r2, r1, r3
 800086c:	683b      	ldr	r3, [r7, #0]
 800086e:	4413      	add	r3, r2
 8000870:	2200      	movs	r2, #0
 8000872:	701a      	strb	r2, [r3, #0]
        for (int c = 0; c < BOARD_COLS; c++) {
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	3301      	adds	r3, #1
 8000878:	603b      	str	r3, [r7, #0]
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	2b06      	cmp	r3, #6
 800087e:	ddef      	ble.n	8000860 <initializeGameBoard+0x18>
    for (int r = 0; r < BOARD_ROWS; r++) {
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	3301      	adds	r3, #1
 8000884:	607b      	str	r3, [r7, #4]
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	2b05      	cmp	r3, #5
 800088a:	dde6      	ble.n	800085a <initializeGameBoard+0x12>
        }
    }
}
 800088c:	bf00      	nop
 800088e:	bf00      	nop
 8000890:	3708      	adds	r7, #8
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	080082ac 	.word	0x080082ac
 800089c:	200000a8 	.word	0x200000a8

080008a0 <drawGameBoard>:

void drawGameBoard() {
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b086      	sub	sp, #24
 80008a4:	af02      	add	r7, sp, #8
    printf("Drawing Game Board...\n");
 80008a6:	4824      	ldr	r0, [pc, #144]	@ (8000938 <drawGameBoard+0x98>)
 80008a8:	f006 fcae 	bl	8007208 <puts>
    // 1. Clear the screen or draw a background
    LCD_Clear(0, BACKGROUND_COLOR); // Or use LCD_Fill_Rect for just the screen area
 80008ac:	2100      	movs	r1, #0
 80008ae:	2000      	movs	r0, #0
 80008b0:	f001 f862 	bl	8001978 <LCD_Clear>

    // 2. Draw the main board structure (the blue rectangle)
    LCD_Fill_Rect(BOARD_X_OFFSET, BOARD_Y_OFFSET, BOARD_DRAW_WIDTH, BOARD_DRAW_HEIGHT, BOARD_COLOR);
 80008b4:	231f      	movs	r3, #31
 80008b6:	9300      	str	r3, [sp, #0]
 80008b8:	23c4      	movs	r3, #196	@ 0xc4
 80008ba:	22e4      	movs	r2, #228	@ 0xe4
 80008bc:	2132      	movs	r1, #50	@ 0x32
 80008be:	2006      	movs	r0, #6
 80008c0:	f001 f811 	bl	80018e6 <LCD_Fill_Rect>

    // 3. Draw the slots (circles) based on the gameBoard state
    for (int r = 0; r < BOARD_ROWS; r++) {
 80008c4:	2300      	movs	r3, #0
 80008c6:	60fb      	str	r3, [r7, #12]
 80008c8:	e02b      	b.n	8000922 <drawGameBoard+0x82>
        for (int c = 0; c < BOARD_COLS; c++) {
 80008ca:	2300      	movs	r3, #0
 80008cc:	60bb      	str	r3, [r7, #8]
 80008ce:	e022      	b.n	8000916 <drawGameBoard+0x76>
            // Calculate the center coordinates of the circle for slot (r, c)
            uint16_t centerX = BOARD_X_OFFSET + BOARD_SPACING + CIRCLE_RADIUS + c * (CIRCLE_DIAMETER + BOARD_SPACING);
 80008d0:	68bb      	ldr	r3, [r7, #8]
 80008d2:	b29b      	uxth	r3, r3
 80008d4:	015b      	lsls	r3, r3, #5
 80008d6:	b29b      	uxth	r3, r3
 80008d8:	3318      	adds	r3, #24
 80008da:	80fb      	strh	r3, [r7, #6]
            uint16_t centerY = BOARD_Y_OFFSET + BOARD_SPACING + CIRCLE_RADIUS + r * (CIRCLE_DIAMETER + BOARD_SPACING);
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	b29b      	uxth	r3, r3
 80008e0:	015b      	lsls	r3, r3, #5
 80008e2:	b29b      	uxth	r3, r3
 80008e4:	3344      	adds	r3, #68	@ 0x44
 80008e6:	80bb      	strh	r3, [r7, #4]

            // Get the color for the current slot state
            uint16_t slotColor = getSlotColor(gameBoard[r][c]);
 80008e8:	4914      	ldr	r1, [pc, #80]	@ (800093c <drawGameBoard+0x9c>)
 80008ea:	68fa      	ldr	r2, [r7, #12]
 80008ec:	4613      	mov	r3, r2
 80008ee:	00db      	lsls	r3, r3, #3
 80008f0:	1a9b      	subs	r3, r3, r2
 80008f2:	18ca      	adds	r2, r1, r3
 80008f4:	68bb      	ldr	r3, [r7, #8]
 80008f6:	4413      	add	r3, r2
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	4618      	mov	r0, r3
 80008fc:	f7ff ff8a 	bl	8000814 <getSlotColor>
 8000900:	4603      	mov	r3, r0
 8000902:	807b      	strh	r3, [r7, #2]

            // Draw the filled circle representing the slot/coin
            LCD_Draw_Circle_Fill(centerX, centerY, CIRCLE_RADIUS, slotColor);
 8000904:	887b      	ldrh	r3, [r7, #2]
 8000906:	88b9      	ldrh	r1, [r7, #4]
 8000908:	88f8      	ldrh	r0, [r7, #6]
 800090a:	220e      	movs	r2, #14
 800090c:	f000 ff98 	bl	8001840 <LCD_Draw_Circle_Fill>
        for (int c = 0; c < BOARD_COLS; c++) {
 8000910:	68bb      	ldr	r3, [r7, #8]
 8000912:	3301      	adds	r3, #1
 8000914:	60bb      	str	r3, [r7, #8]
 8000916:	68bb      	ldr	r3, [r7, #8]
 8000918:	2b06      	cmp	r3, #6
 800091a:	ddd9      	ble.n	80008d0 <drawGameBoard+0x30>
    for (int r = 0; r < BOARD_ROWS; r++) {
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	3301      	adds	r3, #1
 8000920:	60fb      	str	r3, [r7, #12]
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	2b05      	cmp	r3, #5
 8000926:	ddd0      	ble.n	80008ca <drawGameBoard+0x2a>
        }
    }
     printf("Game Board Drawn.\n");
 8000928:	4805      	ldr	r0, [pc, #20]	@ (8000940 <drawGameBoard+0xa0>)
 800092a:	f006 fc6d 	bl	8007208 <puts>
}
 800092e:	bf00      	nop
 8000930:	3710      	adds	r7, #16
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	080082c8 	.word	0x080082c8
 800093c:	200000a8 	.word	0x200000a8
 8000940:	080082e0 	.word	0x080082e0

08000944 <drawGameOverScreen>:

void drawGameOverScreen() {
 8000944:	b580      	push	{r7, lr}
 8000946:	b092      	sub	sp, #72	@ 0x48
 8000948:	af04      	add	r7, sp, #16
    LCD_Clear(0, BACKGROUND_COLOR); // Background (Black)
 800094a:	2100      	movs	r1, #0
 800094c:	2000      	movs	r0, #0
 800094e:	f001 f813 	bl	8001978 <LCD_Clear>
    char message[40];
    uint16_t text_color;
    uint16_t text_x, text_y; // Variables for calculated positions

    // --- Display Winner/Tie Message ---
    LCD_SetFont(&Font16x24);
 8000952:	4876      	ldr	r0, [pc, #472]	@ (8000b2c <drawGameOverScreen+0x1e8>)
 8000954:	f001 f842 	bl	80019dc <LCD_SetFont>
    if (roundWinner == SLOT_PLAYER1) {
 8000958:	4b75      	ldr	r3, [pc, #468]	@ (8000b30 <drawGameOverScreen+0x1ec>)
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	2b01      	cmp	r3, #1
 800095e:	d108      	bne.n	8000972 <drawGameOverScreen+0x2e>
        text_color = PLAYER1_COLOR; // Red
 8000960:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000964:	86fb      	strh	r3, [r7, #54]	@ 0x36
        sprintf(message, "Player 1 Wins!");
 8000966:	463b      	mov	r3, r7
 8000968:	4972      	ldr	r1, [pc, #456]	@ (8000b34 <drawGameOverScreen+0x1f0>)
 800096a:	4618      	mov	r0, r3
 800096c:	f006 fb00 	bl	8006f70 <siprintf>
 8000970:	e01b      	b.n	80009aa <drawGameOverScreen+0x66>
    } else if (roundWinner == SLOT_PLAYER2) {
 8000972:	4b6f      	ldr	r3, [pc, #444]	@ (8000b30 <drawGameOverScreen+0x1ec>)
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	2b02      	cmp	r3, #2
 8000978:	d10f      	bne.n	800099a <drawGameOverScreen+0x56>
        text_color = PLAYER2_COLOR; // Yellow
 800097a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800097e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        sprintf(message, "%s Wins!", isOnePlayerMode ? "AI" : "Player 2");
 8000980:	4b6d      	ldr	r3, [pc, #436]	@ (8000b38 <drawGameOverScreen+0x1f4>)
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <drawGameOverScreen+0x48>
 8000988:	4a6c      	ldr	r2, [pc, #432]	@ (8000b3c <drawGameOverScreen+0x1f8>)
 800098a:	e000      	b.n	800098e <drawGameOverScreen+0x4a>
 800098c:	4a6c      	ldr	r2, [pc, #432]	@ (8000b40 <drawGameOverScreen+0x1fc>)
 800098e:	463b      	mov	r3, r7
 8000990:	496c      	ldr	r1, [pc, #432]	@ (8000b44 <drawGameOverScreen+0x200>)
 8000992:	4618      	mov	r0, r3
 8000994:	f006 faec 	bl	8006f70 <siprintf>
 8000998:	e007      	b.n	80009aa <drawGameOverScreen+0x66>
    } else {
        text_color = LCD_COLOR_WHITE; // White for Tie
 800099a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800099e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        sprintf(message, "It's a Tie!");
 80009a0:	463b      	mov	r3, r7
 80009a2:	4969      	ldr	r1, [pc, #420]	@ (8000b48 <drawGameOverScreen+0x204>)
 80009a4:	4618      	mov	r0, r3
 80009a6:	f006 fae3 	bl	8006f70 <siprintf>
    }
    LCD_DisplayString((LCD_PIXEL_WIDTH - strlen(message) * Font16x24.Width) / 2, 60, (uint8_t*)message, &Font16x24, text_color, BACKGROUND_COLOR, false);
 80009aa:	463b      	mov	r3, r7
 80009ac:	4618      	mov	r0, r3
 80009ae:	f7ff fc1f 	bl	80001f0 <strlen>
 80009b2:	4603      	mov	r3, r0
 80009b4:	4a5d      	ldr	r2, [pc, #372]	@ (8000b2c <drawGameOverScreen+0x1e8>)
 80009b6:	8892      	ldrh	r2, [r2, #4]
 80009b8:	fb02 f303 	mul.w	r3, r2, r3
 80009bc:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	b298      	uxth	r0, r3
 80009c4:	463a      	mov	r2, r7
 80009c6:	2300      	movs	r3, #0
 80009c8:	9302      	str	r3, [sp, #8]
 80009ca:	2300      	movs	r3, #0
 80009cc:	9301      	str	r3, [sp, #4]
 80009ce:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80009d0:	9300      	str	r3, [sp, #0]
 80009d2:	4b56      	ldr	r3, [pc, #344]	@ (8000b2c <drawGameOverScreen+0x1e8>)
 80009d4:	213c      	movs	r1, #60	@ 0x3c
 80009d6:	f7ff fe7a 	bl	80006ce <LCD_DisplayString>



    // --- Display Scores ---
    LCD_SetFont(&Font12x12);
 80009da:	485c      	ldr	r0, [pc, #368]	@ (8000b4c <drawGameOverScreen+0x208>)
 80009dc:	f000 fffe 	bl	80019dc <LCD_SetFont>
    text_color = LCD_COLOR_WHITE;
 80009e0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80009e4:	86fb      	strh	r3, [r7, #54]	@ 0x36

    sprintf(message, "P1:(%lu) - P2:(%lu)", player1Score, player2Score);
 80009e6:	4b5a      	ldr	r3, [pc, #360]	@ (8000b50 <drawGameOverScreen+0x20c>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	4b5a      	ldr	r3, [pc, #360]	@ (8000b54 <drawGameOverScreen+0x210>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	4638      	mov	r0, r7
 80009f0:	4959      	ldr	r1, [pc, #356]	@ (8000b58 <drawGameOverScreen+0x214>)
 80009f2:	f006 fabd 	bl	8006f70 <siprintf>
    text_x = (LCD_PIXEL_WIDTH - strlen(message) * Font12x12.Width) / 2; // Center horizontally
 80009f6:	463b      	mov	r3, r7
 80009f8:	4618      	mov	r0, r3
 80009fa:	f7ff fbf9 	bl	80001f0 <strlen>
 80009fe:	4603      	mov	r3, r0
 8000a00:	4a52      	ldr	r2, [pc, #328]	@ (8000b4c <drawGameOverScreen+0x208>)
 8000a02:	8892      	ldrh	r2, [r2, #4]
 8000a04:	fb02 f303 	mul.w	r3, r2, r3
 8000a08:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8000a0c:	085b      	lsrs	r3, r3, #1
 8000a0e:	86bb      	strh	r3, [r7, #52]	@ 0x34
    text_y = 120; // Vertical position
 8000a10:	2378      	movs	r3, #120	@ 0x78
 8000a12:	867b      	strh	r3, [r7, #50]	@ 0x32

    printf("Drawing Score at X=%d, Y=%d: %s\n", text_x, text_y, message); // Add debug print
 8000a14:	8eb9      	ldrh	r1, [r7, #52]	@ 0x34
 8000a16:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8000a18:	463b      	mov	r3, r7
 8000a1a:	4850      	ldr	r0, [pc, #320]	@ (8000b5c <drawGameOverScreen+0x218>)
 8000a1c:	f006 fb8c 	bl	8007138 <iprintf>
    LCD_DisplayString(text_x, text_y, (uint8_t*)message, &Font12x12, text_color, BACKGROUND_COLOR, false);
 8000a20:	463a      	mov	r2, r7
 8000a22:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 8000a24:	8eb8      	ldrh	r0, [r7, #52]	@ 0x34
 8000a26:	2300      	movs	r3, #0
 8000a28:	9302      	str	r3, [sp, #8]
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	9301      	str	r3, [sp, #4]
 8000a2e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8000a30:	9300      	str	r3, [sp, #0]
 8000a32:	4b46      	ldr	r3, [pc, #280]	@ (8000b4c <drawGameOverScreen+0x208>)
 8000a34:	f7ff fe4b 	bl	80006ce <LCD_DisplayString>


    // --- Display Round Time ---
    uint32_t duration_ms = roundEndTime - roundStartTime;
 8000a38:	4b49      	ldr	r3, [pc, #292]	@ (8000b60 <drawGameOverScreen+0x21c>)
 8000a3a:	681a      	ldr	r2, [r3, #0]
 8000a3c:	4b49      	ldr	r3, [pc, #292]	@ (8000b64 <drawGameOverScreen+0x220>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	1ad3      	subs	r3, r2, r3
 8000a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t duration_s = duration_ms / 1000;
 8000a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a46:	4a48      	ldr	r2, [pc, #288]	@ (8000b68 <drawGameOverScreen+0x224>)
 8000a48:	fba2 2303 	umull	r2, r3, r2, r3
 8000a4c:	099b      	lsrs	r3, r3, #6
 8000a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    sprintf(message, "Time: %lu seconds", duration_s);
 8000a50:	463b      	mov	r3, r7
 8000a52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000a54:	4945      	ldr	r1, [pc, #276]	@ (8000b6c <drawGameOverScreen+0x228>)
 8000a56:	4618      	mov	r0, r3
 8000a58:	f006 fa8a 	bl	8006f70 <siprintf>
    text_x = (LCD_PIXEL_WIDTH - strlen(message) * Font12x12.Width) / 2; // Center horizontally
 8000a5c:	463b      	mov	r3, r7
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f7ff fbc6 	bl	80001f0 <strlen>
 8000a64:	4603      	mov	r3, r0
 8000a66:	4a39      	ldr	r2, [pc, #228]	@ (8000b4c <drawGameOverScreen+0x208>)
 8000a68:	8892      	ldrh	r2, [r2, #4]
 8000a6a:	fb02 f303 	mul.w	r3, r2, r3
 8000a6e:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8000a72:	085b      	lsrs	r3, r3, #1
 8000a74:	86bb      	strh	r3, [r7, #52]	@ 0x34
    text_y = 150; // Vertical position
 8000a76:	2396      	movs	r3, #150	@ 0x96
 8000a78:	867b      	strh	r3, [r7, #50]	@ 0x32

    printf("Drawing Time at X=%d, Y=%d: %s\n", text_x, text_y, message); // Add debug print
 8000a7a:	8eb9      	ldrh	r1, [r7, #52]	@ 0x34
 8000a7c:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8000a7e:	463b      	mov	r3, r7
 8000a80:	483b      	ldr	r0, [pc, #236]	@ (8000b70 <drawGameOverScreen+0x22c>)
 8000a82:	f006 fb59 	bl	8007138 <iprintf>
    LCD_DisplayString(text_x, text_y, (uint8_t*)message, &Font12x12, text_color, BACKGROUND_COLOR, false);
 8000a86:	463a      	mov	r2, r7
 8000a88:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 8000a8a:	8eb8      	ldrh	r0, [r7, #52]	@ 0x34
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	9302      	str	r3, [sp, #8]
 8000a90:	2300      	movs	r3, #0
 8000a92:	9301      	str	r3, [sp, #4]
 8000a94:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8000a96:	9300      	str	r3, [sp, #0]
 8000a98:	4b2c      	ldr	r3, [pc, #176]	@ (8000b4c <drawGameOverScreen+0x208>)
 8000a9a:	f7ff fe18 	bl	80006ce <LCD_DisplayString>


    // --- Draw Restart Button ---
    LCD_Fill_Rect(RESTART_BUTTON_X, RESTART_BUTTON_Y, RESTART_BUTTON_WIDTH, RESTART_BUTTON_HEIGHT, LCD_COLOR_GREY);
 8000a9e:	f24f 73de 	movw	r3, #63454	@ 0xf7de
 8000aa2:	9300      	str	r3, [sp, #0]
 8000aa4:	2328      	movs	r3, #40	@ 0x28
 8000aa6:	2278      	movs	r2, #120	@ 0x78
 8000aa8:	21fa      	movs	r1, #250	@ 0xfa
 8000aaa:	203c      	movs	r0, #60	@ 0x3c
 8000aac:	f000 ff1b 	bl	80018e6 <LCD_Fill_Rect>
    LCD_Draw_Rect(RESTART_BUTTON_X, RESTART_BUTTON_Y, RESTART_BUTTON_WIDTH, RESTART_BUTTON_HEIGHT, LCD_COLOR_WHITE); // Outline
 8000ab0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ab4:	9300      	str	r3, [sp, #0]
 8000ab6:	2328      	movs	r3, #40	@ 0x28
 8000ab8:	2278      	movs	r2, #120	@ 0x78
 8000aba:	21fa      	movs	r1, #250	@ 0xfa
 8000abc:	203c      	movs	r0, #60	@ 0x3c
 8000abe:	f7ff fdaf 	bl	8000620 <LCD_Draw_Rect>
    LCD_SetFont(&Font16x24);
 8000ac2:	481a      	ldr	r0, [pc, #104]	@ (8000b2c <drawGameOverScreen+0x1e8>)
 8000ac4:	f000 ff8a 	bl	80019dc <LCD_SetFont>
    text_color = LCD_COLOR_WHITE; // White text for button
 8000ac8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000acc:	86fb      	strh	r3, [r7, #54]	@ 0x36
    sprintf(message, "Restart");
 8000ace:	463b      	mov	r3, r7
 8000ad0:	4928      	ldr	r1, [pc, #160]	@ (8000b74 <drawGameOverScreen+0x230>)
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f006 fa4c 	bl	8006f70 <siprintf>
    text_x = RESTART_BUTTON_X + (RESTART_BUTTON_WIDTH - strlen(message) * Font16x24.Width) / 2;
 8000ad8:	463b      	mov	r3, r7
 8000ada:	4618      	mov	r0, r3
 8000adc:	f7ff fb88 	bl	80001f0 <strlen>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	4a12      	ldr	r2, [pc, #72]	@ (8000b2c <drawGameOverScreen+0x1e8>)
 8000ae4:	8892      	ldrh	r2, [r2, #4]
 8000ae6:	fb02 f303 	mul.w	r3, r2, r3
 8000aea:	f1c3 0378 	rsb	r3, r3, #120	@ 0x78
 8000aee:	085b      	lsrs	r3, r3, #1
 8000af0:	b29b      	uxth	r3, r3
 8000af2:	333c      	adds	r3, #60	@ 0x3c
 8000af4:	86bb      	strh	r3, [r7, #52]	@ 0x34
    text_y = RESTART_BUTTON_Y + (RESTART_BUTTON_HEIGHT - Font16x24.Height) / 2;
 8000af6:	4b0d      	ldr	r3, [pc, #52]	@ (8000b2c <drawGameOverScreen+0x1e8>)
 8000af8:	88db      	ldrh	r3, [r3, #6]
 8000afa:	f1c3 0328 	rsb	r3, r3, #40	@ 0x28
 8000afe:	0fda      	lsrs	r2, r3, #31
 8000b00:	4413      	add	r3, r2
 8000b02:	105b      	asrs	r3, r3, #1
 8000b04:	b29b      	uxth	r3, r3
 8000b06:	33fa      	adds	r3, #250	@ 0xfa
 8000b08:	867b      	strh	r3, [r7, #50]	@ 0x32
    LCD_DisplayString(text_x, text_y, (uint8_t*)message, &Font16x24, text_color, LCD_COLOR_GREY, true); // Use opaque=true here since we filled bg
 8000b0a:	463a      	mov	r2, r7
 8000b0c:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 8000b0e:	8eb8      	ldrh	r0, [r7, #52]	@ 0x34
 8000b10:	2301      	movs	r3, #1
 8000b12:	9302      	str	r3, [sp, #8]
 8000b14:	f24f 73de 	movw	r3, #63454	@ 0xf7de
 8000b18:	9301      	str	r3, [sp, #4]
 8000b1a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8000b1c:	9300      	str	r3, [sp, #0]
 8000b1e:	4b03      	ldr	r3, [pc, #12]	@ (8000b2c <drawGameOverScreen+0x1e8>)
 8000b20:	f7ff fdd5 	bl	80006ce <LCD_DisplayString>
}
 8000b24:	bf00      	nop
 8000b26:	3738      	adds	r7, #56	@ 0x38
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	20000004 	.word	0x20000004
 8000b30:	200000e8 	.word	0x200000e8
 8000b34:	080082f4 	.word	0x080082f4
 8000b38:	200000e9 	.word	0x200000e9
 8000b3c:	08008304 	.word	0x08008304
 8000b40:	08008308 	.word	0x08008308
 8000b44:	08008314 	.word	0x08008314
 8000b48:	08008320 	.word	0x08008320
 8000b4c:	2000000c 	.word	0x2000000c
 8000b50:	200000d8 	.word	0x200000d8
 8000b54:	200000dc 	.word	0x200000dc
 8000b58:	0800832c 	.word	0x0800832c
 8000b5c:	08008340 	.word	0x08008340
 8000b60:	200000e4 	.word	0x200000e4
 8000b64:	200000e0 	.word	0x200000e0
 8000b68:	10624dd3 	.word	0x10624dd3
 8000b6c:	08008364 	.word	0x08008364
 8000b70:	08008378 	.word	0x08008378
 8000b74:	08008398 	.word	0x08008398

08000b78 <drawPreviewCoin>:

void drawPreviewCoin() {
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
    // 1. Calculate Y position (fixed, above the board)
    uint16_t previewCoinY = BOARD_Y_PREVIEW_OFFSET - BOARD_SPACING - CIRCLE_RADIUS;
 8000b7e:	2320      	movs	r3, #32
 8000b80:	80fb      	strh	r3, [r7, #6]

    // 2. Calculate X position based on currentColumn
    uint16_t previewCoinX = BOARD_X_OFFSET + BOARD_SPACING + CIRCLE_RADIUS + currentColumn * (CIRCLE_DIAMETER + BOARD_SPACING);
 8000b82:	4b16      	ldr	r3, [pc, #88]	@ (8000bdc <drawPreviewCoin+0x64>)
 8000b84:	f993 3000 	ldrsb.w	r3, [r3]
 8000b88:	b29b      	uxth	r3, r3
 8000b8a:	015b      	lsls	r3, r3, #5
 8000b8c:	b29b      	uxth	r3, r3
 8000b8e:	3318      	adds	r3, #24
 8000b90:	80bb      	strh	r3, [r7, #4]

    // 3. Erase previous coin position (draw background color circle)
    //    Only erase if the position actually changed
    if (previousPreviewCoinX != 0 && previousPreviewCoinX != previewCoinX) {
 8000b92:	4b13      	ldr	r3, [pc, #76]	@ (8000be0 <drawPreviewCoin+0x68>)
 8000b94:	881b      	ldrh	r3, [r3, #0]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d00b      	beq.n	8000bb2 <drawPreviewCoin+0x3a>
 8000b9a:	4b11      	ldr	r3, [pc, #68]	@ (8000be0 <drawPreviewCoin+0x68>)
 8000b9c:	881b      	ldrh	r3, [r3, #0]
 8000b9e:	88ba      	ldrh	r2, [r7, #4]
 8000ba0:	429a      	cmp	r2, r3
 8000ba2:	d006      	beq.n	8000bb2 <drawPreviewCoin+0x3a>
         LCD_Draw_Circle_Fill(previousPreviewCoinX, previewCoinY, CIRCLE_RADIUS + 1, BACKGROUND_COLOR); // +1 to cover edges
 8000ba4:	4b0e      	ldr	r3, [pc, #56]	@ (8000be0 <drawPreviewCoin+0x68>)
 8000ba6:	8818      	ldrh	r0, [r3, #0]
 8000ba8:	88f9      	ldrh	r1, [r7, #6]
 8000baa:	2300      	movs	r3, #0
 8000bac:	220f      	movs	r2, #15
 8000bae:	f000 fe47 	bl	8001840 <LCD_Draw_Circle_Fill>
    }

    // 4. Draw the new coin with the current player's color
    uint16_t playerColor = getSlotColor(currentPlayer);
 8000bb2:	4b0c      	ldr	r3, [pc, #48]	@ (8000be4 <drawPreviewCoin+0x6c>)
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f7ff fe2c 	bl	8000814 <getSlotColor>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	807b      	strh	r3, [r7, #2]
    LCD_Draw_Circle_Fill(previewCoinX, previewCoinY, CIRCLE_RADIUS, playerColor);
 8000bc0:	887b      	ldrh	r3, [r7, #2]
 8000bc2:	88f9      	ldrh	r1, [r7, #6]
 8000bc4:	88b8      	ldrh	r0, [r7, #4]
 8000bc6:	220e      	movs	r2, #14
 8000bc8:	f000 fe3a 	bl	8001840 <LCD_Draw_Circle_Fill>

    // 5. Store current position for next erase
    previousPreviewCoinX = previewCoinX;
 8000bcc:	4a04      	ldr	r2, [pc, #16]	@ (8000be0 <drawPreviewCoin+0x68>)
 8000bce:	88bb      	ldrh	r3, [r7, #4]
 8000bd0:	8013      	strh	r3, [r2, #0]
}
 8000bd2:	bf00      	nop
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	20000000 	.word	0x20000000
 8000be0:	200000d4 	.word	0x200000d4
 8000be4:	200000d2 	.word	0x200000d2

08000be8 <findLowestEmptyRow>:

int findLowestEmptyRow(int col) {
 8000be8:	b480      	push	{r7}
 8000bea:	b085      	sub	sp, #20
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
    if (col < 0 || col >= BOARD_COLS) {
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	db02      	blt.n	8000bfc <findLowestEmptyRow+0x14>
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2b06      	cmp	r3, #6
 8000bfa:	dd02      	ble.n	8000c02 <findLowestEmptyRow+0x1a>
        return -1; // Invalid column
 8000bfc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c00:	e017      	b.n	8000c32 <findLowestEmptyRow+0x4a>
    }
    // Start from the bottom row and go up
    for (int r = BOARD_ROWS - 1; r >= 0; r--) {
 8000c02:	2305      	movs	r3, #5
 8000c04:	60fb      	str	r3, [r7, #12]
 8000c06:	e00f      	b.n	8000c28 <findLowestEmptyRow+0x40>
        if (gameBoard[r][col] == SLOT_EMPTY) {
 8000c08:	490d      	ldr	r1, [pc, #52]	@ (8000c40 <findLowestEmptyRow+0x58>)
 8000c0a:	68fa      	ldr	r2, [r7, #12]
 8000c0c:	4613      	mov	r3, r2
 8000c0e:	00db      	lsls	r3, r3, #3
 8000c10:	1a9b      	subs	r3, r3, r2
 8000c12:	18ca      	adds	r2, r1, r3
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4413      	add	r3, r2
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d101      	bne.n	8000c22 <findLowestEmptyRow+0x3a>
            return r; // Found an empty slot
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	e007      	b.n	8000c32 <findLowestEmptyRow+0x4a>
    for (int r = BOARD_ROWS - 1; r >= 0; r--) {
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	3b01      	subs	r3, #1
 8000c26:	60fb      	str	r3, [r7, #12]
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	daec      	bge.n	8000c08 <findLowestEmptyRow+0x20>
        }
    }
    return -1; // Column is full
 8000c2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	3714      	adds	r7, #20
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	200000a8 	.word	0x200000a8

08000c44 <dropCoin>:

void dropCoin() {
 8000c44:	b590      	push	{r4, r7, lr}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
    printf("Attempting to drop coin in column %d for player %d\n", currentColumn, currentPlayer);
 8000c4a:	4b68      	ldr	r3, [pc, #416]	@ (8000dec <dropCoin+0x1a8>)
 8000c4c:	f993 3000 	ldrsb.w	r3, [r3]
 8000c50:	4619      	mov	r1, r3
 8000c52:	4b67      	ldr	r3, [pc, #412]	@ (8000df0 <dropCoin+0x1ac>)
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	461a      	mov	r2, r3
 8000c58:	4866      	ldr	r0, [pc, #408]	@ (8000df4 <dropCoin+0x1b0>)
 8000c5a:	f006 fa6d 	bl	8007138 <iprintf>

    int row = findLowestEmptyRow(currentColumn);
 8000c5e:	4b63      	ldr	r3, [pc, #396]	@ (8000dec <dropCoin+0x1a8>)
 8000c60:	f993 3000 	ldrsb.w	r3, [r3]
 8000c64:	4618      	mov	r0, r3
 8000c66:	f7ff ffbf 	bl	8000be8 <findLowestEmptyRow>
 8000c6a:	6078      	str	r0, [r7, #4]

    if (row != -1) { // Column has space
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000c72:	f000 80b0 	beq.w	8000dd6 <dropCoin+0x192>
        printf("Placing coin at (%d, %d)\n", row, currentColumn);
 8000c76:	4b5d      	ldr	r3, [pc, #372]	@ (8000dec <dropCoin+0x1a8>)
 8000c78:	f993 3000 	ldrsb.w	r3, [r3]
 8000c7c:	461a      	mov	r2, r3
 8000c7e:	6879      	ldr	r1, [r7, #4]
 8000c80:	485d      	ldr	r0, [pc, #372]	@ (8000df8 <dropCoin+0x1b4>)
 8000c82:	f006 fa59 	bl	8007138 <iprintf>
        gameBoard[row][currentColumn] = currentPlayer;
 8000c86:	4b59      	ldr	r3, [pc, #356]	@ (8000dec <dropCoin+0x1a8>)
 8000c88:	f993 3000 	ldrsb.w	r3, [r3]
 8000c8c:	461c      	mov	r4, r3
 8000c8e:	4b58      	ldr	r3, [pc, #352]	@ (8000df0 <dropCoin+0x1ac>)
 8000c90:	7818      	ldrb	r0, [r3, #0]
 8000c92:	495a      	ldr	r1, [pc, #360]	@ (8000dfc <dropCoin+0x1b8>)
 8000c94:	687a      	ldr	r2, [r7, #4]
 8000c96:	4613      	mov	r3, r2
 8000c98:	00db      	lsls	r3, r3, #3
 8000c9a:	1a9b      	subs	r3, r3, r2
 8000c9c:	440b      	add	r3, r1
 8000c9e:	4423      	add	r3, r4
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	701a      	strb	r2, [r3, #0]
        drawGameBoard(); // Redraw board with the new piece
 8000ca4:	f7ff fdfc 	bl	80008a0 <drawGameBoard>

        // --- Check for Win ---
        if (checkWin(currentPlayer)) {
 8000ca8:	4b51      	ldr	r3, [pc, #324]	@ (8000df0 <dropCoin+0x1ac>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	4618      	mov	r0, r3
 8000cae:	f000 fab7 	bl	8001220 <checkWin>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d028      	beq.n	8000d0a <dropCoin+0xc6>
            printf("Player %d Wins!\n", (currentPlayer == SLOT_PLAYER1) ? 1 : 2);
 8000cb8:	4b4d      	ldr	r3, [pc, #308]	@ (8000df0 <dropCoin+0x1ac>)
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d101      	bne.n	8000cc4 <dropCoin+0x80>
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	e000      	b.n	8000cc6 <dropCoin+0x82>
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	484d      	ldr	r0, [pc, #308]	@ (8000e00 <dropCoin+0x1bc>)
 8000cca:	f006 fa35 	bl	8007138 <iprintf>
            roundWinner = currentPlayer;
 8000cce:	4b48      	ldr	r3, [pc, #288]	@ (8000df0 <dropCoin+0x1ac>)
 8000cd0:	781a      	ldrb	r2, [r3, #0]
 8000cd2:	4b4c      	ldr	r3, [pc, #304]	@ (8000e04 <dropCoin+0x1c0>)
 8000cd4:	701a      	strb	r2, [r3, #0]
            roundEndTime = HAL_GetTick(); // Record end time
 8000cd6:	f002 fd89 	bl	80037ec <HAL_GetTick>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	4a4a      	ldr	r2, [pc, #296]	@ (8000e08 <dropCoin+0x1c4>)
 8000cde:	6013      	str	r3, [r2, #0]
            if (currentPlayer == SLOT_PLAYER1) player1Score++;
 8000ce0:	4b43      	ldr	r3, [pc, #268]	@ (8000df0 <dropCoin+0x1ac>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d105      	bne.n	8000cf4 <dropCoin+0xb0>
 8000ce8:	4b48      	ldr	r3, [pc, #288]	@ (8000e0c <dropCoin+0x1c8>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	3301      	adds	r3, #1
 8000cee:	4a47      	ldr	r2, [pc, #284]	@ (8000e0c <dropCoin+0x1c8>)
 8000cf0:	6013      	str	r3, [r2, #0]
 8000cf2:	e004      	b.n	8000cfe <dropCoin+0xba>
            else player2Score++;
 8000cf4:	4b46      	ldr	r3, [pc, #280]	@ (8000e10 <dropCoin+0x1cc>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	4a45      	ldr	r2, [pc, #276]	@ (8000e10 <dropCoin+0x1cc>)
 8000cfc:	6013      	str	r3, [r2, #0]
            currentAppState = APP_STATE_GAME_OVER;
 8000cfe:	4b45      	ldr	r3, [pc, #276]	@ (8000e14 <dropCoin+0x1d0>)
 8000d00:	2206      	movs	r2, #6
 8000d02:	701a      	strb	r2, [r3, #0]
            drawGameOverScreen(); // Draw the game over screen immediately
 8000d04:	f7ff fe1e 	bl	8000944 <drawGameOverScreen>
            return; // End the turn sequence
 8000d08:	e06c      	b.n	8000de4 <dropCoin+0x1a0>
        }

        // --- Check for Tie ---
        if (checkTie()) {
 8000d0a:	f000 fbb9 	bl	8001480 <checkTie>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d010      	beq.n	8000d36 <dropCoin+0xf2>
            printf("Game is a Tie!\n");
 8000d14:	4840      	ldr	r0, [pc, #256]	@ (8000e18 <dropCoin+0x1d4>)
 8000d16:	f006 fa77 	bl	8007208 <puts>
            roundWinner = SLOT_EMPTY; // Indicate a tie
 8000d1a:	4b3a      	ldr	r3, [pc, #232]	@ (8000e04 <dropCoin+0x1c0>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	701a      	strb	r2, [r3, #0]
            roundEndTime = HAL_GetTick(); // Record end time
 8000d20:	f002 fd64 	bl	80037ec <HAL_GetTick>
 8000d24:	4603      	mov	r3, r0
 8000d26:	4a38      	ldr	r2, [pc, #224]	@ (8000e08 <dropCoin+0x1c4>)
 8000d28:	6013      	str	r3, [r2, #0]
            // No score update for a tie
            currentAppState = APP_STATE_GAME_OVER;
 8000d2a:	4b3a      	ldr	r3, [pc, #232]	@ (8000e14 <dropCoin+0x1d0>)
 8000d2c:	2206      	movs	r2, #6
 8000d2e:	701a      	strb	r2, [r3, #0]
            drawGameOverScreen();
 8000d30:	f7ff fe08 	bl	8000944 <drawGameOverScreen>
            return; // End the turn sequence
 8000d34:	e056      	b.n	8000de4 <dropCoin+0x1a0>
        }

        // --- No Win, No Tie -> Switch Player ---
        //SlotState_t previousPlayer = currentPlayer;
        if (isOnePlayerMode) {
 8000d36:	4b39      	ldr	r3, [pc, #228]	@ (8000e1c <dropCoin+0x1d8>)
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d01a      	beq.n	8000d74 <dropCoin+0x130>
            // Human just played (must be P1), switch to AI
            if (currentPlayer == SLOT_PLAYER1) {
 8000d3e:	4b2c      	ldr	r3, [pc, #176]	@ (8000df0 <dropCoin+0x1ac>)
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d10c      	bne.n	8000d60 <dropCoin+0x11c>
                 currentPlayer = SLOT_PLAYER2; // AI is Player 2
 8000d46:	4b2a      	ldr	r3, [pc, #168]	@ (8000df0 <dropCoin+0x1ac>)
 8000d48:	2202      	movs	r2, #2
 8000d4a:	701a      	strb	r2, [r3, #0]
                 currentAppState = APP_STATE_GAME_AI_TURN;
 8000d4c:	4b31      	ldr	r3, [pc, #196]	@ (8000e14 <dropCoin+0x1d0>)
 8000d4e:	2204      	movs	r2, #4
 8000d50:	701a      	strb	r2, [r3, #0]
                 printf("Switched to AI turn.\n");
 8000d52:	4833      	ldr	r0, [pc, #204]	@ (8000e20 <dropCoin+0x1dc>)
 8000d54:	f006 fa58 	bl	8007208 <puts>
                 addSchedulerEvent(GAME_UPDATE_EVENT); // Trigger AI move
 8000d58:	2004      	movs	r0, #4
 8000d5a:	f000 ff09 	bl	8001b70 <addSchedulerEvent>
 8000d5e:	e020      	b.n	8000da2 <dropCoin+0x15e>
            } else { // AI just played (P2), switch to Human (P1)
                 currentPlayer = SLOT_PLAYER1;
 8000d60:	4b23      	ldr	r3, [pc, #140]	@ (8000df0 <dropCoin+0x1ac>)
 8000d62:	2201      	movs	r2, #1
 8000d64:	701a      	strb	r2, [r3, #0]
                 currentAppState = APP_STATE_GAME_P1_TURN;
 8000d66:	4b2b      	ldr	r3, [pc, #172]	@ (8000e14 <dropCoin+0x1d0>)
 8000d68:	2202      	movs	r2, #2
 8000d6a:	701a      	strb	r2, [r3, #0]
                 printf("Switched to Player 1 turn.\n");
 8000d6c:	482d      	ldr	r0, [pc, #180]	@ (8000e24 <dropCoin+0x1e0>)
 8000d6e:	f006 fa4b 	bl	8007208 <puts>
 8000d72:	e016      	b.n	8000da2 <dropCoin+0x15e>
            }
        } else { // Two Player Mode
             if (currentPlayer == SLOT_PLAYER1) {
 8000d74:	4b1e      	ldr	r3, [pc, #120]	@ (8000df0 <dropCoin+0x1ac>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d109      	bne.n	8000d90 <dropCoin+0x14c>
                 currentPlayer = SLOT_PLAYER2;
 8000d7c:	4b1c      	ldr	r3, [pc, #112]	@ (8000df0 <dropCoin+0x1ac>)
 8000d7e:	2202      	movs	r2, #2
 8000d80:	701a      	strb	r2, [r3, #0]
                 currentAppState = APP_STATE_GAME_P2_TURN;
 8000d82:	4b24      	ldr	r3, [pc, #144]	@ (8000e14 <dropCoin+0x1d0>)
 8000d84:	2203      	movs	r2, #3
 8000d86:	701a      	strb	r2, [r3, #0]
                 printf("Switched to Player 2 turn.\n");
 8000d88:	4827      	ldr	r0, [pc, #156]	@ (8000e28 <dropCoin+0x1e4>)
 8000d8a:	f006 fa3d 	bl	8007208 <puts>
 8000d8e:	e008      	b.n	8000da2 <dropCoin+0x15e>
             } else {
                 currentPlayer = SLOT_PLAYER1;
 8000d90:	4b17      	ldr	r3, [pc, #92]	@ (8000df0 <dropCoin+0x1ac>)
 8000d92:	2201      	movs	r2, #1
 8000d94:	701a      	strb	r2, [r3, #0]
                 currentAppState = APP_STATE_GAME_P1_TURN;
 8000d96:	4b1f      	ldr	r3, [pc, #124]	@ (8000e14 <dropCoin+0x1d0>)
 8000d98:	2202      	movs	r2, #2
 8000d9a:	701a      	strb	r2, [r3, #0]
                 printf("Switched to Player 1 turn.\n");
 8000d9c:	4821      	ldr	r0, [pc, #132]	@ (8000e24 <dropCoin+0x1e0>)
 8000d9e:	f006 fa33 	bl	8007208 <puts>
             }
        }

        // Erase the dropped preview coin and draw the new player's preview coin
        uint16_t previewCoinY = BOARD_Y_OFFSET - BOARD_SPACING - CIRCLE_RADIUS;
 8000da2:	2320      	movs	r3, #32
 8000da4:	807b      	strh	r3, [r7, #2]
        // Use previous player's color to erase the spot where the coin *was*
        uint16_t eraseX = BOARD_X_OFFSET + BOARD_SPACING + CIRCLE_RADIUS + currentColumn * (CIRCLE_DIAMETER + BOARD_SPACING);
 8000da6:	4b11      	ldr	r3, [pc, #68]	@ (8000dec <dropCoin+0x1a8>)
 8000da8:	f993 3000 	ldrsb.w	r3, [r3]
 8000dac:	b29b      	uxth	r3, r3
 8000dae:	015b      	lsls	r3, r3, #5
 8000db0:	b29b      	uxth	r3, r3
 8000db2:	3318      	adds	r3, #24
 8000db4:	803b      	strh	r3, [r7, #0]
        LCD_Draw_Circle_Fill(eraseX, previewCoinY, CIRCLE_RADIUS + 1, BACKGROUND_COLOR);
 8000db6:	8879      	ldrh	r1, [r7, #2]
 8000db8:	8838      	ldrh	r0, [r7, #0]
 8000dba:	2300      	movs	r3, #0
 8000dbc:	220f      	movs	r2, #15
 8000dbe:	f000 fd3f 	bl	8001840 <LCD_Draw_Circle_Fill>
        previousPreviewCoinX = 0; // Reset previous X
 8000dc2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e2c <dropCoin+0x1e8>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	801a      	strh	r2, [r3, #0]
        if (currentAppState != APP_STATE_GAME_AI_TURN) { // Don't draw preview if AI is thinking immediately
 8000dc8:	4b12      	ldr	r3, [pc, #72]	@ (8000e14 <dropCoin+0x1d0>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	2b04      	cmp	r3, #4
 8000dce:	d009      	beq.n	8000de4 <dropCoin+0x1a0>
             drawPreviewCoin();
 8000dd0:	f7ff fed2 	bl	8000b78 <drawPreviewCoin>
 8000dd4:	e006      	b.n	8000de4 <dropCoin+0x1a0>
        }

    } else {
        printf("Column %d is full!\n", currentColumn);
 8000dd6:	4b05      	ldr	r3, [pc, #20]	@ (8000dec <dropCoin+0x1a8>)
 8000dd8:	f993 3000 	ldrsb.w	r3, [r3]
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4814      	ldr	r0, [pc, #80]	@ (8000e30 <dropCoin+0x1ec>)
 8000de0:	f006 f9aa 	bl	8007138 <iprintf>
        // Optional feedback
    }
}
 8000de4:	370c      	adds	r7, #12
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd90      	pop	{r4, r7, pc}
 8000dea:	bf00      	nop
 8000dec:	20000000 	.word	0x20000000
 8000df0:	200000d2 	.word	0x200000d2
 8000df4:	080083a0 	.word	0x080083a0
 8000df8:	080083d4 	.word	0x080083d4
 8000dfc:	200000a8 	.word	0x200000a8
 8000e00:	080083f0 	.word	0x080083f0
 8000e04:	200000e8 	.word	0x200000e8
 8000e08:	200000e4 	.word	0x200000e4
 8000e0c:	200000d8 	.word	0x200000d8
 8000e10:	200000dc 	.word	0x200000dc
 8000e14:	2000009c 	.word	0x2000009c
 8000e18:	08008404 	.word	0x08008404
 8000e1c:	200000e9 	.word	0x200000e9
 8000e20:	08008414 	.word	0x08008414
 8000e24:	0800842c 	.word	0x0800842c
 8000e28:	08008448 	.word	0x08008448
 8000e2c:	200000d4 	.word	0x200000d4
 8000e30:	08008464 	.word	0x08008464

08000e34 <handleTouchInput>:


void handleTouchInput() {
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b086      	sub	sp, #24
 8000e38:	af02      	add	r7, sp, #8
	STMPE811_TouchData touchData;
	touchData.orientation = STMPE811_Orientation_Portrait_2;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	71bb      	strb	r3, [r7, #6]
    STMPE811_State_t touchState = returnTouchStateAndLocation(&touchData);
 8000e3e:	463b      	mov	r3, r7
 8000e40:	4618      	mov	r0, r3
 8000e42:	f000 fe7c 	bl	8001b3e <returnTouchStateAndLocation>
 8000e46:	4603      	mov	r3, r0
 8000e48:	73fb      	strb	r3, [r7, #15]
    if (touchState != STMPE811_State_Pressed) return;
 8000e4a:	7bfb      	ldrb	r3, [r7, #15]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	f040 8094 	bne.w	8000f7a <handleTouchInput+0x146>
    uint32_t currentTime = HAL_GetTick();
 8000e52:	f002 fccb 	bl	80037ec <HAL_GetTick>
 8000e56:	60b8      	str	r0, [r7, #8]
    if (currentTime - lastTouchMoveTime < TOUCH_MOVE_DEBOUNCE) return;
 8000e58:	4b4f      	ldr	r3, [pc, #316]	@ (8000f98 <handleTouchInput+0x164>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	68ba      	ldr	r2, [r7, #8]
 8000e5e:	1ad3      	subs	r3, r2, r3
 8000e60:	2b63      	cmp	r3, #99	@ 0x63
 8000e62:	f240 808c 	bls.w	8000f7e <handleTouchInput+0x14a>
    lastTouchMoveTime = currentTime;
 8000e66:	4a4c      	ldr	r2, [pc, #304]	@ (8000f98 <handleTouchInput+0x164>)
 8000e68:	68bb      	ldr	r3, [r7, #8]
 8000e6a:	6013      	str	r3, [r2, #0]

	// --- State Machine for Touch ---
    switch(currentAppState) {
 8000e6c:	4b4b      	ldr	r3, [pc, #300]	@ (8000f9c <handleTouchInput+0x168>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	2b06      	cmp	r3, #6
 8000e72:	d06c      	beq.n	8000f4e <handleTouchInput+0x11a>
 8000e74:	2b06      	cmp	r3, #6
 8000e76:	f300 8084 	bgt.w	8000f82 <handleTouchInput+0x14e>
 8000e7a:	2b01      	cmp	r3, #1
 8000e7c:	d005      	beq.n	8000e8a <handleTouchInput+0x56>
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	dd7f      	ble.n	8000f82 <handleTouchInput+0x14e>
 8000e82:	3b02      	subs	r3, #2
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	d87c      	bhi.n	8000f82 <handleTouchInput+0x14e>
 8000e88:	e04f      	b.n	8000f2a <handleTouchInput+0xf6>
    	case APP_STATE_MENU:
			// --- Start Timer on Game Start ---
			// Check Button 1 (Left Button - Should be 1 Player)
			if (isTouchInside(touchData.x, touchData.y, BUTTON1_X, BUTTON1_Y, BUTTON_WIDTH, BUTTON_HEIGHT)) {
 8000e8a:	8838      	ldrh	r0, [r7, #0]
 8000e8c:	8879      	ldrh	r1, [r7, #2]
 8000e8e:	2332      	movs	r3, #50	@ 0x32
 8000e90:	9301      	str	r3, [sp, #4]
 8000e92:	2364      	movs	r3, #100	@ 0x64
 8000e94:	9300      	str	r3, [sp, #0]
 8000e96:	2369      	movs	r3, #105	@ 0x69
 8000e98:	220a      	movs	r2, #10
 8000e9a:	f000 f88f 	bl	8000fbc <isTouchInside>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d01a      	beq.n	8000eda <handleTouchInput+0xa6>
				printf("Button 1 (1 Player) Selected!\n");
 8000ea4:	483e      	ldr	r0, [pc, #248]	@ (8000fa0 <handleTouchInput+0x16c>)
 8000ea6:	f006 f9af 	bl	8007208 <puts>
				isOnePlayerMode = true;
 8000eaa:	4b3e      	ldr	r3, [pc, #248]	@ (8000fa4 <handleTouchInput+0x170>)
 8000eac:	2201      	movs	r2, #1
 8000eae:	701a      	strb	r2, [r3, #0]
				initializeGameBoard();
 8000eb0:	f7ff fcca 	bl	8000848 <initializeGameBoard>
				currentPlayer = SLOT_PLAYER1;
 8000eb4:	4b3c      	ldr	r3, [pc, #240]	@ (8000fa8 <handleTouchInput+0x174>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	701a      	strb	r2, [r3, #0]
				currentColumn = BOARD_COLS / 2;
 8000eba:	4b3c      	ldr	r3, [pc, #240]	@ (8000fac <handleTouchInput+0x178>)
 8000ebc:	2203      	movs	r2, #3
 8000ebe:	701a      	strb	r2, [r3, #0]
				roundStartTime = HAL_GetTick();
 8000ec0:	f002 fc94 	bl	80037ec <HAL_GetTick>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	4a3a      	ldr	r2, [pc, #232]	@ (8000fb0 <handleTouchInput+0x17c>)
 8000ec8:	6013      	str	r3, [r2, #0]
				currentAppState = APP_STATE_GAME_P1_TURN; // Start P1 turn (Human)
 8000eca:	4b34      	ldr	r3, [pc, #208]	@ (8000f9c <handleTouchInput+0x168>)
 8000ecc:	2202      	movs	r2, #2
 8000ece:	701a      	strb	r2, [r3, #0]
				drawGameBoard();
 8000ed0:	f7ff fce6 	bl	80008a0 <drawGameBoard>
				drawPreviewCoin();
 8000ed4:	f7ff fe50 	bl	8000b78 <drawPreviewCoin>
				roundStartTime = HAL_GetTick();
				currentAppState = APP_STATE_GAME_P1_TURN; // Start P1 turn
				drawGameBoard();
				drawPreviewCoin();
			}
			break; // End of APP_STATE_MENU case
 8000ed8:	e055      	b.n	8000f86 <handleTouchInput+0x152>
			else if (isTouchInside(touchData.x, touchData.y, BUTTON2_X, BUTTON2_Y, BUTTON_WIDTH, BUTTON_HEIGHT)) {
 8000eda:	8838      	ldrh	r0, [r7, #0]
 8000edc:	8879      	ldrh	r1, [r7, #2]
 8000ede:	2332      	movs	r3, #50	@ 0x32
 8000ee0:	9301      	str	r3, [sp, #4]
 8000ee2:	2364      	movs	r3, #100	@ 0x64
 8000ee4:	9300      	str	r3, [sp, #0]
 8000ee6:	2369      	movs	r3, #105	@ 0x69
 8000ee8:	2282      	movs	r2, #130	@ 0x82
 8000eea:	f000 f867 	bl	8000fbc <isTouchInside>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d048      	beq.n	8000f86 <handleTouchInput+0x152>
				printf("Button 2 (2 Player) Selected!\n");
 8000ef4:	482f      	ldr	r0, [pc, #188]	@ (8000fb4 <handleTouchInput+0x180>)
 8000ef6:	f006 f987 	bl	8007208 <puts>
				isOnePlayerMode = false;
 8000efa:	4b2a      	ldr	r3, [pc, #168]	@ (8000fa4 <handleTouchInput+0x170>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	701a      	strb	r2, [r3, #0]
				initializeGameBoard();
 8000f00:	f7ff fca2 	bl	8000848 <initializeGameBoard>
				currentPlayer = SLOT_PLAYER1;
 8000f04:	4b28      	ldr	r3, [pc, #160]	@ (8000fa8 <handleTouchInput+0x174>)
 8000f06:	2201      	movs	r2, #1
 8000f08:	701a      	strb	r2, [r3, #0]
				currentColumn = BOARD_COLS / 2;
 8000f0a:	4b28      	ldr	r3, [pc, #160]	@ (8000fac <handleTouchInput+0x178>)
 8000f0c:	2203      	movs	r2, #3
 8000f0e:	701a      	strb	r2, [r3, #0]
				roundStartTime = HAL_GetTick();
 8000f10:	f002 fc6c 	bl	80037ec <HAL_GetTick>
 8000f14:	4603      	mov	r3, r0
 8000f16:	4a26      	ldr	r2, [pc, #152]	@ (8000fb0 <handleTouchInput+0x17c>)
 8000f18:	6013      	str	r3, [r2, #0]
				currentAppState = APP_STATE_GAME_P1_TURN; // Start P1 turn
 8000f1a:	4b20      	ldr	r3, [pc, #128]	@ (8000f9c <handleTouchInput+0x168>)
 8000f1c:	2202      	movs	r2, #2
 8000f1e:	701a      	strb	r2, [r3, #0]
				drawGameBoard();
 8000f20:	f7ff fcbe 	bl	80008a0 <drawGameBoard>
				drawPreviewCoin();
 8000f24:	f7ff fe28 	bl	8000b78 <drawPreviewCoin>
			break; // End of APP_STATE_MENU case
 8000f28:	e02d      	b.n	8000f86 <handleTouchInput+0x152>

        case APP_STATE_GAME_P1_TURN:
        case APP_STATE_GAME_P2_TURN:
             // Only handle touch for moving the preview coin in 2P mode
             // or if it's P1's turn in 1P mode
             if (!isOnePlayerMode || currentPlayer == SLOT_PLAYER1) {
 8000f2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000fa4 <handleTouchInput+0x170>)
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	f083 0301 	eor.w	r3, r3, #1
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d103      	bne.n	8000f40 <handleTouchInput+0x10c>
 8000f38:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa8 <handleTouchInput+0x174>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	2b01      	cmp	r3, #1
 8000f3e:	d124      	bne.n	8000f8a <handleTouchInput+0x156>
                  handleGameTouchInput(touchData.x, touchData.y);
 8000f40:	883b      	ldrh	r3, [r7, #0]
 8000f42:	887a      	ldrh	r2, [r7, #2]
 8000f44:	4611      	mov	r1, r2
 8000f46:	4618      	mov	r0, r3
 8000f48:	f000 f866 	bl	8001018 <handleGameTouchInput>
             }
             break;
 8000f4c:	e01d      	b.n	8000f8a <handleTouchInput+0x156>

        case APP_STATE_GAME_OVER:
             // --- Handle Restart Button ---
             if (isTouchInside(touchData.x, touchData.y, RESTART_BUTTON_X, RESTART_BUTTON_Y, RESTART_BUTTON_WIDTH, RESTART_BUTTON_HEIGHT)) {
 8000f4e:	8838      	ldrh	r0, [r7, #0]
 8000f50:	8879      	ldrh	r1, [r7, #2]
 8000f52:	2328      	movs	r3, #40	@ 0x28
 8000f54:	9301      	str	r3, [sp, #4]
 8000f56:	2378      	movs	r3, #120	@ 0x78
 8000f58:	9300      	str	r3, [sp, #0]
 8000f5a:	23fa      	movs	r3, #250	@ 0xfa
 8000f5c:	223c      	movs	r2, #60	@ 0x3c
 8000f5e:	f000 f82d 	bl	8000fbc <isTouchInside>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d012      	beq.n	8000f8e <handleTouchInput+0x15a>
                  printf("Restart Button Pressed.\n");
 8000f68:	4813      	ldr	r0, [pc, #76]	@ (8000fb8 <handleTouchInput+0x184>)
 8000f6a:	f006 f94d 	bl	8007208 <puts>
                  currentAppState = APP_STATE_MENU;
 8000f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f9c <handleTouchInput+0x168>)
 8000f70:	2201      	movs	r2, #1
 8000f72:	701a      	strb	r2, [r3, #0]
                  // No need to reset scores here, they persist
                  drawMenuScreen(); // Go back to main menu
 8000f74:	f7ff fbe2 	bl	800073c <drawMenuScreen>
             }
             break;
 8000f78:	e009      	b.n	8000f8e <handleTouchInput+0x15a>
    if (touchState != STMPE811_State_Pressed) return;
 8000f7a:	bf00      	nop
 8000f7c:	e008      	b.n	8000f90 <handleTouchInput+0x15c>
    if (currentTime - lastTouchMoveTime < TOUCH_MOVE_DEBOUNCE) return;
 8000f7e:	bf00      	nop
 8000f80:	e006      	b.n	8000f90 <handleTouchInput+0x15c>

        default:
            break;
 8000f82:	bf00      	nop
 8000f84:	e004      	b.n	8000f90 <handleTouchInput+0x15c>
			break; // End of APP_STATE_MENU case
 8000f86:	bf00      	nop
 8000f88:	e002      	b.n	8000f90 <handleTouchInput+0x15c>
             break;
 8000f8a:	bf00      	nop
 8000f8c:	e000      	b.n	8000f90 <handleTouchInput+0x15c>
             break;
 8000f8e:	bf00      	nop
    }
	    //addSchedulerEvent(TOUCH_POLLING_EVENT);
	     // Clear FIFO after processing a press that was acted upon
	     //I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
	     //I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
}
 8000f90:	3710      	adds	r7, #16
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	200000ec 	.word	0x200000ec
 8000f9c:	2000009c 	.word	0x2000009c
 8000fa0:	08008478 	.word	0x08008478
 8000fa4:	200000e9 	.word	0x200000e9
 8000fa8:	200000d2 	.word	0x200000d2
 8000fac:	20000000 	.word	0x20000000
 8000fb0:	200000e0 	.word	0x200000e0
 8000fb4:	08008498 	.word	0x08008498
 8000fb8:	080084b8 	.word	0x080084b8

08000fbc <isTouchInside>:



// Check if touch coordinates are within a button's bounds
bool isTouchInside(uint16_t touchX, uint16_t touchY, uint16_t btnX, uint16_t btnY, uint16_t btnW, uint16_t btnH) {
 8000fbc:	b490      	push	{r4, r7}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4604      	mov	r4, r0
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	4611      	mov	r1, r2
 8000fc8:	461a      	mov	r2, r3
 8000fca:	4623      	mov	r3, r4
 8000fcc:	80fb      	strh	r3, [r7, #6]
 8000fce:	4603      	mov	r3, r0
 8000fd0:	80bb      	strh	r3, [r7, #4]
 8000fd2:	460b      	mov	r3, r1
 8000fd4:	807b      	strh	r3, [r7, #2]
 8000fd6:	4613      	mov	r3, r2
 8000fd8:	803b      	strh	r3, [r7, #0]
    return (touchX >= btnX && touchX < (btnX + btnW) &&
            touchY >= btnY && touchY < (btnY + btnH));
 8000fda:	88fa      	ldrh	r2, [r7, #6]
 8000fdc:	887b      	ldrh	r3, [r7, #2]
 8000fde:	429a      	cmp	r2, r3
 8000fe0:	d311      	bcc.n	8001006 <isTouchInside+0x4a>
    return (touchX >= btnX && touchX < (btnX + btnW) &&
 8000fe2:	88fa      	ldrh	r2, [r7, #6]
 8000fe4:	8879      	ldrh	r1, [r7, #2]
 8000fe6:	8a3b      	ldrh	r3, [r7, #16]
 8000fe8:	440b      	add	r3, r1
 8000fea:	429a      	cmp	r2, r3
 8000fec:	da0b      	bge.n	8001006 <isTouchInside+0x4a>
 8000fee:	88ba      	ldrh	r2, [r7, #4]
 8000ff0:	883b      	ldrh	r3, [r7, #0]
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	d307      	bcc.n	8001006 <isTouchInside+0x4a>
            touchY >= btnY && touchY < (btnY + btnH));
 8000ff6:	88ba      	ldrh	r2, [r7, #4]
 8000ff8:	8839      	ldrh	r1, [r7, #0]
 8000ffa:	8abb      	ldrh	r3, [r7, #20]
 8000ffc:	440b      	add	r3, r1
 8000ffe:	429a      	cmp	r2, r3
 8001000:	da01      	bge.n	8001006 <isTouchInside+0x4a>
 8001002:	2301      	movs	r3, #1
 8001004:	e000      	b.n	8001008 <isTouchInside+0x4c>
 8001006:	2300      	movs	r3, #0
 8001008:	f003 0301 	and.w	r3, r3, #1
 800100c:	b2db      	uxtb	r3, r3
}
 800100e:	4618      	mov	r0, r3
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bc90      	pop	{r4, r7}
 8001016:	4770      	bx	lr

08001018 <handleGameTouchInput>:

void handleGameTouchInput(uint16_t touchX, uint16_t touchY) {
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	460a      	mov	r2, r1
 8001022:	80fb      	strh	r3, [r7, #6]
 8001024:	4613      	mov	r3, r2
 8001026:	80bb      	strh	r3, [r7, #4]
     // Check if touch is on the left half of the screen
     if (touchX < LCD_PIXEL_WIDTH / 2) {
 8001028:	88fb      	ldrh	r3, [r7, #6]
 800102a:	2b77      	cmp	r3, #119	@ 0x77
 800102c:	d817      	bhi.n	800105e <handleGameTouchInput+0x46>
          // Move Left
          if (currentColumn > 0) {
 800102e:	4b19      	ldr	r3, [pc, #100]	@ (8001094 <handleGameTouchInput+0x7c>)
 8001030:	f993 3000 	ldrsb.w	r3, [r3]
 8001034:	2b00      	cmp	r3, #0
 8001036:	dd29      	ble.n	800108c <handleGameTouchInput+0x74>
                currentColumn--;
 8001038:	4b16      	ldr	r3, [pc, #88]	@ (8001094 <handleGameTouchInput+0x7c>)
 800103a:	f993 3000 	ldrsb.w	r3, [r3]
 800103e:	b2db      	uxtb	r3, r3
 8001040:	3b01      	subs	r3, #1
 8001042:	b2db      	uxtb	r3, r3
 8001044:	b25a      	sxtb	r2, r3
 8001046:	4b13      	ldr	r3, [pc, #76]	@ (8001094 <handleGameTouchInput+0x7c>)
 8001048:	701a      	strb	r2, [r3, #0]
                printf("Preview Coin Moved Left to Column %d\n", currentColumn);
 800104a:	4b12      	ldr	r3, [pc, #72]	@ (8001094 <handleGameTouchInput+0x7c>)
 800104c:	f993 3000 	ldrsb.w	r3, [r3]
 8001050:	4619      	mov	r1, r3
 8001052:	4811      	ldr	r0, [pc, #68]	@ (8001098 <handleGameTouchInput+0x80>)
 8001054:	f006 f870 	bl	8007138 <iprintf>
                drawPreviewCoin(); // Redraw preview coin in new position
 8001058:	f7ff fd8e 	bl	8000b78 <drawPreviewCoin>
                currentColumn++;
                 printf("Preview Coin Moved Right to Column %d\n", currentColumn);
                drawPreviewCoin(); // Redraw preview coin in new position
          }
     }
}
 800105c:	e016      	b.n	800108c <handleGameTouchInput+0x74>
          if (currentColumn < BOARD_COLS - 1) {
 800105e:	4b0d      	ldr	r3, [pc, #52]	@ (8001094 <handleGameTouchInput+0x7c>)
 8001060:	f993 3000 	ldrsb.w	r3, [r3]
 8001064:	2b05      	cmp	r3, #5
 8001066:	dc11      	bgt.n	800108c <handleGameTouchInput+0x74>
                currentColumn++;
 8001068:	4b0a      	ldr	r3, [pc, #40]	@ (8001094 <handleGameTouchInput+0x7c>)
 800106a:	f993 3000 	ldrsb.w	r3, [r3]
 800106e:	b2db      	uxtb	r3, r3
 8001070:	3301      	adds	r3, #1
 8001072:	b2db      	uxtb	r3, r3
 8001074:	b25a      	sxtb	r2, r3
 8001076:	4b07      	ldr	r3, [pc, #28]	@ (8001094 <handleGameTouchInput+0x7c>)
 8001078:	701a      	strb	r2, [r3, #0]
                 printf("Preview Coin Moved Right to Column %d\n", currentColumn);
 800107a:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <handleGameTouchInput+0x7c>)
 800107c:	f993 3000 	ldrsb.w	r3, [r3]
 8001080:	4619      	mov	r1, r3
 8001082:	4806      	ldr	r0, [pc, #24]	@ (800109c <handleGameTouchInput+0x84>)
 8001084:	f006 f858 	bl	8007138 <iprintf>
                drawPreviewCoin(); // Redraw preview coin in new position
 8001088:	f7ff fd76 	bl	8000b78 <drawPreviewCoin>
}
 800108c:	bf00      	nop
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20000000 	.word	0x20000000
 8001098:	080084d0 	.word	0x080084d0
 800109c:	080084f8 	.word	0x080084f8

080010a0 <pollHardwareButton>:

void pollHardwareButton() {
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
    // Check if it's a player's turn state
    if (currentAppState != APP_STATE_GAME_P1_TURN && currentAppState != APP_STATE_GAME_P2_TURN) {
 80010a6:	4b12      	ldr	r3, [pc, #72]	@ (80010f0 <pollHardwareButton+0x50>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	2b02      	cmp	r3, #2
 80010ac:	d003      	beq.n	80010b6 <pollHardwareButton+0x16>
 80010ae:	4b10      	ldr	r3, [pc, #64]	@ (80010f0 <pollHardwareButton+0x50>)
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	2b03      	cmp	r3, #3
 80010b4:	d117      	bne.n	80010e6 <pollHardwareButton+0x46>
        return; // Only handle button presses during game turns
    }

    uint32_t currentTime = HAL_GetTick();
 80010b6:	f002 fb99 	bl	80037ec <HAL_GetTick>
 80010ba:	6078      	str	r0, [r7, #4]

    // Read the button state (Assumes Button_IsPressed() uses HAL_GPIO_ReadPin)
    // Assumes button press pulls LOW (requires internal/external pull-up on PA0)
    if (Button_IsPressed()) { // Or directly: HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET
 80010bc:	f000 fa26 	bl	800150c <Button_IsPressed>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d010      	beq.n	80010e8 <pollHardwareButton+0x48>
    //if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET) { // Check for LOW signal

        // Debounce check
        if (currentTime - lastButtonPressTime > BUTTON_PRESS_DEBOUNCE) {
 80010c6:	4b0b      	ldr	r3, [pc, #44]	@ (80010f4 <pollHardwareButton+0x54>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	687a      	ldr	r2, [r7, #4]
 80010cc:	1ad3      	subs	r3, r2, r3
 80010ce:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80010d2:	d909      	bls.n	80010e8 <pollHardwareButton+0x48>
            lastButtonPressTime = currentTime; // Update time of valid press
 80010d4:	4a07      	ldr	r2, [pc, #28]	@ (80010f4 <pollHardwareButton+0x54>)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6013      	str	r3, [r2, #0]
            printf("HW Button Pressed during game turn.\n");
 80010da:	4807      	ldr	r0, [pc, #28]	@ (80010f8 <pollHardwareButton+0x58>)
 80010dc:	f006 f894 	bl	8007208 <puts>
            dropCoin(); // Trigger the coin drop logic
 80010e0:	f7ff fdb0 	bl	8000c44 <dropCoin>
 80010e4:	e000      	b.n	80010e8 <pollHardwareButton+0x48>
        return; // Only handle button presses during game turns
 80010e6:	bf00      	nop
    } else {
         // Button is not pressed (HIGH signal due to pull-up)
         // Can optionally reset debounce timer here if needed, but usually not necessary
         // lastButtonPressTime = 0; // Allow immediate press after release
    }
}
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	2000009c 	.word	0x2000009c
 80010f4:	200000f0 	.word	0x200000f0
 80010f8:	08008520 	.word	0x08008520

080010fc <handleAITurn>:

void handleAITurn() {
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b086      	sub	sp, #24
 8001100:	af00      	add	r7, sp, #0
    if (currentAppState != APP_STATE_GAME_AI_TURN) {
 8001102:	4b3c      	ldr	r3, [pc, #240]	@ (80011f4 <handleAITurn+0xf8>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b04      	cmp	r3, #4
 8001108:	d16f      	bne.n	80011ea <handleAITurn+0xee>
        return; // Should not happen, but safety check
    }

    printf("AI Thinking...\n");
 800110a:	483b      	ldr	r0, [pc, #236]	@ (80011f8 <handleAITurn+0xfc>)
 800110c:	f006 f87c 	bl	8007208 <puts>
    // Add a small delay for realism?
    HAL_Delay(500); // Example: 500ms thinking time
 8001110:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001114:	f002 fb76 	bl	8003804 <HAL_Delay>

    uint32_t random_val;
    int random_col;
    int available_row;
    int attempts = 0;
 8001118:	2300      	movs	r3, #0
 800111a:	60fb      	str	r3, [r7, #12]
    const int max_attempts = 50; // Safety limit
 800111c:	2332      	movs	r3, #50	@ 0x32
 800111e:	60bb      	str	r3, [r7, #8]

    do {
        // Generate random number
        if (HAL_RNG_GenerateRandomNumber(&hrng, &random_val) != HAL_OK) {
 8001120:	1d3b      	adds	r3, r7, #4
 8001122:	4619      	mov	r1, r3
 8001124:	4835      	ldr	r0, [pc, #212]	@ (80011fc <handleAITurn+0x100>)
 8001126:	f005 f915 	bl	8006354 <HAL_RNG_GenerateRandomNumber>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d005      	beq.n	800113c <handleAITurn+0x40>
             printf("RNG Error!\n");
 8001130:	4833      	ldr	r0, [pc, #204]	@ (8001200 <handleAITurn+0x104>)
 8001132:	f006 f869 	bl	8007208 <puts>
             // Default to a safe move? (e.g., first available column)
             random_col = 0; // Fallback, find first valid column below
 8001136:	2300      	movs	r3, #0
 8001138:	617b      	str	r3, [r7, #20]
             break;
 800113a:	e048      	b.n	80011ce <handleAITurn+0xd2>
        }
        random_col = random_val % BOARD_COLS; // Get column 0-6
 800113c:	6879      	ldr	r1, [r7, #4]
 800113e:	4b31      	ldr	r3, [pc, #196]	@ (8001204 <handleAITurn+0x108>)
 8001140:	fba3 2301 	umull	r2, r3, r3, r1
 8001144:	1aca      	subs	r2, r1, r3
 8001146:	0852      	lsrs	r2, r2, #1
 8001148:	4413      	add	r3, r2
 800114a:	089a      	lsrs	r2, r3, #2
 800114c:	4613      	mov	r3, r2
 800114e:	00db      	lsls	r3, r3, #3
 8001150:	1a9b      	subs	r3, r3, r2
 8001152:	1aca      	subs	r2, r1, r3
 8001154:	617a      	str	r2, [r7, #20]

        // Check if this column is valid
        available_row = findLowestEmptyRow(random_col);
 8001156:	6978      	ldr	r0, [r7, #20]
 8001158:	f7ff fd46 	bl	8000be8 <findLowestEmptyRow>
 800115c:	6138      	str	r0, [r7, #16]

        attempts++;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	3301      	adds	r3, #1
 8001162:	60fb      	str	r3, [r7, #12]
        if (attempts > max_attempts) {
 8001164:	68fa      	ldr	r2, [r7, #12]
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	429a      	cmp	r2, r3
 800116a:	dd2a      	ble.n	80011c2 <handleAITurn+0xc6>
             printf("AI Timeout finding random move, trying linear scan.\n");
 800116c:	4826      	ldr	r0, [pc, #152]	@ (8001208 <handleAITurn+0x10c>)
 800116e:	f006 f84b 	bl	8007208 <puts>
             // Fallback: Find the first available column linearly
             for (random_col = 0; random_col < BOARD_COLS; random_col++) {
 8001172:	2300      	movs	r3, #0
 8001174:	617b      	str	r3, [r7, #20]
 8001176:	e00a      	b.n	800118e <handleAITurn+0x92>
                  available_row = findLowestEmptyRow(random_col);
 8001178:	6978      	ldr	r0, [r7, #20]
 800117a:	f7ff fd35 	bl	8000be8 <findLowestEmptyRow>
 800117e:	6138      	str	r0, [r7, #16]
                  if (available_row != -1) break; // Found one
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001186:	d106      	bne.n	8001196 <handleAITurn+0x9a>
             for (random_col = 0; random_col < BOARD_COLS; random_col++) {
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	3301      	adds	r3, #1
 800118c:	617b      	str	r3, [r7, #20]
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	2b06      	cmp	r3, #6
 8001192:	ddf1      	ble.n	8001178 <handleAITurn+0x7c>
 8001194:	e000      	b.n	8001198 <handleAITurn+0x9c>
                  if (available_row != -1) break; // Found one
 8001196:	bf00      	nop
             }
             // If still no valid column, something is wrong (should have tied)
             if (available_row == -1) {
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800119e:	d115      	bne.n	80011cc <handleAITurn+0xd0>
                  printf("AI Error: No valid moves found on full(?) board.\n");
 80011a0:	481a      	ldr	r0, [pc, #104]	@ (800120c <handleAITurn+0x110>)
 80011a2:	f006 f831 	bl	8007208 <puts>
                  // Maybe force a tie state?
                  currentAppState = APP_STATE_GAME_OVER;
 80011a6:	4b13      	ldr	r3, [pc, #76]	@ (80011f4 <handleAITurn+0xf8>)
 80011a8:	2206      	movs	r2, #6
 80011aa:	701a      	strb	r2, [r3, #0]
                  roundWinner = SLOT_EMPTY;
 80011ac:	4b18      	ldr	r3, [pc, #96]	@ (8001210 <handleAITurn+0x114>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	701a      	strb	r2, [r3, #0]
                  roundEndTime = HAL_GetTick();
 80011b2:	f002 fb1b 	bl	80037ec <HAL_GetTick>
 80011b6:	4603      	mov	r3, r0
 80011b8:	4a16      	ldr	r2, [pc, #88]	@ (8001214 <handleAITurn+0x118>)
 80011ba:	6013      	str	r3, [r2, #0]
                  drawGameOverScreen();
 80011bc:	f7ff fbc2 	bl	8000944 <drawGameOverScreen>
                  return;
 80011c0:	e014      	b.n	80011ec <handleAITurn+0xf0>
             }
             break; // Exit loop with linearly found column
        }

    } while (available_row == -1); // Keep trying if random column was full
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80011c8:	d0aa      	beq.n	8001120 <handleAITurn+0x24>
 80011ca:	e000      	b.n	80011ce <handleAITurn+0xd2>
             break; // Exit loop with linearly found column
 80011cc:	bf00      	nop

    // We have a valid column (random_col)
    currentColumn = random_col; // Set the column the AI will drop into
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	b25a      	sxtb	r2, r3
 80011d2:	4b11      	ldr	r3, [pc, #68]	@ (8001218 <handleAITurn+0x11c>)
 80011d4:	701a      	strb	r2, [r3, #0]
    printf("AI chooses column %d\n", currentColumn);
 80011d6:	4b10      	ldr	r3, [pc, #64]	@ (8001218 <handleAITurn+0x11c>)
 80011d8:	f993 3000 	ldrsb.w	r3, [r3]
 80011dc:	4619      	mov	r1, r3
 80011de:	480f      	ldr	r0, [pc, #60]	@ (800121c <handleAITurn+0x120>)
 80011e0:	f005 ffaa 	bl	8007138 <iprintf>
    dropCoin(); // Execute the drop
 80011e4:	f7ff fd2e 	bl	8000c44 <dropCoin>
 80011e8:	e000      	b.n	80011ec <handleAITurn+0xf0>
        return; // Should not happen, but safety check
 80011ea:	bf00      	nop
}
 80011ec:	3718      	adds	r7, #24
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	2000009c 	.word	0x2000009c
 80011f8:	08008544 	.word	0x08008544
 80011fc:	20025b2c 	.word	0x20025b2c
 8001200:	08008554 	.word	0x08008554
 8001204:	24924925 	.word	0x24924925
 8001208:	08008560 	.word	0x08008560
 800120c:	08008594 	.word	0x08008594
 8001210:	200000e8 	.word	0x200000e8
 8001214:	200000e4 	.word	0x200000e4
 8001218:	20000000 	.word	0x20000000
 800121c:	080085c8 	.word	0x080085c8

08001220 <checkWin>:

bool checkWin(SlotState_t player) {
 8001220:	b480      	push	{r7}
 8001222:	b08b      	sub	sp, #44	@ 0x2c
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	71fb      	strb	r3, [r7, #7]
    // Check horizontal win
    for (int r = 0; r < BOARD_ROWS; r++) {
 800122a:	2300      	movs	r3, #0
 800122c:	627b      	str	r3, [r7, #36]	@ 0x24
 800122e:	e040      	b.n	80012b2 <checkWin+0x92>
        for (int c = 0; c <= BOARD_COLS - 4; c++) {
 8001230:	2300      	movs	r3, #0
 8001232:	623b      	str	r3, [r7, #32]
 8001234:	e037      	b.n	80012a6 <checkWin+0x86>
            if (gameBoard[r][c] == player &&
 8001236:	4991      	ldr	r1, [pc, #580]	@ (800147c <checkWin+0x25c>)
 8001238:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800123a:	4613      	mov	r3, r2
 800123c:	00db      	lsls	r3, r3, #3
 800123e:	1a9b      	subs	r3, r3, r2
 8001240:	18ca      	adds	r2, r1, r3
 8001242:	6a3b      	ldr	r3, [r7, #32]
 8001244:	4413      	add	r3, r2
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	79fa      	ldrb	r2, [r7, #7]
 800124a:	429a      	cmp	r2, r3
 800124c:	d128      	bne.n	80012a0 <checkWin+0x80>
                gameBoard[r][c+1] == player &&
 800124e:	6a3b      	ldr	r3, [r7, #32]
 8001250:	1c59      	adds	r1, r3, #1
 8001252:	488a      	ldr	r0, [pc, #552]	@ (800147c <checkWin+0x25c>)
 8001254:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001256:	4613      	mov	r3, r2
 8001258:	00db      	lsls	r3, r3, #3
 800125a:	1a9b      	subs	r3, r3, r2
 800125c:	4403      	add	r3, r0
 800125e:	440b      	add	r3, r1
 8001260:	781b      	ldrb	r3, [r3, #0]
            if (gameBoard[r][c] == player &&
 8001262:	79fa      	ldrb	r2, [r7, #7]
 8001264:	429a      	cmp	r2, r3
 8001266:	d11b      	bne.n	80012a0 <checkWin+0x80>
                gameBoard[r][c+2] == player &&
 8001268:	6a3b      	ldr	r3, [r7, #32]
 800126a:	1c99      	adds	r1, r3, #2
 800126c:	4883      	ldr	r0, [pc, #524]	@ (800147c <checkWin+0x25c>)
 800126e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001270:	4613      	mov	r3, r2
 8001272:	00db      	lsls	r3, r3, #3
 8001274:	1a9b      	subs	r3, r3, r2
 8001276:	4403      	add	r3, r0
 8001278:	440b      	add	r3, r1
 800127a:	781b      	ldrb	r3, [r3, #0]
                gameBoard[r][c+1] == player &&
 800127c:	79fa      	ldrb	r2, [r7, #7]
 800127e:	429a      	cmp	r2, r3
 8001280:	d10e      	bne.n	80012a0 <checkWin+0x80>
                gameBoard[r][c+3] == player) {
 8001282:	6a3b      	ldr	r3, [r7, #32]
 8001284:	1cd9      	adds	r1, r3, #3
 8001286:	487d      	ldr	r0, [pc, #500]	@ (800147c <checkWin+0x25c>)
 8001288:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800128a:	4613      	mov	r3, r2
 800128c:	00db      	lsls	r3, r3, #3
 800128e:	1a9b      	subs	r3, r3, r2
 8001290:	4403      	add	r3, r0
 8001292:	440b      	add	r3, r1
 8001294:	781b      	ldrb	r3, [r3, #0]
                gameBoard[r][c+2] == player &&
 8001296:	79fa      	ldrb	r2, [r7, #7]
 8001298:	429a      	cmp	r2, r3
 800129a:	d101      	bne.n	80012a0 <checkWin+0x80>
                return true;
 800129c:	2301      	movs	r3, #1
 800129e:	e0e7      	b.n	8001470 <checkWin+0x250>
        for (int c = 0; c <= BOARD_COLS - 4; c++) {
 80012a0:	6a3b      	ldr	r3, [r7, #32]
 80012a2:	3301      	adds	r3, #1
 80012a4:	623b      	str	r3, [r7, #32]
 80012a6:	6a3b      	ldr	r3, [r7, #32]
 80012a8:	2b03      	cmp	r3, #3
 80012aa:	ddc4      	ble.n	8001236 <checkWin+0x16>
    for (int r = 0; r < BOARD_ROWS; r++) {
 80012ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ae:	3301      	adds	r3, #1
 80012b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80012b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012b4:	2b05      	cmp	r3, #5
 80012b6:	ddbb      	ble.n	8001230 <checkWin+0x10>
            }
        }
    }

    // Check vertical win
    for (int r = 0; r <= BOARD_ROWS - 4; r++) {
 80012b8:	2300      	movs	r3, #0
 80012ba:	61fb      	str	r3, [r7, #28]
 80012bc:	e040      	b.n	8001340 <checkWin+0x120>
        for (int c = 0; c < BOARD_COLS; c++) {
 80012be:	2300      	movs	r3, #0
 80012c0:	61bb      	str	r3, [r7, #24]
 80012c2:	e037      	b.n	8001334 <checkWin+0x114>
            if (gameBoard[r][c] == player &&
 80012c4:	496d      	ldr	r1, [pc, #436]	@ (800147c <checkWin+0x25c>)
 80012c6:	69fa      	ldr	r2, [r7, #28]
 80012c8:	4613      	mov	r3, r2
 80012ca:	00db      	lsls	r3, r3, #3
 80012cc:	1a9b      	subs	r3, r3, r2
 80012ce:	18ca      	adds	r2, r1, r3
 80012d0:	69bb      	ldr	r3, [r7, #24]
 80012d2:	4413      	add	r3, r2
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	79fa      	ldrb	r2, [r7, #7]
 80012d8:	429a      	cmp	r2, r3
 80012da:	d128      	bne.n	800132e <checkWin+0x10e>
                gameBoard[r+1][c] == player &&
 80012dc:	69fb      	ldr	r3, [r7, #28]
 80012de:	1c5a      	adds	r2, r3, #1
 80012e0:	4966      	ldr	r1, [pc, #408]	@ (800147c <checkWin+0x25c>)
 80012e2:	4613      	mov	r3, r2
 80012e4:	00db      	lsls	r3, r3, #3
 80012e6:	1a9b      	subs	r3, r3, r2
 80012e8:	18ca      	adds	r2, r1, r3
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	4413      	add	r3, r2
 80012ee:	781b      	ldrb	r3, [r3, #0]
            if (gameBoard[r][c] == player &&
 80012f0:	79fa      	ldrb	r2, [r7, #7]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d11b      	bne.n	800132e <checkWin+0x10e>
                gameBoard[r+2][c] == player &&
 80012f6:	69fb      	ldr	r3, [r7, #28]
 80012f8:	1c9a      	adds	r2, r3, #2
 80012fa:	4960      	ldr	r1, [pc, #384]	@ (800147c <checkWin+0x25c>)
 80012fc:	4613      	mov	r3, r2
 80012fe:	00db      	lsls	r3, r3, #3
 8001300:	1a9b      	subs	r3, r3, r2
 8001302:	18ca      	adds	r2, r1, r3
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	4413      	add	r3, r2
 8001308:	781b      	ldrb	r3, [r3, #0]
                gameBoard[r+1][c] == player &&
 800130a:	79fa      	ldrb	r2, [r7, #7]
 800130c:	429a      	cmp	r2, r3
 800130e:	d10e      	bne.n	800132e <checkWin+0x10e>
                gameBoard[r+3][c] == player) {
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	1cda      	adds	r2, r3, #3
 8001314:	4959      	ldr	r1, [pc, #356]	@ (800147c <checkWin+0x25c>)
 8001316:	4613      	mov	r3, r2
 8001318:	00db      	lsls	r3, r3, #3
 800131a:	1a9b      	subs	r3, r3, r2
 800131c:	18ca      	adds	r2, r1, r3
 800131e:	69bb      	ldr	r3, [r7, #24]
 8001320:	4413      	add	r3, r2
 8001322:	781b      	ldrb	r3, [r3, #0]
                gameBoard[r+2][c] == player &&
 8001324:	79fa      	ldrb	r2, [r7, #7]
 8001326:	429a      	cmp	r2, r3
 8001328:	d101      	bne.n	800132e <checkWin+0x10e>
                return true;
 800132a:	2301      	movs	r3, #1
 800132c:	e0a0      	b.n	8001470 <checkWin+0x250>
        for (int c = 0; c < BOARD_COLS; c++) {
 800132e:	69bb      	ldr	r3, [r7, #24]
 8001330:	3301      	adds	r3, #1
 8001332:	61bb      	str	r3, [r7, #24]
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	2b06      	cmp	r3, #6
 8001338:	ddc4      	ble.n	80012c4 <checkWin+0xa4>
    for (int r = 0; r <= BOARD_ROWS - 4; r++) {
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	3301      	adds	r3, #1
 800133e:	61fb      	str	r3, [r7, #28]
 8001340:	69fb      	ldr	r3, [r7, #28]
 8001342:	2b02      	cmp	r3, #2
 8001344:	ddbb      	ble.n	80012be <checkWin+0x9e>
            }
        }
    }

    // Check diagonal win (down-right)
    for (int r = 0; r <= BOARD_ROWS - 4; r++) {
 8001346:	2300      	movs	r3, #0
 8001348:	617b      	str	r3, [r7, #20]
 800134a:	e043      	b.n	80013d4 <checkWin+0x1b4>
        for (int c = 0; c <= BOARD_COLS - 4; c++) {
 800134c:	2300      	movs	r3, #0
 800134e:	613b      	str	r3, [r7, #16]
 8001350:	e03a      	b.n	80013c8 <checkWin+0x1a8>
            if (gameBoard[r][c] == player &&
 8001352:	494a      	ldr	r1, [pc, #296]	@ (800147c <checkWin+0x25c>)
 8001354:	697a      	ldr	r2, [r7, #20]
 8001356:	4613      	mov	r3, r2
 8001358:	00db      	lsls	r3, r3, #3
 800135a:	1a9b      	subs	r3, r3, r2
 800135c:	18ca      	adds	r2, r1, r3
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	4413      	add	r3, r2
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	79fa      	ldrb	r2, [r7, #7]
 8001366:	429a      	cmp	r2, r3
 8001368:	d12b      	bne.n	80013c2 <checkWin+0x1a2>
                gameBoard[r+1][c+1] == player &&
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	1c5a      	adds	r2, r3, #1
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	1c59      	adds	r1, r3, #1
 8001372:	4842      	ldr	r0, [pc, #264]	@ (800147c <checkWin+0x25c>)
 8001374:	4613      	mov	r3, r2
 8001376:	00db      	lsls	r3, r3, #3
 8001378:	1a9b      	subs	r3, r3, r2
 800137a:	4403      	add	r3, r0
 800137c:	440b      	add	r3, r1
 800137e:	781b      	ldrb	r3, [r3, #0]
            if (gameBoard[r][c] == player &&
 8001380:	79fa      	ldrb	r2, [r7, #7]
 8001382:	429a      	cmp	r2, r3
 8001384:	d11d      	bne.n	80013c2 <checkWin+0x1a2>
                gameBoard[r+2][c+2] == player &&
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	1c9a      	adds	r2, r3, #2
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	1c99      	adds	r1, r3, #2
 800138e:	483b      	ldr	r0, [pc, #236]	@ (800147c <checkWin+0x25c>)
 8001390:	4613      	mov	r3, r2
 8001392:	00db      	lsls	r3, r3, #3
 8001394:	1a9b      	subs	r3, r3, r2
 8001396:	4403      	add	r3, r0
 8001398:	440b      	add	r3, r1
 800139a:	781b      	ldrb	r3, [r3, #0]
                gameBoard[r+1][c+1] == player &&
 800139c:	79fa      	ldrb	r2, [r7, #7]
 800139e:	429a      	cmp	r2, r3
 80013a0:	d10f      	bne.n	80013c2 <checkWin+0x1a2>
                gameBoard[r+3][c+3] == player) {
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	1cda      	adds	r2, r3, #3
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	1cd9      	adds	r1, r3, #3
 80013aa:	4834      	ldr	r0, [pc, #208]	@ (800147c <checkWin+0x25c>)
 80013ac:	4613      	mov	r3, r2
 80013ae:	00db      	lsls	r3, r3, #3
 80013b0:	1a9b      	subs	r3, r3, r2
 80013b2:	4403      	add	r3, r0
 80013b4:	440b      	add	r3, r1
 80013b6:	781b      	ldrb	r3, [r3, #0]
                gameBoard[r+2][c+2] == player &&
 80013b8:	79fa      	ldrb	r2, [r7, #7]
 80013ba:	429a      	cmp	r2, r3
 80013bc:	d101      	bne.n	80013c2 <checkWin+0x1a2>
                return true;
 80013be:	2301      	movs	r3, #1
 80013c0:	e056      	b.n	8001470 <checkWin+0x250>
        for (int c = 0; c <= BOARD_COLS - 4; c++) {
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	3301      	adds	r3, #1
 80013c6:	613b      	str	r3, [r7, #16]
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	2b03      	cmp	r3, #3
 80013cc:	ddc1      	ble.n	8001352 <checkWin+0x132>
    for (int r = 0; r <= BOARD_ROWS - 4; r++) {
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	3301      	adds	r3, #1
 80013d2:	617b      	str	r3, [r7, #20]
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	2b02      	cmp	r3, #2
 80013d8:	ddb8      	ble.n	800134c <checkWin+0x12c>
            }
        }
    }

    // Check diagonal win (up-right)
    for (int r = 3; r < BOARD_ROWS; r++) {
 80013da:	2303      	movs	r3, #3
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	e043      	b.n	8001468 <checkWin+0x248>
        for (int c = 0; c <= BOARD_COLS - 4; c++) {
 80013e0:	2300      	movs	r3, #0
 80013e2:	60bb      	str	r3, [r7, #8]
 80013e4:	e03a      	b.n	800145c <checkWin+0x23c>
            if (gameBoard[r][c] == player &&
 80013e6:	4925      	ldr	r1, [pc, #148]	@ (800147c <checkWin+0x25c>)
 80013e8:	68fa      	ldr	r2, [r7, #12]
 80013ea:	4613      	mov	r3, r2
 80013ec:	00db      	lsls	r3, r3, #3
 80013ee:	1a9b      	subs	r3, r3, r2
 80013f0:	18ca      	adds	r2, r1, r3
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	4413      	add	r3, r2
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	79fa      	ldrb	r2, [r7, #7]
 80013fa:	429a      	cmp	r2, r3
 80013fc:	d12b      	bne.n	8001456 <checkWin+0x236>
                gameBoard[r-1][c+1] == player &&
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	1e5a      	subs	r2, r3, #1
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	1c59      	adds	r1, r3, #1
 8001406:	481d      	ldr	r0, [pc, #116]	@ (800147c <checkWin+0x25c>)
 8001408:	4613      	mov	r3, r2
 800140a:	00db      	lsls	r3, r3, #3
 800140c:	1a9b      	subs	r3, r3, r2
 800140e:	4403      	add	r3, r0
 8001410:	440b      	add	r3, r1
 8001412:	781b      	ldrb	r3, [r3, #0]
            if (gameBoard[r][c] == player &&
 8001414:	79fa      	ldrb	r2, [r7, #7]
 8001416:	429a      	cmp	r2, r3
 8001418:	d11d      	bne.n	8001456 <checkWin+0x236>
                gameBoard[r-2][c+2] == player &&
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	1e9a      	subs	r2, r3, #2
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	1c99      	adds	r1, r3, #2
 8001422:	4816      	ldr	r0, [pc, #88]	@ (800147c <checkWin+0x25c>)
 8001424:	4613      	mov	r3, r2
 8001426:	00db      	lsls	r3, r3, #3
 8001428:	1a9b      	subs	r3, r3, r2
 800142a:	4403      	add	r3, r0
 800142c:	440b      	add	r3, r1
 800142e:	781b      	ldrb	r3, [r3, #0]
                gameBoard[r-1][c+1] == player &&
 8001430:	79fa      	ldrb	r2, [r7, #7]
 8001432:	429a      	cmp	r2, r3
 8001434:	d10f      	bne.n	8001456 <checkWin+0x236>
                gameBoard[r-3][c+3] == player) {
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	1eda      	subs	r2, r3, #3
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	1cd9      	adds	r1, r3, #3
 800143e:	480f      	ldr	r0, [pc, #60]	@ (800147c <checkWin+0x25c>)
 8001440:	4613      	mov	r3, r2
 8001442:	00db      	lsls	r3, r3, #3
 8001444:	1a9b      	subs	r3, r3, r2
 8001446:	4403      	add	r3, r0
 8001448:	440b      	add	r3, r1
 800144a:	781b      	ldrb	r3, [r3, #0]
                gameBoard[r-2][c+2] == player &&
 800144c:	79fa      	ldrb	r2, [r7, #7]
 800144e:	429a      	cmp	r2, r3
 8001450:	d101      	bne.n	8001456 <checkWin+0x236>
                return true;
 8001452:	2301      	movs	r3, #1
 8001454:	e00c      	b.n	8001470 <checkWin+0x250>
        for (int c = 0; c <= BOARD_COLS - 4; c++) {
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	3301      	adds	r3, #1
 800145a:	60bb      	str	r3, [r7, #8]
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	2b03      	cmp	r3, #3
 8001460:	ddc1      	ble.n	80013e6 <checkWin+0x1c6>
    for (int r = 3; r < BOARD_ROWS; r++) {
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	3301      	adds	r3, #1
 8001466:	60fb      	str	r3, [r7, #12]
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	2b05      	cmp	r3, #5
 800146c:	ddb8      	ble.n	80013e0 <checkWin+0x1c0>
            }
        }
    }

    return false; // No win condition found
 800146e:	2300      	movs	r3, #0
}
 8001470:	4618      	mov	r0, r3
 8001472:	372c      	adds	r7, #44	@ 0x2c
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr
 800147c:	200000a8 	.word	0x200000a8

08001480 <checkTie>:

bool checkTie(void) {
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
    // If any slot in the top row is empty, the board isn't full
    for (int c = 0; c < BOARD_COLS; c++) {
 8001486:	2300      	movs	r3, #0
 8001488:	607b      	str	r3, [r7, #4]
 800148a:	e00a      	b.n	80014a2 <checkTie+0x22>
        if (gameBoard[0][c] == SLOT_EMPTY) {
 800148c:	4a0a      	ldr	r2, [pc, #40]	@ (80014b8 <checkTie+0x38>)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4413      	add	r3, r2
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d101      	bne.n	800149c <checkTie+0x1c>
            return false;
 8001498:	2300      	movs	r3, #0
 800149a:	e006      	b.n	80014aa <checkTie+0x2a>
    for (int c = 0; c < BOARD_COLS; c++) {
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	3301      	adds	r3, #1
 80014a0:	607b      	str	r3, [r7, #4]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2b06      	cmp	r3, #6
 80014a6:	ddf1      	ble.n	800148c <checkTie+0xc>
        }
    }
    // If we get here, the top row is full, so the board is full
    return true;
 80014a8:	2301      	movs	r3, #1
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	200000a8 	.word	0x200000a8

080014bc <Button_Init>:

#include "Button_Driver.h"



void Button_Init(void) {
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80014c2:	2300      	movs	r3, #0
 80014c4:	603b      	str	r3, [r7, #0]
 80014c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001504 <Button_Init+0x48>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	4a0e      	ldr	r2, [pc, #56]	@ (8001504 <Button_Init+0x48>)
 80014cc:	f043 0301 	orr.w	r3, r3, #1
 80014d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001504 <Button_Init+0x48>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d6:	f003 0301 	and.w	r3, r3, #1
 80014da:	603b      	str	r3, [r7, #0]
 80014dc:	683b      	ldr	r3, [r7, #0]
	GPIO_InitTypeDef buttonConfig;

    // Configure the button pin as input
    buttonConfig.Pin = GPIO_PIN_0;
 80014de:	2301      	movs	r3, #1
 80014e0:	607b      	str	r3, [r7, #4]
    buttonConfig.Mode = GPIO_MODE_INPUT;
 80014e2:	2300      	movs	r3, #0
 80014e4:	60bb      	str	r3, [r7, #8]
    buttonConfig.Pull = GPIO_NOPULL;
 80014e6:	2300      	movs	r3, #0
 80014e8:	60fb      	str	r3, [r7, #12]
    buttonConfig.Speed = GPIO_SPEED_FREQ_LOW;
 80014ea:	2300      	movs	r3, #0
 80014ec:	613b      	str	r3, [r7, #16]
    buttonConfig.Alternate = GPIO_MODE_OUTPUT_OD;
 80014ee:	2311      	movs	r3, #17
 80014f0:	617b      	str	r3, [r7, #20]
    // Enable the clock for the button's GPIO port
    //GPIO_ClockControl(BUTTON_GPIO_PORT, ENABLE);

    // Initialize the GPIO pin
    //GPIO_Init(BUTTON_GPIO_PORT, &buttonConfig);
    HAL_GPIO_Init(GPIOA, &buttonConfig);
 80014f2:	1d3b      	adds	r3, r7, #4
 80014f4:	4619      	mov	r1, r3
 80014f6:	4804      	ldr	r0, [pc, #16]	@ (8001508 <Button_Init+0x4c>)
 80014f8:	f002 fa8e 	bl	8003a18 <HAL_GPIO_Init>
}
 80014fc:	bf00      	nop
 80014fe:	3718      	adds	r7, #24
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	40023800 	.word	0x40023800
 8001508:	40020000 	.word	0x40020000

0800150c <Button_IsPressed>:

bool Button_IsPressed(void) {
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
    // Read the button's state using the GPIO driver
    //uint8_t pinState = GPIO_ReadInputPin(BUTTON_GPIO_PORT, BUTTON_PIN_NUMBER);
    //return (pinState == BUTTON_PRESSED);
	uint32_t pressed = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8001512:	2101      	movs	r1, #1
 8001514:	4807      	ldr	r0, [pc, #28]	@ (8001534 <Button_IsPressed+0x28>)
 8001516:	f002 fd37 	bl	8003f88 <HAL_GPIO_ReadPin>
 800151a:	4603      	mov	r3, r0
 800151c:	607b      	str	r3, [r7, #4]
	if (pressed) {
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <Button_IsPressed+0x1c>
		return BUTTON_PRESSED;
 8001524:	2301      	movs	r3, #1
 8001526:	e000      	b.n	800152a <Button_IsPressed+0x1e>
	} else {
		return BUTTON_NOT_PRESSED;
 8001528:	2300      	movs	r3, #0
	}
}
 800152a:	4618      	mov	r0, r3
 800152c:	3708      	adds	r7, #8
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40020000 	.word	0x40020000

08001538 <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b08c      	sub	sp, #48	@ 0x30
 800153c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	61bb      	str	r3, [r7, #24]
 8001542:	4b5a      	ldr	r3, [pc, #360]	@ (80016ac <LCD_GPIO_Init+0x174>)
 8001544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001546:	4a59      	ldr	r2, [pc, #356]	@ (80016ac <LCD_GPIO_Init+0x174>)
 8001548:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800154c:	6453      	str	r3, [r2, #68]	@ 0x44
 800154e:	4b57      	ldr	r3, [pc, #348]	@ (80016ac <LCD_GPIO_Init+0x174>)
 8001550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001552:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001556:	61bb      	str	r3, [r7, #24]
 8001558:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	617b      	str	r3, [r7, #20]
 800155e:	4b53      	ldr	r3, [pc, #332]	@ (80016ac <LCD_GPIO_Init+0x174>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001562:	4a52      	ldr	r2, [pc, #328]	@ (80016ac <LCD_GPIO_Init+0x174>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	6313      	str	r3, [r2, #48]	@ 0x30
 800156a:	4b50      	ldr	r3, [pc, #320]	@ (80016ac <LCD_GPIO_Init+0x174>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	617b      	str	r3, [r7, #20]
 8001574:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	613b      	str	r3, [r7, #16]
 800157a:	4b4c      	ldr	r3, [pc, #304]	@ (80016ac <LCD_GPIO_Init+0x174>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157e:	4a4b      	ldr	r2, [pc, #300]	@ (80016ac <LCD_GPIO_Init+0x174>)
 8001580:	f043 0302 	orr.w	r3, r3, #2
 8001584:	6313      	str	r3, [r2, #48]	@ 0x30
 8001586:	4b49      	ldr	r3, [pc, #292]	@ (80016ac <LCD_GPIO_Init+0x174>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	613b      	str	r3, [r7, #16]
 8001590:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	4b45      	ldr	r3, [pc, #276]	@ (80016ac <LCD_GPIO_Init+0x174>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159a:	4a44      	ldr	r2, [pc, #272]	@ (80016ac <LCD_GPIO_Init+0x174>)
 800159c:	f043 0304 	orr.w	r3, r3, #4
 80015a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a2:	4b42      	ldr	r3, [pc, #264]	@ (80016ac <LCD_GPIO_Init+0x174>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a6:	f003 0304 	and.w	r3, r3, #4
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	60bb      	str	r3, [r7, #8]
 80015b2:	4b3e      	ldr	r3, [pc, #248]	@ (80016ac <LCD_GPIO_Init+0x174>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b6:	4a3d      	ldr	r2, [pc, #244]	@ (80016ac <LCD_GPIO_Init+0x174>)
 80015b8:	f043 0308 	orr.w	r3, r3, #8
 80015bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015be:	4b3b      	ldr	r3, [pc, #236]	@ (80016ac <LCD_GPIO_Init+0x174>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c2:	f003 0308 	and.w	r3, r3, #8
 80015c6:	60bb      	str	r3, [r7, #8]
 80015c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80015ca:	2300      	movs	r3, #0
 80015cc:	607b      	str	r3, [r7, #4]
 80015ce:	4b37      	ldr	r3, [pc, #220]	@ (80016ac <LCD_GPIO_Init+0x174>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d2:	4a36      	ldr	r2, [pc, #216]	@ (80016ac <LCD_GPIO_Init+0x174>)
 80015d4:	f043 0320 	orr.w	r3, r3, #32
 80015d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015da:	4b34      	ldr	r3, [pc, #208]	@ (80016ac <LCD_GPIO_Init+0x174>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015de:	f003 0320 	and.w	r3, r3, #32
 80015e2:	607b      	str	r3, [r7, #4]
 80015e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	603b      	str	r3, [r7, #0]
 80015ea:	4b30      	ldr	r3, [pc, #192]	@ (80016ac <LCD_GPIO_Init+0x174>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ee:	4a2f      	ldr	r2, [pc, #188]	@ (80016ac <LCD_GPIO_Init+0x174>)
 80015f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80015f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015f6:	4b2d      	ldr	r3, [pc, #180]	@ (80016ac <LCD_GPIO_Init+0x174>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015fe:	603b      	str	r3, [r7, #0]
 8001600:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8001602:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001606:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8001608:	2302      	movs	r3, #2
 800160a:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 800160c:	2300      	movs	r3, #0
 800160e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8001610:	2302      	movs	r3, #2
 8001612:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8001614:	230e      	movs	r3, #14
 8001616:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001618:	f107 031c 	add.w	r3, r7, #28
 800161c:	4619      	mov	r1, r3
 800161e:	4824      	ldr	r0, [pc, #144]	@ (80016b0 <LCD_GPIO_Init+0x178>)
 8001620:	f002 f9fa 	bl	8003a18 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8001624:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001628:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800162a:	f107 031c 	add.w	r3, r7, #28
 800162e:	4619      	mov	r1, r3
 8001630:	4820      	ldr	r0, [pc, #128]	@ (80016b4 <LCD_GPIO_Init+0x17c>)
 8001632:	f002 f9f1 	bl	8003a18 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8001636:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800163a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800163c:	f107 031c 	add.w	r3, r7, #28
 8001640:	4619      	mov	r1, r3
 8001642:	481d      	ldr	r0, [pc, #116]	@ (80016b8 <LCD_GPIO_Init+0x180>)
 8001644:	f002 f9e8 	bl	8003a18 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8001648:	2348      	movs	r3, #72	@ 0x48
 800164a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 800164c:	f107 031c 	add.w	r3, r7, #28
 8001650:	4619      	mov	r1, r3
 8001652:	481a      	ldr	r0, [pc, #104]	@ (80016bc <LCD_GPIO_Init+0x184>)
 8001654:	f002 f9e0 	bl	8003a18 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8001658:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800165c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 800165e:	f107 031c 	add.w	r3, r7, #28
 8001662:	4619      	mov	r1, r3
 8001664:	4816      	ldr	r0, [pc, #88]	@ (80016c0 <LCD_GPIO_Init+0x188>)
 8001666:	f002 f9d7 	bl	8003a18 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 800166a:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800166e:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8001670:	f107 031c 	add.w	r3, r7, #28
 8001674:	4619      	mov	r1, r3
 8001676:	4813      	ldr	r0, [pc, #76]	@ (80016c4 <LCD_GPIO_Init+0x18c>)
 8001678:	f002 f9ce 	bl	8003a18 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800167c:	2303      	movs	r3, #3
 800167e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8001680:	2309      	movs	r3, #9
 8001682:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001684:	f107 031c 	add.w	r3, r7, #28
 8001688:	4619      	mov	r1, r3
 800168a:	480a      	ldr	r0, [pc, #40]	@ (80016b4 <LCD_GPIO_Init+0x17c>)
 800168c:	f002 f9c4 	bl	8003a18 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8001690:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001694:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8001696:	f107 031c 	add.w	r3, r7, #28
 800169a:	4619      	mov	r1, r3
 800169c:	4809      	ldr	r0, [pc, #36]	@ (80016c4 <LCD_GPIO_Init+0x18c>)
 800169e:	f002 f9bb 	bl	8003a18 <HAL_GPIO_Init>
}
 80016a2:	bf00      	nop
 80016a4:	3730      	adds	r7, #48	@ 0x30
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40023800 	.word	0x40023800
 80016b0:	40020000 	.word	0x40020000
 80016b4:	40020400 	.word	0x40020400
 80016b8:	40020800 	.word	0x40020800
 80016bc:	40020c00 	.word	0x40020c00
 80016c0:	40021400 	.word	0x40021400
 80016c4:	40021800 	.word	0x40021800

080016c8 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b090      	sub	sp, #64	@ 0x40
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 80016d2:	2300      	movs	r3, #0
 80016d4:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 80016d6:	23f0      	movs	r3, #240	@ 0xf0
 80016d8:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 80016da:	2300      	movs	r3, #0
 80016dc:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 80016de:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80016e2:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 80016e4:	2302      	movs	r3, #2
 80016e6:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 80016e8:	23ff      	movs	r3, #255	@ 0xff
 80016ea:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 80016ec:	2300      	movs	r3, #0
 80016ee:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80016f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016f4:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80016f6:	2305      	movs	r3, #5
 80016f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 80016fa:	79fb      	ldrb	r3, [r7, #7]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d101      	bne.n	8001704 <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 8001700:	4b0f      	ldr	r3, [pc, #60]	@ (8001740 <LTCD_Layer_Init+0x78>)
 8001702:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 8001704:	23f0      	movs	r3, #240	@ 0xf0
 8001706:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8001708:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800170c:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 800170e:	2300      	movs	r3, #0
 8001710:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8001714:	2300      	movs	r3, #0
 8001716:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 800171a:	2300      	movs	r3, #0
 800171c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 8001720:	79fa      	ldrb	r2, [r7, #7]
 8001722:	f107 030c 	add.w	r3, r7, #12
 8001726:	4619      	mov	r1, r3
 8001728:	4806      	ldr	r0, [pc, #24]	@ (8001744 <LTCD_Layer_Init+0x7c>)
 800172a:	f003 fdcf 	bl	80052cc <HAL_LTDC_ConfigLayer>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 8001734:	f000 f9f2 	bl	8001b1c <LCD_Error_Handler>
	}
}
 8001738:	bf00      	nop
 800173a:	3740      	adds	r7, #64	@ 0x40
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	200001d0 	.word	0x200001d0
 8001744:	200000f4 	.word	0x200000f4

08001748 <LTCD__Init>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 800174c:	4b2a      	ldr	r3, [pc, #168]	@ (80017f8 <LTCD__Init+0xb0>)
 800174e:	4a2b      	ldr	r2, [pc, #172]	@ (80017fc <LTCD__Init+0xb4>)
 8001750:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 8001752:	4b29      	ldr	r3, [pc, #164]	@ (80017f8 <LTCD__Init+0xb0>)
 8001754:	2209      	movs	r2, #9
 8001756:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 8001758:	4b27      	ldr	r3, [pc, #156]	@ (80017f8 <LTCD__Init+0xb0>)
 800175a:	2201      	movs	r2, #1
 800175c:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 800175e:	4b26      	ldr	r3, [pc, #152]	@ (80017f8 <LTCD__Init+0xb0>)
 8001760:	221d      	movs	r2, #29
 8001762:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 8001764:	4b24      	ldr	r3, [pc, #144]	@ (80017f8 <LTCD__Init+0xb0>)
 8001766:	2203      	movs	r2, #3
 8001768:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 800176a:	4b23      	ldr	r3, [pc, #140]	@ (80017f8 <LTCD__Init+0xb0>)
 800176c:	f240 120d 	movw	r2, #269	@ 0x10d
 8001770:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 8001772:	4b21      	ldr	r3, [pc, #132]	@ (80017f8 <LTCD__Init+0xb0>)
 8001774:	f240 1243 	movw	r2, #323	@ 0x143
 8001778:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 800177a:	4b1f      	ldr	r3, [pc, #124]	@ (80017f8 <LTCD__Init+0xb0>)
 800177c:	f240 1217 	movw	r2, #279	@ 0x117
 8001780:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 8001782:	4b1d      	ldr	r3, [pc, #116]	@ (80017f8 <LTCD__Init+0xb0>)
 8001784:	f240 1247 	movw	r2, #327	@ 0x147
 8001788:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 800178a:	4b1b      	ldr	r3, [pc, #108]	@ (80017f8 <LTCD__Init+0xb0>)
 800178c:	2200      	movs	r2, #0
 800178e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 8001792:	4b19      	ldr	r3, [pc, #100]	@ (80017f8 <LTCD__Init+0xb0>)
 8001794:	2200      	movs	r2, #0
 8001796:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 800179a:	4b17      	ldr	r3, [pc, #92]	@ (80017f8 <LTCD__Init+0xb0>)
 800179c:	2200      	movs	r2, #0
 800179e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80017a2:	4b17      	ldr	r3, [pc, #92]	@ (8001800 <LTCD__Init+0xb8>)
 80017a4:	2208      	movs	r2, #8
 80017a6:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80017a8:	4b15      	ldr	r3, [pc, #84]	@ (8001800 <LTCD__Init+0xb8>)
 80017aa:	22c0      	movs	r2, #192	@ 0xc0
 80017ac:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80017ae:	4b14      	ldr	r3, [pc, #80]	@ (8001800 <LTCD__Init+0xb8>)
 80017b0:	2204      	movs	r2, #4
 80017b2:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80017b4:	4b12      	ldr	r3, [pc, #72]	@ (8001800 <LTCD__Init+0xb8>)
 80017b6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80017ba:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80017bc:	4810      	ldr	r0, [pc, #64]	@ (8001800 <LTCD__Init+0xb8>)
 80017be:	f004 fbdf 	bl	8005f80 <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80017c2:	4b0d      	ldr	r3, [pc, #52]	@ (80017f8 <LTCD__Init+0xb0>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80017c8:	4b0b      	ldr	r3, [pc, #44]	@ (80017f8 <LTCD__Init+0xb0>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80017ce:	4b0a      	ldr	r3, [pc, #40]	@ (80017f8 <LTCD__Init+0xb0>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80017d4:	4b08      	ldr	r3, [pc, #32]	@ (80017f8 <LTCD__Init+0xb0>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 80017da:	f7ff fead 	bl	8001538 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80017de:	4806      	ldr	r0, [pc, #24]	@ (80017f8 <LTCD__Init+0xb0>)
 80017e0:	f003 fca4 	bl	800512c <HAL_LTDC_Init>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 80017ea:	f000 f997 	bl	8001b1c <LCD_Error_Handler>
	 }

	ili9341_Init();
 80017ee:	f000 f9e5 	bl	8001bbc <ili9341_Init>
}
 80017f2:	bf00      	nop
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	200000f4 	.word	0x200000f4
 80017fc:	40016800 	.word	0x40016800
 8001800:	2000019c 	.word	0x2000019c

08001804 <LCD_Draw_Pixel>:
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	80fb      	strh	r3, [r7, #6]
 800180e:	460b      	mov	r3, r1
 8001810:	80bb      	strh	r3, [r7, #4]
 8001812:	4613      	mov	r3, r2
 8001814:	807b      	strh	r3, [r7, #2]
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 8001816:	88ba      	ldrh	r2, [r7, #4]
 8001818:	4613      	mov	r3, r2
 800181a:	011b      	lsls	r3, r3, #4
 800181c:	1a9b      	subs	r3, r3, r2
 800181e:	011b      	lsls	r3, r3, #4
 8001820:	461a      	mov	r2, r3
 8001822:	88fb      	ldrh	r3, [r7, #6]
 8001824:	4413      	add	r3, r2
 8001826:	4905      	ldr	r1, [pc, #20]	@ (800183c <LCD_Draw_Pixel+0x38>)
 8001828:	887a      	ldrh	r2, [r7, #2]
 800182a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 800182e:	bf00      	nop
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	200001d0 	.word	0x200001d0

08001840 <LCD_Draw_Circle_Fill>:
 * These functions are simple examples. Most computer graphics like OpenGl and stm's graphics library use a state machine. Where you first call some function like SetColor(color), SetPosition(x,y), then DrawSqure(size)
 * Instead all of these are explicit where color, size, and position are passed in.
 * There is tons of ways to handle drawing. I dont think it matters too much.
 */
void LCD_Draw_Circle_Fill(uint16_t Xpos, uint16_t Ypos, uint16_t radius, uint16_t color)
{
 8001840:	b590      	push	{r4, r7, lr}
 8001842:	b085      	sub	sp, #20
 8001844:	af00      	add	r7, sp, #0
 8001846:	4604      	mov	r4, r0
 8001848:	4608      	mov	r0, r1
 800184a:	4611      	mov	r1, r2
 800184c:	461a      	mov	r2, r3
 800184e:	4623      	mov	r3, r4
 8001850:	80fb      	strh	r3, [r7, #6]
 8001852:	4603      	mov	r3, r0
 8001854:	80bb      	strh	r3, [r7, #4]
 8001856:	460b      	mov	r3, r1
 8001858:	807b      	strh	r3, [r7, #2]
 800185a:	4613      	mov	r3, r2
 800185c:	803b      	strh	r3, [r7, #0]
    for(int16_t y=-radius; y<=radius; y++)
 800185e:	887b      	ldrh	r3, [r7, #2]
 8001860:	425b      	negs	r3, r3
 8001862:	b29b      	uxth	r3, r3
 8001864:	81fb      	strh	r3, [r7, #14]
 8001866:	e034      	b.n	80018d2 <LCD_Draw_Circle_Fill+0x92>
    {
        for(int16_t x=-radius; x<=radius; x++)
 8001868:	887b      	ldrh	r3, [r7, #2]
 800186a:	425b      	negs	r3, r3
 800186c:	b29b      	uxth	r3, r3
 800186e:	81bb      	strh	r3, [r7, #12]
 8001870:	e024      	b.n	80018bc <LCD_Draw_Circle_Fill+0x7c>
        {
            if(x*x+y*y <= radius*radius)
 8001872:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001876:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800187a:	fb03 f202 	mul.w	r2, r3, r2
 800187e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001882:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8001886:	fb01 f303 	mul.w	r3, r1, r3
 800188a:	441a      	add	r2, r3
 800188c:	887b      	ldrh	r3, [r7, #2]
 800188e:	8879      	ldrh	r1, [r7, #2]
 8001890:	fb01 f303 	mul.w	r3, r1, r3
 8001894:	429a      	cmp	r2, r3
 8001896:	dc0b      	bgt.n	80018b0 <LCD_Draw_Circle_Fill+0x70>
            {
            	LCD_Draw_Pixel(x+Xpos, y+Ypos, color);
 8001898:	89ba      	ldrh	r2, [r7, #12]
 800189a:	88fb      	ldrh	r3, [r7, #6]
 800189c:	4413      	add	r3, r2
 800189e:	b298      	uxth	r0, r3
 80018a0:	89fa      	ldrh	r2, [r7, #14]
 80018a2:	88bb      	ldrh	r3, [r7, #4]
 80018a4:	4413      	add	r3, r2
 80018a6:	b29b      	uxth	r3, r3
 80018a8:	883a      	ldrh	r2, [r7, #0]
 80018aa:	4619      	mov	r1, r3
 80018ac:	f7ff ffaa 	bl	8001804 <LCD_Draw_Pixel>
        for(int16_t x=-radius; x<=radius; x++)
 80018b0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80018b4:	b29b      	uxth	r3, r3
 80018b6:	3301      	adds	r3, #1
 80018b8:	b29b      	uxth	r3, r3
 80018ba:	81bb      	strh	r3, [r7, #12]
 80018bc:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80018c0:	887b      	ldrh	r3, [r7, #2]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	ddd5      	ble.n	8001872 <LCD_Draw_Circle_Fill+0x32>
    for(int16_t y=-radius; y<=radius; y++)
 80018c6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80018ca:	b29b      	uxth	r3, r3
 80018cc:	3301      	adds	r3, #1
 80018ce:	b29b      	uxth	r3, r3
 80018d0:	81fb      	strh	r3, [r7, #14]
 80018d2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80018d6:	887b      	ldrh	r3, [r7, #2]
 80018d8:	429a      	cmp	r2, r3
 80018da:	ddc5      	ble.n	8001868 <LCD_Draw_Circle_Fill+0x28>
            }
        }
    }
}
 80018dc:	bf00      	nop
 80018de:	bf00      	nop
 80018e0:	3714      	adds	r7, #20
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd90      	pop	{r4, r7, pc}

080018e6 <LCD_Fill_Rect>:

void LCD_Fill_Rect(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color) {
 80018e6:	b590      	push	{r4, r7, lr}
 80018e8:	b085      	sub	sp, #20
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	4604      	mov	r4, r0
 80018ee:	4608      	mov	r0, r1
 80018f0:	4611      	mov	r1, r2
 80018f2:	461a      	mov	r2, r3
 80018f4:	4623      	mov	r3, r4
 80018f6:	80fb      	strh	r3, [r7, #6]
 80018f8:	4603      	mov	r3, r0
 80018fa:	80bb      	strh	r3, [r7, #4]
 80018fc:	460b      	mov	r3, r1
 80018fe:	807b      	strh	r3, [r7, #2]
 8001900:	4613      	mov	r3, r2
 8001902:	803b      	strh	r3, [r7, #0]
    // Basic bounds check (optional but good practice)
    if (x >= LCD_PIXEL_WIDTH || y >= LCD_PIXEL_HEIGHT) return;
 8001904:	88fb      	ldrh	r3, [r7, #6]
 8001906:	2bef      	cmp	r3, #239	@ 0xef
 8001908:	d832      	bhi.n	8001970 <LCD_Fill_Rect+0x8a>
 800190a:	88bb      	ldrh	r3, [r7, #4]
 800190c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001910:	d22e      	bcs.n	8001970 <LCD_Fill_Rect+0x8a>
    uint16_t endX = x + width;
 8001912:	88fa      	ldrh	r2, [r7, #6]
 8001914:	887b      	ldrh	r3, [r7, #2]
 8001916:	4413      	add	r3, r2
 8001918:	81fb      	strh	r3, [r7, #14]
    uint16_t endY = y + height;
 800191a:	88ba      	ldrh	r2, [r7, #4]
 800191c:	883b      	ldrh	r3, [r7, #0]
 800191e:	4413      	add	r3, r2
 8001920:	81bb      	strh	r3, [r7, #12]
    if (endX > LCD_PIXEL_WIDTH) endX = LCD_PIXEL_WIDTH;
 8001922:	89fb      	ldrh	r3, [r7, #14]
 8001924:	2bf0      	cmp	r3, #240	@ 0xf0
 8001926:	d901      	bls.n	800192c <LCD_Fill_Rect+0x46>
 8001928:	23f0      	movs	r3, #240	@ 0xf0
 800192a:	81fb      	strh	r3, [r7, #14]
    if (endY > LCD_PIXEL_HEIGHT) endY = LCD_PIXEL_HEIGHT;
 800192c:	89bb      	ldrh	r3, [r7, #12]
 800192e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001932:	d902      	bls.n	800193a <LCD_Fill_Rect+0x54>
 8001934:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001938:	81bb      	strh	r3, [r7, #12]

    for (uint16_t row = y; row < endY; row++) {
 800193a:	88bb      	ldrh	r3, [r7, #4]
 800193c:	817b      	strh	r3, [r7, #10]
 800193e:	e012      	b.n	8001966 <LCD_Fill_Rect+0x80>
        for (uint16_t col = x; col < endX; col++) {
 8001940:	88fb      	ldrh	r3, [r7, #6]
 8001942:	813b      	strh	r3, [r7, #8]
 8001944:	e008      	b.n	8001958 <LCD_Fill_Rect+0x72>
            LCD_Draw_Pixel(col, row, color);
 8001946:	8c3a      	ldrh	r2, [r7, #32]
 8001948:	8979      	ldrh	r1, [r7, #10]
 800194a:	893b      	ldrh	r3, [r7, #8]
 800194c:	4618      	mov	r0, r3
 800194e:	f7ff ff59 	bl	8001804 <LCD_Draw_Pixel>
        for (uint16_t col = x; col < endX; col++) {
 8001952:	893b      	ldrh	r3, [r7, #8]
 8001954:	3301      	adds	r3, #1
 8001956:	813b      	strh	r3, [r7, #8]
 8001958:	893a      	ldrh	r2, [r7, #8]
 800195a:	89fb      	ldrh	r3, [r7, #14]
 800195c:	429a      	cmp	r2, r3
 800195e:	d3f2      	bcc.n	8001946 <LCD_Fill_Rect+0x60>
    for (uint16_t row = y; row < endY; row++) {
 8001960:	897b      	ldrh	r3, [r7, #10]
 8001962:	3301      	adds	r3, #1
 8001964:	817b      	strh	r3, [r7, #10]
 8001966:	897a      	ldrh	r2, [r7, #10]
 8001968:	89bb      	ldrh	r3, [r7, #12]
 800196a:	429a      	cmp	r2, r3
 800196c:	d3e8      	bcc.n	8001940 <LCD_Fill_Rect+0x5a>
 800196e:	e000      	b.n	8001972 <LCD_Fill_Rect+0x8c>
    if (x >= LCD_PIXEL_WIDTH || y >= LCD_PIXEL_HEIGHT) return;
 8001970:	bf00      	nop
        }
    }
}
 8001972:	3714      	adds	r7, #20
 8001974:	46bd      	mov	sp, r7
 8001976:	bd90      	pop	{r4, r7, pc}

08001978 <LCD_Clear>:
	  LCD_Draw_Pixel(x, i+y, color);
  }
}

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 8001978:	b480      	push	{r7}
 800197a:	b085      	sub	sp, #20
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	460a      	mov	r2, r1
 8001982:	71fb      	strb	r3, [r7, #7]
 8001984:	4613      	mov	r3, r2
 8001986:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 8001988:	79fb      	ldrb	r3, [r7, #7]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d10e      	bne.n	80019ac <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 800198e:	2300      	movs	r3, #0
 8001990:	60fb      	str	r3, [r7, #12]
 8001992:	e007      	b.n	80019a4 <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 8001994:	4908      	ldr	r1, [pc, #32]	@ (80019b8 <LCD_Clear+0x40>)
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	88ba      	ldrh	r2, [r7, #4]
 800199a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	3301      	adds	r3, #1
 80019a2:	60fb      	str	r3, [r7, #12]
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 80019aa:	d3f3      	bcc.n	8001994 <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 80019ac:	bf00      	nop
 80019ae:	3714      	adds	r7, #20
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	200001d0 	.word	0x200001d0

080019bc <LCD_SetTextColor>:

//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint16_t Color)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	4603      	mov	r3, r0
 80019c4:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 80019c6:	4a04      	ldr	r2, [pc, #16]	@ (80019d8 <LCD_SetTextColor+0x1c>)
 80019c8:	88fb      	ldrh	r3, [r7, #6]
 80019ca:	8013      	strh	r3, [r2, #0]
}
 80019cc:	bf00      	nop
 80019ce:	370c      	adds	r7, #12
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr
 80019d8:	20000002 	.word	0x20000002

080019dc <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 80019e4:	4a04      	ldr	r2, [pc, #16]	@ (80019f8 <LCD_SetFont+0x1c>)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6013      	str	r3, [r2, #0]
}
 80019ea:	bf00      	nop
 80019ec:	370c      	adds	r7, #12
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	200001cc 	.word	0x200001cc

080019fc <LCD_Draw_Char>:

//This was taken and adapted from stm32's mcu code
void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	4603      	mov	r3, r0
 8001a04:	603a      	str	r2, [r7, #0]
 8001a06:	80fb      	strh	r3, [r7, #6]
 8001a08:	460b      	mov	r3, r1
 8001a0a:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	2300      	movs	r3, #0
 8001a12:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8001a14:	2300      	movs	r3, #0
 8001a16:	60fb      	str	r3, [r7, #12]
 8001a18:	e04c      	b.n	8001ab4 <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	60bb      	str	r3, [r7, #8]
 8001a1e:	e03f      	b.n	8001aa0 <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	005b      	lsls	r3, r3, #1
 8001a24:	683a      	ldr	r2, [r7, #0]
 8001a26:	4413      	add	r3, r2
 8001a28:	881b      	ldrh	r3, [r3, #0]
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4b27      	ldr	r3, [pc, #156]	@ (8001acc <LCD_Draw_Char+0xd0>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	889b      	ldrh	r3, [r3, #4]
 8001a32:	4a27      	ldr	r2, [pc, #156]	@ (8001ad0 <LCD_Draw_Char+0xd4>)
 8001a34:	fba2 2303 	umull	r2, r3, r2, r3
 8001a38:	08db      	lsrs	r3, r3, #3
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	00db      	lsls	r3, r3, #3
 8001a3e:	2280      	movs	r2, #128	@ 0x80
 8001a40:	409a      	lsls	r2, r3
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	fa42 f303 	asr.w	r3, r2, r3
 8001a48:	400b      	ands	r3, r1
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d104      	bne.n	8001a58 <LCD_Draw_Char+0x5c>
 8001a4e:	4b1f      	ldr	r3, [pc, #124]	@ (8001acc <LCD_Draw_Char+0xd0>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	889b      	ldrh	r3, [r3, #4]
 8001a54:	2b0c      	cmp	r3, #12
 8001a56:	d920      	bls.n	8001a9a <LCD_Draw_Char+0x9e>
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	005b      	lsls	r3, r3, #1
 8001a5c:	683a      	ldr	r2, [r7, #0]
 8001a5e:	4413      	add	r3, r2
 8001a60:	881b      	ldrh	r3, [r3, #0]
 8001a62:	461a      	mov	r2, r3
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	fa42 f303 	asr.w	r3, r2, r3
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d104      	bne.n	8001a7c <LCD_Draw_Char+0x80>
 8001a72:	4b16      	ldr	r3, [pc, #88]	@ (8001acc <LCD_Draw_Char+0xd0>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	889b      	ldrh	r3, [r3, #4]
 8001a78:	2b0c      	cmp	r3, #12
 8001a7a:	d80e      	bhi.n	8001a9a <LCD_Draw_Char+0x9e>
      {
         //Background If want to overrite text under then add a set color here
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	b29a      	uxth	r2, r3
 8001a80:	88fb      	ldrh	r3, [r7, #6]
 8001a82:	4413      	add	r3, r2
 8001a84:	b298      	uxth	r0, r3
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	b29a      	uxth	r2, r3
 8001a8a:	88bb      	ldrh	r3, [r7, #4]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	4a10      	ldr	r2, [pc, #64]	@ (8001ad4 <LCD_Draw_Char+0xd8>)
 8001a92:	8812      	ldrh	r2, [r2, #0]
 8001a94:	4619      	mov	r1, r3
 8001a96:	f7ff feb5 	bl	8001804 <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8001a9a:	68bb      	ldr	r3, [r7, #8]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	60bb      	str	r3, [r7, #8]
 8001aa0:	4b0a      	ldr	r3, [pc, #40]	@ (8001acc <LCD_Draw_Char+0xd0>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	889b      	ldrh	r3, [r3, #4]
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d3b8      	bcc.n	8001a20 <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	60fb      	str	r3, [r7, #12]
 8001ab4:	4b05      	ldr	r3, [pc, #20]	@ (8001acc <LCD_Draw_Char+0xd0>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	88db      	ldrh	r3, [r3, #6]
 8001aba:	461a      	mov	r2, r3
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d3ab      	bcc.n	8001a1a <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 8001ac2:	bf00      	nop
 8001ac4:	bf00      	nop
 8001ac6:	3710      	adds	r7, #16
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	200001cc 	.word	0x200001cc
 8001ad0:	aaaaaaab 	.word	0xaaaaaaab
 8001ad4:	20000002 	.word	0x20000002

08001ad8 <LCD_DisplayChar>:

//This was taken and adapted from stm32's mcu code
void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	80fb      	strh	r3, [r7, #6]
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	80bb      	strh	r3, [r7, #4]
 8001ae6:	4613      	mov	r3, r2
 8001ae8:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 8001aea:	78fb      	ldrb	r3, [r7, #3]
 8001aec:	3b20      	subs	r3, #32
 8001aee:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 8001af0:	4b09      	ldr	r3, [pc, #36]	@ (8001b18 <LCD_DisplayChar+0x40>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	78fb      	ldrb	r3, [r7, #3]
 8001af8:	4907      	ldr	r1, [pc, #28]	@ (8001b18 <LCD_DisplayChar+0x40>)
 8001afa:	6809      	ldr	r1, [r1, #0]
 8001afc:	88c9      	ldrh	r1, [r1, #6]
 8001afe:	fb01 f303 	mul.w	r3, r1, r3
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	441a      	add	r2, r3
 8001b06:	88b9      	ldrh	r1, [r7, #4]
 8001b08:	88fb      	ldrh	r3, [r7, #6]
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7ff ff76 	bl	80019fc <LCD_Draw_Char>
}
 8001b10:	bf00      	nop
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	200001cc 	.word	0x200001cc

08001b1c <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b20:	b672      	cpsid	i
}
 8001b22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b24:	bf00      	nop
 8001b26:	e7fd      	b.n	8001b24 <LCD_Error_Handler+0x8>

08001b28 <InitializeLCDTouch>:
// Touch Functionality   //

#if COMPILE_TOUCH_FUNCTIONS == 1

void InitializeLCDTouch(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8001b2c:	f001 f9c8 	bl	8002ec0 <STMPE811_Init>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d001      	beq.n	8001b3a <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialzation
 8001b36:	bf00      	nop
 8001b38:	e7fd      	b.n	8001b36 <InitializeLCDTouch+0xe>
  }
}
 8001b3a:	bf00      	nop
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <returnTouchStateAndLocation>:

STMPE811_State_t returnTouchStateAndLocation(STMPE811_TouchData * touchStruct)
{
 8001b3e:	b580      	push	{r7, lr}
 8001b40:	b082      	sub	sp, #8
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
	return STMPE811_ReadTouch(touchStruct);
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f001 fa72 	bl	8003030 <STMPE811_ReadTouch>
 8001b4c:	4603      	mov	r3, r0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
	...

08001b58 <getScheduledEvents>:

#include "Scheduler.h"

static uint32_t scheduledEvents = 0;

uint32_t getScheduledEvents() {
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
	return scheduledEvents;
 8001b5c:	4b03      	ldr	r3, [pc, #12]	@ (8001b6c <getScheduledEvents+0x14>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	200259d0 	.word	0x200259d0

08001b70 <addSchedulerEvent>:

void addSchedulerEvent(uint32_t event) {
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
	scheduledEvents |= event;
 8001b78:	4b05      	ldr	r3, [pc, #20]	@ (8001b90 <addSchedulerEvent+0x20>)
 8001b7a:	681a      	ldr	r2, [r3, #0]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	4a03      	ldr	r2, [pc, #12]	@ (8001b90 <addSchedulerEvent+0x20>)
 8001b82:	6013      	str	r3, [r2, #0]
}
 8001b84:	bf00      	nop
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr
 8001b90:	200259d0 	.word	0x200259d0

08001b94 <removeSchedulerEvent>:

void removeSchedulerEvent(uint32_t event) {
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
	scheduledEvents &= ~event;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	43da      	mvns	r2, r3
 8001ba0:	4b05      	ldr	r3, [pc, #20]	@ (8001bb8 <removeSchedulerEvent+0x24>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	4a04      	ldr	r2, [pc, #16]	@ (8001bb8 <removeSchedulerEvent+0x24>)
 8001ba8:	6013      	str	r3, [r2, #0]
}
 8001baa:	bf00      	nop
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	200259d0 	.word	0x200259d0

08001bbc <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001bc0:	f000 f9fe 	bl	8001fc0 <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8001bc4:	20ca      	movs	r0, #202	@ 0xca
 8001bc6:	f000 f943 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 8001bca:	20c3      	movs	r0, #195	@ 0xc3
 8001bcc:	f000 f94d 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 8001bd0:	2008      	movs	r0, #8
 8001bd2:	f000 f94a 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 8001bd6:	2050      	movs	r0, #80	@ 0x50
 8001bd8:	f000 f947 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 8001bdc:	20cf      	movs	r0, #207	@ 0xcf
 8001bde:	f000 f937 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 8001be2:	2000      	movs	r0, #0
 8001be4:	f000 f941 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 8001be8:	20c1      	movs	r0, #193	@ 0xc1
 8001bea:	f000 f93e 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 8001bee:	2030      	movs	r0, #48	@ 0x30
 8001bf0:	f000 f93b 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 8001bf4:	20ed      	movs	r0, #237	@ 0xed
 8001bf6:	f000 f92b 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 8001bfa:	2064      	movs	r0, #100	@ 0x64
 8001bfc:	f000 f935 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 8001c00:	2003      	movs	r0, #3
 8001c02:	f000 f932 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 8001c06:	2012      	movs	r0, #18
 8001c08:	f000 f92f 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 8001c0c:	2081      	movs	r0, #129	@ 0x81
 8001c0e:	f000 f92c 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 8001c12:	20e8      	movs	r0, #232	@ 0xe8
 8001c14:	f000 f91c 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8001c18:	2085      	movs	r0, #133	@ 0x85
 8001c1a:	f000 f926 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001c1e:	2000      	movs	r0, #0
 8001c20:	f000 f923 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001c24:	2078      	movs	r0, #120	@ 0x78
 8001c26:	f000 f920 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 8001c2a:	20cb      	movs	r0, #203	@ 0xcb
 8001c2c:	f000 f910 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 8001c30:	2039      	movs	r0, #57	@ 0x39
 8001c32:	f000 f91a 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 8001c36:	202c      	movs	r0, #44	@ 0x2c
 8001c38:	f000 f917 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001c3c:	2000      	movs	r0, #0
 8001c3e:	f000 f914 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 8001c42:	2034      	movs	r0, #52	@ 0x34
 8001c44:	f000 f911 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 8001c48:	2002      	movs	r0, #2
 8001c4a:	f000 f90e 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 8001c4e:	20f7      	movs	r0, #247	@ 0xf7
 8001c50:	f000 f8fe 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 8001c54:	2020      	movs	r0, #32
 8001c56:	f000 f908 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 8001c5a:	20ea      	movs	r0, #234	@ 0xea
 8001c5c:	f000 f8f8 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001c60:	2000      	movs	r0, #0
 8001c62:	f000 f902 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001c66:	2000      	movs	r0, #0
 8001c68:	f000 f8ff 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 8001c6c:	20b1      	movs	r0, #177	@ 0xb1
 8001c6e:	f000 f8ef 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001c72:	2000      	movs	r0, #0
 8001c74:	f000 f8f9 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001c78:	201b      	movs	r0, #27
 8001c7a:	f000 f8f6 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001c7e:	20b6      	movs	r0, #182	@ 0xb6
 8001c80:	f000 f8e6 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001c84:	200a      	movs	r0, #10
 8001c86:	f000 f8f0 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8001c8a:	20a2      	movs	r0, #162	@ 0xa2
 8001c8c:	f000 f8ed 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 8001c90:	20c0      	movs	r0, #192	@ 0xc0
 8001c92:	f000 f8dd 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001c96:	2010      	movs	r0, #16
 8001c98:	f000 f8e7 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8001c9c:	20c1      	movs	r0, #193	@ 0xc1
 8001c9e:	f000 f8d7 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001ca2:	2010      	movs	r0, #16
 8001ca4:	f000 f8e1 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8001ca8:	20c5      	movs	r0, #197	@ 0xc5
 8001caa:	f000 f8d1 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8001cae:	2045      	movs	r0, #69	@ 0x45
 8001cb0:	f000 f8db 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8001cb4:	2015      	movs	r0, #21
 8001cb6:	f000 f8d8 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 8001cba:	20c7      	movs	r0, #199	@ 0xc7
 8001cbc:	f000 f8c8 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 8001cc0:	2090      	movs	r0, #144	@ 0x90
 8001cc2:	f000 f8d2 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 8001cc6:	2036      	movs	r0, #54	@ 0x36
 8001cc8:	f000 f8c2 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 8001ccc:	20c8      	movs	r0, #200	@ 0xc8
 8001cce:	f000 f8cc 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 8001cd2:	20f2      	movs	r0, #242	@ 0xf2
 8001cd4:	f000 f8bc 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001cd8:	2000      	movs	r0, #0
 8001cda:	f000 f8c6 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 8001cde:	20b0      	movs	r0, #176	@ 0xb0
 8001ce0:	f000 f8b6 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 8001ce4:	20c2      	movs	r0, #194	@ 0xc2
 8001ce6:	f000 f8c0 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001cea:	20b6      	movs	r0, #182	@ 0xb6
 8001cec:	f000 f8b0 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001cf0:	200a      	movs	r0, #10
 8001cf2:	f000 f8ba 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 8001cf6:	20a7      	movs	r0, #167	@ 0xa7
 8001cf8:	f000 f8b7 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 8001cfc:	2027      	movs	r0, #39	@ 0x27
 8001cfe:	f000 f8b4 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001d02:	2004      	movs	r0, #4
 8001d04:	f000 f8b1 	bl	8001e6a <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 8001d08:	202a      	movs	r0, #42	@ 0x2a
 8001d0a:	f000 f8a1 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001d0e:	2000      	movs	r0, #0
 8001d10:	f000 f8ab 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001d14:	2000      	movs	r0, #0
 8001d16:	f000 f8a8 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001d1a:	2000      	movs	r0, #0
 8001d1c:	f000 f8a5 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 8001d20:	20ef      	movs	r0, #239	@ 0xef
 8001d22:	f000 f8a2 	bl	8001e6a <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 8001d26:	202b      	movs	r0, #43	@ 0x2b
 8001d28:	f000 f892 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001d2c:	2000      	movs	r0, #0
 8001d2e:	f000 f89c 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001d32:	2000      	movs	r0, #0
 8001d34:	f000 f899 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 8001d38:	2001      	movs	r0, #1
 8001d3a:	f000 f896 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 8001d3e:	203f      	movs	r0, #63	@ 0x3f
 8001d40:	f000 f893 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 8001d44:	20f6      	movs	r0, #246	@ 0xf6
 8001d46:	f000 f883 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001d4a:	2001      	movs	r0, #1
 8001d4c:	f000 f88d 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001d50:	2000      	movs	r0, #0
 8001d52:	f000 f88a 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 8001d56:	2006      	movs	r0, #6
 8001d58:	f000 f887 	bl	8001e6a <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 8001d5c:	202c      	movs	r0, #44	@ 0x2c
 8001d5e:	f000 f877 	bl	8001e50 <ili9341_Write_Reg>
  LCD_Delay(200);
 8001d62:	20c8      	movs	r0, #200	@ 0xc8
 8001d64:	f000 f9e8 	bl	8002138 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 8001d68:	2026      	movs	r0, #38	@ 0x26
 8001d6a:	f000 f871 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001d6e:	2001      	movs	r0, #1
 8001d70:	f000 f87b 	bl	8001e6a <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 8001d74:	20e0      	movs	r0, #224	@ 0xe0
 8001d76:	f000 f86b 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 8001d7a:	200f      	movs	r0, #15
 8001d7c:	f000 f875 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 8001d80:	2029      	movs	r0, #41	@ 0x29
 8001d82:	f000 f872 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 8001d86:	2024      	movs	r0, #36	@ 0x24
 8001d88:	f000 f86f 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001d8c:	200c      	movs	r0, #12
 8001d8e:	f000 f86c 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 8001d92:	200e      	movs	r0, #14
 8001d94:	f000 f869 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001d98:	2009      	movs	r0, #9
 8001d9a:	f000 f866 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 8001d9e:	204e      	movs	r0, #78	@ 0x4e
 8001da0:	f000 f863 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001da4:	2078      	movs	r0, #120	@ 0x78
 8001da6:	f000 f860 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 8001daa:	203c      	movs	r0, #60	@ 0x3c
 8001dac:	f000 f85d 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001db0:	2009      	movs	r0, #9
 8001db2:	f000 f85a 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 8001db6:	2013      	movs	r0, #19
 8001db8:	f000 f857 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8001dbc:	2005      	movs	r0, #5
 8001dbe:	f000 f854 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 8001dc2:	2017      	movs	r0, #23
 8001dc4:	f000 f851 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001dc8:	2011      	movs	r0, #17
 8001dca:	f000 f84e 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001dce:	2000      	movs	r0, #0
 8001dd0:	f000 f84b 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 8001dd4:	20e1      	movs	r0, #225	@ 0xe1
 8001dd6:	f000 f83b 	bl	8001e50 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001dda:	2000      	movs	r0, #0
 8001ddc:	f000 f845 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 8001de0:	2016      	movs	r0, #22
 8001de2:	f000 f842 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001de6:	201b      	movs	r0, #27
 8001de8:	f000 f83f 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001dec:	2004      	movs	r0, #4
 8001dee:	f000 f83c 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001df2:	2011      	movs	r0, #17
 8001df4:	f000 f839 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 8001df8:	2007      	movs	r0, #7
 8001dfa:	f000 f836 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 8001dfe:	2031      	movs	r0, #49	@ 0x31
 8001e00:	f000 f833 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 8001e04:	2033      	movs	r0, #51	@ 0x33
 8001e06:	f000 f830 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 8001e0a:	2042      	movs	r0, #66	@ 0x42
 8001e0c:	f000 f82d 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8001e10:	2005      	movs	r0, #5
 8001e12:	f000 f82a 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001e16:	200c      	movs	r0, #12
 8001e18:	f000 f827 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 8001e1c:	200a      	movs	r0, #10
 8001e1e:	f000 f824 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 8001e22:	2028      	movs	r0, #40	@ 0x28
 8001e24:	f000 f821 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 8001e28:	202f      	movs	r0, #47	@ 0x2f
 8001e2a:	f000 f81e 	bl	8001e6a <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 8001e2e:	200f      	movs	r0, #15
 8001e30:	f000 f81b 	bl	8001e6a <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 8001e34:	2011      	movs	r0, #17
 8001e36:	f000 f80b 	bl	8001e50 <ili9341_Write_Reg>
  LCD_Delay(200);
 8001e3a:	20c8      	movs	r0, #200	@ 0xc8
 8001e3c:	f000 f97c 	bl	8002138 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 8001e40:	2029      	movs	r0, #41	@ 0x29
 8001e42:	f000 f805 	bl	8001e50 <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 8001e46:	202c      	movs	r0, #44	@ 0x2c
 8001e48:	f000 f802 	bl	8001e50 <ili9341_Write_Reg>
}
 8001e4c:	bf00      	nop
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4603      	mov	r3, r0
 8001e58:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001e5a:	79fb      	ldrb	r3, [r7, #7]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f000 f949 	bl	80020f4 <LCD_IO_WriteReg>
}
 8001e62:	bf00      	nop
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b082      	sub	sp, #8
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	4603      	mov	r3, r0
 8001e72:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001e74:	88fb      	ldrh	r3, [r7, #6]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f000 f91a 	bl	80020b0 <LCD_IO_WriteData>
}
 8001e7c:	bf00      	nop
 8001e7e:	3708      	adds	r7, #8
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001e88:	4819      	ldr	r0, [pc, #100]	@ (8001ef0 <SPI_Init+0x6c>)
 8001e8a:	f004 fcae 	bl	80067ea <HAL_SPI_GetState>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d12b      	bne.n	8001eec <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 8001e94:	4b16      	ldr	r3, [pc, #88]	@ (8001ef0 <SPI_Init+0x6c>)
 8001e96:	4a17      	ldr	r2, [pc, #92]	@ (8001ef4 <SPI_Init+0x70>)
 8001e98:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001e9a:	4b15      	ldr	r3, [pc, #84]	@ (8001ef0 <SPI_Init+0x6c>)
 8001e9c:	2218      	movs	r2, #24
 8001e9e:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8001ea0:	4b13      	ldr	r3, [pc, #76]	@ (8001ef0 <SPI_Init+0x6c>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8001ea6:	4b12      	ldr	r3, [pc, #72]	@ (8001ef0 <SPI_Init+0x6c>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001eac:	4b10      	ldr	r3, [pc, #64]	@ (8001ef0 <SPI_Init+0x6c>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8001eb2:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef0 <SPI_Init+0x6c>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8001eb8:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef0 <SPI_Init+0x6c>)
 8001eba:	2207      	movs	r2, #7
 8001ebc:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8001ebe:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef0 <SPI_Init+0x6c>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8001ec4:	4b0a      	ldr	r3, [pc, #40]	@ (8001ef0 <SPI_Init+0x6c>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8001eca:	4b09      	ldr	r3, [pc, #36]	@ (8001ef0 <SPI_Init+0x6c>)
 8001ecc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ed0:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8001ed2:	4b07      	ldr	r3, [pc, #28]	@ (8001ef0 <SPI_Init+0x6c>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001ed8:	4b05      	ldr	r3, [pc, #20]	@ (8001ef0 <SPI_Init+0x6c>)
 8001eda:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ede:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 8001ee0:	4803      	ldr	r0, [pc, #12]	@ (8001ef0 <SPI_Init+0x6c>)
 8001ee2:	f000 f833 	bl	8001f4c <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001ee6:	4802      	ldr	r0, [pc, #8]	@ (8001ef0 <SPI_Init+0x6c>)
 8001ee8:	f004 fa8a 	bl	8006400 <HAL_SPI_Init>
  }
}
 8001eec:	bf00      	nop
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	200259d4 	.word	0x200259d4
 8001ef4:	40015000 	.word	0x40015000

08001ef8 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	4603      	mov	r3, r0
 8001f00:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001f02:	2300      	movs	r3, #0
 8001f04:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 8001f06:	4b09      	ldr	r3, [pc, #36]	@ (8001f2c <SPI_Write+0x34>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	1db9      	adds	r1, r7, #6
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	4808      	ldr	r0, [pc, #32]	@ (8001f30 <SPI_Write+0x38>)
 8001f10:	f004 fb27 	bl	8006562 <HAL_SPI_Transmit>
 8001f14:	4603      	mov	r3, r0
 8001f16:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001f18:	7bfb      	ldrb	r3, [r7, #15]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 8001f1e:	f000 f809 	bl	8001f34 <SPI_Error>
  }
}
 8001f22:	bf00      	nop
 8001f24:	3710      	adds	r7, #16
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	20000014 	.word	0x20000014
 8001f30:	200259d4 	.word	0x200259d4

08001f34 <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001f38:	4803      	ldr	r0, [pc, #12]	@ (8001f48 <SPI_Error+0x14>)
 8001f3a:	f004 faea 	bl	8006512 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 8001f3e:	f7ff ffa1 	bl	8001e84 <SPI_Init>
}
 8001f42:	bf00      	nop
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	200259d4 	.word	0x200259d4

08001f4c <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b08a      	sub	sp, #40	@ 0x28
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 8001f54:	2300      	movs	r3, #0
 8001f56:	613b      	str	r3, [r7, #16]
 8001f58:	4b17      	ldr	r3, [pc, #92]	@ (8001fb8 <SPI_MspInit+0x6c>)
 8001f5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f5c:	4a16      	ldr	r2, [pc, #88]	@ (8001fb8 <SPI_MspInit+0x6c>)
 8001f5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001f62:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f64:	4b14      	ldr	r3, [pc, #80]	@ (8001fb8 <SPI_MspInit+0x6c>)
 8001f66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f68:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f6c:	613b      	str	r3, [r7, #16]
 8001f6e:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 8001f70:	2300      	movs	r3, #0
 8001f72:	60fb      	str	r3, [r7, #12]
 8001f74:	4b10      	ldr	r3, [pc, #64]	@ (8001fb8 <SPI_MspInit+0x6c>)
 8001f76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f78:	4a0f      	ldr	r2, [pc, #60]	@ (8001fb8 <SPI_MspInit+0x6c>)
 8001f7a:	f043 0320 	orr.w	r3, r3, #32
 8001f7e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f80:	4b0d      	ldr	r3, [pc, #52]	@ (8001fb8 <SPI_MspInit+0x6c>)
 8001f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f84:	f003 0320 	and.w	r3, r3, #32
 8001f88:	60fb      	str	r3, [r7, #12]
 8001f8a:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 8001f8c:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001f90:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001f92:	2302      	movs	r3, #2
 8001f94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001f96:	2302      	movs	r3, #2
 8001f98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 8001f9e:	2305      	movs	r3, #5
 8001fa0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 8001fa2:	f107 0314 	add.w	r3, r7, #20
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	4804      	ldr	r0, [pc, #16]	@ (8001fbc <SPI_MspInit+0x70>)
 8001faa:	f001 fd35 	bl	8003a18 <HAL_GPIO_Init>
}
 8001fae:	bf00      	nop
 8001fb0:	3728      	adds	r7, #40	@ 0x28
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	40023800 	.word	0x40023800
 8001fbc:	40021400 	.word	0x40021400

08001fc0 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b088      	sub	sp, #32
 8001fc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 8001fc6:	4b36      	ldr	r3, [pc, #216]	@ (80020a0 <LCD_IO_Init+0xe0>)
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d164      	bne.n	8002098 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 8001fce:	4b34      	ldr	r3, [pc, #208]	@ (80020a0 <LCD_IO_Init+0xe0>)
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	60bb      	str	r3, [r7, #8]
 8001fd8:	4b32      	ldr	r3, [pc, #200]	@ (80020a4 <LCD_IO_Init+0xe4>)
 8001fda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fdc:	4a31      	ldr	r2, [pc, #196]	@ (80020a4 <LCD_IO_Init+0xe4>)
 8001fde:	f043 0308 	orr.w	r3, r3, #8
 8001fe2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fe4:	4b2f      	ldr	r3, [pc, #188]	@ (80020a4 <LCD_IO_Init+0xe4>)
 8001fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe8:	f003 0308 	and.w	r3, r3, #8
 8001fec:	60bb      	str	r3, [r7, #8]
 8001fee:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8001ff0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ff4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001ffe:	2302      	movs	r3, #2
 8002000:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8002002:	f107 030c 	add.w	r3, r7, #12
 8002006:	4619      	mov	r1, r3
 8002008:	4827      	ldr	r0, [pc, #156]	@ (80020a8 <LCD_IO_Init+0xe8>)
 800200a:	f001 fd05 	bl	8003a18 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	607b      	str	r3, [r7, #4]
 8002012:	4b24      	ldr	r3, [pc, #144]	@ (80020a4 <LCD_IO_Init+0xe4>)
 8002014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002016:	4a23      	ldr	r2, [pc, #140]	@ (80020a4 <LCD_IO_Init+0xe4>)
 8002018:	f043 0308 	orr.w	r3, r3, #8
 800201c:	6313      	str	r3, [r2, #48]	@ 0x30
 800201e:	4b21      	ldr	r3, [pc, #132]	@ (80020a4 <LCD_IO_Init+0xe4>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002022:	f003 0308 	and.w	r3, r3, #8
 8002026:	607b      	str	r3, [r7, #4]
 8002028:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 800202a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800202e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002030:	2301      	movs	r3, #1
 8002032:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002034:	2300      	movs	r3, #0
 8002036:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002038:	2302      	movs	r3, #2
 800203a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 800203c:	f107 030c 	add.w	r3, r7, #12
 8002040:	4619      	mov	r1, r3
 8002042:	4819      	ldr	r0, [pc, #100]	@ (80020a8 <LCD_IO_Init+0xe8>)
 8002044:	f001 fce8 	bl	8003a18 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8002048:	2300      	movs	r3, #0
 800204a:	603b      	str	r3, [r7, #0]
 800204c:	4b15      	ldr	r3, [pc, #84]	@ (80020a4 <LCD_IO_Init+0xe4>)
 800204e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002050:	4a14      	ldr	r2, [pc, #80]	@ (80020a4 <LCD_IO_Init+0xe4>)
 8002052:	f043 0304 	orr.w	r3, r3, #4
 8002056:	6313      	str	r3, [r2, #48]	@ 0x30
 8002058:	4b12      	ldr	r3, [pc, #72]	@ (80020a4 <LCD_IO_Init+0xe4>)
 800205a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205c:	f003 0304 	and.w	r3, r3, #4
 8002060:	603b      	str	r3, [r7, #0]
 8002062:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8002064:	2304      	movs	r3, #4
 8002066:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002068:	2301      	movs	r3, #1
 800206a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800206c:	2300      	movs	r3, #0
 800206e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002070:	2302      	movs	r3, #2
 8002072:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8002074:	f107 030c 	add.w	r3, r7, #12
 8002078:	4619      	mov	r1, r3
 800207a:	480c      	ldr	r0, [pc, #48]	@ (80020ac <LCD_IO_Init+0xec>)
 800207c:	f001 fccc 	bl	8003a18 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8002080:	2200      	movs	r2, #0
 8002082:	2104      	movs	r1, #4
 8002084:	4809      	ldr	r0, [pc, #36]	@ (80020ac <LCD_IO_Init+0xec>)
 8002086:	f001 ff97 	bl	8003fb8 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 800208a:	2201      	movs	r2, #1
 800208c:	2104      	movs	r1, #4
 800208e:	4807      	ldr	r0, [pc, #28]	@ (80020ac <LCD_IO_Init+0xec>)
 8002090:	f001 ff92 	bl	8003fb8 <HAL_GPIO_WritePin>

    SPI_Init();
 8002094:	f7ff fef6 	bl	8001e84 <SPI_Init>
  }
}
 8002098:	bf00      	nop
 800209a:	3720      	adds	r7, #32
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	20025a2c 	.word	0x20025a2c
 80020a4:	40023800 	.word	0x40023800
 80020a8:	40020c00 	.word	0x40020c00
 80020ac:	40020800 	.word	0x40020800

080020b0 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4603      	mov	r3, r0
 80020b8:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80020ba:	2201      	movs	r2, #1
 80020bc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80020c0:	480a      	ldr	r0, [pc, #40]	@ (80020ec <LCD_IO_WriteData+0x3c>)
 80020c2:	f001 ff79 	bl	8003fb8 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 80020c6:	2200      	movs	r2, #0
 80020c8:	2104      	movs	r1, #4
 80020ca:	4809      	ldr	r0, [pc, #36]	@ (80020f0 <LCD_IO_WriteData+0x40>)
 80020cc:	f001 ff74 	bl	8003fb8 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 80020d0:	88fb      	ldrh	r3, [r7, #6]
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7ff ff10 	bl	8001ef8 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80020d8:	2201      	movs	r2, #1
 80020da:	2104      	movs	r1, #4
 80020dc:	4804      	ldr	r0, [pc, #16]	@ (80020f0 <LCD_IO_WriteData+0x40>)
 80020de:	f001 ff6b 	bl	8003fb8 <HAL_GPIO_WritePin>
}
 80020e2:	bf00      	nop
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	40020c00 	.word	0x40020c00
 80020f0:	40020800 	.word	0x40020800

080020f4 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80020fe:	2200      	movs	r2, #0
 8002100:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002104:	480a      	ldr	r0, [pc, #40]	@ (8002130 <LCD_IO_WriteReg+0x3c>)
 8002106:	f001 ff57 	bl	8003fb8 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 800210a:	2200      	movs	r2, #0
 800210c:	2104      	movs	r1, #4
 800210e:	4809      	ldr	r0, [pc, #36]	@ (8002134 <LCD_IO_WriteReg+0x40>)
 8002110:	f001 ff52 	bl	8003fb8 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 8002114:	79fb      	ldrb	r3, [r7, #7]
 8002116:	b29b      	uxth	r3, r3
 8002118:	4618      	mov	r0, r3
 800211a:	f7ff feed 	bl	8001ef8 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800211e:	2201      	movs	r2, #1
 8002120:	2104      	movs	r1, #4
 8002122:	4804      	ldr	r0, [pc, #16]	@ (8002134 <LCD_IO_WriteReg+0x40>)
 8002124:	f001 ff48 	bl	8003fb8 <HAL_GPIO_WritePin>
}
 8002128:	bf00      	nop
 800212a:	3708      	adds	r7, #8
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40020c00 	.word	0x40020c00
 8002134:	40020800 	.word	0x40020800

08002138 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002140:	6878      	ldr	r0, [r7, #4]
 8002142:	f001 fb5f 	bl	8003804 <HAL_Delay>
}
 8002146:	bf00      	nop
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}

0800214e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800214e:	b580      	push	{r7, lr}
 8002150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002152:	f001 fae5 	bl	8003720 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002156:	f000 f84b 	bl	80021f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800215a:	f000 fa3b 	bl	80025d4 <MX_GPIO_Init>
  MX_LTDC_Init();
 800215e:	f000 f8f1 	bl	8002344 <MX_LTDC_Init>
  MX_RNG_Init();
 8002162:	f000 f9a1 	bl	80024a8 <MX_RNG_Init>
  MX_TIM2_Init();
 8002166:	f000 f9e9 	bl	800253c <MX_TIM2_Init>
  MX_SPI5_Init();
 800216a:	f000 f9b1 	bl	80024d0 <MX_SPI5_Init>
  MX_I2C3_Init();
 800216e:	f000 f8a9 	bl	80022c4 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  ApplicationInit(); // Initializes the LCD functionality
 8002172:	f7fe fa2b 	bl	80005cc <ApplicationInit>


  while (1)
  {
    /* USER CODE END WHILE */
	Scheduler_Run(); // Run the scheduler checks
 8002176:	f000 f801 	bl	800217c <Scheduler_Run>
 800217a:	e7fc      	b.n	8002176 <main+0x28>

0800217c <Scheduler_Run>:
  }
  /* USER CODE END 3 */
}

// --- Scheduler Execution ---
void Scheduler_Run(void) {
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
    // Wait for SysTick to signal a check interval
    while(scheduler_ticks == 0) { } // Wait for SysTick
 8002182:	bf00      	nop
 8002184:	4b19      	ldr	r3, [pc, #100]	@ (80021ec <Scheduler_Run+0x70>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d0fb      	beq.n	8002184 <Scheduler_Run+0x8>
    scheduler_ticks = 0;
 800218c:	4b17      	ldr	r3, [pc, #92]	@ (80021ec <Scheduler_Run+0x70>)
 800218e:	2200      	movs	r2, #0
 8002190:	601a      	str	r2, [r3, #0]

    uint32_t events = getScheduledEvents();
 8002192:	f7ff fce1 	bl	8001b58 <getScheduledEvents>
 8002196:	6078      	str	r0, [r7, #4]

    if (events & TOUCH_POLLING_EVENT) {
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	f003 0301 	and.w	r3, r3, #1
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d004      	beq.n	80021ac <Scheduler_Run+0x30>
        handleTouchInput(); // Handles touch based on internal state
 80021a2:	f7fe fe47 	bl	8000e34 <handleTouchInput>
        removeSchedulerEvent(TOUCH_POLLING_EVENT);
 80021a6:	2001      	movs	r0, #1
 80021a8:	f7ff fcf4 	bl	8001b94 <removeSchedulerEvent>
    }

    if (events & HW_BUTTON_POLLING_EVENT) {
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	f003 0302 	and.w	r3, r3, #2
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d004      	beq.n	80021c0 <Scheduler_Run+0x44>
        pollHardwareButton(); // Checks button based on internal state
 80021b6:	f7fe ff73 	bl	80010a0 <pollHardwareButton>
        removeSchedulerEvent(HW_BUTTON_POLLING_EVENT);
 80021ba:	2002      	movs	r0, #2
 80021bc:	f7ff fcea 	bl	8001b94 <removeSchedulerEvent>
    }

    if (events & GAME_UPDATE_EVENT) {
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f003 0304 	and.w	r3, r3, #4
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d004      	beq.n	80021d4 <Scheduler_Run+0x58>
        // Simply call the handler. It will check the state internally.
        handleAITurn(); // Call the AI handler function
 80021ca:	f7fe ff97 	bl	80010fc <handleAITurn>
        // Add other game updates here if GAME_UPDATE_EVENT is used for more things
        removeSchedulerEvent(GAME_UPDATE_EVENT);
 80021ce:	2004      	movs	r0, #4
 80021d0:	f7ff fce0 	bl	8001b94 <removeSchedulerEvent>
    }

    if (events & RENDER_SCREEN_EVENT) {
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f003 0310 	and.w	r3, r3, #16
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d002      	beq.n	80021e4 <Scheduler_Run+0x68>
         // If drawing is event-driven, call the relevant draw function
         // Example: could call a generic drawUpdate() function
         removeSchedulerEvent(RENDER_SCREEN_EVENT);
 80021de:	2010      	movs	r0, #16
 80021e0:	f7ff fcd8 	bl	8001b94 <removeSchedulerEvent>
    }
}
 80021e4:	bf00      	nop
 80021e6:	3708      	adds	r7, #8
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	20025bdc 	.word	0x20025bdc

080021f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b094      	sub	sp, #80	@ 0x50
 80021f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021f6:	f107 0320 	add.w	r3, r7, #32
 80021fa:	2230      	movs	r2, #48	@ 0x30
 80021fc:	2100      	movs	r1, #0
 80021fe:	4618      	mov	r0, r3
 8002200:	f005 f80a 	bl	8007218 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002204:	f107 030c 	add.w	r3, r7, #12
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	605a      	str	r2, [r3, #4]
 800220e:	609a      	str	r2, [r3, #8]
 8002210:	60da      	str	r2, [r3, #12]
 8002212:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002214:	2300      	movs	r3, #0
 8002216:	60bb      	str	r3, [r7, #8]
 8002218:	4b28      	ldr	r3, [pc, #160]	@ (80022bc <SystemClock_Config+0xcc>)
 800221a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221c:	4a27      	ldr	r2, [pc, #156]	@ (80022bc <SystemClock_Config+0xcc>)
 800221e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002222:	6413      	str	r3, [r2, #64]	@ 0x40
 8002224:	4b25      	ldr	r3, [pc, #148]	@ (80022bc <SystemClock_Config+0xcc>)
 8002226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002228:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800222c:	60bb      	str	r3, [r7, #8]
 800222e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002230:	2300      	movs	r3, #0
 8002232:	607b      	str	r3, [r7, #4]
 8002234:	4b22      	ldr	r3, [pc, #136]	@ (80022c0 <SystemClock_Config+0xd0>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a21      	ldr	r2, [pc, #132]	@ (80022c0 <SystemClock_Config+0xd0>)
 800223a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800223e:	6013      	str	r3, [r2, #0]
 8002240:	4b1f      	ldr	r3, [pc, #124]	@ (80022c0 <SystemClock_Config+0xd0>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002248:	607b      	str	r3, [r7, #4]
 800224a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800224c:	2301      	movs	r3, #1
 800224e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002250:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002254:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002256:	2302      	movs	r3, #2
 8002258:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800225a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800225e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002260:	2308      	movs	r3, #8
 8002262:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002264:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002268:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800226a:	2302      	movs	r3, #2
 800226c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800226e:	2307      	movs	r3, #7
 8002270:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002272:	f107 0320 	add.w	r3, r7, #32
 8002276:	4618      	mov	r0, r3
 8002278:	f003 f9fe 	bl	8005678 <HAL_RCC_OscConfig>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002282:	f000 fb55 	bl	8002930 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002286:	230f      	movs	r3, #15
 8002288:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800228a:	2302      	movs	r3, #2
 800228c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800228e:	2300      	movs	r3, #0
 8002290:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002292:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002296:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002298:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800229c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800229e:	f107 030c 	add.w	r3, r7, #12
 80022a2:	2105      	movs	r1, #5
 80022a4:	4618      	mov	r0, r3
 80022a6:	f003 fc5f 	bl	8005b68 <HAL_RCC_ClockConfig>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d001      	beq.n	80022b4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80022b0:	f000 fb3e 	bl	8002930 <Error_Handler>
  }
}
 80022b4:	bf00      	nop
 80022b6:	3750      	adds	r7, #80	@ 0x50
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	40023800 	.word	0x40023800
 80022c0:	40007000 	.word	0x40007000

080022c4 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80022c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002338 <MX_I2C3_Init+0x74>)
 80022ca:	4a1c      	ldr	r2, [pc, #112]	@ (800233c <MX_I2C3_Init+0x78>)
 80022cc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80022ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002338 <MX_I2C3_Init+0x74>)
 80022d0:	4a1b      	ldr	r2, [pc, #108]	@ (8002340 <MX_I2C3_Init+0x7c>)
 80022d2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80022d4:	4b18      	ldr	r3, [pc, #96]	@ (8002338 <MX_I2C3_Init+0x74>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80022da:	4b17      	ldr	r3, [pc, #92]	@ (8002338 <MX_I2C3_Init+0x74>)
 80022dc:	2200      	movs	r2, #0
 80022de:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80022e0:	4b15      	ldr	r3, [pc, #84]	@ (8002338 <MX_I2C3_Init+0x74>)
 80022e2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80022e6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80022e8:	4b13      	ldr	r3, [pc, #76]	@ (8002338 <MX_I2C3_Init+0x74>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80022ee:	4b12      	ldr	r3, [pc, #72]	@ (8002338 <MX_I2C3_Init+0x74>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80022f4:	4b10      	ldr	r3, [pc, #64]	@ (8002338 <MX_I2C3_Init+0x74>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80022fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002338 <MX_I2C3_Init+0x74>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002300:	480d      	ldr	r0, [pc, #52]	@ (8002338 <MX_I2C3_Init+0x74>)
 8002302:	f001 fe73 	bl	8003fec <HAL_I2C_Init>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800230c:	f000 fb10 	bl	8002930 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002310:	2100      	movs	r1, #0
 8002312:	4809      	ldr	r0, [pc, #36]	@ (8002338 <MX_I2C3_Init+0x74>)
 8002314:	f002 fe8e 	bl	8005034 <HAL_I2CEx_ConfigAnalogFilter>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 800231e:	f000 fb07 	bl	8002930 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002322:	2100      	movs	r1, #0
 8002324:	4804      	ldr	r0, [pc, #16]	@ (8002338 <MX_I2C3_Init+0x74>)
 8002326:	f002 fec1 	bl	80050ac <HAL_I2CEx_ConfigDigitalFilter>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d001      	beq.n	8002334 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8002330:	f000 fafe 	bl	8002930 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002334:	bf00      	nop
 8002336:	bd80      	pop	{r7, pc}
 8002338:	20025a30 	.word	0x20025a30
 800233c:	40005c00 	.word	0x40005c00
 8002340:	000186a0 	.word	0x000186a0

08002344 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b09a      	sub	sp, #104	@ 0x68
 8002348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800234a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800234e:	2234      	movs	r2, #52	@ 0x34
 8002350:	2100      	movs	r1, #0
 8002352:	4618      	mov	r0, r3
 8002354:	f004 ff60 	bl	8007218 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8002358:	463b      	mov	r3, r7
 800235a:	2234      	movs	r2, #52	@ 0x34
 800235c:	2100      	movs	r1, #0
 800235e:	4618      	mov	r0, r3
 8002360:	f004 ff5a 	bl	8007218 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8002364:	4b4e      	ldr	r3, [pc, #312]	@ (80024a0 <MX_LTDC_Init+0x15c>)
 8002366:	4a4f      	ldr	r2, [pc, #316]	@ (80024a4 <MX_LTDC_Init+0x160>)
 8002368:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800236a:	4b4d      	ldr	r3, [pc, #308]	@ (80024a0 <MX_LTDC_Init+0x15c>)
 800236c:	2200      	movs	r2, #0
 800236e:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002370:	4b4b      	ldr	r3, [pc, #300]	@ (80024a0 <MX_LTDC_Init+0x15c>)
 8002372:	2200      	movs	r2, #0
 8002374:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002376:	4b4a      	ldr	r3, [pc, #296]	@ (80024a0 <MX_LTDC_Init+0x15c>)
 8002378:	2200      	movs	r2, #0
 800237a:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800237c:	4b48      	ldr	r3, [pc, #288]	@ (80024a0 <MX_LTDC_Init+0x15c>)
 800237e:	2200      	movs	r2, #0
 8002380:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8002382:	4b47      	ldr	r3, [pc, #284]	@ (80024a0 <MX_LTDC_Init+0x15c>)
 8002384:	2207      	movs	r2, #7
 8002386:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8002388:	4b45      	ldr	r3, [pc, #276]	@ (80024a0 <MX_LTDC_Init+0x15c>)
 800238a:	2203      	movs	r2, #3
 800238c:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 800238e:	4b44      	ldr	r3, [pc, #272]	@ (80024a0 <MX_LTDC_Init+0x15c>)
 8002390:	220e      	movs	r2, #14
 8002392:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8002394:	4b42      	ldr	r3, [pc, #264]	@ (80024a0 <MX_LTDC_Init+0x15c>)
 8002396:	2205      	movs	r2, #5
 8002398:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 800239a:	4b41      	ldr	r3, [pc, #260]	@ (80024a0 <MX_LTDC_Init+0x15c>)
 800239c:	f240 228e 	movw	r2, #654	@ 0x28e
 80023a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 80023a2:	4b3f      	ldr	r3, [pc, #252]	@ (80024a0 <MX_LTDC_Init+0x15c>)
 80023a4:	f240 12e5 	movw	r2, #485	@ 0x1e5
 80023a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
 80023aa:	4b3d      	ldr	r3, [pc, #244]	@ (80024a0 <MX_LTDC_Init+0x15c>)
 80023ac:	f44f 7225 	mov.w	r2, #660	@ 0x294
 80023b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 487;
 80023b2:	4b3b      	ldr	r3, [pc, #236]	@ (80024a0 <MX_LTDC_Init+0x15c>)
 80023b4:	f240 12e7 	movw	r2, #487	@ 0x1e7
 80023b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80023ba:	4b39      	ldr	r3, [pc, #228]	@ (80024a0 <MX_LTDC_Init+0x15c>)
 80023bc:	2200      	movs	r2, #0
 80023be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 80023c2:	4b37      	ldr	r3, [pc, #220]	@ (80024a0 <MX_LTDC_Init+0x15c>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 80023ca:	4b35      	ldr	r3, [pc, #212]	@ (80024a0 <MX_LTDC_Init+0x15c>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80023d2:	4833      	ldr	r0, [pc, #204]	@ (80024a0 <MX_LTDC_Init+0x15c>)
 80023d4:	f002 feaa 	bl	800512c <HAL_LTDC_Init>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 80023de:	f000 faa7 	bl	8002930 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80023e2:	2300      	movs	r3, #0
 80023e4:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 80023e6:	2300      	movs	r3, #0
 80023e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 80023ea:	2300      	movs	r3, #0
 80023ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 80023ee:	2300      	movs	r3, #0
 80023f0:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80023f2:	2300      	movs	r3, #0
 80023f4:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 80023f6:	2300      	movs	r3, #0
 80023f8:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 80023fa:	2300      	movs	r3, #0
 80023fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80023fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002402:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8002404:	2305      	movs	r3, #5
 8002406:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 8002408:	2300      	movs	r3, #0
 800240a:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 800240c:	2300      	movs	r3, #0
 800240e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 8002410:	2300      	movs	r3, #0
 8002412:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8002414:	2300      	movs	r3, #0
 8002416:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 800241a:	2300      	movs	r3, #0
 800241c:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 8002420:	2300      	movs	r3, #0
 8002422:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8002426:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800242a:	2200      	movs	r2, #0
 800242c:	4619      	mov	r1, r3
 800242e:	481c      	ldr	r0, [pc, #112]	@ (80024a0 <MX_LTDC_Init+0x15c>)
 8002430:	f002 ff4c 	bl	80052cc <HAL_LTDC_ConfigLayer>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d001      	beq.n	800243e <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 800243a:	f000 fa79 	bl	8002930 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 800243e:	2300      	movs	r3, #0
 8002440:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 8002442:	2300      	movs	r3, #0
 8002444:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 8002446:	2300      	movs	r3, #0
 8002448:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 800244a:	2300      	movs	r3, #0
 800244c:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800244e:	2300      	movs	r3, #0
 8002450:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 8002452:	2300      	movs	r3, #0
 8002454:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 8002456:	2300      	movs	r3, #0
 8002458:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800245a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800245e:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8002460:	2305      	movs	r3, #5
 8002462:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8002464:	2300      	movs	r3, #0
 8002466:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 8002468:	2300      	movs	r3, #0
 800246a:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 800246c:	2300      	movs	r3, #0
 800246e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8002470:	2300      	movs	r3, #0
 8002472:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8002476:	2300      	movs	r3, #0
 8002478:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 800247c:	2300      	movs	r3, #0
 800247e:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8002482:	463b      	mov	r3, r7
 8002484:	2201      	movs	r2, #1
 8002486:	4619      	mov	r1, r3
 8002488:	4805      	ldr	r0, [pc, #20]	@ (80024a0 <MX_LTDC_Init+0x15c>)
 800248a:	f002 ff1f 	bl	80052cc <HAL_LTDC_ConfigLayer>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d001      	beq.n	8002498 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8002494:	f000 fa4c 	bl	8002930 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8002498:	bf00      	nop
 800249a:	3768      	adds	r7, #104	@ 0x68
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	20025a84 	.word	0x20025a84
 80024a4:	40016800 	.word	0x40016800

080024a8 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 80024ac:	4b06      	ldr	r3, [pc, #24]	@ (80024c8 <MX_RNG_Init+0x20>)
 80024ae:	4a07      	ldr	r2, [pc, #28]	@ (80024cc <MX_RNG_Init+0x24>)
 80024b0:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 80024b2:	4805      	ldr	r0, [pc, #20]	@ (80024c8 <MX_RNG_Init+0x20>)
 80024b4:	f003 ff24 	bl	8006300 <HAL_RNG_Init>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 80024be:	f000 fa37 	bl	8002930 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 80024c2:	bf00      	nop
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20025b2c 	.word	0x20025b2c
 80024cc:	50060800 	.word	0x50060800

080024d0 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80024d4:	4b17      	ldr	r3, [pc, #92]	@ (8002534 <MX_SPI5_Init+0x64>)
 80024d6:	4a18      	ldr	r2, [pc, #96]	@ (8002538 <MX_SPI5_Init+0x68>)
 80024d8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80024da:	4b16      	ldr	r3, [pc, #88]	@ (8002534 <MX_SPI5_Init+0x64>)
 80024dc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80024e0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80024e2:	4b14      	ldr	r3, [pc, #80]	@ (8002534 <MX_SPI5_Init+0x64>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80024e8:	4b12      	ldr	r3, [pc, #72]	@ (8002534 <MX_SPI5_Init+0x64>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80024ee:	4b11      	ldr	r3, [pc, #68]	@ (8002534 <MX_SPI5_Init+0x64>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80024f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002534 <MX_SPI5_Init+0x64>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80024fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002534 <MX_SPI5_Init+0x64>)
 80024fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002500:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002502:	4b0c      	ldr	r3, [pc, #48]	@ (8002534 <MX_SPI5_Init+0x64>)
 8002504:	2200      	movs	r2, #0
 8002506:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002508:	4b0a      	ldr	r3, [pc, #40]	@ (8002534 <MX_SPI5_Init+0x64>)
 800250a:	2200      	movs	r2, #0
 800250c:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800250e:	4b09      	ldr	r3, [pc, #36]	@ (8002534 <MX_SPI5_Init+0x64>)
 8002510:	2200      	movs	r2, #0
 8002512:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002514:	4b07      	ldr	r3, [pc, #28]	@ (8002534 <MX_SPI5_Init+0x64>)
 8002516:	2200      	movs	r2, #0
 8002518:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 800251a:	4b06      	ldr	r3, [pc, #24]	@ (8002534 <MX_SPI5_Init+0x64>)
 800251c:	220a      	movs	r2, #10
 800251e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8002520:	4804      	ldr	r0, [pc, #16]	@ (8002534 <MX_SPI5_Init+0x64>)
 8002522:	f003 ff6d 	bl	8006400 <HAL_SPI_Init>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 800252c:	f000 fa00 	bl	8002930 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8002530:	bf00      	nop
 8002532:	bd80      	pop	{r7, pc}
 8002534:	20025b3c 	.word	0x20025b3c
 8002538:	40015000 	.word	0x40015000

0800253c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002542:	f107 0308 	add.w	r3, r7, #8
 8002546:	2200      	movs	r2, #0
 8002548:	601a      	str	r2, [r3, #0]
 800254a:	605a      	str	r2, [r3, #4]
 800254c:	609a      	str	r2, [r3, #8]
 800254e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002550:	463b      	mov	r3, r7
 8002552:	2200      	movs	r2, #0
 8002554:	601a      	str	r2, [r3, #0]
 8002556:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002558:	4b1d      	ldr	r3, [pc, #116]	@ (80025d0 <MX_TIM2_Init+0x94>)
 800255a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800255e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002560:	4b1b      	ldr	r3, [pc, #108]	@ (80025d0 <MX_TIM2_Init+0x94>)
 8002562:	2200      	movs	r2, #0
 8002564:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002566:	4b1a      	ldr	r3, [pc, #104]	@ (80025d0 <MX_TIM2_Init+0x94>)
 8002568:	2200      	movs	r2, #0
 800256a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800256c:	4b18      	ldr	r3, [pc, #96]	@ (80025d0 <MX_TIM2_Init+0x94>)
 800256e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002572:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002574:	4b16      	ldr	r3, [pc, #88]	@ (80025d0 <MX_TIM2_Init+0x94>)
 8002576:	2200      	movs	r2, #0
 8002578:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800257a:	4b15      	ldr	r3, [pc, #84]	@ (80025d0 <MX_TIM2_Init+0x94>)
 800257c:	2200      	movs	r2, #0
 800257e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002580:	4813      	ldr	r0, [pc, #76]	@ (80025d0 <MX_TIM2_Init+0x94>)
 8002582:	f004 fa1d 	bl	80069c0 <HAL_TIM_Base_Init>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d001      	beq.n	8002590 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800258c:	f000 f9d0 	bl	8002930 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002590:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002594:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002596:	f107 0308 	add.w	r3, r7, #8
 800259a:	4619      	mov	r1, r3
 800259c:	480c      	ldr	r0, [pc, #48]	@ (80025d0 <MX_TIM2_Init+0x94>)
 800259e:	f004 fa5e 	bl	8006a5e <HAL_TIM_ConfigClockSource>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80025a8:	f000 f9c2 	bl	8002930 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025ac:	2300      	movs	r3, #0
 80025ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025b0:	2300      	movs	r3, #0
 80025b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80025b4:	463b      	mov	r3, r7
 80025b6:	4619      	mov	r1, r3
 80025b8:	4805      	ldr	r0, [pc, #20]	@ (80025d0 <MX_TIM2_Init+0x94>)
 80025ba:	f004 fc5d 	bl	8006e78 <HAL_TIMEx_MasterConfigSynchronization>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80025c4:	f000 f9b4 	bl	8002930 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80025c8:	bf00      	nop
 80025ca:	3718      	adds	r7, #24
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	20025b94 	.word	0x20025b94

080025d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b08e      	sub	sp, #56	@ 0x38
 80025d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025de:	2200      	movs	r2, #0
 80025e0:	601a      	str	r2, [r3, #0]
 80025e2:	605a      	str	r2, [r3, #4]
 80025e4:	609a      	str	r2, [r3, #8]
 80025e6:	60da      	str	r2, [r3, #12]
 80025e8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025ea:	2300      	movs	r3, #0
 80025ec:	623b      	str	r3, [r7, #32]
 80025ee:	4bb2      	ldr	r3, [pc, #712]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f2:	4ab1      	ldr	r2, [pc, #708]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 80025f4:	f043 0304 	orr.w	r3, r3, #4
 80025f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80025fa:	4baf      	ldr	r3, [pc, #700]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fe:	f003 0304 	and.w	r3, r3, #4
 8002602:	623b      	str	r3, [r7, #32]
 8002604:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002606:	2300      	movs	r3, #0
 8002608:	61fb      	str	r3, [r7, #28]
 800260a:	4bab      	ldr	r3, [pc, #684]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 800260c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260e:	4aaa      	ldr	r2, [pc, #680]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 8002610:	f043 0320 	orr.w	r3, r3, #32
 8002614:	6313      	str	r3, [r2, #48]	@ 0x30
 8002616:	4ba8      	ldr	r3, [pc, #672]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 8002618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261a:	f003 0320 	and.w	r3, r3, #32
 800261e:	61fb      	str	r3, [r7, #28]
 8002620:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002622:	2300      	movs	r3, #0
 8002624:	61bb      	str	r3, [r7, #24]
 8002626:	4ba4      	ldr	r3, [pc, #656]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 8002628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262a:	4aa3      	ldr	r2, [pc, #652]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 800262c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002630:	6313      	str	r3, [r2, #48]	@ 0x30
 8002632:	4ba1      	ldr	r3, [pc, #644]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 8002634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002636:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800263a:	61bb      	str	r3, [r7, #24]
 800263c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800263e:	2300      	movs	r3, #0
 8002640:	617b      	str	r3, [r7, #20]
 8002642:	4b9d      	ldr	r3, [pc, #628]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 8002644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002646:	4a9c      	ldr	r2, [pc, #624]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 8002648:	f043 0301 	orr.w	r3, r3, #1
 800264c:	6313      	str	r3, [r2, #48]	@ 0x30
 800264e:	4b9a      	ldr	r3, [pc, #616]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002652:	f003 0301 	and.w	r3, r3, #1
 8002656:	617b      	str	r3, [r7, #20]
 8002658:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800265a:	2300      	movs	r3, #0
 800265c:	613b      	str	r3, [r7, #16]
 800265e:	4b96      	ldr	r3, [pc, #600]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002662:	4a95      	ldr	r2, [pc, #596]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 8002664:	f043 0302 	orr.w	r3, r3, #2
 8002668:	6313      	str	r3, [r2, #48]	@ 0x30
 800266a:	4b93      	ldr	r3, [pc, #588]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	613b      	str	r3, [r7, #16]
 8002674:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002676:	2300      	movs	r3, #0
 8002678:	60fb      	str	r3, [r7, #12]
 800267a:	4b8f      	ldr	r3, [pc, #572]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 800267c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800267e:	4a8e      	ldr	r2, [pc, #568]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 8002680:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002684:	6313      	str	r3, [r2, #48]	@ 0x30
 8002686:	4b8c      	ldr	r3, [pc, #560]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 8002688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800268e:	60fb      	str	r3, [r7, #12]
 8002690:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002692:	2300      	movs	r3, #0
 8002694:	60bb      	str	r3, [r7, #8]
 8002696:	4b88      	ldr	r3, [pc, #544]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 8002698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800269a:	4a87      	ldr	r2, [pc, #540]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 800269c:	f043 0310 	orr.w	r3, r3, #16
 80026a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80026a2:	4b85      	ldr	r3, [pc, #532]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a6:	f003 0310 	and.w	r3, r3, #16
 80026aa:	60bb      	str	r3, [r7, #8]
 80026ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026ae:	2300      	movs	r3, #0
 80026b0:	607b      	str	r3, [r7, #4]
 80026b2:	4b81      	ldr	r3, [pc, #516]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 80026b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b6:	4a80      	ldr	r2, [pc, #512]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 80026b8:	f043 0308 	orr.w	r3, r3, #8
 80026bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80026be:	4b7e      	ldr	r3, [pc, #504]	@ (80028b8 <MX_GPIO_Init+0x2e4>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c2:	f003 0308 	and.w	r3, r3, #8
 80026c6:	607b      	str	r3, [r7, #4]
 80026c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 80026ca:	2200      	movs	r2, #0
 80026cc:	2116      	movs	r1, #22
 80026ce:	487b      	ldr	r0, [pc, #492]	@ (80028bc <MX_GPIO_Init+0x2e8>)
 80026d0:	f001 fc72 	bl	8003fb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 80026d4:	2200      	movs	r2, #0
 80026d6:	2180      	movs	r1, #128	@ 0x80
 80026d8:	4879      	ldr	r0, [pc, #484]	@ (80028c0 <MX_GPIO_Init+0x2ec>)
 80026da:	f001 fc6d 	bl	8003fb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 80026de:	2200      	movs	r2, #0
 80026e0:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80026e4:	4877      	ldr	r0, [pc, #476]	@ (80028c4 <MX_GPIO_Init+0x2f0>)
 80026e6:	f001 fc67 	bl	8003fb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 80026ea:	2200      	movs	r2, #0
 80026ec:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 80026f0:	4875      	ldr	r0, [pc, #468]	@ (80028c8 <MX_GPIO_Init+0x2f4>)
 80026f2:	f001 fc61 	bl	8003fb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80026f6:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80026fa:	627b      	str	r3, [r7, #36]	@ 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026fc:	2302      	movs	r3, #2
 80026fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002700:	2300      	movs	r3, #0
 8002702:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002704:	2303      	movs	r3, #3
 8002706:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002708:	230c      	movs	r3, #12
 800270a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800270c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002710:	4619      	mov	r1, r3
 8002712:	486e      	ldr	r0, [pc, #440]	@ (80028cc <MX_GPIO_Init+0x2f8>)
 8002714:	f001 f980 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8002718:	2301      	movs	r3, #1
 800271a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800271c:	2302      	movs	r3, #2
 800271e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002720:	2300      	movs	r3, #0
 8002722:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002724:	2303      	movs	r3, #3
 8002726:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002728:	230c      	movs	r3, #12
 800272a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 800272c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002730:	4619      	mov	r1, r3
 8002732:	4862      	ldr	r0, [pc, #392]	@ (80028bc <MX_GPIO_Init+0x2e8>)
 8002734:	f001 f970 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8002738:	2316      	movs	r3, #22
 800273a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800273c:	2301      	movs	r3, #1
 800273e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002740:	2300      	movs	r3, #0
 8002742:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002744:	2300      	movs	r3, #0
 8002746:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002748:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800274c:	4619      	mov	r1, r3
 800274e:	485b      	ldr	r0, [pc, #364]	@ (80028bc <MX_GPIO_Init+0x2e8>)
 8002750:	f001 f962 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8002754:	f248 0307 	movw	r3, #32775	@ 0x8007
 8002758:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800275a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800275e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002760:	2300      	movs	r3, #0
 8002762:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002764:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002768:	4619      	mov	r1, r3
 800276a:	4855      	ldr	r0, [pc, #340]	@ (80028c0 <MX_GPIO_Init+0x2ec>)
 800276c:	f001 f954 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8002770:	2380      	movs	r3, #128	@ 0x80
 8002772:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002774:	2301      	movs	r3, #1
 8002776:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002778:	2300      	movs	r3, #0
 800277a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800277c:	2300      	movs	r3, #0
 800277e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8002780:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002784:	4619      	mov	r1, r3
 8002786:	484e      	ldr	r0, [pc, #312]	@ (80028c0 <MX_GPIO_Init+0x2ec>)
 8002788:	f001 f946 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 800278c:	2320      	movs	r3, #32
 800278e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002790:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002794:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002796:	2300      	movs	r3, #0
 8002798:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 800279a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800279e:	4619      	mov	r1, r3
 80027a0:	4846      	ldr	r0, [pc, #280]	@ (80028bc <MX_GPIO_Init+0x2e8>)
 80027a2:	f001 f939 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80027a6:	2304      	movs	r3, #4
 80027a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027aa:	2300      	movs	r3, #0
 80027ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ae:	2300      	movs	r3, #0
 80027b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80027b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027b6:	4619      	mov	r1, r3
 80027b8:	4845      	ldr	r0, [pc, #276]	@ (80028d0 <MX_GPIO_Init+0x2fc>)
 80027ba:	f001 f92d 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 80027be:	f248 1333 	movw	r3, #33075	@ 0x8133
 80027c2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c4:	2302      	movs	r3, #2
 80027c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c8:	2300      	movs	r3, #0
 80027ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027cc:	2303      	movs	r3, #3
 80027ce:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80027d0:	230c      	movs	r3, #12
 80027d2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80027d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027d8:	4619      	mov	r1, r3
 80027da:	483b      	ldr	r0, [pc, #236]	@ (80028c8 <MX_GPIO_Init+0x2f4>)
 80027dc:	f001 f91c 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 80027e0:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80027e4:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e6:	2302      	movs	r3, #2
 80027e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ea:	2300      	movs	r3, #0
 80027ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027ee:	2303      	movs	r3, #3
 80027f0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80027f2:	230c      	movs	r3, #12
 80027f4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80027f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027fa:	4619      	mov	r1, r3
 80027fc:	4835      	ldr	r0, [pc, #212]	@ (80028d4 <MX_GPIO_Init+0x300>)
 80027fe:	f001 f90b 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8002802:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8002806:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002808:	2302      	movs	r3, #2
 800280a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800280c:	2300      	movs	r3, #0
 800280e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002810:	2300      	movs	r3, #0
 8002812:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8002814:	230c      	movs	r3, #12
 8002816:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002818:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800281c:	4619      	mov	r1, r3
 800281e:	482c      	ldr	r0, [pc, #176]	@ (80028d0 <MX_GPIO_Init+0x2fc>)
 8002820:	f001 f8fa 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8002824:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002828:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800282a:	2300      	movs	r3, #0
 800282c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800282e:	2300      	movs	r3, #0
 8002830:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8002832:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002836:	4619      	mov	r1, r3
 8002838:	4825      	ldr	r0, [pc, #148]	@ (80028d0 <MX_GPIO_Init+0x2fc>)
 800283a:	f001 f8ed 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 800283e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002842:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002844:	2302      	movs	r3, #2
 8002846:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002848:	2300      	movs	r3, #0
 800284a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800284c:	2303      	movs	r3, #3
 800284e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002850:	230c      	movs	r3, #12
 8002852:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002854:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002858:	4619      	mov	r1, r3
 800285a:	481a      	ldr	r0, [pc, #104]	@ (80028c4 <MX_GPIO_Init+0x2f0>)
 800285c:	f001 f8dc 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8002860:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002864:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002866:	2300      	movs	r3, #0
 8002868:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286a:	2300      	movs	r3, #0
 800286c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 800286e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002872:	4619      	mov	r1, r3
 8002874:	4813      	ldr	r0, [pc, #76]	@ (80028c4 <MX_GPIO_Init+0x2f0>)
 8002876:	f001 f8cf 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 800287a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800287e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002880:	2301      	movs	r3, #1
 8002882:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002884:	2300      	movs	r3, #0
 8002886:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002888:	2300      	movs	r3, #0
 800288a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800288c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002890:	4619      	mov	r1, r3
 8002892:	480c      	ldr	r0, [pc, #48]	@ (80028c4 <MX_GPIO_Init+0x2f0>)
 8002894:	f001 f8c0 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002898:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800289c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800289e:	2302      	movs	r3, #2
 80028a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a2:	2300      	movs	r3, #0
 80028a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028a6:	2303      	movs	r3, #3
 80028a8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80028aa:	2307      	movs	r3, #7
 80028ac:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028b2:	4619      	mov	r1, r3
 80028b4:	e010      	b.n	80028d8 <MX_GPIO_Init+0x304>
 80028b6:	bf00      	nop
 80028b8:	40023800 	.word	0x40023800
 80028bc:	40020800 	.word	0x40020800
 80028c0:	40020000 	.word	0x40020000
 80028c4:	40020c00 	.word	0x40020c00
 80028c8:	40021800 	.word	0x40021800
 80028cc:	40021400 	.word	0x40021400
 80028d0:	40020400 	.word	0x40020400
 80028d4:	40021000 	.word	0x40021000
 80028d8:	4812      	ldr	r0, [pc, #72]	@ (8002924 <MX_GPIO_Init+0x350>)
 80028da:	f001 f89d 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 80028de:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80028e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028e4:	2301      	movs	r3, #1
 80028e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e8:	2300      	movs	r3, #0
 80028ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ec:	2300      	movs	r3, #0
 80028ee:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80028f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028f4:	4619      	mov	r1, r3
 80028f6:	480c      	ldr	r0, [pc, #48]	@ (8002928 <MX_GPIO_Init+0x354>)
 80028f8:	f001 f88e 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 80028fc:	2360      	movs	r3, #96	@ 0x60
 80028fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002900:	2302      	movs	r3, #2
 8002902:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002904:	2300      	movs	r3, #0
 8002906:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002908:	2303      	movs	r3, #3
 800290a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800290c:	230c      	movs	r3, #12
 800290e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002910:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002914:	4619      	mov	r1, r3
 8002916:	4805      	ldr	r0, [pc, #20]	@ (800292c <MX_GPIO_Init+0x358>)
 8002918:	f001 f87e 	bl	8003a18 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800291c:	bf00      	nop
 800291e:	3738      	adds	r7, #56	@ 0x38
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	40020000 	.word	0x40020000
 8002928:	40021800 	.word	0x40021800
 800292c:	40020400 	.word	0x40020400

08002930 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002934:	b672      	cpsid	i
}
 8002936:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002938:	bf00      	nop
 800293a:	e7fd      	b.n	8002938 <Error_Handler+0x8>

0800293c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002942:	2300      	movs	r3, #0
 8002944:	607b      	str	r3, [r7, #4]
 8002946:	4b10      	ldr	r3, [pc, #64]	@ (8002988 <HAL_MspInit+0x4c>)
 8002948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800294a:	4a0f      	ldr	r2, [pc, #60]	@ (8002988 <HAL_MspInit+0x4c>)
 800294c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002950:	6453      	str	r3, [r2, #68]	@ 0x44
 8002952:	4b0d      	ldr	r3, [pc, #52]	@ (8002988 <HAL_MspInit+0x4c>)
 8002954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002956:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800295a:	607b      	str	r3, [r7, #4]
 800295c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800295e:	2300      	movs	r3, #0
 8002960:	603b      	str	r3, [r7, #0]
 8002962:	4b09      	ldr	r3, [pc, #36]	@ (8002988 <HAL_MspInit+0x4c>)
 8002964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002966:	4a08      	ldr	r2, [pc, #32]	@ (8002988 <HAL_MspInit+0x4c>)
 8002968:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800296c:	6413      	str	r3, [r2, #64]	@ 0x40
 800296e:	4b06      	ldr	r3, [pc, #24]	@ (8002988 <HAL_MspInit+0x4c>)
 8002970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002972:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002976:	603b      	str	r3, [r7, #0]
 8002978:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800297a:	2007      	movs	r0, #7
 800297c:	f001 f818 	bl	80039b0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002980:	bf00      	nop
 8002982:	3708      	adds	r7, #8
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	40023800 	.word	0x40023800

0800298c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b08a      	sub	sp, #40	@ 0x28
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002994:	f107 0314 	add.w	r3, r7, #20
 8002998:	2200      	movs	r2, #0
 800299a:	601a      	str	r2, [r3, #0]
 800299c:	605a      	str	r2, [r3, #4]
 800299e:	609a      	str	r2, [r3, #8]
 80029a0:	60da      	str	r2, [r3, #12]
 80029a2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a29      	ldr	r2, [pc, #164]	@ (8002a50 <HAL_I2C_MspInit+0xc4>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d14b      	bne.n	8002a46 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029ae:	2300      	movs	r3, #0
 80029b0:	613b      	str	r3, [r7, #16]
 80029b2:	4b28      	ldr	r3, [pc, #160]	@ (8002a54 <HAL_I2C_MspInit+0xc8>)
 80029b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b6:	4a27      	ldr	r2, [pc, #156]	@ (8002a54 <HAL_I2C_MspInit+0xc8>)
 80029b8:	f043 0304 	orr.w	r3, r3, #4
 80029bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80029be:	4b25      	ldr	r3, [pc, #148]	@ (8002a54 <HAL_I2C_MspInit+0xc8>)
 80029c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c2:	f003 0304 	and.w	r3, r3, #4
 80029c6:	613b      	str	r3, [r7, #16]
 80029c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ca:	2300      	movs	r3, #0
 80029cc:	60fb      	str	r3, [r7, #12]
 80029ce:	4b21      	ldr	r3, [pc, #132]	@ (8002a54 <HAL_I2C_MspInit+0xc8>)
 80029d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d2:	4a20      	ldr	r2, [pc, #128]	@ (8002a54 <HAL_I2C_MspInit+0xc8>)
 80029d4:	f043 0301 	orr.w	r3, r3, #1
 80029d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80029da:	4b1e      	ldr	r3, [pc, #120]	@ (8002a54 <HAL_I2C_MspInit+0xc8>)
 80029dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029de:	f003 0301 	and.w	r3, r3, #1
 80029e2:	60fb      	str	r3, [r7, #12]
 80029e4:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80029e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80029ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029ec:	2312      	movs	r3, #18
 80029ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f0:	2300      	movs	r3, #0
 80029f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f4:	2300      	movs	r3, #0
 80029f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80029f8:	2304      	movs	r3, #4
 80029fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80029fc:	f107 0314 	add.w	r3, r7, #20
 8002a00:	4619      	mov	r1, r3
 8002a02:	4815      	ldr	r0, [pc, #84]	@ (8002a58 <HAL_I2C_MspInit+0xcc>)
 8002a04:	f001 f808 	bl	8003a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8002a08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a0e:	2312      	movs	r3, #18
 8002a10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a12:	2300      	movs	r3, #0
 8002a14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a16:	2300      	movs	r3, #0
 8002a18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002a1a:	2304      	movs	r3, #4
 8002a1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8002a1e:	f107 0314 	add.w	r3, r7, #20
 8002a22:	4619      	mov	r1, r3
 8002a24:	480d      	ldr	r0, [pc, #52]	@ (8002a5c <HAL_I2C_MspInit+0xd0>)
 8002a26:	f000 fff7 	bl	8003a18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	60bb      	str	r3, [r7, #8]
 8002a2e:	4b09      	ldr	r3, [pc, #36]	@ (8002a54 <HAL_I2C_MspInit+0xc8>)
 8002a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a32:	4a08      	ldr	r2, [pc, #32]	@ (8002a54 <HAL_I2C_MspInit+0xc8>)
 8002a34:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002a38:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a3a:	4b06      	ldr	r3, [pc, #24]	@ (8002a54 <HAL_I2C_MspInit+0xc8>)
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a42:	60bb      	str	r3, [r7, #8]
 8002a44:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 8002a46:	bf00      	nop
 8002a48:	3728      	adds	r7, #40	@ 0x28
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	40005c00 	.word	0x40005c00
 8002a54:	40023800 	.word	0x40023800
 8002a58:	40020800 	.word	0x40020800
 8002a5c:	40020000 	.word	0x40020000

08002a60 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b09a      	sub	sp, #104	@ 0x68
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a68:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	601a      	str	r2, [r3, #0]
 8002a70:	605a      	str	r2, [r3, #4]
 8002a72:	609a      	str	r2, [r3, #8]
 8002a74:	60da      	str	r2, [r3, #12]
 8002a76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a7c:	2230      	movs	r2, #48	@ 0x30
 8002a7e:	2100      	movs	r1, #0
 8002a80:	4618      	mov	r0, r3
 8002a82:	f004 fbc9 	bl	8007218 <memset>
  if(hltdc->Instance==LTDC)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a81      	ldr	r2, [pc, #516]	@ (8002c90 <HAL_LTDC_MspInit+0x230>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	f040 80fb 	bne.w	8002c88 <HAL_LTDC_MspInit+0x228>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002a92:	2308      	movs	r3, #8
 8002a94:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 200;
 8002a96:	23c8      	movs	r3, #200	@ 0xc8
 8002a98:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8002a9a:	2302      	movs	r3, #2
 8002a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_16;
 8002a9e:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002aa2:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002aa4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f003 fa69 	bl	8005f80 <HAL_RCCEx_PeriphCLKConfig>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d001      	beq.n	8002ab8 <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 8002ab4:	f7ff ff3c 	bl	8002930 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002ab8:	2300      	movs	r3, #0
 8002aba:	623b      	str	r3, [r7, #32]
 8002abc:	4b75      	ldr	r3, [pc, #468]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002abe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ac0:	4a74      	ldr	r2, [pc, #464]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002ac2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002ac6:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ac8:	4b72      	ldr	r3, [pc, #456]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002aca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002acc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002ad0:	623b      	str	r3, [r7, #32]
 8002ad2:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	61fb      	str	r3, [r7, #28]
 8002ad8:	4b6e      	ldr	r3, [pc, #440]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002ada:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002adc:	4a6d      	ldr	r2, [pc, #436]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002ade:	f043 0320 	orr.w	r3, r3, #32
 8002ae2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ae4:	4b6b      	ldr	r3, [pc, #428]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae8:	f003 0320 	and.w	r3, r3, #32
 8002aec:	61fb      	str	r3, [r7, #28]
 8002aee:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002af0:	2300      	movs	r3, #0
 8002af2:	61bb      	str	r3, [r7, #24]
 8002af4:	4b67      	ldr	r3, [pc, #412]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002af8:	4a66      	ldr	r2, [pc, #408]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002afa:	f043 0301 	orr.w	r3, r3, #1
 8002afe:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b00:	4b64      	ldr	r3, [pc, #400]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b04:	f003 0301 	and.w	r3, r3, #1
 8002b08:	61bb      	str	r3, [r7, #24]
 8002b0a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	617b      	str	r3, [r7, #20]
 8002b10:	4b60      	ldr	r3, [pc, #384]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b14:	4a5f      	ldr	r2, [pc, #380]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002b16:	f043 0302 	orr.w	r3, r3, #2
 8002b1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b1c:	4b5d      	ldr	r3, [pc, #372]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b20:	f003 0302 	and.w	r3, r3, #2
 8002b24:	617b      	str	r3, [r7, #20]
 8002b26:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002b28:	2300      	movs	r3, #0
 8002b2a:	613b      	str	r3, [r7, #16]
 8002b2c:	4b59      	ldr	r3, [pc, #356]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b30:	4a58      	ldr	r2, [pc, #352]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002b32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b36:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b38:	4b56      	ldr	r3, [pc, #344]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b40:	613b      	str	r3, [r7, #16]
 8002b42:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b44:	2300      	movs	r3, #0
 8002b46:	60fb      	str	r3, [r7, #12]
 8002b48:	4b52      	ldr	r3, [pc, #328]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b4c:	4a51      	ldr	r2, [pc, #324]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002b4e:	f043 0304 	orr.w	r3, r3, #4
 8002b52:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b54:	4b4f      	ldr	r3, [pc, #316]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b58:	f003 0304 	and.w	r3, r3, #4
 8002b5c:	60fb      	str	r3, [r7, #12]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b60:	2300      	movs	r3, #0
 8002b62:	60bb      	str	r3, [r7, #8]
 8002b64:	4b4b      	ldr	r3, [pc, #300]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b68:	4a4a      	ldr	r2, [pc, #296]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002b6a:	f043 0308 	orr.w	r3, r3, #8
 8002b6e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b70:	4b48      	ldr	r3, [pc, #288]	@ (8002c94 <HAL_LTDC_MspInit+0x234>)
 8002b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b74:	f003 0308 	and.w	r3, r3, #8
 8002b78:	60bb      	str	r3, [r7, #8]
 8002b7a:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8002b7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b80:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b82:	2302      	movs	r3, #2
 8002b84:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b86:	2300      	movs	r3, #0
 8002b88:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002b8e:	230e      	movs	r3, #14
 8002b90:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002b92:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002b96:	4619      	mov	r1, r3
 8002b98:	483f      	ldr	r0, [pc, #252]	@ (8002c98 <HAL_LTDC_MspInit+0x238>)
 8002b9a:	f000 ff3d 	bl	8003a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8002b9e:	f641 0358 	movw	r3, #6232	@ 0x1858
 8002ba2:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba4:	2302      	movs	r3, #2
 8002ba6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bac:	2300      	movs	r3, #0
 8002bae:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002bb0:	230e      	movs	r3, #14
 8002bb2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bb4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002bb8:	4619      	mov	r1, r3
 8002bba:	4838      	ldr	r0, [pc, #224]	@ (8002c9c <HAL_LTDC_MspInit+0x23c>)
 8002bbc:	f000 ff2c 	bl	8003a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002bd0:	2309      	movs	r3, #9
 8002bd2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bd4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002bd8:	4619      	mov	r1, r3
 8002bda:	4831      	ldr	r0, [pc, #196]	@ (8002ca0 <HAL_LTDC_MspInit+0x240>)
 8002bdc:	f000 ff1c 	bl	8003a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8002be0:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002be4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be6:	2302      	movs	r3, #2
 8002be8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bea:	2300      	movs	r3, #0
 8002bec:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002bf2:	230e      	movs	r3, #14
 8002bf4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bf6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	4828      	ldr	r0, [pc, #160]	@ (8002ca0 <HAL_LTDC_MspInit+0x240>)
 8002bfe:	f000 ff0b 	bl	8003a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8002c02:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8002c06:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c08:	2302      	movs	r3, #2
 8002c0a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c10:	2300      	movs	r3, #0
 8002c12:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002c14:	230e      	movs	r3, #14
 8002c16:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002c18:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	4821      	ldr	r0, [pc, #132]	@ (8002ca4 <HAL_LTDC_MspInit+0x244>)
 8002c20:	f000 fefa 	bl	8003a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8002c24:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8002c28:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c2a:	2302      	movs	r3, #2
 8002c2c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c32:	2300      	movs	r3, #0
 8002c34:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002c36:	230e      	movs	r3, #14
 8002c38:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c3a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002c3e:	4619      	mov	r1, r3
 8002c40:	4819      	ldr	r0, [pc, #100]	@ (8002ca8 <HAL_LTDC_MspInit+0x248>)
 8002c42:	f000 fee9 	bl	8003a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8002c46:	2348      	movs	r3, #72	@ 0x48
 8002c48:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c4a:	2302      	movs	r3, #2
 8002c4c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c52:	2300      	movs	r3, #0
 8002c54:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002c56:	230e      	movs	r3, #14
 8002c58:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c5a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002c5e:	4619      	mov	r1, r3
 8002c60:	4812      	ldr	r0, [pc, #72]	@ (8002cac <HAL_LTDC_MspInit+0x24c>)
 8002c62:	f000 fed9 	bl	8003a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8002c66:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002c6a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c6c:	2302      	movs	r3, #2
 8002c6e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c70:	2300      	movs	r3, #0
 8002c72:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c74:	2300      	movs	r3, #0
 8002c76:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002c78:	2309      	movs	r3, #9
 8002c7a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002c7c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002c80:	4619      	mov	r1, r3
 8002c82:	4808      	ldr	r0, [pc, #32]	@ (8002ca4 <HAL_LTDC_MspInit+0x244>)
 8002c84:	f000 fec8 	bl	8003a18 <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 8002c88:	bf00      	nop
 8002c8a:	3768      	adds	r7, #104	@ 0x68
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	40016800 	.word	0x40016800
 8002c94:	40023800 	.word	0x40023800
 8002c98:	40021400 	.word	0x40021400
 8002c9c:	40020000 	.word	0x40020000
 8002ca0:	40020400 	.word	0x40020400
 8002ca4:	40021800 	.word	0x40021800
 8002ca8:	40020800 	.word	0x40020800
 8002cac:	40020c00 	.word	0x40020c00

08002cb0 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b085      	sub	sp, #20
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a0b      	ldr	r2, [pc, #44]	@ (8002cec <HAL_RNG_MspInit+0x3c>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d10d      	bne.n	8002cde <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	60fb      	str	r3, [r7, #12]
 8002cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf0 <HAL_RNG_MspInit+0x40>)
 8002cc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cca:	4a09      	ldr	r2, [pc, #36]	@ (8002cf0 <HAL_RNG_MspInit+0x40>)
 8002ccc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002cd0:	6353      	str	r3, [r2, #52]	@ 0x34
 8002cd2:	4b07      	ldr	r3, [pc, #28]	@ (8002cf0 <HAL_RNG_MspInit+0x40>)
 8002cd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cda:	60fb      	str	r3, [r7, #12]
 8002cdc:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END RNG_MspInit 1 */

  }

}
 8002cde:	bf00      	nop
 8002ce0:	3714      	adds	r7, #20
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop
 8002cec:	50060800 	.word	0x50060800
 8002cf0:	40023800 	.word	0x40023800

08002cf4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b08a      	sub	sp, #40	@ 0x28
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cfc:	f107 0314 	add.w	r3, r7, #20
 8002d00:	2200      	movs	r2, #0
 8002d02:	601a      	str	r2, [r3, #0]
 8002d04:	605a      	str	r2, [r3, #4]
 8002d06:	609a      	str	r2, [r3, #8]
 8002d08:	60da      	str	r2, [r3, #12]
 8002d0a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a19      	ldr	r2, [pc, #100]	@ (8002d78 <HAL_SPI_MspInit+0x84>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d12c      	bne.n	8002d70 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002d16:	2300      	movs	r3, #0
 8002d18:	613b      	str	r3, [r7, #16]
 8002d1a:	4b18      	ldr	r3, [pc, #96]	@ (8002d7c <HAL_SPI_MspInit+0x88>)
 8002d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d1e:	4a17      	ldr	r2, [pc, #92]	@ (8002d7c <HAL_SPI_MspInit+0x88>)
 8002d20:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d24:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d26:	4b15      	ldr	r3, [pc, #84]	@ (8002d7c <HAL_SPI_MspInit+0x88>)
 8002d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d2e:	613b      	str	r3, [r7, #16]
 8002d30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d32:	2300      	movs	r3, #0
 8002d34:	60fb      	str	r3, [r7, #12]
 8002d36:	4b11      	ldr	r3, [pc, #68]	@ (8002d7c <HAL_SPI_MspInit+0x88>)
 8002d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d3a:	4a10      	ldr	r2, [pc, #64]	@ (8002d7c <HAL_SPI_MspInit+0x88>)
 8002d3c:	f043 0320 	orr.w	r3, r3, #32
 8002d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d42:	4b0e      	ldr	r3, [pc, #56]	@ (8002d7c <HAL_SPI_MspInit+0x88>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d46:	f003 0320 	and.w	r3, r3, #32
 8002d4a:	60fb      	str	r3, [r7, #12]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8002d4e:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002d52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d54:	2302      	movs	r3, #2
 8002d56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002d60:	2305      	movs	r3, #5
 8002d62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002d64:	f107 0314 	add.w	r3, r7, #20
 8002d68:	4619      	mov	r1, r3
 8002d6a:	4805      	ldr	r0, [pc, #20]	@ (8002d80 <HAL_SPI_MspInit+0x8c>)
 8002d6c:	f000 fe54 	bl	8003a18 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8002d70:	bf00      	nop
 8002d72:	3728      	adds	r7, #40	@ 0x28
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	40015000 	.word	0x40015000
 8002d7c:	40023800 	.word	0x40023800
 8002d80:	40021400 	.word	0x40021400

08002d84 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a08      	ldr	r2, [pc, #32]	@ (8002db4 <HAL_SPI_MspDeInit+0x30>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d10a      	bne.n	8002dac <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8002d96:	4b08      	ldr	r3, [pc, #32]	@ (8002db8 <HAL_SPI_MspDeInit+0x34>)
 8002d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d9a:	4a07      	ldr	r2, [pc, #28]	@ (8002db8 <HAL_SPI_MspDeInit+0x34>)
 8002d9c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002da0:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8002da2:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8002da6:	4805      	ldr	r0, [pc, #20]	@ (8002dbc <HAL_SPI_MspDeInit+0x38>)
 8002da8:	f000 ffe2 	bl	8003d70 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8002dac:	bf00      	nop
 8002dae:	3708      	adds	r7, #8
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	40015000 	.word	0x40015000
 8002db8:	40023800 	.word	0x40023800
 8002dbc:	40021400 	.word	0x40021400

08002dc0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b085      	sub	sp, #20
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dd0:	d10d      	bne.n	8002dee <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	60fb      	str	r3, [r7, #12]
 8002dd6:	4b09      	ldr	r3, [pc, #36]	@ (8002dfc <HAL_TIM_Base_MspInit+0x3c>)
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dda:	4a08      	ldr	r2, [pc, #32]	@ (8002dfc <HAL_TIM_Base_MspInit+0x3c>)
 8002ddc:	f043 0301 	orr.w	r3, r3, #1
 8002de0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002de2:	4b06      	ldr	r3, [pc, #24]	@ (8002dfc <HAL_TIM_Base_MspInit+0x3c>)
 8002de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de6:	f003 0301 	and.w	r3, r3, #1
 8002dea:	60fb      	str	r3, [r7, #12]
 8002dec:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002dee:	bf00      	nop
 8002df0:	3714      	adds	r7, #20
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr
 8002dfa:	bf00      	nop
 8002dfc:	40023800 	.word	0x40023800

08002e00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e04:	bf00      	nop
 8002e06:	e7fd      	b.n	8002e04 <NMI_Handler+0x4>

08002e08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e0c:	bf00      	nop
 8002e0e:	e7fd      	b.n	8002e0c <HardFault_Handler+0x4>

08002e10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e14:	bf00      	nop
 8002e16:	e7fd      	b.n	8002e14 <MemManage_Handler+0x4>

08002e18 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e1c:	bf00      	nop
 8002e1e:	e7fd      	b.n	8002e1c <BusFault_Handler+0x4>

08002e20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e24:	bf00      	nop
 8002e26:	e7fd      	b.n	8002e24 <UsageFault_Handler+0x4>

08002e28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e2c:	bf00      	nop
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e34:	4770      	bx	lr

08002e36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e36:	b480      	push	{r7}
 8002e38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e3a:	bf00      	nop
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr

08002e44 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e44:	b480      	push	{r7}
 8002e46:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e48:	bf00      	nop
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
	...

08002e54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void) {
 8002e54:	b580      	push	{r7, lr}
 8002e56:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8002e58:	f000 fcb4 	bl	80037c4 <HAL_IncTick>

  static uint32_t tick_count = 0;
  tick_count++;
 8002e5c:	4b14      	ldr	r3, [pc, #80]	@ (8002eb0 <SysTick_Handler+0x5c>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	3301      	adds	r3, #1
 8002e62:	4a13      	ldr	r2, [pc, #76]	@ (8002eb0 <SysTick_Handler+0x5c>)
 8002e64:	6013      	str	r3, [r2, #0]

  // Add events periodically
  if ((tick_count % SCHEDULER_TICK_MS) == 0) {
 8002e66:	4b12      	ldr	r3, [pc, #72]	@ (8002eb0 <SysTick_Handler+0x5c>)
 8002e68:	6819      	ldr	r1, [r3, #0]
 8002e6a:	4b12      	ldr	r3, [pc, #72]	@ (8002eb4 <SysTick_Handler+0x60>)
 8002e6c:	fba3 2301 	umull	r2, r3, r3, r1
 8002e70:	08da      	lsrs	r2, r3, #3
 8002e72:	4613      	mov	r3, r2
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	4413      	add	r3, r2
 8002e78:	005b      	lsls	r3, r3, #1
 8002e7a:	1aca      	subs	r2, r1, r3
 8002e7c:	2a00      	cmp	r2, #0
 8002e7e:	d105      	bne.n	8002e8c <SysTick_Handler+0x38>
     scheduler_ticks = 1;
 8002e80:	4b0d      	ldr	r3, [pc, #52]	@ (8002eb8 <SysTick_Handler+0x64>)
 8002e82:	2201      	movs	r2, #1
 8002e84:	601a      	str	r2, [r3, #0]
     addSchedulerEvent(HW_BUTTON_POLLING_EVENT);
 8002e86:	2002      	movs	r0, #2
 8002e88:	f7fe fe72 	bl	8001b70 <addSchedulerEvent>
  }
  if ((tick_count % 50) == 0) { // Touch poll rate
 8002e8c:	4b08      	ldr	r3, [pc, #32]	@ (8002eb0 <SysTick_Handler+0x5c>)
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	4b0a      	ldr	r3, [pc, #40]	@ (8002ebc <SysTick_Handler+0x68>)
 8002e92:	fba3 1302 	umull	r1, r3, r3, r2
 8002e96:	091b      	lsrs	r3, r3, #4
 8002e98:	2132      	movs	r1, #50	@ 0x32
 8002e9a:	fb01 f303 	mul.w	r3, r1, r3
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d102      	bne.n	8002eaa <SysTick_Handler+0x56>
      addSchedulerEvent(TOUCH_POLLING_EVENT);
 8002ea4:	2001      	movs	r0, #1
 8002ea6:	f7fe fe63 	bl	8001b70 <addSchedulerEvent>
  }

}
 8002eaa:	bf00      	nop
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	20025be0 	.word	0x20025be0
 8002eb4:	cccccccd 	.word	0xcccccccd
 8002eb8:	20025bdc 	.word	0x20025bdc
 8002ebc:	51eb851f 	.word	0x51eb851f

08002ec0 <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports 
    I2C3_MspInit();
 8002ec6:	f000 f9cd 	bl	8003264 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 8002eca:	f000 f98d 	bl	80031e8 <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8002ece:	2202      	movs	r2, #2
 8002ed0:	2103      	movs	r1, #3
 8002ed2:	2082      	movs	r0, #130	@ 0x82
 8002ed4:	f000 fa1a 	bl	800330c <I2C3_Write>
    HAL_Delay(5);
 8002ed8:	2005      	movs	r0, #5
 8002eda:	f000 fc93 	bl	8003804 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8002ede:	2200      	movs	r2, #0
 8002ee0:	2103      	movs	r1, #3
 8002ee2:	2082      	movs	r0, #130	@ 0x82
 8002ee4:	f000 fa12 	bl	800330c <I2C3_Write>
    HAL_Delay(2);
 8002ee8:	2002      	movs	r0, #2
 8002eea:	f000 fc8b 	bl	8003804 <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 8002eee:	1cba      	adds	r2, r7, #2
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	2100      	movs	r1, #0
 8002ef4:	2082      	movs	r0, #130	@ 0x82
 8002ef6:	f000 fa59 	bl	80033ac <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 8002efa:	887b      	ldrh	r3, [r7, #2]
 8002efc:	021b      	lsls	r3, r3, #8
 8002efe:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 8002f00:	887b      	ldrh	r3, [r7, #2]
 8002f02:	0a1b      	lsrs	r3, r3, #8
 8002f04:	b29a      	uxth	r2, r3
 8002f06:	88fb      	ldrh	r3, [r7, #6]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 8002f0c:	88fb      	ldrh	r3, [r7, #6]
 8002f0e:	f640 0211 	movw	r2, #2065	@ 0x811
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d001      	beq.n	8002f1a <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e075      	b.n	8003006 <STMPE811_Init+0x146>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8002f1a:	2202      	movs	r2, #2
 8002f1c:	2103      	movs	r1, #3
 8002f1e:	2082      	movs	r0, #130	@ 0x82
 8002f20:	f000 f9f4 	bl	800330c <I2C3_Write>
    HAL_Delay(5);
 8002f24:	2005      	movs	r0, #5
 8002f26:	f000 fc6d 	bl	8003804 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	2103      	movs	r1, #3
 8002f2e:	2082      	movs	r0, #130	@ 0x82
 8002f30:	f000 f9ec 	bl	800330c <I2C3_Write>
    HAL_Delay(2);
 8002f34:	2002      	movs	r0, #2
 8002f36:	f000 fc65 	bl	8003804 <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8002f3a:	2004      	movs	r0, #4
 8002f3c:	f000 f867 	bl	800300e <STMPE811_Read>
 8002f40:	4603      	mov	r3, r0
 8002f42:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 8002f44:	797b      	ldrb	r3, [r7, #5]
 8002f46:	f023 0301 	bic.w	r3, r3, #1
 8002f4a:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8002f4c:	797b      	ldrb	r3, [r7, #5]
 8002f4e:	461a      	mov	r2, r3
 8002f50:	2104      	movs	r1, #4
 8002f52:	2082      	movs	r0, #130	@ 0x82
 8002f54:	f000 f9da 	bl	800330c <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8002f58:	2004      	movs	r0, #4
 8002f5a:	f000 f858 	bl	800300e <STMPE811_Read>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 8002f62:	797b      	ldrb	r3, [r7, #5]
 8002f64:	f023 0302 	bic.w	r3, r3, #2
 8002f68:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8002f6a:	797b      	ldrb	r3, [r7, #5]
 8002f6c:	461a      	mov	r2, r3
 8002f6e:	2104      	movs	r1, #4
 8002f70:	2082      	movs	r0, #130	@ 0x82
 8002f72:	f000 f9cb 	bl	800330c <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 8002f76:	2249      	movs	r2, #73	@ 0x49
 8002f78:	2120      	movs	r1, #32
 8002f7a:	2082      	movs	r0, #130	@ 0x82
 8002f7c:	f000 f9c6 	bl	800330c <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 8002f80:	2002      	movs	r0, #2
 8002f82:	f000 fc3f 	bl	8003804 <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 8002f86:	2201      	movs	r2, #1
 8002f88:	2121      	movs	r1, #33	@ 0x21
 8002f8a:	2082      	movs	r0, #130	@ 0x82
 8002f8c:	f000 f9be 	bl	800330c <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 8002f90:	2017      	movs	r0, #23
 8002f92:	f000 f83c 	bl	800300e <STMPE811_Read>
 8002f96:	4603      	mov	r3, r0
 8002f98:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 8002f9a:	797b      	ldrb	r3, [r7, #5]
 8002f9c:	f043 031e 	orr.w	r3, r3, #30
 8002fa0:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 8002fa2:	797b      	ldrb	r3, [r7, #5]
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	2117      	movs	r1, #23
 8002fa8:	2082      	movs	r0, #130	@ 0x82
 8002faa:	f000 f9af 	bl	800330c <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 8002fae:	229a      	movs	r2, #154	@ 0x9a
 8002fb0:	2141      	movs	r1, #65	@ 0x41
 8002fb2:	2082      	movs	r0, #130	@ 0x82
 8002fb4:	f000 f9aa 	bl	800330c <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 8002fb8:	2201      	movs	r2, #1
 8002fba:	214a      	movs	r1, #74	@ 0x4a
 8002fbc:	2082      	movs	r0, #130	@ 0x82
 8002fbe:	f000 f9a5 	bl	800330c <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	214b      	movs	r1, #75	@ 0x4b
 8002fc6:	2082      	movs	r0, #130	@ 0x82
 8002fc8:	f000 f9a0 	bl	800330c <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8002fcc:	2200      	movs	r2, #0
 8002fce:	214b      	movs	r1, #75	@ 0x4b
 8002fd0:	2082      	movs	r0, #130	@ 0x82
 8002fd2:	f000 f99b 	bl	800330c <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	2156      	movs	r1, #86	@ 0x56
 8002fda:	2082      	movs	r0, #130	@ 0x82
 8002fdc:	f000 f996 	bl	800330c <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	2158      	movs	r1, #88	@ 0x58
 8002fe4:	2082      	movs	r0, #130	@ 0x82
 8002fe6:	f000 f991 	bl	800330c <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 8002fea:	2203      	movs	r2, #3
 8002fec:	2140      	movs	r1, #64	@ 0x40
 8002fee:	2082      	movs	r0, #130	@ 0x82
 8002ff0:	f000 f98c 	bl	800330c <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 8002ff4:	22ff      	movs	r2, #255	@ 0xff
 8002ff6:	210b      	movs	r1, #11
 8002ff8:	2082      	movs	r0, #130	@ 0x82
 8002ffa:	f000 f987 	bl	800330c <I2C3_Write>
    
    /* Wait for 2 ms delay */
    HAL_Delay(200);
 8002ffe:	20c8      	movs	r0, #200	@ 0xc8
 8003000:	f000 fc00 	bl	8003804 <HAL_Delay>

    return STMPE811_State_Ok;
 8003004:	2302      	movs	r3, #2

}
 8003006:	4618      	mov	r0, r3
 8003008:	3708      	adds	r7, #8
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}

0800300e <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 800300e:	b580      	push	{r7, lr}
 8003010:	b084      	sub	sp, #16
 8003012:	af00      	add	r7, sp, #0
 8003014:	4603      	mov	r3, r0
 8003016:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 8003018:	f107 020f 	add.w	r2, r7, #15
 800301c:	79fb      	ldrb	r3, [r7, #7]
 800301e:	4619      	mov	r1, r3
 8003020:	2082      	movs	r0, #130	@ 0x82
 8003022:	f000 f99d 	bl	8003360 <I2C3_Read>

    return readData;
 8003026:	7bfb      	ldrb	r3, [r7, #15]
}
 8003028:	4618      	mov	r0, r3
 800302a:	3710      	adds	r7, #16
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <STMPE811_ReadTouch>:
}

/* The below function was created by Tilen MAJERLE but modified by Xavion */

STMPE811_State_t STMPE811_ReadTouch(STMPE811_TouchData *structdata)  //TM Function
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b084      	sub	sp, #16
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
    uint8_t val;

    /* Save state */
    structdata->last_pressed = structdata->pressed;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	791a      	ldrb	r2, [r3, #4]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	715a      	strb	r2, [r3, #5]

    /* Read */
    val = STMPE811_Read(STMPE811_TSC_CTRL);
 8003040:	2040      	movs	r0, #64	@ 0x40
 8003042:	f7ff ffe4 	bl	800300e <STMPE811_Read>
 8003046:	4603      	mov	r3, r0
 8003048:	73fb      	strb	r3, [r7, #15]
    if ((val & 0x80) == 0) {
 800304a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800304e:	2b00      	cmp	r3, #0
 8003050:	db0e      	blt.n	8003070 <STMPE811_ReadTouch+0x40>
        //Not pressed
        structdata->pressed = STMPE811_State_Released;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2201      	movs	r2, #1
 8003056:	711a      	strb	r2, [r3, #4]

        //Reset Fifo
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8003058:	2201      	movs	r2, #1
 800305a:	214b      	movs	r1, #75	@ 0x4b
 800305c:	2082      	movs	r0, #130	@ 0x82
 800305e:	f000 f955 	bl	800330c <I2C3_Write>
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8003062:	2200      	movs	r2, #0
 8003064:	214b      	movs	r1, #75	@ 0x4b
 8003066:	2082      	movs	r0, #130	@ 0x82
 8003068:	f000 f950 	bl	800330c <I2C3_Write>

        return STMPE811_State_Released;
 800306c:	2301      	movs	r3, #1
 800306e:	e0a7      	b.n	80031c0 <STMPE811_ReadTouch+0x190>

    /* Clear all the status pending bits if any */
    //TM_I2C_Write(STMPE811_I2C, STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);

    //Pressed
    if (structdata->orientation == STMPE811_Orientation_Portrait_1) {
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	799b      	ldrb	r3, [r3, #6]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d117      	bne.n	80030a8 <STMPE811_ReadTouch+0x78>
        structdata->x = 239 - TM_STMPE811_ReadX(structdata->x);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	881b      	ldrh	r3, [r3, #0]
 800307c:	4618      	mov	r0, r3
 800307e:	f000 f9b7 	bl	80033f0 <TM_STMPE811_ReadX>
 8003082:	4603      	mov	r3, r0
 8003084:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8003088:	b29a      	uxth	r2, r3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	801a      	strh	r2, [r3, #0]
        structdata->y = 319 - TM_STMPE811_ReadY(structdata->y);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	885b      	ldrh	r3, [r3, #2]
 8003092:	4618      	mov	r0, r3
 8003094:	f000 fa0c 	bl	80034b0 <TM_STMPE811_ReadY>
 8003098:	4603      	mov	r3, r0
 800309a:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 800309e:	3301      	adds	r3, #1
 80030a0:	b29a      	uxth	r2, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	805a      	strh	r2, [r3, #2]
 80030a6:	e048      	b.n	800313a <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Portrait_2) {
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	799b      	ldrb	r3, [r3, #6]
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d112      	bne.n	80030d6 <STMPE811_ReadTouch+0xa6>
        structdata->x = TM_STMPE811_ReadX(structdata->x);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	881b      	ldrh	r3, [r3, #0]
 80030b4:	4618      	mov	r0, r3
 80030b6:	f000 f99b 	bl	80033f0 <TM_STMPE811_ReadX>
 80030ba:	4603      	mov	r3, r0
 80030bc:	461a      	mov	r2, r3
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	801a      	strh	r2, [r3, #0]
        structdata->y = TM_STMPE811_ReadY(structdata->y);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	885b      	ldrh	r3, [r3, #2]
 80030c6:	4618      	mov	r0, r3
 80030c8:	f000 f9f2 	bl	80034b0 <TM_STMPE811_ReadY>
 80030cc:	4603      	mov	r3, r0
 80030ce:	461a      	mov	r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	805a      	strh	r2, [r3, #2]
 80030d4:	e031      	b.n	800313a <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_1) {
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	799b      	ldrb	r3, [r3, #6]
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d115      	bne.n	800310a <STMPE811_ReadTouch+0xda>
        structdata->y = TM_STMPE811_ReadX(structdata->y);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	885b      	ldrh	r3, [r3, #2]
 80030e2:	4618      	mov	r0, r3
 80030e4:	f000 f984 	bl	80033f0 <TM_STMPE811_ReadX>
 80030e8:	4603      	mov	r3, r0
 80030ea:	461a      	mov	r2, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	805a      	strh	r2, [r3, #2]
        structdata->x = 319 - TM_STMPE811_ReadY(structdata->x);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	881b      	ldrh	r3, [r3, #0]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f000 f9db 	bl	80034b0 <TM_STMPE811_ReadY>
 80030fa:	4603      	mov	r3, r0
 80030fc:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8003100:	3301      	adds	r3, #1
 8003102:	b29a      	uxth	r2, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	801a      	strh	r2, [r3, #0]
 8003108:	e017      	b.n	800313a <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_2) {
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	799b      	ldrb	r3, [r3, #6]
 800310e:	2b03      	cmp	r3, #3
 8003110:	d113      	bne.n	800313a <STMPE811_ReadTouch+0x10a>
        structdata->y = 239 - TM_STMPE811_ReadX(structdata->x);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	881b      	ldrh	r3, [r3, #0]
 8003116:	4618      	mov	r0, r3
 8003118:	f000 f96a 	bl	80033f0 <TM_STMPE811_ReadX>
 800311c:	4603      	mov	r3, r0
 800311e:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8003122:	b29a      	uxth	r2, r3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	805a      	strh	r2, [r3, #2]
        structdata->x = TM_STMPE811_ReadY(structdata->x);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	881b      	ldrh	r3, [r3, #0]
 800312c:	4618      	mov	r0, r3
 800312e:	f000 f9bf 	bl	80034b0 <TM_STMPE811_ReadY>
 8003132:	4603      	mov	r3, r0
 8003134:	461a      	mov	r2, r3
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 800313a:	2201      	movs	r2, #1
 800313c:	214b      	movs	r1, #75	@ 0x4b
 800313e:	2082      	movs	r0, #130	@ 0x82
 8003140:	f000 f8e4 	bl	800330c <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8003144:	2200      	movs	r2, #0
 8003146:	214b      	movs	r1, #75	@ 0x4b
 8003148:	2082      	movs	r0, #130	@ 0x82
 800314a:	f000 f8df 	bl	800330c <I2C3_Write>

    //Check for valid data
    if (structdata->orientation == STMPE811_Orientation_Portrait_1 || structdata->orientation == STMPE811_Orientation_Portrait_2) {
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	799b      	ldrb	r3, [r3, #6]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d003      	beq.n	800315e <STMPE811_ReadTouch+0x12e>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	799b      	ldrb	r3, [r3, #6]
 800315a:	2b01      	cmp	r3, #1
 800315c:	d115      	bne.n	800318a <STMPE811_ReadTouch+0x15a>
        //Portrait
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	881b      	ldrh	r3, [r3, #0]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d027      	beq.n	80031b6 <STMPE811_ReadTouch+0x186>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	881b      	ldrh	r3, [r3, #0]
 800316a:	2bee      	cmp	r3, #238	@ 0xee
 800316c:	d823      	bhi.n	80031b6 <STMPE811_ReadTouch+0x186>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	885b      	ldrh	r3, [r3, #2]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d01f      	beq.n	80031b6 <STMPE811_ReadTouch+0x186>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	885b      	ldrh	r3, [r3, #2]
 800317a:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 800317e:	d81a      	bhi.n	80031b6 <STMPE811_ReadTouch+0x186>
            structdata->pressed = STMPE811_State_Pressed;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2200      	movs	r2, #0
 8003184:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 8003186:	2300      	movs	r3, #0
 8003188:	e01a      	b.n	80031c0 <STMPE811_ReadTouch+0x190>
        }
    } else {
        //Landscape
        if (structdata->x > 0 && structdata->x < 319 && structdata->y > 0 && structdata->y < 239) {
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	881b      	ldrh	r3, [r3, #0]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d012      	beq.n	80031b8 <STMPE811_ReadTouch+0x188>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	881b      	ldrh	r3, [r3, #0]
 8003196:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 800319a:	d80d      	bhi.n	80031b8 <STMPE811_ReadTouch+0x188>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	885b      	ldrh	r3, [r3, #2]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d009      	beq.n	80031b8 <STMPE811_ReadTouch+0x188>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	885b      	ldrh	r3, [r3, #2]
 80031a8:	2bee      	cmp	r3, #238	@ 0xee
 80031aa:	d805      	bhi.n	80031b8 <STMPE811_ReadTouch+0x188>
            structdata->pressed = STMPE811_State_Pressed;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 80031b2:	2300      	movs	r3, #0
 80031b4:	e004      	b.n	80031c0 <STMPE811_ReadTouch+0x190>
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 80031b6:	bf00      	nop
        }
    }

    structdata->pressed = STMPE811_State_Released;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2201      	movs	r2, #1
 80031bc:	711a      	strb	r2, [r3, #4]

    return STMPE811_State_Released;
 80031be:	2301      	movs	r3, #1
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3710      	adds	r7, #16
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}

080031c8 <verifyHAL_I2C_IS_OKAY>:
    }
    return true;
}

//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 80031c8:	b480      	push	{r7}
 80031ca:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 80031cc:	4b05      	ldr	r3, [pc, #20]	@ (80031e4 <verifyHAL_I2C_IS_OKAY+0x1c>)
 80031ce:	781b      	ldrb	r3, [r3, #0]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d001      	beq.n	80031d8 <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 80031d4:	bf00      	nop
 80031d6:	e7fd      	b.n	80031d4 <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 80031d8:	bf00      	nop
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	20025c38 	.word	0x20025c38

080031e8 <I2C3_Init>:

static void I2C3_Init()
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 80031ee:	2300      	movs	r3, #0
 80031f0:	603b      	str	r3, [r7, #0]
 80031f2:	4b18      	ldr	r3, [pc, #96]	@ (8003254 <I2C3_Init+0x6c>)
 80031f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f6:	4a17      	ldr	r2, [pc, #92]	@ (8003254 <I2C3_Init+0x6c>)
 80031f8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80031fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80031fe:	4b15      	ldr	r3, [pc, #84]	@ (8003254 <I2C3_Init+0x6c>)
 8003200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003202:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003206:	603b      	str	r3, [r7, #0]
 8003208:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 800320a:	4b13      	ldr	r3, [pc, #76]	@ (8003258 <I2C3_Init+0x70>)
 800320c:	4a13      	ldr	r2, [pc, #76]	@ (800325c <I2C3_Init+0x74>)
 800320e:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 8003210:	4b11      	ldr	r3, [pc, #68]	@ (8003258 <I2C3_Init+0x70>)
 8003212:	4a13      	ldr	r2, [pc, #76]	@ (8003260 <I2C3_Init+0x78>)
 8003214:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003216:	4b10      	ldr	r3, [pc, #64]	@ (8003258 <I2C3_Init+0x70>)
 8003218:	2200      	movs	r2, #0
 800321a:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 800321c:	4b0e      	ldr	r3, [pc, #56]	@ (8003258 <I2C3_Init+0x70>)
 800321e:	2200      	movs	r2, #0
 8003220:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003222:	4b0d      	ldr	r3, [pc, #52]	@ (8003258 <I2C3_Init+0x70>)
 8003224:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003228:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 800322a:	4b0b      	ldr	r3, [pc, #44]	@ (8003258 <I2C3_Init+0x70>)
 800322c:	2200      	movs	r2, #0
 800322e:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003230:	4b09      	ldr	r3, [pc, #36]	@ (8003258 <I2C3_Init+0x70>)
 8003232:	2200      	movs	r2, #0
 8003234:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode? 

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 8003236:	4808      	ldr	r0, [pc, #32]	@ (8003258 <I2C3_Init+0x70>)
 8003238:	f000 fed8 	bl	8003fec <HAL_I2C_Init>
 800323c:	4603      	mov	r3, r0
 800323e:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8003240:	79fb      	ldrb	r3, [r7, #7]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d001      	beq.n	800324a <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 8003246:	bf00      	nop
 8003248:	e7fd      	b.n	8003246 <I2C3_Init+0x5e>
    }
    return;
 800324a:	bf00      	nop
}
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	40023800 	.word	0x40023800
 8003258:	20025be4 	.word	0x20025be4
 800325c:	40005c00 	.word	0x40005c00
 8003260:	000186a0 	.word	0x000186a0

08003264 <I2C3_MspInit>:

// GPIO Initializations 
static void I2C3_MspInit(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b088      	sub	sp, #32
 8003268:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800326a:	f107 030c 	add.w	r3, r7, #12
 800326e:	2200      	movs	r2, #0
 8003270:	601a      	str	r2, [r3, #0]
 8003272:	605a      	str	r2, [r3, #4]
 8003274:	609a      	str	r2, [r3, #8]
 8003276:	60da      	str	r2, [r3, #12]
 8003278:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800327a:	2300      	movs	r3, #0
 800327c:	60bb      	str	r3, [r7, #8]
 800327e:	4b20      	ldr	r3, [pc, #128]	@ (8003300 <I2C3_MspInit+0x9c>)
 8003280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003282:	4a1f      	ldr	r2, [pc, #124]	@ (8003300 <I2C3_MspInit+0x9c>)
 8003284:	f043 0304 	orr.w	r3, r3, #4
 8003288:	6313      	str	r3, [r2, #48]	@ 0x30
 800328a:	4b1d      	ldr	r3, [pc, #116]	@ (8003300 <I2C3_MspInit+0x9c>)
 800328c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800328e:	f003 0304 	and.w	r3, r3, #4
 8003292:	60bb      	str	r3, [r7, #8]
 8003294:	68bb      	ldr	r3, [r7, #8]

    // GPIOA 
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003296:	2300      	movs	r3, #0
 8003298:	607b      	str	r3, [r7, #4]
 800329a:	4b19      	ldr	r3, [pc, #100]	@ (8003300 <I2C3_MspInit+0x9c>)
 800329c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800329e:	4a18      	ldr	r2, [pc, #96]	@ (8003300 <I2C3_MspInit+0x9c>)
 80032a0:	f043 0301 	orr.w	r3, r3, #1
 80032a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80032a6:	4b16      	ldr	r3, [pc, #88]	@ (8003300 <I2C3_MspInit+0x9c>)
 80032a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032aa:	f003 0301 	and.w	r3, r3, #1
 80032ae:	607b      	str	r3, [r7, #4]
 80032b0:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80032b2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80032b6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80032b8:	2312      	movs	r3, #18
 80032ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032bc:	2300      	movs	r3, #0
 80032be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032c0:	2300      	movs	r3, #0
 80032c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80032c4:	2304      	movs	r3, #4
 80032c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80032c8:	f107 030c 	add.w	r3, r7, #12
 80032cc:	4619      	mov	r1, r3
 80032ce:	480d      	ldr	r0, [pc, #52]	@ (8003304 <I2C3_MspInit+0xa0>)
 80032d0:	f000 fba2 	bl	8003a18 <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80032d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80032d8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80032da:	2312      	movs	r3, #18
 80032dc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032de:	2300      	movs	r3, #0
 80032e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032e2:	2300      	movs	r3, #0
 80032e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80032e6:	2304      	movs	r3, #4
 80032e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80032ea:	f107 030c 	add.w	r3, r7, #12
 80032ee:	4619      	mov	r1, r3
 80032f0:	4805      	ldr	r0, [pc, #20]	@ (8003308 <I2C3_MspInit+0xa4>)
 80032f2:	f000 fb91 	bl	8003a18 <HAL_GPIO_Init>
    
}
 80032f6:	bf00      	nop
 80032f8:	3720      	adds	r7, #32
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	40023800 	.word	0x40023800
 8003304:	40020800 	.word	0x40020800
 8003308:	40020000 	.word	0x40020000

0800330c <I2C3_Write>:

// This function should only be used for single BYTE transfers 
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b088      	sub	sp, #32
 8003310:	af04      	add	r7, sp, #16
 8003312:	4603      	mov	r3, r0
 8003314:	80fb      	strh	r3, [r7, #6]
 8003316:	460b      	mov	r3, r1
 8003318:	717b      	strb	r3, [r7, #5]
 800331a:	4613      	mov	r3, r2
 800331c:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 800331e:	793b      	ldrb	r3, [r7, #4]
 8003320:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call? 
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8003322:	797b      	ldrb	r3, [r7, #5]
 8003324:	b29a      	uxth	r2, r3
 8003326:	88f9      	ldrh	r1, [r7, #6]
 8003328:	4b0a      	ldr	r3, [pc, #40]	@ (8003354 <I2C3_Write+0x48>)
 800332a:	9302      	str	r3, [sp, #8]
 800332c:	2301      	movs	r3, #1
 800332e:	9301      	str	r3, [sp, #4]
 8003330:	f107 030f 	add.w	r3, r7, #15
 8003334:	9300      	str	r3, [sp, #0]
 8003336:	2301      	movs	r3, #1
 8003338:	4807      	ldr	r0, [pc, #28]	@ (8003358 <I2C3_Write+0x4c>)
 800333a:	f000 ff9b 	bl	8004274 <HAL_I2C_Mem_Write>
 800333e:	4603      	mov	r3, r0
 8003340:	461a      	mov	r2, r3
 8003342:	4b06      	ldr	r3, [pc, #24]	@ (800335c <I2C3_Write+0x50>)
 8003344:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8003346:	f7ff ff3f 	bl	80031c8 <verifyHAL_I2C_IS_OKAY>
}
 800334a:	bf00      	nop
 800334c:	3710      	adds	r7, #16
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	0003d090 	.word	0x0003d090
 8003358:	20025be4 	.word	0x20025be4
 800335c:	20025c38 	.word	0x20025c38

08003360 <I2C3_Read>:

// This function should only be used for single BYTE transfers 
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b086      	sub	sp, #24
 8003364:	af04      	add	r7, sp, #16
 8003366:	4603      	mov	r3, r0
 8003368:	603a      	str	r2, [r7, #0]
 800336a:	71fb      	strb	r3, [r7, #7]
 800336c:	460b      	mov	r3, r1
 800336e:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8003370:	79fb      	ldrb	r3, [r7, #7]
 8003372:	b299      	uxth	r1, r3
 8003374:	79bb      	ldrb	r3, [r7, #6]
 8003376:	b29a      	uxth	r2, r3
 8003378:	4b09      	ldr	r3, [pc, #36]	@ (80033a0 <I2C3_Read+0x40>)
 800337a:	9302      	str	r3, [sp, #8]
 800337c:	2301      	movs	r3, #1
 800337e:	9301      	str	r3, [sp, #4]
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	9300      	str	r3, [sp, #0]
 8003384:	2301      	movs	r3, #1
 8003386:	4807      	ldr	r0, [pc, #28]	@ (80033a4 <I2C3_Read+0x44>)
 8003388:	f001 f86e 	bl	8004468 <HAL_I2C_Mem_Read>
 800338c:	4603      	mov	r3, r0
 800338e:	461a      	mov	r2, r3
 8003390:	4b05      	ldr	r3, [pc, #20]	@ (80033a8 <I2C3_Read+0x48>)
 8003392:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8003394:	f7ff ff18 	bl	80031c8 <verifyHAL_I2C_IS_OKAY>
}
 8003398:	bf00      	nop
 800339a:	3708      	adds	r7, #8
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	0003d090 	.word	0x0003d090
 80033a4:	20025be4 	.word	0x20025be4
 80033a8:	20025c38 	.word	0x20025c38

080033ac <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b086      	sub	sp, #24
 80033b0:	af04      	add	r7, sp, #16
 80033b2:	603a      	str	r2, [r7, #0]
 80033b4:	461a      	mov	r2, r3
 80033b6:	4603      	mov	r3, r0
 80033b8:	71fb      	strb	r3, [r7, #7]
 80033ba:	460b      	mov	r3, r1
 80033bc:	71bb      	strb	r3, [r7, #6]
 80033be:	4613      	mov	r3, r2
 80033c0:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 80033c2:	79fb      	ldrb	r3, [r7, #7]
 80033c4:	b299      	uxth	r1, r3
 80033c6:	79bb      	ldrb	r3, [r7, #6]
 80033c8:	b29a      	uxth	r2, r3
 80033ca:	4b07      	ldr	r3, [pc, #28]	@ (80033e8 <I2C3_MulitByteRead+0x3c>)
 80033cc:	9302      	str	r3, [sp, #8]
 80033ce:	88bb      	ldrh	r3, [r7, #4]
 80033d0:	9301      	str	r3, [sp, #4]
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	9300      	str	r3, [sp, #0]
 80033d6:	2301      	movs	r3, #1
 80033d8:	4804      	ldr	r0, [pc, #16]	@ (80033ec <I2C3_MulitByteRead+0x40>)
 80033da:	f001 f845 	bl	8004468 <HAL_I2C_Mem_Read>
}
 80033de:	bf00      	nop
 80033e0:	3708      	adds	r7, #8
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	bf00      	nop
 80033e8:	0003d090 	.word	0x0003d090
 80033ec:	20025be4 	.word	0x20025be4

080033f0 <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION 
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	4603      	mov	r3, r0
 80033f8:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 80033fa:	204d      	movs	r0, #77	@ 0x4d
 80033fc:	f7ff fe07 	bl	800300e <STMPE811_Read>
 8003400:	4603      	mov	r3, r0
 8003402:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 8003404:	204e      	movs	r0, #78	@ 0x4e
 8003406:	f7ff fe02 	bl	800300e <STMPE811_Read>
 800340a:	4603      	mov	r3, r0
 800340c:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 800340e:	7a7b      	ldrb	r3, [r7, #9]
 8003410:	b21b      	sxth	r3, r3
 8003412:	021b      	lsls	r3, r3, #8
 8003414:	b21a      	sxth	r2, r3
 8003416:	7a3b      	ldrb	r3, [r7, #8]
 8003418:	b21b      	sxth	r3, r3
 800341a:	4313      	orrs	r3, r2
 800341c:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 800341e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003422:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8003426:	4293      	cmp	r3, r2
 8003428:	dc06      	bgt.n	8003438 <TM_STMPE811_ReadX+0x48>
        val = 3900 - val;
 800342a:	89fb      	ldrh	r3, [r7, #14]
 800342c:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 8003430:	330c      	adds	r3, #12
 8003432:	b29b      	uxth	r3, r3
 8003434:	81fb      	strh	r3, [r7, #14]
 8003436:	e005      	b.n	8003444 <TM_STMPE811_ReadX+0x54>
    } else {
        val = 3800 - val;
 8003438:	89fb      	ldrh	r3, [r7, #14]
 800343a:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 800343e:	3308      	adds	r3, #8
 8003440:	b29b      	uxth	r3, r3
 8003442:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 8003444:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003448:	4a18      	ldr	r2, [pc, #96]	@ (80034ac <TM_STMPE811_ReadX+0xbc>)
 800344a:	fb82 1203 	smull	r1, r2, r2, r3
 800344e:	441a      	add	r2, r3
 8003450:	10d2      	asrs	r2, r2, #3
 8003452:	17db      	asrs	r3, r3, #31
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 8003458:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800345c:	2bef      	cmp	r3, #239	@ 0xef
 800345e:	dd02      	ble.n	8003466 <TM_STMPE811_ReadX+0x76>
        val = 239;
 8003460:	23ef      	movs	r3, #239	@ 0xef
 8003462:	81fb      	strh	r3, [r7, #14]
 8003464:	e005      	b.n	8003472 <TM_STMPE811_ReadX+0x82>
    } else if (val < 0) {
 8003466:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800346a:	2b00      	cmp	r3, #0
 800346c:	da01      	bge.n	8003472 <TM_STMPE811_ReadX+0x82>
        val = 0;
 800346e:	2300      	movs	r3, #0
 8003470:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 8003472:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003476:	88fb      	ldrh	r3, [r7, #6]
 8003478:	429a      	cmp	r2, r3
 800347a:	dd05      	ble.n	8003488 <TM_STMPE811_ReadX+0x98>
 800347c:	89fa      	ldrh	r2, [r7, #14]
 800347e:	88fb      	ldrh	r3, [r7, #6]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	b29b      	uxth	r3, r3
 8003484:	b21b      	sxth	r3, r3
 8003486:	e004      	b.n	8003492 <TM_STMPE811_ReadX+0xa2>
 8003488:	89fb      	ldrh	r3, [r7, #14]
 800348a:	88fa      	ldrh	r2, [r7, #6]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	b29b      	uxth	r3, r3
 8003490:	b21b      	sxth	r3, r3
 8003492:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 8003494:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003498:	2b04      	cmp	r3, #4
 800349a:	dd01      	ble.n	80034a0 <TM_STMPE811_ReadX+0xb0>
        return val;
 800349c:	89fb      	ldrh	r3, [r7, #14]
 800349e:	e000      	b.n	80034a2 <TM_STMPE811_ReadX+0xb2>
    }
    return x;
 80034a0:	88fb      	ldrh	r3, [r7, #6]
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3710      	adds	r7, #16
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	88888889 	.word	0x88888889

080034b0 <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION 
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	4603      	mov	r3, r0
 80034b8:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 80034ba:	204f      	movs	r0, #79	@ 0x4f
 80034bc:	f7ff fda7 	bl	800300e <STMPE811_Read>
 80034c0:	4603      	mov	r3, r0
 80034c2:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 80034c4:	2050      	movs	r0, #80	@ 0x50
 80034c6:	f7ff fda2 	bl	800300e <STMPE811_Read>
 80034ca:	4603      	mov	r3, r0
 80034cc:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 80034ce:	7a7b      	ldrb	r3, [r7, #9]
 80034d0:	b21b      	sxth	r3, r3
 80034d2:	021b      	lsls	r3, r3, #8
 80034d4:	b21a      	sxth	r2, r3
 80034d6:	7a3b      	ldrb	r3, [r7, #8]
 80034d8:	b21b      	sxth	r3, r3
 80034da:	4313      	orrs	r3, r2
 80034dc:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 80034de:	89fb      	ldrh	r3, [r7, #14]
 80034e0:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 80034e8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80034ec:	4a18      	ldr	r2, [pc, #96]	@ (8003550 <TM_STMPE811_ReadY+0xa0>)
 80034ee:	fb82 1203 	smull	r1, r2, r2, r3
 80034f2:	1052      	asrs	r2, r2, #1
 80034f4:	17db      	asrs	r3, r3, #31
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 80034fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	dc02      	bgt.n	8003508 <TM_STMPE811_ReadY+0x58>
        val = 0;
 8003502:	2300      	movs	r3, #0
 8003504:	81fb      	strh	r3, [r7, #14]
 8003506:	e007      	b.n	8003518 <TM_STMPE811_ReadY+0x68>
    } else if (val >= 320) {
 8003508:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800350c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003510:	db02      	blt.n	8003518 <TM_STMPE811_ReadY+0x68>
        val = 319;
 8003512:	f240 133f 	movw	r3, #319	@ 0x13f
 8003516:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 8003518:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800351c:	88fb      	ldrh	r3, [r7, #6]
 800351e:	429a      	cmp	r2, r3
 8003520:	dd05      	ble.n	800352e <TM_STMPE811_ReadY+0x7e>
 8003522:	89fa      	ldrh	r2, [r7, #14]
 8003524:	88fb      	ldrh	r3, [r7, #6]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	b29b      	uxth	r3, r3
 800352a:	b21b      	sxth	r3, r3
 800352c:	e004      	b.n	8003538 <TM_STMPE811_ReadY+0x88>
 800352e:	89fb      	ldrh	r3, [r7, #14]
 8003530:	88fa      	ldrh	r2, [r7, #6]
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	b29b      	uxth	r3, r3
 8003536:	b21b      	sxth	r3, r3
 8003538:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 800353a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800353e:	2b04      	cmp	r3, #4
 8003540:	dd01      	ble.n	8003546 <TM_STMPE811_ReadY+0x96>
        return val;
 8003542:	89fb      	ldrh	r3, [r7, #14]
 8003544:	e000      	b.n	8003548 <TM_STMPE811_ReadY+0x98>
    }
    return y;
 8003546:	88fb      	ldrh	r3, [r7, #6]
}
 8003548:	4618      	mov	r0, r3
 800354a:	3710      	adds	r7, #16
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	2e8ba2e9 	.word	0x2e8ba2e9

08003554 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 8003554:	b480      	push	{r7}
 8003556:	af00      	add	r7, sp, #0
}
 8003558:	bf00      	nop
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr

08003562 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003562:	b580      	push	{r7, lr}
 8003564:	b086      	sub	sp, #24
 8003566:	af00      	add	r7, sp, #0
 8003568:	60f8      	str	r0, [r7, #12]
 800356a:	60b9      	str	r1, [r7, #8]
 800356c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800356e:	2300      	movs	r3, #0
 8003570:	617b      	str	r3, [r7, #20]
 8003572:	e00a      	b.n	800358a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003574:	f3af 8000 	nop.w
 8003578:	4601      	mov	r1, r0
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	1c5a      	adds	r2, r3, #1
 800357e:	60ba      	str	r2, [r7, #8]
 8003580:	b2ca      	uxtb	r2, r1
 8003582:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	3301      	adds	r3, #1
 8003588:	617b      	str	r3, [r7, #20]
 800358a:	697a      	ldr	r2, [r7, #20]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	429a      	cmp	r2, r3
 8003590:	dbf0      	blt.n	8003574 <_read+0x12>
  }

  return len;
 8003592:	687b      	ldr	r3, [r7, #4]
}
 8003594:	4618      	mov	r0, r3
 8003596:	3718      	adds	r7, #24
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b086      	sub	sp, #24
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	60b9      	str	r1, [r7, #8]
 80035a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035a8:	2300      	movs	r3, #0
 80035aa:	617b      	str	r3, [r7, #20]
 80035ac:	e009      	b.n	80035c2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	1c5a      	adds	r2, r3, #1
 80035b2:	60ba      	str	r2, [r7, #8]
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	4618      	mov	r0, r3
 80035b8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	3301      	adds	r3, #1
 80035c0:	617b      	str	r3, [r7, #20]
 80035c2:	697a      	ldr	r2, [r7, #20]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	429a      	cmp	r2, r3
 80035c8:	dbf1      	blt.n	80035ae <_write+0x12>
  }
  return len;
 80035ca:	687b      	ldr	r3, [r7, #4]
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3718      	adds	r7, #24
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <_close>:

int _close(int file)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80035dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	370c      	adds	r7, #12
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80035fc:	605a      	str	r2, [r3, #4]
  return 0;
 80035fe:	2300      	movs	r3, #0
}
 8003600:	4618      	mov	r0, r3
 8003602:	370c      	adds	r7, #12
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr

0800360c <_isatty>:

int _isatty(int file)
{
 800360c:	b480      	push	{r7}
 800360e:	b083      	sub	sp, #12
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003614:	2301      	movs	r3, #1
}
 8003616:	4618      	mov	r0, r3
 8003618:	370c      	adds	r7, #12
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr

08003622 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003622:	b480      	push	{r7}
 8003624:	b085      	sub	sp, #20
 8003626:	af00      	add	r7, sp, #0
 8003628:	60f8      	str	r0, [r7, #12]
 800362a:	60b9      	str	r1, [r7, #8]
 800362c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800362e:	2300      	movs	r3, #0
}
 8003630:	4618      	mov	r0, r3
 8003632:	3714      	adds	r7, #20
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr

0800363c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b086      	sub	sp, #24
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003644:	4a14      	ldr	r2, [pc, #80]	@ (8003698 <_sbrk+0x5c>)
 8003646:	4b15      	ldr	r3, [pc, #84]	@ (800369c <_sbrk+0x60>)
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003650:	4b13      	ldr	r3, [pc, #76]	@ (80036a0 <_sbrk+0x64>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d102      	bne.n	800365e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003658:	4b11      	ldr	r3, [pc, #68]	@ (80036a0 <_sbrk+0x64>)
 800365a:	4a12      	ldr	r2, [pc, #72]	@ (80036a4 <_sbrk+0x68>)
 800365c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800365e:	4b10      	ldr	r3, [pc, #64]	@ (80036a0 <_sbrk+0x64>)
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	4413      	add	r3, r2
 8003666:	693a      	ldr	r2, [r7, #16]
 8003668:	429a      	cmp	r2, r3
 800366a:	d207      	bcs.n	800367c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800366c:	f003 fddc 	bl	8007228 <__errno>
 8003670:	4603      	mov	r3, r0
 8003672:	220c      	movs	r2, #12
 8003674:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003676:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800367a:	e009      	b.n	8003690 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800367c:	4b08      	ldr	r3, [pc, #32]	@ (80036a0 <_sbrk+0x64>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003682:	4b07      	ldr	r3, [pc, #28]	@ (80036a0 <_sbrk+0x64>)
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4413      	add	r3, r2
 800368a:	4a05      	ldr	r2, [pc, #20]	@ (80036a0 <_sbrk+0x64>)
 800368c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800368e:	68fb      	ldr	r3, [r7, #12]
}
 8003690:	4618      	mov	r0, r3
 8003692:	3718      	adds	r7, #24
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	20030000 	.word	0x20030000
 800369c:	00000400 	.word	0x00000400
 80036a0:	20025c3c 	.word	0x20025c3c
 80036a4:	20025d90 	.word	0x20025d90

080036a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80036a8:	b480      	push	{r7}
 80036aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80036ac:	4b06      	ldr	r3, [pc, #24]	@ (80036c8 <SystemInit+0x20>)
 80036ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036b2:	4a05      	ldr	r2, [pc, #20]	@ (80036c8 <SystemInit+0x20>)
 80036b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80036b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80036bc:	bf00      	nop
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop
 80036c8:	e000ed00 	.word	0xe000ed00

080036cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80036cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003704 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80036d0:	f7ff ffea 	bl	80036a8 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80036d4:	480c      	ldr	r0, [pc, #48]	@ (8003708 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80036d6:	490d      	ldr	r1, [pc, #52]	@ (800370c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80036d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003710 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80036da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80036dc:	e002      	b.n	80036e4 <LoopCopyDataInit>

080036de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80036de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80036e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80036e2:	3304      	adds	r3, #4

080036e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80036e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80036e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80036e8:	d3f9      	bcc.n	80036de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80036ea:	4a0a      	ldr	r2, [pc, #40]	@ (8003714 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80036ec:	4c0a      	ldr	r4, [pc, #40]	@ (8003718 <LoopFillZerobss+0x22>)
  movs r3, #0
 80036ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80036f0:	e001      	b.n	80036f6 <LoopFillZerobss>

080036f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80036f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80036f4:	3204      	adds	r2, #4

080036f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80036f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80036f8:	d3fb      	bcc.n	80036f2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80036fa:	f003 fd9b 	bl	8007234 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80036fe:	f7fe fd26 	bl	800214e <main>
  bx  lr    
 8003702:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003704:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8003708:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800370c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8003710:	0800a10c 	.word	0x0800a10c
  ldr r2, =_sbss
 8003714:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8003718:	20025d90 	.word	0x20025d90

0800371c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800371c:	e7fe      	b.n	800371c <ADC_IRQHandler>
	...

08003720 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003724:	4b0e      	ldr	r3, [pc, #56]	@ (8003760 <HAL_Init+0x40>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a0d      	ldr	r2, [pc, #52]	@ (8003760 <HAL_Init+0x40>)
 800372a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800372e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003730:	4b0b      	ldr	r3, [pc, #44]	@ (8003760 <HAL_Init+0x40>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a0a      	ldr	r2, [pc, #40]	@ (8003760 <HAL_Init+0x40>)
 8003736:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800373a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800373c:	4b08      	ldr	r3, [pc, #32]	@ (8003760 <HAL_Init+0x40>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a07      	ldr	r2, [pc, #28]	@ (8003760 <HAL_Init+0x40>)
 8003742:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003746:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003748:	2003      	movs	r0, #3
 800374a:	f000 f931 	bl	80039b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800374e:	2000      	movs	r0, #0
 8003750:	f000 f808 	bl	8003764 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003754:	f7ff f8f2 	bl	800293c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003758:	2300      	movs	r3, #0
}
 800375a:	4618      	mov	r0, r3
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	40023c00 	.word	0x40023c00

08003764 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b082      	sub	sp, #8
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800376c:	4b12      	ldr	r3, [pc, #72]	@ (80037b8 <HAL_InitTick+0x54>)
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	4b12      	ldr	r3, [pc, #72]	@ (80037bc <HAL_InitTick+0x58>)
 8003772:	781b      	ldrb	r3, [r3, #0]
 8003774:	4619      	mov	r1, r3
 8003776:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800377a:	fbb3 f3f1 	udiv	r3, r3, r1
 800377e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003782:	4618      	mov	r0, r3
 8003784:	f000 f93b 	bl	80039fe <HAL_SYSTICK_Config>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e00e      	b.n	80037b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2b0f      	cmp	r3, #15
 8003796:	d80a      	bhi.n	80037ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003798:	2200      	movs	r2, #0
 800379a:	6879      	ldr	r1, [r7, #4]
 800379c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80037a0:	f000 f911 	bl	80039c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80037a4:	4a06      	ldr	r2, [pc, #24]	@ (80037c0 <HAL_InitTick+0x5c>)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80037aa:	2300      	movs	r3, #0
 80037ac:	e000      	b.n	80037b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3708      	adds	r7, #8
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	20000018 	.word	0x20000018
 80037bc:	20000020 	.word	0x20000020
 80037c0:	2000001c 	.word	0x2000001c

080037c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037c4:	b480      	push	{r7}
 80037c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80037c8:	4b06      	ldr	r3, [pc, #24]	@ (80037e4 <HAL_IncTick+0x20>)
 80037ca:	781b      	ldrb	r3, [r3, #0]
 80037cc:	461a      	mov	r2, r3
 80037ce:	4b06      	ldr	r3, [pc, #24]	@ (80037e8 <HAL_IncTick+0x24>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4413      	add	r3, r2
 80037d4:	4a04      	ldr	r2, [pc, #16]	@ (80037e8 <HAL_IncTick+0x24>)
 80037d6:	6013      	str	r3, [r2, #0]
}
 80037d8:	bf00      	nop
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	20000020 	.word	0x20000020
 80037e8:	20025c40 	.word	0x20025c40

080037ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80037ec:	b480      	push	{r7}
 80037ee:	af00      	add	r7, sp, #0
  return uwTick;
 80037f0:	4b03      	ldr	r3, [pc, #12]	@ (8003800 <HAL_GetTick+0x14>)
 80037f2:	681b      	ldr	r3, [r3, #0]
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	46bd      	mov	sp, r7
 80037f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fc:	4770      	bx	lr
 80037fe:	bf00      	nop
 8003800:	20025c40 	.word	0x20025c40

08003804 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800380c:	f7ff ffee 	bl	80037ec <HAL_GetTick>
 8003810:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800381c:	d005      	beq.n	800382a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800381e:	4b0a      	ldr	r3, [pc, #40]	@ (8003848 <HAL_Delay+0x44>)
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	461a      	mov	r2, r3
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	4413      	add	r3, r2
 8003828:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800382a:	bf00      	nop
 800382c:	f7ff ffde 	bl	80037ec <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	68fa      	ldr	r2, [r7, #12]
 8003838:	429a      	cmp	r2, r3
 800383a:	d8f7      	bhi.n	800382c <HAL_Delay+0x28>
  {
  }
}
 800383c:	bf00      	nop
 800383e:	bf00      	nop
 8003840:	3710      	adds	r7, #16
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	20000020 	.word	0x20000020

0800384c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800384c:	b480      	push	{r7}
 800384e:	b085      	sub	sp, #20
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f003 0307 	and.w	r3, r3, #7
 800385a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800385c:	4b0c      	ldr	r3, [pc, #48]	@ (8003890 <__NVIC_SetPriorityGrouping+0x44>)
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003862:	68ba      	ldr	r2, [r7, #8]
 8003864:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003868:	4013      	ands	r3, r2
 800386a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003874:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003878:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800387c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800387e:	4a04      	ldr	r2, [pc, #16]	@ (8003890 <__NVIC_SetPriorityGrouping+0x44>)
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	60d3      	str	r3, [r2, #12]
}
 8003884:	bf00      	nop
 8003886:	3714      	adds	r7, #20
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr
 8003890:	e000ed00 	.word	0xe000ed00

08003894 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003894:	b480      	push	{r7}
 8003896:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003898:	4b04      	ldr	r3, [pc, #16]	@ (80038ac <__NVIC_GetPriorityGrouping+0x18>)
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	0a1b      	lsrs	r3, r3, #8
 800389e:	f003 0307 	and.w	r3, r3, #7
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr
 80038ac:	e000ed00 	.word	0xe000ed00

080038b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b083      	sub	sp, #12
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	4603      	mov	r3, r0
 80038b8:	6039      	str	r1, [r7, #0]
 80038ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	db0a      	blt.n	80038da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	b2da      	uxtb	r2, r3
 80038c8:	490c      	ldr	r1, [pc, #48]	@ (80038fc <__NVIC_SetPriority+0x4c>)
 80038ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ce:	0112      	lsls	r2, r2, #4
 80038d0:	b2d2      	uxtb	r2, r2
 80038d2:	440b      	add	r3, r1
 80038d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038d8:	e00a      	b.n	80038f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	b2da      	uxtb	r2, r3
 80038de:	4908      	ldr	r1, [pc, #32]	@ (8003900 <__NVIC_SetPriority+0x50>)
 80038e0:	79fb      	ldrb	r3, [r7, #7]
 80038e2:	f003 030f 	and.w	r3, r3, #15
 80038e6:	3b04      	subs	r3, #4
 80038e8:	0112      	lsls	r2, r2, #4
 80038ea:	b2d2      	uxtb	r2, r2
 80038ec:	440b      	add	r3, r1
 80038ee:	761a      	strb	r2, [r3, #24]
}
 80038f0:	bf00      	nop
 80038f2:	370c      	adds	r7, #12
 80038f4:	46bd      	mov	sp, r7
 80038f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fa:	4770      	bx	lr
 80038fc:	e000e100 	.word	0xe000e100
 8003900:	e000ed00 	.word	0xe000ed00

08003904 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003904:	b480      	push	{r7}
 8003906:	b089      	sub	sp, #36	@ 0x24
 8003908:	af00      	add	r7, sp, #0
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	f003 0307 	and.w	r3, r3, #7
 8003916:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	f1c3 0307 	rsb	r3, r3, #7
 800391e:	2b04      	cmp	r3, #4
 8003920:	bf28      	it	cs
 8003922:	2304      	movcs	r3, #4
 8003924:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	3304      	adds	r3, #4
 800392a:	2b06      	cmp	r3, #6
 800392c:	d902      	bls.n	8003934 <NVIC_EncodePriority+0x30>
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	3b03      	subs	r3, #3
 8003932:	e000      	b.n	8003936 <NVIC_EncodePriority+0x32>
 8003934:	2300      	movs	r3, #0
 8003936:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003938:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	fa02 f303 	lsl.w	r3, r2, r3
 8003942:	43da      	mvns	r2, r3
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	401a      	ands	r2, r3
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800394c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	fa01 f303 	lsl.w	r3, r1, r3
 8003956:	43d9      	mvns	r1, r3
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800395c:	4313      	orrs	r3, r2
         );
}
 800395e:	4618      	mov	r0, r3
 8003960:	3724      	adds	r7, #36	@ 0x24
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr
	...

0800396c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b082      	sub	sp, #8
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	3b01      	subs	r3, #1
 8003978:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800397c:	d301      	bcc.n	8003982 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800397e:	2301      	movs	r3, #1
 8003980:	e00f      	b.n	80039a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003982:	4a0a      	ldr	r2, [pc, #40]	@ (80039ac <SysTick_Config+0x40>)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	3b01      	subs	r3, #1
 8003988:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800398a:	210f      	movs	r1, #15
 800398c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003990:	f7ff ff8e 	bl	80038b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003994:	4b05      	ldr	r3, [pc, #20]	@ (80039ac <SysTick_Config+0x40>)
 8003996:	2200      	movs	r2, #0
 8003998:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800399a:	4b04      	ldr	r3, [pc, #16]	@ (80039ac <SysTick_Config+0x40>)
 800399c:	2207      	movs	r2, #7
 800399e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039a0:	2300      	movs	r3, #0
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3708      	adds	r7, #8
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	e000e010 	.word	0xe000e010

080039b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b082      	sub	sp, #8
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f7ff ff47 	bl	800384c <__NVIC_SetPriorityGrouping>
}
 80039be:	bf00      	nop
 80039c0:	3708      	adds	r7, #8
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}

080039c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039c6:	b580      	push	{r7, lr}
 80039c8:	b086      	sub	sp, #24
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	4603      	mov	r3, r0
 80039ce:	60b9      	str	r1, [r7, #8]
 80039d0:	607a      	str	r2, [r7, #4]
 80039d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039d4:	2300      	movs	r3, #0
 80039d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039d8:	f7ff ff5c 	bl	8003894 <__NVIC_GetPriorityGrouping>
 80039dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039de:	687a      	ldr	r2, [r7, #4]
 80039e0:	68b9      	ldr	r1, [r7, #8]
 80039e2:	6978      	ldr	r0, [r7, #20]
 80039e4:	f7ff ff8e 	bl	8003904 <NVIC_EncodePriority>
 80039e8:	4602      	mov	r2, r0
 80039ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039ee:	4611      	mov	r1, r2
 80039f0:	4618      	mov	r0, r3
 80039f2:	f7ff ff5d 	bl	80038b0 <__NVIC_SetPriority>
}
 80039f6:	bf00      	nop
 80039f8:	3718      	adds	r7, #24
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}

080039fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039fe:	b580      	push	{r7, lr}
 8003a00:	b082      	sub	sp, #8
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	f7ff ffb0 	bl	800396c <SysTick_Config>
 8003a0c:	4603      	mov	r3, r0
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3708      	adds	r7, #8
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}
	...

08003a18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b089      	sub	sp, #36	@ 0x24
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a22:	2300      	movs	r3, #0
 8003a24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a26:	2300      	movs	r3, #0
 8003a28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a2e:	2300      	movs	r3, #0
 8003a30:	61fb      	str	r3, [r7, #28]
 8003a32:	e177      	b.n	8003d24 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a34:	2201      	movs	r2, #1
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	697a      	ldr	r2, [r7, #20]
 8003a44:	4013      	ands	r3, r2
 8003a46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a48:	693a      	ldr	r2, [r7, #16]
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	f040 8166 	bne.w	8003d1e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f003 0303 	and.w	r3, r3, #3
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d005      	beq.n	8003a6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a66:	2b02      	cmp	r3, #2
 8003a68:	d130      	bne.n	8003acc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	005b      	lsls	r3, r3, #1
 8003a74:	2203      	movs	r2, #3
 8003a76:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7a:	43db      	mvns	r3, r3
 8003a7c:	69ba      	ldr	r2, [r7, #24]
 8003a7e:	4013      	ands	r3, r2
 8003a80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	68da      	ldr	r2, [r3, #12]
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	005b      	lsls	r3, r3, #1
 8003a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8e:	69ba      	ldr	r2, [r7, #24]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	69ba      	ldr	r2, [r7, #24]
 8003a98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa8:	43db      	mvns	r3, r3
 8003aaa:	69ba      	ldr	r2, [r7, #24]
 8003aac:	4013      	ands	r3, r2
 8003aae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	091b      	lsrs	r3, r3, #4
 8003ab6:	f003 0201 	and.w	r2, r3, #1
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac0:	69ba      	ldr	r2, [r7, #24]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	69ba      	ldr	r2, [r7, #24]
 8003aca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f003 0303 	and.w	r3, r3, #3
 8003ad4:	2b03      	cmp	r3, #3
 8003ad6:	d017      	beq.n	8003b08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	005b      	lsls	r3, r3, #1
 8003ae2:	2203      	movs	r2, #3
 8003ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae8:	43db      	mvns	r3, r3
 8003aea:	69ba      	ldr	r2, [r7, #24]
 8003aec:	4013      	ands	r3, r2
 8003aee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	689a      	ldr	r2, [r3, #8]
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	005b      	lsls	r3, r3, #1
 8003af8:	fa02 f303 	lsl.w	r3, r2, r3
 8003afc:	69ba      	ldr	r2, [r7, #24]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	69ba      	ldr	r2, [r7, #24]
 8003b06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f003 0303 	and.w	r3, r3, #3
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d123      	bne.n	8003b5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	08da      	lsrs	r2, r3, #3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	3208      	adds	r2, #8
 8003b1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	f003 0307 	and.w	r3, r3, #7
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	220f      	movs	r2, #15
 8003b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b30:	43db      	mvns	r3, r3
 8003b32:	69ba      	ldr	r2, [r7, #24]
 8003b34:	4013      	ands	r3, r2
 8003b36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	691a      	ldr	r2, [r3, #16]
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	f003 0307 	and.w	r3, r3, #7
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	fa02 f303 	lsl.w	r3, r2, r3
 8003b48:	69ba      	ldr	r2, [r7, #24]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	08da      	lsrs	r2, r3, #3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	3208      	adds	r2, #8
 8003b56:	69b9      	ldr	r1, [r7, #24]
 8003b58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	005b      	lsls	r3, r3, #1
 8003b66:	2203      	movs	r2, #3
 8003b68:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6c:	43db      	mvns	r3, r3
 8003b6e:	69ba      	ldr	r2, [r7, #24]
 8003b70:	4013      	ands	r3, r2
 8003b72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f003 0203 	and.w	r2, r3, #3
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	005b      	lsls	r3, r3, #1
 8003b80:	fa02 f303 	lsl.w	r3, r2, r3
 8003b84:	69ba      	ldr	r2, [r7, #24]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	69ba      	ldr	r2, [r7, #24]
 8003b8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	f000 80c0 	beq.w	8003d1e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	60fb      	str	r3, [r7, #12]
 8003ba2:	4b66      	ldr	r3, [pc, #408]	@ (8003d3c <HAL_GPIO_Init+0x324>)
 8003ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ba6:	4a65      	ldr	r2, [pc, #404]	@ (8003d3c <HAL_GPIO_Init+0x324>)
 8003ba8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003bac:	6453      	str	r3, [r2, #68]	@ 0x44
 8003bae:	4b63      	ldr	r3, [pc, #396]	@ (8003d3c <HAL_GPIO_Init+0x324>)
 8003bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003bb6:	60fb      	str	r3, [r7, #12]
 8003bb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003bba:	4a61      	ldr	r2, [pc, #388]	@ (8003d40 <HAL_GPIO_Init+0x328>)
 8003bbc:	69fb      	ldr	r3, [r7, #28]
 8003bbe:	089b      	lsrs	r3, r3, #2
 8003bc0:	3302      	adds	r3, #2
 8003bc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	f003 0303 	and.w	r3, r3, #3
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	220f      	movs	r2, #15
 8003bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd6:	43db      	mvns	r3, r3
 8003bd8:	69ba      	ldr	r2, [r7, #24]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a58      	ldr	r2, [pc, #352]	@ (8003d44 <HAL_GPIO_Init+0x32c>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d037      	beq.n	8003c56 <HAL_GPIO_Init+0x23e>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a57      	ldr	r2, [pc, #348]	@ (8003d48 <HAL_GPIO_Init+0x330>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d031      	beq.n	8003c52 <HAL_GPIO_Init+0x23a>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a56      	ldr	r2, [pc, #344]	@ (8003d4c <HAL_GPIO_Init+0x334>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d02b      	beq.n	8003c4e <HAL_GPIO_Init+0x236>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a55      	ldr	r2, [pc, #340]	@ (8003d50 <HAL_GPIO_Init+0x338>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d025      	beq.n	8003c4a <HAL_GPIO_Init+0x232>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4a54      	ldr	r2, [pc, #336]	@ (8003d54 <HAL_GPIO_Init+0x33c>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d01f      	beq.n	8003c46 <HAL_GPIO_Init+0x22e>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a53      	ldr	r2, [pc, #332]	@ (8003d58 <HAL_GPIO_Init+0x340>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d019      	beq.n	8003c42 <HAL_GPIO_Init+0x22a>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4a52      	ldr	r2, [pc, #328]	@ (8003d5c <HAL_GPIO_Init+0x344>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d013      	beq.n	8003c3e <HAL_GPIO_Init+0x226>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4a51      	ldr	r2, [pc, #324]	@ (8003d60 <HAL_GPIO_Init+0x348>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d00d      	beq.n	8003c3a <HAL_GPIO_Init+0x222>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4a50      	ldr	r2, [pc, #320]	@ (8003d64 <HAL_GPIO_Init+0x34c>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d007      	beq.n	8003c36 <HAL_GPIO_Init+0x21e>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a4f      	ldr	r2, [pc, #316]	@ (8003d68 <HAL_GPIO_Init+0x350>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d101      	bne.n	8003c32 <HAL_GPIO_Init+0x21a>
 8003c2e:	2309      	movs	r3, #9
 8003c30:	e012      	b.n	8003c58 <HAL_GPIO_Init+0x240>
 8003c32:	230a      	movs	r3, #10
 8003c34:	e010      	b.n	8003c58 <HAL_GPIO_Init+0x240>
 8003c36:	2308      	movs	r3, #8
 8003c38:	e00e      	b.n	8003c58 <HAL_GPIO_Init+0x240>
 8003c3a:	2307      	movs	r3, #7
 8003c3c:	e00c      	b.n	8003c58 <HAL_GPIO_Init+0x240>
 8003c3e:	2306      	movs	r3, #6
 8003c40:	e00a      	b.n	8003c58 <HAL_GPIO_Init+0x240>
 8003c42:	2305      	movs	r3, #5
 8003c44:	e008      	b.n	8003c58 <HAL_GPIO_Init+0x240>
 8003c46:	2304      	movs	r3, #4
 8003c48:	e006      	b.n	8003c58 <HAL_GPIO_Init+0x240>
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e004      	b.n	8003c58 <HAL_GPIO_Init+0x240>
 8003c4e:	2302      	movs	r3, #2
 8003c50:	e002      	b.n	8003c58 <HAL_GPIO_Init+0x240>
 8003c52:	2301      	movs	r3, #1
 8003c54:	e000      	b.n	8003c58 <HAL_GPIO_Init+0x240>
 8003c56:	2300      	movs	r3, #0
 8003c58:	69fa      	ldr	r2, [r7, #28]
 8003c5a:	f002 0203 	and.w	r2, r2, #3
 8003c5e:	0092      	lsls	r2, r2, #2
 8003c60:	4093      	lsls	r3, r2
 8003c62:	69ba      	ldr	r2, [r7, #24]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c68:	4935      	ldr	r1, [pc, #212]	@ (8003d40 <HAL_GPIO_Init+0x328>)
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	089b      	lsrs	r3, r3, #2
 8003c6e:	3302      	adds	r3, #2
 8003c70:	69ba      	ldr	r2, [r7, #24]
 8003c72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c76:	4b3d      	ldr	r3, [pc, #244]	@ (8003d6c <HAL_GPIO_Init+0x354>)
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	43db      	mvns	r3, r3
 8003c80:	69ba      	ldr	r2, [r7, #24]
 8003c82:	4013      	ands	r3, r2
 8003c84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d003      	beq.n	8003c9a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003c92:	69ba      	ldr	r2, [r7, #24]
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c9a:	4a34      	ldr	r2, [pc, #208]	@ (8003d6c <HAL_GPIO_Init+0x354>)
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ca0:	4b32      	ldr	r3, [pc, #200]	@ (8003d6c <HAL_GPIO_Init+0x354>)
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	43db      	mvns	r3, r3
 8003caa:	69ba      	ldr	r2, [r7, #24]
 8003cac:	4013      	ands	r3, r2
 8003cae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d003      	beq.n	8003cc4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003cc4:	4a29      	ldr	r2, [pc, #164]	@ (8003d6c <HAL_GPIO_Init+0x354>)
 8003cc6:	69bb      	ldr	r3, [r7, #24]
 8003cc8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003cca:	4b28      	ldr	r3, [pc, #160]	@ (8003d6c <HAL_GPIO_Init+0x354>)
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	43db      	mvns	r3, r3
 8003cd4:	69ba      	ldr	r2, [r7, #24]
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d003      	beq.n	8003cee <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003ce6:	69ba      	ldr	r2, [r7, #24]
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003cee:	4a1f      	ldr	r2, [pc, #124]	@ (8003d6c <HAL_GPIO_Init+0x354>)
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003cf4:	4b1d      	ldr	r3, [pc, #116]	@ (8003d6c <HAL_GPIO_Init+0x354>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	43db      	mvns	r3, r3
 8003cfe:	69ba      	ldr	r2, [r7, #24]
 8003d00:	4013      	ands	r3, r2
 8003d02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d003      	beq.n	8003d18 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003d10:	69ba      	ldr	r2, [r7, #24]
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d18:	4a14      	ldr	r2, [pc, #80]	@ (8003d6c <HAL_GPIO_Init+0x354>)
 8003d1a:	69bb      	ldr	r3, [r7, #24]
 8003d1c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	3301      	adds	r3, #1
 8003d22:	61fb      	str	r3, [r7, #28]
 8003d24:	69fb      	ldr	r3, [r7, #28]
 8003d26:	2b0f      	cmp	r3, #15
 8003d28:	f67f ae84 	bls.w	8003a34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d2c:	bf00      	nop
 8003d2e:	bf00      	nop
 8003d30:	3724      	adds	r7, #36	@ 0x24
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	40023800 	.word	0x40023800
 8003d40:	40013800 	.word	0x40013800
 8003d44:	40020000 	.word	0x40020000
 8003d48:	40020400 	.word	0x40020400
 8003d4c:	40020800 	.word	0x40020800
 8003d50:	40020c00 	.word	0x40020c00
 8003d54:	40021000 	.word	0x40021000
 8003d58:	40021400 	.word	0x40021400
 8003d5c:	40021800 	.word	0x40021800
 8003d60:	40021c00 	.word	0x40021c00
 8003d64:	40022000 	.word	0x40022000
 8003d68:	40022400 	.word	0x40022400
 8003d6c:	40013c00 	.word	0x40013c00

08003d70 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b087      	sub	sp, #28
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003d82:	2300      	movs	r3, #0
 8003d84:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d86:	2300      	movs	r3, #0
 8003d88:	617b      	str	r3, [r7, #20]
 8003d8a:	e0d9      	b.n	8003f40 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	fa02 f303 	lsl.w	r3, r2, r3
 8003d94:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003d96:	683a      	ldr	r2, [r7, #0]
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003d9e:	68fa      	ldr	r2, [r7, #12]
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	429a      	cmp	r2, r3
 8003da4:	f040 80c9 	bne.w	8003f3a <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003da8:	4a6b      	ldr	r2, [pc, #428]	@ (8003f58 <HAL_GPIO_DeInit+0x1e8>)
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	089b      	lsrs	r3, r3, #2
 8003dae:	3302      	adds	r3, #2
 8003db0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003db4:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	f003 0303 	and.w	r3, r3, #3
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	220f      	movs	r2, #15
 8003dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc4:	68ba      	ldr	r2, [r7, #8]
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a63      	ldr	r2, [pc, #396]	@ (8003f5c <HAL_GPIO_DeInit+0x1ec>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d037      	beq.n	8003e42 <HAL_GPIO_DeInit+0xd2>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4a62      	ldr	r2, [pc, #392]	@ (8003f60 <HAL_GPIO_DeInit+0x1f0>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d031      	beq.n	8003e3e <HAL_GPIO_DeInit+0xce>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a61      	ldr	r2, [pc, #388]	@ (8003f64 <HAL_GPIO_DeInit+0x1f4>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d02b      	beq.n	8003e3a <HAL_GPIO_DeInit+0xca>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4a60      	ldr	r2, [pc, #384]	@ (8003f68 <HAL_GPIO_DeInit+0x1f8>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d025      	beq.n	8003e36 <HAL_GPIO_DeInit+0xc6>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4a5f      	ldr	r2, [pc, #380]	@ (8003f6c <HAL_GPIO_DeInit+0x1fc>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d01f      	beq.n	8003e32 <HAL_GPIO_DeInit+0xc2>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a5e      	ldr	r2, [pc, #376]	@ (8003f70 <HAL_GPIO_DeInit+0x200>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d019      	beq.n	8003e2e <HAL_GPIO_DeInit+0xbe>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	4a5d      	ldr	r2, [pc, #372]	@ (8003f74 <HAL_GPIO_DeInit+0x204>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d013      	beq.n	8003e2a <HAL_GPIO_DeInit+0xba>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a5c      	ldr	r2, [pc, #368]	@ (8003f78 <HAL_GPIO_DeInit+0x208>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d00d      	beq.n	8003e26 <HAL_GPIO_DeInit+0xb6>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a5b      	ldr	r2, [pc, #364]	@ (8003f7c <HAL_GPIO_DeInit+0x20c>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d007      	beq.n	8003e22 <HAL_GPIO_DeInit+0xb2>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a5a      	ldr	r2, [pc, #360]	@ (8003f80 <HAL_GPIO_DeInit+0x210>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d101      	bne.n	8003e1e <HAL_GPIO_DeInit+0xae>
 8003e1a:	2309      	movs	r3, #9
 8003e1c:	e012      	b.n	8003e44 <HAL_GPIO_DeInit+0xd4>
 8003e1e:	230a      	movs	r3, #10
 8003e20:	e010      	b.n	8003e44 <HAL_GPIO_DeInit+0xd4>
 8003e22:	2308      	movs	r3, #8
 8003e24:	e00e      	b.n	8003e44 <HAL_GPIO_DeInit+0xd4>
 8003e26:	2307      	movs	r3, #7
 8003e28:	e00c      	b.n	8003e44 <HAL_GPIO_DeInit+0xd4>
 8003e2a:	2306      	movs	r3, #6
 8003e2c:	e00a      	b.n	8003e44 <HAL_GPIO_DeInit+0xd4>
 8003e2e:	2305      	movs	r3, #5
 8003e30:	e008      	b.n	8003e44 <HAL_GPIO_DeInit+0xd4>
 8003e32:	2304      	movs	r3, #4
 8003e34:	e006      	b.n	8003e44 <HAL_GPIO_DeInit+0xd4>
 8003e36:	2303      	movs	r3, #3
 8003e38:	e004      	b.n	8003e44 <HAL_GPIO_DeInit+0xd4>
 8003e3a:	2302      	movs	r3, #2
 8003e3c:	e002      	b.n	8003e44 <HAL_GPIO_DeInit+0xd4>
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e000      	b.n	8003e44 <HAL_GPIO_DeInit+0xd4>
 8003e42:	2300      	movs	r3, #0
 8003e44:	697a      	ldr	r2, [r7, #20]
 8003e46:	f002 0203 	and.w	r2, r2, #3
 8003e4a:	0092      	lsls	r2, r2, #2
 8003e4c:	4093      	lsls	r3, r2
 8003e4e:	68ba      	ldr	r2, [r7, #8]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d132      	bne.n	8003eba <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003e54:	4b4b      	ldr	r3, [pc, #300]	@ (8003f84 <HAL_GPIO_DeInit+0x214>)
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	43db      	mvns	r3, r3
 8003e5c:	4949      	ldr	r1, [pc, #292]	@ (8003f84 <HAL_GPIO_DeInit+0x214>)
 8003e5e:	4013      	ands	r3, r2
 8003e60:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003e62:	4b48      	ldr	r3, [pc, #288]	@ (8003f84 <HAL_GPIO_DeInit+0x214>)
 8003e64:	685a      	ldr	r2, [r3, #4]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	43db      	mvns	r3, r3
 8003e6a:	4946      	ldr	r1, [pc, #280]	@ (8003f84 <HAL_GPIO_DeInit+0x214>)
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003e70:	4b44      	ldr	r3, [pc, #272]	@ (8003f84 <HAL_GPIO_DeInit+0x214>)
 8003e72:	68da      	ldr	r2, [r3, #12]
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	43db      	mvns	r3, r3
 8003e78:	4942      	ldr	r1, [pc, #264]	@ (8003f84 <HAL_GPIO_DeInit+0x214>)
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003e7e:	4b41      	ldr	r3, [pc, #260]	@ (8003f84 <HAL_GPIO_DeInit+0x214>)
 8003e80:	689a      	ldr	r2, [r3, #8]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	43db      	mvns	r3, r3
 8003e86:	493f      	ldr	r1, [pc, #252]	@ (8003f84 <HAL_GPIO_DeInit+0x214>)
 8003e88:	4013      	ands	r3, r2
 8003e8a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	f003 0303 	and.w	r3, r3, #3
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	220f      	movs	r2, #15
 8003e96:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003e9c:	4a2e      	ldr	r2, [pc, #184]	@ (8003f58 <HAL_GPIO_DeInit+0x1e8>)
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	089b      	lsrs	r3, r3, #2
 8003ea2:	3302      	adds	r3, #2
 8003ea4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	43da      	mvns	r2, r3
 8003eac:	482a      	ldr	r0, [pc, #168]	@ (8003f58 <HAL_GPIO_DeInit+0x1e8>)
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	089b      	lsrs	r3, r3, #2
 8003eb2:	400a      	ands	r2, r1
 8003eb4:	3302      	adds	r3, #2
 8003eb6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	2103      	movs	r1, #3
 8003ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	401a      	ands	r2, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	08da      	lsrs	r2, r3, #3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	3208      	adds	r2, #8
 8003ed8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	f003 0307 	and.w	r3, r3, #7
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	220f      	movs	r2, #15
 8003ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eea:	43db      	mvns	r3, r3
 8003eec:	697a      	ldr	r2, [r7, #20]
 8003eee:	08d2      	lsrs	r2, r2, #3
 8003ef0:	4019      	ands	r1, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	3208      	adds	r2, #8
 8003ef6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	68da      	ldr	r2, [r3, #12]
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	005b      	lsls	r3, r3, #1
 8003f02:	2103      	movs	r1, #3
 8003f04:	fa01 f303 	lsl.w	r3, r1, r3
 8003f08:	43db      	mvns	r3, r3
 8003f0a:	401a      	ands	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	685a      	ldr	r2, [r3, #4]
 8003f14:	2101      	movs	r1, #1
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	fa01 f303 	lsl.w	r3, r1, r3
 8003f1c:	43db      	mvns	r3, r3
 8003f1e:	401a      	ands	r2, r3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	689a      	ldr	r2, [r3, #8]
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	005b      	lsls	r3, r3, #1
 8003f2c:	2103      	movs	r1, #3
 8003f2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003f32:	43db      	mvns	r3, r3
 8003f34:	401a      	ands	r2, r3
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	3301      	adds	r3, #1
 8003f3e:	617b      	str	r3, [r7, #20]
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	2b0f      	cmp	r3, #15
 8003f44:	f67f af22 	bls.w	8003d8c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003f48:	bf00      	nop
 8003f4a:	bf00      	nop
 8003f4c:	371c      	adds	r7, #28
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f54:	4770      	bx	lr
 8003f56:	bf00      	nop
 8003f58:	40013800 	.word	0x40013800
 8003f5c:	40020000 	.word	0x40020000
 8003f60:	40020400 	.word	0x40020400
 8003f64:	40020800 	.word	0x40020800
 8003f68:	40020c00 	.word	0x40020c00
 8003f6c:	40021000 	.word	0x40021000
 8003f70:	40021400 	.word	0x40021400
 8003f74:	40021800 	.word	0x40021800
 8003f78:	40021c00 	.word	0x40021c00
 8003f7c:	40022000 	.word	0x40022000
 8003f80:	40022400 	.word	0x40022400
 8003f84:	40013c00 	.word	0x40013c00

08003f88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b085      	sub	sp, #20
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	460b      	mov	r3, r1
 8003f92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	691a      	ldr	r2, [r3, #16]
 8003f98:	887b      	ldrh	r3, [r7, #2]
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d002      	beq.n	8003fa6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	73fb      	strb	r3, [r7, #15]
 8003fa4:	e001      	b.n	8003faa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003faa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3714      	adds	r7, #20
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	460b      	mov	r3, r1
 8003fc2:	807b      	strh	r3, [r7, #2]
 8003fc4:	4613      	mov	r3, r2
 8003fc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003fc8:	787b      	ldrb	r3, [r7, #1]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d003      	beq.n	8003fd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fce:	887a      	ldrh	r2, [r7, #2]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003fd4:	e003      	b.n	8003fde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003fd6:	887b      	ldrh	r3, [r7, #2]
 8003fd8:	041a      	lsls	r2, r3, #16
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	619a      	str	r2, [r3, #24]
}
 8003fde:	bf00      	nop
 8003fe0:	370c      	adds	r7, #12
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr
	...

08003fec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d101      	bne.n	8003ffe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e12b      	b.n	8004256 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004004:	b2db      	uxtb	r3, r3
 8004006:	2b00      	cmp	r3, #0
 8004008:	d106      	bne.n	8004018 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f7fe fcba 	bl	800298c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2224      	movs	r2, #36	@ 0x24
 800401c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f022 0201 	bic.w	r2, r2, #1
 800402e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800403e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800404e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004050:	f001 ff82 	bl	8005f58 <HAL_RCC_GetPCLK1Freq>
 8004054:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	4a81      	ldr	r2, [pc, #516]	@ (8004260 <HAL_I2C_Init+0x274>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d807      	bhi.n	8004070 <HAL_I2C_Init+0x84>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	4a80      	ldr	r2, [pc, #512]	@ (8004264 <HAL_I2C_Init+0x278>)
 8004064:	4293      	cmp	r3, r2
 8004066:	bf94      	ite	ls
 8004068:	2301      	movls	r3, #1
 800406a:	2300      	movhi	r3, #0
 800406c:	b2db      	uxtb	r3, r3
 800406e:	e006      	b.n	800407e <HAL_I2C_Init+0x92>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	4a7d      	ldr	r2, [pc, #500]	@ (8004268 <HAL_I2C_Init+0x27c>)
 8004074:	4293      	cmp	r3, r2
 8004076:	bf94      	ite	ls
 8004078:	2301      	movls	r3, #1
 800407a:	2300      	movhi	r3, #0
 800407c:	b2db      	uxtb	r3, r3
 800407e:	2b00      	cmp	r3, #0
 8004080:	d001      	beq.n	8004086 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e0e7      	b.n	8004256 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	4a78      	ldr	r2, [pc, #480]	@ (800426c <HAL_I2C_Init+0x280>)
 800408a:	fba2 2303 	umull	r2, r3, r2, r3
 800408e:	0c9b      	lsrs	r3, r3, #18
 8004090:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	68ba      	ldr	r2, [r7, #8]
 80040a2:	430a      	orrs	r2, r1
 80040a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	6a1b      	ldr	r3, [r3, #32]
 80040ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	4a6a      	ldr	r2, [pc, #424]	@ (8004260 <HAL_I2C_Init+0x274>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d802      	bhi.n	80040c0 <HAL_I2C_Init+0xd4>
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	3301      	adds	r3, #1
 80040be:	e009      	b.n	80040d4 <HAL_I2C_Init+0xe8>
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80040c6:	fb02 f303 	mul.w	r3, r2, r3
 80040ca:	4a69      	ldr	r2, [pc, #420]	@ (8004270 <HAL_I2C_Init+0x284>)
 80040cc:	fba2 2303 	umull	r2, r3, r2, r3
 80040d0:	099b      	lsrs	r3, r3, #6
 80040d2:	3301      	adds	r3, #1
 80040d4:	687a      	ldr	r2, [r7, #4]
 80040d6:	6812      	ldr	r2, [r2, #0]
 80040d8:	430b      	orrs	r3, r1
 80040da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	69db      	ldr	r3, [r3, #28]
 80040e2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80040e6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	495c      	ldr	r1, [pc, #368]	@ (8004260 <HAL_I2C_Init+0x274>)
 80040f0:	428b      	cmp	r3, r1
 80040f2:	d819      	bhi.n	8004128 <HAL_I2C_Init+0x13c>
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	1e59      	subs	r1, r3, #1
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	005b      	lsls	r3, r3, #1
 80040fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8004102:	1c59      	adds	r1, r3, #1
 8004104:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004108:	400b      	ands	r3, r1
 800410a:	2b00      	cmp	r3, #0
 800410c:	d00a      	beq.n	8004124 <HAL_I2C_Init+0x138>
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	1e59      	subs	r1, r3, #1
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	005b      	lsls	r3, r3, #1
 8004118:	fbb1 f3f3 	udiv	r3, r1, r3
 800411c:	3301      	adds	r3, #1
 800411e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004122:	e051      	b.n	80041c8 <HAL_I2C_Init+0x1dc>
 8004124:	2304      	movs	r3, #4
 8004126:	e04f      	b.n	80041c8 <HAL_I2C_Init+0x1dc>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d111      	bne.n	8004154 <HAL_I2C_Init+0x168>
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	1e58      	subs	r0, r3, #1
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6859      	ldr	r1, [r3, #4]
 8004138:	460b      	mov	r3, r1
 800413a:	005b      	lsls	r3, r3, #1
 800413c:	440b      	add	r3, r1
 800413e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004142:	3301      	adds	r3, #1
 8004144:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004148:	2b00      	cmp	r3, #0
 800414a:	bf0c      	ite	eq
 800414c:	2301      	moveq	r3, #1
 800414e:	2300      	movne	r3, #0
 8004150:	b2db      	uxtb	r3, r3
 8004152:	e012      	b.n	800417a <HAL_I2C_Init+0x18e>
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	1e58      	subs	r0, r3, #1
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6859      	ldr	r1, [r3, #4]
 800415c:	460b      	mov	r3, r1
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	440b      	add	r3, r1
 8004162:	0099      	lsls	r1, r3, #2
 8004164:	440b      	add	r3, r1
 8004166:	fbb0 f3f3 	udiv	r3, r0, r3
 800416a:	3301      	adds	r3, #1
 800416c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004170:	2b00      	cmp	r3, #0
 8004172:	bf0c      	ite	eq
 8004174:	2301      	moveq	r3, #1
 8004176:	2300      	movne	r3, #0
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b00      	cmp	r3, #0
 800417c:	d001      	beq.n	8004182 <HAL_I2C_Init+0x196>
 800417e:	2301      	movs	r3, #1
 8004180:	e022      	b.n	80041c8 <HAL_I2C_Init+0x1dc>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d10e      	bne.n	80041a8 <HAL_I2C_Init+0x1bc>
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	1e58      	subs	r0, r3, #1
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6859      	ldr	r1, [r3, #4]
 8004192:	460b      	mov	r3, r1
 8004194:	005b      	lsls	r3, r3, #1
 8004196:	440b      	add	r3, r1
 8004198:	fbb0 f3f3 	udiv	r3, r0, r3
 800419c:	3301      	adds	r3, #1
 800419e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80041a6:	e00f      	b.n	80041c8 <HAL_I2C_Init+0x1dc>
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	1e58      	subs	r0, r3, #1
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6859      	ldr	r1, [r3, #4]
 80041b0:	460b      	mov	r3, r1
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	440b      	add	r3, r1
 80041b6:	0099      	lsls	r1, r3, #2
 80041b8:	440b      	add	r3, r1
 80041ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80041be:	3301      	adds	r3, #1
 80041c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80041c8:	6879      	ldr	r1, [r7, #4]
 80041ca:	6809      	ldr	r1, [r1, #0]
 80041cc:	4313      	orrs	r3, r2
 80041ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	69da      	ldr	r2, [r3, #28]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a1b      	ldr	r3, [r3, #32]
 80041e2:	431a      	orrs	r2, r3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	430a      	orrs	r2, r1
 80041ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80041f6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	6911      	ldr	r1, [r2, #16]
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	68d2      	ldr	r2, [r2, #12]
 8004202:	4311      	orrs	r1, r2
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	6812      	ldr	r2, [r2, #0]
 8004208:	430b      	orrs	r3, r1
 800420a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	695a      	ldr	r2, [r3, #20]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	699b      	ldr	r3, [r3, #24]
 800421e:	431a      	orrs	r2, r3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	430a      	orrs	r2, r1
 8004226:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f042 0201 	orr.w	r2, r2, #1
 8004236:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2200      	movs	r2, #0
 800423c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2220      	movs	r2, #32
 8004242:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2200      	movs	r2, #0
 8004250:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004254:	2300      	movs	r3, #0
}
 8004256:	4618      	mov	r0, r3
 8004258:	3710      	adds	r7, #16
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	000186a0 	.word	0x000186a0
 8004264:	001e847f 	.word	0x001e847f
 8004268:	003d08ff 	.word	0x003d08ff
 800426c:	431bde83 	.word	0x431bde83
 8004270:	10624dd3 	.word	0x10624dd3

08004274 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b088      	sub	sp, #32
 8004278:	af02      	add	r7, sp, #8
 800427a:	60f8      	str	r0, [r7, #12]
 800427c:	4608      	mov	r0, r1
 800427e:	4611      	mov	r1, r2
 8004280:	461a      	mov	r2, r3
 8004282:	4603      	mov	r3, r0
 8004284:	817b      	strh	r3, [r7, #10]
 8004286:	460b      	mov	r3, r1
 8004288:	813b      	strh	r3, [r7, #8]
 800428a:	4613      	mov	r3, r2
 800428c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800428e:	f7ff faad 	bl	80037ec <HAL_GetTick>
 8004292:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800429a:	b2db      	uxtb	r3, r3
 800429c:	2b20      	cmp	r3, #32
 800429e:	f040 80d9 	bne.w	8004454 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	9300      	str	r3, [sp, #0]
 80042a6:	2319      	movs	r3, #25
 80042a8:	2201      	movs	r2, #1
 80042aa:	496d      	ldr	r1, [pc, #436]	@ (8004460 <HAL_I2C_Mem_Write+0x1ec>)
 80042ac:	68f8      	ldr	r0, [r7, #12]
 80042ae:	f000 fc8b 	bl	8004bc8 <I2C_WaitOnFlagUntilTimeout>
 80042b2:	4603      	mov	r3, r0
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d001      	beq.n	80042bc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80042b8:	2302      	movs	r3, #2
 80042ba:	e0cc      	b.n	8004456 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d101      	bne.n	80042ca <HAL_I2C_Mem_Write+0x56>
 80042c6:	2302      	movs	r3, #2
 80042c8:	e0c5      	b.n	8004456 <HAL_I2C_Mem_Write+0x1e2>
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2201      	movs	r2, #1
 80042ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 0301 	and.w	r3, r3, #1
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d007      	beq.n	80042f0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f042 0201 	orr.w	r2, r2, #1
 80042ee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042fe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2221      	movs	r2, #33	@ 0x21
 8004304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2240      	movs	r2, #64	@ 0x40
 800430c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2200      	movs	r2, #0
 8004314:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6a3a      	ldr	r2, [r7, #32]
 800431a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004320:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004326:	b29a      	uxth	r2, r3
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	4a4d      	ldr	r2, [pc, #308]	@ (8004464 <HAL_I2C_Mem_Write+0x1f0>)
 8004330:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004332:	88f8      	ldrh	r0, [r7, #6]
 8004334:	893a      	ldrh	r2, [r7, #8]
 8004336:	8979      	ldrh	r1, [r7, #10]
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	9301      	str	r3, [sp, #4]
 800433c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800433e:	9300      	str	r3, [sp, #0]
 8004340:	4603      	mov	r3, r0
 8004342:	68f8      	ldr	r0, [r7, #12]
 8004344:	f000 fac2 	bl	80048cc <I2C_RequestMemoryWrite>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d052      	beq.n	80043f4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e081      	b.n	8004456 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004352:	697a      	ldr	r2, [r7, #20]
 8004354:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004356:	68f8      	ldr	r0, [r7, #12]
 8004358:	f000 fd50 	bl	8004dfc <I2C_WaitOnTXEFlagUntilTimeout>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d00d      	beq.n	800437e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004366:	2b04      	cmp	r3, #4
 8004368:	d107      	bne.n	800437a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004378:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e06b      	b.n	8004456 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004382:	781a      	ldrb	r2, [r3, #0]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800438e:	1c5a      	adds	r2, r3, #1
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004398:	3b01      	subs	r3, #1
 800439a:	b29a      	uxth	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	3b01      	subs	r3, #1
 80043a8:	b29a      	uxth	r2, r3
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	695b      	ldr	r3, [r3, #20]
 80043b4:	f003 0304 	and.w	r3, r3, #4
 80043b8:	2b04      	cmp	r3, #4
 80043ba:	d11b      	bne.n	80043f4 <HAL_I2C_Mem_Write+0x180>
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d017      	beq.n	80043f4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c8:	781a      	ldrb	r2, [r3, #0]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043d4:	1c5a      	adds	r2, r3, #1
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043de:	3b01      	subs	r3, #1
 80043e0:	b29a      	uxth	r2, r3
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	3b01      	subs	r3, #1
 80043ee:	b29a      	uxth	r2, r3
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d1aa      	bne.n	8004352 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043fc:	697a      	ldr	r2, [r7, #20]
 80043fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004400:	68f8      	ldr	r0, [r7, #12]
 8004402:	f000 fd43 	bl	8004e8c <I2C_WaitOnBTFFlagUntilTimeout>
 8004406:	4603      	mov	r3, r0
 8004408:	2b00      	cmp	r3, #0
 800440a:	d00d      	beq.n	8004428 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004410:	2b04      	cmp	r3, #4
 8004412:	d107      	bne.n	8004424 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004422:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e016      	b.n	8004456 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	681a      	ldr	r2, [r3, #0]
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004436:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2220      	movs	r2, #32
 800443c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2200      	movs	r2, #0
 8004444:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2200      	movs	r2, #0
 800444c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004450:	2300      	movs	r3, #0
 8004452:	e000      	b.n	8004456 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004454:	2302      	movs	r3, #2
  }
}
 8004456:	4618      	mov	r0, r3
 8004458:	3718      	adds	r7, #24
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	00100002 	.word	0x00100002
 8004464:	ffff0000 	.word	0xffff0000

08004468 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b08c      	sub	sp, #48	@ 0x30
 800446c:	af02      	add	r7, sp, #8
 800446e:	60f8      	str	r0, [r7, #12]
 8004470:	4608      	mov	r0, r1
 8004472:	4611      	mov	r1, r2
 8004474:	461a      	mov	r2, r3
 8004476:	4603      	mov	r3, r0
 8004478:	817b      	strh	r3, [r7, #10]
 800447a:	460b      	mov	r3, r1
 800447c:	813b      	strh	r3, [r7, #8]
 800447e:	4613      	mov	r3, r2
 8004480:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004482:	f7ff f9b3 	bl	80037ec <HAL_GetTick>
 8004486:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800448e:	b2db      	uxtb	r3, r3
 8004490:	2b20      	cmp	r3, #32
 8004492:	f040 8214 	bne.w	80048be <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004498:	9300      	str	r3, [sp, #0]
 800449a:	2319      	movs	r3, #25
 800449c:	2201      	movs	r2, #1
 800449e:	497b      	ldr	r1, [pc, #492]	@ (800468c <HAL_I2C_Mem_Read+0x224>)
 80044a0:	68f8      	ldr	r0, [r7, #12]
 80044a2:	f000 fb91 	bl	8004bc8 <I2C_WaitOnFlagUntilTimeout>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d001      	beq.n	80044b0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80044ac:	2302      	movs	r3, #2
 80044ae:	e207      	b.n	80048c0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d101      	bne.n	80044be <HAL_I2C_Mem_Read+0x56>
 80044ba:	2302      	movs	r3, #2
 80044bc:	e200      	b.n	80048c0 <HAL_I2C_Mem_Read+0x458>
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2201      	movs	r2, #1
 80044c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f003 0301 	and.w	r3, r3, #1
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d007      	beq.n	80044e4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f042 0201 	orr.w	r2, r2, #1
 80044e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80044f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2222      	movs	r2, #34	@ 0x22
 80044f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2240      	movs	r2, #64	@ 0x40
 8004500:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800450e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004514:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800451a:	b29a      	uxth	r2, r3
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	4a5b      	ldr	r2, [pc, #364]	@ (8004690 <HAL_I2C_Mem_Read+0x228>)
 8004524:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004526:	88f8      	ldrh	r0, [r7, #6]
 8004528:	893a      	ldrh	r2, [r7, #8]
 800452a:	8979      	ldrh	r1, [r7, #10]
 800452c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800452e:	9301      	str	r3, [sp, #4]
 8004530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004532:	9300      	str	r3, [sp, #0]
 8004534:	4603      	mov	r3, r0
 8004536:	68f8      	ldr	r0, [r7, #12]
 8004538:	f000 fa5e 	bl	80049f8 <I2C_RequestMemoryRead>
 800453c:	4603      	mov	r3, r0
 800453e:	2b00      	cmp	r3, #0
 8004540:	d001      	beq.n	8004546 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e1bc      	b.n	80048c0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800454a:	2b00      	cmp	r3, #0
 800454c:	d113      	bne.n	8004576 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800454e:	2300      	movs	r3, #0
 8004550:	623b      	str	r3, [r7, #32]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	695b      	ldr	r3, [r3, #20]
 8004558:	623b      	str	r3, [r7, #32]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	699b      	ldr	r3, [r3, #24]
 8004560:	623b      	str	r3, [r7, #32]
 8004562:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004572:	601a      	str	r2, [r3, #0]
 8004574:	e190      	b.n	8004898 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800457a:	2b01      	cmp	r3, #1
 800457c:	d11b      	bne.n	80045b6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800458c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800458e:	2300      	movs	r3, #0
 8004590:	61fb      	str	r3, [r7, #28]
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	695b      	ldr	r3, [r3, #20]
 8004598:	61fb      	str	r3, [r7, #28]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	699b      	ldr	r3, [r3, #24]
 80045a0:	61fb      	str	r3, [r7, #28]
 80045a2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045b2:	601a      	str	r2, [r3, #0]
 80045b4:	e170      	b.n	8004898 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045ba:	2b02      	cmp	r3, #2
 80045bc:	d11b      	bne.n	80045f6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045cc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045de:	2300      	movs	r3, #0
 80045e0:	61bb      	str	r3, [r7, #24]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	695b      	ldr	r3, [r3, #20]
 80045e8:	61bb      	str	r3, [r7, #24]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	699b      	ldr	r3, [r3, #24]
 80045f0:	61bb      	str	r3, [r7, #24]
 80045f2:	69bb      	ldr	r3, [r7, #24]
 80045f4:	e150      	b.n	8004898 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045f6:	2300      	movs	r3, #0
 80045f8:	617b      	str	r3, [r7, #20]
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	695b      	ldr	r3, [r3, #20]
 8004600:	617b      	str	r3, [r7, #20]
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	699b      	ldr	r3, [r3, #24]
 8004608:	617b      	str	r3, [r7, #20]
 800460a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800460c:	e144      	b.n	8004898 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004612:	2b03      	cmp	r3, #3
 8004614:	f200 80f1 	bhi.w	80047fa <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800461c:	2b01      	cmp	r3, #1
 800461e:	d123      	bne.n	8004668 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004620:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004622:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004624:	68f8      	ldr	r0, [r7, #12]
 8004626:	f000 fc79 	bl	8004f1c <I2C_WaitOnRXNEFlagUntilTimeout>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d001      	beq.n	8004634 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e145      	b.n	80048c0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	691a      	ldr	r2, [r3, #16]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800463e:	b2d2      	uxtb	r2, r2
 8004640:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004646:	1c5a      	adds	r2, r3, #1
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004650:	3b01      	subs	r3, #1
 8004652:	b29a      	uxth	r2, r3
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800465c:	b29b      	uxth	r3, r3
 800465e:	3b01      	subs	r3, #1
 8004660:	b29a      	uxth	r2, r3
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004666:	e117      	b.n	8004898 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800466c:	2b02      	cmp	r3, #2
 800466e:	d14e      	bne.n	800470e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004672:	9300      	str	r3, [sp, #0]
 8004674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004676:	2200      	movs	r2, #0
 8004678:	4906      	ldr	r1, [pc, #24]	@ (8004694 <HAL_I2C_Mem_Read+0x22c>)
 800467a:	68f8      	ldr	r0, [r7, #12]
 800467c:	f000 faa4 	bl	8004bc8 <I2C_WaitOnFlagUntilTimeout>
 8004680:	4603      	mov	r3, r0
 8004682:	2b00      	cmp	r3, #0
 8004684:	d008      	beq.n	8004698 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e11a      	b.n	80048c0 <HAL_I2C_Mem_Read+0x458>
 800468a:	bf00      	nop
 800468c:	00100002 	.word	0x00100002
 8004690:	ffff0000 	.word	0xffff0000
 8004694:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	691a      	ldr	r2, [r3, #16]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b2:	b2d2      	uxtb	r2, r2
 80046b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ba:	1c5a      	adds	r2, r3, #1
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046c4:	3b01      	subs	r3, #1
 80046c6:	b29a      	uxth	r2, r3
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	3b01      	subs	r3, #1
 80046d4:	b29a      	uxth	r2, r3
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	691a      	ldr	r2, [r3, #16]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e4:	b2d2      	uxtb	r2, r2
 80046e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ec:	1c5a      	adds	r2, r3, #1
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046f6:	3b01      	subs	r3, #1
 80046f8:	b29a      	uxth	r2, r3
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004702:	b29b      	uxth	r3, r3
 8004704:	3b01      	subs	r3, #1
 8004706:	b29a      	uxth	r2, r3
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800470c:	e0c4      	b.n	8004898 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800470e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004710:	9300      	str	r3, [sp, #0]
 8004712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004714:	2200      	movs	r2, #0
 8004716:	496c      	ldr	r1, [pc, #432]	@ (80048c8 <HAL_I2C_Mem_Read+0x460>)
 8004718:	68f8      	ldr	r0, [r7, #12]
 800471a:	f000 fa55 	bl	8004bc8 <I2C_WaitOnFlagUntilTimeout>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d001      	beq.n	8004728 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e0cb      	b.n	80048c0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004736:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	691a      	ldr	r2, [r3, #16]
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004742:	b2d2      	uxtb	r2, r2
 8004744:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800474a:	1c5a      	adds	r2, r3, #1
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004754:	3b01      	subs	r3, #1
 8004756:	b29a      	uxth	r2, r3
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004760:	b29b      	uxth	r3, r3
 8004762:	3b01      	subs	r3, #1
 8004764:	b29a      	uxth	r2, r3
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800476a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800476c:	9300      	str	r3, [sp, #0]
 800476e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004770:	2200      	movs	r2, #0
 8004772:	4955      	ldr	r1, [pc, #340]	@ (80048c8 <HAL_I2C_Mem_Read+0x460>)
 8004774:	68f8      	ldr	r0, [r7, #12]
 8004776:	f000 fa27 	bl	8004bc8 <I2C_WaitOnFlagUntilTimeout>
 800477a:	4603      	mov	r3, r0
 800477c:	2b00      	cmp	r3, #0
 800477e:	d001      	beq.n	8004784 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e09d      	b.n	80048c0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004792:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	691a      	ldr	r2, [r3, #16]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800479e:	b2d2      	uxtb	r2, r2
 80047a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a6:	1c5a      	adds	r2, r3, #1
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047b0:	3b01      	subs	r3, #1
 80047b2:	b29a      	uxth	r2, r3
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047bc:	b29b      	uxth	r3, r3
 80047be:	3b01      	subs	r3, #1
 80047c0:	b29a      	uxth	r2, r3
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	691a      	ldr	r2, [r3, #16]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047d0:	b2d2      	uxtb	r2, r2
 80047d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047d8:	1c5a      	adds	r2, r3, #1
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047e2:	3b01      	subs	r3, #1
 80047e4:	b29a      	uxth	r2, r3
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047ee:	b29b      	uxth	r3, r3
 80047f0:	3b01      	subs	r3, #1
 80047f2:	b29a      	uxth	r2, r3
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80047f8:	e04e      	b.n	8004898 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047fc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80047fe:	68f8      	ldr	r0, [r7, #12]
 8004800:	f000 fb8c 	bl	8004f1c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004804:	4603      	mov	r3, r0
 8004806:	2b00      	cmp	r3, #0
 8004808:	d001      	beq.n	800480e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e058      	b.n	80048c0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	691a      	ldr	r2, [r3, #16]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004818:	b2d2      	uxtb	r2, r2
 800481a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004820:	1c5a      	adds	r2, r3, #1
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800482a:	3b01      	subs	r3, #1
 800482c:	b29a      	uxth	r2, r3
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004836:	b29b      	uxth	r3, r3
 8004838:	3b01      	subs	r3, #1
 800483a:	b29a      	uxth	r2, r3
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	f003 0304 	and.w	r3, r3, #4
 800484a:	2b04      	cmp	r3, #4
 800484c:	d124      	bne.n	8004898 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004852:	2b03      	cmp	r3, #3
 8004854:	d107      	bne.n	8004866 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004864:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	691a      	ldr	r2, [r3, #16]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004870:	b2d2      	uxtb	r2, r2
 8004872:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004878:	1c5a      	adds	r2, r3, #1
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004882:	3b01      	subs	r3, #1
 8004884:	b29a      	uxth	r2, r3
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800488e:	b29b      	uxth	r3, r3
 8004890:	3b01      	subs	r3, #1
 8004892:	b29a      	uxth	r2, r3
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800489c:	2b00      	cmp	r3, #0
 800489e:	f47f aeb6 	bne.w	800460e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2220      	movs	r2, #32
 80048a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2200      	movs	r2, #0
 80048ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2200      	movs	r2, #0
 80048b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80048ba:	2300      	movs	r3, #0
 80048bc:	e000      	b.n	80048c0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80048be:	2302      	movs	r3, #2
  }
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	3728      	adds	r7, #40	@ 0x28
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	00010004 	.word	0x00010004

080048cc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b088      	sub	sp, #32
 80048d0:	af02      	add	r7, sp, #8
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	4608      	mov	r0, r1
 80048d6:	4611      	mov	r1, r2
 80048d8:	461a      	mov	r2, r3
 80048da:	4603      	mov	r3, r0
 80048dc:	817b      	strh	r3, [r7, #10]
 80048de:	460b      	mov	r3, r1
 80048e0:	813b      	strh	r3, [r7, #8]
 80048e2:	4613      	mov	r3, r2
 80048e4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048f4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80048f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f8:	9300      	str	r3, [sp, #0]
 80048fa:	6a3b      	ldr	r3, [r7, #32]
 80048fc:	2200      	movs	r2, #0
 80048fe:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004902:	68f8      	ldr	r0, [r7, #12]
 8004904:	f000 f960 	bl	8004bc8 <I2C_WaitOnFlagUntilTimeout>
 8004908:	4603      	mov	r3, r0
 800490a:	2b00      	cmp	r3, #0
 800490c:	d00d      	beq.n	800492a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004918:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800491c:	d103      	bne.n	8004926 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004924:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e05f      	b.n	80049ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800492a:	897b      	ldrh	r3, [r7, #10]
 800492c:	b2db      	uxtb	r3, r3
 800492e:	461a      	mov	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004938:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800493a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800493c:	6a3a      	ldr	r2, [r7, #32]
 800493e:	492d      	ldr	r1, [pc, #180]	@ (80049f4 <I2C_RequestMemoryWrite+0x128>)
 8004940:	68f8      	ldr	r0, [r7, #12]
 8004942:	f000 f9bb 	bl	8004cbc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004946:	4603      	mov	r3, r0
 8004948:	2b00      	cmp	r3, #0
 800494a:	d001      	beq.n	8004950 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e04c      	b.n	80049ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004950:	2300      	movs	r3, #0
 8004952:	617b      	str	r3, [r7, #20]
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	695b      	ldr	r3, [r3, #20]
 800495a:	617b      	str	r3, [r7, #20]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	699b      	ldr	r3, [r3, #24]
 8004962:	617b      	str	r3, [r7, #20]
 8004964:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004966:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004968:	6a39      	ldr	r1, [r7, #32]
 800496a:	68f8      	ldr	r0, [r7, #12]
 800496c:	f000 fa46 	bl	8004dfc <I2C_WaitOnTXEFlagUntilTimeout>
 8004970:	4603      	mov	r3, r0
 8004972:	2b00      	cmp	r3, #0
 8004974:	d00d      	beq.n	8004992 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800497a:	2b04      	cmp	r3, #4
 800497c:	d107      	bne.n	800498e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800498c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e02b      	b.n	80049ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004992:	88fb      	ldrh	r3, [r7, #6]
 8004994:	2b01      	cmp	r3, #1
 8004996:	d105      	bne.n	80049a4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004998:	893b      	ldrh	r3, [r7, #8]
 800499a:	b2da      	uxtb	r2, r3
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	611a      	str	r2, [r3, #16]
 80049a2:	e021      	b.n	80049e8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80049a4:	893b      	ldrh	r3, [r7, #8]
 80049a6:	0a1b      	lsrs	r3, r3, #8
 80049a8:	b29b      	uxth	r3, r3
 80049aa:	b2da      	uxtb	r2, r3
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049b4:	6a39      	ldr	r1, [r7, #32]
 80049b6:	68f8      	ldr	r0, [r7, #12]
 80049b8:	f000 fa20 	bl	8004dfc <I2C_WaitOnTXEFlagUntilTimeout>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00d      	beq.n	80049de <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c6:	2b04      	cmp	r3, #4
 80049c8:	d107      	bne.n	80049da <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049d8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e005      	b.n	80049ea <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80049de:	893b      	ldrh	r3, [r7, #8]
 80049e0:	b2da      	uxtb	r2, r3
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80049e8:	2300      	movs	r3, #0
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3718      	adds	r7, #24
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	00010002 	.word	0x00010002

080049f8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b088      	sub	sp, #32
 80049fc:	af02      	add	r7, sp, #8
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	4608      	mov	r0, r1
 8004a02:	4611      	mov	r1, r2
 8004a04:	461a      	mov	r2, r3
 8004a06:	4603      	mov	r3, r0
 8004a08:	817b      	strh	r3, [r7, #10]
 8004a0a:	460b      	mov	r3, r1
 8004a0c:	813b      	strh	r3, [r7, #8]
 8004a0e:	4613      	mov	r3, r2
 8004a10:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004a20:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a30:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a34:	9300      	str	r3, [sp, #0]
 8004a36:	6a3b      	ldr	r3, [r7, #32]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004a3e:	68f8      	ldr	r0, [r7, #12]
 8004a40:	f000 f8c2 	bl	8004bc8 <I2C_WaitOnFlagUntilTimeout>
 8004a44:	4603      	mov	r3, r0
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d00d      	beq.n	8004a66 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a58:	d103      	bne.n	8004a62 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a60:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004a62:	2303      	movs	r3, #3
 8004a64:	e0aa      	b.n	8004bbc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004a66:	897b      	ldrh	r3, [r7, #10]
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004a74:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a78:	6a3a      	ldr	r2, [r7, #32]
 8004a7a:	4952      	ldr	r1, [pc, #328]	@ (8004bc4 <I2C_RequestMemoryRead+0x1cc>)
 8004a7c:	68f8      	ldr	r0, [r7, #12]
 8004a7e:	f000 f91d 	bl	8004cbc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a82:	4603      	mov	r3, r0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d001      	beq.n	8004a8c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e097      	b.n	8004bbc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	617b      	str	r3, [r7, #20]
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	695b      	ldr	r3, [r3, #20]
 8004a96:	617b      	str	r3, [r7, #20]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	699b      	ldr	r3, [r3, #24]
 8004a9e:	617b      	str	r3, [r7, #20]
 8004aa0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004aa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aa4:	6a39      	ldr	r1, [r7, #32]
 8004aa6:	68f8      	ldr	r0, [r7, #12]
 8004aa8:	f000 f9a8 	bl	8004dfc <I2C_WaitOnTXEFlagUntilTimeout>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d00d      	beq.n	8004ace <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab6:	2b04      	cmp	r3, #4
 8004ab8:	d107      	bne.n	8004aca <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ac8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e076      	b.n	8004bbc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004ace:	88fb      	ldrh	r3, [r7, #6]
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d105      	bne.n	8004ae0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ad4:	893b      	ldrh	r3, [r7, #8]
 8004ad6:	b2da      	uxtb	r2, r3
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	611a      	str	r2, [r3, #16]
 8004ade:	e021      	b.n	8004b24 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004ae0:	893b      	ldrh	r3, [r7, #8]
 8004ae2:	0a1b      	lsrs	r3, r3, #8
 8004ae4:	b29b      	uxth	r3, r3
 8004ae6:	b2da      	uxtb	r2, r3
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004aee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004af0:	6a39      	ldr	r1, [r7, #32]
 8004af2:	68f8      	ldr	r0, [r7, #12]
 8004af4:	f000 f982 	bl	8004dfc <I2C_WaitOnTXEFlagUntilTimeout>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d00d      	beq.n	8004b1a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b02:	2b04      	cmp	r3, #4
 8004b04:	d107      	bne.n	8004b16 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b14:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e050      	b.n	8004bbc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b1a:	893b      	ldrh	r3, [r7, #8]
 8004b1c:	b2da      	uxtb	r2, r3
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b26:	6a39      	ldr	r1, [r7, #32]
 8004b28:	68f8      	ldr	r0, [r7, #12]
 8004b2a:	f000 f967 	bl	8004dfc <I2C_WaitOnTXEFlagUntilTimeout>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d00d      	beq.n	8004b50 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b38:	2b04      	cmp	r3, #4
 8004b3a:	d107      	bne.n	8004b4c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b4a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e035      	b.n	8004bbc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b5e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b62:	9300      	str	r3, [sp, #0]
 8004b64:	6a3b      	ldr	r3, [r7, #32]
 8004b66:	2200      	movs	r2, #0
 8004b68:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004b6c:	68f8      	ldr	r0, [r7, #12]
 8004b6e:	f000 f82b 	bl	8004bc8 <I2C_WaitOnFlagUntilTimeout>
 8004b72:	4603      	mov	r3, r0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d00d      	beq.n	8004b94 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b86:	d103      	bne.n	8004b90 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b8e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004b90:	2303      	movs	r3, #3
 8004b92:	e013      	b.n	8004bbc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004b94:	897b      	ldrh	r3, [r7, #10]
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	f043 0301 	orr.w	r3, r3, #1
 8004b9c:	b2da      	uxtb	r2, r3
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba6:	6a3a      	ldr	r2, [r7, #32]
 8004ba8:	4906      	ldr	r1, [pc, #24]	@ (8004bc4 <I2C_RequestMemoryRead+0x1cc>)
 8004baa:	68f8      	ldr	r0, [r7, #12]
 8004bac:	f000 f886 	bl	8004cbc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d001      	beq.n	8004bba <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e000      	b.n	8004bbc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004bba:	2300      	movs	r3, #0
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3718      	adds	r7, #24
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}
 8004bc4:	00010002 	.word	0x00010002

08004bc8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b084      	sub	sp, #16
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	60f8      	str	r0, [r7, #12]
 8004bd0:	60b9      	str	r1, [r7, #8]
 8004bd2:	603b      	str	r3, [r7, #0]
 8004bd4:	4613      	mov	r3, r2
 8004bd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004bd8:	e048      	b.n	8004c6c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004be0:	d044      	beq.n	8004c6c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004be2:	f7fe fe03 	bl	80037ec <HAL_GetTick>
 8004be6:	4602      	mov	r2, r0
 8004be8:	69bb      	ldr	r3, [r7, #24]
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	683a      	ldr	r2, [r7, #0]
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d302      	bcc.n	8004bf8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d139      	bne.n	8004c6c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	0c1b      	lsrs	r3, r3, #16
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	2b01      	cmp	r3, #1
 8004c00:	d10d      	bne.n	8004c1e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	695b      	ldr	r3, [r3, #20]
 8004c08:	43da      	mvns	r2, r3
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	bf0c      	ite	eq
 8004c14:	2301      	moveq	r3, #1
 8004c16:	2300      	movne	r3, #0
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	461a      	mov	r2, r3
 8004c1c:	e00c      	b.n	8004c38 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	699b      	ldr	r3, [r3, #24]
 8004c24:	43da      	mvns	r2, r3
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	4013      	ands	r3, r2
 8004c2a:	b29b      	uxth	r3, r3
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	bf0c      	ite	eq
 8004c30:	2301      	moveq	r3, #1
 8004c32:	2300      	movne	r3, #0
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	461a      	mov	r2, r3
 8004c38:	79fb      	ldrb	r3, [r7, #7]
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d116      	bne.n	8004c6c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2200      	movs	r2, #0
 8004c42:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2220      	movs	r2, #32
 8004c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c58:	f043 0220 	orr.w	r2, r3, #32
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2200      	movs	r2, #0
 8004c64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e023      	b.n	8004cb4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	0c1b      	lsrs	r3, r3, #16
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d10d      	bne.n	8004c92 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	695b      	ldr	r3, [r3, #20]
 8004c7c:	43da      	mvns	r2, r3
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	4013      	ands	r3, r2
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	bf0c      	ite	eq
 8004c88:	2301      	moveq	r3, #1
 8004c8a:	2300      	movne	r3, #0
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	461a      	mov	r2, r3
 8004c90:	e00c      	b.n	8004cac <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	699b      	ldr	r3, [r3, #24]
 8004c98:	43da      	mvns	r2, r3
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	4013      	ands	r3, r2
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	bf0c      	ite	eq
 8004ca4:	2301      	moveq	r3, #1
 8004ca6:	2300      	movne	r3, #0
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	461a      	mov	r2, r3
 8004cac:	79fb      	ldrb	r3, [r7, #7]
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d093      	beq.n	8004bda <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004cb2:	2300      	movs	r3, #0
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3710      	adds	r7, #16
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}

08004cbc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b084      	sub	sp, #16
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	607a      	str	r2, [r7, #4]
 8004cc8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004cca:	e071      	b.n	8004db0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	695b      	ldr	r3, [r3, #20]
 8004cd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cda:	d123      	bne.n	8004d24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cea:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004cf4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2220      	movs	r2, #32
 8004d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2200      	movs	r2, #0
 8004d08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d10:	f043 0204 	orr.w	r2, r3, #4
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e067      	b.n	8004df4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d2a:	d041      	beq.n	8004db0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d2c:	f7fe fd5e 	bl	80037ec <HAL_GetTick>
 8004d30:	4602      	mov	r2, r0
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	1ad3      	subs	r3, r2, r3
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d302      	bcc.n	8004d42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d136      	bne.n	8004db0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	0c1b      	lsrs	r3, r3, #16
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d10c      	bne.n	8004d66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	695b      	ldr	r3, [r3, #20]
 8004d52:	43da      	mvns	r2, r3
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	4013      	ands	r3, r2
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	bf14      	ite	ne
 8004d5e:	2301      	movne	r3, #1
 8004d60:	2300      	moveq	r3, #0
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	e00b      	b.n	8004d7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	699b      	ldr	r3, [r3, #24]
 8004d6c:	43da      	mvns	r2, r3
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	4013      	ands	r3, r2
 8004d72:	b29b      	uxth	r3, r3
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	bf14      	ite	ne
 8004d78:	2301      	movne	r3, #1
 8004d7a:	2300      	moveq	r3, #0
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d016      	beq.n	8004db0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2200      	movs	r2, #0
 8004d86:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2220      	movs	r2, #32
 8004d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2200      	movs	r2, #0
 8004d94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d9c:	f043 0220 	orr.w	r2, r3, #32
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	e021      	b.n	8004df4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	0c1b      	lsrs	r3, r3, #16
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d10c      	bne.n	8004dd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	695b      	ldr	r3, [r3, #20]
 8004dc0:	43da      	mvns	r2, r3
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	bf14      	ite	ne
 8004dcc:	2301      	movne	r3, #1
 8004dce:	2300      	moveq	r3, #0
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	e00b      	b.n	8004dec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	699b      	ldr	r3, [r3, #24]
 8004dda:	43da      	mvns	r2, r3
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	4013      	ands	r3, r2
 8004de0:	b29b      	uxth	r3, r3
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	bf14      	ite	ne
 8004de6:	2301      	movne	r3, #1
 8004de8:	2300      	moveq	r3, #0
 8004dea:	b2db      	uxtb	r3, r3
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	f47f af6d 	bne.w	8004ccc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004df2:	2300      	movs	r3, #0
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	3710      	adds	r7, #16
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}

08004dfc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b084      	sub	sp, #16
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e08:	e034      	b.n	8004e74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004e0a:	68f8      	ldr	r0, [r7, #12]
 8004e0c:	f000 f8e3 	bl	8004fd6 <I2C_IsAcknowledgeFailed>
 8004e10:	4603      	mov	r3, r0
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d001      	beq.n	8004e1a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e034      	b.n	8004e84 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e20:	d028      	beq.n	8004e74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e22:	f7fe fce3 	bl	80037ec <HAL_GetTick>
 8004e26:	4602      	mov	r2, r0
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	1ad3      	subs	r3, r2, r3
 8004e2c:	68ba      	ldr	r2, [r7, #8]
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d302      	bcc.n	8004e38 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d11d      	bne.n	8004e74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	695b      	ldr	r3, [r3, #20]
 8004e3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e42:	2b80      	cmp	r3, #128	@ 0x80
 8004e44:	d016      	beq.n	8004e74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2220      	movs	r2, #32
 8004e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2200      	movs	r2, #0
 8004e58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e60:	f043 0220 	orr.w	r2, r3, #32
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	e007      	b.n	8004e84 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	695b      	ldr	r3, [r3, #20]
 8004e7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e7e:	2b80      	cmp	r3, #128	@ 0x80
 8004e80:	d1c3      	bne.n	8004e0a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004e82:	2300      	movs	r3, #0
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3710      	adds	r7, #16
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}

08004e8c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	60f8      	str	r0, [r7, #12]
 8004e94:	60b9      	str	r1, [r7, #8]
 8004e96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004e98:	e034      	b.n	8004f04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004e9a:	68f8      	ldr	r0, [r7, #12]
 8004e9c:	f000 f89b 	bl	8004fd6 <I2C_IsAcknowledgeFailed>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d001      	beq.n	8004eaa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e034      	b.n	8004f14 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004eb0:	d028      	beq.n	8004f04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004eb2:	f7fe fc9b 	bl	80037ec <HAL_GetTick>
 8004eb6:	4602      	mov	r2, r0
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	1ad3      	subs	r3, r2, r3
 8004ebc:	68ba      	ldr	r2, [r7, #8]
 8004ebe:	429a      	cmp	r2, r3
 8004ec0:	d302      	bcc.n	8004ec8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d11d      	bne.n	8004f04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	695b      	ldr	r3, [r3, #20]
 8004ece:	f003 0304 	and.w	r3, r3, #4
 8004ed2:	2b04      	cmp	r3, #4
 8004ed4:	d016      	beq.n	8004f04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2220      	movs	r2, #32
 8004ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ef0:	f043 0220 	orr.w	r2, r3, #32
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2200      	movs	r2, #0
 8004efc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e007      	b.n	8004f14 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	695b      	ldr	r3, [r3, #20]
 8004f0a:	f003 0304 	and.w	r3, r3, #4
 8004f0e:	2b04      	cmp	r3, #4
 8004f10:	d1c3      	bne.n	8004e9a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004f12:	2300      	movs	r3, #0
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	3710      	adds	r7, #16
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}

08004f1c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b084      	sub	sp, #16
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	60f8      	str	r0, [r7, #12]
 8004f24:	60b9      	str	r1, [r7, #8]
 8004f26:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004f28:	e049      	b.n	8004fbe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	695b      	ldr	r3, [r3, #20]
 8004f30:	f003 0310 	and.w	r3, r3, #16
 8004f34:	2b10      	cmp	r3, #16
 8004f36:	d119      	bne.n	8004f6c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f06f 0210 	mvn.w	r2, #16
 8004f40:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2200      	movs	r2, #0
 8004f46:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2220      	movs	r2, #32
 8004f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2200      	movs	r2, #0
 8004f54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e030      	b.n	8004fce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f6c:	f7fe fc3e 	bl	80037ec <HAL_GetTick>
 8004f70:	4602      	mov	r2, r0
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	1ad3      	subs	r3, r2, r3
 8004f76:	68ba      	ldr	r2, [r7, #8]
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d302      	bcc.n	8004f82 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d11d      	bne.n	8004fbe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	695b      	ldr	r3, [r3, #20]
 8004f88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f8c:	2b40      	cmp	r3, #64	@ 0x40
 8004f8e:	d016      	beq.n	8004fbe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2200      	movs	r2, #0
 8004f94:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2220      	movs	r2, #32
 8004f9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004faa:	f043 0220 	orr.w	r2, r3, #32
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e007      	b.n	8004fce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	695b      	ldr	r3, [r3, #20]
 8004fc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fc8:	2b40      	cmp	r3, #64	@ 0x40
 8004fca:	d1ae      	bne.n	8004f2a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3710      	adds	r7, #16
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}

08004fd6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004fd6:	b480      	push	{r7}
 8004fd8:	b083      	sub	sp, #12
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	695b      	ldr	r3, [r3, #20]
 8004fe4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fe8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fec:	d11b      	bne.n	8005026 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004ff6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2220      	movs	r2, #32
 8005002:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005012:	f043 0204 	orr.w	r2, r3, #4
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2200      	movs	r2, #0
 800501e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e000      	b.n	8005028 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005026:	2300      	movs	r3, #0
}
 8005028:	4618      	mov	r0, r3
 800502a:	370c      	adds	r7, #12
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr

08005034 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005034:	b480      	push	{r7}
 8005036:	b083      	sub	sp, #12
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005044:	b2db      	uxtb	r3, r3
 8005046:	2b20      	cmp	r3, #32
 8005048:	d129      	bne.n	800509e <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2224      	movs	r2, #36	@ 0x24
 800504e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f022 0201 	bic.w	r2, r2, #1
 8005060:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f022 0210 	bic.w	r2, r2, #16
 8005070:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	683a      	ldr	r2, [r7, #0]
 800507e:	430a      	orrs	r2, r1
 8005080:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	681a      	ldr	r2, [r3, #0]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f042 0201 	orr.w	r2, r2, #1
 8005090:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2220      	movs	r2, #32
 8005096:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800509a:	2300      	movs	r3, #0
 800509c:	e000      	b.n	80050a0 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800509e:	2302      	movs	r3, #2
  }
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	370c      	adds	r7, #12
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr

080050ac <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b085      	sub	sp, #20
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80050b6:	2300      	movs	r3, #0
 80050b8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	2b20      	cmp	r3, #32
 80050c4:	d12a      	bne.n	800511c <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2224      	movs	r2, #36	@ 0x24
 80050ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f022 0201 	bic.w	r2, r2, #1
 80050dc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e4:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80050e6:	89fb      	ldrh	r3, [r7, #14]
 80050e8:	f023 030f 	bic.w	r3, r3, #15
 80050ec:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	b29a      	uxth	r2, r3
 80050f2:	89fb      	ldrh	r3, [r7, #14]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	89fa      	ldrh	r2, [r7, #14]
 80050fe:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f042 0201 	orr.w	r2, r2, #1
 800510e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2220      	movs	r2, #32
 8005114:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005118:	2300      	movs	r3, #0
 800511a:	e000      	b.n	800511e <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800511c:	2302      	movs	r3, #2
  }
}
 800511e:	4618      	mov	r0, r3
 8005120:	3714      	adds	r7, #20
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr
	...

0800512c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b084      	sub	sp, #16
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d101      	bne.n	800513e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e0bf      	b.n	80052be <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8005144:	b2db      	uxtb	r3, r3
 8005146:	2b00      	cmp	r3, #0
 8005148:	d106      	bne.n	8005158 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f7fd fc84 	bl	8002a60 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2202      	movs	r2, #2
 800515c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	699a      	ldr	r2, [r3, #24]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800516e:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	6999      	ldr	r1, [r3, #24]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	685a      	ldr	r2, [r3, #4]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005184:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	691b      	ldr	r3, [r3, #16]
 800518a:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	430a      	orrs	r2, r1
 8005192:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	6899      	ldr	r1, [r3, #8]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	4b4a      	ldr	r3, [pc, #296]	@ (80052c8 <HAL_LTDC_Init+0x19c>)
 80051a0:	400b      	ands	r3, r1
 80051a2:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	695b      	ldr	r3, [r3, #20]
 80051a8:	041b      	lsls	r3, r3, #16
 80051aa:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	6899      	ldr	r1, [r3, #8]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	699a      	ldr	r2, [r3, #24]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	431a      	orrs	r2, r3
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	430a      	orrs	r2, r1
 80051c0:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	68d9      	ldr	r1, [r3, #12]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	4b3e      	ldr	r3, [pc, #248]	@ (80052c8 <HAL_LTDC_Init+0x19c>)
 80051ce:	400b      	ands	r3, r1
 80051d0:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	69db      	ldr	r3, [r3, #28]
 80051d6:	041b      	lsls	r3, r3, #16
 80051d8:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	68d9      	ldr	r1, [r3, #12]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6a1a      	ldr	r2, [r3, #32]
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	431a      	orrs	r2, r3
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	430a      	orrs	r2, r1
 80051ee:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	6919      	ldr	r1, [r3, #16]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	4b33      	ldr	r3, [pc, #204]	@ (80052c8 <HAL_LTDC_Init+0x19c>)
 80051fc:	400b      	ands	r3, r1
 80051fe:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005204:	041b      	lsls	r3, r3, #16
 8005206:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	6919      	ldr	r1, [r3, #16]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	431a      	orrs	r2, r3
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	430a      	orrs	r2, r1
 800521c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	6959      	ldr	r1, [r3, #20]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	4b27      	ldr	r3, [pc, #156]	@ (80052c8 <HAL_LTDC_Init+0x19c>)
 800522a:	400b      	ands	r3, r1
 800522c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005232:	041b      	lsls	r3, r3, #16
 8005234:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	6959      	ldr	r1, [r3, #20]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	431a      	orrs	r2, r3
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	430a      	orrs	r2, r1
 800524a:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005252:	021b      	lsls	r3, r3, #8
 8005254:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800525c:	041b      	lsls	r3, r3, #16
 800525e:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800526e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005276:	68ba      	ldr	r2, [r7, #8]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	4313      	orrs	r3, r2
 800527c:	687a      	ldr	r2, [r7, #4]
 800527e:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8005282:	431a      	orrs	r2, r3
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	430a      	orrs	r2, r1
 800528a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f042 0206 	orr.w	r2, r2, #6
 800529a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	699a      	ldr	r2, [r3, #24]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f042 0201 	orr.w	r2, r2, #1
 80052aa:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2200      	movs	r2, #0
 80052b0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 80052bc:	2300      	movs	r3, #0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3710      	adds	r7, #16
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	f000f800 	.word	0xf000f800

080052cc <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80052cc:	b5b0      	push	{r4, r5, r7, lr}
 80052ce:	b084      	sub	sp, #16
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	60f8      	str	r0, [r7, #12]
 80052d4:	60b9      	str	r1, [r7, #8]
 80052d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 80052de:	2b01      	cmp	r3, #1
 80052e0:	d101      	bne.n	80052e6 <HAL_LTDC_ConfigLayer+0x1a>
 80052e2:	2302      	movs	r3, #2
 80052e4:	e02c      	b.n	8005340 <HAL_LTDC_ConfigLayer+0x74>
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2201      	movs	r2, #1
 80052ea:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	2202      	movs	r2, #2
 80052f2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80052f6:	68fa      	ldr	r2, [r7, #12]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2134      	movs	r1, #52	@ 0x34
 80052fc:	fb01 f303 	mul.w	r3, r1, r3
 8005300:	4413      	add	r3, r2
 8005302:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	4614      	mov	r4, r2
 800530a:	461d      	mov	r5, r3
 800530c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800530e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005310:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005312:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005314:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005316:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005318:	682b      	ldr	r3, [r5, #0]
 800531a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800531c:	687a      	ldr	r2, [r7, #4]
 800531e:	68b9      	ldr	r1, [r7, #8]
 8005320:	68f8      	ldr	r0, [r7, #12]
 8005322:	f000 f811 	bl	8005348 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	2201      	movs	r2, #1
 800532c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2201      	movs	r2, #1
 8005332:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2200      	movs	r2, #0
 800533a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800533e:	2300      	movs	r3, #0
}
 8005340:	4618      	mov	r0, r3
 8005342:	3710      	adds	r7, #16
 8005344:	46bd      	mov	sp, r7
 8005346:	bdb0      	pop	{r4, r5, r7, pc}

08005348 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005348:	b480      	push	{r7}
 800534a:	b089      	sub	sp, #36	@ 0x24
 800534c:	af00      	add	r7, sp, #0
 800534e:	60f8      	str	r0, [r7, #12]
 8005350:	60b9      	str	r1, [r7, #8]
 8005352:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	685a      	ldr	r2, [r3, #4]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	68db      	ldr	r3, [r3, #12]
 800535e:	0c1b      	lsrs	r3, r3, #16
 8005360:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005364:	4413      	add	r3, r2
 8005366:	041b      	lsls	r3, r3, #16
 8005368:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	461a      	mov	r2, r3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	01db      	lsls	r3, r3, #7
 8005374:	4413      	add	r3, r2
 8005376:	3384      	adds	r3, #132	@ 0x84
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	68fa      	ldr	r2, [r7, #12]
 800537c:	6812      	ldr	r2, [r2, #0]
 800537e:	4611      	mov	r1, r2
 8005380:	687a      	ldr	r2, [r7, #4]
 8005382:	01d2      	lsls	r2, r2, #7
 8005384:	440a      	add	r2, r1
 8005386:	3284      	adds	r2, #132	@ 0x84
 8005388:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800538c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	0c1b      	lsrs	r3, r3, #16
 800539a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800539e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80053a0:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4619      	mov	r1, r3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	01db      	lsls	r3, r3, #7
 80053ac:	440b      	add	r3, r1
 80053ae:	3384      	adds	r3, #132	@ 0x84
 80053b0:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80053b2:	69fb      	ldr	r3, [r7, #28]
 80053b4:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80053b6:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	68da      	ldr	r2, [r3, #12]
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	68db      	ldr	r3, [r3, #12]
 80053c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80053c6:	4413      	add	r3, r2
 80053c8:	041b      	lsls	r3, r3, #16
 80053ca:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	461a      	mov	r2, r3
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	01db      	lsls	r3, r3, #7
 80053d6:	4413      	add	r3, r2
 80053d8:	3384      	adds	r3, #132	@ 0x84
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	68fa      	ldr	r2, [r7, #12]
 80053de:	6812      	ldr	r2, [r2, #0]
 80053e0:	4611      	mov	r1, r2
 80053e2:	687a      	ldr	r2, [r7, #4]
 80053e4:	01d2      	lsls	r2, r2, #7
 80053e6:	440a      	add	r2, r1
 80053e8:	3284      	adds	r2, #132	@ 0x84
 80053ea:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80053ee:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	689a      	ldr	r2, [r3, #8]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	68db      	ldr	r3, [r3, #12]
 80053fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80053fe:	4413      	add	r3, r2
 8005400:	1c5a      	adds	r2, r3, #1
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4619      	mov	r1, r3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	01db      	lsls	r3, r3, #7
 800540c:	440b      	add	r3, r1
 800540e:	3384      	adds	r3, #132	@ 0x84
 8005410:	4619      	mov	r1, r3
 8005412:	69fb      	ldr	r3, [r7, #28]
 8005414:	4313      	orrs	r3, r2
 8005416:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	461a      	mov	r2, r3
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	01db      	lsls	r3, r3, #7
 8005422:	4413      	add	r3, r2
 8005424:	3384      	adds	r3, #132	@ 0x84
 8005426:	691b      	ldr	r3, [r3, #16]
 8005428:	68fa      	ldr	r2, [r7, #12]
 800542a:	6812      	ldr	r2, [r2, #0]
 800542c:	4611      	mov	r1, r2
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	01d2      	lsls	r2, r2, #7
 8005432:	440a      	add	r2, r1
 8005434:	3284      	adds	r2, #132	@ 0x84
 8005436:	f023 0307 	bic.w	r3, r3, #7
 800543a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	461a      	mov	r2, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	01db      	lsls	r3, r3, #7
 8005446:	4413      	add	r3, r2
 8005448:	3384      	adds	r3, #132	@ 0x84
 800544a:	461a      	mov	r2, r3
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	691b      	ldr	r3, [r3, #16]
 8005450:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8005458:	021b      	lsls	r3, r3, #8
 800545a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8005462:	041b      	lsls	r3, r3, #16
 8005464:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	699b      	ldr	r3, [r3, #24]
 800546a:	061b      	lsls	r3, r3, #24
 800546c:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	461a      	mov	r2, r3
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	01db      	lsls	r3, r3, #7
 8005478:	4413      	add	r3, r2
 800547a:	3384      	adds	r3, #132	@ 0x84
 800547c:	699b      	ldr	r3, [r3, #24]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	461a      	mov	r2, r3
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	01db      	lsls	r3, r3, #7
 8005488:	4413      	add	r3, r2
 800548a:	3384      	adds	r3, #132	@ 0x84
 800548c:	461a      	mov	r2, r3
 800548e:	2300      	movs	r3, #0
 8005490:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005498:	461a      	mov	r2, r3
 800549a:	69fb      	ldr	r3, [r7, #28]
 800549c:	431a      	orrs	r2, r3
 800549e:	69bb      	ldr	r3, [r7, #24]
 80054a0:	431a      	orrs	r2, r3
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4619      	mov	r1, r3
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	01db      	lsls	r3, r3, #7
 80054ac:	440b      	add	r3, r1
 80054ae:	3384      	adds	r3, #132	@ 0x84
 80054b0:	4619      	mov	r1, r3
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	461a      	mov	r2, r3
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	01db      	lsls	r3, r3, #7
 80054c2:	4413      	add	r3, r2
 80054c4:	3384      	adds	r3, #132	@ 0x84
 80054c6:	695b      	ldr	r3, [r3, #20]
 80054c8:	68fa      	ldr	r2, [r7, #12]
 80054ca:	6812      	ldr	r2, [r2, #0]
 80054cc:	4611      	mov	r1, r2
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	01d2      	lsls	r2, r2, #7
 80054d2:	440a      	add	r2, r1
 80054d4:	3284      	adds	r2, #132	@ 0x84
 80054d6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80054da:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	461a      	mov	r2, r3
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	01db      	lsls	r3, r3, #7
 80054e6:	4413      	add	r3, r2
 80054e8:	3384      	adds	r3, #132	@ 0x84
 80054ea:	461a      	mov	r2, r3
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	695b      	ldr	r3, [r3, #20]
 80054f0:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	461a      	mov	r2, r3
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	01db      	lsls	r3, r3, #7
 80054fc:	4413      	add	r3, r2
 80054fe:	3384      	adds	r3, #132	@ 0x84
 8005500:	69db      	ldr	r3, [r3, #28]
 8005502:	68fa      	ldr	r2, [r7, #12]
 8005504:	6812      	ldr	r2, [r2, #0]
 8005506:	4611      	mov	r1, r2
 8005508:	687a      	ldr	r2, [r7, #4]
 800550a:	01d2      	lsls	r2, r2, #7
 800550c:	440a      	add	r2, r1
 800550e:	3284      	adds	r2, #132	@ 0x84
 8005510:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005514:	f023 0307 	bic.w	r3, r3, #7
 8005518:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	69da      	ldr	r2, [r3, #28]
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	6a1b      	ldr	r3, [r3, #32]
 8005522:	68f9      	ldr	r1, [r7, #12]
 8005524:	6809      	ldr	r1, [r1, #0]
 8005526:	4608      	mov	r0, r1
 8005528:	6879      	ldr	r1, [r7, #4]
 800552a:	01c9      	lsls	r1, r1, #7
 800552c:	4401      	add	r1, r0
 800552e:	3184      	adds	r1, #132	@ 0x84
 8005530:	4313      	orrs	r3, r2
 8005532:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	461a      	mov	r2, r3
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	01db      	lsls	r3, r3, #7
 800553e:	4413      	add	r3, r2
 8005540:	3384      	adds	r3, #132	@ 0x84
 8005542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	461a      	mov	r2, r3
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	01db      	lsls	r3, r3, #7
 800554e:	4413      	add	r3, r2
 8005550:	3384      	adds	r3, #132	@ 0x84
 8005552:	461a      	mov	r2, r3
 8005554:	2300      	movs	r3, #0
 8005556:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	461a      	mov	r2, r3
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	01db      	lsls	r3, r3, #7
 8005562:	4413      	add	r3, r2
 8005564:	3384      	adds	r3, #132	@ 0x84
 8005566:	461a      	mov	r2, r3
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800556c:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	691b      	ldr	r3, [r3, #16]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d102      	bne.n	800557c <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8005576:	2304      	movs	r3, #4
 8005578:	61fb      	str	r3, [r7, #28]
 800557a:	e01b      	b.n	80055b4 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	691b      	ldr	r3, [r3, #16]
 8005580:	2b01      	cmp	r3, #1
 8005582:	d102      	bne.n	800558a <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8005584:	2303      	movs	r3, #3
 8005586:	61fb      	str	r3, [r7, #28]
 8005588:	e014      	b.n	80055b4 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	691b      	ldr	r3, [r3, #16]
 800558e:	2b04      	cmp	r3, #4
 8005590:	d00b      	beq.n	80055aa <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005596:	2b02      	cmp	r3, #2
 8005598:	d007      	beq.n	80055aa <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800559e:	2b03      	cmp	r3, #3
 80055a0:	d003      	beq.n	80055aa <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80055a6:	2b07      	cmp	r3, #7
 80055a8:	d102      	bne.n	80055b0 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 80055aa:	2302      	movs	r3, #2
 80055ac:	61fb      	str	r3, [r7, #28]
 80055ae:	e001      	b.n	80055b4 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 80055b0:	2301      	movs	r3, #1
 80055b2:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	461a      	mov	r2, r3
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	01db      	lsls	r3, r3, #7
 80055be:	4413      	add	r3, r2
 80055c0:	3384      	adds	r3, #132	@ 0x84
 80055c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055c4:	68fa      	ldr	r2, [r7, #12]
 80055c6:	6812      	ldr	r2, [r2, #0]
 80055c8:	4611      	mov	r1, r2
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	01d2      	lsls	r2, r2, #7
 80055ce:	440a      	add	r2, r1
 80055d0:	3284      	adds	r2, #132	@ 0x84
 80055d2:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80055d6:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055dc:	69fa      	ldr	r2, [r7, #28]
 80055de:	fb02 f303 	mul.w	r3, r2, r3
 80055e2:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	6859      	ldr	r1, [r3, #4]
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	1acb      	subs	r3, r1, r3
 80055ee:	69f9      	ldr	r1, [r7, #28]
 80055f0:	fb01 f303 	mul.w	r3, r1, r3
 80055f4:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80055f6:	68f9      	ldr	r1, [r7, #12]
 80055f8:	6809      	ldr	r1, [r1, #0]
 80055fa:	4608      	mov	r0, r1
 80055fc:	6879      	ldr	r1, [r7, #4]
 80055fe:	01c9      	lsls	r1, r1, #7
 8005600:	4401      	add	r1, r0
 8005602:	3184      	adds	r1, #132	@ 0x84
 8005604:	4313      	orrs	r3, r2
 8005606:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	461a      	mov	r2, r3
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	01db      	lsls	r3, r3, #7
 8005612:	4413      	add	r3, r2
 8005614:	3384      	adds	r3, #132	@ 0x84
 8005616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005618:	68fa      	ldr	r2, [r7, #12]
 800561a:	6812      	ldr	r2, [r2, #0]
 800561c:	4611      	mov	r1, r2
 800561e:	687a      	ldr	r2, [r7, #4]
 8005620:	01d2      	lsls	r2, r2, #7
 8005622:	440a      	add	r2, r1
 8005624:	3284      	adds	r2, #132	@ 0x84
 8005626:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800562a:	f023 0307 	bic.w	r3, r3, #7
 800562e:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	461a      	mov	r2, r3
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	01db      	lsls	r3, r3, #7
 800563a:	4413      	add	r3, r2
 800563c:	3384      	adds	r3, #132	@ 0x84
 800563e:	461a      	mov	r2, r3
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005644:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	461a      	mov	r2, r3
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	01db      	lsls	r3, r3, #7
 8005650:	4413      	add	r3, r2
 8005652:	3384      	adds	r3, #132	@ 0x84
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	6812      	ldr	r2, [r2, #0]
 800565a:	4611      	mov	r1, r2
 800565c:	687a      	ldr	r2, [r7, #4]
 800565e:	01d2      	lsls	r2, r2, #7
 8005660:	440a      	add	r2, r1
 8005662:	3284      	adds	r2, #132	@ 0x84
 8005664:	f043 0301 	orr.w	r3, r3, #1
 8005668:	6013      	str	r3, [r2, #0]
}
 800566a:	bf00      	nop
 800566c:	3724      	adds	r7, #36	@ 0x24
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr
	...

08005678 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b086      	sub	sp, #24
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d101      	bne.n	800568a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e267      	b.n	8005b5a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f003 0301 	and.w	r3, r3, #1
 8005692:	2b00      	cmp	r3, #0
 8005694:	d075      	beq.n	8005782 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005696:	4b88      	ldr	r3, [pc, #544]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	f003 030c 	and.w	r3, r3, #12
 800569e:	2b04      	cmp	r3, #4
 80056a0:	d00c      	beq.n	80056bc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056a2:	4b85      	ldr	r3, [pc, #532]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80056aa:	2b08      	cmp	r3, #8
 80056ac:	d112      	bne.n	80056d4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056ae:	4b82      	ldr	r3, [pc, #520]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80056ba:	d10b      	bne.n	80056d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056bc:	4b7e      	ldr	r3, [pc, #504]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d05b      	beq.n	8005780 <HAL_RCC_OscConfig+0x108>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d157      	bne.n	8005780 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e242      	b.n	8005b5a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056dc:	d106      	bne.n	80056ec <HAL_RCC_OscConfig+0x74>
 80056de:	4b76      	ldr	r3, [pc, #472]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a75      	ldr	r2, [pc, #468]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 80056e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056e8:	6013      	str	r3, [r2, #0]
 80056ea:	e01d      	b.n	8005728 <HAL_RCC_OscConfig+0xb0>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056f4:	d10c      	bne.n	8005710 <HAL_RCC_OscConfig+0x98>
 80056f6:	4b70      	ldr	r3, [pc, #448]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a6f      	ldr	r2, [pc, #444]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 80056fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005700:	6013      	str	r3, [r2, #0]
 8005702:	4b6d      	ldr	r3, [pc, #436]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a6c      	ldr	r2, [pc, #432]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 8005708:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800570c:	6013      	str	r3, [r2, #0]
 800570e:	e00b      	b.n	8005728 <HAL_RCC_OscConfig+0xb0>
 8005710:	4b69      	ldr	r3, [pc, #420]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a68      	ldr	r2, [pc, #416]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 8005716:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800571a:	6013      	str	r3, [r2, #0]
 800571c:	4b66      	ldr	r3, [pc, #408]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a65      	ldr	r2, [pc, #404]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 8005722:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005726:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d013      	beq.n	8005758 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005730:	f7fe f85c 	bl	80037ec <HAL_GetTick>
 8005734:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005736:	e008      	b.n	800574a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005738:	f7fe f858 	bl	80037ec <HAL_GetTick>
 800573c:	4602      	mov	r2, r0
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	1ad3      	subs	r3, r2, r3
 8005742:	2b64      	cmp	r3, #100	@ 0x64
 8005744:	d901      	bls.n	800574a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005746:	2303      	movs	r3, #3
 8005748:	e207      	b.n	8005b5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800574a:	4b5b      	ldr	r3, [pc, #364]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d0f0      	beq.n	8005738 <HAL_RCC_OscConfig+0xc0>
 8005756:	e014      	b.n	8005782 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005758:	f7fe f848 	bl	80037ec <HAL_GetTick>
 800575c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800575e:	e008      	b.n	8005772 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005760:	f7fe f844 	bl	80037ec <HAL_GetTick>
 8005764:	4602      	mov	r2, r0
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	1ad3      	subs	r3, r2, r3
 800576a:	2b64      	cmp	r3, #100	@ 0x64
 800576c:	d901      	bls.n	8005772 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800576e:	2303      	movs	r3, #3
 8005770:	e1f3      	b.n	8005b5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005772:	4b51      	ldr	r3, [pc, #324]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800577a:	2b00      	cmp	r3, #0
 800577c:	d1f0      	bne.n	8005760 <HAL_RCC_OscConfig+0xe8>
 800577e:	e000      	b.n	8005782 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005780:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 0302 	and.w	r3, r3, #2
 800578a:	2b00      	cmp	r3, #0
 800578c:	d063      	beq.n	8005856 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800578e:	4b4a      	ldr	r3, [pc, #296]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	f003 030c 	and.w	r3, r3, #12
 8005796:	2b00      	cmp	r3, #0
 8005798:	d00b      	beq.n	80057b2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800579a:	4b47      	ldr	r3, [pc, #284]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80057a2:	2b08      	cmp	r3, #8
 80057a4:	d11c      	bne.n	80057e0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057a6:	4b44      	ldr	r3, [pc, #272]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d116      	bne.n	80057e0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057b2:	4b41      	ldr	r3, [pc, #260]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f003 0302 	and.w	r3, r3, #2
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d005      	beq.n	80057ca <HAL_RCC_OscConfig+0x152>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	68db      	ldr	r3, [r3, #12]
 80057c2:	2b01      	cmp	r3, #1
 80057c4:	d001      	beq.n	80057ca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e1c7      	b.n	8005b5a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057ca:	4b3b      	ldr	r3, [pc, #236]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	691b      	ldr	r3, [r3, #16]
 80057d6:	00db      	lsls	r3, r3, #3
 80057d8:	4937      	ldr	r1, [pc, #220]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 80057da:	4313      	orrs	r3, r2
 80057dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057de:	e03a      	b.n	8005856 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d020      	beq.n	800582a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80057e8:	4b34      	ldr	r3, [pc, #208]	@ (80058bc <HAL_RCC_OscConfig+0x244>)
 80057ea:	2201      	movs	r2, #1
 80057ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ee:	f7fd fffd 	bl	80037ec <HAL_GetTick>
 80057f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057f4:	e008      	b.n	8005808 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057f6:	f7fd fff9 	bl	80037ec <HAL_GetTick>
 80057fa:	4602      	mov	r2, r0
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	1ad3      	subs	r3, r2, r3
 8005800:	2b02      	cmp	r3, #2
 8005802:	d901      	bls.n	8005808 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005804:	2303      	movs	r3, #3
 8005806:	e1a8      	b.n	8005b5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005808:	4b2b      	ldr	r3, [pc, #172]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f003 0302 	and.w	r3, r3, #2
 8005810:	2b00      	cmp	r3, #0
 8005812:	d0f0      	beq.n	80057f6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005814:	4b28      	ldr	r3, [pc, #160]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	691b      	ldr	r3, [r3, #16]
 8005820:	00db      	lsls	r3, r3, #3
 8005822:	4925      	ldr	r1, [pc, #148]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 8005824:	4313      	orrs	r3, r2
 8005826:	600b      	str	r3, [r1, #0]
 8005828:	e015      	b.n	8005856 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800582a:	4b24      	ldr	r3, [pc, #144]	@ (80058bc <HAL_RCC_OscConfig+0x244>)
 800582c:	2200      	movs	r2, #0
 800582e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005830:	f7fd ffdc 	bl	80037ec <HAL_GetTick>
 8005834:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005836:	e008      	b.n	800584a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005838:	f7fd ffd8 	bl	80037ec <HAL_GetTick>
 800583c:	4602      	mov	r2, r0
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	2b02      	cmp	r3, #2
 8005844:	d901      	bls.n	800584a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005846:	2303      	movs	r3, #3
 8005848:	e187      	b.n	8005b5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800584a:	4b1b      	ldr	r3, [pc, #108]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f003 0302 	and.w	r3, r3, #2
 8005852:	2b00      	cmp	r3, #0
 8005854:	d1f0      	bne.n	8005838 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f003 0308 	and.w	r3, r3, #8
 800585e:	2b00      	cmp	r3, #0
 8005860:	d036      	beq.n	80058d0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	695b      	ldr	r3, [r3, #20]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d016      	beq.n	8005898 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800586a:	4b15      	ldr	r3, [pc, #84]	@ (80058c0 <HAL_RCC_OscConfig+0x248>)
 800586c:	2201      	movs	r2, #1
 800586e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005870:	f7fd ffbc 	bl	80037ec <HAL_GetTick>
 8005874:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005876:	e008      	b.n	800588a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005878:	f7fd ffb8 	bl	80037ec <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	2b02      	cmp	r3, #2
 8005884:	d901      	bls.n	800588a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	e167      	b.n	8005b5a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800588a:	4b0b      	ldr	r3, [pc, #44]	@ (80058b8 <HAL_RCC_OscConfig+0x240>)
 800588c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800588e:	f003 0302 	and.w	r3, r3, #2
 8005892:	2b00      	cmp	r3, #0
 8005894:	d0f0      	beq.n	8005878 <HAL_RCC_OscConfig+0x200>
 8005896:	e01b      	b.n	80058d0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005898:	4b09      	ldr	r3, [pc, #36]	@ (80058c0 <HAL_RCC_OscConfig+0x248>)
 800589a:	2200      	movs	r2, #0
 800589c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800589e:	f7fd ffa5 	bl	80037ec <HAL_GetTick>
 80058a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058a4:	e00e      	b.n	80058c4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058a6:	f7fd ffa1 	bl	80037ec <HAL_GetTick>
 80058aa:	4602      	mov	r2, r0
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	1ad3      	subs	r3, r2, r3
 80058b0:	2b02      	cmp	r3, #2
 80058b2:	d907      	bls.n	80058c4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80058b4:	2303      	movs	r3, #3
 80058b6:	e150      	b.n	8005b5a <HAL_RCC_OscConfig+0x4e2>
 80058b8:	40023800 	.word	0x40023800
 80058bc:	42470000 	.word	0x42470000
 80058c0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058c4:	4b88      	ldr	r3, [pc, #544]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 80058c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058c8:	f003 0302 	and.w	r3, r3, #2
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d1ea      	bne.n	80058a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f003 0304 	and.w	r3, r3, #4
 80058d8:	2b00      	cmp	r3, #0
 80058da:	f000 8097 	beq.w	8005a0c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058de:	2300      	movs	r3, #0
 80058e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058e2:	4b81      	ldr	r3, [pc, #516]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 80058e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d10f      	bne.n	800590e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058ee:	2300      	movs	r3, #0
 80058f0:	60bb      	str	r3, [r7, #8]
 80058f2:	4b7d      	ldr	r3, [pc, #500]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 80058f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058f6:	4a7c      	ldr	r2, [pc, #496]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 80058f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80058fe:	4b7a      	ldr	r3, [pc, #488]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 8005900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005906:	60bb      	str	r3, [r7, #8]
 8005908:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800590a:	2301      	movs	r3, #1
 800590c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800590e:	4b77      	ldr	r3, [pc, #476]	@ (8005aec <HAL_RCC_OscConfig+0x474>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005916:	2b00      	cmp	r3, #0
 8005918:	d118      	bne.n	800594c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800591a:	4b74      	ldr	r3, [pc, #464]	@ (8005aec <HAL_RCC_OscConfig+0x474>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a73      	ldr	r2, [pc, #460]	@ (8005aec <HAL_RCC_OscConfig+0x474>)
 8005920:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005924:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005926:	f7fd ff61 	bl	80037ec <HAL_GetTick>
 800592a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800592c:	e008      	b.n	8005940 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800592e:	f7fd ff5d 	bl	80037ec <HAL_GetTick>
 8005932:	4602      	mov	r2, r0
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	2b02      	cmp	r3, #2
 800593a:	d901      	bls.n	8005940 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800593c:	2303      	movs	r3, #3
 800593e:	e10c      	b.n	8005b5a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005940:	4b6a      	ldr	r3, [pc, #424]	@ (8005aec <HAL_RCC_OscConfig+0x474>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005948:	2b00      	cmp	r3, #0
 800594a:	d0f0      	beq.n	800592e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	2b01      	cmp	r3, #1
 8005952:	d106      	bne.n	8005962 <HAL_RCC_OscConfig+0x2ea>
 8005954:	4b64      	ldr	r3, [pc, #400]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 8005956:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005958:	4a63      	ldr	r2, [pc, #396]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 800595a:	f043 0301 	orr.w	r3, r3, #1
 800595e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005960:	e01c      	b.n	800599c <HAL_RCC_OscConfig+0x324>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	2b05      	cmp	r3, #5
 8005968:	d10c      	bne.n	8005984 <HAL_RCC_OscConfig+0x30c>
 800596a:	4b5f      	ldr	r3, [pc, #380]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 800596c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800596e:	4a5e      	ldr	r2, [pc, #376]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 8005970:	f043 0304 	orr.w	r3, r3, #4
 8005974:	6713      	str	r3, [r2, #112]	@ 0x70
 8005976:	4b5c      	ldr	r3, [pc, #368]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 8005978:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800597a:	4a5b      	ldr	r2, [pc, #364]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 800597c:	f043 0301 	orr.w	r3, r3, #1
 8005980:	6713      	str	r3, [r2, #112]	@ 0x70
 8005982:	e00b      	b.n	800599c <HAL_RCC_OscConfig+0x324>
 8005984:	4b58      	ldr	r3, [pc, #352]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 8005986:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005988:	4a57      	ldr	r2, [pc, #348]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 800598a:	f023 0301 	bic.w	r3, r3, #1
 800598e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005990:	4b55      	ldr	r3, [pc, #340]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 8005992:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005994:	4a54      	ldr	r2, [pc, #336]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 8005996:	f023 0304 	bic.w	r3, r3, #4
 800599a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d015      	beq.n	80059d0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059a4:	f7fd ff22 	bl	80037ec <HAL_GetTick>
 80059a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059aa:	e00a      	b.n	80059c2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059ac:	f7fd ff1e 	bl	80037ec <HAL_GetTick>
 80059b0:	4602      	mov	r2, r0
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d901      	bls.n	80059c2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e0cb      	b.n	8005b5a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059c2:	4b49      	ldr	r3, [pc, #292]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 80059c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059c6:	f003 0302 	and.w	r3, r3, #2
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d0ee      	beq.n	80059ac <HAL_RCC_OscConfig+0x334>
 80059ce:	e014      	b.n	80059fa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059d0:	f7fd ff0c 	bl	80037ec <HAL_GetTick>
 80059d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059d6:	e00a      	b.n	80059ee <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059d8:	f7fd ff08 	bl	80037ec <HAL_GetTick>
 80059dc:	4602      	mov	r2, r0
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d901      	bls.n	80059ee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80059ea:	2303      	movs	r3, #3
 80059ec:	e0b5      	b.n	8005b5a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059ee:	4b3e      	ldr	r3, [pc, #248]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 80059f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059f2:	f003 0302 	and.w	r3, r3, #2
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d1ee      	bne.n	80059d8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80059fa:	7dfb      	ldrb	r3, [r7, #23]
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d105      	bne.n	8005a0c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a00:	4b39      	ldr	r3, [pc, #228]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 8005a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a04:	4a38      	ldr	r2, [pc, #224]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 8005a06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a0a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	699b      	ldr	r3, [r3, #24]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	f000 80a1 	beq.w	8005b58 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a16:	4b34      	ldr	r3, [pc, #208]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	f003 030c 	and.w	r3, r3, #12
 8005a1e:	2b08      	cmp	r3, #8
 8005a20:	d05c      	beq.n	8005adc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	699b      	ldr	r3, [r3, #24]
 8005a26:	2b02      	cmp	r3, #2
 8005a28:	d141      	bne.n	8005aae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a2a:	4b31      	ldr	r3, [pc, #196]	@ (8005af0 <HAL_RCC_OscConfig+0x478>)
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a30:	f7fd fedc 	bl	80037ec <HAL_GetTick>
 8005a34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a36:	e008      	b.n	8005a4a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a38:	f7fd fed8 	bl	80037ec <HAL_GetTick>
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	1ad3      	subs	r3, r2, r3
 8005a42:	2b02      	cmp	r3, #2
 8005a44:	d901      	bls.n	8005a4a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005a46:	2303      	movs	r3, #3
 8005a48:	e087      	b.n	8005b5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a4a:	4b27      	ldr	r3, [pc, #156]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d1f0      	bne.n	8005a38 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	69da      	ldr	r2, [r3, #28]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6a1b      	ldr	r3, [r3, #32]
 8005a5e:	431a      	orrs	r2, r3
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a64:	019b      	lsls	r3, r3, #6
 8005a66:	431a      	orrs	r2, r3
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a6c:	085b      	lsrs	r3, r3, #1
 8005a6e:	3b01      	subs	r3, #1
 8005a70:	041b      	lsls	r3, r3, #16
 8005a72:	431a      	orrs	r2, r3
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a78:	061b      	lsls	r3, r3, #24
 8005a7a:	491b      	ldr	r1, [pc, #108]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a80:	4b1b      	ldr	r3, [pc, #108]	@ (8005af0 <HAL_RCC_OscConfig+0x478>)
 8005a82:	2201      	movs	r2, #1
 8005a84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a86:	f7fd feb1 	bl	80037ec <HAL_GetTick>
 8005a8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a8c:	e008      	b.n	8005aa0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a8e:	f7fd fead 	bl	80037ec <HAL_GetTick>
 8005a92:	4602      	mov	r2, r0
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	1ad3      	subs	r3, r2, r3
 8005a98:	2b02      	cmp	r3, #2
 8005a9a:	d901      	bls.n	8005aa0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005a9c:	2303      	movs	r3, #3
 8005a9e:	e05c      	b.n	8005b5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005aa0:	4b11      	ldr	r3, [pc, #68]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d0f0      	beq.n	8005a8e <HAL_RCC_OscConfig+0x416>
 8005aac:	e054      	b.n	8005b58 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005aae:	4b10      	ldr	r3, [pc, #64]	@ (8005af0 <HAL_RCC_OscConfig+0x478>)
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ab4:	f7fd fe9a 	bl	80037ec <HAL_GetTick>
 8005ab8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005aba:	e008      	b.n	8005ace <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005abc:	f7fd fe96 	bl	80037ec <HAL_GetTick>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	1ad3      	subs	r3, r2, r3
 8005ac6:	2b02      	cmp	r3, #2
 8005ac8:	d901      	bls.n	8005ace <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005aca:	2303      	movs	r3, #3
 8005acc:	e045      	b.n	8005b5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ace:	4b06      	ldr	r3, [pc, #24]	@ (8005ae8 <HAL_RCC_OscConfig+0x470>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d1f0      	bne.n	8005abc <HAL_RCC_OscConfig+0x444>
 8005ada:	e03d      	b.n	8005b58 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	699b      	ldr	r3, [r3, #24]
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d107      	bne.n	8005af4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	e038      	b.n	8005b5a <HAL_RCC_OscConfig+0x4e2>
 8005ae8:	40023800 	.word	0x40023800
 8005aec:	40007000 	.word	0x40007000
 8005af0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005af4:	4b1b      	ldr	r3, [pc, #108]	@ (8005b64 <HAL_RCC_OscConfig+0x4ec>)
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	699b      	ldr	r3, [r3, #24]
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d028      	beq.n	8005b54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b0c:	429a      	cmp	r2, r3
 8005b0e:	d121      	bne.n	8005b54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	d11a      	bne.n	8005b54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b1e:	68fa      	ldr	r2, [r7, #12]
 8005b20:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005b24:	4013      	ands	r3, r2
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005b2a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d111      	bne.n	8005b54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b3a:	085b      	lsrs	r3, r3, #1
 8005b3c:	3b01      	subs	r3, #1
 8005b3e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d107      	bne.n	8005b54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b4e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d001      	beq.n	8005b58 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005b54:	2301      	movs	r3, #1
 8005b56:	e000      	b.n	8005b5a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005b58:	2300      	movs	r3, #0
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3718      	adds	r7, #24
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}
 8005b62:	bf00      	nop
 8005b64:	40023800 	.word	0x40023800

08005b68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b084      	sub	sp, #16
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
 8005b70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d101      	bne.n	8005b7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	e0cc      	b.n	8005d16 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b7c:	4b68      	ldr	r3, [pc, #416]	@ (8005d20 <HAL_RCC_ClockConfig+0x1b8>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f003 030f 	and.w	r3, r3, #15
 8005b84:	683a      	ldr	r2, [r7, #0]
 8005b86:	429a      	cmp	r2, r3
 8005b88:	d90c      	bls.n	8005ba4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b8a:	4b65      	ldr	r3, [pc, #404]	@ (8005d20 <HAL_RCC_ClockConfig+0x1b8>)
 8005b8c:	683a      	ldr	r2, [r7, #0]
 8005b8e:	b2d2      	uxtb	r2, r2
 8005b90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b92:	4b63      	ldr	r3, [pc, #396]	@ (8005d20 <HAL_RCC_ClockConfig+0x1b8>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f003 030f 	and.w	r3, r3, #15
 8005b9a:	683a      	ldr	r2, [r7, #0]
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d001      	beq.n	8005ba4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	e0b8      	b.n	8005d16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 0302 	and.w	r3, r3, #2
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d020      	beq.n	8005bf2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 0304 	and.w	r3, r3, #4
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d005      	beq.n	8005bc8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005bbc:	4b59      	ldr	r3, [pc, #356]	@ (8005d24 <HAL_RCC_ClockConfig+0x1bc>)
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	4a58      	ldr	r2, [pc, #352]	@ (8005d24 <HAL_RCC_ClockConfig+0x1bc>)
 8005bc2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005bc6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 0308 	and.w	r3, r3, #8
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d005      	beq.n	8005be0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005bd4:	4b53      	ldr	r3, [pc, #332]	@ (8005d24 <HAL_RCC_ClockConfig+0x1bc>)
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	4a52      	ldr	r2, [pc, #328]	@ (8005d24 <HAL_RCC_ClockConfig+0x1bc>)
 8005bda:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005bde:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005be0:	4b50      	ldr	r3, [pc, #320]	@ (8005d24 <HAL_RCC_ClockConfig+0x1bc>)
 8005be2:	689b      	ldr	r3, [r3, #8]
 8005be4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	494d      	ldr	r1, [pc, #308]	@ (8005d24 <HAL_RCC_ClockConfig+0x1bc>)
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f003 0301 	and.w	r3, r3, #1
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d044      	beq.n	8005c88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	2b01      	cmp	r3, #1
 8005c04:	d107      	bne.n	8005c16 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c06:	4b47      	ldr	r3, [pc, #284]	@ (8005d24 <HAL_RCC_ClockConfig+0x1bc>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d119      	bne.n	8005c46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	e07f      	b.n	8005d16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	2b02      	cmp	r3, #2
 8005c1c:	d003      	beq.n	8005c26 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c22:	2b03      	cmp	r3, #3
 8005c24:	d107      	bne.n	8005c36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c26:	4b3f      	ldr	r3, [pc, #252]	@ (8005d24 <HAL_RCC_ClockConfig+0x1bc>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d109      	bne.n	8005c46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e06f      	b.n	8005d16 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c36:	4b3b      	ldr	r3, [pc, #236]	@ (8005d24 <HAL_RCC_ClockConfig+0x1bc>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f003 0302 	and.w	r3, r3, #2
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d101      	bne.n	8005c46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	e067      	b.n	8005d16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c46:	4b37      	ldr	r3, [pc, #220]	@ (8005d24 <HAL_RCC_ClockConfig+0x1bc>)
 8005c48:	689b      	ldr	r3, [r3, #8]
 8005c4a:	f023 0203 	bic.w	r2, r3, #3
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	4934      	ldr	r1, [pc, #208]	@ (8005d24 <HAL_RCC_ClockConfig+0x1bc>)
 8005c54:	4313      	orrs	r3, r2
 8005c56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c58:	f7fd fdc8 	bl	80037ec <HAL_GetTick>
 8005c5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c5e:	e00a      	b.n	8005c76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c60:	f7fd fdc4 	bl	80037ec <HAL_GetTick>
 8005c64:	4602      	mov	r2, r0
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	1ad3      	subs	r3, r2, r3
 8005c6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d901      	bls.n	8005c76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005c72:	2303      	movs	r3, #3
 8005c74:	e04f      	b.n	8005d16 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c76:	4b2b      	ldr	r3, [pc, #172]	@ (8005d24 <HAL_RCC_ClockConfig+0x1bc>)
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	f003 020c 	and.w	r2, r3, #12
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	429a      	cmp	r2, r3
 8005c86:	d1eb      	bne.n	8005c60 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005c88:	4b25      	ldr	r3, [pc, #148]	@ (8005d20 <HAL_RCC_ClockConfig+0x1b8>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f003 030f 	and.w	r3, r3, #15
 8005c90:	683a      	ldr	r2, [r7, #0]
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d20c      	bcs.n	8005cb0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c96:	4b22      	ldr	r3, [pc, #136]	@ (8005d20 <HAL_RCC_ClockConfig+0x1b8>)
 8005c98:	683a      	ldr	r2, [r7, #0]
 8005c9a:	b2d2      	uxtb	r2, r2
 8005c9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c9e:	4b20      	ldr	r3, [pc, #128]	@ (8005d20 <HAL_RCC_ClockConfig+0x1b8>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 030f 	and.w	r3, r3, #15
 8005ca6:	683a      	ldr	r2, [r7, #0]
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	d001      	beq.n	8005cb0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005cac:	2301      	movs	r3, #1
 8005cae:	e032      	b.n	8005d16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f003 0304 	and.w	r3, r3, #4
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d008      	beq.n	8005cce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005cbc:	4b19      	ldr	r3, [pc, #100]	@ (8005d24 <HAL_RCC_ClockConfig+0x1bc>)
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	68db      	ldr	r3, [r3, #12]
 8005cc8:	4916      	ldr	r1, [pc, #88]	@ (8005d24 <HAL_RCC_ClockConfig+0x1bc>)
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f003 0308 	and.w	r3, r3, #8
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d009      	beq.n	8005cee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005cda:	4b12      	ldr	r3, [pc, #72]	@ (8005d24 <HAL_RCC_ClockConfig+0x1bc>)
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	691b      	ldr	r3, [r3, #16]
 8005ce6:	00db      	lsls	r3, r3, #3
 8005ce8:	490e      	ldr	r1, [pc, #56]	@ (8005d24 <HAL_RCC_ClockConfig+0x1bc>)
 8005cea:	4313      	orrs	r3, r2
 8005cec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005cee:	f000 f821 	bl	8005d34 <HAL_RCC_GetSysClockFreq>
 8005cf2:	4602      	mov	r2, r0
 8005cf4:	4b0b      	ldr	r3, [pc, #44]	@ (8005d24 <HAL_RCC_ClockConfig+0x1bc>)
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	091b      	lsrs	r3, r3, #4
 8005cfa:	f003 030f 	and.w	r3, r3, #15
 8005cfe:	490a      	ldr	r1, [pc, #40]	@ (8005d28 <HAL_RCC_ClockConfig+0x1c0>)
 8005d00:	5ccb      	ldrb	r3, [r1, r3]
 8005d02:	fa22 f303 	lsr.w	r3, r2, r3
 8005d06:	4a09      	ldr	r2, [pc, #36]	@ (8005d2c <HAL_RCC_ClockConfig+0x1c4>)
 8005d08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005d0a:	4b09      	ldr	r3, [pc, #36]	@ (8005d30 <HAL_RCC_ClockConfig+0x1c8>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f7fd fd28 	bl	8003764 <HAL_InitTick>

  return HAL_OK;
 8005d14:	2300      	movs	r3, #0
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	3710      	adds	r7, #16
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bd80      	pop	{r7, pc}
 8005d1e:	bf00      	nop
 8005d20:	40023c00 	.word	0x40023c00
 8005d24:	40023800 	.word	0x40023800
 8005d28:	0800a0b0 	.word	0x0800a0b0
 8005d2c:	20000018 	.word	0x20000018
 8005d30:	2000001c 	.word	0x2000001c

08005d34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d38:	b094      	sub	sp, #80	@ 0x50
 8005d3a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005d40:	2300      	movs	r3, #0
 8005d42:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005d44:	2300      	movs	r3, #0
 8005d46:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d4c:	4b79      	ldr	r3, [pc, #484]	@ (8005f34 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	f003 030c 	and.w	r3, r3, #12
 8005d54:	2b08      	cmp	r3, #8
 8005d56:	d00d      	beq.n	8005d74 <HAL_RCC_GetSysClockFreq+0x40>
 8005d58:	2b08      	cmp	r3, #8
 8005d5a:	f200 80e1 	bhi.w	8005f20 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d002      	beq.n	8005d68 <HAL_RCC_GetSysClockFreq+0x34>
 8005d62:	2b04      	cmp	r3, #4
 8005d64:	d003      	beq.n	8005d6e <HAL_RCC_GetSysClockFreq+0x3a>
 8005d66:	e0db      	b.n	8005f20 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005d68:	4b73      	ldr	r3, [pc, #460]	@ (8005f38 <HAL_RCC_GetSysClockFreq+0x204>)
 8005d6a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005d6c:	e0db      	b.n	8005f26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005d6e:	4b73      	ldr	r3, [pc, #460]	@ (8005f3c <HAL_RCC_GetSysClockFreq+0x208>)
 8005d70:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005d72:	e0d8      	b.n	8005f26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005d74:	4b6f      	ldr	r3, [pc, #444]	@ (8005f34 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d7c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005d7e:	4b6d      	ldr	r3, [pc, #436]	@ (8005f34 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d063      	beq.n	8005e52 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d8a:	4b6a      	ldr	r3, [pc, #424]	@ (8005f34 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	099b      	lsrs	r3, r3, #6
 8005d90:	2200      	movs	r2, #0
 8005d92:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d94:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d9e:	2300      	movs	r3, #0
 8005da0:	637b      	str	r3, [r7, #52]	@ 0x34
 8005da2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005da6:	4622      	mov	r2, r4
 8005da8:	462b      	mov	r3, r5
 8005daa:	f04f 0000 	mov.w	r0, #0
 8005dae:	f04f 0100 	mov.w	r1, #0
 8005db2:	0159      	lsls	r1, r3, #5
 8005db4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005db8:	0150      	lsls	r0, r2, #5
 8005dba:	4602      	mov	r2, r0
 8005dbc:	460b      	mov	r3, r1
 8005dbe:	4621      	mov	r1, r4
 8005dc0:	1a51      	subs	r1, r2, r1
 8005dc2:	6139      	str	r1, [r7, #16]
 8005dc4:	4629      	mov	r1, r5
 8005dc6:	eb63 0301 	sbc.w	r3, r3, r1
 8005dca:	617b      	str	r3, [r7, #20]
 8005dcc:	f04f 0200 	mov.w	r2, #0
 8005dd0:	f04f 0300 	mov.w	r3, #0
 8005dd4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005dd8:	4659      	mov	r1, fp
 8005dda:	018b      	lsls	r3, r1, #6
 8005ddc:	4651      	mov	r1, sl
 8005dde:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005de2:	4651      	mov	r1, sl
 8005de4:	018a      	lsls	r2, r1, #6
 8005de6:	4651      	mov	r1, sl
 8005de8:	ebb2 0801 	subs.w	r8, r2, r1
 8005dec:	4659      	mov	r1, fp
 8005dee:	eb63 0901 	sbc.w	r9, r3, r1
 8005df2:	f04f 0200 	mov.w	r2, #0
 8005df6:	f04f 0300 	mov.w	r3, #0
 8005dfa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005dfe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e06:	4690      	mov	r8, r2
 8005e08:	4699      	mov	r9, r3
 8005e0a:	4623      	mov	r3, r4
 8005e0c:	eb18 0303 	adds.w	r3, r8, r3
 8005e10:	60bb      	str	r3, [r7, #8]
 8005e12:	462b      	mov	r3, r5
 8005e14:	eb49 0303 	adc.w	r3, r9, r3
 8005e18:	60fb      	str	r3, [r7, #12]
 8005e1a:	f04f 0200 	mov.w	r2, #0
 8005e1e:	f04f 0300 	mov.w	r3, #0
 8005e22:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005e26:	4629      	mov	r1, r5
 8005e28:	024b      	lsls	r3, r1, #9
 8005e2a:	4621      	mov	r1, r4
 8005e2c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005e30:	4621      	mov	r1, r4
 8005e32:	024a      	lsls	r2, r1, #9
 8005e34:	4610      	mov	r0, r2
 8005e36:	4619      	mov	r1, r3
 8005e38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e40:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005e44:	f7fa fa2c 	bl	80002a0 <__aeabi_uldivmod>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	460b      	mov	r3, r1
 8005e4c:	4613      	mov	r3, r2
 8005e4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e50:	e058      	b.n	8005f04 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e52:	4b38      	ldr	r3, [pc, #224]	@ (8005f34 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	099b      	lsrs	r3, r3, #6
 8005e58:	2200      	movs	r2, #0
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	4611      	mov	r1, r2
 8005e5e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005e62:	623b      	str	r3, [r7, #32]
 8005e64:	2300      	movs	r3, #0
 8005e66:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e68:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005e6c:	4642      	mov	r2, r8
 8005e6e:	464b      	mov	r3, r9
 8005e70:	f04f 0000 	mov.w	r0, #0
 8005e74:	f04f 0100 	mov.w	r1, #0
 8005e78:	0159      	lsls	r1, r3, #5
 8005e7a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e7e:	0150      	lsls	r0, r2, #5
 8005e80:	4602      	mov	r2, r0
 8005e82:	460b      	mov	r3, r1
 8005e84:	4641      	mov	r1, r8
 8005e86:	ebb2 0a01 	subs.w	sl, r2, r1
 8005e8a:	4649      	mov	r1, r9
 8005e8c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005e90:	f04f 0200 	mov.w	r2, #0
 8005e94:	f04f 0300 	mov.w	r3, #0
 8005e98:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005e9c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005ea0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005ea4:	ebb2 040a 	subs.w	r4, r2, sl
 8005ea8:	eb63 050b 	sbc.w	r5, r3, fp
 8005eac:	f04f 0200 	mov.w	r2, #0
 8005eb0:	f04f 0300 	mov.w	r3, #0
 8005eb4:	00eb      	lsls	r3, r5, #3
 8005eb6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005eba:	00e2      	lsls	r2, r4, #3
 8005ebc:	4614      	mov	r4, r2
 8005ebe:	461d      	mov	r5, r3
 8005ec0:	4643      	mov	r3, r8
 8005ec2:	18e3      	adds	r3, r4, r3
 8005ec4:	603b      	str	r3, [r7, #0]
 8005ec6:	464b      	mov	r3, r9
 8005ec8:	eb45 0303 	adc.w	r3, r5, r3
 8005ecc:	607b      	str	r3, [r7, #4]
 8005ece:	f04f 0200 	mov.w	r2, #0
 8005ed2:	f04f 0300 	mov.w	r3, #0
 8005ed6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005eda:	4629      	mov	r1, r5
 8005edc:	028b      	lsls	r3, r1, #10
 8005ede:	4621      	mov	r1, r4
 8005ee0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005ee4:	4621      	mov	r1, r4
 8005ee6:	028a      	lsls	r2, r1, #10
 8005ee8:	4610      	mov	r0, r2
 8005eea:	4619      	mov	r1, r3
 8005eec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005eee:	2200      	movs	r2, #0
 8005ef0:	61bb      	str	r3, [r7, #24]
 8005ef2:	61fa      	str	r2, [r7, #28]
 8005ef4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ef8:	f7fa f9d2 	bl	80002a0 <__aeabi_uldivmod>
 8005efc:	4602      	mov	r2, r0
 8005efe:	460b      	mov	r3, r1
 8005f00:	4613      	mov	r3, r2
 8005f02:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005f04:	4b0b      	ldr	r3, [pc, #44]	@ (8005f34 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	0c1b      	lsrs	r3, r3, #16
 8005f0a:	f003 0303 	and.w	r3, r3, #3
 8005f0e:	3301      	adds	r3, #1
 8005f10:	005b      	lsls	r3, r3, #1
 8005f12:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005f14:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005f16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f1c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f1e:	e002      	b.n	8005f26 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005f20:	4b05      	ldr	r3, [pc, #20]	@ (8005f38 <HAL_RCC_GetSysClockFreq+0x204>)
 8005f22:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3750      	adds	r7, #80	@ 0x50
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f32:	bf00      	nop
 8005f34:	40023800 	.word	0x40023800
 8005f38:	00f42400 	.word	0x00f42400
 8005f3c:	007a1200 	.word	0x007a1200

08005f40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f40:	b480      	push	{r7}
 8005f42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f44:	4b03      	ldr	r3, [pc, #12]	@ (8005f54 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f46:	681b      	ldr	r3, [r3, #0]
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f50:	4770      	bx	lr
 8005f52:	bf00      	nop
 8005f54:	20000018 	.word	0x20000018

08005f58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005f5c:	f7ff fff0 	bl	8005f40 <HAL_RCC_GetHCLKFreq>
 8005f60:	4602      	mov	r2, r0
 8005f62:	4b05      	ldr	r3, [pc, #20]	@ (8005f78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	0a9b      	lsrs	r3, r3, #10
 8005f68:	f003 0307 	and.w	r3, r3, #7
 8005f6c:	4903      	ldr	r1, [pc, #12]	@ (8005f7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f6e:	5ccb      	ldrb	r3, [r1, r3]
 8005f70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f74:	4618      	mov	r0, r3
 8005f76:	bd80      	pop	{r7, pc}
 8005f78:	40023800 	.word	0x40023800
 8005f7c:	0800a0c0 	.word	0x0800a0c0

08005f80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b086      	sub	sp, #24
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f003 0301 	and.w	r3, r3, #1
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d10b      	bne.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d105      	bne.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d075      	beq.n	80060a0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005fb4:	4b91      	ldr	r3, [pc, #580]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005fba:	f7fd fc17 	bl	80037ec <HAL_GetTick>
 8005fbe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005fc0:	e008      	b.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005fc2:	f7fd fc13 	bl	80037ec <HAL_GetTick>
 8005fc6:	4602      	mov	r2, r0
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	1ad3      	subs	r3, r2, r3
 8005fcc:	2b02      	cmp	r3, #2
 8005fce:	d901      	bls.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005fd0:	2303      	movs	r3, #3
 8005fd2:	e189      	b.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005fd4:	4b8a      	ldr	r3, [pc, #552]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d1f0      	bne.n	8005fc2 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f003 0301 	and.w	r3, r3, #1
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d009      	beq.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	019a      	lsls	r2, r3, #6
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	071b      	lsls	r3, r3, #28
 8005ff8:	4981      	ldr	r1, [pc, #516]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 0302 	and.w	r3, r3, #2
 8006008:	2b00      	cmp	r3, #0
 800600a:	d01f      	beq.n	800604c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800600c:	4b7c      	ldr	r3, [pc, #496]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800600e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006012:	0f1b      	lsrs	r3, r3, #28
 8006014:	f003 0307 	and.w	r3, r3, #7
 8006018:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	019a      	lsls	r2, r3, #6
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	68db      	ldr	r3, [r3, #12]
 8006024:	061b      	lsls	r3, r3, #24
 8006026:	431a      	orrs	r2, r3
 8006028:	693b      	ldr	r3, [r7, #16]
 800602a:	071b      	lsls	r3, r3, #28
 800602c:	4974      	ldr	r1, [pc, #464]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800602e:	4313      	orrs	r3, r2
 8006030:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006034:	4b72      	ldr	r3, [pc, #456]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006036:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800603a:	f023 021f 	bic.w	r2, r3, #31
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	69db      	ldr	r3, [r3, #28]
 8006042:	3b01      	subs	r3, #1
 8006044:	496e      	ldr	r1, [pc, #440]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006046:	4313      	orrs	r3, r2
 8006048:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006054:	2b00      	cmp	r3, #0
 8006056:	d00d      	beq.n	8006074 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	019a      	lsls	r2, r3, #6
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	061b      	lsls	r3, r3, #24
 8006064:	431a      	orrs	r2, r3
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	071b      	lsls	r3, r3, #28
 800606c:	4964      	ldr	r1, [pc, #400]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800606e:	4313      	orrs	r3, r2
 8006070:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006074:	4b61      	ldr	r3, [pc, #388]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006076:	2201      	movs	r2, #1
 8006078:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800607a:	f7fd fbb7 	bl	80037ec <HAL_GetTick>
 800607e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006080:	e008      	b.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006082:	f7fd fbb3 	bl	80037ec <HAL_GetTick>
 8006086:	4602      	mov	r2, r0
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	1ad3      	subs	r3, r2, r3
 800608c:	2b02      	cmp	r3, #2
 800608e:	d901      	bls.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006090:	2303      	movs	r3, #3
 8006092:	e129      	b.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006094:	4b5a      	ldr	r3, [pc, #360]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800609c:	2b00      	cmp	r3, #0
 800609e:	d0f0      	beq.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f003 0304 	and.w	r3, r3, #4
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d105      	bne.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d079      	beq.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80060b8:	4b52      	ldr	r3, [pc, #328]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80060ba:	2200      	movs	r2, #0
 80060bc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80060be:	f7fd fb95 	bl	80037ec <HAL_GetTick>
 80060c2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80060c4:	e008      	b.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80060c6:	f7fd fb91 	bl	80037ec <HAL_GetTick>
 80060ca:	4602      	mov	r2, r0
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	1ad3      	subs	r3, r2, r3
 80060d0:	2b02      	cmp	r3, #2
 80060d2:	d901      	bls.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80060d4:	2303      	movs	r3, #3
 80060d6:	e107      	b.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80060d8:	4b49      	ldr	r3, [pc, #292]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80060e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060e4:	d0ef      	beq.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f003 0304 	and.w	r3, r3, #4
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d020      	beq.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80060f2:	4b43      	ldr	r3, [pc, #268]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80060f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060f8:	0f1b      	lsrs	r3, r3, #28
 80060fa:	f003 0307 	and.w	r3, r3, #7
 80060fe:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	691b      	ldr	r3, [r3, #16]
 8006104:	019a      	lsls	r2, r3, #6
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	695b      	ldr	r3, [r3, #20]
 800610a:	061b      	lsls	r3, r3, #24
 800610c:	431a      	orrs	r2, r3
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	071b      	lsls	r3, r3, #28
 8006112:	493b      	ldr	r1, [pc, #236]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006114:	4313      	orrs	r3, r2
 8006116:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800611a:	4b39      	ldr	r3, [pc, #228]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800611c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006120:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6a1b      	ldr	r3, [r3, #32]
 8006128:	3b01      	subs	r3, #1
 800612a:	021b      	lsls	r3, r3, #8
 800612c:	4934      	ldr	r1, [pc, #208]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800612e:	4313      	orrs	r3, r2
 8006130:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f003 0308 	and.w	r3, r3, #8
 800613c:	2b00      	cmp	r3, #0
 800613e:	d01e      	beq.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006140:	4b2f      	ldr	r3, [pc, #188]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006142:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006146:	0e1b      	lsrs	r3, r3, #24
 8006148:	f003 030f 	and.w	r3, r3, #15
 800614c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	019a      	lsls	r2, r3, #6
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	061b      	lsls	r3, r3, #24
 8006158:	431a      	orrs	r2, r3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	699b      	ldr	r3, [r3, #24]
 800615e:	071b      	lsls	r3, r3, #28
 8006160:	4927      	ldr	r1, [pc, #156]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006162:	4313      	orrs	r3, r2
 8006164:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006168:	4b25      	ldr	r3, [pc, #148]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800616a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800616e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006176:	4922      	ldr	r1, [pc, #136]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006178:	4313      	orrs	r3, r2
 800617a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800617e:	4b21      	ldr	r3, [pc, #132]	@ (8006204 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006180:	2201      	movs	r2, #1
 8006182:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006184:	f7fd fb32 	bl	80037ec <HAL_GetTick>
 8006188:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800618a:	e008      	b.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800618c:	f7fd fb2e 	bl	80037ec <HAL_GetTick>
 8006190:	4602      	mov	r2, r0
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	1ad3      	subs	r3, r2, r3
 8006196:	2b02      	cmp	r3, #2
 8006198:	d901      	bls.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800619a:	2303      	movs	r3, #3
 800619c:	e0a4      	b.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800619e:	4b18      	ldr	r3, [pc, #96]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80061a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80061aa:	d1ef      	bne.n	800618c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 0320 	and.w	r3, r3, #32
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	f000 808b 	beq.w	80062d0 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80061ba:	2300      	movs	r3, #0
 80061bc:	60fb      	str	r3, [r7, #12]
 80061be:	4b10      	ldr	r3, [pc, #64]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80061c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061c2:	4a0f      	ldr	r2, [pc, #60]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80061c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80061ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006200 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80061cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061d2:	60fb      	str	r3, [r7, #12]
 80061d4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80061d6:	4b0c      	ldr	r3, [pc, #48]	@ (8006208 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a0b      	ldr	r2, [pc, #44]	@ (8006208 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80061dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80061e0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80061e2:	f7fd fb03 	bl	80037ec <HAL_GetTick>
 80061e6:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80061e8:	e010      	b.n	800620c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061ea:	f7fd faff 	bl	80037ec <HAL_GetTick>
 80061ee:	4602      	mov	r2, r0
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	1ad3      	subs	r3, r2, r3
 80061f4:	2b02      	cmp	r3, #2
 80061f6:	d909      	bls.n	800620c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80061f8:	2303      	movs	r3, #3
 80061fa:	e075      	b.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80061fc:	42470068 	.word	0x42470068
 8006200:	40023800 	.word	0x40023800
 8006204:	42470070 	.word	0x42470070
 8006208:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800620c:	4b38      	ldr	r3, [pc, #224]	@ (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006214:	2b00      	cmp	r3, #0
 8006216:	d0e8      	beq.n	80061ea <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006218:	4b36      	ldr	r3, [pc, #216]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800621a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800621c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006220:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d02f      	beq.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800622c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006230:	693a      	ldr	r2, [r7, #16]
 8006232:	429a      	cmp	r2, r3
 8006234:	d028      	beq.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006236:	4b2f      	ldr	r3, [pc, #188]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006238:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800623a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800623e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006240:	4b2d      	ldr	r3, [pc, #180]	@ (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006242:	2201      	movs	r2, #1
 8006244:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006246:	4b2c      	ldr	r3, [pc, #176]	@ (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006248:	2200      	movs	r2, #0
 800624a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800624c:	4a29      	ldr	r2, [pc, #164]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006252:	4b28      	ldr	r3, [pc, #160]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006254:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006256:	f003 0301 	and.w	r3, r3, #1
 800625a:	2b01      	cmp	r3, #1
 800625c:	d114      	bne.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800625e:	f7fd fac5 	bl	80037ec <HAL_GetTick>
 8006262:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006264:	e00a      	b.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006266:	f7fd fac1 	bl	80037ec <HAL_GetTick>
 800626a:	4602      	mov	r2, r0
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	1ad3      	subs	r3, r2, r3
 8006270:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006274:	4293      	cmp	r3, r2
 8006276:	d901      	bls.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006278:	2303      	movs	r3, #3
 800627a:	e035      	b.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800627c:	4b1d      	ldr	r3, [pc, #116]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800627e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006280:	f003 0302 	and.w	r3, r3, #2
 8006284:	2b00      	cmp	r3, #0
 8006286:	d0ee      	beq.n	8006266 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800628c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006290:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006294:	d10d      	bne.n	80062b2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006296:	4b17      	ldr	r3, [pc, #92]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062a2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80062a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062aa:	4912      	ldr	r1, [pc, #72]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80062ac:	4313      	orrs	r3, r2
 80062ae:	608b      	str	r3, [r1, #8]
 80062b0:	e005      	b.n	80062be <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80062b2:	4b10      	ldr	r3, [pc, #64]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	4a0f      	ldr	r2, [pc, #60]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80062b8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80062bc:	6093      	str	r3, [r2, #8]
 80062be:	4b0d      	ldr	r3, [pc, #52]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80062c0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062ca:	490a      	ldr	r1, [pc, #40]	@ (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80062cc:	4313      	orrs	r3, r2
 80062ce:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f003 0310 	and.w	r3, r3, #16
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d004      	beq.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80062e2:	4b06      	ldr	r3, [pc, #24]	@ (80062fc <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80062e4:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80062e6:	2300      	movs	r3, #0
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3718      	adds	r7, #24
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}
 80062f0:	40007000 	.word	0x40007000
 80062f4:	40023800 	.word	0x40023800
 80062f8:	42470e40 	.word	0x42470e40
 80062fc:	424711e0 	.word	0x424711e0

08006300 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b082      	sub	sp, #8
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d101      	bne.n	8006312 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	e01c      	b.n	800634c <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	795b      	ldrb	r3, [r3, #5]
 8006316:	b2db      	uxtb	r3, r3
 8006318:	2b00      	cmp	r3, #0
 800631a:	d105      	bne.n	8006328 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2200      	movs	r2, #0
 8006320:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f7fc fcc4 	bl	8002cb0 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2202      	movs	r2, #2
 800632c:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f042 0204 	orr.w	r2, r2, #4
 800633c:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2201      	movs	r2, #1
 8006342:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2200      	movs	r2, #0
 8006348:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800634a:	2300      	movs	r3, #0
}
 800634c:	4618      	mov	r0, r3
 800634e:	3708      	adds	r7, #8
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}

08006354 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b084      	sub	sp, #16
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800635e:	2300      	movs	r3, #0
 8006360:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	791b      	ldrb	r3, [r3, #4]
 8006366:	2b01      	cmp	r3, #1
 8006368:	d101      	bne.n	800636e <HAL_RNG_GenerateRandomNumber+0x1a>
 800636a:	2302      	movs	r3, #2
 800636c:	e044      	b.n	80063f8 <HAL_RNG_GenerateRandomNumber+0xa4>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2201      	movs	r2, #1
 8006372:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	795b      	ldrb	r3, [r3, #5]
 8006378:	b2db      	uxtb	r3, r3
 800637a:	2b01      	cmp	r3, #1
 800637c:	d133      	bne.n	80063e6 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2202      	movs	r2, #2
 8006382:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006384:	f7fd fa32 	bl	80037ec <HAL_GetTick>
 8006388:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800638a:	e018      	b.n	80063be <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 800638c:	f7fd fa2e 	bl	80037ec <HAL_GetTick>
 8006390:	4602      	mov	r2, r0
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	1ad3      	subs	r3, r2, r3
 8006396:	2b02      	cmp	r3, #2
 8006398:	d911      	bls.n	80063be <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	f003 0301 	and.w	r3, r3, #1
 80063a4:	2b01      	cmp	r3, #1
 80063a6:	d00a      	beq.n	80063be <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2201      	movs	r2, #1
 80063ac:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2202      	movs	r2, #2
 80063b2:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2200      	movs	r2, #0
 80063b8:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e01c      	b.n	80063f8 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	f003 0301 	and.w	r3, r3, #1
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	d1df      	bne.n	800638c <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	689a      	ldr	r2, [r3, #8]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	68da      	ldr	r2, [r3, #12]
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2201      	movs	r2, #1
 80063e2:	715a      	strb	r2, [r3, #5]
 80063e4:	e004      	b.n	80063f0 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2204      	movs	r2, #4
 80063ea:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 80063ec:	2301      	movs	r3, #1
 80063ee:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2200      	movs	r2, #0
 80063f4:	711a      	strb	r2, [r3, #4]

  return status;
 80063f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	3710      	adds	r7, #16
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bd80      	pop	{r7, pc}

08006400 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b082      	sub	sp, #8
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d101      	bne.n	8006412 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e07b      	b.n	800650a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006416:	2b00      	cmp	r3, #0
 8006418:	d108      	bne.n	800642c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006422:	d009      	beq.n	8006438 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	61da      	str	r2, [r3, #28]
 800642a:	e005      	b.n	8006438 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2200      	movs	r2, #0
 8006430:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2200      	movs	r2, #0
 8006436:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2200      	movs	r2, #0
 800643c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006444:	b2db      	uxtb	r3, r3
 8006446:	2b00      	cmp	r3, #0
 8006448:	d106      	bne.n	8006458 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2200      	movs	r2, #0
 800644e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f7fc fc4e 	bl	8002cf4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2202      	movs	r2, #2
 800645c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800646e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006480:	431a      	orrs	r2, r3
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	68db      	ldr	r3, [r3, #12]
 8006486:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800648a:	431a      	orrs	r2, r3
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	691b      	ldr	r3, [r3, #16]
 8006490:	f003 0302 	and.w	r3, r3, #2
 8006494:	431a      	orrs	r2, r3
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	695b      	ldr	r3, [r3, #20]
 800649a:	f003 0301 	and.w	r3, r3, #1
 800649e:	431a      	orrs	r2, r3
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	699b      	ldr	r3, [r3, #24]
 80064a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80064a8:	431a      	orrs	r2, r3
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	69db      	ldr	r3, [r3, #28]
 80064ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80064b2:	431a      	orrs	r2, r3
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6a1b      	ldr	r3, [r3, #32]
 80064b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064bc:	ea42 0103 	orr.w	r1, r2, r3
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064c4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	430a      	orrs	r2, r1
 80064ce:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	699b      	ldr	r3, [r3, #24]
 80064d4:	0c1b      	lsrs	r3, r3, #16
 80064d6:	f003 0104 	and.w	r1, r3, #4
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064de:	f003 0210 	and.w	r2, r3, #16
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	430a      	orrs	r2, r1
 80064e8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	69da      	ldr	r2, [r3, #28]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80064f8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2200      	movs	r2, #0
 80064fe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006508:	2300      	movs	r3, #0
}
 800650a:	4618      	mov	r0, r3
 800650c:	3708      	adds	r7, #8
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}

08006512 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8006512:	b580      	push	{r7, lr}
 8006514:	b082      	sub	sp, #8
 8006516:	af00      	add	r7, sp, #0
 8006518:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d101      	bne.n	8006524 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	e01a      	b.n	800655a <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2202      	movs	r2, #2
 8006528:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681a      	ldr	r2, [r3, #0]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800653a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f7fc fc21 	bl	8002d84 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2200      	movs	r2, #0
 8006546:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2200      	movs	r2, #0
 800654c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8006558:	2300      	movs	r3, #0
}
 800655a:	4618      	mov	r0, r3
 800655c:	3708      	adds	r7, #8
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}

08006562 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006562:	b580      	push	{r7, lr}
 8006564:	b088      	sub	sp, #32
 8006566:	af00      	add	r7, sp, #0
 8006568:	60f8      	str	r0, [r7, #12]
 800656a:	60b9      	str	r1, [r7, #8]
 800656c:	603b      	str	r3, [r7, #0]
 800656e:	4613      	mov	r3, r2
 8006570:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006572:	f7fd f93b 	bl	80037ec <HAL_GetTick>
 8006576:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006578:	88fb      	ldrh	r3, [r7, #6]
 800657a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006582:	b2db      	uxtb	r3, r3
 8006584:	2b01      	cmp	r3, #1
 8006586:	d001      	beq.n	800658c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006588:	2302      	movs	r3, #2
 800658a:	e12a      	b.n	80067e2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d002      	beq.n	8006598 <HAL_SPI_Transmit+0x36>
 8006592:	88fb      	ldrh	r3, [r7, #6]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d101      	bne.n	800659c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006598:	2301      	movs	r3, #1
 800659a:	e122      	b.n	80067e2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	d101      	bne.n	80065aa <HAL_SPI_Transmit+0x48>
 80065a6:	2302      	movs	r3, #2
 80065a8:	e11b      	b.n	80067e2 <HAL_SPI_Transmit+0x280>
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2201      	movs	r2, #1
 80065ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2203      	movs	r2, #3
 80065b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2200      	movs	r2, #0
 80065be:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	68ba      	ldr	r2, [r7, #8]
 80065c4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	88fa      	ldrh	r2, [r7, #6]
 80065ca:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	88fa      	ldrh	r2, [r7, #6]
 80065d0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2200      	movs	r2, #0
 80065d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	2200      	movs	r2, #0
 80065dc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2200      	movs	r2, #0
 80065e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2200      	movs	r2, #0
 80065e8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2200      	movs	r2, #0
 80065ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065f8:	d10f      	bne.n	800661a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	681a      	ldr	r2, [r3, #0]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006608:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	681a      	ldr	r2, [r3, #0]
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006618:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006624:	2b40      	cmp	r3, #64	@ 0x40
 8006626:	d007      	beq.n	8006638 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	681a      	ldr	r2, [r3, #0]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006636:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006640:	d152      	bne.n	80066e8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d002      	beq.n	8006650 <HAL_SPI_Transmit+0xee>
 800664a:	8b7b      	ldrh	r3, [r7, #26]
 800664c:	2b01      	cmp	r3, #1
 800664e:	d145      	bne.n	80066dc <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006654:	881a      	ldrh	r2, [r3, #0]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006660:	1c9a      	adds	r2, r3, #2
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800666a:	b29b      	uxth	r3, r3
 800666c:	3b01      	subs	r3, #1
 800666e:	b29a      	uxth	r2, r3
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006674:	e032      	b.n	80066dc <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	689b      	ldr	r3, [r3, #8]
 800667c:	f003 0302 	and.w	r3, r3, #2
 8006680:	2b02      	cmp	r3, #2
 8006682:	d112      	bne.n	80066aa <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006688:	881a      	ldrh	r2, [r3, #0]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006694:	1c9a      	adds	r2, r3, #2
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800669e:	b29b      	uxth	r3, r3
 80066a0:	3b01      	subs	r3, #1
 80066a2:	b29a      	uxth	r2, r3
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80066a8:	e018      	b.n	80066dc <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80066aa:	f7fd f89f 	bl	80037ec <HAL_GetTick>
 80066ae:	4602      	mov	r2, r0
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	1ad3      	subs	r3, r2, r3
 80066b4:	683a      	ldr	r2, [r7, #0]
 80066b6:	429a      	cmp	r2, r3
 80066b8:	d803      	bhi.n	80066c2 <HAL_SPI_Transmit+0x160>
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80066c0:	d102      	bne.n	80066c8 <HAL_SPI_Transmit+0x166>
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d109      	bne.n	80066dc <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2200      	movs	r2, #0
 80066d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80066d8:	2303      	movs	r3, #3
 80066da:	e082      	b.n	80067e2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066e0:	b29b      	uxth	r3, r3
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d1c7      	bne.n	8006676 <HAL_SPI_Transmit+0x114>
 80066e6:	e053      	b.n	8006790 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d002      	beq.n	80066f6 <HAL_SPI_Transmit+0x194>
 80066f0:	8b7b      	ldrh	r3, [r7, #26]
 80066f2:	2b01      	cmp	r3, #1
 80066f4:	d147      	bne.n	8006786 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	330c      	adds	r3, #12
 8006700:	7812      	ldrb	r2, [r2, #0]
 8006702:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006708:	1c5a      	adds	r2, r3, #1
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006712:	b29b      	uxth	r3, r3
 8006714:	3b01      	subs	r3, #1
 8006716:	b29a      	uxth	r2, r3
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800671c:	e033      	b.n	8006786 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	f003 0302 	and.w	r3, r3, #2
 8006728:	2b02      	cmp	r3, #2
 800672a:	d113      	bne.n	8006754 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	330c      	adds	r3, #12
 8006736:	7812      	ldrb	r2, [r2, #0]
 8006738:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800673e:	1c5a      	adds	r2, r3, #1
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006748:	b29b      	uxth	r3, r3
 800674a:	3b01      	subs	r3, #1
 800674c:	b29a      	uxth	r2, r3
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006752:	e018      	b.n	8006786 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006754:	f7fd f84a 	bl	80037ec <HAL_GetTick>
 8006758:	4602      	mov	r2, r0
 800675a:	69fb      	ldr	r3, [r7, #28]
 800675c:	1ad3      	subs	r3, r2, r3
 800675e:	683a      	ldr	r2, [r7, #0]
 8006760:	429a      	cmp	r2, r3
 8006762:	d803      	bhi.n	800676c <HAL_SPI_Transmit+0x20a>
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800676a:	d102      	bne.n	8006772 <HAL_SPI_Transmit+0x210>
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d109      	bne.n	8006786 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2201      	movs	r2, #1
 8006776:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	2200      	movs	r2, #0
 800677e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006782:	2303      	movs	r3, #3
 8006784:	e02d      	b.n	80067e2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800678a:	b29b      	uxth	r3, r3
 800678c:	2b00      	cmp	r3, #0
 800678e:	d1c6      	bne.n	800671e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006790:	69fa      	ldr	r2, [r7, #28]
 8006792:	6839      	ldr	r1, [r7, #0]
 8006794:	68f8      	ldr	r0, [r7, #12]
 8006796:	f000 f8bf 	bl	8006918 <SPI_EndRxTxTransaction>
 800679a:	4603      	mov	r3, r0
 800679c:	2b00      	cmp	r3, #0
 800679e:	d002      	beq.n	80067a6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2220      	movs	r2, #32
 80067a4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d10a      	bne.n	80067c4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80067ae:	2300      	movs	r3, #0
 80067b0:	617b      	str	r3, [r7, #20]
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	68db      	ldr	r3, [r3, #12]
 80067b8:	617b      	str	r3, [r7, #20]
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	617b      	str	r3, [r7, #20]
 80067c2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	2201      	movs	r2, #1
 80067c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2200      	movs	r2, #0
 80067d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d001      	beq.n	80067e0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80067dc:	2301      	movs	r3, #1
 80067de:	e000      	b.n	80067e2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80067e0:	2300      	movs	r3, #0
  }
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	3720      	adds	r7, #32
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}

080067ea <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80067ea:	b480      	push	{r7}
 80067ec:	b083      	sub	sp, #12
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80067f8:	b2db      	uxtb	r3, r3
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	370c      	adds	r7, #12
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr
	...

08006808 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b088      	sub	sp, #32
 800680c:	af00      	add	r7, sp, #0
 800680e:	60f8      	str	r0, [r7, #12]
 8006810:	60b9      	str	r1, [r7, #8]
 8006812:	603b      	str	r3, [r7, #0]
 8006814:	4613      	mov	r3, r2
 8006816:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006818:	f7fc ffe8 	bl	80037ec <HAL_GetTick>
 800681c:	4602      	mov	r2, r0
 800681e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006820:	1a9b      	subs	r3, r3, r2
 8006822:	683a      	ldr	r2, [r7, #0]
 8006824:	4413      	add	r3, r2
 8006826:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006828:	f7fc ffe0 	bl	80037ec <HAL_GetTick>
 800682c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800682e:	4b39      	ldr	r3, [pc, #228]	@ (8006914 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	015b      	lsls	r3, r3, #5
 8006834:	0d1b      	lsrs	r3, r3, #20
 8006836:	69fa      	ldr	r2, [r7, #28]
 8006838:	fb02 f303 	mul.w	r3, r2, r3
 800683c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800683e:	e054      	b.n	80068ea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006846:	d050      	beq.n	80068ea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006848:	f7fc ffd0 	bl	80037ec <HAL_GetTick>
 800684c:	4602      	mov	r2, r0
 800684e:	69bb      	ldr	r3, [r7, #24]
 8006850:	1ad3      	subs	r3, r2, r3
 8006852:	69fa      	ldr	r2, [r7, #28]
 8006854:	429a      	cmp	r2, r3
 8006856:	d902      	bls.n	800685e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006858:	69fb      	ldr	r3, [r7, #28]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d13d      	bne.n	80068da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	685a      	ldr	r2, [r3, #4]
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800686c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006876:	d111      	bne.n	800689c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	689b      	ldr	r3, [r3, #8]
 800687c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006880:	d004      	beq.n	800688c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800688a:	d107      	bne.n	800689c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	681a      	ldr	r2, [r3, #0]
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800689a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068a4:	d10f      	bne.n	80068c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80068b4:	601a      	str	r2, [r3, #0]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	681a      	ldr	r2, [r3, #0]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80068c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	2201      	movs	r2, #1
 80068ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2200      	movs	r2, #0
 80068d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80068d6:	2303      	movs	r3, #3
 80068d8:	e017      	b.n	800690a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d101      	bne.n	80068e4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80068e0:	2300      	movs	r3, #0
 80068e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	3b01      	subs	r3, #1
 80068e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	689a      	ldr	r2, [r3, #8]
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	4013      	ands	r3, r2
 80068f4:	68ba      	ldr	r2, [r7, #8]
 80068f6:	429a      	cmp	r2, r3
 80068f8:	bf0c      	ite	eq
 80068fa:	2301      	moveq	r3, #1
 80068fc:	2300      	movne	r3, #0
 80068fe:	b2db      	uxtb	r3, r3
 8006900:	461a      	mov	r2, r3
 8006902:	79fb      	ldrb	r3, [r7, #7]
 8006904:	429a      	cmp	r2, r3
 8006906:	d19b      	bne.n	8006840 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006908:	2300      	movs	r3, #0
}
 800690a:	4618      	mov	r0, r3
 800690c:	3720      	adds	r7, #32
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}
 8006912:	bf00      	nop
 8006914:	20000018 	.word	0x20000018

08006918 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b088      	sub	sp, #32
 800691c:	af02      	add	r7, sp, #8
 800691e:	60f8      	str	r0, [r7, #12]
 8006920:	60b9      	str	r1, [r7, #8]
 8006922:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	9300      	str	r3, [sp, #0]
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	2201      	movs	r2, #1
 800692c:	2102      	movs	r1, #2
 800692e:	68f8      	ldr	r0, [r7, #12]
 8006930:	f7ff ff6a 	bl	8006808 <SPI_WaitFlagStateUntilTimeout>
 8006934:	4603      	mov	r3, r0
 8006936:	2b00      	cmp	r3, #0
 8006938:	d007      	beq.n	800694a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800693e:	f043 0220 	orr.w	r2, r3, #32
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006946:	2303      	movs	r3, #3
 8006948:	e032      	b.n	80069b0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800694a:	4b1b      	ldr	r3, [pc, #108]	@ (80069b8 <SPI_EndRxTxTransaction+0xa0>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4a1b      	ldr	r2, [pc, #108]	@ (80069bc <SPI_EndRxTxTransaction+0xa4>)
 8006950:	fba2 2303 	umull	r2, r3, r2, r3
 8006954:	0d5b      	lsrs	r3, r3, #21
 8006956:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800695a:	fb02 f303 	mul.w	r3, r2, r3
 800695e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006968:	d112      	bne.n	8006990 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	9300      	str	r3, [sp, #0]
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	2200      	movs	r2, #0
 8006972:	2180      	movs	r1, #128	@ 0x80
 8006974:	68f8      	ldr	r0, [r7, #12]
 8006976:	f7ff ff47 	bl	8006808 <SPI_WaitFlagStateUntilTimeout>
 800697a:	4603      	mov	r3, r0
 800697c:	2b00      	cmp	r3, #0
 800697e:	d016      	beq.n	80069ae <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006984:	f043 0220 	orr.w	r2, r3, #32
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800698c:	2303      	movs	r3, #3
 800698e:	e00f      	b.n	80069b0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d00a      	beq.n	80069ac <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	3b01      	subs	r3, #1
 800699a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	689b      	ldr	r3, [r3, #8]
 80069a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069a6:	2b80      	cmp	r3, #128	@ 0x80
 80069a8:	d0f2      	beq.n	8006990 <SPI_EndRxTxTransaction+0x78>
 80069aa:	e000      	b.n	80069ae <SPI_EndRxTxTransaction+0x96>
        break;
 80069ac:	bf00      	nop
  }

  return HAL_OK;
 80069ae:	2300      	movs	r3, #0
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	3718      	adds	r7, #24
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}
 80069b8:	20000018 	.word	0x20000018
 80069bc:	165e9f81 	.word	0x165e9f81

080069c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b082      	sub	sp, #8
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d101      	bne.n	80069d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80069ce:	2301      	movs	r3, #1
 80069d0:	e041      	b.n	8006a56 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069d8:	b2db      	uxtb	r3, r3
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d106      	bne.n	80069ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2200      	movs	r2, #0
 80069e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f7fc f9ea 	bl	8002dc0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2202      	movs	r2, #2
 80069f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681a      	ldr	r2, [r3, #0]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	3304      	adds	r3, #4
 80069fc:	4619      	mov	r1, r3
 80069fe:	4610      	mov	r0, r2
 8006a00:	f000 f8f4 	bl	8006bec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2201      	movs	r2, #1
 8006a08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2201      	movs	r2, #1
 8006a10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2201      	movs	r2, #1
 8006a18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2201      	movs	r2, #1
 8006a20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2201      	movs	r2, #1
 8006a30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2201      	movs	r2, #1
 8006a38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006a54:	2300      	movs	r3, #0
}
 8006a56:	4618      	mov	r0, r3
 8006a58:	3708      	adds	r7, #8
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bd80      	pop	{r7, pc}

08006a5e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006a5e:	b580      	push	{r7, lr}
 8006a60:	b084      	sub	sp, #16
 8006a62:	af00      	add	r7, sp, #0
 8006a64:	6078      	str	r0, [r7, #4]
 8006a66:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a72:	2b01      	cmp	r3, #1
 8006a74:	d101      	bne.n	8006a7a <HAL_TIM_ConfigClockSource+0x1c>
 8006a76:	2302      	movs	r3, #2
 8006a78:	e0b4      	b.n	8006be4 <HAL_TIM_ConfigClockSource+0x186>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2201      	movs	r2, #1
 8006a7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2202      	movs	r2, #2
 8006a86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006a98:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006aa0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	68ba      	ldr	r2, [r7, #8]
 8006aa8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ab2:	d03e      	beq.n	8006b32 <HAL_TIM_ConfigClockSource+0xd4>
 8006ab4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ab8:	f200 8087 	bhi.w	8006bca <HAL_TIM_ConfigClockSource+0x16c>
 8006abc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ac0:	f000 8086 	beq.w	8006bd0 <HAL_TIM_ConfigClockSource+0x172>
 8006ac4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ac8:	d87f      	bhi.n	8006bca <HAL_TIM_ConfigClockSource+0x16c>
 8006aca:	2b70      	cmp	r3, #112	@ 0x70
 8006acc:	d01a      	beq.n	8006b04 <HAL_TIM_ConfigClockSource+0xa6>
 8006ace:	2b70      	cmp	r3, #112	@ 0x70
 8006ad0:	d87b      	bhi.n	8006bca <HAL_TIM_ConfigClockSource+0x16c>
 8006ad2:	2b60      	cmp	r3, #96	@ 0x60
 8006ad4:	d050      	beq.n	8006b78 <HAL_TIM_ConfigClockSource+0x11a>
 8006ad6:	2b60      	cmp	r3, #96	@ 0x60
 8006ad8:	d877      	bhi.n	8006bca <HAL_TIM_ConfigClockSource+0x16c>
 8006ada:	2b50      	cmp	r3, #80	@ 0x50
 8006adc:	d03c      	beq.n	8006b58 <HAL_TIM_ConfigClockSource+0xfa>
 8006ade:	2b50      	cmp	r3, #80	@ 0x50
 8006ae0:	d873      	bhi.n	8006bca <HAL_TIM_ConfigClockSource+0x16c>
 8006ae2:	2b40      	cmp	r3, #64	@ 0x40
 8006ae4:	d058      	beq.n	8006b98 <HAL_TIM_ConfigClockSource+0x13a>
 8006ae6:	2b40      	cmp	r3, #64	@ 0x40
 8006ae8:	d86f      	bhi.n	8006bca <HAL_TIM_ConfigClockSource+0x16c>
 8006aea:	2b30      	cmp	r3, #48	@ 0x30
 8006aec:	d064      	beq.n	8006bb8 <HAL_TIM_ConfigClockSource+0x15a>
 8006aee:	2b30      	cmp	r3, #48	@ 0x30
 8006af0:	d86b      	bhi.n	8006bca <HAL_TIM_ConfigClockSource+0x16c>
 8006af2:	2b20      	cmp	r3, #32
 8006af4:	d060      	beq.n	8006bb8 <HAL_TIM_ConfigClockSource+0x15a>
 8006af6:	2b20      	cmp	r3, #32
 8006af8:	d867      	bhi.n	8006bca <HAL_TIM_ConfigClockSource+0x16c>
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d05c      	beq.n	8006bb8 <HAL_TIM_ConfigClockSource+0x15a>
 8006afe:	2b10      	cmp	r3, #16
 8006b00:	d05a      	beq.n	8006bb8 <HAL_TIM_ConfigClockSource+0x15a>
 8006b02:	e062      	b.n	8006bca <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006b14:	f000 f990 	bl	8006e38 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	689b      	ldr	r3, [r3, #8]
 8006b1e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006b26:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	68ba      	ldr	r2, [r7, #8]
 8006b2e:	609a      	str	r2, [r3, #8]
      break;
 8006b30:	e04f      	b.n	8006bd2 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006b42:	f000 f979 	bl	8006e38 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	689a      	ldr	r2, [r3, #8]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006b54:	609a      	str	r2, [r3, #8]
      break;
 8006b56:	e03c      	b.n	8006bd2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b64:	461a      	mov	r2, r3
 8006b66:	f000 f8ed 	bl	8006d44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	2150      	movs	r1, #80	@ 0x50
 8006b70:	4618      	mov	r0, r3
 8006b72:	f000 f946 	bl	8006e02 <TIM_ITRx_SetConfig>
      break;
 8006b76:	e02c      	b.n	8006bd2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b84:	461a      	mov	r2, r3
 8006b86:	f000 f90c 	bl	8006da2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	2160      	movs	r1, #96	@ 0x60
 8006b90:	4618      	mov	r0, r3
 8006b92:	f000 f936 	bl	8006e02 <TIM_ITRx_SetConfig>
      break;
 8006b96:	e01c      	b.n	8006bd2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ba4:	461a      	mov	r2, r3
 8006ba6:	f000 f8cd 	bl	8006d44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	2140      	movs	r1, #64	@ 0x40
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f000 f926 	bl	8006e02 <TIM_ITRx_SetConfig>
      break;
 8006bb6:	e00c      	b.n	8006bd2 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4619      	mov	r1, r3
 8006bc2:	4610      	mov	r0, r2
 8006bc4:	f000 f91d 	bl	8006e02 <TIM_ITRx_SetConfig>
      break;
 8006bc8:	e003      	b.n	8006bd2 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	73fb      	strb	r3, [r7, #15]
      break;
 8006bce:	e000      	b.n	8006bd2 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006bd0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2201      	movs	r2, #1
 8006bd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006be2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	3710      	adds	r7, #16
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bd80      	pop	{r7, pc}

08006bec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b085      	sub	sp, #20
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
 8006bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	4a46      	ldr	r2, [pc, #280]	@ (8006d18 <TIM_Base_SetConfig+0x12c>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d013      	beq.n	8006c2c <TIM_Base_SetConfig+0x40>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c0a:	d00f      	beq.n	8006c2c <TIM_Base_SetConfig+0x40>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	4a43      	ldr	r2, [pc, #268]	@ (8006d1c <TIM_Base_SetConfig+0x130>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d00b      	beq.n	8006c2c <TIM_Base_SetConfig+0x40>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	4a42      	ldr	r2, [pc, #264]	@ (8006d20 <TIM_Base_SetConfig+0x134>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d007      	beq.n	8006c2c <TIM_Base_SetConfig+0x40>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4a41      	ldr	r2, [pc, #260]	@ (8006d24 <TIM_Base_SetConfig+0x138>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d003      	beq.n	8006c2c <TIM_Base_SetConfig+0x40>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	4a40      	ldr	r2, [pc, #256]	@ (8006d28 <TIM_Base_SetConfig+0x13c>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d108      	bne.n	8006c3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	68fa      	ldr	r2, [r7, #12]
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	4a35      	ldr	r2, [pc, #212]	@ (8006d18 <TIM_Base_SetConfig+0x12c>)
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d02b      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c4c:	d027      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	4a32      	ldr	r2, [pc, #200]	@ (8006d1c <TIM_Base_SetConfig+0x130>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d023      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	4a31      	ldr	r2, [pc, #196]	@ (8006d20 <TIM_Base_SetConfig+0x134>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d01f      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	4a30      	ldr	r2, [pc, #192]	@ (8006d24 <TIM_Base_SetConfig+0x138>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d01b      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	4a2f      	ldr	r2, [pc, #188]	@ (8006d28 <TIM_Base_SetConfig+0x13c>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d017      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	4a2e      	ldr	r2, [pc, #184]	@ (8006d2c <TIM_Base_SetConfig+0x140>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d013      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a2d      	ldr	r2, [pc, #180]	@ (8006d30 <TIM_Base_SetConfig+0x144>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d00f      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a2c      	ldr	r2, [pc, #176]	@ (8006d34 <TIM_Base_SetConfig+0x148>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d00b      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	4a2b      	ldr	r2, [pc, #172]	@ (8006d38 <TIM_Base_SetConfig+0x14c>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d007      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	4a2a      	ldr	r2, [pc, #168]	@ (8006d3c <TIM_Base_SetConfig+0x150>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d003      	beq.n	8006c9e <TIM_Base_SetConfig+0xb2>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a29      	ldr	r2, [pc, #164]	@ (8006d40 <TIM_Base_SetConfig+0x154>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d108      	bne.n	8006cb0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ca4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	68db      	ldr	r3, [r3, #12]
 8006caa:	68fa      	ldr	r2, [r7, #12]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	695b      	ldr	r3, [r3, #20]
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	68fa      	ldr	r2, [r7, #12]
 8006cc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	689a      	ldr	r2, [r3, #8]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	4a10      	ldr	r2, [pc, #64]	@ (8006d18 <TIM_Base_SetConfig+0x12c>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d003      	beq.n	8006ce4 <TIM_Base_SetConfig+0xf8>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	4a12      	ldr	r2, [pc, #72]	@ (8006d28 <TIM_Base_SetConfig+0x13c>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d103      	bne.n	8006cec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	691a      	ldr	r2, [r3, #16]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2201      	movs	r2, #1
 8006cf0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	691b      	ldr	r3, [r3, #16]
 8006cf6:	f003 0301 	and.w	r3, r3, #1
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d105      	bne.n	8006d0a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	691b      	ldr	r3, [r3, #16]
 8006d02:	f023 0201 	bic.w	r2, r3, #1
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	611a      	str	r2, [r3, #16]
  }
}
 8006d0a:	bf00      	nop
 8006d0c:	3714      	adds	r7, #20
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr
 8006d16:	bf00      	nop
 8006d18:	40010000 	.word	0x40010000
 8006d1c:	40000400 	.word	0x40000400
 8006d20:	40000800 	.word	0x40000800
 8006d24:	40000c00 	.word	0x40000c00
 8006d28:	40010400 	.word	0x40010400
 8006d2c:	40014000 	.word	0x40014000
 8006d30:	40014400 	.word	0x40014400
 8006d34:	40014800 	.word	0x40014800
 8006d38:	40001800 	.word	0x40001800
 8006d3c:	40001c00 	.word	0x40001c00
 8006d40:	40002000 	.word	0x40002000

08006d44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b087      	sub	sp, #28
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	60f8      	str	r0, [r7, #12]
 8006d4c:	60b9      	str	r1, [r7, #8]
 8006d4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	6a1b      	ldr	r3, [r3, #32]
 8006d54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	6a1b      	ldr	r3, [r3, #32]
 8006d5a:	f023 0201 	bic.w	r2, r3, #1
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	699b      	ldr	r3, [r3, #24]
 8006d66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d68:	693b      	ldr	r3, [r7, #16]
 8006d6a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	011b      	lsls	r3, r3, #4
 8006d74:	693a      	ldr	r2, [r7, #16]
 8006d76:	4313      	orrs	r3, r2
 8006d78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	f023 030a 	bic.w	r3, r3, #10
 8006d80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d82:	697a      	ldr	r2, [r7, #20]
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	693a      	ldr	r2, [r7, #16]
 8006d8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	697a      	ldr	r2, [r7, #20]
 8006d94:	621a      	str	r2, [r3, #32]
}
 8006d96:	bf00      	nop
 8006d98:	371c      	adds	r7, #28
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da0:	4770      	bx	lr

08006da2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006da2:	b480      	push	{r7}
 8006da4:	b087      	sub	sp, #28
 8006da6:	af00      	add	r7, sp, #0
 8006da8:	60f8      	str	r0, [r7, #12]
 8006daa:	60b9      	str	r1, [r7, #8]
 8006dac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	6a1b      	ldr	r3, [r3, #32]
 8006db2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	6a1b      	ldr	r3, [r3, #32]
 8006db8:	f023 0210 	bic.w	r2, r3, #16
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	699b      	ldr	r3, [r3, #24]
 8006dc4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006dcc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	031b      	lsls	r3, r3, #12
 8006dd2:	693a      	ldr	r2, [r7, #16]
 8006dd4:	4313      	orrs	r3, r2
 8006dd6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006dde:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	011b      	lsls	r3, r3, #4
 8006de4:	697a      	ldr	r2, [r7, #20]
 8006de6:	4313      	orrs	r3, r2
 8006de8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	693a      	ldr	r2, [r7, #16]
 8006dee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	697a      	ldr	r2, [r7, #20]
 8006df4:	621a      	str	r2, [r3, #32]
}
 8006df6:	bf00      	nop
 8006df8:	371c      	adds	r7, #28
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e00:	4770      	bx	lr

08006e02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e02:	b480      	push	{r7}
 8006e04:	b085      	sub	sp, #20
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	6078      	str	r0, [r7, #4]
 8006e0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e1a:	683a      	ldr	r2, [r7, #0]
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	f043 0307 	orr.w	r3, r3, #7
 8006e24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	68fa      	ldr	r2, [r7, #12]
 8006e2a:	609a      	str	r2, [r3, #8]
}
 8006e2c:	bf00      	nop
 8006e2e:	3714      	adds	r7, #20
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr

08006e38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b087      	sub	sp, #28
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	60f8      	str	r0, [r7, #12]
 8006e40:	60b9      	str	r1, [r7, #8]
 8006e42:	607a      	str	r2, [r7, #4]
 8006e44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	689b      	ldr	r3, [r3, #8]
 8006e4a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e52:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	021a      	lsls	r2, r3, #8
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	431a      	orrs	r2, r3
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	4313      	orrs	r3, r2
 8006e60:	697a      	ldr	r2, [r7, #20]
 8006e62:	4313      	orrs	r3, r2
 8006e64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	697a      	ldr	r2, [r7, #20]
 8006e6a:	609a      	str	r2, [r3, #8]
}
 8006e6c:	bf00      	nop
 8006e6e:	371c      	adds	r7, #28
 8006e70:	46bd      	mov	sp, r7
 8006e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e76:	4770      	bx	lr

08006e78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b085      	sub	sp, #20
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
 8006e80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e88:	2b01      	cmp	r3, #1
 8006e8a:	d101      	bne.n	8006e90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e8c:	2302      	movs	r3, #2
 8006e8e:	e05a      	b.n	8006f46 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2202      	movs	r2, #2
 8006e9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	685b      	ldr	r3, [r3, #4]
 8006ea6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	689b      	ldr	r3, [r3, #8]
 8006eae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006eb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	68fa      	ldr	r2, [r7, #12]
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	68fa      	ldr	r2, [r7, #12]
 8006ec8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a21      	ldr	r2, [pc, #132]	@ (8006f54 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d022      	beq.n	8006f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006edc:	d01d      	beq.n	8006f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	4a1d      	ldr	r2, [pc, #116]	@ (8006f58 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d018      	beq.n	8006f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4a1b      	ldr	r2, [pc, #108]	@ (8006f5c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d013      	beq.n	8006f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4a1a      	ldr	r2, [pc, #104]	@ (8006f60 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d00e      	beq.n	8006f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4a18      	ldr	r2, [pc, #96]	@ (8006f64 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d009      	beq.n	8006f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4a17      	ldr	r2, [pc, #92]	@ (8006f68 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d004      	beq.n	8006f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	4a15      	ldr	r2, [pc, #84]	@ (8006f6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d10c      	bne.n	8006f34 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	685b      	ldr	r3, [r3, #4]
 8006f26:	68ba      	ldr	r2, [r7, #8]
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	68ba      	ldr	r2, [r7, #8]
 8006f32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2201      	movs	r2, #1
 8006f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f44:	2300      	movs	r3, #0
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3714      	adds	r7, #20
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr
 8006f52:	bf00      	nop
 8006f54:	40010000 	.word	0x40010000
 8006f58:	40000400 	.word	0x40000400
 8006f5c:	40000800 	.word	0x40000800
 8006f60:	40000c00 	.word	0x40000c00
 8006f64:	40010400 	.word	0x40010400
 8006f68:	40014000 	.word	0x40014000
 8006f6c:	40001800 	.word	0x40001800

08006f70 <siprintf>:
 8006f70:	b40e      	push	{r1, r2, r3}
 8006f72:	b510      	push	{r4, lr}
 8006f74:	b09d      	sub	sp, #116	@ 0x74
 8006f76:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006f78:	9002      	str	r0, [sp, #8]
 8006f7a:	9006      	str	r0, [sp, #24]
 8006f7c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006f80:	480a      	ldr	r0, [pc, #40]	@ (8006fac <siprintf+0x3c>)
 8006f82:	9107      	str	r1, [sp, #28]
 8006f84:	9104      	str	r1, [sp, #16]
 8006f86:	490a      	ldr	r1, [pc, #40]	@ (8006fb0 <siprintf+0x40>)
 8006f88:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f8c:	9105      	str	r1, [sp, #20]
 8006f8e:	2400      	movs	r4, #0
 8006f90:	a902      	add	r1, sp, #8
 8006f92:	6800      	ldr	r0, [r0, #0]
 8006f94:	9301      	str	r3, [sp, #4]
 8006f96:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006f98:	f000 f9ce 	bl	8007338 <_svfiprintf_r>
 8006f9c:	9b02      	ldr	r3, [sp, #8]
 8006f9e:	701c      	strb	r4, [r3, #0]
 8006fa0:	b01d      	add	sp, #116	@ 0x74
 8006fa2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fa6:	b003      	add	sp, #12
 8006fa8:	4770      	bx	lr
 8006faa:	bf00      	nop
 8006fac:	20000030 	.word	0x20000030
 8006fb0:	ffff0208 	.word	0xffff0208

08006fb4 <std>:
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	b510      	push	{r4, lr}
 8006fb8:	4604      	mov	r4, r0
 8006fba:	e9c0 3300 	strd	r3, r3, [r0]
 8006fbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006fc2:	6083      	str	r3, [r0, #8]
 8006fc4:	8181      	strh	r1, [r0, #12]
 8006fc6:	6643      	str	r3, [r0, #100]	@ 0x64
 8006fc8:	81c2      	strh	r2, [r0, #14]
 8006fca:	6183      	str	r3, [r0, #24]
 8006fcc:	4619      	mov	r1, r3
 8006fce:	2208      	movs	r2, #8
 8006fd0:	305c      	adds	r0, #92	@ 0x5c
 8006fd2:	f000 f921 	bl	8007218 <memset>
 8006fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800700c <std+0x58>)
 8006fd8:	6263      	str	r3, [r4, #36]	@ 0x24
 8006fda:	4b0d      	ldr	r3, [pc, #52]	@ (8007010 <std+0x5c>)
 8006fdc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006fde:	4b0d      	ldr	r3, [pc, #52]	@ (8007014 <std+0x60>)
 8006fe0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006fe2:	4b0d      	ldr	r3, [pc, #52]	@ (8007018 <std+0x64>)
 8006fe4:	6323      	str	r3, [r4, #48]	@ 0x30
 8006fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800701c <std+0x68>)
 8006fe8:	6224      	str	r4, [r4, #32]
 8006fea:	429c      	cmp	r4, r3
 8006fec:	d006      	beq.n	8006ffc <std+0x48>
 8006fee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006ff2:	4294      	cmp	r4, r2
 8006ff4:	d002      	beq.n	8006ffc <std+0x48>
 8006ff6:	33d0      	adds	r3, #208	@ 0xd0
 8006ff8:	429c      	cmp	r4, r3
 8006ffa:	d105      	bne.n	8007008 <std+0x54>
 8006ffc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007000:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007004:	f000 b93a 	b.w	800727c <__retarget_lock_init_recursive>
 8007008:	bd10      	pop	{r4, pc}
 800700a:	bf00      	nop
 800700c:	08007d81 	.word	0x08007d81
 8007010:	08007da3 	.word	0x08007da3
 8007014:	08007ddb 	.word	0x08007ddb
 8007018:	08007dff 	.word	0x08007dff
 800701c:	20025c44 	.word	0x20025c44

08007020 <stdio_exit_handler>:
 8007020:	4a02      	ldr	r2, [pc, #8]	@ (800702c <stdio_exit_handler+0xc>)
 8007022:	4903      	ldr	r1, [pc, #12]	@ (8007030 <stdio_exit_handler+0x10>)
 8007024:	4803      	ldr	r0, [pc, #12]	@ (8007034 <stdio_exit_handler+0x14>)
 8007026:	f000 b869 	b.w	80070fc <_fwalk_sglue>
 800702a:	bf00      	nop
 800702c:	20000024 	.word	0x20000024
 8007030:	08007d19 	.word	0x08007d19
 8007034:	20000034 	.word	0x20000034

08007038 <cleanup_stdio>:
 8007038:	6841      	ldr	r1, [r0, #4]
 800703a:	4b0c      	ldr	r3, [pc, #48]	@ (800706c <cleanup_stdio+0x34>)
 800703c:	4299      	cmp	r1, r3
 800703e:	b510      	push	{r4, lr}
 8007040:	4604      	mov	r4, r0
 8007042:	d001      	beq.n	8007048 <cleanup_stdio+0x10>
 8007044:	f000 fe68 	bl	8007d18 <_fflush_r>
 8007048:	68a1      	ldr	r1, [r4, #8]
 800704a:	4b09      	ldr	r3, [pc, #36]	@ (8007070 <cleanup_stdio+0x38>)
 800704c:	4299      	cmp	r1, r3
 800704e:	d002      	beq.n	8007056 <cleanup_stdio+0x1e>
 8007050:	4620      	mov	r0, r4
 8007052:	f000 fe61 	bl	8007d18 <_fflush_r>
 8007056:	68e1      	ldr	r1, [r4, #12]
 8007058:	4b06      	ldr	r3, [pc, #24]	@ (8007074 <cleanup_stdio+0x3c>)
 800705a:	4299      	cmp	r1, r3
 800705c:	d004      	beq.n	8007068 <cleanup_stdio+0x30>
 800705e:	4620      	mov	r0, r4
 8007060:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007064:	f000 be58 	b.w	8007d18 <_fflush_r>
 8007068:	bd10      	pop	{r4, pc}
 800706a:	bf00      	nop
 800706c:	20025c44 	.word	0x20025c44
 8007070:	20025cac 	.word	0x20025cac
 8007074:	20025d14 	.word	0x20025d14

08007078 <global_stdio_init.part.0>:
 8007078:	b510      	push	{r4, lr}
 800707a:	4b0b      	ldr	r3, [pc, #44]	@ (80070a8 <global_stdio_init.part.0+0x30>)
 800707c:	4c0b      	ldr	r4, [pc, #44]	@ (80070ac <global_stdio_init.part.0+0x34>)
 800707e:	4a0c      	ldr	r2, [pc, #48]	@ (80070b0 <global_stdio_init.part.0+0x38>)
 8007080:	601a      	str	r2, [r3, #0]
 8007082:	4620      	mov	r0, r4
 8007084:	2200      	movs	r2, #0
 8007086:	2104      	movs	r1, #4
 8007088:	f7ff ff94 	bl	8006fb4 <std>
 800708c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007090:	2201      	movs	r2, #1
 8007092:	2109      	movs	r1, #9
 8007094:	f7ff ff8e 	bl	8006fb4 <std>
 8007098:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800709c:	2202      	movs	r2, #2
 800709e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070a2:	2112      	movs	r1, #18
 80070a4:	f7ff bf86 	b.w	8006fb4 <std>
 80070a8:	20025d7c 	.word	0x20025d7c
 80070ac:	20025c44 	.word	0x20025c44
 80070b0:	08007021 	.word	0x08007021

080070b4 <__sfp_lock_acquire>:
 80070b4:	4801      	ldr	r0, [pc, #4]	@ (80070bc <__sfp_lock_acquire+0x8>)
 80070b6:	f000 b8e2 	b.w	800727e <__retarget_lock_acquire_recursive>
 80070ba:	bf00      	nop
 80070bc:	20025d81 	.word	0x20025d81

080070c0 <__sfp_lock_release>:
 80070c0:	4801      	ldr	r0, [pc, #4]	@ (80070c8 <__sfp_lock_release+0x8>)
 80070c2:	f000 b8dd 	b.w	8007280 <__retarget_lock_release_recursive>
 80070c6:	bf00      	nop
 80070c8:	20025d81 	.word	0x20025d81

080070cc <__sinit>:
 80070cc:	b510      	push	{r4, lr}
 80070ce:	4604      	mov	r4, r0
 80070d0:	f7ff fff0 	bl	80070b4 <__sfp_lock_acquire>
 80070d4:	6a23      	ldr	r3, [r4, #32]
 80070d6:	b11b      	cbz	r3, 80070e0 <__sinit+0x14>
 80070d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070dc:	f7ff bff0 	b.w	80070c0 <__sfp_lock_release>
 80070e0:	4b04      	ldr	r3, [pc, #16]	@ (80070f4 <__sinit+0x28>)
 80070e2:	6223      	str	r3, [r4, #32]
 80070e4:	4b04      	ldr	r3, [pc, #16]	@ (80070f8 <__sinit+0x2c>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d1f5      	bne.n	80070d8 <__sinit+0xc>
 80070ec:	f7ff ffc4 	bl	8007078 <global_stdio_init.part.0>
 80070f0:	e7f2      	b.n	80070d8 <__sinit+0xc>
 80070f2:	bf00      	nop
 80070f4:	08007039 	.word	0x08007039
 80070f8:	20025d7c 	.word	0x20025d7c

080070fc <_fwalk_sglue>:
 80070fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007100:	4607      	mov	r7, r0
 8007102:	4688      	mov	r8, r1
 8007104:	4614      	mov	r4, r2
 8007106:	2600      	movs	r6, #0
 8007108:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800710c:	f1b9 0901 	subs.w	r9, r9, #1
 8007110:	d505      	bpl.n	800711e <_fwalk_sglue+0x22>
 8007112:	6824      	ldr	r4, [r4, #0]
 8007114:	2c00      	cmp	r4, #0
 8007116:	d1f7      	bne.n	8007108 <_fwalk_sglue+0xc>
 8007118:	4630      	mov	r0, r6
 800711a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800711e:	89ab      	ldrh	r3, [r5, #12]
 8007120:	2b01      	cmp	r3, #1
 8007122:	d907      	bls.n	8007134 <_fwalk_sglue+0x38>
 8007124:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007128:	3301      	adds	r3, #1
 800712a:	d003      	beq.n	8007134 <_fwalk_sglue+0x38>
 800712c:	4629      	mov	r1, r5
 800712e:	4638      	mov	r0, r7
 8007130:	47c0      	blx	r8
 8007132:	4306      	orrs	r6, r0
 8007134:	3568      	adds	r5, #104	@ 0x68
 8007136:	e7e9      	b.n	800710c <_fwalk_sglue+0x10>

08007138 <iprintf>:
 8007138:	b40f      	push	{r0, r1, r2, r3}
 800713a:	b507      	push	{r0, r1, r2, lr}
 800713c:	4906      	ldr	r1, [pc, #24]	@ (8007158 <iprintf+0x20>)
 800713e:	ab04      	add	r3, sp, #16
 8007140:	6808      	ldr	r0, [r1, #0]
 8007142:	f853 2b04 	ldr.w	r2, [r3], #4
 8007146:	6881      	ldr	r1, [r0, #8]
 8007148:	9301      	str	r3, [sp, #4]
 800714a:	f000 fa1b 	bl	8007584 <_vfiprintf_r>
 800714e:	b003      	add	sp, #12
 8007150:	f85d eb04 	ldr.w	lr, [sp], #4
 8007154:	b004      	add	sp, #16
 8007156:	4770      	bx	lr
 8007158:	20000030 	.word	0x20000030

0800715c <_puts_r>:
 800715c:	6a03      	ldr	r3, [r0, #32]
 800715e:	b570      	push	{r4, r5, r6, lr}
 8007160:	6884      	ldr	r4, [r0, #8]
 8007162:	4605      	mov	r5, r0
 8007164:	460e      	mov	r6, r1
 8007166:	b90b      	cbnz	r3, 800716c <_puts_r+0x10>
 8007168:	f7ff ffb0 	bl	80070cc <__sinit>
 800716c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800716e:	07db      	lsls	r3, r3, #31
 8007170:	d405      	bmi.n	800717e <_puts_r+0x22>
 8007172:	89a3      	ldrh	r3, [r4, #12]
 8007174:	0598      	lsls	r0, r3, #22
 8007176:	d402      	bmi.n	800717e <_puts_r+0x22>
 8007178:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800717a:	f000 f880 	bl	800727e <__retarget_lock_acquire_recursive>
 800717e:	89a3      	ldrh	r3, [r4, #12]
 8007180:	0719      	lsls	r1, r3, #28
 8007182:	d502      	bpl.n	800718a <_puts_r+0x2e>
 8007184:	6923      	ldr	r3, [r4, #16]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d135      	bne.n	80071f6 <_puts_r+0x9a>
 800718a:	4621      	mov	r1, r4
 800718c:	4628      	mov	r0, r5
 800718e:	f000 fea7 	bl	8007ee0 <__swsetup_r>
 8007192:	b380      	cbz	r0, 80071f6 <_puts_r+0x9a>
 8007194:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8007198:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800719a:	07da      	lsls	r2, r3, #31
 800719c:	d405      	bmi.n	80071aa <_puts_r+0x4e>
 800719e:	89a3      	ldrh	r3, [r4, #12]
 80071a0:	059b      	lsls	r3, r3, #22
 80071a2:	d402      	bmi.n	80071aa <_puts_r+0x4e>
 80071a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80071a6:	f000 f86b 	bl	8007280 <__retarget_lock_release_recursive>
 80071aa:	4628      	mov	r0, r5
 80071ac:	bd70      	pop	{r4, r5, r6, pc}
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	da04      	bge.n	80071bc <_puts_r+0x60>
 80071b2:	69a2      	ldr	r2, [r4, #24]
 80071b4:	429a      	cmp	r2, r3
 80071b6:	dc17      	bgt.n	80071e8 <_puts_r+0x8c>
 80071b8:	290a      	cmp	r1, #10
 80071ba:	d015      	beq.n	80071e8 <_puts_r+0x8c>
 80071bc:	6823      	ldr	r3, [r4, #0]
 80071be:	1c5a      	adds	r2, r3, #1
 80071c0:	6022      	str	r2, [r4, #0]
 80071c2:	7019      	strb	r1, [r3, #0]
 80071c4:	68a3      	ldr	r3, [r4, #8]
 80071c6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80071ca:	3b01      	subs	r3, #1
 80071cc:	60a3      	str	r3, [r4, #8]
 80071ce:	2900      	cmp	r1, #0
 80071d0:	d1ed      	bne.n	80071ae <_puts_r+0x52>
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	da11      	bge.n	80071fa <_puts_r+0x9e>
 80071d6:	4622      	mov	r2, r4
 80071d8:	210a      	movs	r1, #10
 80071da:	4628      	mov	r0, r5
 80071dc:	f000 fe41 	bl	8007e62 <__swbuf_r>
 80071e0:	3001      	adds	r0, #1
 80071e2:	d0d7      	beq.n	8007194 <_puts_r+0x38>
 80071e4:	250a      	movs	r5, #10
 80071e6:	e7d7      	b.n	8007198 <_puts_r+0x3c>
 80071e8:	4622      	mov	r2, r4
 80071ea:	4628      	mov	r0, r5
 80071ec:	f000 fe39 	bl	8007e62 <__swbuf_r>
 80071f0:	3001      	adds	r0, #1
 80071f2:	d1e7      	bne.n	80071c4 <_puts_r+0x68>
 80071f4:	e7ce      	b.n	8007194 <_puts_r+0x38>
 80071f6:	3e01      	subs	r6, #1
 80071f8:	e7e4      	b.n	80071c4 <_puts_r+0x68>
 80071fa:	6823      	ldr	r3, [r4, #0]
 80071fc:	1c5a      	adds	r2, r3, #1
 80071fe:	6022      	str	r2, [r4, #0]
 8007200:	220a      	movs	r2, #10
 8007202:	701a      	strb	r2, [r3, #0]
 8007204:	e7ee      	b.n	80071e4 <_puts_r+0x88>
	...

08007208 <puts>:
 8007208:	4b02      	ldr	r3, [pc, #8]	@ (8007214 <puts+0xc>)
 800720a:	4601      	mov	r1, r0
 800720c:	6818      	ldr	r0, [r3, #0]
 800720e:	f7ff bfa5 	b.w	800715c <_puts_r>
 8007212:	bf00      	nop
 8007214:	20000030 	.word	0x20000030

08007218 <memset>:
 8007218:	4402      	add	r2, r0
 800721a:	4603      	mov	r3, r0
 800721c:	4293      	cmp	r3, r2
 800721e:	d100      	bne.n	8007222 <memset+0xa>
 8007220:	4770      	bx	lr
 8007222:	f803 1b01 	strb.w	r1, [r3], #1
 8007226:	e7f9      	b.n	800721c <memset+0x4>

08007228 <__errno>:
 8007228:	4b01      	ldr	r3, [pc, #4]	@ (8007230 <__errno+0x8>)
 800722a:	6818      	ldr	r0, [r3, #0]
 800722c:	4770      	bx	lr
 800722e:	bf00      	nop
 8007230:	20000030 	.word	0x20000030

08007234 <__libc_init_array>:
 8007234:	b570      	push	{r4, r5, r6, lr}
 8007236:	4d0d      	ldr	r5, [pc, #52]	@ (800726c <__libc_init_array+0x38>)
 8007238:	4c0d      	ldr	r4, [pc, #52]	@ (8007270 <__libc_init_array+0x3c>)
 800723a:	1b64      	subs	r4, r4, r5
 800723c:	10a4      	asrs	r4, r4, #2
 800723e:	2600      	movs	r6, #0
 8007240:	42a6      	cmp	r6, r4
 8007242:	d109      	bne.n	8007258 <__libc_init_array+0x24>
 8007244:	4d0b      	ldr	r5, [pc, #44]	@ (8007274 <__libc_init_array+0x40>)
 8007246:	4c0c      	ldr	r4, [pc, #48]	@ (8007278 <__libc_init_array+0x44>)
 8007248:	f000 fff4 	bl	8008234 <_init>
 800724c:	1b64      	subs	r4, r4, r5
 800724e:	10a4      	asrs	r4, r4, #2
 8007250:	2600      	movs	r6, #0
 8007252:	42a6      	cmp	r6, r4
 8007254:	d105      	bne.n	8007262 <__libc_init_array+0x2e>
 8007256:	bd70      	pop	{r4, r5, r6, pc}
 8007258:	f855 3b04 	ldr.w	r3, [r5], #4
 800725c:	4798      	blx	r3
 800725e:	3601      	adds	r6, #1
 8007260:	e7ee      	b.n	8007240 <__libc_init_array+0xc>
 8007262:	f855 3b04 	ldr.w	r3, [r5], #4
 8007266:	4798      	blx	r3
 8007268:	3601      	adds	r6, #1
 800726a:	e7f2      	b.n	8007252 <__libc_init_array+0x1e>
 800726c:	0800a104 	.word	0x0800a104
 8007270:	0800a104 	.word	0x0800a104
 8007274:	0800a104 	.word	0x0800a104
 8007278:	0800a108 	.word	0x0800a108

0800727c <__retarget_lock_init_recursive>:
 800727c:	4770      	bx	lr

0800727e <__retarget_lock_acquire_recursive>:
 800727e:	4770      	bx	lr

08007280 <__retarget_lock_release_recursive>:
 8007280:	4770      	bx	lr

08007282 <__ssputs_r>:
 8007282:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007286:	688e      	ldr	r6, [r1, #8]
 8007288:	461f      	mov	r7, r3
 800728a:	42be      	cmp	r6, r7
 800728c:	680b      	ldr	r3, [r1, #0]
 800728e:	4682      	mov	sl, r0
 8007290:	460c      	mov	r4, r1
 8007292:	4690      	mov	r8, r2
 8007294:	d82d      	bhi.n	80072f2 <__ssputs_r+0x70>
 8007296:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800729a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800729e:	d026      	beq.n	80072ee <__ssputs_r+0x6c>
 80072a0:	6965      	ldr	r5, [r4, #20]
 80072a2:	6909      	ldr	r1, [r1, #16]
 80072a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80072a8:	eba3 0901 	sub.w	r9, r3, r1
 80072ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80072b0:	1c7b      	adds	r3, r7, #1
 80072b2:	444b      	add	r3, r9
 80072b4:	106d      	asrs	r5, r5, #1
 80072b6:	429d      	cmp	r5, r3
 80072b8:	bf38      	it	cc
 80072ba:	461d      	movcc	r5, r3
 80072bc:	0553      	lsls	r3, r2, #21
 80072be:	d527      	bpl.n	8007310 <__ssputs_r+0x8e>
 80072c0:	4629      	mov	r1, r5
 80072c2:	f000 fa99 	bl	80077f8 <_malloc_r>
 80072c6:	4606      	mov	r6, r0
 80072c8:	b360      	cbz	r0, 8007324 <__ssputs_r+0xa2>
 80072ca:	6921      	ldr	r1, [r4, #16]
 80072cc:	464a      	mov	r2, r9
 80072ce:	f000 ff51 	bl	8008174 <memcpy>
 80072d2:	89a3      	ldrh	r3, [r4, #12]
 80072d4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80072d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072dc:	81a3      	strh	r3, [r4, #12]
 80072de:	6126      	str	r6, [r4, #16]
 80072e0:	6165      	str	r5, [r4, #20]
 80072e2:	444e      	add	r6, r9
 80072e4:	eba5 0509 	sub.w	r5, r5, r9
 80072e8:	6026      	str	r6, [r4, #0]
 80072ea:	60a5      	str	r5, [r4, #8]
 80072ec:	463e      	mov	r6, r7
 80072ee:	42be      	cmp	r6, r7
 80072f0:	d900      	bls.n	80072f4 <__ssputs_r+0x72>
 80072f2:	463e      	mov	r6, r7
 80072f4:	6820      	ldr	r0, [r4, #0]
 80072f6:	4632      	mov	r2, r6
 80072f8:	4641      	mov	r1, r8
 80072fa:	f000 fea9 	bl	8008050 <memmove>
 80072fe:	68a3      	ldr	r3, [r4, #8]
 8007300:	1b9b      	subs	r3, r3, r6
 8007302:	60a3      	str	r3, [r4, #8]
 8007304:	6823      	ldr	r3, [r4, #0]
 8007306:	4433      	add	r3, r6
 8007308:	6023      	str	r3, [r4, #0]
 800730a:	2000      	movs	r0, #0
 800730c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007310:	462a      	mov	r2, r5
 8007312:	f000 fd78 	bl	8007e06 <_realloc_r>
 8007316:	4606      	mov	r6, r0
 8007318:	2800      	cmp	r0, #0
 800731a:	d1e0      	bne.n	80072de <__ssputs_r+0x5c>
 800731c:	6921      	ldr	r1, [r4, #16]
 800731e:	4650      	mov	r0, sl
 8007320:	f000 ff36 	bl	8008190 <_free_r>
 8007324:	230c      	movs	r3, #12
 8007326:	f8ca 3000 	str.w	r3, [sl]
 800732a:	89a3      	ldrh	r3, [r4, #12]
 800732c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007330:	81a3      	strh	r3, [r4, #12]
 8007332:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007336:	e7e9      	b.n	800730c <__ssputs_r+0x8a>

08007338 <_svfiprintf_r>:
 8007338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800733c:	4698      	mov	r8, r3
 800733e:	898b      	ldrh	r3, [r1, #12]
 8007340:	061b      	lsls	r3, r3, #24
 8007342:	b09d      	sub	sp, #116	@ 0x74
 8007344:	4607      	mov	r7, r0
 8007346:	460d      	mov	r5, r1
 8007348:	4614      	mov	r4, r2
 800734a:	d510      	bpl.n	800736e <_svfiprintf_r+0x36>
 800734c:	690b      	ldr	r3, [r1, #16]
 800734e:	b973      	cbnz	r3, 800736e <_svfiprintf_r+0x36>
 8007350:	2140      	movs	r1, #64	@ 0x40
 8007352:	f000 fa51 	bl	80077f8 <_malloc_r>
 8007356:	6028      	str	r0, [r5, #0]
 8007358:	6128      	str	r0, [r5, #16]
 800735a:	b930      	cbnz	r0, 800736a <_svfiprintf_r+0x32>
 800735c:	230c      	movs	r3, #12
 800735e:	603b      	str	r3, [r7, #0]
 8007360:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007364:	b01d      	add	sp, #116	@ 0x74
 8007366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800736a:	2340      	movs	r3, #64	@ 0x40
 800736c:	616b      	str	r3, [r5, #20]
 800736e:	2300      	movs	r3, #0
 8007370:	9309      	str	r3, [sp, #36]	@ 0x24
 8007372:	2320      	movs	r3, #32
 8007374:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007378:	f8cd 800c 	str.w	r8, [sp, #12]
 800737c:	2330      	movs	r3, #48	@ 0x30
 800737e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800751c <_svfiprintf_r+0x1e4>
 8007382:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007386:	f04f 0901 	mov.w	r9, #1
 800738a:	4623      	mov	r3, r4
 800738c:	469a      	mov	sl, r3
 800738e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007392:	b10a      	cbz	r2, 8007398 <_svfiprintf_r+0x60>
 8007394:	2a25      	cmp	r2, #37	@ 0x25
 8007396:	d1f9      	bne.n	800738c <_svfiprintf_r+0x54>
 8007398:	ebba 0b04 	subs.w	fp, sl, r4
 800739c:	d00b      	beq.n	80073b6 <_svfiprintf_r+0x7e>
 800739e:	465b      	mov	r3, fp
 80073a0:	4622      	mov	r2, r4
 80073a2:	4629      	mov	r1, r5
 80073a4:	4638      	mov	r0, r7
 80073a6:	f7ff ff6c 	bl	8007282 <__ssputs_r>
 80073aa:	3001      	adds	r0, #1
 80073ac:	f000 80a7 	beq.w	80074fe <_svfiprintf_r+0x1c6>
 80073b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073b2:	445a      	add	r2, fp
 80073b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80073b6:	f89a 3000 	ldrb.w	r3, [sl]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	f000 809f 	beq.w	80074fe <_svfiprintf_r+0x1c6>
 80073c0:	2300      	movs	r3, #0
 80073c2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80073c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073ca:	f10a 0a01 	add.w	sl, sl, #1
 80073ce:	9304      	str	r3, [sp, #16]
 80073d0:	9307      	str	r3, [sp, #28]
 80073d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80073d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80073d8:	4654      	mov	r4, sl
 80073da:	2205      	movs	r2, #5
 80073dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073e0:	484e      	ldr	r0, [pc, #312]	@ (800751c <_svfiprintf_r+0x1e4>)
 80073e2:	f7f8 ff0d 	bl	8000200 <memchr>
 80073e6:	9a04      	ldr	r2, [sp, #16]
 80073e8:	b9d8      	cbnz	r0, 8007422 <_svfiprintf_r+0xea>
 80073ea:	06d0      	lsls	r0, r2, #27
 80073ec:	bf44      	itt	mi
 80073ee:	2320      	movmi	r3, #32
 80073f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073f4:	0711      	lsls	r1, r2, #28
 80073f6:	bf44      	itt	mi
 80073f8:	232b      	movmi	r3, #43	@ 0x2b
 80073fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073fe:	f89a 3000 	ldrb.w	r3, [sl]
 8007402:	2b2a      	cmp	r3, #42	@ 0x2a
 8007404:	d015      	beq.n	8007432 <_svfiprintf_r+0xfa>
 8007406:	9a07      	ldr	r2, [sp, #28]
 8007408:	4654      	mov	r4, sl
 800740a:	2000      	movs	r0, #0
 800740c:	f04f 0c0a 	mov.w	ip, #10
 8007410:	4621      	mov	r1, r4
 8007412:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007416:	3b30      	subs	r3, #48	@ 0x30
 8007418:	2b09      	cmp	r3, #9
 800741a:	d94b      	bls.n	80074b4 <_svfiprintf_r+0x17c>
 800741c:	b1b0      	cbz	r0, 800744c <_svfiprintf_r+0x114>
 800741e:	9207      	str	r2, [sp, #28]
 8007420:	e014      	b.n	800744c <_svfiprintf_r+0x114>
 8007422:	eba0 0308 	sub.w	r3, r0, r8
 8007426:	fa09 f303 	lsl.w	r3, r9, r3
 800742a:	4313      	orrs	r3, r2
 800742c:	9304      	str	r3, [sp, #16]
 800742e:	46a2      	mov	sl, r4
 8007430:	e7d2      	b.n	80073d8 <_svfiprintf_r+0xa0>
 8007432:	9b03      	ldr	r3, [sp, #12]
 8007434:	1d19      	adds	r1, r3, #4
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	9103      	str	r1, [sp, #12]
 800743a:	2b00      	cmp	r3, #0
 800743c:	bfbb      	ittet	lt
 800743e:	425b      	neglt	r3, r3
 8007440:	f042 0202 	orrlt.w	r2, r2, #2
 8007444:	9307      	strge	r3, [sp, #28]
 8007446:	9307      	strlt	r3, [sp, #28]
 8007448:	bfb8      	it	lt
 800744a:	9204      	strlt	r2, [sp, #16]
 800744c:	7823      	ldrb	r3, [r4, #0]
 800744e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007450:	d10a      	bne.n	8007468 <_svfiprintf_r+0x130>
 8007452:	7863      	ldrb	r3, [r4, #1]
 8007454:	2b2a      	cmp	r3, #42	@ 0x2a
 8007456:	d132      	bne.n	80074be <_svfiprintf_r+0x186>
 8007458:	9b03      	ldr	r3, [sp, #12]
 800745a:	1d1a      	adds	r2, r3, #4
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	9203      	str	r2, [sp, #12]
 8007460:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007464:	3402      	adds	r4, #2
 8007466:	9305      	str	r3, [sp, #20]
 8007468:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800752c <_svfiprintf_r+0x1f4>
 800746c:	7821      	ldrb	r1, [r4, #0]
 800746e:	2203      	movs	r2, #3
 8007470:	4650      	mov	r0, sl
 8007472:	f7f8 fec5 	bl	8000200 <memchr>
 8007476:	b138      	cbz	r0, 8007488 <_svfiprintf_r+0x150>
 8007478:	9b04      	ldr	r3, [sp, #16]
 800747a:	eba0 000a 	sub.w	r0, r0, sl
 800747e:	2240      	movs	r2, #64	@ 0x40
 8007480:	4082      	lsls	r2, r0
 8007482:	4313      	orrs	r3, r2
 8007484:	3401      	adds	r4, #1
 8007486:	9304      	str	r3, [sp, #16]
 8007488:	f814 1b01 	ldrb.w	r1, [r4], #1
 800748c:	4824      	ldr	r0, [pc, #144]	@ (8007520 <_svfiprintf_r+0x1e8>)
 800748e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007492:	2206      	movs	r2, #6
 8007494:	f7f8 feb4 	bl	8000200 <memchr>
 8007498:	2800      	cmp	r0, #0
 800749a:	d036      	beq.n	800750a <_svfiprintf_r+0x1d2>
 800749c:	4b21      	ldr	r3, [pc, #132]	@ (8007524 <_svfiprintf_r+0x1ec>)
 800749e:	bb1b      	cbnz	r3, 80074e8 <_svfiprintf_r+0x1b0>
 80074a0:	9b03      	ldr	r3, [sp, #12]
 80074a2:	3307      	adds	r3, #7
 80074a4:	f023 0307 	bic.w	r3, r3, #7
 80074a8:	3308      	adds	r3, #8
 80074aa:	9303      	str	r3, [sp, #12]
 80074ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074ae:	4433      	add	r3, r6
 80074b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80074b2:	e76a      	b.n	800738a <_svfiprintf_r+0x52>
 80074b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80074b8:	460c      	mov	r4, r1
 80074ba:	2001      	movs	r0, #1
 80074bc:	e7a8      	b.n	8007410 <_svfiprintf_r+0xd8>
 80074be:	2300      	movs	r3, #0
 80074c0:	3401      	adds	r4, #1
 80074c2:	9305      	str	r3, [sp, #20]
 80074c4:	4619      	mov	r1, r3
 80074c6:	f04f 0c0a 	mov.w	ip, #10
 80074ca:	4620      	mov	r0, r4
 80074cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074d0:	3a30      	subs	r2, #48	@ 0x30
 80074d2:	2a09      	cmp	r2, #9
 80074d4:	d903      	bls.n	80074de <_svfiprintf_r+0x1a6>
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d0c6      	beq.n	8007468 <_svfiprintf_r+0x130>
 80074da:	9105      	str	r1, [sp, #20]
 80074dc:	e7c4      	b.n	8007468 <_svfiprintf_r+0x130>
 80074de:	fb0c 2101 	mla	r1, ip, r1, r2
 80074e2:	4604      	mov	r4, r0
 80074e4:	2301      	movs	r3, #1
 80074e6:	e7f0      	b.n	80074ca <_svfiprintf_r+0x192>
 80074e8:	ab03      	add	r3, sp, #12
 80074ea:	9300      	str	r3, [sp, #0]
 80074ec:	462a      	mov	r2, r5
 80074ee:	4b0e      	ldr	r3, [pc, #56]	@ (8007528 <_svfiprintf_r+0x1f0>)
 80074f0:	a904      	add	r1, sp, #16
 80074f2:	4638      	mov	r0, r7
 80074f4:	f3af 8000 	nop.w
 80074f8:	1c42      	adds	r2, r0, #1
 80074fa:	4606      	mov	r6, r0
 80074fc:	d1d6      	bne.n	80074ac <_svfiprintf_r+0x174>
 80074fe:	89ab      	ldrh	r3, [r5, #12]
 8007500:	065b      	lsls	r3, r3, #25
 8007502:	f53f af2d 	bmi.w	8007360 <_svfiprintf_r+0x28>
 8007506:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007508:	e72c      	b.n	8007364 <_svfiprintf_r+0x2c>
 800750a:	ab03      	add	r3, sp, #12
 800750c:	9300      	str	r3, [sp, #0]
 800750e:	462a      	mov	r2, r5
 8007510:	4b05      	ldr	r3, [pc, #20]	@ (8007528 <_svfiprintf_r+0x1f0>)
 8007512:	a904      	add	r1, sp, #16
 8007514:	4638      	mov	r0, r7
 8007516:	f000 fa5d 	bl	80079d4 <_printf_i>
 800751a:	e7ed      	b.n	80074f8 <_svfiprintf_r+0x1c0>
 800751c:	0800a0c8 	.word	0x0800a0c8
 8007520:	0800a0d2 	.word	0x0800a0d2
 8007524:	00000000 	.word	0x00000000
 8007528:	08007283 	.word	0x08007283
 800752c:	0800a0ce 	.word	0x0800a0ce

08007530 <__sfputc_r>:
 8007530:	6893      	ldr	r3, [r2, #8]
 8007532:	3b01      	subs	r3, #1
 8007534:	2b00      	cmp	r3, #0
 8007536:	b410      	push	{r4}
 8007538:	6093      	str	r3, [r2, #8]
 800753a:	da08      	bge.n	800754e <__sfputc_r+0x1e>
 800753c:	6994      	ldr	r4, [r2, #24]
 800753e:	42a3      	cmp	r3, r4
 8007540:	db01      	blt.n	8007546 <__sfputc_r+0x16>
 8007542:	290a      	cmp	r1, #10
 8007544:	d103      	bne.n	800754e <__sfputc_r+0x1e>
 8007546:	f85d 4b04 	ldr.w	r4, [sp], #4
 800754a:	f000 bc8a 	b.w	8007e62 <__swbuf_r>
 800754e:	6813      	ldr	r3, [r2, #0]
 8007550:	1c58      	adds	r0, r3, #1
 8007552:	6010      	str	r0, [r2, #0]
 8007554:	7019      	strb	r1, [r3, #0]
 8007556:	4608      	mov	r0, r1
 8007558:	f85d 4b04 	ldr.w	r4, [sp], #4
 800755c:	4770      	bx	lr

0800755e <__sfputs_r>:
 800755e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007560:	4606      	mov	r6, r0
 8007562:	460f      	mov	r7, r1
 8007564:	4614      	mov	r4, r2
 8007566:	18d5      	adds	r5, r2, r3
 8007568:	42ac      	cmp	r4, r5
 800756a:	d101      	bne.n	8007570 <__sfputs_r+0x12>
 800756c:	2000      	movs	r0, #0
 800756e:	e007      	b.n	8007580 <__sfputs_r+0x22>
 8007570:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007574:	463a      	mov	r2, r7
 8007576:	4630      	mov	r0, r6
 8007578:	f7ff ffda 	bl	8007530 <__sfputc_r>
 800757c:	1c43      	adds	r3, r0, #1
 800757e:	d1f3      	bne.n	8007568 <__sfputs_r+0xa>
 8007580:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007584 <_vfiprintf_r>:
 8007584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007588:	460d      	mov	r5, r1
 800758a:	b09d      	sub	sp, #116	@ 0x74
 800758c:	4614      	mov	r4, r2
 800758e:	4698      	mov	r8, r3
 8007590:	4606      	mov	r6, r0
 8007592:	b118      	cbz	r0, 800759c <_vfiprintf_r+0x18>
 8007594:	6a03      	ldr	r3, [r0, #32]
 8007596:	b90b      	cbnz	r3, 800759c <_vfiprintf_r+0x18>
 8007598:	f7ff fd98 	bl	80070cc <__sinit>
 800759c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800759e:	07d9      	lsls	r1, r3, #31
 80075a0:	d405      	bmi.n	80075ae <_vfiprintf_r+0x2a>
 80075a2:	89ab      	ldrh	r3, [r5, #12]
 80075a4:	059a      	lsls	r2, r3, #22
 80075a6:	d402      	bmi.n	80075ae <_vfiprintf_r+0x2a>
 80075a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80075aa:	f7ff fe68 	bl	800727e <__retarget_lock_acquire_recursive>
 80075ae:	89ab      	ldrh	r3, [r5, #12]
 80075b0:	071b      	lsls	r3, r3, #28
 80075b2:	d501      	bpl.n	80075b8 <_vfiprintf_r+0x34>
 80075b4:	692b      	ldr	r3, [r5, #16]
 80075b6:	b99b      	cbnz	r3, 80075e0 <_vfiprintf_r+0x5c>
 80075b8:	4629      	mov	r1, r5
 80075ba:	4630      	mov	r0, r6
 80075bc:	f000 fc90 	bl	8007ee0 <__swsetup_r>
 80075c0:	b170      	cbz	r0, 80075e0 <_vfiprintf_r+0x5c>
 80075c2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80075c4:	07dc      	lsls	r4, r3, #31
 80075c6:	d504      	bpl.n	80075d2 <_vfiprintf_r+0x4e>
 80075c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80075cc:	b01d      	add	sp, #116	@ 0x74
 80075ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075d2:	89ab      	ldrh	r3, [r5, #12]
 80075d4:	0598      	lsls	r0, r3, #22
 80075d6:	d4f7      	bmi.n	80075c8 <_vfiprintf_r+0x44>
 80075d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80075da:	f7ff fe51 	bl	8007280 <__retarget_lock_release_recursive>
 80075de:	e7f3      	b.n	80075c8 <_vfiprintf_r+0x44>
 80075e0:	2300      	movs	r3, #0
 80075e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80075e4:	2320      	movs	r3, #32
 80075e6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80075ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80075ee:	2330      	movs	r3, #48	@ 0x30
 80075f0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80077a0 <_vfiprintf_r+0x21c>
 80075f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80075f8:	f04f 0901 	mov.w	r9, #1
 80075fc:	4623      	mov	r3, r4
 80075fe:	469a      	mov	sl, r3
 8007600:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007604:	b10a      	cbz	r2, 800760a <_vfiprintf_r+0x86>
 8007606:	2a25      	cmp	r2, #37	@ 0x25
 8007608:	d1f9      	bne.n	80075fe <_vfiprintf_r+0x7a>
 800760a:	ebba 0b04 	subs.w	fp, sl, r4
 800760e:	d00b      	beq.n	8007628 <_vfiprintf_r+0xa4>
 8007610:	465b      	mov	r3, fp
 8007612:	4622      	mov	r2, r4
 8007614:	4629      	mov	r1, r5
 8007616:	4630      	mov	r0, r6
 8007618:	f7ff ffa1 	bl	800755e <__sfputs_r>
 800761c:	3001      	adds	r0, #1
 800761e:	f000 80a7 	beq.w	8007770 <_vfiprintf_r+0x1ec>
 8007622:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007624:	445a      	add	r2, fp
 8007626:	9209      	str	r2, [sp, #36]	@ 0x24
 8007628:	f89a 3000 	ldrb.w	r3, [sl]
 800762c:	2b00      	cmp	r3, #0
 800762e:	f000 809f 	beq.w	8007770 <_vfiprintf_r+0x1ec>
 8007632:	2300      	movs	r3, #0
 8007634:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007638:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800763c:	f10a 0a01 	add.w	sl, sl, #1
 8007640:	9304      	str	r3, [sp, #16]
 8007642:	9307      	str	r3, [sp, #28]
 8007644:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007648:	931a      	str	r3, [sp, #104]	@ 0x68
 800764a:	4654      	mov	r4, sl
 800764c:	2205      	movs	r2, #5
 800764e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007652:	4853      	ldr	r0, [pc, #332]	@ (80077a0 <_vfiprintf_r+0x21c>)
 8007654:	f7f8 fdd4 	bl	8000200 <memchr>
 8007658:	9a04      	ldr	r2, [sp, #16]
 800765a:	b9d8      	cbnz	r0, 8007694 <_vfiprintf_r+0x110>
 800765c:	06d1      	lsls	r1, r2, #27
 800765e:	bf44      	itt	mi
 8007660:	2320      	movmi	r3, #32
 8007662:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007666:	0713      	lsls	r3, r2, #28
 8007668:	bf44      	itt	mi
 800766a:	232b      	movmi	r3, #43	@ 0x2b
 800766c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007670:	f89a 3000 	ldrb.w	r3, [sl]
 8007674:	2b2a      	cmp	r3, #42	@ 0x2a
 8007676:	d015      	beq.n	80076a4 <_vfiprintf_r+0x120>
 8007678:	9a07      	ldr	r2, [sp, #28]
 800767a:	4654      	mov	r4, sl
 800767c:	2000      	movs	r0, #0
 800767e:	f04f 0c0a 	mov.w	ip, #10
 8007682:	4621      	mov	r1, r4
 8007684:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007688:	3b30      	subs	r3, #48	@ 0x30
 800768a:	2b09      	cmp	r3, #9
 800768c:	d94b      	bls.n	8007726 <_vfiprintf_r+0x1a2>
 800768e:	b1b0      	cbz	r0, 80076be <_vfiprintf_r+0x13a>
 8007690:	9207      	str	r2, [sp, #28]
 8007692:	e014      	b.n	80076be <_vfiprintf_r+0x13a>
 8007694:	eba0 0308 	sub.w	r3, r0, r8
 8007698:	fa09 f303 	lsl.w	r3, r9, r3
 800769c:	4313      	orrs	r3, r2
 800769e:	9304      	str	r3, [sp, #16]
 80076a0:	46a2      	mov	sl, r4
 80076a2:	e7d2      	b.n	800764a <_vfiprintf_r+0xc6>
 80076a4:	9b03      	ldr	r3, [sp, #12]
 80076a6:	1d19      	adds	r1, r3, #4
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	9103      	str	r1, [sp, #12]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	bfbb      	ittet	lt
 80076b0:	425b      	neglt	r3, r3
 80076b2:	f042 0202 	orrlt.w	r2, r2, #2
 80076b6:	9307      	strge	r3, [sp, #28]
 80076b8:	9307      	strlt	r3, [sp, #28]
 80076ba:	bfb8      	it	lt
 80076bc:	9204      	strlt	r2, [sp, #16]
 80076be:	7823      	ldrb	r3, [r4, #0]
 80076c0:	2b2e      	cmp	r3, #46	@ 0x2e
 80076c2:	d10a      	bne.n	80076da <_vfiprintf_r+0x156>
 80076c4:	7863      	ldrb	r3, [r4, #1]
 80076c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80076c8:	d132      	bne.n	8007730 <_vfiprintf_r+0x1ac>
 80076ca:	9b03      	ldr	r3, [sp, #12]
 80076cc:	1d1a      	adds	r2, r3, #4
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	9203      	str	r2, [sp, #12]
 80076d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80076d6:	3402      	adds	r4, #2
 80076d8:	9305      	str	r3, [sp, #20]
 80076da:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80077b0 <_vfiprintf_r+0x22c>
 80076de:	7821      	ldrb	r1, [r4, #0]
 80076e0:	2203      	movs	r2, #3
 80076e2:	4650      	mov	r0, sl
 80076e4:	f7f8 fd8c 	bl	8000200 <memchr>
 80076e8:	b138      	cbz	r0, 80076fa <_vfiprintf_r+0x176>
 80076ea:	9b04      	ldr	r3, [sp, #16]
 80076ec:	eba0 000a 	sub.w	r0, r0, sl
 80076f0:	2240      	movs	r2, #64	@ 0x40
 80076f2:	4082      	lsls	r2, r0
 80076f4:	4313      	orrs	r3, r2
 80076f6:	3401      	adds	r4, #1
 80076f8:	9304      	str	r3, [sp, #16]
 80076fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076fe:	4829      	ldr	r0, [pc, #164]	@ (80077a4 <_vfiprintf_r+0x220>)
 8007700:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007704:	2206      	movs	r2, #6
 8007706:	f7f8 fd7b 	bl	8000200 <memchr>
 800770a:	2800      	cmp	r0, #0
 800770c:	d03f      	beq.n	800778e <_vfiprintf_r+0x20a>
 800770e:	4b26      	ldr	r3, [pc, #152]	@ (80077a8 <_vfiprintf_r+0x224>)
 8007710:	bb1b      	cbnz	r3, 800775a <_vfiprintf_r+0x1d6>
 8007712:	9b03      	ldr	r3, [sp, #12]
 8007714:	3307      	adds	r3, #7
 8007716:	f023 0307 	bic.w	r3, r3, #7
 800771a:	3308      	adds	r3, #8
 800771c:	9303      	str	r3, [sp, #12]
 800771e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007720:	443b      	add	r3, r7
 8007722:	9309      	str	r3, [sp, #36]	@ 0x24
 8007724:	e76a      	b.n	80075fc <_vfiprintf_r+0x78>
 8007726:	fb0c 3202 	mla	r2, ip, r2, r3
 800772a:	460c      	mov	r4, r1
 800772c:	2001      	movs	r0, #1
 800772e:	e7a8      	b.n	8007682 <_vfiprintf_r+0xfe>
 8007730:	2300      	movs	r3, #0
 8007732:	3401      	adds	r4, #1
 8007734:	9305      	str	r3, [sp, #20]
 8007736:	4619      	mov	r1, r3
 8007738:	f04f 0c0a 	mov.w	ip, #10
 800773c:	4620      	mov	r0, r4
 800773e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007742:	3a30      	subs	r2, #48	@ 0x30
 8007744:	2a09      	cmp	r2, #9
 8007746:	d903      	bls.n	8007750 <_vfiprintf_r+0x1cc>
 8007748:	2b00      	cmp	r3, #0
 800774a:	d0c6      	beq.n	80076da <_vfiprintf_r+0x156>
 800774c:	9105      	str	r1, [sp, #20]
 800774e:	e7c4      	b.n	80076da <_vfiprintf_r+0x156>
 8007750:	fb0c 2101 	mla	r1, ip, r1, r2
 8007754:	4604      	mov	r4, r0
 8007756:	2301      	movs	r3, #1
 8007758:	e7f0      	b.n	800773c <_vfiprintf_r+0x1b8>
 800775a:	ab03      	add	r3, sp, #12
 800775c:	9300      	str	r3, [sp, #0]
 800775e:	462a      	mov	r2, r5
 8007760:	4b12      	ldr	r3, [pc, #72]	@ (80077ac <_vfiprintf_r+0x228>)
 8007762:	a904      	add	r1, sp, #16
 8007764:	4630      	mov	r0, r6
 8007766:	f3af 8000 	nop.w
 800776a:	4607      	mov	r7, r0
 800776c:	1c78      	adds	r0, r7, #1
 800776e:	d1d6      	bne.n	800771e <_vfiprintf_r+0x19a>
 8007770:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007772:	07d9      	lsls	r1, r3, #31
 8007774:	d405      	bmi.n	8007782 <_vfiprintf_r+0x1fe>
 8007776:	89ab      	ldrh	r3, [r5, #12]
 8007778:	059a      	lsls	r2, r3, #22
 800777a:	d402      	bmi.n	8007782 <_vfiprintf_r+0x1fe>
 800777c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800777e:	f7ff fd7f 	bl	8007280 <__retarget_lock_release_recursive>
 8007782:	89ab      	ldrh	r3, [r5, #12]
 8007784:	065b      	lsls	r3, r3, #25
 8007786:	f53f af1f 	bmi.w	80075c8 <_vfiprintf_r+0x44>
 800778a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800778c:	e71e      	b.n	80075cc <_vfiprintf_r+0x48>
 800778e:	ab03      	add	r3, sp, #12
 8007790:	9300      	str	r3, [sp, #0]
 8007792:	462a      	mov	r2, r5
 8007794:	4b05      	ldr	r3, [pc, #20]	@ (80077ac <_vfiprintf_r+0x228>)
 8007796:	a904      	add	r1, sp, #16
 8007798:	4630      	mov	r0, r6
 800779a:	f000 f91b 	bl	80079d4 <_printf_i>
 800779e:	e7e4      	b.n	800776a <_vfiprintf_r+0x1e6>
 80077a0:	0800a0c8 	.word	0x0800a0c8
 80077a4:	0800a0d2 	.word	0x0800a0d2
 80077a8:	00000000 	.word	0x00000000
 80077ac:	0800755f 	.word	0x0800755f
 80077b0:	0800a0ce 	.word	0x0800a0ce

080077b4 <sbrk_aligned>:
 80077b4:	b570      	push	{r4, r5, r6, lr}
 80077b6:	4e0f      	ldr	r6, [pc, #60]	@ (80077f4 <sbrk_aligned+0x40>)
 80077b8:	460c      	mov	r4, r1
 80077ba:	6831      	ldr	r1, [r6, #0]
 80077bc:	4605      	mov	r5, r0
 80077be:	b911      	cbnz	r1, 80077c6 <sbrk_aligned+0x12>
 80077c0:	f000 fc94 	bl	80080ec <_sbrk_r>
 80077c4:	6030      	str	r0, [r6, #0]
 80077c6:	4621      	mov	r1, r4
 80077c8:	4628      	mov	r0, r5
 80077ca:	f000 fc8f 	bl	80080ec <_sbrk_r>
 80077ce:	1c43      	adds	r3, r0, #1
 80077d0:	d103      	bne.n	80077da <sbrk_aligned+0x26>
 80077d2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80077d6:	4620      	mov	r0, r4
 80077d8:	bd70      	pop	{r4, r5, r6, pc}
 80077da:	1cc4      	adds	r4, r0, #3
 80077dc:	f024 0403 	bic.w	r4, r4, #3
 80077e0:	42a0      	cmp	r0, r4
 80077e2:	d0f8      	beq.n	80077d6 <sbrk_aligned+0x22>
 80077e4:	1a21      	subs	r1, r4, r0
 80077e6:	4628      	mov	r0, r5
 80077e8:	f000 fc80 	bl	80080ec <_sbrk_r>
 80077ec:	3001      	adds	r0, #1
 80077ee:	d1f2      	bne.n	80077d6 <sbrk_aligned+0x22>
 80077f0:	e7ef      	b.n	80077d2 <sbrk_aligned+0x1e>
 80077f2:	bf00      	nop
 80077f4:	20025d84 	.word	0x20025d84

080077f8 <_malloc_r>:
 80077f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077fc:	1ccd      	adds	r5, r1, #3
 80077fe:	f025 0503 	bic.w	r5, r5, #3
 8007802:	3508      	adds	r5, #8
 8007804:	2d0c      	cmp	r5, #12
 8007806:	bf38      	it	cc
 8007808:	250c      	movcc	r5, #12
 800780a:	2d00      	cmp	r5, #0
 800780c:	4606      	mov	r6, r0
 800780e:	db01      	blt.n	8007814 <_malloc_r+0x1c>
 8007810:	42a9      	cmp	r1, r5
 8007812:	d904      	bls.n	800781e <_malloc_r+0x26>
 8007814:	230c      	movs	r3, #12
 8007816:	6033      	str	r3, [r6, #0]
 8007818:	2000      	movs	r0, #0
 800781a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800781e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80078f4 <_malloc_r+0xfc>
 8007822:	f000 faa1 	bl	8007d68 <__malloc_lock>
 8007826:	f8d8 3000 	ldr.w	r3, [r8]
 800782a:	461c      	mov	r4, r3
 800782c:	bb44      	cbnz	r4, 8007880 <_malloc_r+0x88>
 800782e:	4629      	mov	r1, r5
 8007830:	4630      	mov	r0, r6
 8007832:	f7ff ffbf 	bl	80077b4 <sbrk_aligned>
 8007836:	1c43      	adds	r3, r0, #1
 8007838:	4604      	mov	r4, r0
 800783a:	d158      	bne.n	80078ee <_malloc_r+0xf6>
 800783c:	f8d8 4000 	ldr.w	r4, [r8]
 8007840:	4627      	mov	r7, r4
 8007842:	2f00      	cmp	r7, #0
 8007844:	d143      	bne.n	80078ce <_malloc_r+0xd6>
 8007846:	2c00      	cmp	r4, #0
 8007848:	d04b      	beq.n	80078e2 <_malloc_r+0xea>
 800784a:	6823      	ldr	r3, [r4, #0]
 800784c:	4639      	mov	r1, r7
 800784e:	4630      	mov	r0, r6
 8007850:	eb04 0903 	add.w	r9, r4, r3
 8007854:	f000 fc4a 	bl	80080ec <_sbrk_r>
 8007858:	4581      	cmp	r9, r0
 800785a:	d142      	bne.n	80078e2 <_malloc_r+0xea>
 800785c:	6821      	ldr	r1, [r4, #0]
 800785e:	1a6d      	subs	r5, r5, r1
 8007860:	4629      	mov	r1, r5
 8007862:	4630      	mov	r0, r6
 8007864:	f7ff ffa6 	bl	80077b4 <sbrk_aligned>
 8007868:	3001      	adds	r0, #1
 800786a:	d03a      	beq.n	80078e2 <_malloc_r+0xea>
 800786c:	6823      	ldr	r3, [r4, #0]
 800786e:	442b      	add	r3, r5
 8007870:	6023      	str	r3, [r4, #0]
 8007872:	f8d8 3000 	ldr.w	r3, [r8]
 8007876:	685a      	ldr	r2, [r3, #4]
 8007878:	bb62      	cbnz	r2, 80078d4 <_malloc_r+0xdc>
 800787a:	f8c8 7000 	str.w	r7, [r8]
 800787e:	e00f      	b.n	80078a0 <_malloc_r+0xa8>
 8007880:	6822      	ldr	r2, [r4, #0]
 8007882:	1b52      	subs	r2, r2, r5
 8007884:	d420      	bmi.n	80078c8 <_malloc_r+0xd0>
 8007886:	2a0b      	cmp	r2, #11
 8007888:	d917      	bls.n	80078ba <_malloc_r+0xc2>
 800788a:	1961      	adds	r1, r4, r5
 800788c:	42a3      	cmp	r3, r4
 800788e:	6025      	str	r5, [r4, #0]
 8007890:	bf18      	it	ne
 8007892:	6059      	strne	r1, [r3, #4]
 8007894:	6863      	ldr	r3, [r4, #4]
 8007896:	bf08      	it	eq
 8007898:	f8c8 1000 	streq.w	r1, [r8]
 800789c:	5162      	str	r2, [r4, r5]
 800789e:	604b      	str	r3, [r1, #4]
 80078a0:	4630      	mov	r0, r6
 80078a2:	f000 fa67 	bl	8007d74 <__malloc_unlock>
 80078a6:	f104 000b 	add.w	r0, r4, #11
 80078aa:	1d23      	adds	r3, r4, #4
 80078ac:	f020 0007 	bic.w	r0, r0, #7
 80078b0:	1ac2      	subs	r2, r0, r3
 80078b2:	bf1c      	itt	ne
 80078b4:	1a1b      	subne	r3, r3, r0
 80078b6:	50a3      	strne	r3, [r4, r2]
 80078b8:	e7af      	b.n	800781a <_malloc_r+0x22>
 80078ba:	6862      	ldr	r2, [r4, #4]
 80078bc:	42a3      	cmp	r3, r4
 80078be:	bf0c      	ite	eq
 80078c0:	f8c8 2000 	streq.w	r2, [r8]
 80078c4:	605a      	strne	r2, [r3, #4]
 80078c6:	e7eb      	b.n	80078a0 <_malloc_r+0xa8>
 80078c8:	4623      	mov	r3, r4
 80078ca:	6864      	ldr	r4, [r4, #4]
 80078cc:	e7ae      	b.n	800782c <_malloc_r+0x34>
 80078ce:	463c      	mov	r4, r7
 80078d0:	687f      	ldr	r7, [r7, #4]
 80078d2:	e7b6      	b.n	8007842 <_malloc_r+0x4a>
 80078d4:	461a      	mov	r2, r3
 80078d6:	685b      	ldr	r3, [r3, #4]
 80078d8:	42a3      	cmp	r3, r4
 80078da:	d1fb      	bne.n	80078d4 <_malloc_r+0xdc>
 80078dc:	2300      	movs	r3, #0
 80078de:	6053      	str	r3, [r2, #4]
 80078e0:	e7de      	b.n	80078a0 <_malloc_r+0xa8>
 80078e2:	230c      	movs	r3, #12
 80078e4:	6033      	str	r3, [r6, #0]
 80078e6:	4630      	mov	r0, r6
 80078e8:	f000 fa44 	bl	8007d74 <__malloc_unlock>
 80078ec:	e794      	b.n	8007818 <_malloc_r+0x20>
 80078ee:	6005      	str	r5, [r0, #0]
 80078f0:	e7d6      	b.n	80078a0 <_malloc_r+0xa8>
 80078f2:	bf00      	nop
 80078f4:	20025d88 	.word	0x20025d88

080078f8 <_printf_common>:
 80078f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078fc:	4616      	mov	r6, r2
 80078fe:	4698      	mov	r8, r3
 8007900:	688a      	ldr	r2, [r1, #8]
 8007902:	690b      	ldr	r3, [r1, #16]
 8007904:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007908:	4293      	cmp	r3, r2
 800790a:	bfb8      	it	lt
 800790c:	4613      	movlt	r3, r2
 800790e:	6033      	str	r3, [r6, #0]
 8007910:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007914:	4607      	mov	r7, r0
 8007916:	460c      	mov	r4, r1
 8007918:	b10a      	cbz	r2, 800791e <_printf_common+0x26>
 800791a:	3301      	adds	r3, #1
 800791c:	6033      	str	r3, [r6, #0]
 800791e:	6823      	ldr	r3, [r4, #0]
 8007920:	0699      	lsls	r1, r3, #26
 8007922:	bf42      	ittt	mi
 8007924:	6833      	ldrmi	r3, [r6, #0]
 8007926:	3302      	addmi	r3, #2
 8007928:	6033      	strmi	r3, [r6, #0]
 800792a:	6825      	ldr	r5, [r4, #0]
 800792c:	f015 0506 	ands.w	r5, r5, #6
 8007930:	d106      	bne.n	8007940 <_printf_common+0x48>
 8007932:	f104 0a19 	add.w	sl, r4, #25
 8007936:	68e3      	ldr	r3, [r4, #12]
 8007938:	6832      	ldr	r2, [r6, #0]
 800793a:	1a9b      	subs	r3, r3, r2
 800793c:	42ab      	cmp	r3, r5
 800793e:	dc26      	bgt.n	800798e <_printf_common+0x96>
 8007940:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007944:	6822      	ldr	r2, [r4, #0]
 8007946:	3b00      	subs	r3, #0
 8007948:	bf18      	it	ne
 800794a:	2301      	movne	r3, #1
 800794c:	0692      	lsls	r2, r2, #26
 800794e:	d42b      	bmi.n	80079a8 <_printf_common+0xb0>
 8007950:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007954:	4641      	mov	r1, r8
 8007956:	4638      	mov	r0, r7
 8007958:	47c8      	blx	r9
 800795a:	3001      	adds	r0, #1
 800795c:	d01e      	beq.n	800799c <_printf_common+0xa4>
 800795e:	6823      	ldr	r3, [r4, #0]
 8007960:	6922      	ldr	r2, [r4, #16]
 8007962:	f003 0306 	and.w	r3, r3, #6
 8007966:	2b04      	cmp	r3, #4
 8007968:	bf02      	ittt	eq
 800796a:	68e5      	ldreq	r5, [r4, #12]
 800796c:	6833      	ldreq	r3, [r6, #0]
 800796e:	1aed      	subeq	r5, r5, r3
 8007970:	68a3      	ldr	r3, [r4, #8]
 8007972:	bf0c      	ite	eq
 8007974:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007978:	2500      	movne	r5, #0
 800797a:	4293      	cmp	r3, r2
 800797c:	bfc4      	itt	gt
 800797e:	1a9b      	subgt	r3, r3, r2
 8007980:	18ed      	addgt	r5, r5, r3
 8007982:	2600      	movs	r6, #0
 8007984:	341a      	adds	r4, #26
 8007986:	42b5      	cmp	r5, r6
 8007988:	d11a      	bne.n	80079c0 <_printf_common+0xc8>
 800798a:	2000      	movs	r0, #0
 800798c:	e008      	b.n	80079a0 <_printf_common+0xa8>
 800798e:	2301      	movs	r3, #1
 8007990:	4652      	mov	r2, sl
 8007992:	4641      	mov	r1, r8
 8007994:	4638      	mov	r0, r7
 8007996:	47c8      	blx	r9
 8007998:	3001      	adds	r0, #1
 800799a:	d103      	bne.n	80079a4 <_printf_common+0xac>
 800799c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80079a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079a4:	3501      	adds	r5, #1
 80079a6:	e7c6      	b.n	8007936 <_printf_common+0x3e>
 80079a8:	18e1      	adds	r1, r4, r3
 80079aa:	1c5a      	adds	r2, r3, #1
 80079ac:	2030      	movs	r0, #48	@ 0x30
 80079ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80079b2:	4422      	add	r2, r4
 80079b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80079b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80079bc:	3302      	adds	r3, #2
 80079be:	e7c7      	b.n	8007950 <_printf_common+0x58>
 80079c0:	2301      	movs	r3, #1
 80079c2:	4622      	mov	r2, r4
 80079c4:	4641      	mov	r1, r8
 80079c6:	4638      	mov	r0, r7
 80079c8:	47c8      	blx	r9
 80079ca:	3001      	adds	r0, #1
 80079cc:	d0e6      	beq.n	800799c <_printf_common+0xa4>
 80079ce:	3601      	adds	r6, #1
 80079d0:	e7d9      	b.n	8007986 <_printf_common+0x8e>
	...

080079d4 <_printf_i>:
 80079d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079d8:	7e0f      	ldrb	r7, [r1, #24]
 80079da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80079dc:	2f78      	cmp	r7, #120	@ 0x78
 80079de:	4691      	mov	r9, r2
 80079e0:	4680      	mov	r8, r0
 80079e2:	460c      	mov	r4, r1
 80079e4:	469a      	mov	sl, r3
 80079e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80079ea:	d807      	bhi.n	80079fc <_printf_i+0x28>
 80079ec:	2f62      	cmp	r7, #98	@ 0x62
 80079ee:	d80a      	bhi.n	8007a06 <_printf_i+0x32>
 80079f0:	2f00      	cmp	r7, #0
 80079f2:	f000 80d1 	beq.w	8007b98 <_printf_i+0x1c4>
 80079f6:	2f58      	cmp	r7, #88	@ 0x58
 80079f8:	f000 80b8 	beq.w	8007b6c <_printf_i+0x198>
 80079fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007a04:	e03a      	b.n	8007a7c <_printf_i+0xa8>
 8007a06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007a0a:	2b15      	cmp	r3, #21
 8007a0c:	d8f6      	bhi.n	80079fc <_printf_i+0x28>
 8007a0e:	a101      	add	r1, pc, #4	@ (adr r1, 8007a14 <_printf_i+0x40>)
 8007a10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a14:	08007a6d 	.word	0x08007a6d
 8007a18:	08007a81 	.word	0x08007a81
 8007a1c:	080079fd 	.word	0x080079fd
 8007a20:	080079fd 	.word	0x080079fd
 8007a24:	080079fd 	.word	0x080079fd
 8007a28:	080079fd 	.word	0x080079fd
 8007a2c:	08007a81 	.word	0x08007a81
 8007a30:	080079fd 	.word	0x080079fd
 8007a34:	080079fd 	.word	0x080079fd
 8007a38:	080079fd 	.word	0x080079fd
 8007a3c:	080079fd 	.word	0x080079fd
 8007a40:	08007b7f 	.word	0x08007b7f
 8007a44:	08007aab 	.word	0x08007aab
 8007a48:	08007b39 	.word	0x08007b39
 8007a4c:	080079fd 	.word	0x080079fd
 8007a50:	080079fd 	.word	0x080079fd
 8007a54:	08007ba1 	.word	0x08007ba1
 8007a58:	080079fd 	.word	0x080079fd
 8007a5c:	08007aab 	.word	0x08007aab
 8007a60:	080079fd 	.word	0x080079fd
 8007a64:	080079fd 	.word	0x080079fd
 8007a68:	08007b41 	.word	0x08007b41
 8007a6c:	6833      	ldr	r3, [r6, #0]
 8007a6e:	1d1a      	adds	r2, r3, #4
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	6032      	str	r2, [r6, #0]
 8007a74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	e09c      	b.n	8007bba <_printf_i+0x1e6>
 8007a80:	6833      	ldr	r3, [r6, #0]
 8007a82:	6820      	ldr	r0, [r4, #0]
 8007a84:	1d19      	adds	r1, r3, #4
 8007a86:	6031      	str	r1, [r6, #0]
 8007a88:	0606      	lsls	r6, r0, #24
 8007a8a:	d501      	bpl.n	8007a90 <_printf_i+0xbc>
 8007a8c:	681d      	ldr	r5, [r3, #0]
 8007a8e:	e003      	b.n	8007a98 <_printf_i+0xc4>
 8007a90:	0645      	lsls	r5, r0, #25
 8007a92:	d5fb      	bpl.n	8007a8c <_printf_i+0xb8>
 8007a94:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007a98:	2d00      	cmp	r5, #0
 8007a9a:	da03      	bge.n	8007aa4 <_printf_i+0xd0>
 8007a9c:	232d      	movs	r3, #45	@ 0x2d
 8007a9e:	426d      	negs	r5, r5
 8007aa0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007aa4:	4858      	ldr	r0, [pc, #352]	@ (8007c08 <_printf_i+0x234>)
 8007aa6:	230a      	movs	r3, #10
 8007aa8:	e011      	b.n	8007ace <_printf_i+0xfa>
 8007aaa:	6821      	ldr	r1, [r4, #0]
 8007aac:	6833      	ldr	r3, [r6, #0]
 8007aae:	0608      	lsls	r0, r1, #24
 8007ab0:	f853 5b04 	ldr.w	r5, [r3], #4
 8007ab4:	d402      	bmi.n	8007abc <_printf_i+0xe8>
 8007ab6:	0649      	lsls	r1, r1, #25
 8007ab8:	bf48      	it	mi
 8007aba:	b2ad      	uxthmi	r5, r5
 8007abc:	2f6f      	cmp	r7, #111	@ 0x6f
 8007abe:	4852      	ldr	r0, [pc, #328]	@ (8007c08 <_printf_i+0x234>)
 8007ac0:	6033      	str	r3, [r6, #0]
 8007ac2:	bf14      	ite	ne
 8007ac4:	230a      	movne	r3, #10
 8007ac6:	2308      	moveq	r3, #8
 8007ac8:	2100      	movs	r1, #0
 8007aca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007ace:	6866      	ldr	r6, [r4, #4]
 8007ad0:	60a6      	str	r6, [r4, #8]
 8007ad2:	2e00      	cmp	r6, #0
 8007ad4:	db05      	blt.n	8007ae2 <_printf_i+0x10e>
 8007ad6:	6821      	ldr	r1, [r4, #0]
 8007ad8:	432e      	orrs	r6, r5
 8007ada:	f021 0104 	bic.w	r1, r1, #4
 8007ade:	6021      	str	r1, [r4, #0]
 8007ae0:	d04b      	beq.n	8007b7a <_printf_i+0x1a6>
 8007ae2:	4616      	mov	r6, r2
 8007ae4:	fbb5 f1f3 	udiv	r1, r5, r3
 8007ae8:	fb03 5711 	mls	r7, r3, r1, r5
 8007aec:	5dc7      	ldrb	r7, [r0, r7]
 8007aee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007af2:	462f      	mov	r7, r5
 8007af4:	42bb      	cmp	r3, r7
 8007af6:	460d      	mov	r5, r1
 8007af8:	d9f4      	bls.n	8007ae4 <_printf_i+0x110>
 8007afa:	2b08      	cmp	r3, #8
 8007afc:	d10b      	bne.n	8007b16 <_printf_i+0x142>
 8007afe:	6823      	ldr	r3, [r4, #0]
 8007b00:	07df      	lsls	r7, r3, #31
 8007b02:	d508      	bpl.n	8007b16 <_printf_i+0x142>
 8007b04:	6923      	ldr	r3, [r4, #16]
 8007b06:	6861      	ldr	r1, [r4, #4]
 8007b08:	4299      	cmp	r1, r3
 8007b0a:	bfde      	ittt	le
 8007b0c:	2330      	movle	r3, #48	@ 0x30
 8007b0e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007b12:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007b16:	1b92      	subs	r2, r2, r6
 8007b18:	6122      	str	r2, [r4, #16]
 8007b1a:	f8cd a000 	str.w	sl, [sp]
 8007b1e:	464b      	mov	r3, r9
 8007b20:	aa03      	add	r2, sp, #12
 8007b22:	4621      	mov	r1, r4
 8007b24:	4640      	mov	r0, r8
 8007b26:	f7ff fee7 	bl	80078f8 <_printf_common>
 8007b2a:	3001      	adds	r0, #1
 8007b2c:	d14a      	bne.n	8007bc4 <_printf_i+0x1f0>
 8007b2e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007b32:	b004      	add	sp, #16
 8007b34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b38:	6823      	ldr	r3, [r4, #0]
 8007b3a:	f043 0320 	orr.w	r3, r3, #32
 8007b3e:	6023      	str	r3, [r4, #0]
 8007b40:	4832      	ldr	r0, [pc, #200]	@ (8007c0c <_printf_i+0x238>)
 8007b42:	2778      	movs	r7, #120	@ 0x78
 8007b44:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007b48:	6823      	ldr	r3, [r4, #0]
 8007b4a:	6831      	ldr	r1, [r6, #0]
 8007b4c:	061f      	lsls	r7, r3, #24
 8007b4e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b52:	d402      	bmi.n	8007b5a <_printf_i+0x186>
 8007b54:	065f      	lsls	r7, r3, #25
 8007b56:	bf48      	it	mi
 8007b58:	b2ad      	uxthmi	r5, r5
 8007b5a:	6031      	str	r1, [r6, #0]
 8007b5c:	07d9      	lsls	r1, r3, #31
 8007b5e:	bf44      	itt	mi
 8007b60:	f043 0320 	orrmi.w	r3, r3, #32
 8007b64:	6023      	strmi	r3, [r4, #0]
 8007b66:	b11d      	cbz	r5, 8007b70 <_printf_i+0x19c>
 8007b68:	2310      	movs	r3, #16
 8007b6a:	e7ad      	b.n	8007ac8 <_printf_i+0xf4>
 8007b6c:	4826      	ldr	r0, [pc, #152]	@ (8007c08 <_printf_i+0x234>)
 8007b6e:	e7e9      	b.n	8007b44 <_printf_i+0x170>
 8007b70:	6823      	ldr	r3, [r4, #0]
 8007b72:	f023 0320 	bic.w	r3, r3, #32
 8007b76:	6023      	str	r3, [r4, #0]
 8007b78:	e7f6      	b.n	8007b68 <_printf_i+0x194>
 8007b7a:	4616      	mov	r6, r2
 8007b7c:	e7bd      	b.n	8007afa <_printf_i+0x126>
 8007b7e:	6833      	ldr	r3, [r6, #0]
 8007b80:	6825      	ldr	r5, [r4, #0]
 8007b82:	6961      	ldr	r1, [r4, #20]
 8007b84:	1d18      	adds	r0, r3, #4
 8007b86:	6030      	str	r0, [r6, #0]
 8007b88:	062e      	lsls	r6, r5, #24
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	d501      	bpl.n	8007b92 <_printf_i+0x1be>
 8007b8e:	6019      	str	r1, [r3, #0]
 8007b90:	e002      	b.n	8007b98 <_printf_i+0x1c4>
 8007b92:	0668      	lsls	r0, r5, #25
 8007b94:	d5fb      	bpl.n	8007b8e <_printf_i+0x1ba>
 8007b96:	8019      	strh	r1, [r3, #0]
 8007b98:	2300      	movs	r3, #0
 8007b9a:	6123      	str	r3, [r4, #16]
 8007b9c:	4616      	mov	r6, r2
 8007b9e:	e7bc      	b.n	8007b1a <_printf_i+0x146>
 8007ba0:	6833      	ldr	r3, [r6, #0]
 8007ba2:	1d1a      	adds	r2, r3, #4
 8007ba4:	6032      	str	r2, [r6, #0]
 8007ba6:	681e      	ldr	r6, [r3, #0]
 8007ba8:	6862      	ldr	r2, [r4, #4]
 8007baa:	2100      	movs	r1, #0
 8007bac:	4630      	mov	r0, r6
 8007bae:	f7f8 fb27 	bl	8000200 <memchr>
 8007bb2:	b108      	cbz	r0, 8007bb8 <_printf_i+0x1e4>
 8007bb4:	1b80      	subs	r0, r0, r6
 8007bb6:	6060      	str	r0, [r4, #4]
 8007bb8:	6863      	ldr	r3, [r4, #4]
 8007bba:	6123      	str	r3, [r4, #16]
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bc2:	e7aa      	b.n	8007b1a <_printf_i+0x146>
 8007bc4:	6923      	ldr	r3, [r4, #16]
 8007bc6:	4632      	mov	r2, r6
 8007bc8:	4649      	mov	r1, r9
 8007bca:	4640      	mov	r0, r8
 8007bcc:	47d0      	blx	sl
 8007bce:	3001      	adds	r0, #1
 8007bd0:	d0ad      	beq.n	8007b2e <_printf_i+0x15a>
 8007bd2:	6823      	ldr	r3, [r4, #0]
 8007bd4:	079b      	lsls	r3, r3, #30
 8007bd6:	d413      	bmi.n	8007c00 <_printf_i+0x22c>
 8007bd8:	68e0      	ldr	r0, [r4, #12]
 8007bda:	9b03      	ldr	r3, [sp, #12]
 8007bdc:	4298      	cmp	r0, r3
 8007bde:	bfb8      	it	lt
 8007be0:	4618      	movlt	r0, r3
 8007be2:	e7a6      	b.n	8007b32 <_printf_i+0x15e>
 8007be4:	2301      	movs	r3, #1
 8007be6:	4632      	mov	r2, r6
 8007be8:	4649      	mov	r1, r9
 8007bea:	4640      	mov	r0, r8
 8007bec:	47d0      	blx	sl
 8007bee:	3001      	adds	r0, #1
 8007bf0:	d09d      	beq.n	8007b2e <_printf_i+0x15a>
 8007bf2:	3501      	adds	r5, #1
 8007bf4:	68e3      	ldr	r3, [r4, #12]
 8007bf6:	9903      	ldr	r1, [sp, #12]
 8007bf8:	1a5b      	subs	r3, r3, r1
 8007bfa:	42ab      	cmp	r3, r5
 8007bfc:	dcf2      	bgt.n	8007be4 <_printf_i+0x210>
 8007bfe:	e7eb      	b.n	8007bd8 <_printf_i+0x204>
 8007c00:	2500      	movs	r5, #0
 8007c02:	f104 0619 	add.w	r6, r4, #25
 8007c06:	e7f5      	b.n	8007bf4 <_printf_i+0x220>
 8007c08:	0800a0d9 	.word	0x0800a0d9
 8007c0c:	0800a0ea 	.word	0x0800a0ea

08007c10 <__sflush_r>:
 8007c10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007c14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c18:	0716      	lsls	r6, r2, #28
 8007c1a:	4605      	mov	r5, r0
 8007c1c:	460c      	mov	r4, r1
 8007c1e:	d454      	bmi.n	8007cca <__sflush_r+0xba>
 8007c20:	684b      	ldr	r3, [r1, #4]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	dc02      	bgt.n	8007c2c <__sflush_r+0x1c>
 8007c26:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	dd48      	ble.n	8007cbe <__sflush_r+0xae>
 8007c2c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c2e:	2e00      	cmp	r6, #0
 8007c30:	d045      	beq.n	8007cbe <__sflush_r+0xae>
 8007c32:	2300      	movs	r3, #0
 8007c34:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007c38:	682f      	ldr	r7, [r5, #0]
 8007c3a:	6a21      	ldr	r1, [r4, #32]
 8007c3c:	602b      	str	r3, [r5, #0]
 8007c3e:	d030      	beq.n	8007ca2 <__sflush_r+0x92>
 8007c40:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007c42:	89a3      	ldrh	r3, [r4, #12]
 8007c44:	0759      	lsls	r1, r3, #29
 8007c46:	d505      	bpl.n	8007c54 <__sflush_r+0x44>
 8007c48:	6863      	ldr	r3, [r4, #4]
 8007c4a:	1ad2      	subs	r2, r2, r3
 8007c4c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007c4e:	b10b      	cbz	r3, 8007c54 <__sflush_r+0x44>
 8007c50:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007c52:	1ad2      	subs	r2, r2, r3
 8007c54:	2300      	movs	r3, #0
 8007c56:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c58:	6a21      	ldr	r1, [r4, #32]
 8007c5a:	4628      	mov	r0, r5
 8007c5c:	47b0      	blx	r6
 8007c5e:	1c43      	adds	r3, r0, #1
 8007c60:	89a3      	ldrh	r3, [r4, #12]
 8007c62:	d106      	bne.n	8007c72 <__sflush_r+0x62>
 8007c64:	6829      	ldr	r1, [r5, #0]
 8007c66:	291d      	cmp	r1, #29
 8007c68:	d82b      	bhi.n	8007cc2 <__sflush_r+0xb2>
 8007c6a:	4a2a      	ldr	r2, [pc, #168]	@ (8007d14 <__sflush_r+0x104>)
 8007c6c:	40ca      	lsrs	r2, r1
 8007c6e:	07d6      	lsls	r6, r2, #31
 8007c70:	d527      	bpl.n	8007cc2 <__sflush_r+0xb2>
 8007c72:	2200      	movs	r2, #0
 8007c74:	6062      	str	r2, [r4, #4]
 8007c76:	04d9      	lsls	r1, r3, #19
 8007c78:	6922      	ldr	r2, [r4, #16]
 8007c7a:	6022      	str	r2, [r4, #0]
 8007c7c:	d504      	bpl.n	8007c88 <__sflush_r+0x78>
 8007c7e:	1c42      	adds	r2, r0, #1
 8007c80:	d101      	bne.n	8007c86 <__sflush_r+0x76>
 8007c82:	682b      	ldr	r3, [r5, #0]
 8007c84:	b903      	cbnz	r3, 8007c88 <__sflush_r+0x78>
 8007c86:	6560      	str	r0, [r4, #84]	@ 0x54
 8007c88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c8a:	602f      	str	r7, [r5, #0]
 8007c8c:	b1b9      	cbz	r1, 8007cbe <__sflush_r+0xae>
 8007c8e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c92:	4299      	cmp	r1, r3
 8007c94:	d002      	beq.n	8007c9c <__sflush_r+0x8c>
 8007c96:	4628      	mov	r0, r5
 8007c98:	f000 fa7a 	bl	8008190 <_free_r>
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ca0:	e00d      	b.n	8007cbe <__sflush_r+0xae>
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	4628      	mov	r0, r5
 8007ca6:	47b0      	blx	r6
 8007ca8:	4602      	mov	r2, r0
 8007caa:	1c50      	adds	r0, r2, #1
 8007cac:	d1c9      	bne.n	8007c42 <__sflush_r+0x32>
 8007cae:	682b      	ldr	r3, [r5, #0]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d0c6      	beq.n	8007c42 <__sflush_r+0x32>
 8007cb4:	2b1d      	cmp	r3, #29
 8007cb6:	d001      	beq.n	8007cbc <__sflush_r+0xac>
 8007cb8:	2b16      	cmp	r3, #22
 8007cba:	d11e      	bne.n	8007cfa <__sflush_r+0xea>
 8007cbc:	602f      	str	r7, [r5, #0]
 8007cbe:	2000      	movs	r0, #0
 8007cc0:	e022      	b.n	8007d08 <__sflush_r+0xf8>
 8007cc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cc6:	b21b      	sxth	r3, r3
 8007cc8:	e01b      	b.n	8007d02 <__sflush_r+0xf2>
 8007cca:	690f      	ldr	r7, [r1, #16]
 8007ccc:	2f00      	cmp	r7, #0
 8007cce:	d0f6      	beq.n	8007cbe <__sflush_r+0xae>
 8007cd0:	0793      	lsls	r3, r2, #30
 8007cd2:	680e      	ldr	r6, [r1, #0]
 8007cd4:	bf08      	it	eq
 8007cd6:	694b      	ldreq	r3, [r1, #20]
 8007cd8:	600f      	str	r7, [r1, #0]
 8007cda:	bf18      	it	ne
 8007cdc:	2300      	movne	r3, #0
 8007cde:	eba6 0807 	sub.w	r8, r6, r7
 8007ce2:	608b      	str	r3, [r1, #8]
 8007ce4:	f1b8 0f00 	cmp.w	r8, #0
 8007ce8:	dde9      	ble.n	8007cbe <__sflush_r+0xae>
 8007cea:	6a21      	ldr	r1, [r4, #32]
 8007cec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007cee:	4643      	mov	r3, r8
 8007cf0:	463a      	mov	r2, r7
 8007cf2:	4628      	mov	r0, r5
 8007cf4:	47b0      	blx	r6
 8007cf6:	2800      	cmp	r0, #0
 8007cf8:	dc08      	bgt.n	8007d0c <__sflush_r+0xfc>
 8007cfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d02:	81a3      	strh	r3, [r4, #12]
 8007d04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d0c:	4407      	add	r7, r0
 8007d0e:	eba8 0800 	sub.w	r8, r8, r0
 8007d12:	e7e7      	b.n	8007ce4 <__sflush_r+0xd4>
 8007d14:	20400001 	.word	0x20400001

08007d18 <_fflush_r>:
 8007d18:	b538      	push	{r3, r4, r5, lr}
 8007d1a:	690b      	ldr	r3, [r1, #16]
 8007d1c:	4605      	mov	r5, r0
 8007d1e:	460c      	mov	r4, r1
 8007d20:	b913      	cbnz	r3, 8007d28 <_fflush_r+0x10>
 8007d22:	2500      	movs	r5, #0
 8007d24:	4628      	mov	r0, r5
 8007d26:	bd38      	pop	{r3, r4, r5, pc}
 8007d28:	b118      	cbz	r0, 8007d32 <_fflush_r+0x1a>
 8007d2a:	6a03      	ldr	r3, [r0, #32]
 8007d2c:	b90b      	cbnz	r3, 8007d32 <_fflush_r+0x1a>
 8007d2e:	f7ff f9cd 	bl	80070cc <__sinit>
 8007d32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d0f3      	beq.n	8007d22 <_fflush_r+0xa>
 8007d3a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007d3c:	07d0      	lsls	r0, r2, #31
 8007d3e:	d404      	bmi.n	8007d4a <_fflush_r+0x32>
 8007d40:	0599      	lsls	r1, r3, #22
 8007d42:	d402      	bmi.n	8007d4a <_fflush_r+0x32>
 8007d44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d46:	f7ff fa9a 	bl	800727e <__retarget_lock_acquire_recursive>
 8007d4a:	4628      	mov	r0, r5
 8007d4c:	4621      	mov	r1, r4
 8007d4e:	f7ff ff5f 	bl	8007c10 <__sflush_r>
 8007d52:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d54:	07da      	lsls	r2, r3, #31
 8007d56:	4605      	mov	r5, r0
 8007d58:	d4e4      	bmi.n	8007d24 <_fflush_r+0xc>
 8007d5a:	89a3      	ldrh	r3, [r4, #12]
 8007d5c:	059b      	lsls	r3, r3, #22
 8007d5e:	d4e1      	bmi.n	8007d24 <_fflush_r+0xc>
 8007d60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d62:	f7ff fa8d 	bl	8007280 <__retarget_lock_release_recursive>
 8007d66:	e7dd      	b.n	8007d24 <_fflush_r+0xc>

08007d68 <__malloc_lock>:
 8007d68:	4801      	ldr	r0, [pc, #4]	@ (8007d70 <__malloc_lock+0x8>)
 8007d6a:	f7ff ba88 	b.w	800727e <__retarget_lock_acquire_recursive>
 8007d6e:	bf00      	nop
 8007d70:	20025d80 	.word	0x20025d80

08007d74 <__malloc_unlock>:
 8007d74:	4801      	ldr	r0, [pc, #4]	@ (8007d7c <__malloc_unlock+0x8>)
 8007d76:	f7ff ba83 	b.w	8007280 <__retarget_lock_release_recursive>
 8007d7a:	bf00      	nop
 8007d7c:	20025d80 	.word	0x20025d80

08007d80 <__sread>:
 8007d80:	b510      	push	{r4, lr}
 8007d82:	460c      	mov	r4, r1
 8007d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d88:	f000 f99e 	bl	80080c8 <_read_r>
 8007d8c:	2800      	cmp	r0, #0
 8007d8e:	bfab      	itete	ge
 8007d90:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007d92:	89a3      	ldrhlt	r3, [r4, #12]
 8007d94:	181b      	addge	r3, r3, r0
 8007d96:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007d9a:	bfac      	ite	ge
 8007d9c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007d9e:	81a3      	strhlt	r3, [r4, #12]
 8007da0:	bd10      	pop	{r4, pc}

08007da2 <__swrite>:
 8007da2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007da6:	461f      	mov	r7, r3
 8007da8:	898b      	ldrh	r3, [r1, #12]
 8007daa:	05db      	lsls	r3, r3, #23
 8007dac:	4605      	mov	r5, r0
 8007dae:	460c      	mov	r4, r1
 8007db0:	4616      	mov	r6, r2
 8007db2:	d505      	bpl.n	8007dc0 <__swrite+0x1e>
 8007db4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007db8:	2302      	movs	r3, #2
 8007dba:	2200      	movs	r2, #0
 8007dbc:	f000 f972 	bl	80080a4 <_lseek_r>
 8007dc0:	89a3      	ldrh	r3, [r4, #12]
 8007dc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007dc6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007dca:	81a3      	strh	r3, [r4, #12]
 8007dcc:	4632      	mov	r2, r6
 8007dce:	463b      	mov	r3, r7
 8007dd0:	4628      	mov	r0, r5
 8007dd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007dd6:	f000 b999 	b.w	800810c <_write_r>

08007dda <__sseek>:
 8007dda:	b510      	push	{r4, lr}
 8007ddc:	460c      	mov	r4, r1
 8007dde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007de2:	f000 f95f 	bl	80080a4 <_lseek_r>
 8007de6:	1c43      	adds	r3, r0, #1
 8007de8:	89a3      	ldrh	r3, [r4, #12]
 8007dea:	bf15      	itete	ne
 8007dec:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007dee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007df2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007df6:	81a3      	strheq	r3, [r4, #12]
 8007df8:	bf18      	it	ne
 8007dfa:	81a3      	strhne	r3, [r4, #12]
 8007dfc:	bd10      	pop	{r4, pc}

08007dfe <__sclose>:
 8007dfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e02:	f000 b995 	b.w	8008130 <_close_r>

08007e06 <_realloc_r>:
 8007e06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e0a:	4607      	mov	r7, r0
 8007e0c:	4614      	mov	r4, r2
 8007e0e:	460d      	mov	r5, r1
 8007e10:	b921      	cbnz	r1, 8007e1c <_realloc_r+0x16>
 8007e12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e16:	4611      	mov	r1, r2
 8007e18:	f7ff bcee 	b.w	80077f8 <_malloc_r>
 8007e1c:	b92a      	cbnz	r2, 8007e2a <_realloc_r+0x24>
 8007e1e:	f000 f9b7 	bl	8008190 <_free_r>
 8007e22:	4625      	mov	r5, r4
 8007e24:	4628      	mov	r0, r5
 8007e26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e2a:	f000 f9fb 	bl	8008224 <_malloc_usable_size_r>
 8007e2e:	4284      	cmp	r4, r0
 8007e30:	4606      	mov	r6, r0
 8007e32:	d802      	bhi.n	8007e3a <_realloc_r+0x34>
 8007e34:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007e38:	d8f4      	bhi.n	8007e24 <_realloc_r+0x1e>
 8007e3a:	4621      	mov	r1, r4
 8007e3c:	4638      	mov	r0, r7
 8007e3e:	f7ff fcdb 	bl	80077f8 <_malloc_r>
 8007e42:	4680      	mov	r8, r0
 8007e44:	b908      	cbnz	r0, 8007e4a <_realloc_r+0x44>
 8007e46:	4645      	mov	r5, r8
 8007e48:	e7ec      	b.n	8007e24 <_realloc_r+0x1e>
 8007e4a:	42b4      	cmp	r4, r6
 8007e4c:	4622      	mov	r2, r4
 8007e4e:	4629      	mov	r1, r5
 8007e50:	bf28      	it	cs
 8007e52:	4632      	movcs	r2, r6
 8007e54:	f000 f98e 	bl	8008174 <memcpy>
 8007e58:	4629      	mov	r1, r5
 8007e5a:	4638      	mov	r0, r7
 8007e5c:	f000 f998 	bl	8008190 <_free_r>
 8007e60:	e7f1      	b.n	8007e46 <_realloc_r+0x40>

08007e62 <__swbuf_r>:
 8007e62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e64:	460e      	mov	r6, r1
 8007e66:	4614      	mov	r4, r2
 8007e68:	4605      	mov	r5, r0
 8007e6a:	b118      	cbz	r0, 8007e74 <__swbuf_r+0x12>
 8007e6c:	6a03      	ldr	r3, [r0, #32]
 8007e6e:	b90b      	cbnz	r3, 8007e74 <__swbuf_r+0x12>
 8007e70:	f7ff f92c 	bl	80070cc <__sinit>
 8007e74:	69a3      	ldr	r3, [r4, #24]
 8007e76:	60a3      	str	r3, [r4, #8]
 8007e78:	89a3      	ldrh	r3, [r4, #12]
 8007e7a:	071a      	lsls	r2, r3, #28
 8007e7c:	d501      	bpl.n	8007e82 <__swbuf_r+0x20>
 8007e7e:	6923      	ldr	r3, [r4, #16]
 8007e80:	b943      	cbnz	r3, 8007e94 <__swbuf_r+0x32>
 8007e82:	4621      	mov	r1, r4
 8007e84:	4628      	mov	r0, r5
 8007e86:	f000 f82b 	bl	8007ee0 <__swsetup_r>
 8007e8a:	b118      	cbz	r0, 8007e94 <__swbuf_r+0x32>
 8007e8c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007e90:	4638      	mov	r0, r7
 8007e92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e94:	6823      	ldr	r3, [r4, #0]
 8007e96:	6922      	ldr	r2, [r4, #16]
 8007e98:	1a98      	subs	r0, r3, r2
 8007e9a:	6963      	ldr	r3, [r4, #20]
 8007e9c:	b2f6      	uxtb	r6, r6
 8007e9e:	4283      	cmp	r3, r0
 8007ea0:	4637      	mov	r7, r6
 8007ea2:	dc05      	bgt.n	8007eb0 <__swbuf_r+0x4e>
 8007ea4:	4621      	mov	r1, r4
 8007ea6:	4628      	mov	r0, r5
 8007ea8:	f7ff ff36 	bl	8007d18 <_fflush_r>
 8007eac:	2800      	cmp	r0, #0
 8007eae:	d1ed      	bne.n	8007e8c <__swbuf_r+0x2a>
 8007eb0:	68a3      	ldr	r3, [r4, #8]
 8007eb2:	3b01      	subs	r3, #1
 8007eb4:	60a3      	str	r3, [r4, #8]
 8007eb6:	6823      	ldr	r3, [r4, #0]
 8007eb8:	1c5a      	adds	r2, r3, #1
 8007eba:	6022      	str	r2, [r4, #0]
 8007ebc:	701e      	strb	r6, [r3, #0]
 8007ebe:	6962      	ldr	r2, [r4, #20]
 8007ec0:	1c43      	adds	r3, r0, #1
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	d004      	beq.n	8007ed0 <__swbuf_r+0x6e>
 8007ec6:	89a3      	ldrh	r3, [r4, #12]
 8007ec8:	07db      	lsls	r3, r3, #31
 8007eca:	d5e1      	bpl.n	8007e90 <__swbuf_r+0x2e>
 8007ecc:	2e0a      	cmp	r6, #10
 8007ece:	d1df      	bne.n	8007e90 <__swbuf_r+0x2e>
 8007ed0:	4621      	mov	r1, r4
 8007ed2:	4628      	mov	r0, r5
 8007ed4:	f7ff ff20 	bl	8007d18 <_fflush_r>
 8007ed8:	2800      	cmp	r0, #0
 8007eda:	d0d9      	beq.n	8007e90 <__swbuf_r+0x2e>
 8007edc:	e7d6      	b.n	8007e8c <__swbuf_r+0x2a>
	...

08007ee0 <__swsetup_r>:
 8007ee0:	b538      	push	{r3, r4, r5, lr}
 8007ee2:	4b29      	ldr	r3, [pc, #164]	@ (8007f88 <__swsetup_r+0xa8>)
 8007ee4:	4605      	mov	r5, r0
 8007ee6:	6818      	ldr	r0, [r3, #0]
 8007ee8:	460c      	mov	r4, r1
 8007eea:	b118      	cbz	r0, 8007ef4 <__swsetup_r+0x14>
 8007eec:	6a03      	ldr	r3, [r0, #32]
 8007eee:	b90b      	cbnz	r3, 8007ef4 <__swsetup_r+0x14>
 8007ef0:	f7ff f8ec 	bl	80070cc <__sinit>
 8007ef4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ef8:	0719      	lsls	r1, r3, #28
 8007efa:	d422      	bmi.n	8007f42 <__swsetup_r+0x62>
 8007efc:	06da      	lsls	r2, r3, #27
 8007efe:	d407      	bmi.n	8007f10 <__swsetup_r+0x30>
 8007f00:	2209      	movs	r2, #9
 8007f02:	602a      	str	r2, [r5, #0]
 8007f04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f08:	81a3      	strh	r3, [r4, #12]
 8007f0a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f0e:	e033      	b.n	8007f78 <__swsetup_r+0x98>
 8007f10:	0758      	lsls	r0, r3, #29
 8007f12:	d512      	bpl.n	8007f3a <__swsetup_r+0x5a>
 8007f14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f16:	b141      	cbz	r1, 8007f2a <__swsetup_r+0x4a>
 8007f18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f1c:	4299      	cmp	r1, r3
 8007f1e:	d002      	beq.n	8007f26 <__swsetup_r+0x46>
 8007f20:	4628      	mov	r0, r5
 8007f22:	f000 f935 	bl	8008190 <_free_r>
 8007f26:	2300      	movs	r3, #0
 8007f28:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f2a:	89a3      	ldrh	r3, [r4, #12]
 8007f2c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007f30:	81a3      	strh	r3, [r4, #12]
 8007f32:	2300      	movs	r3, #0
 8007f34:	6063      	str	r3, [r4, #4]
 8007f36:	6923      	ldr	r3, [r4, #16]
 8007f38:	6023      	str	r3, [r4, #0]
 8007f3a:	89a3      	ldrh	r3, [r4, #12]
 8007f3c:	f043 0308 	orr.w	r3, r3, #8
 8007f40:	81a3      	strh	r3, [r4, #12]
 8007f42:	6923      	ldr	r3, [r4, #16]
 8007f44:	b94b      	cbnz	r3, 8007f5a <__swsetup_r+0x7a>
 8007f46:	89a3      	ldrh	r3, [r4, #12]
 8007f48:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007f4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f50:	d003      	beq.n	8007f5a <__swsetup_r+0x7a>
 8007f52:	4621      	mov	r1, r4
 8007f54:	4628      	mov	r0, r5
 8007f56:	f000 f83f 	bl	8007fd8 <__smakebuf_r>
 8007f5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f5e:	f013 0201 	ands.w	r2, r3, #1
 8007f62:	d00a      	beq.n	8007f7a <__swsetup_r+0x9a>
 8007f64:	2200      	movs	r2, #0
 8007f66:	60a2      	str	r2, [r4, #8]
 8007f68:	6962      	ldr	r2, [r4, #20]
 8007f6a:	4252      	negs	r2, r2
 8007f6c:	61a2      	str	r2, [r4, #24]
 8007f6e:	6922      	ldr	r2, [r4, #16]
 8007f70:	b942      	cbnz	r2, 8007f84 <__swsetup_r+0xa4>
 8007f72:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007f76:	d1c5      	bne.n	8007f04 <__swsetup_r+0x24>
 8007f78:	bd38      	pop	{r3, r4, r5, pc}
 8007f7a:	0799      	lsls	r1, r3, #30
 8007f7c:	bf58      	it	pl
 8007f7e:	6962      	ldrpl	r2, [r4, #20]
 8007f80:	60a2      	str	r2, [r4, #8]
 8007f82:	e7f4      	b.n	8007f6e <__swsetup_r+0x8e>
 8007f84:	2000      	movs	r0, #0
 8007f86:	e7f7      	b.n	8007f78 <__swsetup_r+0x98>
 8007f88:	20000030 	.word	0x20000030

08007f8c <__swhatbuf_r>:
 8007f8c:	b570      	push	{r4, r5, r6, lr}
 8007f8e:	460c      	mov	r4, r1
 8007f90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f94:	2900      	cmp	r1, #0
 8007f96:	b096      	sub	sp, #88	@ 0x58
 8007f98:	4615      	mov	r5, r2
 8007f9a:	461e      	mov	r6, r3
 8007f9c:	da0d      	bge.n	8007fba <__swhatbuf_r+0x2e>
 8007f9e:	89a3      	ldrh	r3, [r4, #12]
 8007fa0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007fa4:	f04f 0100 	mov.w	r1, #0
 8007fa8:	bf14      	ite	ne
 8007faa:	2340      	movne	r3, #64	@ 0x40
 8007fac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007fb0:	2000      	movs	r0, #0
 8007fb2:	6031      	str	r1, [r6, #0]
 8007fb4:	602b      	str	r3, [r5, #0]
 8007fb6:	b016      	add	sp, #88	@ 0x58
 8007fb8:	bd70      	pop	{r4, r5, r6, pc}
 8007fba:	466a      	mov	r2, sp
 8007fbc:	f000 f8c8 	bl	8008150 <_fstat_r>
 8007fc0:	2800      	cmp	r0, #0
 8007fc2:	dbec      	blt.n	8007f9e <__swhatbuf_r+0x12>
 8007fc4:	9901      	ldr	r1, [sp, #4]
 8007fc6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007fca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007fce:	4259      	negs	r1, r3
 8007fd0:	4159      	adcs	r1, r3
 8007fd2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007fd6:	e7eb      	b.n	8007fb0 <__swhatbuf_r+0x24>

08007fd8 <__smakebuf_r>:
 8007fd8:	898b      	ldrh	r3, [r1, #12]
 8007fda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007fdc:	079d      	lsls	r5, r3, #30
 8007fde:	4606      	mov	r6, r0
 8007fe0:	460c      	mov	r4, r1
 8007fe2:	d507      	bpl.n	8007ff4 <__smakebuf_r+0x1c>
 8007fe4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007fe8:	6023      	str	r3, [r4, #0]
 8007fea:	6123      	str	r3, [r4, #16]
 8007fec:	2301      	movs	r3, #1
 8007fee:	6163      	str	r3, [r4, #20]
 8007ff0:	b003      	add	sp, #12
 8007ff2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ff4:	ab01      	add	r3, sp, #4
 8007ff6:	466a      	mov	r2, sp
 8007ff8:	f7ff ffc8 	bl	8007f8c <__swhatbuf_r>
 8007ffc:	9f00      	ldr	r7, [sp, #0]
 8007ffe:	4605      	mov	r5, r0
 8008000:	4639      	mov	r1, r7
 8008002:	4630      	mov	r0, r6
 8008004:	f7ff fbf8 	bl	80077f8 <_malloc_r>
 8008008:	b948      	cbnz	r0, 800801e <__smakebuf_r+0x46>
 800800a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800800e:	059a      	lsls	r2, r3, #22
 8008010:	d4ee      	bmi.n	8007ff0 <__smakebuf_r+0x18>
 8008012:	f023 0303 	bic.w	r3, r3, #3
 8008016:	f043 0302 	orr.w	r3, r3, #2
 800801a:	81a3      	strh	r3, [r4, #12]
 800801c:	e7e2      	b.n	8007fe4 <__smakebuf_r+0xc>
 800801e:	89a3      	ldrh	r3, [r4, #12]
 8008020:	6020      	str	r0, [r4, #0]
 8008022:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008026:	81a3      	strh	r3, [r4, #12]
 8008028:	9b01      	ldr	r3, [sp, #4]
 800802a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800802e:	b15b      	cbz	r3, 8008048 <__smakebuf_r+0x70>
 8008030:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008034:	4630      	mov	r0, r6
 8008036:	f000 f825 	bl	8008084 <_isatty_r>
 800803a:	b128      	cbz	r0, 8008048 <__smakebuf_r+0x70>
 800803c:	89a3      	ldrh	r3, [r4, #12]
 800803e:	f023 0303 	bic.w	r3, r3, #3
 8008042:	f043 0301 	orr.w	r3, r3, #1
 8008046:	81a3      	strh	r3, [r4, #12]
 8008048:	89a3      	ldrh	r3, [r4, #12]
 800804a:	431d      	orrs	r5, r3
 800804c:	81a5      	strh	r5, [r4, #12]
 800804e:	e7cf      	b.n	8007ff0 <__smakebuf_r+0x18>

08008050 <memmove>:
 8008050:	4288      	cmp	r0, r1
 8008052:	b510      	push	{r4, lr}
 8008054:	eb01 0402 	add.w	r4, r1, r2
 8008058:	d902      	bls.n	8008060 <memmove+0x10>
 800805a:	4284      	cmp	r4, r0
 800805c:	4623      	mov	r3, r4
 800805e:	d807      	bhi.n	8008070 <memmove+0x20>
 8008060:	1e43      	subs	r3, r0, #1
 8008062:	42a1      	cmp	r1, r4
 8008064:	d008      	beq.n	8008078 <memmove+0x28>
 8008066:	f811 2b01 	ldrb.w	r2, [r1], #1
 800806a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800806e:	e7f8      	b.n	8008062 <memmove+0x12>
 8008070:	4402      	add	r2, r0
 8008072:	4601      	mov	r1, r0
 8008074:	428a      	cmp	r2, r1
 8008076:	d100      	bne.n	800807a <memmove+0x2a>
 8008078:	bd10      	pop	{r4, pc}
 800807a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800807e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008082:	e7f7      	b.n	8008074 <memmove+0x24>

08008084 <_isatty_r>:
 8008084:	b538      	push	{r3, r4, r5, lr}
 8008086:	4d06      	ldr	r5, [pc, #24]	@ (80080a0 <_isatty_r+0x1c>)
 8008088:	2300      	movs	r3, #0
 800808a:	4604      	mov	r4, r0
 800808c:	4608      	mov	r0, r1
 800808e:	602b      	str	r3, [r5, #0]
 8008090:	f7fb fabc 	bl	800360c <_isatty>
 8008094:	1c43      	adds	r3, r0, #1
 8008096:	d102      	bne.n	800809e <_isatty_r+0x1a>
 8008098:	682b      	ldr	r3, [r5, #0]
 800809a:	b103      	cbz	r3, 800809e <_isatty_r+0x1a>
 800809c:	6023      	str	r3, [r4, #0]
 800809e:	bd38      	pop	{r3, r4, r5, pc}
 80080a0:	20025d8c 	.word	0x20025d8c

080080a4 <_lseek_r>:
 80080a4:	b538      	push	{r3, r4, r5, lr}
 80080a6:	4d07      	ldr	r5, [pc, #28]	@ (80080c4 <_lseek_r+0x20>)
 80080a8:	4604      	mov	r4, r0
 80080aa:	4608      	mov	r0, r1
 80080ac:	4611      	mov	r1, r2
 80080ae:	2200      	movs	r2, #0
 80080b0:	602a      	str	r2, [r5, #0]
 80080b2:	461a      	mov	r2, r3
 80080b4:	f7fb fab5 	bl	8003622 <_lseek>
 80080b8:	1c43      	adds	r3, r0, #1
 80080ba:	d102      	bne.n	80080c2 <_lseek_r+0x1e>
 80080bc:	682b      	ldr	r3, [r5, #0]
 80080be:	b103      	cbz	r3, 80080c2 <_lseek_r+0x1e>
 80080c0:	6023      	str	r3, [r4, #0]
 80080c2:	bd38      	pop	{r3, r4, r5, pc}
 80080c4:	20025d8c 	.word	0x20025d8c

080080c8 <_read_r>:
 80080c8:	b538      	push	{r3, r4, r5, lr}
 80080ca:	4d07      	ldr	r5, [pc, #28]	@ (80080e8 <_read_r+0x20>)
 80080cc:	4604      	mov	r4, r0
 80080ce:	4608      	mov	r0, r1
 80080d0:	4611      	mov	r1, r2
 80080d2:	2200      	movs	r2, #0
 80080d4:	602a      	str	r2, [r5, #0]
 80080d6:	461a      	mov	r2, r3
 80080d8:	f7fb fa43 	bl	8003562 <_read>
 80080dc:	1c43      	adds	r3, r0, #1
 80080de:	d102      	bne.n	80080e6 <_read_r+0x1e>
 80080e0:	682b      	ldr	r3, [r5, #0]
 80080e2:	b103      	cbz	r3, 80080e6 <_read_r+0x1e>
 80080e4:	6023      	str	r3, [r4, #0]
 80080e6:	bd38      	pop	{r3, r4, r5, pc}
 80080e8:	20025d8c 	.word	0x20025d8c

080080ec <_sbrk_r>:
 80080ec:	b538      	push	{r3, r4, r5, lr}
 80080ee:	4d06      	ldr	r5, [pc, #24]	@ (8008108 <_sbrk_r+0x1c>)
 80080f0:	2300      	movs	r3, #0
 80080f2:	4604      	mov	r4, r0
 80080f4:	4608      	mov	r0, r1
 80080f6:	602b      	str	r3, [r5, #0]
 80080f8:	f7fb faa0 	bl	800363c <_sbrk>
 80080fc:	1c43      	adds	r3, r0, #1
 80080fe:	d102      	bne.n	8008106 <_sbrk_r+0x1a>
 8008100:	682b      	ldr	r3, [r5, #0]
 8008102:	b103      	cbz	r3, 8008106 <_sbrk_r+0x1a>
 8008104:	6023      	str	r3, [r4, #0]
 8008106:	bd38      	pop	{r3, r4, r5, pc}
 8008108:	20025d8c 	.word	0x20025d8c

0800810c <_write_r>:
 800810c:	b538      	push	{r3, r4, r5, lr}
 800810e:	4d07      	ldr	r5, [pc, #28]	@ (800812c <_write_r+0x20>)
 8008110:	4604      	mov	r4, r0
 8008112:	4608      	mov	r0, r1
 8008114:	4611      	mov	r1, r2
 8008116:	2200      	movs	r2, #0
 8008118:	602a      	str	r2, [r5, #0]
 800811a:	461a      	mov	r2, r3
 800811c:	f7fb fa3e 	bl	800359c <_write>
 8008120:	1c43      	adds	r3, r0, #1
 8008122:	d102      	bne.n	800812a <_write_r+0x1e>
 8008124:	682b      	ldr	r3, [r5, #0]
 8008126:	b103      	cbz	r3, 800812a <_write_r+0x1e>
 8008128:	6023      	str	r3, [r4, #0]
 800812a:	bd38      	pop	{r3, r4, r5, pc}
 800812c:	20025d8c 	.word	0x20025d8c

08008130 <_close_r>:
 8008130:	b538      	push	{r3, r4, r5, lr}
 8008132:	4d06      	ldr	r5, [pc, #24]	@ (800814c <_close_r+0x1c>)
 8008134:	2300      	movs	r3, #0
 8008136:	4604      	mov	r4, r0
 8008138:	4608      	mov	r0, r1
 800813a:	602b      	str	r3, [r5, #0]
 800813c:	f7fb fa4a 	bl	80035d4 <_close>
 8008140:	1c43      	adds	r3, r0, #1
 8008142:	d102      	bne.n	800814a <_close_r+0x1a>
 8008144:	682b      	ldr	r3, [r5, #0]
 8008146:	b103      	cbz	r3, 800814a <_close_r+0x1a>
 8008148:	6023      	str	r3, [r4, #0]
 800814a:	bd38      	pop	{r3, r4, r5, pc}
 800814c:	20025d8c 	.word	0x20025d8c

08008150 <_fstat_r>:
 8008150:	b538      	push	{r3, r4, r5, lr}
 8008152:	4d07      	ldr	r5, [pc, #28]	@ (8008170 <_fstat_r+0x20>)
 8008154:	2300      	movs	r3, #0
 8008156:	4604      	mov	r4, r0
 8008158:	4608      	mov	r0, r1
 800815a:	4611      	mov	r1, r2
 800815c:	602b      	str	r3, [r5, #0]
 800815e:	f7fb fa45 	bl	80035ec <_fstat>
 8008162:	1c43      	adds	r3, r0, #1
 8008164:	d102      	bne.n	800816c <_fstat_r+0x1c>
 8008166:	682b      	ldr	r3, [r5, #0]
 8008168:	b103      	cbz	r3, 800816c <_fstat_r+0x1c>
 800816a:	6023      	str	r3, [r4, #0]
 800816c:	bd38      	pop	{r3, r4, r5, pc}
 800816e:	bf00      	nop
 8008170:	20025d8c 	.word	0x20025d8c

08008174 <memcpy>:
 8008174:	440a      	add	r2, r1
 8008176:	4291      	cmp	r1, r2
 8008178:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800817c:	d100      	bne.n	8008180 <memcpy+0xc>
 800817e:	4770      	bx	lr
 8008180:	b510      	push	{r4, lr}
 8008182:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008186:	f803 4f01 	strb.w	r4, [r3, #1]!
 800818a:	4291      	cmp	r1, r2
 800818c:	d1f9      	bne.n	8008182 <memcpy+0xe>
 800818e:	bd10      	pop	{r4, pc}

08008190 <_free_r>:
 8008190:	b538      	push	{r3, r4, r5, lr}
 8008192:	4605      	mov	r5, r0
 8008194:	2900      	cmp	r1, #0
 8008196:	d041      	beq.n	800821c <_free_r+0x8c>
 8008198:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800819c:	1f0c      	subs	r4, r1, #4
 800819e:	2b00      	cmp	r3, #0
 80081a0:	bfb8      	it	lt
 80081a2:	18e4      	addlt	r4, r4, r3
 80081a4:	f7ff fde0 	bl	8007d68 <__malloc_lock>
 80081a8:	4a1d      	ldr	r2, [pc, #116]	@ (8008220 <_free_r+0x90>)
 80081aa:	6813      	ldr	r3, [r2, #0]
 80081ac:	b933      	cbnz	r3, 80081bc <_free_r+0x2c>
 80081ae:	6063      	str	r3, [r4, #4]
 80081b0:	6014      	str	r4, [r2, #0]
 80081b2:	4628      	mov	r0, r5
 80081b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081b8:	f7ff bddc 	b.w	8007d74 <__malloc_unlock>
 80081bc:	42a3      	cmp	r3, r4
 80081be:	d908      	bls.n	80081d2 <_free_r+0x42>
 80081c0:	6820      	ldr	r0, [r4, #0]
 80081c2:	1821      	adds	r1, r4, r0
 80081c4:	428b      	cmp	r3, r1
 80081c6:	bf01      	itttt	eq
 80081c8:	6819      	ldreq	r1, [r3, #0]
 80081ca:	685b      	ldreq	r3, [r3, #4]
 80081cc:	1809      	addeq	r1, r1, r0
 80081ce:	6021      	streq	r1, [r4, #0]
 80081d0:	e7ed      	b.n	80081ae <_free_r+0x1e>
 80081d2:	461a      	mov	r2, r3
 80081d4:	685b      	ldr	r3, [r3, #4]
 80081d6:	b10b      	cbz	r3, 80081dc <_free_r+0x4c>
 80081d8:	42a3      	cmp	r3, r4
 80081da:	d9fa      	bls.n	80081d2 <_free_r+0x42>
 80081dc:	6811      	ldr	r1, [r2, #0]
 80081de:	1850      	adds	r0, r2, r1
 80081e0:	42a0      	cmp	r0, r4
 80081e2:	d10b      	bne.n	80081fc <_free_r+0x6c>
 80081e4:	6820      	ldr	r0, [r4, #0]
 80081e6:	4401      	add	r1, r0
 80081e8:	1850      	adds	r0, r2, r1
 80081ea:	4283      	cmp	r3, r0
 80081ec:	6011      	str	r1, [r2, #0]
 80081ee:	d1e0      	bne.n	80081b2 <_free_r+0x22>
 80081f0:	6818      	ldr	r0, [r3, #0]
 80081f2:	685b      	ldr	r3, [r3, #4]
 80081f4:	6053      	str	r3, [r2, #4]
 80081f6:	4408      	add	r0, r1
 80081f8:	6010      	str	r0, [r2, #0]
 80081fa:	e7da      	b.n	80081b2 <_free_r+0x22>
 80081fc:	d902      	bls.n	8008204 <_free_r+0x74>
 80081fe:	230c      	movs	r3, #12
 8008200:	602b      	str	r3, [r5, #0]
 8008202:	e7d6      	b.n	80081b2 <_free_r+0x22>
 8008204:	6820      	ldr	r0, [r4, #0]
 8008206:	1821      	adds	r1, r4, r0
 8008208:	428b      	cmp	r3, r1
 800820a:	bf04      	itt	eq
 800820c:	6819      	ldreq	r1, [r3, #0]
 800820e:	685b      	ldreq	r3, [r3, #4]
 8008210:	6063      	str	r3, [r4, #4]
 8008212:	bf04      	itt	eq
 8008214:	1809      	addeq	r1, r1, r0
 8008216:	6021      	streq	r1, [r4, #0]
 8008218:	6054      	str	r4, [r2, #4]
 800821a:	e7ca      	b.n	80081b2 <_free_r+0x22>
 800821c:	bd38      	pop	{r3, r4, r5, pc}
 800821e:	bf00      	nop
 8008220:	20025d88 	.word	0x20025d88

08008224 <_malloc_usable_size_r>:
 8008224:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008228:	1f18      	subs	r0, r3, #4
 800822a:	2b00      	cmp	r3, #0
 800822c:	bfbc      	itt	lt
 800822e:	580b      	ldrlt	r3, [r1, r0]
 8008230:	18c0      	addlt	r0, r0, r3
 8008232:	4770      	bx	lr

08008234 <_init>:
 8008234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008236:	bf00      	nop
 8008238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800823a:	bc08      	pop	{r3}
 800823c:	469e      	mov	lr, r3
 800823e:	4770      	bx	lr

08008240 <_fini>:
 8008240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008242:	bf00      	nop
 8008244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008246:	bc08      	pop	{r3}
 8008248:	469e      	mov	lr, r3
 800824a:	4770      	bx	lr
