Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 24 13:14:39 2024
| Host         : POWERSLAVE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cifru_control_sets_placed.rpt
| Design       : cifru
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             140 |           41 |
| Yes          | No                    | No                     |               3 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+------------------+----------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |   Enable Signal  |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+------------------+----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                       | mpgAddCifra/Q1_0 |                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                       | mpgDown/Q1       |                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                       | mpgUp/Q1         |                                  |                1 |              1 |         1.00 |
|  control/allowAdd_reg_i_2_n_0                        |                  |                                  |                1 |              1 |         1.00 |
| ~control/currentState[3]                             |                  |                                  |                1 |              3 |         3.00 |
|  mpgDown/Q2_reg_0[0]                                 |                  | reset_IBUF                       |                2 |              4 |         2.00 |
|  mpgDown/E[0]                                        |                  | reset_IBUF                       |                1 |              4 |         4.00 |
|  control/FSM_sequential_nextState_reg[3]_i_2_n_0     |                  | reset_IBUF                       |                2 |              4 |         2.00 |
|  control/FSM_sequential_currentState_reg[2]_0[0]     |                  |                                  |                1 |              4 |         4.00 |
|  control/FSM_sequential_currentState_reg[2]_4[0]     |                  |                                  |                1 |              4 |         4.00 |
|  control/FSM_sequential_currentState_reg[2]_2[0]     |                  |                                  |                1 |              4 |         4.00 |
|  control/FSM_sequential_currentState_reg[2]_1[0]     |                  |                                  |                1 |              4 |         4.00 |
|  control/E[0]                                        |                  |                                  |                1 |              4 |         4.00 |
|  control/FSM_sequential_currentState_reg[2]_3[0]     |                  |                                  |                1 |              4 |         4.00 |
|  executie/display/displayValueAtCount_reg[3]_i_2_n_0 |                  |                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                       |                  |                                  |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                                       |                  | mpgAddCifra/cnt[31]_i_1__0_n_0   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                                       |                  | mpgDown/cnt[31]_i_1__2_n_0       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                                       |                  | mpgUp/cnt[31]_i_1__1_n_0         |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                                       |                  | executie/display/cnt[31]_i_1_n_0 |                9 |             32 |         3.56 |
+------------------------------------------------------+------------------+----------------------------------+------------------+----------------+--------------+


