Synopsys Actel Technology Mapper, Version map500act, Build 058R, Built Jan 18 2010 09:16:23
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved
Product Version D-2009.12A
Reading constraint file: C:\Work\!Projects\67511_Actels_kit\a2f500-db-fpga\a2f500-db-fpga\constraint\synthesis.sdc
Adding property syn_tco1, value "FCLK-> MSSPSEL=12.5" to view:work.MSS_APB(verilog)
@N: MF249 |Running in 32-bit mode.
@N: MF258 |Gated clock conversion disabled 
@W|Ignoring synthesis effort setting for the design. This is not supported by the current technology.

@W: MO111 :|tristate driver un1_MSS_CCC_0_t on net un1_MSS_CCC_0 has its enable tied to GND (module MSS_CORE) 
@W: MO111 :|tristate driver un1_MSS_CCC_0_7_t on net un1_MSS_CCC_0_7 has its enable tied to GND (module MSS_CORE) 
@W: MO111 :|tristate driver un1_MSS_CCC_0_6_t on net un1_MSS_CCC_0_6 has its enable tied to GND (module MSS_CORE) 
@W: MO111 :"c:\work\!projects\67511_actels_kit\a2f500-db-fpga\a2f500-db-fpga\component\work\mss_core\mss_ccc_0\mss_core_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module MSS_CORE_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\work\!projects\67511_actels_kit\a2f500-db-fpga\a2f500-db-fpga\component\work\mss_core\mss_ccc_0\mss_core_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module MSS_CORE_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\work\!projects\67511_actels_kit\a2f500-db-fpga\a2f500-db-fpga\component\work\mss_core\mss_ccc_0\mss_core_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module MSS_CORE_tmp_MSS_CCC_0_MSS_CCC) 
@W: BN126 :"c:\work\!projects\67511_actels_kit\a2f500-db-fpga\a2f500-db-fpga\component\work\mss_core\mss_ccc_0\mss_core_tmp_mss_ccc_0_mss_ccc.v":5:7:5:36|*Net "RCOSC_CLKOUT" in work.MSS_CORE_tmp_MSS_CCC_0_MSS_CCC(verilog) is missing a driver 
@W: BN126 :"c:\work\!projects\67511_actels_kit\a2f500-db-fpga\a2f500-db-fpga\component\work\mss_core\mss_ccc_0\mss_core_tmp_mss_ccc_0_mss_ccc.v":5:7:5:36|*Net "MAINXIN_CLKOUT" in work.MSS_CORE_tmp_MSS_CCC_0_MSS_CCC(verilog) is missing a driver 
@W: BN126 :"c:\work\!projects\67511_actels_kit\a2f500-db-fpga\a2f500-db-fpga\component\work\mss_core\mss_ccc_0\mss_core_tmp_mss_ccc_0_mss_ccc.v":5:7:5:36|*Net "LPXIN_CLKOUT" in work.MSS_CORE_tmp_MSS_CCC_0_MSS_CCC(verilog) is missing a driver 
@N: BN225 |Writing default property annotation file C:\Work\!Projects\67511_Actels_kit\a2f500-db-fpga\a2f500-db-fpga\synthesis\TOPLEVEL.sap.
Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed May 04 14:02:19 2011

###########################################################]
