u_mux_p_to_b3
U_ALU
U_CLKCTRL
U_CPU
U_ISR
U_INTCTRL
U_MEMCTRL
U_PMU
U_RSTCTRL
U_RAMSFRCTRL
U_OCI
u_instrdec
WEBUBBLEB
RAM256X8_R0C0
WEBUBBLEA
UJTAG_inst
ujtag1®jtagu_inst
xhdl_debug
xhdl_trace
xhdl_trigger
MAIN8051_inst
CORE8051_GLOBS_inst
intram_instt_ram®internal_ram
oci1_trace0®ocia51_inst
make_CLOCK_GEN
make_TX
make_RX
uUART
COREAPbSram_l10l
CorEAPBSram_il0®CoreAPBSRam_io0
CoreAPB3_00
Core8051s_00
CoreGPIO_00
CoreUARTapb_00
CoreTimer_00
COREAPBSRAM_0
Core
pllint1
sys_0
memory_mux_0
PLL_50Mh_6Mh_0
sign
zero
mul
genblk
begin
Bus
Bit
Core
LUT
cout
inter
push
pop
decode
encode
write
read
cache
shift
store
ADD
AND
MUX
BUF
BIN
BIT
COUNT
BYTE
CLK
SEL
CNT
FF
DSP
LUT
DLY
TRI
CNT
XOR
OR
NOT
div
add
and
mux
buf
bin
bit
count
byte
clk
sel
cnt
ff
dsp
dly
tri
cnt
xor
off
not
hex
HEX
sub
tran
state
mac
load
pass
next
log
inst
start
ibuf
obuf
DEC
DDR
OFF
OUT
FIR
memClk
cry
pipe
ret
U0
U1
U2
U3
U4
U5
core
reg
lock
co
di
enc
dec
pri
comp
Dly
clr
CLR
rst
RST
pre
PRE
ena
ENA
mult
MULT
rx
RX
tx
TX
lut
LUT
dsp
DSP
ram
RAM
so
mi
Bi
dir
in
out
get
put
gen
fft
fifo
ext
gate
net
Tri
end
cap
mod
pri
at
isbi
bu
to
at
ba
se
en
de
ar
fa
co
ca
vi
th
wa
tr
st
co
CO
ER
HE
CA
SH
TH
DE
EC
TR
OS
LO
LI
DR
RE
CL
GO
AA
NO
IN
or
BL
DF
FDa
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
A
B
C
D
E
F
G
