
*** Running vivado
    with args -log soc_div_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_div_gen_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_div_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 406.273 ; gain = 99.098
INFO: [Synth 8-638] synthesizing module 'soc_div_gen_0_0' [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_div_gen_0_0/synth/soc_div_gen_0_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'soc_div_gen_0_0' (12#1) [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_div_gen_0_0/synth/soc_div_gen_0_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 492.883 ; gain = 185.707
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 492.883 ; gain = 185.707
INFO: [Device 21-403] Loading part xc7z045ffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.143 . Memory (MB): peak = 861.258 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 861.258 ; gain = 554.082
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 861.258 ; gain = 554.082
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 861.258 ; gain = 554.082
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 861.258 ; gain = 554.082
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:02 . Memory (MB): peak = 861.258 ; gain = 554.082
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:18 . Memory (MB): peak = 861.258 ; gain = 554.082
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:19 . Memory (MB): peak = 861.258 ; gain = 554.082
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:21 . Memory (MB): peak = 861.258 ; gain = 554.082
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:23 . Memory (MB): peak = 861.258 ; gain = 554.082
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:23 . Memory (MB): peak = 861.258 ; gain = 554.082
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:25 . Memory (MB): peak = 861.258 ; gain = 554.082
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:25 . Memory (MB): peak = 861.258 ; gain = 554.082
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:25 . Memory (MB): peak = 861.258 ; gain = 554.082
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:25 . Memory (MB): peak = 861.258 ; gain = 554.082

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    32|
|2     |LUT1    |    98|
|3     |LUT2    |   189|
|4     |LUT3    |  1056|
|5     |MUXCY   |  1089|
|6     |SRLC32E |     6|
|7     |XORCY   |  1089|
|8     |FDRE    |  3402|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:25 . Memory (MB): peak = 861.258 ; gain = 554.082
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:34 . Memory (MB): peak = 861.258 ; gain = 563.480
