INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_dut_top glbl -prj dut.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s dut 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/dut.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dut_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/AESL_autofifo_strm_in_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_strm_in_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/AESL_autofifo_strm_out_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_strm_out_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/Encrypt_SetKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encrypt_SetKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/Blowfish_SetKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blowfish_SetKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/Blowfish_Decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blowfish_Decrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/decrypt_bf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrypt_bf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/createRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module createRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/galois_multiplicatio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module galois_multiplicatio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/invMixColumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module invMixColumn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/invMixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module invMixColumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/aes_invRound.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_invRound
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/aes_invMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_invMain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/aes_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_decrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/decrypt_aes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrypt_aes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/Blowfish_Encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blowfish_Encrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/encrypt_bf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encrypt_bf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/mixColumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/aes_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/aes_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/encrypt_aes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encrypt_aes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/dut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/dut_urem_7ns_5ns_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_urem_7ns_5ns_bkb_div_u
INFO: [VRFC 10-311] analyzing module dut_urem_7ns_5ns_bkb_div
INFO: [VRFC 10-311] analyzing module dut_urem_7ns_5ns_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/decrypt_bf_ciphercud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrypt_bf_ciphercud_ram
INFO: [VRFC 10-311] analyzing module decrypt_bf_ciphercud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/decrypt_bf_decrypeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrypt_bf_decrypeOg_ram
INFO: [VRFC 10-311] analyzing module decrypt_bf_decrypeOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/dut_mux_42_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mux_42_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/aes_invRound_rsbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_invRound_rsbox_rom
INFO: [VRFC 10-311] analyzing module aes_invRound_rsbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/aes_invMain_expang8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_invMain_expang8j_rom
INFO: [VRFC 10-311] analyzing module aes_invMain_expang8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/aes_invMain_roundhbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_invMain_roundhbi_ram
INFO: [VRFC 10-311] analyzing module aes_invMain_roundhbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/aes_decrypt_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_decrypt_block_ram
INFO: [VRFC 10-311] analyzing module aes_decrypt_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/aes_round_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_round_sbox_rom
INFO: [VRFC 10-311] analyzing module aes_round_sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/aes_main_expandedncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main_expandedncg_rom
INFO: [VRFC 10-311] analyzing module aes_main_expandedncg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/dut_dut_stream_stpcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_stream_stpcA_rom
INFO: [VRFC 10-311] analyzing module dut_dut_stream_stpcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/dut_initial_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_initial_sbox_rom
INFO: [VRFC 10-311] analyzing module dut_initial_sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/dut_S_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_S_0_ram
INFO: [VRFC 10-311] analyzing module dut_S_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/dut_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_key_ram
INFO: [VRFC 10-311] analyzing module dut_key
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dut_dut_stream_stpcA_rom
Compiling module xil_defaultlib.dut_dut_stream_stpcA(DataWidth=7...
Compiling module xil_defaultlib.dut_initial_sbox_rom
Compiling module xil_defaultlib.dut_initial_sbox(DataWidth=128,A...
Compiling module xil_defaultlib.dut_S_0_ram
Compiling module xil_defaultlib.dut_S_0(DataWidth=32,AddressRang...
Compiling module xil_defaultlib.dut_key_ram
Compiling module xil_defaultlib.dut_key(DataWidth=7,AddressRange...
Compiling module xil_defaultlib.aes_invMain_roundhbi_ram
Compiling module xil_defaultlib.aes_invMain_roundhbi(DataWidth=8...
Compiling module xil_defaultlib.aes_decrypt_block_ram
Compiling module xil_defaultlib.aes_decrypt_block(DataWidth=8,Ad...
Compiling module xil_defaultlib.aes_invMain_expang8j_rom
Compiling module xil_defaultlib.aes_invMain_expang8j(DataWidth=8...
Compiling module xil_defaultlib.aes_invRound_rsbox_rom
Compiling module xil_defaultlib.aes_invRound_rsbox(DataWidth=8,A...
Compiling module xil_defaultlib.galois_multiplicatio
Compiling module xil_defaultlib.dut_mux_42_8_1_1(ID=1,din0_WIDTH...
Compiling module xil_defaultlib.invMixColumn
Compiling module xil_defaultlib.invMixColumns
Compiling module xil_defaultlib.aes_invRound
Compiling module xil_defaultlib.createRoundKey
Compiling module xil_defaultlib.aes_invMain
Compiling module xil_defaultlib.aes_decrypt
Compiling module xil_defaultlib.decrypt_aes
Compiling module xil_defaultlib.decrypt_bf_ciphercud_ram
Compiling module xil_defaultlib.decrypt_bf_ciphercud(DataWidth=8...
Compiling module xil_defaultlib.decrypt_bf_decrypeOg_ram
Compiling module xil_defaultlib.decrypt_bf_decrypeOg(DataWidth=8...
Compiling module xil_defaultlib.Blowfish_Decrypt
Compiling module xil_defaultlib.decrypt_bf
Compiling module xil_defaultlib.Blowfish_Encrypt
Compiling module xil_defaultlib.encrypt_bf
Compiling module xil_defaultlib.aes_main_expandedncg_rom
Compiling module xil_defaultlib.aes_main_expandedncg(DataWidth=8...
Compiling module xil_defaultlib.aes_round_sbox_rom
Compiling module xil_defaultlib.aes_round_sbox(DataWidth=8,Addre...
Compiling module xil_defaultlib.mixColumn
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.aes_round
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_encrypt
Compiling module xil_defaultlib.encrypt_aes
Compiling module xil_defaultlib.Encrypt_SetKey
Compiling module xil_defaultlib.dut_urem_7ns_5ns_bkb_div_u(in0_W...
Compiling module xil_defaultlib.dut_urem_7ns_5ns_bkb_div(in0_WID...
Compiling module xil_defaultlib.dut_urem_7ns_5ns_bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.Blowfish_SetKey
Compiling module xil_defaultlib.dut
Compiling module xil_defaultlib.AESL_autofifo_strm_in_V_V
Compiling module xil_defaultlib.AESL_autofifo_strm_out_V_V
Compiling module xil_defaultlib.apatb_dut_top
Compiling module work.glbl
Built simulation snapshot dut
