Classic Timing Analyzer report for ProjetoCPU
Fri Oct 18 08:40:12 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                        ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 16.400 ns                        ; Controle:inst4|ALUSrcB[1]   ; overfloww                       ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 75.47 MHz ( period = 13.250 ns ) ; LS:inst14|LSOut[31]         ; Banco_reg:Reg_Control|Reg28[31] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:MDRReg|Saida[3] ; LS:inst14|LSOut[3]              ; clk        ; clk      ; 80           ;
; Total number of failed paths ;                                          ;               ;                                  ;                             ;                                 ;            ;          ; 80           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+---------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S30F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                     ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 75.47 MHz ( period = 13.250 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg28[31] ; clk        ; clk      ; None                        ; None                      ; 2.644 ns                ;
; N/A                                     ; 76.31 MHz ( period = 13.104 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg30[28] ; clk        ; clk      ; None                        ; None                      ; 2.602 ns                ;
; N/A                                     ; 78.06 MHz ( period = 12.810 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg6[21]  ; clk        ; clk      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; 78.11 MHz ( period = 12.802 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg0[31]  ; clk        ; clk      ; None                        ; None                      ; 2.421 ns                ;
; N/A                                     ; 78.15 MHz ( period = 12.796 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg19[28] ; clk        ; clk      ; None                        ; None                      ; 2.449 ns                ;
; N/A                                     ; 78.15 MHz ( period = 12.796 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg20[21] ; clk        ; clk      ; None                        ; None                      ; 2.444 ns                ;
; N/A                                     ; 78.16 MHz ( period = 12.794 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg5[21]  ; clk        ; clk      ; None                        ; None                      ; 2.437 ns                ;
; N/A                                     ; 78.22 MHz ( period = 12.784 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg16[31] ; clk        ; clk      ; None                        ; None                      ; 2.412 ns                ;
; N/A                                     ; 78.26 MHz ( period = 12.778 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg14[31] ; clk        ; clk      ; None                        ; None                      ; 2.409 ns                ;
; N/A                                     ; 78.26 MHz ( period = 12.778 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg1[21]  ; clk        ; clk      ; None                        ; None                      ; 2.429 ns                ;
; N/A                                     ; 78.31 MHz ( period = 12.770 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg30[31] ; clk        ; clk      ; None                        ; None                      ; 2.405 ns                ;
; N/A                                     ; 78.31 MHz ( period = 12.770 ns )                    ; LS:inst14|LSOut[27]                      ; Banco_reg:Reg_Control|Reg9[27]  ; clk        ; clk      ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 78.32 MHz ( period = 12.768 ns )                    ; LS:inst14|LSOut[27]                      ; Banco_reg:Reg_Control|Reg19[27] ; clk        ; clk      ; None                        ; None                      ; 2.412 ns                ;
; N/A                                     ; 78.33 MHz ( period = 12.766 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg17[21] ; clk        ; clk      ; None                        ; None                      ; 2.448 ns                ;
; N/A                                     ; 78.38 MHz ( period = 12.758 ns )                    ; LS:inst14|LSOut[27]                      ; Banco_reg:Reg_Control|Reg23[27] ; clk        ; clk      ; None                        ; None                      ; 2.407 ns                ;
; N/A                                     ; 78.43 MHz ( period = 12.750 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg17[31] ; clk        ; clk      ; None                        ; None                      ; 2.402 ns                ;
; N/A                                     ; 78.52 MHz ( period = 12.736 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg22[31] ; clk        ; clk      ; None                        ; None                      ; 2.388 ns                ;
; N/A                                     ; 78.79 MHz ( period = 12.692 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg13[31] ; clk        ; clk      ; None                        ; None                      ; 2.359 ns                ;
; N/A                                     ; 78.80 MHz ( period = 12.690 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg11[31] ; clk        ; clk      ; None                        ; None                      ; 2.358 ns                ;
; N/A                                     ; 78.81 MHz ( period = 12.688 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg27[31] ; clk        ; clk      ; None                        ; None                      ; 2.363 ns                ;
; N/A                                     ; 78.85 MHz ( period = 12.682 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg31[31] ; clk        ; clk      ; None                        ; None                      ; 2.360 ns                ;
; N/A                                     ; 78.85 MHz ( period = 12.682 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg9[31]  ; clk        ; clk      ; None                        ; None                      ; 2.354 ns                ;
; N/A                                     ; 78.91 MHz ( period = 12.672 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg15[21] ; clk        ; clk      ; None                        ; None                      ; 2.381 ns                ;
; N/A                                     ; 78.98 MHz ( period = 12.662 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg2[31]  ; clk        ; clk      ; None                        ; None                      ; 2.350 ns                ;
; N/A                                     ; 78.98 MHz ( period = 12.662 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg25[21] ; clk        ; clk      ; None                        ; None                      ; 2.376 ns                ;
; N/A                                     ; 78.99 MHz ( period = 12.660 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg18[31] ; clk        ; clk      ; None                        ; None                      ; 2.349 ns                ;
; N/A                                     ; 79.11 MHz ( period = 12.640 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg21[31] ; clk        ; clk      ; None                        ; None                      ; 2.331 ns                ;
; N/A                                     ; 79.13 MHz ( period = 12.638 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg19[31] ; clk        ; clk      ; None                        ; None                      ; 2.330 ns                ;
; N/A                                     ; 79.14 MHz ( period = 12.636 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg23[31] ; clk        ; clk      ; None                        ; None                      ; 2.329 ns                ;
; N/A                                     ; 79.29 MHz ( period = 12.612 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg12[21] ; clk        ; clk      ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 79.29 MHz ( period = 12.612 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg28[21] ; clk        ; clk      ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 79.37 MHz ( period = 12.600 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg24[28] ; clk        ; clk      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; 79.48 MHz ( period = 12.582 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg24[21] ; clk        ; clk      ; None                        ; None                      ; 2.331 ns                ;
; N/A                                     ; 79.80 MHz ( period = 12.532 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg31[21] ; clk        ; clk      ; None                        ; None                      ; 2.329 ns                ;
; N/A                                     ; 79.87 MHz ( period = 12.520 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg27[21] ; clk        ; clk      ; None                        ; None                      ; 2.323 ns                ;
; N/A                                     ; 79.91 MHz ( period = 12.514 ns )                    ; LS:inst14|LSOut[7]                       ; Banco_reg:Reg_Control|Reg31[7]  ; clk        ; clk      ; None                        ; None                      ; 2.272 ns                ;
; N/A                                     ; 79.92 MHz ( period = 12.512 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg29[21] ; clk        ; clk      ; None                        ; None                      ; 2.319 ns                ;
; N/A                                     ; 79.97 MHz ( period = 12.504 ns )                    ; LS:inst14|LSOut[23]                      ; Banco_reg:Reg_Control|Reg10[23] ; clk        ; clk      ; None                        ; None                      ; 2.260 ns                ;
; N/A                                     ; 80.04 MHz ( period = 12.494 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg3[21]  ; clk        ; clk      ; None                        ; None                      ; 2.318 ns                ;
; N/A                                     ; 80.08 MHz ( period = 12.488 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg13[28] ; clk        ; clk      ; None                        ; None                      ; 2.296 ns                ;
; N/A                                     ; 80.09 MHz ( period = 12.486 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg9[28]  ; clk        ; clk      ; None                        ; None                      ; 2.294 ns                ;
; N/A                                     ; 80.13 MHz ( period = 12.480 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg5[31]  ; clk        ; clk      ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 80.13 MHz ( period = 12.480 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg3[31]  ; clk        ; clk      ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 80.17 MHz ( period = 12.474 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg7[21]  ; clk        ; clk      ; None                        ; None                      ; 2.291 ns                ;
; N/A                                     ; 80.23 MHz ( period = 12.464 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg27[28] ; clk        ; clk      ; None                        ; None                      ; 2.298 ns                ;
; N/A                                     ; 80.28 MHz ( period = 12.456 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg7[28]  ; clk        ; clk      ; None                        ; None                      ; 2.290 ns                ;
; N/A                                     ; 80.31 MHz ( period = 12.452 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg5[28]  ; clk        ; clk      ; None                        ; None                      ; 2.280 ns                ;
; N/A                                     ; 80.31 MHz ( period = 12.452 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg14[28] ; clk        ; clk      ; None                        ; None                      ; 2.283 ns                ;
; N/A                                     ; 80.32 MHz ( period = 12.450 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg6[28]  ; clk        ; clk      ; None                        ; None                      ; 2.282 ns                ;
; N/A                                     ; 80.37 MHz ( period = 12.442 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg4[28]  ; clk        ; clk      ; None                        ; None                      ; 2.278 ns                ;
; N/A                                     ; 80.41 MHz ( period = 12.436 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg15[28] ; clk        ; clk      ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; 80.57 MHz ( period = 12.412 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg19[21] ; clk        ; clk      ; None                        ; None                      ; 2.239 ns                ;
; N/A                                     ; 80.57 MHz ( period = 12.412 ns )                    ; LS:inst14|LSOut[11]                      ; Banco_reg:Reg_Control|Reg3[11]  ; clk        ; clk      ; None                        ; None                      ; 2.216 ns                ;
; N/A                                     ; 80.88 MHz ( period = 12.364 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg1[31]  ; clk        ; clk      ; None                        ; None                      ; 2.213 ns                ;
; N/A                                     ; 80.88 MHz ( period = 12.364 ns )                    ; LS:inst14|LSOut[8]                       ; Banco_reg:Reg_Control|Reg2[8]   ; clk        ; clk      ; None                        ; None                      ; 2.232 ns                ;
; N/A                                     ; 80.93 MHz ( period = 12.356 ns )                    ; LS:inst14|LSOut[8]                       ; Banco_reg:Reg_Control|Reg25[8]  ; clk        ; clk      ; None                        ; None                      ; 2.228 ns                ;
; N/A                                     ; 80.96 MHz ( period = 12.352 ns )                    ; LS:inst14|LSOut[8]                       ; Banco_reg:Reg_Control|Reg27[8]  ; clk        ; clk      ; None                        ; None                      ; 2.226 ns                ;
; N/A                                     ; 80.97 MHz ( period = 12.350 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg7[31]  ; clk        ; clk      ; None                        ; None                      ; 2.206 ns                ;
; N/A                                     ; 80.98 MHz ( period = 12.348 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg28[28] ; clk        ; clk      ; None                        ; None                      ; 2.223 ns                ;
; N/A                                     ; 81.02 MHz ( period = 12.342 ns )                    ; LS:inst14|LSOut[6]                       ; Banco_reg:Reg_Control|Reg28[6]  ; clk        ; clk      ; None                        ; None                      ; 2.198 ns                ;
; N/A                                     ; 81.05 MHz ( period = 12.338 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg30[21] ; clk        ; clk      ; None                        ; None                      ; 2.202 ns                ;
; N/A                                     ; 81.08 MHz ( period = 12.334 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg12[28] ; clk        ; clk      ; None                        ; None                      ; 2.224 ns                ;
; N/A                                     ; 81.10 MHz ( period = 12.330 ns )                    ; LS:inst14|LSOut[7]                       ; Banco_reg:Reg_Control|Reg3[7]   ; clk        ; clk      ; None                        ; None                      ; 2.168 ns                ;
; N/A                                     ; 81.13 MHz ( period = 12.326 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg2[21]  ; clk        ; clk      ; None                        ; None                      ; 2.233 ns                ;
; N/A                                     ; 81.20 MHz ( period = 12.316 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg26[28] ; clk        ; clk      ; None                        ; None                      ; 2.210 ns                ;
; N/A                                     ; 81.21 MHz ( period = 12.314 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg8[28]  ; clk        ; clk      ; None                        ; None                      ; 2.209 ns                ;
; N/A                                     ; 81.21 MHz ( period = 12.314 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg10[28] ; clk        ; clk      ; None                        ; None                      ; 2.209 ns                ;
; N/A                                     ; 81.22 MHz ( period = 12.312 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg13[21] ; clk        ; clk      ; None                        ; None                      ; 2.215 ns                ;
; N/A                                     ; 81.27 MHz ( period = 12.304 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg21[21] ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A                                     ; 81.50 MHz ( period = 12.270 ns )                    ; LS:inst14|LSOut[7]                       ; Banco_reg:Reg_Control|Reg5[7]   ; clk        ; clk      ; None                        ; None                      ; 2.150 ns                ;
; N/A                                     ; 81.51 MHz ( period = 12.268 ns )                    ; LS:inst14|LSOut[7]                       ; Banco_reg:Reg_Control|Reg1[7]   ; clk        ; clk      ; None                        ; None                      ; 2.149 ns                ;
; N/A                                     ; 81.58 MHz ( period = 12.258 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg4[21]  ; clk        ; clk      ; None                        ; None                      ; 2.166 ns                ;
; N/A                                     ; 81.62 MHz ( period = 12.252 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg31[28] ; clk        ; clk      ; None                        ; None                      ; 2.180 ns                ;
; N/A                                     ; 81.63 MHz ( period = 12.250 ns )                    ; LS:inst14|LSOut[7]                       ; Banco_reg:Reg_Control|Reg26[7]  ; clk        ; clk      ; None                        ; None                      ; 2.149 ns                ;
; N/A                                     ; 81.63 MHz ( period = 12.250 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg24[31] ; clk        ; clk      ; None                        ; None                      ; 2.152 ns                ;
; N/A                                     ; 81.66 MHz ( period = 12.246 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg23[21] ; clk        ; clk      ; None                        ; None                      ; 2.177 ns                ;
; N/A                                     ; 81.69 MHz ( period = 12.242 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg18[21] ; clk        ; clk      ; None                        ; None                      ; 2.151 ns                ;
; N/A                                     ; 81.70 MHz ( period = 12.240 ns )                    ; LS:inst14|LSOut[29]                      ; Banco_reg:Reg_Control|Reg9[29]  ; clk        ; clk      ; None                        ; None                      ; 2.148 ns                ;
; N/A                                     ; 81.73 MHz ( period = 12.236 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg23[28] ; clk        ; clk      ; None                        ; None                      ; 2.159 ns                ;
; N/A                                     ; 81.81 MHz ( period = 12.224 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg11[28] ; clk        ; clk      ; None                        ; None                      ; 2.155 ns                ;
; N/A                                     ; 81.93 MHz ( period = 12.206 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg20[31] ; clk        ; clk      ; None                        ; None                      ; 2.122 ns                ;
; N/A                                     ; 81.99 MHz ( period = 12.196 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg12[31] ; clk        ; clk      ; None                        ; None                      ; 2.117 ns                ;
; N/A                                     ; 82.01 MHz ( period = 12.194 ns )                    ; LS:inst14|LSOut[7]                       ; Banco_reg:Reg_Control|Reg12[7]  ; clk        ; clk      ; None                        ; None                      ; 2.113 ns                ;
; N/A                                     ; 82.03 MHz ( period = 12.190 ns )                    ; LS:inst14|LSOut[6]                       ; Banco_reg:Reg_Control|Reg26[6]  ; clk        ; clk      ; None                        ; None                      ; 2.111 ns                ;
; N/A                                     ; 82.07 MHz ( period = 12.184 ns )                    ; LS:inst14|LSOut[23]                      ; Banco_reg:Reg_Control|Reg17[23] ; clk        ; clk      ; None                        ; None                      ; 2.140 ns                ;
; N/A                                     ; 82.10 MHz ( period = 12.180 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg25[31] ; clk        ; clk      ; None                        ; None                      ; 2.111 ns                ;
; N/A                                     ; 82.12 MHz ( period = 12.178 ns )                    ; LS:inst14|LSOut[6]                       ; Banco_reg:Reg_Control|Reg3[6]   ; clk        ; clk      ; None                        ; None                      ; 2.084 ns                ;
; N/A                                     ; 82.12 MHz ( period = 12.178 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg29[31] ; clk        ; clk      ; None                        ; None                      ; 2.110 ns                ;
; N/A                                     ; 82.12 MHz ( period = 12.178 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg15[31] ; clk        ; clk      ; None                        ; None                      ; 2.110 ns                ;
; N/A                                     ; 82.13 MHz ( period = 12.176 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg14[21] ; clk        ; clk      ; None                        ; None                      ; 2.147 ns                ;
; N/A                                     ; 82.26 MHz ( period = 12.156 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg4[31]  ; clk        ; clk      ; None                        ; None                      ; 2.102 ns                ;
; N/A                                     ; 82.28 MHz ( period = 12.154 ns )                    ; LS:inst14|LSOut[23]                      ; Banco_reg:Reg_Control|Reg19[23] ; clk        ; clk      ; None                        ; None                      ; 2.093 ns                ;
; N/A                                     ; 82.37 MHz ( period = 12.140 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg30[0]  ; clk        ; clk      ; None                        ; None                      ; 11.942 ns               ;
; N/A                                     ; 82.37 MHz ( period = 12.140 ns )                    ; LS:inst14|LSOut[7]                       ; Banco_reg:Reg_Control|Reg10[7]  ; clk        ; clk      ; None                        ; None                      ; 2.103 ns                ;
; N/A                                     ; 82.37 MHz ( period = 12.140 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg10[21] ; clk        ; clk      ; None                        ; None                      ; 2.095 ns                ;
; N/A                                     ; 82.41 MHz ( period = 12.134 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg22[0]  ; clk        ; clk      ; None                        ; None                      ; 11.936 ns               ;
; N/A                                     ; 82.42 MHz ( period = 12.133 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg14[0]  ; clk        ; clk      ; None                        ; None                      ; 11.935 ns               ;
; N/A                                     ; 82.47 MHz ( period = 12.126 ns )                    ; LS:inst14|LSOut[7]                       ; Banco_reg:Reg_Control|Reg24[7]  ; clk        ; clk      ; None                        ; None                      ; 2.105 ns                ;
; N/A                                     ; 82.59 MHz ( period = 12.108 ns )                    ; LS:inst14|LSOut[6]                       ; Banco_reg:Reg_Control|Reg31[6]  ; clk        ; clk      ; None                        ; None                      ; 2.061 ns                ;
; N/A                                     ; 82.60 MHz ( period = 12.106 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg10[31] ; clk        ; clk      ; None                        ; None                      ; 2.075 ns                ;
; N/A                                     ; 82.60 MHz ( period = 12.106 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg8[31]  ; clk        ; clk      ; None                        ; None                      ; 2.075 ns                ;
; N/A                                     ; 82.62 MHz ( period = 12.104 ns )                    ; LS:inst14|LSOut[31]                      ; Banco_reg:Reg_Control|Reg26[31] ; clk        ; clk      ; None                        ; None                      ; 2.074 ns                ;
; N/A                                     ; 82.64 MHz ( period = 12.101 ns )                    ; Registrador:B_Control|Saida[0]~DUPLICATE ; Banco_reg:Reg_Control|Reg30[0]  ; clk        ; clk      ; None                        ; None                      ; 11.886 ns               ;
; N/A                                     ; 82.68 MHz ( period = 12.095 ns )                    ; Registrador:B_Control|Saida[0]~DUPLICATE ; Banco_reg:Reg_Control|Reg22[0]  ; clk        ; clk      ; None                        ; None                      ; 11.880 ns               ;
; N/A                                     ; 82.69 MHz ( period = 12.094 ns )                    ; Registrador:B_Control|Saida[0]~DUPLICATE ; Banco_reg:Reg_Control|Reg14[0]  ; clk        ; clk      ; None                        ; None                      ; 11.879 ns               ;
; N/A                                     ; 82.74 MHz ( period = 12.086 ns )                    ; LS:inst14|LSOut[27]                      ; Banco_reg:Reg_Control|Reg24[27] ; clk        ; clk      ; None                        ; None                      ; 2.064 ns                ;
; N/A                                     ; 82.80 MHz ( period = 12.078 ns )                    ; LS:inst14|LSOut[5]                       ; Banco_reg:Reg_Control|Reg26[5]  ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; 82.88 MHz ( period = 12.065 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg30[0]  ; clk        ; clk      ; None                        ; None                      ; 11.875 ns               ;
; N/A                                     ; 82.89 MHz ( period = 12.064 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg29[28] ; clk        ; clk      ; None                        ; None                      ; 2.098 ns                ;
; N/A                                     ; 82.92 MHz ( period = 12.060 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg25[28] ; clk        ; clk      ; None                        ; None                      ; 2.096 ns                ;
; N/A                                     ; 82.93 MHz ( period = 12.059 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg22[0]  ; clk        ; clk      ; None                        ; None                      ; 11.869 ns               ;
; N/A                                     ; 82.93 MHz ( period = 12.058 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg14[0]  ; clk        ; clk      ; None                        ; None                      ; 11.868 ns               ;
; N/A                                     ; 82.93 MHz ( period = 12.058 ns )                    ; LS:inst14|LSOut[27]                      ; Banco_reg:Reg_Control|Reg22[27] ; clk        ; clk      ; None                        ; None                      ; 2.043 ns                ;
; N/A                                     ; 82.93 MHz ( period = 12.058 ns )                    ; LS:inst14|LSOut[27]                      ; Banco_reg:Reg_Control|Reg6[27]  ; clk        ; clk      ; None                        ; None                      ; 2.043 ns                ;
; N/A                                     ; 83.02 MHz ( period = 12.046 ns )                    ; LS:inst14|LSOut[6]                       ; Banco_reg:Reg_Control|Reg2[6]   ; clk        ; clk      ; None                        ; None                      ; 2.039 ns                ;
; N/A                                     ; 83.02 MHz ( period = 12.046 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg1[28]  ; clk        ; clk      ; None                        ; None                      ; 2.097 ns                ;
; N/A                                     ; 83.02 MHz ( period = 12.046 ns )                    ; LS:inst14|LSOut[17]                      ; Banco_reg:Reg_Control|Reg12[17] ; clk        ; clk      ; None                        ; None                      ; 2.047 ns                ;
; N/A                                     ; 83.10 MHz ( period = 12.034 ns )                    ; LS:inst14|LSOut[24]                      ; Banco_reg:Reg_Control|Reg5[24]  ; clk        ; clk      ; None                        ; None                      ; 2.075 ns                ;
; N/A                                     ; 83.13 MHz ( period = 12.030 ns )                    ; LS:inst14|LSOut[7]                       ; Banco_reg:Reg_Control|Reg29[7]  ; clk        ; clk      ; None                        ; None                      ; 2.043 ns                ;
; N/A                                     ; 83.13 MHz ( period = 12.030 ns )                    ; LS:inst14|LSOut[7]                       ; Banco_reg:Reg_Control|Reg13[7]  ; clk        ; clk      ; None                        ; None                      ; 2.043 ns                ;
; N/A                                     ; 83.15 MHz ( period = 12.026 ns )                    ; LS:inst14|LSOut[0]                       ; Banco_reg:Reg_Control|Reg30[0]  ; clk        ; clk      ; None                        ; None                      ; 2.042 ns                ;
; N/A                                     ; 83.15 MHz ( period = 12.026 ns )                    ; LS:inst14|LSOut[7]                       ; Banco_reg:Reg_Control|Reg30[7]  ; clk        ; clk      ; None                        ; None                      ; 2.051 ns                ;
; N/A                                     ; 83.19 MHz ( period = 12.020 ns )                    ; LS:inst14|LSOut[20]                      ; Banco_reg:Reg_Control|Reg26[20] ; clk        ; clk      ; None                        ; None                      ; 2.046 ns                ;
; N/A                                     ; 83.22 MHz ( period = 12.017 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg30[0]  ; clk        ; clk      ; None                        ; None                      ; 11.814 ns               ;
; N/A                                     ; 83.22 MHz ( period = 12.016 ns )                    ; LS:inst14|LSOut[7]                       ; Banco_reg:Reg_Control|Reg18[7]  ; clk        ; clk      ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; 83.24 MHz ( period = 12.014 ns )                    ; LS:inst14|LSOut[0]                       ; Banco_reg:Reg_Control|Reg22[0]  ; clk        ; clk      ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; 83.25 MHz ( period = 12.012 ns )                    ; LS:inst14|LSOut[0]                       ; Banco_reg:Reg_Control|Reg14[0]  ; clk        ; clk      ; None                        ; None                      ; 2.035 ns                ;
; N/A                                     ; 83.26 MHz ( period = 12.011 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg22[0]  ; clk        ; clk      ; None                        ; None                      ; 11.808 ns               ;
; N/A                                     ; 83.26 MHz ( period = 12.010 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg14[0]  ; clk        ; clk      ; None                        ; None                      ; 11.807 ns               ;
; N/A                                     ; 83.29 MHz ( period = 12.006 ns )                    ; LS:inst14|LSOut[24]                      ; Banco_reg:Reg_Control|Reg10[24] ; clk        ; clk      ; None                        ; None                      ; 2.013 ns                ;
; N/A                                     ; 83.51 MHz ( period = 11.975 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg30[0]  ; clk        ; clk      ; None                        ; None                      ; 11.782 ns               ;
; N/A                                     ; 83.53 MHz ( period = 11.972 ns )                    ; LS:inst14|LSOut[17]                      ; Banco_reg:Reg_Control|Reg28[17] ; clk        ; clk      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 83.53 MHz ( period = 11.972 ns )                    ; LS:inst14|LSOut[8]                       ; Banco_reg:Reg_Control|Reg5[8]   ; clk        ; clk      ; None                        ; None                      ; 2.028 ns                ;
; N/A                                     ; 83.54 MHz ( period = 11.970 ns )                    ; LS:inst14|LSOut[8]                       ; Banco_reg:Reg_Control|Reg3[8]   ; clk        ; clk      ; None                        ; None                      ; 2.027 ns                ;
; N/A                                     ; 83.55 MHz ( period = 11.969 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg22[0]  ; clk        ; clk      ; None                        ; None                      ; 11.776 ns               ;
; N/A                                     ; 83.56 MHz ( period = 11.968 ns )                    ; Controle:inst4|ALUSrcA[0]                ; Banco_reg:Reg_Control|Reg14[0]  ; clk        ; clk      ; None                        ; None                      ; 11.775 ns               ;
; N/A                                     ; 83.56 MHz ( period = 11.968 ns )                    ; LS:inst14|LSOut[8]                       ; Banco_reg:Reg_Control|Reg17[8]  ; clk        ; clk      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 83.57 MHz ( period = 11.966 ns )                    ; LS:inst14|LSOut[8]                       ; Banco_reg:Reg_Control|Reg14[8]  ; clk        ; clk      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 83.58 MHz ( period = 11.964 ns )                    ; LS:inst14|LSOut[2]                       ; Banco_reg:Reg_Control|Reg8[2]   ; clk        ; clk      ; None                        ; None                      ; 2.009 ns                ;
; N/A                                     ; 83.58 MHz ( period = 11.964 ns )                    ; LS:inst14|LSOut[7]                       ; Banco_reg:Reg_Control|Reg9[7]   ; clk        ; clk      ; None                        ; None                      ; 2.014 ns                ;
; N/A                                     ; 83.63 MHz ( period = 11.958 ns )                    ; LS:inst14|LSOut[25]                      ; Banco_reg:Reg_Control|Reg10[25] ; clk        ; clk      ; None                        ; None                      ; 1.980 ns                ;
; N/A                                     ; 83.67 MHz ( period = 11.952 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg21[28] ; clk        ; clk      ; None                        ; None                      ; 2.032 ns                ;
; N/A                                     ; 83.67 MHz ( period = 11.952 ns )                    ; LS:inst14|LSOut[22]                      ; Banco_reg:Reg_Control|Reg26[22] ; clk        ; clk      ; None                        ; None                      ; 2.005 ns                ;
; N/A                                     ; 83.70 MHz ( period = 11.948 ns )                    ; LS:inst14|LSOut[5]                       ; Banco_reg:Reg_Control|Reg5[5]   ; clk        ; clk      ; None                        ; None                      ; 1.993 ns                ;
; N/A                                     ; 83.70 MHz ( period = 11.947 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg17[0]  ; clk        ; clk      ; None                        ; None                      ; 11.743 ns               ;
; N/A                                     ; 83.72 MHz ( period = 11.944 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg3[28]  ; clk        ; clk      ; None                        ; None                      ; 2.028 ns                ;
; N/A                                     ; 83.79 MHz ( period = 11.934 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg17[28] ; clk        ; clk      ; None                        ; None                      ; 2.023 ns                ;
; N/A                                     ; 83.81 MHz ( period = 11.932 ns )                    ; LS:inst14|LSOut[24]                      ; Banco_reg:Reg_Control|Reg30[24] ; clk        ; clk      ; None                        ; None                      ; 1.984 ns                ;
; N/A                                     ; 83.82 MHz ( period = 11.930 ns )                    ; Registrador:B_Control|Saida[8]           ; Banco_reg:Reg_Control|Reg30[0]  ; clk        ; clk      ; None                        ; None                      ; 11.731 ns               ;
; N/A                                     ; 83.85 MHz ( period = 11.926 ns )                    ; LS:inst14|LSOut[12]                      ; Banco_reg:Reg_Control|Reg31[12] ; clk        ; clk      ; None                        ; None                      ; 1.996 ns                ;
; N/A                                     ; 83.86 MHz ( period = 11.924 ns )                    ; Registrador:B_Control|Saida[8]           ; Banco_reg:Reg_Control|Reg22[0]  ; clk        ; clk      ; None                        ; None                      ; 11.725 ns               ;
; N/A                                     ; 83.86 MHz ( period = 11.924 ns )                    ; LS:inst14|LSOut[27]                      ; Banco_reg:Reg_Control|Reg20[27] ; clk        ; clk      ; None                        ; None                      ; 1.996 ns                ;
; N/A                                     ; 83.86 MHz ( period = 11.924 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg20[28] ; clk        ; clk      ; None                        ; None                      ; 2.019 ns                ;
; N/A                                     ; 83.87 MHz ( period = 11.923 ns )                    ; Registrador:B_Control|Saida[8]           ; Banco_reg:Reg_Control|Reg14[0]  ; clk        ; clk      ; None                        ; None                      ; 11.724 ns               ;
; N/A                                     ; 83.88 MHz ( period = 11.922 ns )                    ; LS:inst14|LSOut[22]                      ; Banco_reg:Reg_Control|Reg17[22] ; clk        ; clk      ; None                        ; None                      ; 2.009 ns                ;
; N/A                                     ; 83.93 MHz ( period = 11.914 ns )                    ; LS:inst14|LSOut[25]                      ; Banco_reg:Reg_Control|Reg3[25]  ; clk        ; clk      ; None                        ; None                      ; 1.986 ns                ;
; N/A                                     ; 83.93 MHz ( period = 11.914 ns )                    ; LS:inst14|LSOut[11]                      ; Banco_reg:Reg_Control|Reg10[11] ; clk        ; clk      ; None                        ; None                      ; 1.997 ns                ;
; N/A                                     ; 83.95 MHz ( period = 11.912 ns )                    ; LS:inst14|LSOut[27]                      ; Banco_reg:Reg_Control|Reg12[27] ; clk        ; clk      ; None                        ; None                      ; 1.990 ns                ;
; N/A                                     ; 83.98 MHz ( period = 11.908 ns )                    ; Registrador:B_Control|Saida[0]~DUPLICATE ; Banco_reg:Reg_Control|Reg17[0]  ; clk        ; clk      ; None                        ; None                      ; 11.687 ns               ;
; N/A                                     ; 83.98 MHz ( period = 11.908 ns )                    ; LS:inst14|LSOut[25]                      ; Banco_reg:Reg_Control|Reg26[25] ; clk        ; clk      ; None                        ; None                      ; 1.976 ns                ;
; N/A                                     ; 83.98 MHz ( period = 11.908 ns )                    ; LS:inst14|LSOut[23]                      ; Banco_reg:Reg_Control|Reg26[23] ; clk        ; clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A                                     ; 84.01 MHz ( period = 11.904 ns )                    ; LS:inst14|LSOut[6]                       ; Banco_reg:Reg_Control|Reg16[6]  ; clk        ; clk      ; None                        ; None                      ; 1.986 ns                ;
; N/A                                     ; 84.02 MHz ( period = 11.902 ns )                    ; LS:inst14|LSOut[6]                       ; Banco_reg:Reg_Control|Reg24[6]  ; clk        ; clk      ; None                        ; None                      ; 1.985 ns                ;
; N/A                                     ; 84.03 MHz ( period = 11.900 ns )                    ; LS:inst14|LSOut[6]                       ; Banco_reg:Reg_Control|Reg0[6]   ; clk        ; clk      ; None                        ; None                      ; 1.984 ns                ;
; N/A                                     ; 84.06 MHz ( period = 11.896 ns )                    ; LS:inst14|LSOut[11]                      ; Banco_reg:Reg_Control|Reg19[11] ; clk        ; clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A                                     ; 84.08 MHz ( period = 11.894 ns )                    ; LS:inst14|LSOut[25]                      ; Banco_reg:Reg_Control|Reg2[25]  ; clk        ; clk      ; None                        ; None                      ; 1.948 ns                ;
; N/A                                     ; 84.08 MHz ( period = 11.894 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg16[21] ; clk        ; clk      ; None                        ; None                      ; 2.006 ns                ;
; N/A                                     ; 84.09 MHz ( period = 11.892 ns )                    ; LS:inst14|LSOut[25]                      ; Banco_reg:Reg_Control|Reg18[25] ; clk        ; clk      ; None                        ; None                      ; 1.947 ns                ;
; N/A                                     ; 84.13 MHz ( period = 11.886 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg8[21]  ; clk        ; clk      ; None                        ; None                      ; 2.002 ns                ;
; N/A                                     ; 84.15 MHz ( period = 11.884 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg0[21]  ; clk        ; clk      ; None                        ; None                      ; 2.001 ns                ;
; N/A                                     ; 84.19 MHz ( period = 11.878 ns )                    ; LS:inst14|LSOut[3]                       ; Banco_reg:Reg_Control|Reg3[3]   ; clk        ; clk      ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 84.23 MHz ( period = 11.872 ns )                    ; Controle:inst4|ALUControl[0]             ; Banco_reg:Reg_Control|Reg17[0]  ; clk        ; clk      ; None                        ; None                      ; 11.676 ns               ;
; N/A                                     ; 84.23 MHz ( period = 11.872 ns )                    ; LS:inst14|LSOut[24]                      ; Banco_reg:Reg_Control|Reg3[24]  ; clk        ; clk      ; None                        ; None                      ; 1.974 ns                ;
; N/A                                     ; 84.27 MHz ( period = 11.866 ns )                    ; LS:inst14|LSOut[22]                      ; Banco_reg:Reg_Control|Reg22[22] ; clk        ; clk      ; None                        ; None                      ; 1.966 ns                ;
; N/A                                     ; 84.32 MHz ( period = 11.860 ns )                    ; LS:inst14|LSOut[22]                      ; Banco_reg:Reg_Control|Reg6[22]  ; clk        ; clk      ; None                        ; None                      ; 1.963 ns                ;
; N/A                                     ; 84.37 MHz ( period = 11.853 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg30[0]  ; clk        ; clk      ; None                        ; None                      ; 11.644 ns               ;
; N/A                                     ; 84.37 MHz ( period = 11.852 ns )                    ; LS:inst14|LSOut[22]                      ; Banco_reg:Reg_Control|Reg0[22]  ; clk        ; clk      ; None                        ; None                      ; 1.959 ns                ;
; N/A                                     ; 84.41 MHz ( period = 11.847 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg22[0]  ; clk        ; clk      ; None                        ; None                      ; 11.638 ns               ;
; N/A                                     ; 84.42 MHz ( period = 11.846 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0]           ; Banco_reg:Reg_Control|Reg14[0]  ; clk        ; clk      ; None                        ; None                      ; 11.637 ns               ;
; N/A                                     ; 84.42 MHz ( period = 11.846 ns )                    ; LS:inst14|LSOut[11]                      ; Banco_reg:Reg_Control|Reg21[11] ; clk        ; clk      ; None                        ; None                      ; 1.958 ns                ;
; N/A                                     ; 84.43 MHz ( period = 11.844 ns )                    ; LS:inst14|LSOut[22]                      ; Banco_reg:Reg_Control|Reg15[22] ; clk        ; clk      ; None                        ; None                      ; 1.968 ns                ;
; N/A                                     ; 84.43 MHz ( period = 11.844 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg11[21] ; clk        ; clk      ; None                        ; None                      ; 1.985 ns                ;
; N/A                                     ; 84.44 MHz ( period = 11.843 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg5[0]   ; clk        ; clk      ; None                        ; None                      ; 11.639 ns               ;
; N/A                                     ; 84.45 MHz ( period = 11.842 ns )                    ; Controle:inst4|ALUSrcB[1]                ; Banco_reg:Reg_Control|Reg3[0]   ; clk        ; clk      ; None                        ; None                      ; 11.638 ns               ;
; N/A                                     ; 84.45 MHz ( period = 11.842 ns )                    ; LS:inst14|LSOut[11]                      ; Banco_reg:Reg_Control|Reg17[11] ; clk        ; clk      ; None                        ; None                      ; 1.956 ns                ;
; N/A                                     ; 84.46 MHz ( period = 11.840 ns )                    ; LS:inst14|LSOut[30]                      ; Banco_reg:Reg_Control|Reg6[30]  ; clk        ; clk      ; None                        ; None                      ; 1.942 ns                ;
; N/A                                     ; 84.46 MHz ( period = 11.840 ns )                    ; LS:inst14|LSOut[22]                      ; Banco_reg:Reg_Control|Reg25[22] ; clk        ; clk      ; None                        ; None                      ; 1.966 ns                ;
; N/A                                     ; 84.49 MHz ( period = 11.836 ns )                    ; LS:inst14|LSOut[14]                      ; Banco_reg:Reg_Control|Reg3[14]  ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; 84.52 MHz ( period = 11.832 ns )                    ; LS:inst14|LSOut[5]                       ; Banco_reg:Reg_Control|Reg25[5]  ; clk        ; clk      ; None                        ; None                      ; 1.937 ns                ;
; N/A                                     ; 84.53 MHz ( period = 11.830 ns )                    ; LS:inst14|LSOut[6]                       ; Banco_reg:Reg_Control|Reg30[6]  ; clk        ; clk      ; None                        ; None                      ; 1.945 ns                ;
; N/A                                     ; 84.56 MHz ( period = 11.826 ns )                    ; Registrador:PCWrite|Saida[1]             ; Banco_reg:Reg_Control|Reg30[0]  ; clk        ; clk      ; None                        ; None                      ; 11.630 ns               ;
; N/A                                     ; 84.57 MHz ( period = 11.824 ns )                    ; Controle:inst4|ALUSrcB[0]                ; Banco_reg:Reg_Control|Reg17[0]  ; clk        ; clk      ; None                        ; None                      ; 11.615 ns               ;
; N/A                                     ; 84.59 MHz ( period = 11.822 ns )                    ; LS:inst14|LSOut[28]                      ; Banco_reg:Reg_Control|Reg16[28] ; clk        ; clk      ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 84.60 MHz ( period = 11.820 ns )                    ; Registrador:PCWrite|Saida[1]             ; Banco_reg:Reg_Control|Reg22[0]  ; clk        ; clk      ; None                        ; None                      ; 11.624 ns               ;
; N/A                                     ; 84.60 MHz ( period = 11.820 ns )                    ; LS:inst14|LSOut[6]                       ; Banco_reg:Reg_Control|Reg17[6]  ; clk        ; clk      ; None                        ; None                      ; 1.922 ns                ;
; N/A                                     ; 84.61 MHz ( period = 11.819 ns )                    ; Registrador:PCWrite|Saida[1]             ; Banco_reg:Reg_Control|Reg14[0]  ; clk        ; clk      ; None                        ; None                      ; 11.623 ns               ;
; N/A                                     ; 84.62 MHz ( period = 11.818 ns )                    ; LS:inst14|LSOut[25]                      ; Banco_reg:Reg_Control|Reg11[25] ; clk        ; clk      ; None                        ; None                      ; 1.948 ns                ;
; N/A                                     ; 84.63 MHz ( period = 11.816 ns )                    ; LS:inst14|LSOut[29]                      ; Banco_reg:Reg_Control|Reg27[29] ; clk        ; clk      ; None                        ; None                      ; 1.963 ns                ;
; N/A                                     ; 84.65 MHz ( period = 11.814 ns )                    ; LS:inst14|LSOut[6]                       ; Banco_reg:Reg_Control|Reg5[6]   ; clk        ; clk      ; None                        ; None                      ; 1.919 ns                ;
; N/A                                     ; 84.65 MHz ( period = 11.814 ns )                    ; LS:inst14|LSOut[29]                      ; Banco_reg:Reg_Control|Reg25[29] ; clk        ; clk      ; None                        ; None                      ; 1.962 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                          ;                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                          ;
+------------------------------------------+------------------------------+---------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+---------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[3]  ; LS:inst14|LSOut[3]  ; clk        ; clk      ; None                       ; None                       ; 0.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[0]  ; LS:inst14|LSOut[0]  ; clk        ; clk      ; None                       ; None                       ; 0.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[2]  ; LS:inst14|LSOut[2]  ; clk        ; clk      ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[1]  ; LS:inst14|LSOut[1]  ; clk        ; clk      ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[5]  ; LS:inst14|LSOut[5]  ; clk        ; clk      ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[4]  ; LS:inst14|LSOut[4]  ; clk        ; clk      ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[6]  ; LS:inst14|LSOut[6]  ; clk        ; clk      ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[7]  ; LS:inst14|LSOut[7]  ; clk        ; clk      ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23] ; LS:inst14|LSOut[23] ; clk        ; clk      ; None                       ; None                       ; 0.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25] ; LS:inst14|LSOut[25] ; clk        ; clk      ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11] ; LS:inst14|LSOut[11] ; clk        ; clk      ; None                       ; None                       ; 0.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15] ; LS:inst14|LSOut[15] ; clk        ; clk      ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24] ; LS:inst14|LSOut[24] ; clk        ; clk      ; None                       ; None                       ; 0.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]  ; LS:inst14|LSOut[9]  ; clk        ; clk      ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19] ; LS:inst14|LSOut[19] ; clk        ; clk      ; None                       ; None                       ; 0.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31] ; LS:inst14|LSOut[31] ; clk        ; clk      ; None                       ; None                       ; 0.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10] ; LS:inst14|LSOut[10] ; clk        ; clk      ; None                       ; None                       ; 0.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17] ; LS:inst14|LSOut[17] ; clk        ; clk      ; None                       ; None                       ; 0.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27] ; LS:inst14|LSOut[27] ; clk        ; clk      ; None                       ; None                       ; 0.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]  ; LS:inst14|LSOut[8]  ; clk        ; clk      ; None                       ; None                       ; 0.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13] ; LS:inst14|LSOut[13] ; clk        ; clk      ; None                       ; None                       ; 0.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28] ; LS:inst14|LSOut[28] ; clk        ; clk      ; None                       ; None                       ; 0.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26] ; LS:inst14|LSOut[26] ; clk        ; clk      ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29] ; LS:inst14|LSOut[29] ; clk        ; clk      ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14] ; LS:inst14|LSOut[14] ; clk        ; clk      ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12] ; LS:inst14|LSOut[12] ; clk        ; clk      ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16] ; LS:inst14|LSOut[16] ; clk        ; clk      ; None                       ; None                       ; 0.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18] ; LS:inst14|LSOut[18] ; clk        ; clk      ; None                       ; None                       ; 0.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30] ; LS:inst14|LSOut[30] ; clk        ; clk      ; None                       ; None                       ; 0.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20] ; LS:inst14|LSOut[20] ; clk        ; clk      ; None                       ; None                       ; 0.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22] ; LS:inst14|LSOut[22] ; clk        ; clk      ; None                       ; None                       ; 0.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21] ; LS:inst14|LSOut[21] ; clk        ; clk      ; None                       ; None                       ; 1.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[28] ; clk        ; clk      ; None                       ; None                       ; 1.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[31] ; clk        ; clk      ; None                       ; None                       ; 1.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[28] ; clk        ; clk      ; None                       ; None                       ; 1.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[31] ; clk        ; clk      ; None                       ; None                       ; 1.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[27] ; clk        ; clk      ; None                       ; None                       ; 1.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[20] ; clk        ; clk      ; None                       ; None                       ; 1.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[29] ; clk        ; clk      ; None                       ; None                       ; 1.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[30] ; clk        ; clk      ; None                       ; None                       ; 1.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[9]  ; clk        ; clk      ; None                       ; None                       ; 1.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[12] ; clk        ; clk      ; None                       ; None                       ; 1.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[14] ; clk        ; clk      ; None                       ; None                       ; 1.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[27] ; clk        ; clk      ; None                       ; None                       ; 1.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[21] ; clk        ; clk      ; None                       ; None                       ; 1.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[29] ; clk        ; clk      ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[30] ; clk        ; clk      ; None                       ; None                       ; 1.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[25] ; clk        ; clk      ; None                       ; None                       ; 1.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[26] ; clk        ; clk      ; None                       ; None                       ; 1.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[22] ; clk        ; clk      ; None                       ; None                       ; 1.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[21] ; clk        ; clk      ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[26] ; clk        ; clk      ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[8]  ; clk        ; clk      ; None                       ; None                       ; 2.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[11] ; clk        ; clk      ; None                       ; None                       ; 2.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[16] ; clk        ; clk      ; None                       ; None                       ; 2.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[10] ; clk        ; clk      ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[12] ; clk        ; clk      ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[15] ; clk        ; clk      ; None                       ; None                       ; 2.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[22] ; clk        ; clk      ; None                       ; None                       ; 2.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[14] ; clk        ; clk      ; None                       ; None                       ; 2.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[13] ; clk        ; clk      ; None                       ; None                       ; 2.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[25] ; clk        ; clk      ; None                       ; None                       ; 2.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[11] ; clk        ; clk      ; None                       ; None                       ; 2.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[9]  ; clk        ; clk      ; None                       ; None                       ; 2.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[8]  ; clk        ; clk      ; None                       ; None                       ; 2.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[20] ; clk        ; clk      ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[15] ; clk        ; clk      ; None                       ; None                       ; 2.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[19] ; clk        ; clk      ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[19] ; clk        ; clk      ; None                       ; None                       ; 2.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[23] ; clk        ; clk      ; None                       ; None                       ; 2.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[24] ; clk        ; clk      ; None                       ; None                       ; 2.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[10] ; clk        ; clk      ; None                       ; None                       ; 2.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[17] ; clk        ; clk      ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[16] ; clk        ; clk      ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[18] ; clk        ; clk      ; None                       ; None                       ; 2.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[13] ; clk        ; clk      ; None                       ; None                       ; 2.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]  ; LS:inst14|LSOut[18] ; clk        ; clk      ; None                       ; None                       ; 2.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[23] ; clk        ; clk      ; None                       ; None                       ; 2.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[24] ; clk        ; clk      ; None                       ; None                       ; 2.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]  ; LS:inst14|LSOut[17] ; clk        ; clk      ; None                       ; None                       ; 2.513 ns                 ;
+------------------------------------------+------------------------------+---------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                     ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------+-----------+------------+
; N/A                                     ; None                                                ; 16.400 ns  ; Controle:inst4|ALUSrcB[1]                ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.392 ns  ; Controle:inst4|ALUSrcB[1]                ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.361 ns  ; Registrador:B_Control|Saida[0]~DUPLICATE ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.353 ns  ; Registrador:B_Control|Saida[0]~DUPLICATE ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.325 ns  ; Controle:inst4|ALUControl[0]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.317 ns  ; Controle:inst4|ALUControl[0]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.277 ns  ; Controle:inst4|ALUSrcB[0]                ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.269 ns  ; Controle:inst4|ALUSrcB[0]                ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.235 ns  ; Controle:inst4|ALUSrcA[0]                ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.227 ns  ; Controle:inst4|ALUSrcA[0]                ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.190 ns  ; Registrador:B_Control|Saida[8]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.184 ns  ; Controle:inst4|ALUSrcB[1]                ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.182 ns  ; Registrador:B_Control|Saida[8]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.145 ns  ; Registrador:B_Control|Saida[0]~DUPLICATE ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.113 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.109 ns  ; Controle:inst4|ALUControl[0]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.105 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.086 ns  ; Registrador:PCWrite|Saida[1]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.078 ns  ; Registrador:PCWrite|Saida[1]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.061 ns  ; Controle:inst4|ALUSrcB[0]                ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 16.047 ns  ; Controle:inst4|ALUControl[1]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.039 ns  ; Controle:inst4|ALUControl[1]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.038 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE   ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.030 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE   ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.019 ns  ; Controle:inst4|ALUSrcA[0]                ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.974 ns  ; Registrador:B_Control|Saida[8]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.943 ns  ; Registrador:A_Control|Saida[0]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.935 ns  ; Registrador:A_Control|Saida[0]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.934 ns  ; Controle:inst4|ALUSrcB[1]                ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.906 ns  ; Registrador:PCWrite|Saida[0]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.898 ns  ; Registrador:PCWrite|Saida[0]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.897 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.895 ns  ; Registrador:B_Control|Saida[0]~DUPLICATE ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.870 ns  ; Registrador:PCWrite|Saida[1]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.859 ns  ; Controle:inst4|ALUControl[0]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.842 ns  ; Registrador:A_Control|Saida[1]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.834 ns  ; Registrador:A_Control|Saida[1]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.832 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE   ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.831 ns  ; Controle:inst4|ALUControl[1]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.824 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE   ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.822 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE   ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.813 ns  ; Registrador:B_Control|Saida[1]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.811 ns  ; Controle:inst4|ALUSrcB[0]                ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.805 ns  ; Registrador:B_Control|Saida[1]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.769 ns  ; Controle:inst4|ALUSrcA[0]                ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.727 ns  ; Registrador:A_Control|Saida[0]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.724 ns  ; Registrador:B_Control|Saida[8]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.690 ns  ; Registrador:PCWrite|Saida[0]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.647 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.642 ns  ; Controle:inst4|ALUSrcB[1]                ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 15.626 ns  ; Registrador:A_Control|Saida[1]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.620 ns  ; Registrador:PCWrite|Saida[1]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.616 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE   ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.614 ns  ; Controle:inst4|ALUSrcB[1]                ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.603 ns  ; Registrador:B_Control|Saida[0]~DUPLICATE ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 15.597 ns  ; Registrador:B_Control|Saida[1]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.581 ns  ; Controle:inst4|ALUControl[1]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.575 ns  ; Registrador:B_Control|Saida[0]~DUPLICATE ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.572 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE   ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.567 ns  ; Controle:inst4|ALUControl[0]             ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 15.539 ns  ; Controle:inst4|ALUControl[0]             ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.537 ns  ; Registrador:PCWrite|Saida[3]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.529 ns  ; Registrador:PCWrite|Saida[3]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.521 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.519 ns  ; Controle:inst4|ALUSrcB[0]                ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 15.514 ns  ; Registrador:B_Control|Saida[5]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.513 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.506 ns  ; Registrador:B_Control|Saida[5]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.491 ns  ; Controle:inst4|ALUSrcB[0]                ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.489 ns  ; Instr_Reg:IRWrite|Instr15_0[5]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.487 ns  ; Controle:inst4|ALUSrcB[1]                ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.481 ns  ; Instr_Reg:IRWrite|Instr15_0[5]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.477 ns  ; Controle:inst4|ALUSrcA[0]                ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 15.477 ns  ; Registrador:A_Control|Saida[0]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.449 ns  ; Controle:inst4|ALUSrcA[0]                ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.448 ns  ; Registrador:B_Control|Saida[0]~DUPLICATE ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.440 ns  ; Registrador:PCWrite|Saida[0]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.438 ns  ; Instr_Reg:IRWrite|Instr15_0[8]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.432 ns  ; Registrador:B_Control|Saida[8]           ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 15.430 ns  ; Instr_Reg:IRWrite|Instr15_0[8]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.412 ns  ; Controle:inst4|ALUControl[0]             ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.404 ns  ; Registrador:B_Control|Saida[8]           ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.399 ns  ; Registrador:A_Control|Saida[9]~DUPLICATE ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.396 ns  ; Instr_Reg:IRWrite|Instr15_0[4]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.391 ns  ; Registrador:A_Control|Saida[9]~DUPLICATE ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.388 ns  ; Instr_Reg:IRWrite|Instr15_0[4]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.385 ns  ; Instr_Reg:IRWrite|Instr15_0[9]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.383 ns  ; Controle:inst4|ALUSrcB[1]                ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.382 ns  ; Controle:inst4|ALUSrcB[1]                ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.380 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.377 ns  ; Instr_Reg:IRWrite|Instr15_0[9]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.376 ns  ; Registrador:A_Control|Saida[1]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.372 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.366 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE   ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.364 ns  ; Controle:inst4|ALUSrcB[0]                ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.362 ns  ; Registrador:B_Control|Saida[3]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.361 ns  ; Registrador:B_Control|Saida[9]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.355 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 15.354 ns  ; Registrador:B_Control|Saida[3]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.353 ns  ; Registrador:B_Control|Saida[9]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.347 ns  ; Registrador:B_Control|Saida[1]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.344 ns  ; Registrador:B_Control|Saida[0]~DUPLICATE ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.343 ns  ; Registrador:B_Control|Saida[0]~DUPLICATE ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.328 ns  ; Registrador:PCWrite|Saida[1]             ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 15.328 ns  ; Registrador:PCWrite|Saida[8]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.327 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.325 ns  ; Registrador:A_Control|Saida[3]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.322 ns  ; Controle:inst4|ALUSrcA[0]                ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.321 ns  ; Registrador:PCWrite|Saida[3]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.320 ns  ; Registrador:PCWrite|Saida[8]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.317 ns  ; Registrador:A_Control|Saida[3]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.308 ns  ; Controle:inst4|ALUControl[0]             ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.307 ns  ; Controle:inst4|ALUControl[0]             ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.305 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.300 ns  ; Registrador:PCWrite|Saida[1]             ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.298 ns  ; Registrador:B_Control|Saida[5]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.291 ns  ; Registrador:B_Control|Saida[6]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.289 ns  ; Controle:inst4|ALUControl[1]             ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 15.283 ns  ; Registrador:B_Control|Saida[6]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.280 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE   ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 15.277 ns  ; Registrador:B_Control|Saida[8]           ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.273 ns  ; Instr_Reg:IRWrite|Instr15_0[5]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.261 ns  ; Controle:inst4|ALUControl[1]             ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.260 ns  ; Controle:inst4|ALUSrcB[0]                ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.259 ns  ; Controle:inst4|ALUSrcB[0]                ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.252 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE   ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.244 ns  ; Registrador:PCWrite|Saida[2]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.237 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.236 ns  ; Registrador:PCWrite|Saida[2]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.229 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.222 ns  ; Instr_Reg:IRWrite|Instr15_0[8]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.218 ns  ; Controle:inst4|ALUSrcA[0]                ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.217 ns  ; Controle:inst4|ALUSrcA[0]                ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.204 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]     ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.200 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.196 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]     ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.190 ns  ; Registrador:PCWrite|Saida[9]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.185 ns  ; Registrador:A_Control|Saida[0]           ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 15.183 ns  ; Registrador:A_Control|Saida[9]~DUPLICATE ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.182 ns  ; Registrador:PCWrite|Saida[9]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.180 ns  ; Instr_Reg:IRWrite|Instr15_0[4]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.173 ns  ; Registrador:PCWrite|Saida[1]             ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.173 ns  ; Registrador:B_Control|Saida[8]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.172 ns  ; Registrador:B_Control|Saida[8]           ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.169 ns  ; Instr_Reg:IRWrite|Instr15_0[9]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.164 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.157 ns  ; Registrador:A_Control|Saida[0]           ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.155 ns  ; Instr_Reg:IRWrite|Instr15_0[6]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.148 ns  ; Registrador:PCWrite|Saida[0]             ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 15.147 ns  ; Instr_Reg:IRWrite|Instr15_0[6]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.146 ns  ; Registrador:B_Control|Saida[3]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.145 ns  ; Registrador:B_Control|Saida[9]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.134 ns  ; Controle:inst4|ALUControl[1]             ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.125 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE   ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.120 ns  ; Registrador:PCWrite|Saida[0]             ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.112 ns  ; Registrador:PCWrite|Saida[8]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.109 ns  ; Registrador:A_Control|Saida[3]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.107 ns  ; Registrador:B_Control|Saida[2]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.099 ns  ; Registrador:B_Control|Saida[2]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.096 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.095 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.084 ns  ; Registrador:A_Control|Saida[1]           ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 15.075 ns  ; Registrador:B_Control|Saida[6]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.074 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE   ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 15.071 ns  ; Registrador:PCWrite|Saida[3]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.070 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]     ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.069 ns  ; Registrador:PCWrite|Saida[1]             ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.068 ns  ; Registrador:PCWrite|Saida[1]             ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.062 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]     ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.056 ns  ; Registrador:A_Control|Saida[1]           ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.055 ns  ; Registrador:B_Control|Saida[1]           ; S[20]     ; clk        ;
; N/A                                     ; None                                                ; 15.055 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.052 ns  ; Registrador:A_Control|Saida[8]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.048 ns  ; Registrador:B_Control|Saida[5]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.046 ns  ; Controle:inst4|ALUControl[2]~DUPLICATE   ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.044 ns  ; Registrador:A_Control|Saida[8]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.030 ns  ; Registrador:A_Control|Saida[0]           ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.030 ns  ; Controle:inst4|ALUControl[1]             ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.029 ns  ; Controle:inst4|ALUControl[1]             ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.028 ns  ; Registrador:PCWrite|Saida[2]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.027 ns  ; Registrador:B_Control|Saida[1]           ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.023 ns  ; Instr_Reg:IRWrite|Instr15_0[5]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.021 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE   ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.021 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.020 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE   ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.013 ns  ; ShiftLeft2de32pra32:inst|outputSL[8]     ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.005 ns  ; ShiftLeft2de32pra32:inst|outputSL[8]     ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.005 ns  ; Registrador:A_Control|Saida[4]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.997 ns  ; Registrador:A_Control|Saida[4]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.993 ns  ; Registrador:PCWrite|Saida[0]             ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.988 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]     ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.974 ns  ; Registrador:PCWrite|Saida[9]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.972 ns  ; Instr_Reg:IRWrite|Instr15_0[8]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.962 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]     ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.954 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]     ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.952 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]     ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.944 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]     ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.939 ns  ; Instr_Reg:IRWrite|Instr15_0[6]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.933 ns  ; Registrador:A_Control|Saida[9]~DUPLICATE ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.930 ns  ; Instr_Reg:IRWrite|Instr15_0[4]           ; S[28]     ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                          ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Oct 18 08:40:12 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "LS:inst14|LSOut[0]" is a latch
    Warning: Node "LS:inst14|LSOut[1]" is a latch
    Warning: Node "LS:inst14|LSOut[5]" is a latch
    Warning: Node "LS:inst14|LSOut[6]" is a latch
    Warning: Node "LS:inst14|LSOut[7]" is a latch
    Warning: Node "LS:inst14|LSOut[2]" is a latch
    Warning: Node "LS:inst14|LSOut[3]" is a latch
    Warning: Node "LS:inst14|LSOut[4]" is a latch
    Warning: Node "LS:inst14|LSOut[31]" is a latch
    Warning: Node "LS:inst14|LSOut[30]" is a latch
    Warning: Node "LS:inst14|LSOut[26]" is a latch
    Warning: Node "LS:inst14|LSOut[27]" is a latch
    Warning: Node "LS:inst14|LSOut[28]" is a latch
    Warning: Node "LS:inst14|LSOut[24]" is a latch
    Warning: Node "LS:inst14|LSOut[29]" is a latch
    Warning: Node "LS:inst14|LSOut[25]" is a latch
    Warning: Node "LS:inst14|LSOut[23]" is a latch
    Warning: Node "LS:inst14|LSOut[22]" is a latch
    Warning: Node "LS:inst14|LSOut[20]" is a latch
    Warning: Node "LS:inst14|LSOut[21]" is a latch
    Warning: Node "LS:inst14|LSOut[19]" is a latch
    Warning: Node "LS:inst14|LSOut[18]" is a latch
    Warning: Node "LS:inst14|LSOut[16]" is a latch
    Warning: Node "LS:inst14|LSOut[17]" is a latch
    Warning: Node "LS:inst14|LSOut[14]" is a latch
    Warning: Node "LS:inst14|LSOut[12]" is a latch
    Warning: Node "LS:inst14|LSOut[10]" is a latch
    Warning: Node "LS:inst14|LSOut[15]" is a latch
    Warning: Node "LS:inst14|LSOut[13]" is a latch
    Warning: Node "LS:inst14|LSOut[11]" is a latch
    Warning: Node "LS:inst14|LSOut[9]" is a latch
    Warning: Node "LS:inst14|LSOut[8]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Controle:inst4|LSControl[1]" as buffer
    Info: Detected ripple clock "Controle:inst4|LSControl[0]" as buffer
    Info: Detected gated clock "LS:inst14|LSOut[31]~1" as buffer
Info: Clock "clk" has Internal fmax of 75.47 MHz between source register "LS:inst14|LSOut[31]" and destination register "Banco_reg:Reg_Control|Reg28[31]" (period= 13.25 ns)
    Info: + Longest register to register delay is 2.644 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y22_N30; Fanout = 2; REG Node = 'LS:inst14|LSOut[31]'
        Info: 2: + IC(0.606 ns) + CELL(0.053 ns) = 0.659 ns; Loc. = LCCOMB_X20_Y26_N30; Fanout = 1; COMB Node = 'DataSrc:inst3|Mux0~2'
        Info: 3: + IC(0.519 ns) + CELL(0.053 ns) = 1.231 ns; Loc. = LCCOMB_X25_Y26_N28; Fanout = 32; COMB Node = 'DataSrc:inst3|Mux0~5'
        Info: 4: + IC(1.104 ns) + CELL(0.309 ns) = 2.644 ns; Loc. = LCFF_X24_Y24_N1; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg28[31]'
        Info: Total cell delay = 0.415 ns ( 15.70 % )
        Info: Total interconnect delay = 2.229 ns ( 84.30 % )
    Info: - Smallest clock skew is -3.891 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.611 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1473; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.806 ns) + CELL(0.618 ns) = 2.611 ns; Loc. = LCFF_X24_Y24_N1; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg28[31]'
            Info: Total cell delay = 1.462 ns ( 55.99 % )
            Info: Total interconnect delay = 1.149 ns ( 44.01 % )
        Info: - Longest clock path from clock "clk" to source register is 6.502 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.561 ns) + CELL(0.712 ns) = 3.117 ns; Loc. = LCFF_X20_Y22_N7; Fanout = 26; REG Node = 'Controle:inst4|LSControl[0]'
            Info: 3: + IC(0.343 ns) + CELL(0.225 ns) = 3.685 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 1; COMB Node = 'LS:inst14|LSOut[31]~1'
            Info: 4: + IC(1.706 ns) + CELL(0.000 ns) = 5.391 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'LS:inst14|LSOut[31]~1clkctrl'
            Info: 5: + IC(1.058 ns) + CELL(0.053 ns) = 6.502 ns; Loc. = LCCOMB_X19_Y22_N30; Fanout = 2; REG Node = 'LS:inst14|LSOut[31]'
            Info: Total cell delay = 1.834 ns ( 28.21 % )
            Info: Total interconnect delay = 4.668 ns ( 71.79 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 80 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:MDRReg|Saida[3]" and destination pin or register "LS:inst14|LSOut[3]" for clock "clk" (Hold time is 3.556 ns)
    Info: + Largest clock skew is 3.891 ns
        Info: + Longest clock path from clock "clk" to destination register is 6.526 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.561 ns) + CELL(0.712 ns) = 3.117 ns; Loc. = LCFF_X20_Y22_N7; Fanout = 26; REG Node = 'Controle:inst4|LSControl[0]'
            Info: 3: + IC(0.343 ns) + CELL(0.225 ns) = 3.685 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 1; COMB Node = 'LS:inst14|LSOut[31]~1'
            Info: 4: + IC(1.706 ns) + CELL(0.000 ns) = 5.391 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'LS:inst14|LSOut[31]~1clkctrl'
            Info: 5: + IC(1.082 ns) + CELL(0.053 ns) = 6.526 ns; Loc. = LCCOMB_X25_Y19_N0; Fanout = 2; REG Node = 'LS:inst14|LSOut[3]'
            Info: Total cell delay = 1.834 ns ( 28.10 % )
            Info: Total interconnect delay = 4.692 ns ( 71.90 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.635 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1473; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.830 ns) + CELL(0.618 ns) = 2.635 ns; Loc. = LCFF_X25_Y19_N1; Fanout = 2; REG Node = 'Registrador:MDRReg|Saida[3]'
            Info: Total cell delay = 1.462 ns ( 55.48 % )
            Info: Total interconnect delay = 1.173 ns ( 44.52 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.241 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y19_N1; Fanout = 2; REG Node = 'Registrador:MDRReg|Saida[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X25_Y19_N0; Fanout = 2; REG Node = 'LS:inst14|LSOut[3]'
        Info: Total cell delay = 0.241 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "overfloww" through register "Controle:inst4|ALUSrcB[1]" is 16.400 ns
    Info: + Longest clock path from clock "clk" to source register is 2.626 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1473; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.821 ns) + CELL(0.618 ns) = 2.626 ns; Loc. = LCFF_X21_Y19_N17; Fanout = 37; REG Node = 'Controle:inst4|ALUSrcB[1]'
        Info: Total cell delay = 1.462 ns ( 55.67 % )
        Info: Total interconnect delay = 1.164 ns ( 44.33 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 13.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y19_N17; Fanout = 37; REG Node = 'Controle:inst4|ALUSrcB[1]'
        Info: 2: + IC(1.565 ns) + CELL(0.053 ns) = 1.618 ns; Loc. = LCCOMB_X32_Y20_N20; Fanout = 1; COMB Node = 'ALUSrcB:inst6|Mux23~0'
        Info: 3: + IC(0.784 ns) + CELL(0.228 ns) = 2.630 ns; Loc. = LCCOMB_X34_Y19_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl|Mux55~0'
        Info: 4: + IC(1.177 ns) + CELL(0.225 ns) = 4.032 ns; Loc. = LCCOMB_X24_Y18_N24; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~6'
        Info: 5: + IC(1.423 ns) + CELL(0.053 ns) = 5.508 ns; Loc. = LCCOMB_X32_Y24_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~7'
        Info: 6: + IC(0.231 ns) + CELL(0.053 ns) = 5.792 ns; Loc. = LCCOMB_X32_Y24_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~8'
        Info: 7: + IC(0.218 ns) + CELL(0.053 ns) = 6.063 ns; Loc. = LCCOMB_X32_Y24_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[15]~34'
        Info: 8: + IC(0.218 ns) + CELL(0.053 ns) = 6.334 ns; Loc. = LCCOMB_X32_Y24_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[17]~9'
        Info: 9: + IC(0.224 ns) + CELL(0.053 ns) = 6.611 ns; Loc. = LCCOMB_X32_Y24_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[19]~10'
        Info: 10: + IC(0.222 ns) + CELL(0.053 ns) = 6.886 ns; Loc. = LCCOMB_X32_Y24_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[21]~11'
        Info: 11: + IC(0.215 ns) + CELL(0.053 ns) = 7.154 ns; Loc. = LCCOMB_X32_Y24_N28; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[23]~12'
        Info: 12: + IC(1.099 ns) + CELL(0.053 ns) = 8.306 ns; Loc. = LCCOMB_X19_Y24_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[25]~13'
        Info: 13: + IC(0.298 ns) + CELL(0.053 ns) = 8.657 ns; Loc. = LCCOMB_X20_Y24_N4; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[27]~14'
        Info: 14: + IC(0.215 ns) + CELL(0.053 ns) = 8.925 ns; Loc. = LCCOMB_X20_Y24_N26; Fanout = 7; COMB Node = 'Ula32:ALUControl|carry_temp[29]~15'
        Info: 15: + IC(0.244 ns) + CELL(0.053 ns) = 9.222 ns; Loc. = LCCOMB_X20_Y24_N30; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[30]~17'
        Info: 16: + IC(0.532 ns) + CELL(0.366 ns) = 10.120 ns; Loc. = LCCOMB_X23_Y24_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl|Overflow'
        Info: 17: + IC(1.446 ns) + CELL(2.114 ns) = 13.680 ns; Loc. = PIN_M6; Fanout = 0; PIN Node = 'overfloww'
        Info: Total cell delay = 3.569 ns ( 26.09 % )
        Info: Total interconnect delay = 10.111 ns ( 73.91 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 4399 megabytes
    Info: Processing ended: Fri Oct 18 08:40:13 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


