{
    "1073754112": {
        "name": "KR",
        "address": 1073754112,
        "size": 32,
        "access": "write-only",
        "desc": "Key register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Key value (write only, read\n              0x0000)"
            }
        ]
    },
    "1073754116": {
        "name": "PR",
        "address": 1073754116,
        "size": 32,
        "access": "read-write",
        "desc": "Prescaler register",
        "fields": [
            {
                "name": "PR",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Prescaler divider"
            }
        ]
    },
    "1073754120": {
        "name": "RLR",
        "address": 1073754120,
        "size": 32,
        "access": "read-write",
        "desc": "Reload register",
        "fields": [
            {
                "name": "RL",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter reload\n              value"
            }
        ]
    },
    "1073754124": {
        "name": "SR",
        "address": 1073754124,
        "size": 32,
        "access": "read-only",
        "desc": "Status register",
        "fields": [
            {
                "name": "WVU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Watchdog counter window value\n              update"
            },
            {
                "name": "RVU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Watchdog counter reload value\n              update"
            },
            {
                "name": "PVU",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Watchdog prescaler value\n              update"
            }
        ]
    },
    "1073754128": {
        "name": "WINR",
        "address": 1073754128,
        "size": 32,
        "access": "read-write",
        "desc": "Window register",
        "fields": [
            {
                "name": "WIN",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter window\n              value"
            }
        ]
    },
    "1073753088": {
        "name": "CR",
        "address": 1073753088,
        "size": 32,
        "access": "read-write",
        "desc": "Control register",
        "fields": [
            {
                "name": "WDGA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Activation bit"
            },
            {
                "name": "T",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "7-bit counter (MSB to LSB)"
            }
        ]
    },
    "1073753092": {
        "name": "CFR",
        "address": 1073753092,
        "size": 32,
        "access": "read-write",
        "desc": "Configuration register",
        "fields": [
            {
                "name": "WDGTB",
                "bitOffset": 11,
                "bitWidth": 3,
                "desc": "Timer base"
            },
            {
                "name": "EWI",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Early wakeup interrupt"
            },
            {
                "name": "W",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "7-bit window value"
            }
        ]
    },
    "1073753096": {
        "name": "SR",
        "address": 1073753096,
        "size": 32,
        "access": "read-write",
        "desc": "Status register",
        "fields": [
            {
                "name": "EWIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Early wakeup interrupt\n              flag"
            }
        ]
    },
    "1073881088": {
        "name": "ACR",
        "address": 1073881088,
        "size": 32,
        "access": "read-write",
        "desc": "Access control register",
        "fields": [
            {
                "name": "LATENCY",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Latency"
            },
            {
                "name": "PRFTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Prefetch enable"
            },
            {
                "name": "ICEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Instruction cache enable"
            },
            {
                "name": "ICRST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Instruction cache reset"
            },
            {
                "name": "EMPTY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Flash User area empty"
            },
            {
                "name": "DBG_SWEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Debug access software\n              enable"
            }
        ]
    },
    "1073881096": {
        "name": "KEYR",
        "address": 1073881096,
        "size": 32,
        "access": "write-only",
        "desc": "Flash key register",
        "fields": [
            {
                "name": "KEYR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "KEYR"
            }
        ]
    },
    "1073881100": {
        "name": "OPTKEYR",
        "address": 1073881100,
        "size": 32,
        "access": "write-only",
        "desc": "Option byte key register",
        "fields": [
            {
                "name": "OPTKEYR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Option byte key"
            }
        ]
    },
    "1073881104": {
        "name": "SR",
        "address": 1073881104,
        "size": 32,
        "access": "read-write",
        "desc": "Status register",
        "fields": [
            {
                "name": "EOP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "End of operation"
            },
            {
                "name": "OPERR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Operation error"
            },
            {
                "name": "PROGERR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Programming error"
            },
            {
                "name": "WRPERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Write protected error"
            },
            {
                "name": "PGAERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Programming alignment\n              error"
            },
            {
                "name": "SIZERR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Size error"
            },
            {
                "name": "PGSERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Programming sequence error"
            },
            {
                "name": "MISERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Fast programming data miss\n              error"
            },
            {
                "name": "FASTERR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Fast programming error"
            },
            {
                "name": "RDERR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "PCROP read error"
            },
            {
                "name": "OPTVERR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Option and Engineering bits loading\n              validity error"
            },
            {
                "name": "BSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Busy"
            },
            {
                "name": "CFGBSY",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Programming or erase configuration\n              busy."
            }
        ]
    },
    "1073881108": {
        "name": "CR",
        "address": 1073881108,
        "size": 32,
        "access": "read-write",
        "desc": "Flash control register",
        "fields": [
            {
                "name": "PG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Programming"
            },
            {
                "name": "PER",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Page erase"
            },
            {
                "name": "MER1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Mass erase"
            },
            {
                "name": "PNB",
                "bitOffset": 3,
                "bitWidth": 10,
                "desc": "Page number"
            },
            {
                "name": "BKER",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Bank selection for erase operation"
            },
            {
                "name": "MER2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Mass erase, Bank 2"
            },
            {
                "name": "STRT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Start"
            },
            {
                "name": "OPTSTRT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Options modification start"
            },
            {
                "name": "FSTPG",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Fast programming"
            },
            {
                "name": "EOPIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "End of operation interrupt\n              enable"
            },
            {
                "name": "ERRIE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            },
            {
                "name": "RDERRIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "PCROP read error interrupt\n              enable"
            },
            {
                "name": "OBL_LAUNCH",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Force the option byte\n              loading"
            },
            {
                "name": "SEC_PROT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Securable memory area protection\n              enable"
            },
            {
                "name": "SEC_PROT2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Securable memory area protection enable, Bank 2"
            },
            {
                "name": "OPTLOCK",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Options Lock"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "FLASH_CR Lock"
            }
        ]
    },
    "1073881112": {
        "name": "ECCR",
        "address": 1073881112,
        "size": 32,
        "access": "",
        "desc": "Flash ECC register",
        "fields": [
            {
                "name": "ADDR_ECC",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "ECC fail address"
            },
            {
                "name": "SYSF_ECC",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ECC fail for Corrected ECC Error or\n              Double ECC Error in info block"
            },
            {
                "name": "ECCIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "ECC correction interrupt\n              enable"
            },
            {
                "name": "ECCC",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "ECC correction"
            },
            {
                "name": "ECCD",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "ECC detection"
            }
        ]
    },
    "1073881116": {
        "name": "ECCR2",
        "address": 1073881116,
        "size": 32,
        "access": "",
        "desc": "Flash ECC register 2",
        "fields": [
            {
                "name": "ADDR_ECC",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "ECC fail address"
            },
            {
                "name": "SYSF_ECC",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ECC fail for Corrected ECC Error or\n              Double ECC Error in info block"
            },
            {
                "name": "ECCIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "ECC correction interrupt\n              enable"
            },
            {
                "name": "ECCC",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "ECC correction"
            },
            {
                "name": "ECCD",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "ECC detection"
            }
        ]
    },
    "1073881120": {
        "name": "OPTR",
        "address": 1073881120,
        "size": 32,
        "access": "read-write",
        "desc": "Flash option register",
        "fields": [
            {
                "name": "RDP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Read protection level"
            },
            {
                "name": "BOREN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BOR reset Level"
            },
            {
                "name": "BORF_LEV",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "These bits contain the VDD supply level\n              threshold that activates the reset"
            },
            {
                "name": "BORR_LEV",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "These bits contain the VDD supply level\n              threshold that releases the reset."
            },
            {
                "name": "nRST_STOP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "nRST_STOP"
            },
            {
                "name": "nRST_STDBY",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "nRST_STDBY"
            },
            {
                "name": "nRSTS_HDW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "nRSTS_HDW"
            },
            {
                "name": "IDWG_SW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Independent watchdog\n              selection"
            },
            {
                "name": "IWDG_STOP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Independent watchdog counter freeze in\n              Stop mode"
            },
            {
                "name": "IWDG_STDBY",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Independent watchdog counter freeze in\n              Standby mode"
            },
            {
                "name": "WWDG_SW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Window watchdog selection"
            },
            {
                "name": "RAM_PARITY_CHECK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SRAM parity check control"
            },
            {
                "name": "nBOOT_SEL",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "nBOOT_SEL"
            },
            {
                "name": "nBOOT1",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Boot configuration"
            },
            {
                "name": "nBOOT0",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "nBOOT0 option bit"
            },
            {
                "name": "NRST_MODE",
                "bitOffset": 27,
                "bitWidth": 2,
                "desc": "NRST_MODE"
            },
            {
                "name": "IRHEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Internal reset holder enable\n              bit"
            }
        ]
    },
    "1073881124": {
        "name": "PCROP1ASR",
        "address": 1073881124,
        "size": 32,
        "access": "read-only",
        "desc": "Flash PCROP zone A Start address\n          register",
        "fields": [
            {
                "name": "PCROP1A_STRT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "PCROP1A area start offset"
            }
        ]
    },
    "1073881128": {
        "name": "PCROP1AER",
        "address": 1073881128,
        "size": 32,
        "access": "read-only",
        "desc": "Flash PCROP zone A End address\n          register",
        "fields": [
            {
                "name": "PCROP1A_END",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "PCROP1A area end offset"
            },
            {
                "name": "PCROP_RDP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "PCROP area preserved when RDP level\n              decreased"
            }
        ]
    },
    "1073881132": {
        "name": "WRP1AR",
        "address": 1073881132,
        "size": 32,
        "access": "read-only",
        "desc": "Flash WRP area A address\n          register",
        "fields": [
            {
                "name": "WRP1A_STRT",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "WRP area A start offset"
            },
            {
                "name": "WRP1A_END",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "WRP area A end offset"
            }
        ]
    },
    "1073881136": {
        "name": "WRP1BR",
        "address": 1073881136,
        "size": 32,
        "access": "read-only",
        "desc": "Flash WRP area B address\n          register",
        "fields": [
            {
                "name": "WRP1B_STRT",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "WRP area B start offset"
            },
            {
                "name": "WRP1B_END",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "WRP area B end offset"
            }
        ]
    },
    "1073881140": {
        "name": "PCROP1BSR",
        "address": 1073881140,
        "size": 32,
        "access": "read-only",
        "desc": "Flash PCROP zone B Start address\n          register",
        "fields": [
            {
                "name": "PCROP1B_STRT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "PCROP1B area start offset"
            }
        ]
    },
    "1073881144": {
        "name": "PCROP1BER",
        "address": 1073881144,
        "size": 32,
        "access": "read-only",
        "desc": "Flash PCROP zone B End address\n          register",
        "fields": [
            {
                "name": "PCROP1B_END",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "PCROP1B area end offset"
            }
        ]
    },
    "1073881216": {
        "name": "SECR",
        "address": 1073881216,
        "size": 32,
        "access": "read-only",
        "desc": "Flash Security register",
        "fields": [
            {
                "name": "SEC_SIZE",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Securable memory area size"
            },
            {
                "name": "BOOT_LOCK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "used to force boot from user\n              area"
            }
        ]
    },
    "1073876992": {
        "name": "CR",
        "address": 1073876992,
        "size": 32,
        "access": "read-write",
        "desc": "Clock control register",
        "fields": [
            {
                "name": "HSION",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "HSI16 clock enable"
            },
            {
                "name": "HSIKERON",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "HSI16 always enable for peripheral\n              kernels"
            },
            {
                "name": "HSIRDY",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HSI16 clock ready flag"
            },
            {
                "name": "HSIDIV",
                "bitOffset": 11,
                "bitWidth": 3,
                "desc": "HSI16 clock division\n              factor"
            },
            {
                "name": "HSEON",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "HSE clock enable"
            },
            {
                "name": "HSERDY",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "HSE clock ready flag"
            },
            {
                "name": "HSEBYP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "HSE crystal oscillator\n              bypass"
            },
            {
                "name": "CSSON",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Clock security system\n              enable"
            },
            {
                "name": "PLLON",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "PLL enable"
            },
            {
                "name": "PLLRDY",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PLL clock ready flag"
            }
        ]
    },
    "1073876996": {
        "name": "ICSCR",
        "address": 1073876996,
        "size": 32,
        "access": "",
        "desc": "Internal clock sources calibration\n          register",
        "fields": [
            {
                "name": "HSICAL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "HSI16 clock calibration"
            },
            {
                "name": "HSITRIM",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "HSI16 clock trimming"
            }
        ]
    },
    "1073877000": {
        "name": "CFGR",
        "address": 1073877000,
        "size": 32,
        "access": "",
        "desc": "Clock configuration register",
        "fields": [
            {
                "name": "MCOPRE",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "Microcontroller clock output\n              prescaler"
            },
            {
                "name": "MCOSEL",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Microcontroller clock\n              output"
            },
            {
                "name": "PPRE",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "APB prescaler"
            },
            {
                "name": "HPRE",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "AHB prescaler"
            },
            {
                "name": "SWS",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "System clock switch status"
            },
            {
                "name": "SW",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "System clock switch"
            }
        ]
    },
    "1073877004": {
        "name": "PLLSYSCFGR",
        "address": 1073877004,
        "size": 32,
        "access": "read-write",
        "desc": "PLL configuration register",
        "fields": [
            {
                "name": "PLLSRC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "PLL input clock source"
            },
            {
                "name": "PLLM",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Division factor M of the PLL input clock\n              divider"
            },
            {
                "name": "PLLN",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "PLL frequency multiplication factor\n              N"
            },
            {
                "name": "PLLPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "PLLPCLK clock output\n              enable"
            },
            {
                "name": "PLLP",
                "bitOffset": 17,
                "bitWidth": 5,
                "desc": "PLL VCO division factor P for PLLPCLK\n              clock output"
            },
            {
                "name": "PLLQEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "PLLQCLK clock output\n              enable"
            },
            {
                "name": "PLLQ",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "PLL VCO division factor Q for PLLQCLK\n              clock output"
            },
            {
                "name": "PLLREN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "PLLRCLK clock output\n              enable"
            },
            {
                "name": "PLLR",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "PLL VCO division factor R for PLLRCLK\n              clock output"
            }
        ]
    },
    "1073877016": {
        "name": "CIER",
        "address": 1073877016,
        "size": 32,
        "access": "read-write",
        "desc": "Clock interrupt enable\n          register",
        "fields": [
            {
                "name": "LSIRDYIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready interrupt enable"
            },
            {
                "name": "LSERDYIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready interrupt enable"
            },
            {
                "name": "HSIRDYIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI ready interrupt enable"
            },
            {
                "name": "HSERDYIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE ready interrupt enable"
            },
            {
                "name": "PLLSYSRDYIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PLL ready interrupt enable"
            }
        ]
    },
    "1073877020": {
        "name": "CIFR",
        "address": 1073877020,
        "size": 32,
        "access": "read-only",
        "desc": "Clock interrupt flag register",
        "fields": [
            {
                "name": "LSIRDYF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready interrupt flag"
            },
            {
                "name": "LSERDYF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready interrupt flag"
            },
            {
                "name": "HSIRDYF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI ready interrupt flag"
            },
            {
                "name": "HSERDYF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE ready interrupt flag"
            },
            {
                "name": "PLLSYSRDYF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PLL ready interrupt flag"
            },
            {
                "name": "CSSF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clock security system interrupt\n              flag"
            },
            {
                "name": "LSECSSF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LSE Clock security system interrupt\n              flag"
            }
        ]
    },
    "1073877024": {
        "name": "CICR",
        "address": 1073877024,
        "size": 32,
        "access": "write-only",
        "desc": "Clock interrupt clear register",
        "fields": [
            {
                "name": "LSIRDYC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready interrupt clear"
            },
            {
                "name": "LSERDYC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready interrupt clear"
            },
            {
                "name": "HSIRDYC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI ready interrupt clear"
            },
            {
                "name": "HSERDYC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE ready interrupt clear"
            },
            {
                "name": "PLLSYSRDYC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PLL ready interrupt clear"
            },
            {
                "name": "CSSC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clock security system interrupt\n              clear"
            },
            {
                "name": "LSECSSC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LSE Clock security system interrupt\n              clear"
            }
        ]
    },
    "1073877032": {
        "name": "AHBRSTR",
        "address": 1073877032,
        "size": 32,
        "access": "read-write",
        "desc": "AHB peripheral reset register",
        "fields": [
            {
                "name": "DMARST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1 reset"
            },
            {
                "name": "FLASHRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "FLITF reset"
            },
            {
                "name": "CRCRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC reset"
            },
            {
                "name": "AESRST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "AES hardware accelerator\n              reset"
            },
            {
                "name": "RNGRST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Random number generator\n              reset"
            }
        ]
    },
    "1073877028": {
        "name": "IOPRSTR",
        "address": 1073877028,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO reset register",
        "fields": [
            {
                "name": "IOPARST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I/O port A reset"
            },
            {
                "name": "IOPBRST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I/O port B reset"
            },
            {
                "name": "IOPCRST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I/O port C reset"
            },
            {
                "name": "IOPDRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I/O port D reset"
            },
            {
                "name": "IOPFRST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "I/O port F reset"
            }
        ]
    },
    "1073877036": {
        "name": "APBRSTR1",
        "address": 1073877036,
        "size": 32,
        "access": "read-write",
        "desc": "APB peripheral reset register\n          1",
        "fields": [
            {
                "name": "TIM2RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 timer reset"
            },
            {
                "name": "TIM3RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 timer reset"
            },
            {
                "name": "SPI2RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 reset"
            },
            {
                "name": "USART2RST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 reset"
            },
            {
                "name": "LPUART1RST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "LPUART1 reset"
            },
            {
                "name": "I2C1RST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 reset"
            },
            {
                "name": "I2C2RST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 reset"
            },
            {
                "name": "DBGRST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Debug support reset"
            },
            {
                "name": "PWRRST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Power interface reset"
            },
            {
                "name": "LPTIM2RST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Low Power Timer 2 reset"
            },
            {
                "name": "LPTIM1RST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Low Power Timer 1 reset"
            }
        ]
    },
    "1073877040": {
        "name": "APBRSTR2",
        "address": 1073877040,
        "size": 32,
        "access": "read-write",
        "desc": "APB peripheral reset register\n          2",
        "fields": [
            {
                "name": "SYSCFGRST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYSCFG, COMP and VREFBUF\n              reset"
            },
            {
                "name": "TIM1RST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 timer reset"
            },
            {
                "name": "SPI1RST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 reset"
            },
            {
                "name": "USART1RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USART1 reset"
            },
            {
                "name": "TIM14RST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TIM14 timer reset"
            },
            {
                "name": "TIM16RST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 timer reset"
            },
            {
                "name": "TIM17RST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM17 timer reset"
            },
            {
                "name": "ADCRST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ADC reset"
            }
        ]
    },
    "1073877044": {
        "name": "IOPENR",
        "address": 1073877044,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO clock enable register",
        "fields": [
            {
                "name": "IOPAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I/O port A clock enable"
            },
            {
                "name": "IOPBEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I/O port B clock enable"
            },
            {
                "name": "IOPCEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I/O port C clock enable"
            },
            {
                "name": "IOPDEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I/O port D clock enable"
            },
            {
                "name": "IOPFEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "I/O port F clock enable"
            }
        ]
    },
    "1073877048": {
        "name": "AHBENR",
        "address": 1073877048,
        "size": 32,
        "access": "read-write",
        "desc": "AHB peripheral clock enable\n          register",
        "fields": [
            {
                "name": "DMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA clock enable"
            },
            {
                "name": "FLASHEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Flash memory interface clock\n              enable"
            },
            {
                "name": "CRCEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC clock enable"
            },
            {
                "name": "AESEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "AES hardware accelerator"
            },
            {
                "name": "RNGEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Random number generator clock\n              enable"
            }
        ]
    },
    "1073877052": {
        "name": "APBENR1",
        "address": 1073877052,
        "size": 32,
        "access": "read-write",
        "desc": "APB peripheral clock enable register\n          1",
        "fields": [
            {
                "name": "TIM2EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 timer clock enable"
            },
            {
                "name": "TIM3EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 timer clock enable"
            },
            {
                "name": "RTCAPBEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RTC APB clock enable"
            },
            {
                "name": "WWDGEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WWDG clock enable"
            },
            {
                "name": "SPI2EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 clock enable"
            },
            {
                "name": "USART2EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 clock enable"
            },
            {
                "name": "LPUART1EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "LPUART1 clock enable"
            },
            {
                "name": "I2C1EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 clock enable"
            },
            {
                "name": "I2C2EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 clock enable"
            },
            {
                "name": "DBGEN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Debug support clock enable"
            },
            {
                "name": "PWREN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Power interface clock\n              enable"
            },
            {
                "name": "LPTIM2EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "LPTIM2 clock enable"
            },
            {
                "name": "LPTIM1EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LPTIM1 clock enable"
            }
        ]
    },
    "1073877056": {
        "name": "APBENR2",
        "address": 1073877056,
        "size": 32,
        "access": "read-write",
        "desc": "APB peripheral clock enable register\n          2",
        "fields": [
            {
                "name": "SYSCFGEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYSCFG, COMP and VREFBUF clock\n              enable"
            },
            {
                "name": "TIM1EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 timer clock enable"
            },
            {
                "name": "SPI1EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 clock enable"
            },
            {
                "name": "USART1EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USART1 clock enable"
            },
            {
                "name": "TIM14EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TIM14 timer clock enable"
            },
            {
                "name": "TIM16EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 timer clock enable"
            },
            {
                "name": "TIM17EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM16 timer clock enable"
            },
            {
                "name": "ADCEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ADC clock enable"
            }
        ]
    },
    "1073877060": {
        "name": "IOPSMENR",
        "address": 1073877060,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO in Sleep mode clock enable\n          register",
        "fields": [
            {
                "name": "IOPASMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I/O port A clock enable during Sleep\n              mode"
            },
            {
                "name": "IOPBSMEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I/O port B clock enable during Sleep\n              mode"
            },
            {
                "name": "IOPCSMEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I/O port C clock enable during Sleep\n              mode"
            },
            {
                "name": "IOPDSMEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I/O port D clock enable during Sleep\n              mode"
            },
            {
                "name": "IOPFSMEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "I/O port F clock enable during Sleep\n              mode"
            }
        ]
    },
    "1073877064": {
        "name": "AHBSMENR",
        "address": 1073877064,
        "size": 32,
        "access": "read-write",
        "desc": "AHB peripheral clock enable in Sleep mode\n          register",
        "fields": [
            {
                "name": "DMASMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA clock enable during Sleep\n              mode"
            },
            {
                "name": "FLASHSMEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Flash memory interface clock enable\n              during Sleep mode"
            },
            {
                "name": "SRAMSMEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SRAM clock enable during Sleep\n              mode"
            },
            {
                "name": "CRCSMEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC clock enable during Sleep\n              mode"
            },
            {
                "name": "AESSMEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "AES hardware accelerator clock enable\n              during Sleep mode"
            },
            {
                "name": "RNGSMEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Random number generator clock enable\n              during Sleep mode"
            }
        ]
    },
    "1073877068": {
        "name": "APBSMENR1",
        "address": 1073877068,
        "size": 32,
        "access": "read-write",
        "desc": "APB peripheral clock enable in Sleep mode\n          register 1",
        "fields": [
            {
                "name": "TIM2SMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 timer clock enable during Sleep\n              mode"
            },
            {
                "name": "TIM3SMEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 timer clock enable during Sleep\n              mode"
            },
            {
                "name": "RTCAPBSMEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RTC APB clock enable during Sleep\n              mode"
            },
            {
                "name": "WWDGSMEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WWDG clock enable during Sleep\n              mode"
            },
            {
                "name": "SPI2SMEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 clock enable during Sleep\n              mode"
            },
            {
                "name": "USART2SMEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 clock enable during Sleep\n              mode"
            },
            {
                "name": "LPUART1SMEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "LPUART1 clock enable during Sleep\n              mode"
            },
            {
                "name": "I2C1SMEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 clock enable during Sleep\n              mode"
            },
            {
                "name": "I2C2SMEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 clock enable during Sleep\n              mode"
            },
            {
                "name": "DBGSMEN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Debug support clock enable during Sleep\n              mode"
            },
            {
                "name": "PWRSMEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Power interface clock enable during\n              Sleep mode"
            },
            {
                "name": "LPTIM2SMEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Low Power Timer 2 clock enable during\n              Sleep mode"
            },
            {
                "name": "LPTIM1SMEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Low Power Timer 1 clock enable during\n              Sleep mode"
            }
        ]
    },
    "1073877072": {
        "name": "APBSMENR2",
        "address": 1073877072,
        "size": 32,
        "access": "read-write",
        "desc": "APB peripheral clock enable in Sleep mode\n          register 2",
        "fields": [
            {
                "name": "SYSCFGSMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYSCFG, COMP and VREFBUF clock enable\n              during Sleep mode"
            },
            {
                "name": "TIM1SMEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 timer clock enable during Sleep\n              mode"
            },
            {
                "name": "SPI1SMEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 clock enable during Sleep\n              mode"
            },
            {
                "name": "USART1SMEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USART1 clock enable during Sleep\n              mode"
            },
            {
                "name": "TIM14SMEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TIM14 timer clock enable during Sleep\n              mode"
            },
            {
                "name": "TIM16SMEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 timer clock enable during Sleep\n              mode"
            },
            {
                "name": "TIM17SMEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM16 timer clock enable during Sleep\n              mode"
            },
            {
                "name": "ADCSMEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ADC clock enable during Sleep\n              mode"
            }
        ]
    },
    "1073877076": {
        "name": "CCIPR",
        "address": 1073877076,
        "size": 32,
        "access": "read-write",
        "desc": "Peripherals independent clock configuration\n          register",
        "fields": [
            {
                "name": "USART1SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "USART1 clock source\n              selection"
            },
            {
                "name": "LPUART1SEL",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "LPUART1 clock source\n              selection"
            },
            {
                "name": "I2C1SEL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "I2C1 clock source\n              selection"
            },
            {
                "name": "I2S2SEL",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "I2S1 clock source\n              selection"
            },
            {
                "name": "LPTIM1SEL",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "LPTIM1 clock source\n              selection"
            },
            {
                "name": "LPTIM2SEL",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "LPTIM2 clock source\n              selection"
            },
            {
                "name": "TIM1SEL",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "TIM1 clock source\n              selection"
            },
            {
                "name": "RNGSEL",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "RNG clock source selection"
            },
            {
                "name": "RNGDIV",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Division factor of RNG clock\n              divider"
            },
            {
                "name": "ADCSEL",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "ADCs clock source\n              selection"
            }
        ]
    },
    "1073877084": {
        "name": "BDCR",
        "address": 1073877084,
        "size": 32,
        "access": "read-write",
        "desc": "RTC domain control register",
        "fields": [
            {
                "name": "LSEON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSE oscillator enable"
            },
            {
                "name": "LSERDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE oscillator ready"
            },
            {
                "name": "LSEBYP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "LSE oscillator bypass"
            },
            {
                "name": "LSEDRV",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "LSE oscillator drive\n              capability"
            },
            {
                "name": "LSECSSON",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CSS on LSE enable"
            },
            {
                "name": "LSECSSD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CSS on LSE failure\n              Detection"
            },
            {
                "name": "RTCSEL",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "RTC clock source selection"
            },
            {
                "name": "RTCEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "RTC clock enable"
            },
            {
                "name": "BDRST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RTC domain software reset"
            },
            {
                "name": "LSCOEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Low-speed clock output (LSCO)\n              enable"
            },
            {
                "name": "LSCOSEL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Low-speed clock output\n              selection"
            }
        ]
    },
    "1073877088": {
        "name": "CSR",
        "address": 1073877088,
        "size": 32,
        "access": "read-write",
        "desc": "Control/status register",
        "fields": [
            {
                "name": "LSION",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI oscillator enable"
            },
            {
                "name": "LSIRDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSI oscillator ready"
            },
            {
                "name": "RMVF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Remove reset flags"
            },
            {
                "name": "OBLRSTF",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Option byte loader reset\n              flag"
            },
            {
                "name": "PINRSTF",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Pin reset flag"
            },
            {
                "name": "PWRRSTF",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "BOR or POR/PDR flag"
            },
            {
                "name": "SFTRSTF",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Software reset flag"
            },
            {
                "name": "IWDGRSTF",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Independent window watchdog reset\n              flag"
            },
            {
                "name": "WWDGRSTF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Window watchdog reset flag"
            },
            {
                "name": "LPWRRSTF",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Low-power reset flag"
            }
        ]
    },
    "1073770496": {
        "name": "CR1",
        "address": 1073770496,
        "size": 32,
        "access": "read-write",
        "desc": "Power control register 1",
        "fields": [
            {
                "name": "LPR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Low-power run"
            },
            {
                "name": "VOS",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "Voltage scaling range\n              selection"
            },
            {
                "name": "DBP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Disable backup domain write\n              protection"
            },
            {
                "name": "FPD_LPSLP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Flash memory powered down during\n              Low-power sleep mode"
            },
            {
                "name": "FPD_LPRUN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Flash memory powered down during\n              Low-power run mode"
            },
            {
                "name": "FPD_STOP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Flash memory powered down during Stop\n              mode"
            },
            {
                "name": "LPMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Low-power mode selection"
            }
        ]
    },
    "1073770500": {
        "name": "CR2",
        "address": 1073770500,
        "size": 32,
        "access": "read-write",
        "desc": "Power control register 2",
        "fields": [
            {
                "name": "PVDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Power voltage detector\n              enable"
            },
            {
                "name": "PVDFT",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Power voltage detector falling threshold selection"
            },
            {
                "name": "PVDRT",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Power voltage detector rising threshold selection"
            },
            {
                "name": "PVMENDAC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PVMENDAC"
            },
            {
                "name": "PVMENUSB",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PVMENUSB"
            },
            {
                "name": "IOSV",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "IOSV"
            },
            {
                "name": "USV",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "USV"
            }
        ]
    },
    "1073770504": {
        "name": "CR3",
        "address": 1073770504,
        "size": 32,
        "access": "read-write",
        "desc": "Power control register 3",
        "fields": [
            {
                "name": "EWUP1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable Wakeup pin WKUP1"
            },
            {
                "name": "EWUP2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Enable Wakeup pin WKUP2"
            },
            {
                "name": "EWUP3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Enable Wakeup pin WKUP3"
            },
            {
                "name": "EWUP4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Enable Wakeup pin WKUP4"
            },
            {
                "name": "EWUP5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Enable WKUP5 wakeup pin"
            },
            {
                "name": "EWUP6",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Enable WKUP6 wakeup pin"
            },
            {
                "name": "RRS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SRAM retention in Standby\n              mode"
            },
            {
                "name": "ENB_ULP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Ultra-low-power enable"
            },
            {
                "name": "APC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Apply pull-up and pull-down\n              configuration"
            },
            {
                "name": "EIWUL",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Enable internal wakeup\n              line"
            }
        ]
    },
    "1073770508": {
        "name": "CR4",
        "address": 1073770508,
        "size": 32,
        "access": "read-write",
        "desc": "Power control register 4",
        "fields": [
            {
                "name": "WP1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUP1 polarity"
            },
            {
                "name": "WP2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUP2 polarity"
            },
            {
                "name": "WP3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUP3 polarity"
            },
            {
                "name": "WP4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUP4 polarity"
            },
            {
                "name": "WP5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUP5 polarity"
            },
            {
                "name": "WP6",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "WKUP6 wakeup pin polarity"
            },
            {
                "name": "VBE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "VBAT battery charging\n              enable"
            },
            {
                "name": "VBRS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "VBAT battery charging resistor\n              selection"
            }
        ]
    },
    "1073770512": {
        "name": "SR1",
        "address": 1073770512,
        "size": 32,
        "access": "read-only",
        "desc": "Power status register 1",
        "fields": [
            {
                "name": "WUF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Wakeup flag 1"
            },
            {
                "name": "WUF2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Wakeup flag 2"
            },
            {
                "name": "WUF3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wakeup flag 3"
            },
            {
                "name": "WUF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Wakeup flag 4"
            },
            {
                "name": "WUF5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Wakeup flag 5"
            },
            {
                "name": "WUF6",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Wakeup flag 6"
            },
            {
                "name": "SBF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Standby flag"
            },
            {
                "name": "WUFI",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Wakeup flag internal"
            }
        ]
    },
    "1073770516": {
        "name": "SR2",
        "address": 1073770516,
        "size": 32,
        "access": "read-only",
        "desc": "Power status register 2",
        "fields": [
            {
                "name": "PVMODAC",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "VDDA monitoring output flag"
            },
            {
                "name": "PVMOUSB",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "USB supply voltage monitoring output flag"
            },
            {
                "name": "PVDO",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Power voltage detector\n              output"
            },
            {
                "name": "VOSF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Voltage scaling flag"
            },
            {
                "name": "REGLPF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Low-power regulator flag"
            },
            {
                "name": "REGLPS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Low-power regulator\n              started"
            },
            {
                "name": "FLASH_RDY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Flash ready flag"
            }
        ]
    },
    "1073770520": {
        "name": "SCR",
        "address": 1073770520,
        "size": 32,
        "access": "write-only",
        "desc": "Power status clear register",
        "fields": [
            {
                "name": "CSBF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clear standby flag"
            },
            {
                "name": "CWUF6",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 6"
            },
            {
                "name": "CWUF5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 5"
            },
            {
                "name": "CWUF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 4"
            },
            {
                "name": "CWUF3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 3"
            },
            {
                "name": "CWUF2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 2"
            },
            {
                "name": "CWUF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 1"
            }
        ]
    },
    "1073770528": {
        "name": "PUCRA",
        "address": 1073770528,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port A pull-up control\n          register",
        "fields": [
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770532": {
        "name": "PDCRA",
        "address": 1073770532,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port A pull-down control\n          register",
        "fields": [
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770536": {
        "name": "PUCRB",
        "address": 1073770536,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port B pull-up control\n          register",
        "fields": [
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770540": {
        "name": "PDCRB",
        "address": 1073770540,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port B pull-down control\n          register",
        "fields": [
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770544": {
        "name": "PUCRC",
        "address": 1073770544,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port C pull-up control\n          register",
        "fields": [
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770548": {
        "name": "PDCRC",
        "address": 1073770548,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port C pull-down control\n          register",
        "fields": [
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770552": {
        "name": "PUCRD",
        "address": 1073770552,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port D pull-up control\n          register",
        "fields": [
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770556": {
        "name": "PDCRD",
        "address": 1073770556,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port D pull-down control\n          register",
        "fields": [
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770560": {
        "name": "PUCRE",
        "address": 1073770560,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port E pull-UP control\n          register",
        "fields": [
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770564": {
        "name": "PDCRE",
        "address": 1073770564,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port E pull-down control\n          register",
        "fields": [
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770568": {
        "name": "PUCRF",
        "address": 1073770568,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port F pull-up control\n          register",
        "fields": [
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770572": {
        "name": "PDCRF",
        "address": 1073770572,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port F pull-down control\n          register",
        "fields": [
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y\n              (y=0..15)"
            }
        ]
    },
    "1073872896": {
        "name": "DMA_ISR",
        "address": 1073872896,
        "size": 32,
        "access": "",
        "desc": "DMA interrupt status register ",
        "fields": [
            {
                "name": "GIF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 1"
            },
            {
                "name": "TCIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 1"
            },
            {
                "name": "HTIF1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 1"
            },
            {
                "name": "TEIF1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 1"
            },
            {
                "name": "GIF2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 2"
            },
            {
                "name": "TCIF2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 2"
            },
            {
                "name": "HTIF2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 2"
            },
            {
                "name": "TEIF2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 2"
            },
            {
                "name": "GIF3",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 3"
            },
            {
                "name": "TCIF3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 3"
            },
            {
                "name": "HTIF3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 3"
            },
            {
                "name": "TEIF3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 3"
            },
            {
                "name": "GIF4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 4"
            },
            {
                "name": "TCIF4",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 4"
            },
            {
                "name": "HTIF4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 4"
            },
            {
                "name": "TEIF4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 4"
            },
            {
                "name": "GIF5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 5"
            },
            {
                "name": "TCIF5",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 5"
            },
            {
                "name": "HTIF5",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 5"
            },
            {
                "name": "TEIF5",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 5"
            },
            {
                "name": "GIF6",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 6"
            },
            {
                "name": "TCIF6",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 6"
            },
            {
                "name": "HTIF6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 6"
            },
            {
                "name": "TEIF6",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 6"
            },
            {
                "name": "GIF7",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 7"
            },
            {
                "name": "TCIF7",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 7"
            },
            {
                "name": "HTIF7",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 7"
            },
            {
                "name": "TEIF7",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 7"
            }
        ]
    },
    "1073872900": {
        "name": "DMA_IFCR",
        "address": 1073872900,
        "size": 32,
        "access": "",
        "desc": "DMA interrupt flag clear register ",
        "fields": [
            {
                "name": "CGIF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 1"
            },
            {
                "name": "CTCIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 1"
            },
            {
                "name": "CHTIF1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 1"
            },
            {
                "name": "CTEIF1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 1"
            },
            {
                "name": "CGIF2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 2"
            },
            {
                "name": "CTCIF2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 2"
            },
            {
                "name": "CHTIF2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 2"
            },
            {
                "name": "CTEIF2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 2"
            },
            {
                "name": "CGIF3",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 3"
            },
            {
                "name": "CTCIF3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 3"
            },
            {
                "name": "CHTIF3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 3"
            },
            {
                "name": "CTEIF3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 3"
            },
            {
                "name": "CGIF4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 4"
            },
            {
                "name": "CTCIF4",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 4"
            },
            {
                "name": "CHTIF4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 4"
            },
            {
                "name": "CTEIF4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 4"
            },
            {
                "name": "CGIF5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 5"
            },
            {
                "name": "CTCIF5",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 5"
            },
            {
                "name": "CHTIF5",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 5"
            },
            {
                "name": "CTEIF5",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 5"
            },
            {
                "name": "CGIF6",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 6"
            },
            {
                "name": "CTCIF6",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 6"
            },
            {
                "name": "CHTIF6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 6"
            },
            {
                "name": "CTEIF6",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 6"
            },
            {
                "name": "CGIF7",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 7"
            },
            {
                "name": "CTCIF7",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 7"
            },
            {
                "name": "CHTIF7",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 7"
            },
            {
                "name": "CTEIF7",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 7"
            }
        ]
    },
    "1073872904": {
        "name": "DMA_CCR1",
        "address": 1073872904,
        "size": 32,
        "access": "",
        "desc": "DMA channel 1 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872908": {
        "name": "DMA_CNDTR1",
        "address": 1073872908,
        "size": 32,
        "access": "",
        "desc": "DMA channel x number of data register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer"
            }
        ]
    },
    "1073872912": {
        "name": "DMA_CPAR1",
        "address": 1073872912,
        "size": 32,
        "access": "",
        "desc": "DMA channel x peripheral address register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872916": {
        "name": "DMA_CMAR1",
        "address": 1073872916,
        "size": 32,
        "access": "",
        "desc": "DMA channel x memory address register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872924": {
        "name": "DMA_CCR2",
        "address": 1073872924,
        "size": 32,
        "access": "",
        "desc": "DMA channel 2 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872928": {
        "name": "DMA_CNDTR2",
        "address": 1073872928,
        "size": 32,
        "access": "",
        "desc": "DMA channel x number of data register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer"
            }
        ]
    },
    "1073872932": {
        "name": "DMA_CPAR2",
        "address": 1073872932,
        "size": 32,
        "access": "",
        "desc": "DMA channel x peripheral address register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872936": {
        "name": "DMA_CMAR2",
        "address": 1073872936,
        "size": 32,
        "access": "",
        "desc": "DMA channel x memory address register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872944": {
        "name": "DMA_CCR3",
        "address": 1073872944,
        "size": 32,
        "access": "",
        "desc": "DMA channel 3 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872948": {
        "name": "DMA_CNDTR3",
        "address": 1073872948,
        "size": 32,
        "access": "",
        "desc": "DMA channel x configuration register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer"
            }
        ]
    },
    "1073872952": {
        "name": "DMA_CPAR3",
        "address": 1073872952,
        "size": 32,
        "access": "",
        "desc": "DMA channel x peripheral address register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872956": {
        "name": "DMA_CMAR3",
        "address": 1073872956,
        "size": 32,
        "access": "",
        "desc": "DMA channel x memory address register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872964": {
        "name": "DMA_CCR4",
        "address": 1073872964,
        "size": 32,
        "access": "",
        "desc": "DMA channel 4 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872968": {
        "name": "DMA_CNDTR4",
        "address": 1073872968,
        "size": 32,
        "access": "",
        "desc": "DMA channel x configuration register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer"
            }
        ]
    },
    "1073872972": {
        "name": "DMA_CPAR4",
        "address": 1073872972,
        "size": 32,
        "access": "",
        "desc": "DMA channel x peripheral address register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872976": {
        "name": "DMA_CMAR4",
        "address": 1073872976,
        "size": 32,
        "access": "",
        "desc": "DMA channel x memory address register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872984": {
        "name": "DMA_CCR5",
        "address": 1073872984,
        "size": 32,
        "access": "",
        "desc": "DMA channel 5 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872988": {
        "name": "DMA_CNDTR5",
        "address": 1073872988,
        "size": 32,
        "access": "",
        "desc": "DMA channel x configuration register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer"
            }
        ]
    },
    "1073872992": {
        "name": "DMA_CPAR5",
        "address": 1073872992,
        "size": 32,
        "access": "",
        "desc": "DMA channel x peripheral address register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872996": {
        "name": "DMA_CMAR5",
        "address": 1073872996,
        "size": 32,
        "access": "",
        "desc": "DMA channel x memory address register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073873004": {
        "name": "DMA_CCR6",
        "address": 1073873004,
        "size": 32,
        "access": "",
        "desc": "DMA channel 6 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073873008": {
        "name": "DMA_CNDTR6",
        "address": 1073873008,
        "size": 32,
        "access": "",
        "desc": "DMA channel x configuration register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer"
            }
        ]
    },
    "1073873012": {
        "name": "DMA_CPAR6",
        "address": 1073873012,
        "size": 32,
        "access": "",
        "desc": "DMA channel x peripheral address register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073873016": {
        "name": "DMA_CMAR6",
        "address": 1073873016,
        "size": 32,
        "access": "",
        "desc": "DMA channel x memory address register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073873024": {
        "name": "DMA_CCR7",
        "address": 1073873024,
        "size": 32,
        "access": "",
        "desc": "DMA channel 7 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073873028": {
        "name": "DMA_CNDTR7",
        "address": 1073873028,
        "size": 32,
        "access": "",
        "desc": "DMA channel x configuration register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer"
            }
        ]
    },
    "1073873032": {
        "name": "DMA_CPAR7",
        "address": 1073873032,
        "size": 32,
        "access": "",
        "desc": "DMA channel x peripheral address register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073873036": {
        "name": "DMA_CMAR7",
        "address": 1073873036,
        "size": 32,
        "access": "",
        "desc": "DMA channel x memory address register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073874944": {
        "name": "C0CR",
        "address": 1073874944,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1073874948": {
        "name": "C1CR",
        "address": 1073874948,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1073874952": {
        "name": "C2CR",
        "address": 1073874952,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1073874956": {
        "name": "C3CR",
        "address": 1073874956,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1073874960": {
        "name": "C4CR",
        "address": 1073874960,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1073874964": {
        "name": "C5CR",
        "address": 1073874964,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1073874968": {
        "name": "C6CR",
        "address": 1073874968,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1073875200": {
        "name": "RG0CR",
        "address": 1073875200,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request generator channel x\n          control register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA request trigger input\n              selected"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at trigger event\n              overrun"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel\n              enable/disable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger event type\n              selection Defines the trigger event on the selected\n              DMA request trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to generate\n              Defines the number of DMA requests generated after a\n              trigger event, then stop generating. The actual\n              number of generated DMA requests is GNBREQ+1. Note:\n              This field can only be written when GE bit is\n              reset."
            }
        ]
    },
    "1073875204": {
        "name": "RG1CR",
        "address": 1073875204,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request generator channel x\n          control register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA request trigger input\n              selected"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at trigger event\n              overrun"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel\n              enable/disable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger event type\n              selection Defines the trigger event on the selected\n              DMA request trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to generate\n              Defines the number of DMA requests generated after a\n              trigger event, then stop generating. The actual\n              number of generated DMA requests is GNBREQ+1. Note:\n              This field can only be written when GE bit is\n              reset."
            }
        ]
    },
    "1073875208": {
        "name": "RG2CR",
        "address": 1073875208,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request generator channel x\n          control register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA request trigger input\n              selected"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at trigger event\n              overrun"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel\n              enable/disable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger event type\n              selection Defines the trigger event on the selected\n              DMA request trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to generate\n              Defines the number of DMA requests generated after a\n              trigger event, then stop generating. The actual\n              number of generated DMA requests is GNBREQ+1. Note:\n              This field can only be written when GE bit is\n              reset."
            }
        ]
    },
    "1073875212": {
        "name": "RG3CR",
        "address": 1073875212,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request generator channel x\n          control register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA request trigger input\n              selected"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at trigger event\n              overrun"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel\n              enable/disable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger event type\n              selection Defines the trigger event on the selected\n              DMA request trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to generate\n              Defines the number of DMA requests generated after a\n              trigger event, then stop generating. The actual\n              number of generated DMA requests is GNBREQ+1. Note:\n              This field can only be written when GE bit is\n              reset."
            }
        ]
    },
    "1073875264": {
        "name": "RGSR",
        "address": 1073875264,
        "size": 32,
        "access": "read-only",
        "desc": "DMAMux - DMA request generator status\n          register",
        "fields": [
            {
                "name": "OF",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Trigger event overrun flag The flag is\n              set when a trigger event occurs on DMA request\n              generator channel x, while the DMA request generator\n              counter value is lower than GNBREQ. The flag is\n              cleared by writing 1 to the corresponding COFx bit in\n              DMAMUX_RGCFR register."
            }
        ]
    },
    "1073875268": {
        "name": "RGCFR",
        "address": 1073875268,
        "size": 32,
        "access": "write-only",
        "desc": "DMAMux - DMA request generator clear flag\n          register",
        "fields": [
            {
                "name": "COF",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Clear trigger event overrun flag Upon\n              setting, this bit clears the corresponding overrun\n              flag OFx in the DMAMUX_RGCSR register."
            }
        ]
    },
    "1342177280": {
        "name": "MODER",
        "address": 1342177280,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODER15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1342177284": {
        "name": "OTYPER",
        "address": 1342177284,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1342177288": {
        "name": "OSPEEDR",
        "address": 1342177288,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed\n          register",
        "fields": [
            {
                "name": "OSPEEDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1342177292": {
        "name": "PUPDR",
        "address": 1342177292,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down\n          register",
        "fields": [
            {
                "name": "PUPDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1342177296": {
        "name": "IDR",
        "address": 1342177296,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "IDR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            }
        ]
    },
    "1342177300": {
        "name": "ODR",
        "address": 1342177300,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "ODR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            }
        ]
    },
    "1342177304": {
        "name": "BSRR",
        "address": 1342177304,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset\n          register",
        "fields": [
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            }
        ]
    },
    "1342177308": {
        "name": "LCKR",
        "address": 1342177308,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock\n          register",
        "fields": [
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            }
        ]
    },
    "1342177312": {
        "name": "AFRL",
        "address": 1342177312,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low\n          register",
        "fields": [
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            }
        ]
    },
    "1342177316": {
        "name": "AFRH",
        "address": 1342177316,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high\n          register",
        "fields": [
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            }
        ]
    },
    "1342177320": {
        "name": "BRR",
        "address": 1342177320,
        "size": 32,
        "access": "write-only",
        "desc": "port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            }
        ]
    },
    "1342178304": {
        "name": "MODER",
        "address": 1342178304,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODER15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1342178308": {
        "name": "OTYPER",
        "address": 1342178308,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1342178312": {
        "name": "OSPEEDR",
        "address": 1342178312,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed\n          register",
        "fields": [
            {
                "name": "OSPEEDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1342178316": {
        "name": "PUPDR",
        "address": 1342178316,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down\n          register",
        "fields": [
            {
                "name": "PUPDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1342178320": {
        "name": "IDR",
        "address": 1342178320,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "IDR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            }
        ]
    },
    "1342178324": {
        "name": "ODR",
        "address": 1342178324,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "ODR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            }
        ]
    },
    "1342178328": {
        "name": "BSRR",
        "address": 1342178328,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset\n          register",
        "fields": [
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            }
        ]
    },
    "1342178332": {
        "name": "LCKR",
        "address": 1342178332,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock\n          register",
        "fields": [
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            }
        ]
    },
    "1342178336": {
        "name": "AFRL",
        "address": 1342178336,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low\n          register",
        "fields": [
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            }
        ]
    },
    "1342178340": {
        "name": "AFRH",
        "address": 1342178340,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high\n          register",
        "fields": [
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            }
        ]
    },
    "1342178344": {
        "name": "BRR",
        "address": 1342178344,
        "size": 32,
        "access": "write-only",
        "desc": "port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            }
        ]
    },
    "1073897472": {
        "name": "CR",
        "address": 1073897472,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "NPBLB",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Number of padding bytes in last block of\n              payload"
            },
            {
                "name": "KEYSIZE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Key size selection"
            },
            {
                "name": "CHMOD2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "AES chaining mode Bit2"
            },
            {
                "name": "GCMPH",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Used only for GCM, CCM and GMAC\n              algorithms and has no effect when other algorithms\n              are selected"
            },
            {
                "name": "DMAOUTEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Enable DMA management of data output\n              phase"
            },
            {
                "name": "DMAINEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Enable DMA management of data input\n              phase"
            },
            {
                "name": "ERRIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            },
            {
                "name": "CCFIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CCF flag interrupt enable"
            },
            {
                "name": "ERRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Error clear"
            },
            {
                "name": "CCFC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Computation Complete Flag\n              Clear"
            },
            {
                "name": "CHMOD10",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "AES chaining mode Bit1\n              Bit0"
            },
            {
                "name": "MODE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "AES operating mode"
            },
            {
                "name": "DATATYPE",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Data type selection (for data in and\n              data out to/from the cryptographic\n              block)"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "AES enable"
            }
        ]
    },
    "1073897476": {
        "name": "SR",
        "address": 1073897476,
        "size": 32,
        "access": "read-only",
        "desc": "status register",
        "fields": [
            {
                "name": "BUSY",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Busy flag"
            },
            {
                "name": "WRERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write error flag"
            },
            {
                "name": "RDERR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Read error flag"
            },
            {
                "name": "CCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Computation complete flag"
            }
        ]
    },
    "1073897480": {
        "name": "DINR",
        "address": 1073897480,
        "size": 32,
        "access": "read-write",
        "desc": "data input register",
        "fields": [
            {
                "name": "AES_DINR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data Input Register"
            }
        ]
    },
    "1073897484": {
        "name": "DOUTR",
        "address": 1073897484,
        "size": 32,
        "access": "read-only",
        "desc": "data output register",
        "fields": [
            {
                "name": "AES_DOUTR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data output register"
            }
        ]
    },
    "1073897488": {
        "name": "KEYR0",
        "address": 1073897488,
        "size": 32,
        "access": "read-write",
        "desc": "key register 0",
        "fields": [
            {
                "name": "AES_KEYR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data Output Register (LSB key\n              [31:0])"
            }
        ]
    },
    "1073897492": {
        "name": "KEYR1",
        "address": 1073897492,
        "size": 32,
        "access": "read-write",
        "desc": "key register 1",
        "fields": [
            {
                "name": "AES_KEYR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES key register (key\n              [63:32])"
            }
        ]
    },
    "1073897496": {
        "name": "KEYR2",
        "address": 1073897496,
        "size": 32,
        "access": "read-write",
        "desc": "key register 2",
        "fields": [
            {
                "name": "AES_KEYR2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES key register (key\n              [95:64])"
            }
        ]
    },
    "1073897500": {
        "name": "KEYR3",
        "address": 1073897500,
        "size": 32,
        "access": "read-write",
        "desc": "key register 3",
        "fields": [
            {
                "name": "AES_KEYR3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES key register (MSB key\n              [127:96])"
            }
        ]
    },
    "1073897504": {
        "name": "IVR0",
        "address": 1073897504,
        "size": 32,
        "access": "read-write",
        "desc": "initialization vector register\n          0",
        "fields": [
            {
                "name": "AES_IVR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "initialization vector register (LSB IVR\n              [31:0])"
            }
        ]
    },
    "1073897508": {
        "name": "IVR1",
        "address": 1073897508,
        "size": 32,
        "access": "read-write",
        "desc": "initialization vector register\n          1",
        "fields": [
            {
                "name": "AES_IVR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Initialization Vector Register (IVR\n              [63:32])"
            }
        ]
    },
    "1073897512": {
        "name": "IVR2",
        "address": 1073897512,
        "size": 32,
        "access": "read-write",
        "desc": "initialization vector register\n          2",
        "fields": [
            {
                "name": "AES_IVR2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Initialization Vector Register (IVR\n              [95:64])"
            }
        ]
    },
    "1073897516": {
        "name": "IVR3",
        "address": 1073897516,
        "size": 32,
        "access": "read-write",
        "desc": "initialization vector register\n          3",
        "fields": [
            {
                "name": "AES_IVR3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Initialization Vector Register (MSB IVR\n              [127:96])"
            }
        ]
    },
    "1073897520": {
        "name": "KEYR4",
        "address": 1073897520,
        "size": 32,
        "access": "read-write",
        "desc": "key register 4",
        "fields": [
            {
                "name": "AES_KEYR4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES key register (MSB key\n              [159:128])"
            }
        ]
    },
    "1073897524": {
        "name": "KEYR5",
        "address": 1073897524,
        "size": 32,
        "access": "read-write",
        "desc": "key register 5",
        "fields": [
            {
                "name": "AES_KEYR5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES key register (MSB key\n              [191:160])"
            }
        ]
    },
    "1073897528": {
        "name": "KEYR6",
        "address": 1073897528,
        "size": 32,
        "access": "read-write",
        "desc": "key register 6",
        "fields": [
            {
                "name": "AES_KEYR6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES key register (MSB key\n              [223:192])"
            }
        ]
    },
    "1073897532": {
        "name": "KEYR7",
        "address": 1073897532,
        "size": 32,
        "access": "read-write",
        "desc": "key register 7",
        "fields": [
            {
                "name": "AES_KEYR7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES key register (MSB key\n              [255:224])"
            }
        ]
    },
    "1073897536": {
        "name": "SUSP0R",
        "address": 1073897536,
        "size": 32,
        "access": "read-write",
        "desc": "AES suspend register 0",
        "fields": [
            {
                "name": "AES_SUSP0R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES suspend register 0"
            }
        ]
    },
    "1073897540": {
        "name": "SUSP1R",
        "address": 1073897540,
        "size": 32,
        "access": "read-write",
        "desc": "AES suspend register 1",
        "fields": [
            {
                "name": "AES_SUSP1R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES suspend register 1"
            }
        ]
    },
    "1073897544": {
        "name": "SUSP2R",
        "address": 1073897544,
        "size": 32,
        "access": "read-write",
        "desc": "AES suspend register 2",
        "fields": [
            {
                "name": "AES_SUSP2R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES suspend register 2"
            }
        ]
    },
    "1073897548": {
        "name": "SUSP3R",
        "address": 1073897548,
        "size": 32,
        "access": "read-write",
        "desc": "AES suspend register 3",
        "fields": [
            {
                "name": "AES_SUSP3R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES suspend register 3"
            }
        ]
    },
    "1073897552": {
        "name": "SUSP4R",
        "address": 1073897552,
        "size": 32,
        "access": "read-write",
        "desc": "AES suspend register 4",
        "fields": [
            {
                "name": "AES_SUSP4R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES suspend register 4"
            }
        ]
    },
    "1073897556": {
        "name": "SUSP5R",
        "address": 1073897556,
        "size": 32,
        "access": "read-write",
        "desc": "AES suspend register 5",
        "fields": [
            {
                "name": "AES_SUSP5R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES suspend register 5"
            }
        ]
    },
    "1073897560": {
        "name": "SUSP6R",
        "address": 1073897560,
        "size": 32,
        "access": "read-write",
        "desc": "AES suspend register 6",
        "fields": [
            {
                "name": "AES_SUSP6R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES suspend register 6"
            }
        ]
    },
    "1073897564": {
        "name": "SUSP7R",
        "address": 1073897564,
        "size": 32,
        "access": "read-write",
        "desc": "AES suspend register 7",
        "fields": [
            {
                "name": "AES_SUSP7R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES suspend register 7"
            }
        ]
    },
    "1073893376": {
        "name": "CR",
        "address": 1073893376,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "RNGEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Random number generator\n              enable"
            },
            {
                "name": "IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Interrupt enable"
            },
            {
                "name": "CED",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clock error detection"
            },
            {
                "name": "BYP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Bypass mode enable"
            }
        ]
    },
    "1073893380": {
        "name": "SR",
        "address": 1073893380,
        "size": 32,
        "access": "",
        "desc": "status register",
        "fields": [
            {
                "name": "SEIS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Seed error interrupt\n              status"
            },
            {
                "name": "CEIS",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clock error interrupt\n              status"
            },
            {
                "name": "SECS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Seed error current status"
            },
            {
                "name": "CECS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock error current status"
            },
            {
                "name": "DRDY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Data ready"
            }
        ]
    },
    "1073893384": {
        "name": "DR",
        "address": 1073893384,
        "size": 32,
        "access": "read-only",
        "desc": "data register",
        "fields": [
            {
                "name": "RNDATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Random data"
            }
        ]
    },
    "1073885184": {
        "name": "DR",
        "address": 1073885184,
        "size": 32,
        "access": "read-write",
        "desc": "Data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data register bits"
            }
        ]
    },
    "1073885188": {
        "name": "IDR",
        "address": 1073885188,
        "size": 32,
        "access": "read-write",
        "desc": "Independent data register",
        "fields": [
            {
                "name": "IDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "General-purpose 32-bit data register\n              bits"
            }
        ]
    },
    "1073885192": {
        "name": "CR",
        "address": 1073885192,
        "size": 32,
        "access": "",
        "desc": "Control register",
        "fields": [
            {
                "name": "REV_OUT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reverse output data"
            },
            {
                "name": "REV_IN",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Reverse input data"
            },
            {
                "name": "POLYSIZE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Polynomial size"
            },
            {
                "name": "RESET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RESET bit"
            }
        ]
    },
    "1073885200": {
        "name": "INIT",
        "address": 1073885200,
        "size": 32,
        "access": "read-write",
        "desc": "Initial CRC value",
        "fields": [
            {
                "name": "CRC_INIT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Programmable initial CRC\n              value"
            }
        ]
    },
    "1073885204": {
        "name": "POL",
        "address": 1073885204,
        "size": 32,
        "access": "read-write",
        "desc": "polynomial",
        "fields": [
            {
                "name": "POL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Programmable polynomial"
            }
        ]
    },
    "1073879040": {
        "name": "RTSR1",
        "address": 1073879040,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI rising trigger selection\n          register",
        "fields": [
            {
                "name": "TR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            }
        ]
    },
    "1073879044": {
        "name": "FTSR1",
        "address": 1073879044,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI falling trigger selection\n          register",
        "fields": [
            {
                "name": "TR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            }
        ]
    },
    "1073879048": {
        "name": "SWIER1",
        "address": 1073879048,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI software interrupt event\n          register",
        "fields": [
            {
                "name": "SWIER0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            }
        ]
    },
    "1073879052": {
        "name": "RPR1",
        "address": 1073879052,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI rising edge pending\n          register",
        "fields": [
            {
                "name": "RPIF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit"
            },
            {
                "name": "RPIF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            }
        ]
    },
    "1073879056": {
        "name": "FPR1",
        "address": 1073879056,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI falling edge pending\n          register",
        "fields": [
            {
                "name": "FPIF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            }
        ]
    },
    "1073879136": {
        "name": "EXTICR1",
        "address": 1073879136,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI external interrupt selection\n          register",
        "fields": [
            {
                "name": "EXTI0_7",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI8_15",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI16_23",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI24_31",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            }
        ]
    },
    "1073879140": {
        "name": "EXTICR2",
        "address": 1073879140,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI external interrupt selection\n          register",
        "fields": [
            {
                "name": "EXTI0_7",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI8_15",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI16_23",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI24_31",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            }
        ]
    },
    "1073879144": {
        "name": "EXTICR3",
        "address": 1073879144,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI external interrupt selection\n          register",
        "fields": [
            {
                "name": "EXTI0_7",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI8_15",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI16_23",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI24_31",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            }
        ]
    },
    "1073879148": {
        "name": "EXTICR4",
        "address": 1073879148,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI external interrupt selection\n          register",
        "fields": [
            {
                "name": "EXTI0_7",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI8_15",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI16_23",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI24_31",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            }
        ]
    },
    "1073879168": {
        "name": "IMR1",
        "address": 1073879168,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI CPU wakeup with interrupt mask\n          register",
        "fields": [
            {
                "name": "IM0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            }
        ]
    },
    "1073879172": {
        "name": "EMR1",
        "address": 1073879172,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI CPU wakeup with event mask\n          register",
        "fields": [
            {
                "name": "EM0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            }
        ]
    },
    "1073824768": {
        "name": "CR1",
        "address": 1073824768,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073824772": {
        "name": "CR2",
        "address": 1073824772,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA\n              selection"
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update\n              selection"
            },
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded\n              control"
            }
        ]
    },
    "1073824780": {
        "name": "DIER",
        "address": 1073824780,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "COMDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "COM DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request\n              enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            }
        ]
    },
    "1073824784": {
        "name": "SR",
        "address": 1073824784,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073824788": {
        "name": "EGR",
        "address": 1073824788,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update\n              generation"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073824792": {
        "name": "CCMR1_Output",
        "address": 1073824792,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register (output\n          mode)",
        "fields": [
            {
                "name": "OC1M_2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 1 mode"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output Compare 1 mode"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output Compare 1 preload\n              enable"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output Compare 1 fast\n              enable"
            },
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1\n              selection"
            }
        ]
    },
    "1073824800": {
        "name": "CCER",
        "address": 1073824800,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output\n              enable"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            }
        ]
    },
    "1073824804": {
        "name": "CNT",
        "address": 1073824804,
        "size": 32,
        "access": "",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy"
            }
        ]
    },
    "1073824808": {
        "name": "PSC",
        "address": 1073824808,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073824812": {
        "name": "ARR",
        "address": 1073824812,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value"
            }
        ]
    },
    "1073824816": {
        "name": "RCR",
        "address": 1073824816,
        "size": 32,
        "access": "read-write",
        "desc": "repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition counter value"
            }
        ]
    },
    "1073824820": {
        "name": "CCR1",
        "address": 1073824820,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value"
            }
        ]
    },
    "1073824836": {
        "name": "BDTR",
        "address": 1073824836,
        "size": 32,
        "access": "read-write",
        "desc": "break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration"
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle\n              mode"
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run\n              mode"
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable"
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity"
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable"
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable"
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter"
            },
            {
                "name": "BKDSRM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Break Disarm"
            },
            {
                "name": "BKBID",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Break Bidirectional"
            }
        ]
    },
    "1073824840": {
        "name": "DCR",
        "address": 1073824840,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length"
            },
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address"
            }
        ]
    },
    "1073824844": {
        "name": "DMAR",
        "address": 1073824844,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst\n              accesses"
            }
        ]
    },
    "1073824864": {
        "name": "AF1",
        "address": 1073824864,
        "size": 32,
        "access": "read-write",
        "desc": "TIM17 option register 1",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK BKIN input enable"
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BRK COMP1 enable"
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BRK COMP2 enable"
            },
            {
                "name": "BKDFBK1E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BRK DFSDM_BREAK1 enable"
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK BKIN input polarity"
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BRK COMP1 input polarity"
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BRK COMP2 input polarit"
            }
        ]
    },
    "1073824872": {
        "name": "TISEL",
        "address": 1073824872,
        "size": 32,
        "access": "read-write",
        "desc": "input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "selects input"
            }
        ]
    },
    "1073821696": {
        "name": "CR1",
        "address": 1073821696,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 1",
        "fields": [
            {
                "name": "RXFFIE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RXFIFO Full interrupt\n              enable"
            },
            {
                "name": "TXFEIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TXFIFO empty interrupt\n              enable"
            },
            {
                "name": "FIFOEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "FIFO mode enable"
            },
            {
                "name": "M1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Word length"
            },
            {
                "name": "EOBIE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "End of Block interrupt\n              enable"
            },
            {
                "name": "RTOIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Receiver timeout interrupt\n              enable"
            },
            {
                "name": "DEAT",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "DEAT"
            },
            {
                "name": "DEDT",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "DEDT"
            },
            {
                "name": "OVER8",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Oversampling mode"
            },
            {
                "name": "CMIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Character match interrupt\n              enable"
            },
            {
                "name": "MME",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Mute mode enable"
            },
            {
                "name": "M0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Word length"
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver wakeup method"
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Parity control enable"
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Parity selection"
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PE interrupt enable"
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "interrupt enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete interrupt\n              enable"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE interrupt enable"
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE interrupt enable"
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transmitter enable"
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receiver enable"
            },
            {
                "name": "UESM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "USART enable in Stop mode"
            },
            {
                "name": "UE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART enable"
            }
        ]
    },
    "1073821700": {
        "name": "CR2",
        "address": 1073821700,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 2",
        "fields": [
            {
                "name": "ADD4_7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Address of the USART node"
            },
            {
                "name": "ADD0_3",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Address of the USART node"
            },
            {
                "name": "RTOEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Receiver timeout enable"
            },
            {
                "name": "ABRMOD",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Auto baud rate mode"
            },
            {
                "name": "ABREN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Auto baud rate enable"
            },
            {
                "name": "MSBFIRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Most significant bit first"
            },
            {
                "name": "TAINV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Binary data inversion"
            },
            {
                "name": "TXINV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TX pin active level\n              inversion"
            },
            {
                "name": "RXINV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RX pin active level\n              inversion"
            },
            {
                "name": "SWAP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Swap TX/RX pins"
            },
            {
                "name": "LINEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "LIN mode enable"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STOP bits"
            },
            {
                "name": "CLKEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Clock enable"
            },
            {
                "name": "CPOL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Clock polarity"
            },
            {
                "name": "CPHA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clock phase"
            },
            {
                "name": "LBCL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Last bit clock pulse"
            },
            {
                "name": "LBDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LIN break detection interrupt\n              enable"
            },
            {
                "name": "LBDL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LIN break detection length"
            },
            {
                "name": "ADDM7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "7-bit Address Detection/4-bit Address\n              Detection"
            },
            {
                "name": "DIS_NSS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "When the DSI_NSS bit is set, the NSS pin\n              input will be ignored"
            },
            {
                "name": "SLVEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Synchronous Slave mode\n              enable"
            }
        ]
    },
    "1073821704": {
        "name": "CR3",
        "address": 1073821704,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 3",
        "fields": [
            {
                "name": "TXFTCFG",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "TXFIFO threshold\n              configuration"
            },
            {
                "name": "RXFTIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "RXFIFO threshold interrupt\n              enable"
            },
            {
                "name": "RXFTCFG",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Receive FIFO threshold\n              configuration"
            },
            {
                "name": "TCBGTIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Tr Complete before guard time, interrupt\n              enable"
            },
            {
                "name": "TXFTIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "threshold interrupt enable"
            },
            {
                "name": "WUFIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Wakeup from Stop mode interrupt\n              enable"
            },
            {
                "name": "WUS",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Wakeup from Stop mode interrupt flag\n              selection"
            },
            {
                "name": "SCARCNT",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "Smartcard auto-retry count"
            },
            {
                "name": "DEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Driver enable polarity\n              selection"
            },
            {
                "name": "DEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Driver enable mode"
            },
            {
                "name": "DDRE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMA Disable on Reception\n              Error"
            },
            {
                "name": "OVRDIS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Overrun Disable"
            },
            {
                "name": "ONEBIT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "One sample bit method\n              enable"
            },
            {
                "name": "CTSIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS interrupt enable"
            },
            {
                "name": "CTSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS enable"
            },
            {
                "name": "RTSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTS enable"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMA enable transmitter"
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMA enable receiver"
            },
            {
                "name": "SCEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Smartcard mode enable"
            },
            {
                "name": "NACK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Smartcard NACK enable"
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half-duplex selection"
            },
            {
                "name": "IRLP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Ir low-power"
            },
            {
                "name": "IREN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Ir mode enable"
            },
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            }
        ]
    },
    "1073821708": {
        "name": "BRR",
        "address": 1073821708,
        "size": 32,
        "access": "read-write",
        "desc": "Baud rate register",
        "fields": [
            {
                "name": "BRR_4_15",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "BRR_4_15"
            },
            {
                "name": "BRR_0_3",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "BRR_0_3"
            }
        ]
    },
    "1073821712": {
        "name": "GTPR",
        "address": 1073821712,
        "size": 32,
        "access": "read-write",
        "desc": "Guard time and prescaler\n          register",
        "fields": [
            {
                "name": "GT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Guard time value"
            },
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073821716": {
        "name": "RTOR",
        "address": 1073821716,
        "size": 32,
        "access": "read-write",
        "desc": "Receiver timeout register",
        "fields": [
            {
                "name": "BLEN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Block Length"
            },
            {
                "name": "RTO",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Receiver timeout value"
            }
        ]
    },
    "1073821720": {
        "name": "RQR",
        "address": 1073821720,
        "size": 32,
        "access": "write-only",
        "desc": "Request register",
        "fields": [
            {
                "name": "TXFRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit data flush\n              request"
            },
            {
                "name": "RXFRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Receive data flush request"
            },
            {
                "name": "MMRQ",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Mute mode request"
            },
            {
                "name": "SBKRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Send break request"
            },
            {
                "name": "ABRRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Auto baud rate request"
            }
        ]
    },
    "1073821724": {
        "name": "ISR",
        "address": 1073821724,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt & status\n          register",
        "fields": [
            {
                "name": "TXFT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TXFIFO threshold flag"
            },
            {
                "name": "RXFT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RXFIFO threshold flag"
            },
            {
                "name": "TCBGT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Transmission complete before guard time\n              flag"
            },
            {
                "name": "RXFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "RXFIFO Full"
            },
            {
                "name": "TXFE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFIFO Empty"
            },
            {
                "name": "REACK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "REACK"
            },
            {
                "name": "TEACK",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "TEACK"
            },
            {
                "name": "WUF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "WUF"
            },
            {
                "name": "RWU",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "RWU"
            },
            {
                "name": "SBKF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "SBKF"
            },
            {
                "name": "CMF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CMF"
            },
            {
                "name": "BUSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "BUSY"
            },
            {
                "name": "ABRF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ABRF"
            },
            {
                "name": "ABRE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "ABRE"
            },
            {
                "name": "UDR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SPI slave underrun error\n              flag"
            },
            {
                "name": "EOBF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "EOBF"
            },
            {
                "name": "RTOF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "RTOF"
            },
            {
                "name": "CTS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS"
            },
            {
                "name": "CTSIF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSIF"
            },
            {
                "name": "LBDF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LBDF"
            },
            {
                "name": "TXE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXE"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TC"
            },
            {
                "name": "RXNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE"
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE"
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ORE"
            },
            {
                "name": "NF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NF"
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FE"
            },
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PE"
            }
        ]
    },
    "1073821728": {
        "name": "ICR",
        "address": 1073821728,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt flag clear register",
        "fields": [
            {
                "name": "WUCF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wakeup from Stop mode clear\n              flag"
            },
            {
                "name": "CMCF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Character match clear flag"
            },
            {
                "name": "UDRCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SPI slave underrun clear\n              flag"
            },
            {
                "name": "EOBCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "End of block clear flag"
            },
            {
                "name": "RTOCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver timeout clear\n              flag"
            },
            {
                "name": "CTSCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS clear flag"
            },
            {
                "name": "LBDCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LIN break detection clear\n              flag"
            },
            {
                "name": "TCBGTCF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmission complete before Guard time\n              clear flag"
            },
            {
                "name": "TCCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete clear\n              flag"
            },
            {
                "name": "TXFECF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TXFIFO empty clear flag"
            },
            {
                "name": "IDLECF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Idle line detected clear\n              flag"
            },
            {
                "name": "ORECF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error clear flag"
            },
            {
                "name": "NCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Noise detected clear flag"
            },
            {
                "name": "FECF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error clear flag"
            },
            {
                "name": "PECF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error clear flag"
            }
        ]
    },
    "1073821732": {
        "name": "RDR",
        "address": 1073821732,
        "size": 32,
        "access": "read-only",
        "desc": "Receive data register",
        "fields": [
            {
                "name": "RDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Receive data value"
            }
        ]
    },
    "1073821736": {
        "name": "TDR",
        "address": 1073821736,
        "size": 32,
        "access": "read-write",
        "desc": "Transmit data register",
        "fields": [
            {
                "name": "TDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Transmit data value"
            }
        ]
    },
    "1073821740": {
        "name": "PRESC",
        "address": 1073821740,
        "size": 32,
        "access": "read-write",
        "desc": "Prescaler register",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Clock prescaler"
            }
        ]
    },
    "1073819648": {
        "name": "CR1",
        "address": 1073819648,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "BIDIMODE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bidirectional data mode\n              enable"
            },
            {
                "name": "BIDIOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output enable in bidirectional\n              mode"
            },
            {
                "name": "CRCEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Hardware CRC calculation\n              enable"
            },
            {
                "name": "CRCNEXT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC transfer next"
            },
            {
                "name": "DFF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Data frame format"
            },
            {
                "name": "RXONLY",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Receive only"
            },
            {
                "name": "SSM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Software slave management"
            },
            {
                "name": "SSI",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Internal slave select"
            },
            {
                "name": "LSBFIRST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Frame format"
            },
            {
                "name": "SPE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SPI enable"
            },
            {
                "name": "BR",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Baud rate control"
            },
            {
                "name": "MSTR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Master selection"
            },
            {
                "name": "CPOL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock polarity"
            },
            {
                "name": "CPHA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock phase"
            }
        ]
    },
    "1073819652": {
        "name": "CR2",
        "address": 1073819652,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "RXDMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx buffer DMA enable"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx buffer DMA enable"
            },
            {
                "name": "SSOE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SS output enable"
            },
            {
                "name": "NSSP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NSS pulse management"
            },
            {
                "name": "FRF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Frame format"
            },
            {
                "name": "ERRIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "RX buffer not empty interrupt\n              enable"
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tx buffer empty interrupt\n              enable"
            },
            {
                "name": "DS",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Data size"
            },
            {
                "name": "FRXTH",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "FIFO reception threshold"
            },
            {
                "name": "LDMA_RX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Last DMA transfer for\n              reception"
            },
            {
                "name": "LDMA_TX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Last DMA transfer for\n              transmission"
            }
        ]
    },
    "1073819656": {
        "name": "SR",
        "address": 1073819656,
        "size": 32,
        "access": "",
        "desc": "status register",
        "fields": [
            {
                "name": "RXNE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Receive buffer not empty"
            },
            {
                "name": "TXE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit buffer empty"
            },
            {
                "name": "CHSIDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel side"
            },
            {
                "name": "UDR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Underrun flag"
            },
            {
                "name": "CRCERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CRC error flag"
            },
            {
                "name": "MODF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Mode fault"
            },
            {
                "name": "OVR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Overrun flag"
            },
            {
                "name": "BSY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Busy flag"
            },
            {
                "name": "TIFRFE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TI frame format error"
            },
            {
                "name": "FRLVL",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "FIFO reception level"
            },
            {
                "name": "FTLVL",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "FIFO transmission level"
            }
        ]
    },
    "1073819660": {
        "name": "DR",
        "address": 1073819660,
        "size": 32,
        "access": "read-write",
        "desc": "data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Data register"
            }
        ]
    },
    "1073819664": {
        "name": "CRCPR",
        "address": 1073819664,
        "size": 32,
        "access": "read-write",
        "desc": "CRC polynomial register",
        "fields": [
            {
                "name": "CRCPOLY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CRC polynomial register"
            }
        ]
    },
    "1073819668": {
        "name": "RXCRCR",
        "address": 1073819668,
        "size": 32,
        "access": "read-only",
        "desc": "RX CRC register",
        "fields": [
            {
                "name": "RxCRC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Rx CRC register"
            }
        ]
    },
    "1073819672": {
        "name": "TXCRCR",
        "address": 1073819672,
        "size": 32,
        "access": "read-only",
        "desc": "TX CRC register",
        "fields": [
            {
                "name": "TxCRC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Tx CRC register"
            }
        ]
    },
    "1073819676": {
        "name": "I2SCFGR",
        "address": 1073819676,
        "size": 32,
        "access": "read-write",
        "desc": "configuration register",
        "fields": [
            {
                "name": "CHLEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel length (number of bits per audio\n              channel)"
            },
            {
                "name": "DATLEN",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Data length to be\n              transferred"
            },
            {
                "name": "CKPOL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Inactive state clock\n              polarity"
            },
            {
                "name": "I2SSTD",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "standard selection"
            },
            {
                "name": "PCMSYNC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PCM frame synchronization"
            },
            {
                "name": "I2SCFG",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "I2S configuration mode"
            },
            {
                "name": "SE2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "I2S enable"
            },
            {
                "name": "I2SMOD",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "I2S mode selection"
            }
        ]
    },
    "1073819680": {
        "name": "I2SPR",
        "address": 1073819680,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler register",
        "fields": [
            {
                "name": "I2SDIV",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "linear prescaler"
            },
            {
                "name": "ODD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Odd factor for the\n              prescaler"
            },
            {
                "name": "MCKOE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Master clock output enable"
            }
        ]
    },
    "1073818624": {
        "name": "CR1",
        "address": 1073818624,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode\n              selection"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073818628": {
        "name": "CR2",
        "address": 1073818628,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "MMS2",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Master mode selection 2"
            },
            {
                "name": "OIS6",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Output Idle state 6 (OC6\n              output)"
            },
            {
                "name": "OIS5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Idle state 5 (OC5\n              output)"
            },
            {
                "name": "OIS4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output Idle state 4"
            },
            {
                "name": "OIS3N",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Output Idle state 3"
            },
            {
                "name": "OIS3",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Output Idle state 3"
            },
            {
                "name": "OIS2N",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output Idle state 2"
            },
            {
                "name": "OIS2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output Idle state 2"
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA\n              selection"
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update\n              selection"
            },
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded\n              control"
            }
        ]
    },
    "1073818632": {
        "name": "SMCR",
        "address": 1073818632,
        "size": 32,
        "access": "read-write",
        "desc": "slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Slave mode selection"
            },
            {
                "name": "OCCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OCREF clear selection"
            },
            {
                "name": "TS_4",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Trigger selection"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable"
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity"
            },
            {
                "name": "SMS_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave mode selection - bit\n              3"
            },
            {
                "name": "TS",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Trigger selection"
            }
        ]
    },
    "1073818636": {
        "name": "DIER",
        "address": 1073818636,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt\n              enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt\n              enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request\n              enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request\n              enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request\n              enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request\n              enable"
            },
            {
                "name": "COMDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "COM DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            }
        ]
    },
    "1073818640": {
        "name": "SR",
        "address": 1073818640,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              flag"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt\n              flag"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt\n              flag"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag"
            },
            {
                "name": "B2IF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Break 2 interrupt flag"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture\n              flag"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture\n              flag"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture\n              flag"
            },
            {
                "name": "SBIF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "System Break interrupt\n              flag"
            },
            {
                "name": "CC5IF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Compare 5 interrupt flag"
            },
            {
                "name": "CC6IF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Compare 6 interrupt flag"
            }
        ]
    },
    "1073818644": {
        "name": "EGR",
        "address": 1073818644,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2\n              generation"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3\n              generation"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4\n              generation"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update\n              generation"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation"
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation"
            },
            {
                "name": "B2G",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Break 2 generation"
            }
        ]
    },
    "1073818648": {
        "name": "CCMR1_Output",
        "address": 1073818648,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 1 (output\n          mode)",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1\n              selection"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output Compare 1 fast\n              enable"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output Compare 1 preload\n              enable"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output Compare 1 mode"
            },
            {
                "name": "OC1CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output Compare 1 clear\n              enable"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 2\n              selection"
            },
            {
                "name": "OC2FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output Compare 2 fast\n              enable"
            },
            {
                "name": "OC2PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output Compare 2 preload\n              enable"
            },
            {
                "name": "OC2M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output Compare 2 mode"
            },
            {
                "name": "OC2CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output Compare 2 clear\n              enable"
            },
            {
                "name": "OC1M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 1 mode - bit\n              3"
            },
            {
                "name": "OC2M_3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Output Compare 2 mode - bit\n              3"
            }
        ]
    },
    "1073818652": {
        "name": "CCMR2_Output",
        "address": 1073818652,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 2 (output\n          mode)",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3\n              selection"
            },
            {
                "name": "OC3FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 3 fast\n              enable"
            },
            {
                "name": "OC3PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output compare 3 preload\n              enable"
            },
            {
                "name": "OC3M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output compare 3 mode"
            },
            {
                "name": "OC3CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output compare 3 clear\n              enable"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4\n              selection"
            },
            {
                "name": "OC4FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output compare 4 fast\n              enable"
            },
            {
                "name": "OC4PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output compare 4 preload\n              enable"
            },
            {
                "name": "OC4M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output compare 4 mode"
            },
            {
                "name": "OC4CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output compare 4 clear\n              enable"
            },
            {
                "name": "OC3M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 3 mode - bit\n              3"
            },
            {
                "name": "OC4M_3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Output Compare 4 mode - bit\n              3"
            }
        ]
    },
    "1073818656": {
        "name": "CCER",
        "address": 1073818656,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output\n              enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              enable"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2NE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 complementary output\n              enable"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              enable"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC3NE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 complementary output\n              enable"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output\n              enable"
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 complementary output\n              polarity"
            },
            {
                "name": "CC5E",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Capture/Compare 5 output\n              enable"
            },
            {
                "name": "CC5P",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Capture/Compare 5 output\n              polarity"
            },
            {
                "name": "CC6E",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Capture/Compare 6 output\n              enable"
            },
            {
                "name": "CC6P",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Capture/Compare 6 output\n              polarity"
            }
        ]
    },
    "1073818660": {
        "name": "CNT",
        "address": 1073818660,
        "size": 32,
        "access": "",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF copy"
            }
        ]
    },
    "1073818664": {
        "name": "PSC",
        "address": 1073818664,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073818668": {
        "name": "ARR",
        "address": 1073818668,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value"
            }
        ]
    },
    "1073818672": {
        "name": "RCR",
        "address": 1073818672,
        "size": 32,
        "access": "read-write",
        "desc": "repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Repetition counter value"
            }
        ]
    },
    "1073818676": {
        "name": "CCR1",
        "address": 1073818676,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value"
            }
        ]
    },
    "1073818680": {
        "name": "CCR2",
        "address": 1073818680,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 2 value"
            }
        ]
    },
    "1073818684": {
        "name": "CCR3",
        "address": 1073818684,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value"
            }
        ]
    },
    "1073818688": {
        "name": "CCR4",
        "address": 1073818688,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value"
            }
        ]
    },
    "1073818692": {
        "name": "BDTR",
        "address": 1073818692,
        "size": 32,
        "access": "read-write",
        "desc": "break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration"
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle\n              mode"
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run\n              mode"
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable"
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity"
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable"
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable"
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter"
            },
            {
                "name": "BK2F",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Break 2 filter"
            },
            {
                "name": "BK2E",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Break 2 enable"
            },
            {
                "name": "BK2P",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Break 2 polarity"
            },
            {
                "name": "BKDSRM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Break Disarm"
            },
            {
                "name": "BK2DSRM",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Break2 Disarm"
            },
            {
                "name": "BKBID",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Break Bidirectional"
            },
            {
                "name": "BK2ID",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Break2 bidirectional"
            }
        ]
    },
    "1073818696": {
        "name": "DCR",
        "address": 1073818696,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length"
            },
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address"
            }
        ]
    },
    "1073818700": {
        "name": "DMAR",
        "address": 1073818700,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst\n              accesses"
            }
        ]
    },
    "1073818704": {
        "name": "OR1",
        "address": 1073818704,
        "size": 32,
        "access": "read-write",
        "desc": "option register 1",
        "fields": [
            {
                "name": "OCREF_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Ocref_clr source selection"
            }
        ]
    },
    "1073818708": {
        "name": "CCMR3_Output",
        "address": 1073818708,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 2 (output\n          mode)",
        "fields": [
            {
                "name": "OC6M_bit3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Output Compare 6 mode bit\n              3"
            },
            {
                "name": "OC5M_bit3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 5 mode bit\n              3"
            },
            {
                "name": "OC6CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output compare 6 clear\n              enable"
            },
            {
                "name": "OC6M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output compare 6 mode"
            },
            {
                "name": "OC6PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output compare 6 preload\n              enable"
            },
            {
                "name": "OC6FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output compare 6 fast\n              enable"
            },
            {
                "name": "OC5CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output compare 5 clear\n              enable"
            },
            {
                "name": "OC5M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output compare 5 mode"
            },
            {
                "name": "OC5PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output compare 5 preload\n              enable"
            },
            {
                "name": "OC5FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 5 fast\n              enable"
            }
        ]
    },
    "1073818712": {
        "name": "CCR5",
        "address": 1073818712,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 4",
        "fields": [
            {
                "name": "CCR5",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value"
            },
            {
                "name": "GC5C1",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Group Channel 5 and Channel\n              1"
            },
            {
                "name": "GC5C2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Group Channel 5 and Channel\n              2"
            },
            {
                "name": "GC5C3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Group Channel 5 and Channel\n              3"
            }
        ]
    },
    "1073818716": {
        "name": "CCR6",
        "address": 1073818716,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 4",
        "fields": [
            {
                "name": "CCR6",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value"
            }
        ]
    },
    "1073818720": {
        "name": "AF1",
        "address": 1073818720,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK BKIN input enable"
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BRK COMP1 enable"
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BRK COMP2 enable"
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK BKIN input polarity"
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BRK COMP1 input polarity"
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BRK COMP2 input polarity"
            },
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 3,
                "desc": "ETR source selection"
            }
        ]
    },
    "1073818724": {
        "name": "AF2",
        "address": 1073818724,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "BK2INE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK2 BKIN input enable"
            },
            {
                "name": "BK2CMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BRK2 COMP1 enable"
            },
            {
                "name": "BK2CMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BRK2 COMP2 enable"
            },
            {
                "name": "BK2DFBK0E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BRK2 DFSDM_BREAK0 enable"
            },
            {
                "name": "BK2INP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK2 BKIN input polarity"
            },
            {
                "name": "BK2CMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BRK2 COMP1 input polarity"
            },
            {
                "name": "BK2CMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BRK2 COMP2 input polarity"
            }
        ]
    },
    "1073818728": {
        "name": "TISEL",
        "address": 1073818728,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 timer input selection\n          register",
        "fields": [
            {
                "name": "TI1SEL3_0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "selects TI1[0] to TI1[15]\n              input"
            },
            {
                "name": "TI2SEL3_0",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "selects TI2[0] to TI2[15]\n              input"
            },
            {
                "name": "TI3SEL3_0",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "selects TI3[0] to TI3[15]\n              input"
            },
            {
                "name": "TI4SEL3_0",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "selects TI4[0] to TI4[15]\n              input"
            }
        ]
    },
    "1073816576": {
        "name": "ISR",
        "address": 1073816576,
        "size": 32,
        "access": "read-write",
        "desc": "ADC interrupt and status\n          register",
        "fields": [
            {
                "name": "CCRDY",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Channel Configuration Ready\n              flag"
            },
            {
                "name": "EOCAL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "End Of Calibration flag"
            },
            {
                "name": "AWD3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "ADC analog watchdog 3 flag"
            },
            {
                "name": "AWD2",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "ADC analog watchdog 2 flag"
            },
            {
                "name": "AWD1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "ADC analog watchdog 1 flag"
            },
            {
                "name": "OVR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADC group regular overrun\n              flag"
            },
            {
                "name": "EOS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ADC group regular end of sequence\n              conversions flag"
            },
            {
                "name": "EOC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ADC group regular end of unitary\n              conversion flag"
            },
            {
                "name": "EOSMP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ADC group regular end of sampling\n              flag"
            },
            {
                "name": "ADRDY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC ready flag"
            }
        ]
    },
    "1073816580": {
        "name": "IER",
        "address": 1073816580,
        "size": 32,
        "access": "read-write",
        "desc": "ADC interrupt enable register",
        "fields": [
            {
                "name": "CCRDYIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Channel Configuration Ready Interrupt\n              enable"
            },
            {
                "name": "EOCALIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "End of calibration interrupt\n              enable"
            },
            {
                "name": "AWD3IE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "ADC analog watchdog 3\n              interrupt"
            },
            {
                "name": "AWD2IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "ADC analog watchdog 2\n              interrupt"
            },
            {
                "name": "AWD1IE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "ADC analog watchdog 1\n              interrupt"
            },
            {
                "name": "OVRIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADC group regular overrun\n              interrupt"
            },
            {
                "name": "EOSIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ADC group regular end of sequence\n              conversions interrupt"
            },
            {
                "name": "EOCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ADC group regular end of unitary\n              conversion interrupt"
            },
            {
                "name": "EOSMPIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ADC group regular end of sampling\n              interrupt"
            },
            {
                "name": "ADRDYIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC ready interrupt"
            }
        ]
    },
    "1073816584": {
        "name": "CR",
        "address": 1073816584,
        "size": 32,
        "access": "read-write",
        "desc": "ADC control register",
        "fields": [
            {
                "name": "ADCAL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "ADC calibration"
            },
            {
                "name": "ADVREGEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "ADC voltage regulator\n              enable"
            },
            {
                "name": "ADSTP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADC group regular conversion\n              stop"
            },
            {
                "name": "ADSTART",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ADC group regular conversion\n              start"
            },
            {
                "name": "ADDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ADC disable"
            },
            {
                "name": "ADEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC enable"
            }
        ]
    },
    "1073816588": {
        "name": "ADC_CFGR1",
        "address": 1073816588,
        "size": 32,
        "access": "read-write",
        "desc": "ADC configuration register 1",
        "fields": [
            {
                "name": "AWDCH1CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "ADC analog watchdog 1 monitored channel\n              selection"
            },
            {
                "name": "AWD1EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "ADC analog watchdog 1 enable on scope\n              ADC group regular"
            },
            {
                "name": "AWD1SGL",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "ADC analog watchdog 1 monitoring a\n              single channel or all channels"
            },
            {
                "name": "CHSELRMOD",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Mode selection of the ADC_CHSELR\n              register"
            },
            {
                "name": "DISCEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "ADC group regular sequencer\n              discontinuous mode"
            },
            {
                "name": "AUTOFF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Auto-off mode"
            },
            {
                "name": "WAIT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Wait conversion mode"
            },
            {
                "name": "CONT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "ADC group regular continuous conversion\n              mode"
            },
            {
                "name": "OVRMOD",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "ADC group regular overrun\n              configuration"
            },
            {
                "name": "EXTEN",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "ADC group regular external trigger\n              polarity"
            },
            {
                "name": "EXTSEL",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "ADC group regular external trigger\n              source"
            },
            {
                "name": "ALIGN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ADC data alignement"
            },
            {
                "name": "RES",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "ADC data resolution"
            },
            {
                "name": "SCANDIR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Scan sequence direction"
            },
            {
                "name": "DMACFG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ADC DMA transfer\n              configuration"
            },
            {
                "name": "DMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC DMA transfer enable"
            }
        ]
    },
    "1073816592": {
        "name": "ADC_CFGR2",
        "address": 1073816592,
        "size": 32,
        "access": "read-write",
        "desc": "ADC configuration register 2",
        "fields": [
            {
                "name": "CKMODE",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "ADC clock mode"
            },
            {
                "name": "LFTRIG",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Low frequency trigger mode\n              enable"
            },
            {
                "name": "TOVS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "ADC oversampling discontinuous mode\n              (triggered mode) for ADC group regular"
            },
            {
                "name": "OVSS",
                "bitOffset": 5,
                "bitWidth": 4,
                "desc": "ADC oversampling shift"
            },
            {
                "name": "OVSR",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "ADC oversampling ratio"
            },
            {
                "name": "OVSE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC oversampler enable on scope ADC\n              group regular"
            }
        ]
    },
    "1073816596": {
        "name": "SMPR",
        "address": 1073816596,
        "size": 32,
        "access": "read-write",
        "desc": "ADC sampling time register",
        "fields": [
            {
                "name": "SMP1",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Sampling time selection"
            },
            {
                "name": "SMP2",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Sampling time selection"
            },
            {
                "name": "SMPSEL",
                "bitOffset": 8,
                "bitWidth": 19,
                "desc": "Channel sampling time\n              selection"
            }
        ]
    },
    "1073816608": {
        "name": "AWD1TR",
        "address": 1073816608,
        "size": 32,
        "access": "read-write",
        "desc": "watchdog threshold register",
        "fields": [
            {
                "name": "HT1",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "ADC analog watchdog 1 threshold\n              high"
            },
            {
                "name": "LT1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "ADC analog watchdog 1 threshold\n              low"
            }
        ]
    },
    "1073816612": {
        "name": "AWD2TR",
        "address": 1073816612,
        "size": 32,
        "access": "read-write",
        "desc": "watchdog threshold register",
        "fields": [
            {
                "name": "HT2",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "ADC analog watchdog 2 threshold\n              high"
            },
            {
                "name": "LT2",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "ADC analog watchdog 2 threshold\n              low"
            }
        ]
    },
    "1073816616": {
        "name": "CHSELR",
        "address": 1073816616,
        "size": 32,
        "access": "read-write",
        "desc": "channel selection register",
        "fields": [
            {
                "name": "CHSEL",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Channel-x selection"
            }
        ]
    },
    "1073816620": {
        "name": "AWD3TR",
        "address": 1073816620,
        "size": 32,
        "access": "read-write",
        "desc": "watchdog threshold register",
        "fields": [
            {
                "name": "HT3",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "ADC analog watchdog 3 threshold\n              high"
            },
            {
                "name": "LT3",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "ADC analog watchdog 3 threshold\n              high"
            }
        ]
    },
    "1073816640": {
        "name": "DR",
        "address": 1073816640,
        "size": 32,
        "access": "read-only",
        "desc": "ADC group regular conversion data\n          register",
        "fields": [
            {
                "name": "regularDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "ADC group regular conversion\n              data"
            }
        ]
    },
    "1073816736": {
        "name": "AWD2CR",
        "address": 1073816736,
        "size": 32,
        "access": "read-write",
        "desc": "ADC analog watchdog 2 configuration\n          register",
        "fields": [
            {
                "name": "AWD2CH",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "ADC analog watchdog 2 monitored channel\n              selection"
            }
        ]
    },
    "1073816740": {
        "name": "AWD3CR",
        "address": 1073816740,
        "size": 32,
        "access": "read-write",
        "desc": "ADC analog watchdog 3 configuration\n          register",
        "fields": [
            {
                "name": "AWD3CH",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "ADC analog watchdog 3 monitored channel\n              selection"
            }
        ]
    },
    "1073816756": {
        "name": "CALFACT",
        "address": 1073816756,
        "size": 32,
        "access": "read-write",
        "desc": "ADC calibration factors\n          register",
        "fields": [
            {
                "name": "CALFACT",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "ADC calibration factor in single-ended\n              mode"
            }
        ]
    },
    "1073817352": {
        "name": "CCR",
        "address": 1073817352,
        "size": 32,
        "access": "read-write",
        "desc": "ADC common control register",
        "fields": [
            {
                "name": "PRESC",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "ADC prescaler"
            },
            {
                "name": "VREFEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "VREFINT enable"
            },
            {
                "name": "TSEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Temperature sensor enable"
            },
            {
                "name": "VBATEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "VBAT enable"
            }
        ]
    },
    "1073807360": {
        "name": "CFGR1",
        "address": 1073807360,
        "size": 32,
        "access": "read-write",
        "desc": "SYSCFG configuration register\n          1",
        "fields": [
            {
                "name": "I2C3_FMP",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "I2C3_FMP"
            },
            {
                "name": "I2C_PA10_FMP",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Fast Mode Plus (FM+) driving capability\n              activation bits"
            },
            {
                "name": "I2C_PA9_FMP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Fast Mode Plus (FM+) driving capability\n              activation bits"
            },
            {
                "name": "I2C2_FMP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "FM+ driving capability activation for\n              I2C2"
            },
            {
                "name": "I2C1_FMP",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "FM+ driving capability activation for\n              I2C1"
            },
            {
                "name": "I2C_PB9_FMP",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "I2C_PB9_FMP"
            },
            {
                "name": "I2C_PB8_FMP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "I2C_PB8_FMP"
            },
            {
                "name": "I2C_PB7_FMP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "I2C_PB7_FMP"
            },
            {
                "name": "I2C_PBx_FMP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Fast Mode Plus (FM+) driving capability\n              activation bits"
            },
            {
                "name": "UCPD2_STROBE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Strobe signal bit for\n              UCPD2"
            },
            {
                "name": "UCPD1_STROBE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Strobe signal bit for\n              UCPD1"
            },
            {
                "name": "BOOSTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "I/O analog switch voltage booster\n              enable"
            },
            {
                "name": "IR_MOD",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "IR Modulation Envelope signal\n              selection."
            },
            {
                "name": "IR_POL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "IR output polarity\n              selection"
            },
            {
                "name": "PA12_RMP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PA11 and PA12 remapping\n              bit."
            },
            {
                "name": "PA11_RMP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "PA11_RMP"
            },
            {
                "name": "MEM_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Memory mapping selection\n              bits"
            }
        ]
    },
    "1073807384": {
        "name": "CFGR2",
        "address": 1073807384,
        "size": 32,
        "access": "read-write",
        "desc": "SYSCFG configuration register\n          1",
        "fields": [
            {
                "name": "LOCKUP_LOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Cortex-M0+ LOCKUP bit enable\n              bit"
            },
            {
                "name": "SRAM_PARITY_LOCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SRAM parity lock bit"
            },
            {
                "name": "ECC_LOCK",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ECC error lock bit"
            },
            {
                "name": "SRAM_PEF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SRAM parity error flag"
            }
        ]
    },
    "1073807488": {
        "name": "ITLINE0",
        "address": 1073807488,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 0 status\n          register",
        "fields": [
            {
                "name": "WWDG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Window watchdog interrupt pending\n              flag"
            }
        ]
    },
    "1073807496": {
        "name": "ITLINE2",
        "address": 1073807496,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 2 status\n          register",
        "fields": [
            {
                "name": "TAMP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP"
            },
            {
                "name": "RTC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RTC"
            }
        ]
    },
    "1073807500": {
        "name": "ITLINE3",
        "address": 1073807500,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 3 status\n          register",
        "fields": [
            {
                "name": "FLASH_ITF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "FLASH_ITF"
            },
            {
                "name": "FLASH_ECC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FLASH_ECC"
            }
        ]
    },
    "1073807504": {
        "name": "ITLINE4",
        "address": 1073807504,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 4 status\n          register",
        "fields": [
            {
                "name": "RCC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RCC"
            },
            {
                "name": "CRS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CRS"
            }
        ]
    },
    "1073807508": {
        "name": "ITLINE5",
        "address": 1073807508,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 5 status\n          register",
        "fields": [
            {
                "name": "EXTI0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EXTI0"
            },
            {
                "name": "EXTI1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EXTI1"
            }
        ]
    },
    "1073807512": {
        "name": "ITLINE6",
        "address": 1073807512,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 6 status\n          register",
        "fields": [
            {
                "name": "EXTI2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EXTI2"
            },
            {
                "name": "EXTI3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EXTI3"
            }
        ]
    },
    "1073807516": {
        "name": "ITLINE7",
        "address": 1073807516,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 7 status\n          register",
        "fields": [
            {
                "name": "EXTI4",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EXTI4"
            },
            {
                "name": "EXTI5",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EXTI5"
            },
            {
                "name": "EXTI6",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "EXTI6"
            },
            {
                "name": "EXTI7",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EXTI7"
            },
            {
                "name": "EXTI8",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "EXTI8"
            },
            {
                "name": "EXTI9",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "EXTI9"
            },
            {
                "name": "EXTI10",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "EXTI10"
            },
            {
                "name": "EXTI11",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "EXTI11"
            },
            {
                "name": "EXTI12",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "EXTI12"
            },
            {
                "name": "EXTI13",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "EXTI13"
            },
            {
                "name": "EXTI14",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "EXTI14"
            },
            {
                "name": "EXTI15",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "EXTI15"
            }
        ]
    },
    "1073807520": {
        "name": "ITLINE8",
        "address": 1073807520,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 8 status\n          register",
        "fields": [
            {
                "name": "UCPD1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UCPD1"
            },
            {
                "name": "UCPD2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "UCPD2"
            },
            {
                "name": "USB",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "USB"
            }
        ]
    },
    "1073807524": {
        "name": "ITLINE9",
        "address": 1073807524,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 9 status\n          register",
        "fields": [
            {
                "name": "DMA1_CH1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1_CH1"
            }
        ]
    },
    "1073807528": {
        "name": "ITLINE10",
        "address": 1073807528,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 10 status\n          register",
        "fields": [
            {
                "name": "DMA1_CH2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1_CH1"
            },
            {
                "name": "DMA1_CH3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA1_CH3"
            }
        ]
    },
    "1073807532": {
        "name": "ITLINE11",
        "address": 1073807532,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 11 status\n          register",
        "fields": [
            {
                "name": "DMAMUX",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMAMUX"
            },
            {
                "name": "DMA1_CH4",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA1_CH4"
            },
            {
                "name": "DMA1_CH5",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DMA1_CH5"
            },
            {
                "name": "DMA1_CH6",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DMA1_CH6"
            },
            {
                "name": "DMA1_CH7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DMA1_CH7"
            },
            {
                "name": "DMA2_CH1",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "DMA2_CH1"
            },
            {
                "name": "DMA2_CH2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMA2_CH2"
            },
            {
                "name": "DMA2_CH3",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMA2_CH3"
            },
            {
                "name": "DMA2_CH4",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "DMA2_CH4"
            },
            {
                "name": "DMA2_CH5",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "DMA2_CH5"
            }
        ]
    },
    "1073807536": {
        "name": "ITLINE12",
        "address": 1073807536,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 12 status\n          register",
        "fields": [
            {
                "name": "ADC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC"
            },
            {
                "name": "COMP1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "COMP1"
            },
            {
                "name": "COMP2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "COMP2"
            },
            {
                "name": "COMP3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "COMP3"
            }
        ]
    },
    "1073807540": {
        "name": "ITLINE13",
        "address": 1073807540,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 13 status\n          register",
        "fields": [
            {
                "name": "TIM1_CCU",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM1_CCU"
            },
            {
                "name": "TIM1_TRG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM1_TRG"
            },
            {
                "name": "TIM1_UPD",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM1_UPD"
            },
            {
                "name": "TIM1_BRK",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM1_BRK"
            }
        ]
    },
    "1073807544": {
        "name": "ITLINE14",
        "address": 1073807544,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 14 status\n          register",
        "fields": [
            {
                "name": "TIM1_CC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM1_CC"
            }
        ]
    },
    "1073807548": {
        "name": "ITLINE15",
        "address": 1073807548,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 15 status\n          register",
        "fields": [
            {
                "name": "TIM2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2"
            }
        ]
    },
    "1073807552": {
        "name": "ITLINE16",
        "address": 1073807552,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 16 status\n          register",
        "fields": [
            {
                "name": "TIM3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM3"
            },
            {
                "name": "TIM4",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM4"
            }
        ]
    },
    "1073807556": {
        "name": "ITLINE17",
        "address": 1073807556,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 17 status\n          register",
        "fields": [
            {
                "name": "TIM6",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM6"
            },
            {
                "name": "DAC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DAC"
            },
            {
                "name": "LPTIM1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "LPTIM1"
            }
        ]
    },
    "1073807560": {
        "name": "ITLINE18",
        "address": 1073807560,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 18 status\n          register",
        "fields": [
            {
                "name": "TIM7",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM7"
            },
            {
                "name": "LPTIM2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LPTIM2"
            }
        ]
    },
    "1073807564": {
        "name": "ITLINE19",
        "address": 1073807564,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 19 status\n          register",
        "fields": [
            {
                "name": "TIM14",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM14"
            }
        ]
    },
    "1073807568": {
        "name": "ITLINE20",
        "address": 1073807568,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 20 status\n          register",
        "fields": [
            {
                "name": "TIM15",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM15"
            }
        ]
    },
    "1073807572": {
        "name": "ITLINE21",
        "address": 1073807572,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 21 status\n          register",
        "fields": [
            {
                "name": "TIM16",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM16"
            },
            {
                "name": "FDCAN1_IT0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FDCAN1_IT0"
            },
            {
                "name": "FDCAN2_IT0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "FDCAN2_IT0"
            }
        ]
    },
    "1073807576": {
        "name": "ITLINE22",
        "address": 1073807576,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 22 status\n          register",
        "fields": [
            {
                "name": "TIM17",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM17"
            },
            {
                "name": "FDCAN1_IT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FDCAN1_IT1"
            },
            {
                "name": "FDCAN2_IT1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "FDCAN2_IT1"
            }
        ]
    },
    "1073807580": {
        "name": "ITLINE23",
        "address": 1073807580,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 23 status\n          register",
        "fields": [
            {
                "name": "I2C1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I2C1"
            }
        ]
    },
    "1073807584": {
        "name": "ITLINE24",
        "address": 1073807584,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 24 status\n          register",
        "fields": [
            {
                "name": "I2C2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I2C2"
            },
            {
                "name": "I2C3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I2C3"
            }
        ]
    },
    "1073807588": {
        "name": "ITLINE25",
        "address": 1073807588,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 25 status\n          register",
        "fields": [
            {
                "name": "SPI1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SPI1"
            }
        ]
    },
    "1073807592": {
        "name": "ITLINE26",
        "address": 1073807592,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 26 status\n          register",
        "fields": [
            {
                "name": "SPI2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SPI2"
            },
            {
                "name": "SPI3",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI3"
            }
        ]
    },
    "1073807596": {
        "name": "ITLINE27",
        "address": 1073807596,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 27 status\n          register",
        "fields": [
            {
                "name": "USART1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART1"
            }
        ]
    },
    "1073807600": {
        "name": "ITLINE28",
        "address": 1073807600,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 28 status\n          register",
        "fields": [
            {
                "name": "USART2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART2"
            },
            {
                "name": "LPUART2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LPUART2"
            }
        ]
    },
    "1073807604": {
        "name": "ITLINE29",
        "address": 1073807604,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 29 status\n          register",
        "fields": [
            {
                "name": "USART3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART3"
            },
            {
                "name": "USART4",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "USART4"
            },
            {
                "name": "LPUART1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "LPUART1"
            },
            {
                "name": "USART5",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "USART5"
            },
            {
                "name": "USART6",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "USART6"
            }
        ]
    },
    "1073807608": {
        "name": "ITLINE30",
        "address": 1073807608,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 25 status\n          register",
        "fields": [
            {
                "name": "CEC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CEC"
            }
        ]
    },
    "1073807612": {
        "name": "ITLINE31",
        "address": 1073807612,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 25 status\n          register",
        "fields": [
            {
                "name": "RNG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RNG"
            },
            {
                "name": "AES",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "AES"
            }
        ]
    },
    "1073786880": {
        "name": "CR1",
        "address": 1073786880,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "TAMP1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP1E"
            },
            {
                "name": "TAMP2E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TAMP2E"
            },
            {
                "name": "ITAMP1E",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "ITAMP1E"
            },
            {
                "name": "ITAMP3E",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "ITAMP3E"
            },
            {
                "name": "ITAMP4E",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ITAMP4E"
            },
            {
                "name": "ITAMP5E",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ITAMP5E"
            },
            {
                "name": "ITAMP6E",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ITAMP6E"
            }
        ]
    },
    "1073786884": {
        "name": "CR2",
        "address": 1073786884,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "TAMP1NOER",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP1NOER"
            },
            {
                "name": "TAMP2NOER",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TAMP2NOER"
            },
            {
                "name": "TAMP1MSK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TAMP1MSK"
            },
            {
                "name": "TAMP2MSK",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TAMP2MSK"
            },
            {
                "name": "TAMP1TRG",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "TAMP1TRG"
            },
            {
                "name": "TAMP2TRG",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TAMP2TRG"
            }
        ]
    },
    "1073786892": {
        "name": "FLTCR",
        "address": 1073786892,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP filter control register",
        "fields": [
            {
                "name": "TAMPFREQ",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "TAMPFREQ"
            },
            {
                "name": "TAMPFLT",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "TAMPFLT"
            },
            {
                "name": "TAMPPRCH",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "TAMPPRCH"
            },
            {
                "name": "TAMPPUDIS",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TAMPPUDIS"
            }
        ]
    },
    "1073786924": {
        "name": "IER",
        "address": 1073786924,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP interrupt enable register",
        "fields": [
            {
                "name": "TAMP1IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP1IE"
            },
            {
                "name": "TAMP2IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TAMP2IE"
            },
            {
                "name": "ITAMP1IE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "ITAMP1IE"
            },
            {
                "name": "ITAMP3IE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "ITAMP3IE"
            },
            {
                "name": "ITAMP4IE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ITAMP4IE"
            },
            {
                "name": "ITAMP5IE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ITAMP5IE"
            },
            {
                "name": "ITAMP6IE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ITAMP6IE"
            }
        ]
    },
    "1073786928": {
        "name": "SR",
        "address": 1073786928,
        "size": 32,
        "access": "read-only",
        "desc": "TAMP status register",
        "fields": [
            {
                "name": "TAMP1F",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP1F"
            },
            {
                "name": "TAMP2F",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TAMP2F"
            },
            {
                "name": "ITAMP1F",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "ITAMP1F"
            },
            {
                "name": "ITAMP3F",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "ITAMP3F"
            },
            {
                "name": "ITAMP4F",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ITAMP4F"
            },
            {
                "name": "ITAMP5F",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ITAMP5F"
            },
            {
                "name": "ITAMP6F",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ITAMP6F"
            },
            {
                "name": "ITAMP7F",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "ITAMP7F"
            }
        ]
    },
    "1073786932": {
        "name": "MISR",
        "address": 1073786932,
        "size": 32,
        "access": "read-only",
        "desc": "TAMP masked interrupt status\n          register",
        "fields": [
            {
                "name": "TAMP1MF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP1MF:"
            },
            {
                "name": "TAMP2MF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TAMP2MF"
            },
            {
                "name": "ITAMP1MF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "ITAMP1MF"
            },
            {
                "name": "ITAMP3MF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "ITAMP3MF"
            },
            {
                "name": "ITAMP4MF",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ITAMP4MF"
            },
            {
                "name": "ITAMP5MF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ITAMP5MF"
            },
            {
                "name": "ITAMP6MF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ITAMP6MF"
            }
        ]
    },
    "1073786940": {
        "name": "SCR",
        "address": 1073786940,
        "size": 32,
        "access": "write-only",
        "desc": "TAMP status clear register",
        "fields": [
            {
                "name": "CTAMP1F",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CTAMP1F"
            },
            {
                "name": "CTAMP2F",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CTAMP2F"
            },
            {
                "name": "CITAMP1F",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CITAMP1F"
            },
            {
                "name": "CITAMP3F",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "CITAMP3F"
            },
            {
                "name": "CITAMP4F",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CITAMP4F"
            },
            {
                "name": "CITAMP5F",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CITAMP5F"
            },
            {
                "name": "CITAMP6F",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CITAMP6F"
            },
            {
                "name": "CITAMP7F",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "CITAMP7F"
            }
        ]
    },
    "1073787136": {
        "name": "BKP0R",
        "address": 1073787136,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073787140": {
        "name": "BKP1R",
        "address": 1073787140,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073787144": {
        "name": "BKP2R",
        "address": 1073787144,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073787148": {
        "name": "BKP3R",
        "address": 1073787148,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073787152": {
        "name": "BKP4R",
        "address": 1073787152,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073773568": {
        "name": "ISR",
        "address": 1073773568,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt and Status Register",
        "fields": [
            {
                "name": "DOWN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Counter direction change up to\n              down"
            },
            {
                "name": "UP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Counter direction change down to\n              up"
            },
            {
                "name": "ARROK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update\n              OK"
            },
            {
                "name": "CMPOK",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK"
            },
            {
                "name": "EXTTRIG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger edge\n              event"
            },
            {
                "name": "ARRM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match"
            },
            {
                "name": "CMPM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Compare match"
            }
        ]
    },
    "1073773572": {
        "name": "ICR",
        "address": 1073773572,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt Clear Register",
        "fields": [
            {
                "name": "DOWNCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Direction change to down Clear\n              Flag"
            },
            {
                "name": "UPCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Direction change to UP Clear\n              Flag"
            },
            {
                "name": "ARROKCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update OK Clear\n              Flag"
            },
            {
                "name": "CMPOKCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK Clear\n              Flag"
            },
            {
                "name": "EXTTRIGCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger valid edge Clear\n              Flag"
            },
            {
                "name": "ARRMCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match Clear\n              Flag"
            },
            {
                "name": "CMPMCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "compare match Clear Flag"
            }
        ]
    },
    "1073773576": {
        "name": "IER",
        "address": 1073773576,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Enable Register",
        "fields": [
            {
                "name": "DOWNIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Direction change to down Interrupt\n              Enable"
            },
            {
                "name": "UPIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Direction change to UP Interrupt\n              Enable"
            },
            {
                "name": "ARROKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update OK Interrupt\n              Enable"
            },
            {
                "name": "CMPOKIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK Interrupt\n              Enable"
            },
            {
                "name": "EXTTRIGIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger valid edge Interrupt\n              Enable"
            },
            {
                "name": "ARRMIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match Interrupt\n              Enable"
            },
            {
                "name": "CMPMIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Compare match Interrupt\n              Enable"
            }
        ]
    },
    "1073773580": {
        "name": "CFGR",
        "address": 1073773580,
        "size": 32,
        "access": "read-write",
        "desc": "Configuration Register",
        "fields": [
            {
                "name": "ENC",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Encoder mode enable"
            },
            {
                "name": "COUNTMODE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "counter mode enabled"
            },
            {
                "name": "PRELOAD",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Registers update mode"
            },
            {
                "name": "WAVPOL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Waveform shape polarity"
            },
            {
                "name": "WAVE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Waveform shape"
            },
            {
                "name": "TIMOUT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Timeout enable"
            },
            {
                "name": "TRIGEN",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Trigger enable and\n              polarity"
            },
            {
                "name": "TRIGSEL",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Trigger selector"
            },
            {
                "name": "PRESC",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "Clock prescaler"
            },
            {
                "name": "TRGFLT",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Configurable digital filter for\n              trigger"
            },
            {
                "name": "CKFLT",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Configurable digital filter for external\n              clock"
            },
            {
                "name": "CKPOL",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Clock Polarity"
            },
            {
                "name": "CKSEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock selector"
            }
        ]
    },
    "1073773584": {
        "name": "CR",
        "address": 1073773584,
        "size": 32,
        "access": "read-write",
        "desc": "Control Register",
        "fields": [
            {
                "name": "RSTARE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reset after read enable"
            },
            {
                "name": "COUNTRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Counter reset"
            },
            {
                "name": "CNTSTRT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Timer start in continuous\n              mode"
            },
            {
                "name": "SNGSTRT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LPTIM start in single mode"
            },
            {
                "name": "ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LPTIM Enable"
            }
        ]
    },
    "1073773588": {
        "name": "CMP",
        "address": 1073773588,
        "size": 32,
        "access": "read-write",
        "desc": "Compare Register",
        "fields": [
            {
                "name": "CMP",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Compare value"
            }
        ]
    },
    "1073773592": {
        "name": "ARR",
        "address": 1073773592,
        "size": 32,
        "access": "read-write",
        "desc": "Autoreload Register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto reload value"
            }
        ]
    },
    "1073773596": {
        "name": "CNT",
        "address": 1073773596,
        "size": 32,
        "access": "read-only",
        "desc": "Counter Register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value"
            }
        ]
    },
    "1073773604": {
        "name": "CFGR2",
        "address": 1073773604,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM configuration register 2",
        "fields": [
            {
                "name": "IN2SEL",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "LPTIM1 Input 2 selection"
            },
            {
                "name": "IN1SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "LPTIMx Input 1 selection"
            }
        ]
    },
    "1073774592": {
        "name": "CR1",
        "address": 1073774592,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 1",
        "fields": [
            {
                "name": "RXFFIE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RXFIFO Full interrupt\n              enable"
            },
            {
                "name": "TXFEIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TXFIFO empty interrupt\n              enable"
            },
            {
                "name": "FIFOEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "FIFO mode enable"
            },
            {
                "name": "M1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Word length"
            },
            {
                "name": "DEAT",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "DEAT0"
            },
            {
                "name": "DEDT0",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "DEDT0"
            },
            {
                "name": "CMIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Character match interrupt\n              enable"
            },
            {
                "name": "MME",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Mute mode enable"
            },
            {
                "name": "M0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Word length"
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver wakeup method"
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Parity control enable"
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Parity selection"
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PE interrupt enable"
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "interrupt enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete interrupt\n              enable"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE interrupt enable"
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE interrupt enable"
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transmitter enable"
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receiver enable"
            },
            {
                "name": "UESM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "USART enable in Stop mode"
            },
            {
                "name": "UE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART enable"
            }
        ]
    },
    "1073774596": {
        "name": "CR2",
        "address": 1073774596,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 2",
        "fields": [
            {
                "name": "ADD4_7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Address of the USART node"
            },
            {
                "name": "ADD0_3",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Address of the USART node"
            },
            {
                "name": "MSBFIRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Most significant bit first"
            },
            {
                "name": "TAINV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Binary data inversion"
            },
            {
                "name": "TXINV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TX pin active level\n              inversion"
            },
            {
                "name": "RXINV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RX pin active level\n              inversion"
            },
            {
                "name": "SWAP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Swap TX/RX pins"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STOP bits"
            },
            {
                "name": "ADDM7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "7-bit Address Detection/4-bit Address\n              Detection"
            }
        ]
    },
    "1073774600": {
        "name": "CR3",
        "address": 1073774600,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 3",
        "fields": [
            {
                "name": "TXFTCFG",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "TXFIFO threshold\n              configuration"
            },
            {
                "name": "RXFTIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "RXFIFO threshold interrupt\n              enable"
            },
            {
                "name": "RXFTCFG",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Receive FIFO threshold\n              configuration"
            },
            {
                "name": "TXFTIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "threshold interrupt enable"
            },
            {
                "name": "WUFIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Wakeup from Stop mode interrupt\n              enable"
            },
            {
                "name": "WUS",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Wakeup from Stop mode interrupt flag\n              selection"
            },
            {
                "name": "DEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Driver enable polarity\n              selection"
            },
            {
                "name": "DEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Driver enable mode"
            },
            {
                "name": "DDRE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMA Disable on Reception\n              Error"
            },
            {
                "name": "OVRDIS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Overrun Disable"
            },
            {
                "name": "CTSIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS interrupt enable"
            },
            {
                "name": "CTSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS enable"
            },
            {
                "name": "RTSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTS enable"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMA enable transmitter"
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMA enable receiver"
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half-duplex selection"
            },
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            }
        ]
    },
    "1073774604": {
        "name": "BRR",
        "address": 1073774604,
        "size": 32,
        "access": "read-write",
        "desc": "Baud rate register",
        "fields": [
            {
                "name": "BRR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "BRR"
            }
        ]
    },
    "1073774616": {
        "name": "RQR",
        "address": 1073774616,
        "size": 32,
        "access": "write-only",
        "desc": "Request register",
        "fields": [
            {
                "name": "TXFRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit data flush\n              request"
            },
            {
                "name": "RXFRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Receive data flush request"
            },
            {
                "name": "MMRQ",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Mute mode request"
            },
            {
                "name": "SBKRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Send break request"
            },
            {
                "name": "ABRRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Auto baud rate request"
            }
        ]
    },
    "1073774620": {
        "name": "ISR",
        "address": 1073774620,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt & status\n          register",
        "fields": [
            {
                "name": "TXFT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TXFIFO threshold flag"
            },
            {
                "name": "RXFT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RXFIFO threshold flag"
            },
            {
                "name": "RXFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "RXFIFO Full"
            },
            {
                "name": "TXFE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFIFO Empty"
            },
            {
                "name": "REACK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "REACK"
            },
            {
                "name": "TEACK",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "TEACK"
            },
            {
                "name": "WUF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "WUF"
            },
            {
                "name": "RWU",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "RWU"
            },
            {
                "name": "SBKF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "SBKF"
            },
            {
                "name": "CMF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CMF"
            },
            {
                "name": "BUSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "BUSY"
            },
            {
                "name": "CTS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS"
            },
            {
                "name": "CTSIF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSIF"
            },
            {
                "name": "TXE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXE"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TC"
            },
            {
                "name": "RXNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE"
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE"
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ORE"
            },
            {
                "name": "NF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NF"
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FE"
            },
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PE"
            }
        ]
    },
    "1073774624": {
        "name": "ICR",
        "address": 1073774624,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt flag clear register",
        "fields": [
            {
                "name": "WUCF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wakeup from Stop mode clear\n              flag"
            },
            {
                "name": "CMCF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Character match clear flag"
            },
            {
                "name": "CTSCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS clear flag"
            },
            {
                "name": "TCCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete clear\n              flag"
            },
            {
                "name": "IDLECF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Idle line detected clear\n              flag"
            },
            {
                "name": "ORECF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error clear flag"
            },
            {
                "name": "NCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Noise detected clear flag"
            },
            {
                "name": "FECF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error clear flag"
            },
            {
                "name": "PECF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error clear flag"
            }
        ]
    },
    "1073774628": {
        "name": "RDR",
        "address": 1073774628,
        "size": 32,
        "access": "read-only",
        "desc": "Receive data register",
        "fields": [
            {
                "name": "RDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Receive data value"
            }
        ]
    },
    "1073774632": {
        "name": "TDR",
        "address": 1073774632,
        "size": 32,
        "access": "read-write",
        "desc": "Transmit data register",
        "fields": [
            {
                "name": "TDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Transmit data value"
            }
        ]
    },
    "1073774636": {
        "name": "PRESC",
        "address": 1073774636,
        "size": 32,
        "access": "read-write",
        "desc": "Prescaler register",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Clock prescaler"
            }
        ]
    },
    "1073763328": {
        "name": "CR1",
        "address": 1073763328,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 1",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Peripheral enable"
            },
            {
                "name": "TXIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TX Interrupt enable"
            },
            {
                "name": "RXIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RX Interrupt enable"
            },
            {
                "name": "ADDRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address match interrupt enable (slave\n              only)"
            },
            {
                "name": "NACKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not acknowledge received interrupt\n              enable"
            },
            {
                "name": "STOPIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "STOP detection Interrupt\n              enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer Complete interrupt\n              enable"
            },
            {
                "name": "ERRIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Error interrupts enable"
            },
            {
                "name": "DNF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Digital noise filter"
            },
            {
                "name": "ANFOFF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Analog noise filter OFF"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DMA transmission requests\n              enable"
            },
            {
                "name": "RXDMAEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DMA reception requests\n              enable"
            },
            {
                "name": "SBC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave byte control"
            },
            {
                "name": "NOSTRETCH",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Clock stretching disable"
            },
            {
                "name": "WUPEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Wakeup from STOP enable"
            },
            {
                "name": "GCEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "General call enable"
            },
            {
                "name": "SMBHEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SMBus Host address enable"
            },
            {
                "name": "SMBDEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SMBus Device Default address\n              enable"
            },
            {
                "name": "ALERTEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SMBUS alert enable"
            },
            {
                "name": "PECEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PEC enable"
            }
        ]
    },
    "1073763332": {
        "name": "CR2",
        "address": 1073763332,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 2",
        "fields": [
            {
                "name": "PECBYTE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Packet error checking byte"
            },
            {
                "name": "AUTOEND",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Automatic end mode (master\n              mode)"
            },
            {
                "name": "RELOAD",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "NBYTES reload mode"
            },
            {
                "name": "NBYTES",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Number of bytes"
            },
            {
                "name": "NACK",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NACK generation (slave\n              mode)"
            },
            {
                "name": "STOP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Stop generation (master\n              mode)"
            },
            {
                "name": "START",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Start generation"
            },
            {
                "name": "HEAD10R",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "10-bit address header only read\n              direction (master receiver mode)"
            },
            {
                "name": "ADD10",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "10-bit addressing mode (master\n              mode)"
            },
            {
                "name": "RD_WRN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Transfer direction (master\n              mode)"
            },
            {
                "name": "SADD",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Slave address bit (master\n              mode)"
            }
        ]
    },
    "1073763336": {
        "name": "OAR1",
        "address": 1073763336,
        "size": 32,
        "access": "read-write",
        "desc": "Own address register 1",
        "fields": [
            {
                "name": "OA1_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Interface address"
            },
            {
                "name": "OA1_7_1",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Interface address"
            },
            {
                "name": "OA1_8_9",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Interface address"
            },
            {
                "name": "OA1MODE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Own Address 1 10-bit mode"
            },
            {
                "name": "OA1EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own Address 1 enable"
            }
        ]
    },
    "1073763340": {
        "name": "OAR2",
        "address": 1073763340,
        "size": 32,
        "access": "read-write",
        "desc": "Own address register 2",
        "fields": [
            {
                "name": "OA2",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Interface address"
            },
            {
                "name": "OA2MSK",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Own Address 2 masks"
            },
            {
                "name": "OA2EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own Address 2 enable"
            }
        ]
    },
    "1073763344": {
        "name": "TIMINGR",
        "address": 1073763344,
        "size": 32,
        "access": "read-write",
        "desc": "Timing register",
        "fields": [
            {
                "name": "SCLL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCL low period (master\n              mode)"
            },
            {
                "name": "SCLH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "SCL high period (master\n              mode)"
            },
            {
                "name": "SDADEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Data hold time"
            },
            {
                "name": "SCLDEL",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Data setup time"
            },
            {
                "name": "PRESC",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Timing prescaler"
            }
        ]
    },
    "1073763348": {
        "name": "TIMEOUTR",
        "address": 1073763348,
        "size": 32,
        "access": "read-write",
        "desc": "Status register 1",
        "fields": [
            {
                "name": "TIMEOUTA",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Bus timeout A"
            },
            {
                "name": "TIDLE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Idle clock timeout\n              detection"
            },
            {
                "name": "TIMOUTEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Clock timeout enable"
            },
            {
                "name": "TIMEOUTB",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Bus timeout B"
            },
            {
                "name": "TEXTEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Extended clock timeout\n              enable"
            }
        ]
    },
    "1073763352": {
        "name": "ISR",
        "address": 1073763352,
        "size": 32,
        "access": "",
        "desc": "Interrupt and Status register",
        "fields": [
            {
                "name": "ADDCODE",
                "bitOffset": 17,
                "bitWidth": 7,
                "desc": "Address match code (Slave\n              mode)"
            },
            {
                "name": "DIR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Transfer direction (Slave\n              mode)"
            },
            {
                "name": "BUSY",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bus busy"
            },
            {
                "name": "ALERT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SMBus alert"
            },
            {
                "name": "TIMEOUT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout or t_low detection\n              flag"
            },
            {
                "name": "PECERR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC Error in reception"
            },
            {
                "name": "OVR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/Underrun (slave\n              mode)"
            },
            {
                "name": "ARLO",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost"
            },
            {
                "name": "BERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error"
            },
            {
                "name": "TCR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Complete Reload"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer Complete (master\n              mode)"
            },
            {
                "name": "STOPF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection flag"
            },
            {
                "name": "NACKF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not acknowledge received\n              flag"
            },
            {
                "name": "ADDR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address matched (slave\n              mode)"
            },
            {
                "name": "RXNE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receive data register not empty\n              (receivers)"
            },
            {
                "name": "TXIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit interrupt status\n              (transmitters)"
            },
            {
                "name": "TXE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transmit data register empty\n              (transmitters)"
            }
        ]
    },
    "1073763356": {
        "name": "ICR",
        "address": 1073763356,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt clear register",
        "fields": [
            {
                "name": "ALERTCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Alert flag clear"
            },
            {
                "name": "TIMOUTCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout detection flag\n              clear"
            },
            {
                "name": "PECCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC Error flag clear"
            },
            {
                "name": "OVRCF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/Underrun flag\n              clear"
            },
            {
                "name": "ARLOCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost flag\n              clear"
            },
            {
                "name": "BERRCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error flag clear"
            },
            {
                "name": "STOPCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection flag clear"
            },
            {
                "name": "NACKCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not Acknowledge flag clear"
            },
            {
                "name": "ADDRCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address Matched flag clear"
            }
        ]
    },
    "1073763360": {
        "name": "PECR",
        "address": 1073763360,
        "size": 32,
        "access": "read-only",
        "desc": "PEC register",
        "fields": [
            {
                "name": "PEC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Packet error checking\n              register"
            }
        ]
    },
    "1073763364": {
        "name": "RXDR",
        "address": 1073763364,
        "size": 32,
        "access": "read-only",
        "desc": "Receive data register",
        "fields": [
            {
                "name": "RXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit receive data"
            }
        ]
    },
    "1073763368": {
        "name": "TXDR",
        "address": 1073763368,
        "size": 32,
        "access": "read-write",
        "desc": "Transmit data register",
        "fields": [
            {
                "name": "TXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit transmit data"
            }
        ]
    },
    "1073752064": {
        "name": "TR",
        "address": 1073752064,
        "size": 32,
        "access": "read-write",
        "desc": "time register",
        "fields": [
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            }
        ]
    },
    "1073752068": {
        "name": "DR",
        "address": 1073752068,
        "size": 32,
        "access": "read-write",
        "desc": "date register",
        "fields": [
            {
                "name": "YT",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Year tens in BCD format"
            },
            {
                "name": "YU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Year units in BCD format"
            },
            {
                "name": "WDU",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Week day units"
            },
            {
                "name": "MT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Month tens in BCD format"
            },
            {
                "name": "MU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Month units in BCD format"
            },
            {
                "name": "DT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "DU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Date units in BCD format"
            }
        ]
    },
    "1073752072": {
        "name": "SSR",
        "address": 1073752072,
        "size": 32,
        "access": "read-only",
        "desc": "sub second register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Sub second value"
            }
        ]
    },
    "1073752076": {
        "name": "ICSR",
        "address": 1073752076,
        "size": 32,
        "access": "",
        "desc": "initialization and status\n          register",
        "fields": [
            {
                "name": "ALRAWF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Alarm A write flag"
            },
            {
                "name": "ALRBWF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Alarm B write flag"
            },
            {
                "name": "WUTWF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wakeup timer write flag"
            },
            {
                "name": "SHPF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Shift operation pending"
            },
            {
                "name": "INITS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Initialization status flag"
            },
            {
                "name": "RSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Registers synchronization\n              flag"
            },
            {
                "name": "INITF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Initialization flag"
            },
            {
                "name": "INIT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Initialization mode"
            },
            {
                "name": "RECALPF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Recalibration pending Flag"
            }
        ]
    },
    "1073752080": {
        "name": "PRER",
        "address": 1073752080,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler register",
        "fields": [
            {
                "name": "PREDIV_A",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Asynchronous prescaler\n              factor"
            },
            {
                "name": "PREDIV_S",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Synchronous prescaler\n              factor"
            }
        ]
    },
    "1073752084": {
        "name": "WUTR",
        "address": 1073752084,
        "size": 32,
        "access": "read-write",
        "desc": "wakeup timer register",
        "fields": [
            {
                "name": "WUT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Wakeup auto-reload value\n              bits"
            }
        ]
    },
    "1073752088": {
        "name": "CR",
        "address": 1073752088,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "WUCKSEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "WUCKSEL"
            },
            {
                "name": "TSEDGE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TSEDGE"
            },
            {
                "name": "REFCKON",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "REFCKON"
            },
            {
                "name": "BYPSHAD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "BYPSHAD"
            },
            {
                "name": "FMT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "FMT"
            },
            {
                "name": "ALRAE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "ALRAE"
            },
            {
                "name": "ALRBE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "ALRBE"
            },
            {
                "name": "WUTE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "WUTE"
            },
            {
                "name": "TSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TSE"
            },
            {
                "name": "ALRAIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "ALRAIE"
            },
            {
                "name": "ALRBIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "ALRBIE"
            },
            {
                "name": "WUTIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "WUTIE"
            },
            {
                "name": "TSIE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TSIE"
            },
            {
                "name": "ADD1H",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "ADD1H"
            },
            {
                "name": "SUB1H",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "SUB1H"
            },
            {
                "name": "BKP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "BKP"
            },
            {
                "name": "COSEL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "COSEL"
            },
            {
                "name": "POL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "POL"
            },
            {
                "name": "OSEL",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "OSEL"
            },
            {
                "name": "COE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "COE"
            },
            {
                "name": "ITSE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "ITSE"
            },
            {
                "name": "TAMPTS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TAMPTS"
            },
            {
                "name": "TAMPOE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "TAMPOE"
            },
            {
                "name": "TAMPALRM_PU",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "TAMPALRM_PU"
            },
            {
                "name": "TAMPALRM_TYPE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TAMPALRM_TYPE"
            },
            {
                "name": "OUT2EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "OUT2EN"
            }
        ]
    },
    "1073752100": {
        "name": "WPR",
        "address": 1073752100,
        "size": 32,
        "access": "write-only",
        "desc": "write protection register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Write protection key"
            }
        ]
    },
    "1073752104": {
        "name": "CALR",
        "address": 1073752104,
        "size": 32,
        "access": "read-write",
        "desc": "calibration register",
        "fields": [
            {
                "name": "CALP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Increase frequency of RTC by 488.5\n              ppm"
            },
            {
                "name": "CALW8",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Use an 8-second calibration cycle\n              period"
            },
            {
                "name": "CALW16",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Use a 16-second calibration cycle\n              period"
            },
            {
                "name": "CALM",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Calibration minus"
            }
        ]
    },
    "1073752108": {
        "name": "SHIFTR",
        "address": 1073752108,
        "size": 32,
        "access": "write-only",
        "desc": "shift control register",
        "fields": [
            {
                "name": "ADD1S",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Add one second"
            },
            {
                "name": "SUBFS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Subtract a fraction of a\n              second"
            }
        ]
    },
    "1073752112": {
        "name": "TSTR",
        "address": 1073752112,
        "size": 32,
        "access": "read-only",
        "desc": "time stamp time register",
        "fields": [
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            }
        ]
    },
    "1073752116": {
        "name": "TSDR",
        "address": 1073752116,
        "size": 32,
        "access": "read-only",
        "desc": "time stamp date register",
        "fields": [
            {
                "name": "WDU",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Week day units"
            },
            {
                "name": "MT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Month tens in BCD format"
            },
            {
                "name": "MU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Month units in BCD format"
            },
            {
                "name": "DT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "DU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Date units in BCD format"
            }
        ]
    },
    "1073752120": {
        "name": "TSSSR",
        "address": 1073752120,
        "size": 32,
        "access": "read-only",
        "desc": "timestamp sub second register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Sub second value"
            }
        ]
    },
    "1073752128": {
        "name": "ALRMAR",
        "address": 1073752128,
        "size": 32,
        "access": "read-write",
        "desc": "alarm A register",
        "fields": [
            {
                "name": "MSK4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Alarm A date mask"
            },
            {
                "name": "WDSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Week day selection"
            },
            {
                "name": "DT",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "DU",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Date units or day in BCD\n              format"
            },
            {
                "name": "MSK3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Alarm A hours mask"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "MSK2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Alarm A minutes mask"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MSK1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Alarm A seconds mask"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            }
        ]
    },
    "1073752132": {
        "name": "ALRMASSR",
        "address": 1073752132,
        "size": 32,
        "access": "read-write",
        "desc": "alarm A sub second register",
        "fields": [
            {
                "name": "MASKSS",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Mask the most-significant bits starting\n              at this bit"
            },
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Sub seconds value"
            }
        ]
    },
    "1073752136": {
        "name": "ALRMBR",
        "address": 1073752136,
        "size": 32,
        "access": "read-write",
        "desc": "alarm B register",
        "fields": [
            {
                "name": "MSK4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Alarm B date mask"
            },
            {
                "name": "WDSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Week day selection"
            },
            {
                "name": "DT",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "DU",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Date units or day in BCD\n              format"
            },
            {
                "name": "MSK3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Alarm B hours mask"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "MSK2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Alarm B minutes mask"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MSK1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Alarm B seconds mask"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            }
        ]
    },
    "1073752140": {
        "name": "ALRMBSSR",
        "address": 1073752140,
        "size": 32,
        "access": "read-write",
        "desc": "alarm B sub second register",
        "fields": [
            {
                "name": "MASKSS",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Mask the most-significant bits starting\n              at this bit"
            },
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Sub seconds value"
            }
        ]
    },
    "1073752144": {
        "name": "SR",
        "address": 1073752144,
        "size": 32,
        "access": "read-only",
        "desc": "status register",
        "fields": [
            {
                "name": "ALRAF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ALRAF"
            },
            {
                "name": "ALRBF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ALRBF"
            },
            {
                "name": "WUTF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "WUTF"
            },
            {
                "name": "TSF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TSF"
            },
            {
                "name": "TSOVF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TSOVF"
            },
            {
                "name": "ITSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ITSF"
            }
        ]
    },
    "1073752148": {
        "name": "MISR",
        "address": 1073752148,
        "size": 32,
        "access": "read-only",
        "desc": "masked interrupt status\n          register",
        "fields": [
            {
                "name": "ALRAMF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ALRAMF"
            },
            {
                "name": "ALRBMF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ALRBMF"
            },
            {
                "name": "WUTMF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "WUTMF"
            },
            {
                "name": "TSMF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TSMF"
            },
            {
                "name": "TSOVMF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TSOVMF"
            },
            {
                "name": "ITSMF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ITSMF"
            }
        ]
    },
    "1073752156": {
        "name": "SCR",
        "address": 1073752156,
        "size": 32,
        "access": "read-write",
        "desc": "status clear register",
        "fields": [
            {
                "name": "CALRAF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CALRAF"
            },
            {
                "name": "CALRBF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CALRBF"
            },
            {
                "name": "CWUTF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CWUTF"
            },
            {
                "name": "CTSF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CTSF"
            },
            {
                "name": "CTSOVF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CTSOVF"
            },
            {
                "name": "CITSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CITSF"
            }
        ]
    },
    "1073750016": {
        "name": "CR1",
        "address": 1073750016,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            }
        ]
    },
    "1073750028": {
        "name": "DIER",
        "address": 1073750028,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            }
        ]
    },
    "1073750032": {
        "name": "SR",
        "address": 1073750032,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073750036": {
        "name": "EGR",
        "address": 1073750036,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073750040": {
        "name": "CCMR1_Output",
        "address": 1073750040,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 1 (output\n          mode)",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "CC1S"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OC1FE"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OC1PE"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "OC1M"
            },
            {
                "name": "OC1CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OC1CE"
            },
            {
                "name": "OC1M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 1 mode - bit\n              3"
            }
        ]
    },
    "1073750048": {
        "name": "CCER",
        "address": 1073750048,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            }
        ]
    },
    "1073750052": {
        "name": "CNT",
        "address": 1073750052,
        "size": 32,
        "access": "read-write",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "low counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy"
            }
        ]
    },
    "1073750056": {
        "name": "PSC",
        "address": 1073750056,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073750060": {
        "name": "ARR",
        "address": 1073750060,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Auto-reload value"
            }
        ]
    },
    "1073750068": {
        "name": "CCR1",
        "address": 1073750068,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Capture/Compare 1\n              value"
            }
        ]
    },
    "1073750120": {
        "name": "TISEL",
        "address": 1073750120,
        "size": 32,
        "access": "read-write",
        "desc": "TIM timer input selection\n          register",
        "fields": [
            {
                "name": "TISEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "TI1[0] to TI1[15] input\n              selection"
            }
        ]
    },
    "1073741824": {
        "name": "CR1",
        "address": 1073741824,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode\n              selection"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            }
        ]
    },
    "1073741828": {
        "name": "CR2",
        "address": 1073741828,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA\n              selection"
            }
        ]
    },
    "1073741832": {
        "name": "SMCR",
        "address": 1073741832,
        "size": 32,
        "access": "read-write",
        "desc": "slave mode control register",
        "fields": [
            {
                "name": "TS_4_3",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Trigger selection"
            },
            {
                "name": "SMS_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave mode selection - bit\n              3"
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Trigger selection"
            },
            {
                "name": "OCCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OCREF clear selection"
            },
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Slave mode selection"
            }
        ]
    },
    "1073741836": {
        "name": "DIER",
        "address": 1073741836,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request\n              enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request\n              enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request\n              enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request\n              enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt\n              enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt\n              enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            }
        ]
    },
    "1073741840": {
        "name": "SR",
        "address": 1073741840,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture\n              flag"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture\n              flag"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture\n              flag"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt\n              flag"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt\n              flag"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073741844": {
        "name": "EGR",
        "address": 1073741844,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4\n              generation"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3\n              generation"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2\n              generation"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073741848": {
        "name": "CCMR1_Output",
        "address": 1073741848,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 1 (output\n          mode)",
        "fields": [
            {
                "name": "OC2M_3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Output Compare 2 mode - bit\n              3"
            },
            {
                "name": "OC1M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 1 mode - bit\n              3"
            },
            {
                "name": "OC2CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output compare 2 clear\n              enable"
            },
            {
                "name": "OC2M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output compare 2 mode"
            },
            {
                "name": "OC2PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output compare 2 preload\n              enable"
            },
            {
                "name": "OC2FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output compare 2 fast\n              enable"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 2\n              selection"
            },
            {
                "name": "OC1CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output compare 1 clear\n              enable"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output compare 1 mode"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output compare 1 preload\n              enable"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 1 fast\n              enable"
            },
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1\n              selection"
            }
        ]
    },
    "1073741852": {
        "name": "CCMR2_Output",
        "address": 1073741852,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 2 (output\n          mode)",
        "fields": [
            {
                "name": "OC4M_3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Output Compare 4 mode - bit\n              3"
            },
            {
                "name": "OC3M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 3 mode - bit\n              3"
            },
            {
                "name": "OC4CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output compare 4 clear\n              enable"
            },
            {
                "name": "OC4M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output compare 4 mode"
            },
            {
                "name": "OC4PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output compare 4 preload\n              enable"
            },
            {
                "name": "OC4FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output compare 4 fast\n              enable"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4\n              selection"
            },
            {
                "name": "OC3CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output compare 3 clear\n              enable"
            },
            {
                "name": "OC3M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output compare 3 mode"
            },
            {
                "name": "OC3PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output compare 3 preload\n              enable"
            },
            {
                "name": "OC3FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 3 fast\n              enable"
            },
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3\n              selection"
            }
        ]
    },
    "1073741856": {
        "name": "CCER",
        "address": 1073741856,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output\n              Polarity"
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output\n              enable"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              enable"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            }
        ]
    },
    "1073741860": {
        "name": "CNT",
        "address": 1073741860,
        "size": 32,
        "access": "read-write",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High counter value (TIM2\n              only)"
            },
            {
                "name": "CNT_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low counter value"
            }
        ]
    },
    "1073741864": {
        "name": "PSC",
        "address": 1073741864,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073741868": {
        "name": "ARR",
        "address": 1073741868,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High Auto-reload value (TIM2\n              only)"
            },
            {
                "name": "ARR_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Auto-reload value"
            }
        ]
    },
    "1073741876": {
        "name": "CCR1",
        "address": 1073741876,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High Capture/Compare 1 value (TIM2\n              only)"
            },
            {
                "name": "CCR1_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Capture/Compare 1\n              value"
            }
        ]
    },
    "1073741880": {
        "name": "CCR2",
        "address": 1073741880,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 2",
        "fields": [
            {
                "name": "CCR2_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High Capture/Compare 2 value (TIM2\n              only)"
            },
            {
                "name": "CCR2_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Capture/Compare 2\n              value"
            }
        ]
    },
    "1073741884": {
        "name": "CCR3",
        "address": 1073741884,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 3",
        "fields": [
            {
                "name": "CCR3_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High Capture/Compare value (TIM2\n              only)"
            },
            {
                "name": "CCR3_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Capture/Compare value"
            }
        ]
    },
    "1073741888": {
        "name": "CCR4",
        "address": 1073741888,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 4",
        "fields": [
            {
                "name": "CCR4_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High Capture/Compare value (TIM2\n              only)"
            },
            {
                "name": "CCR4_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Capture/Compare value"
            }
        ]
    },
    "1073741896": {
        "name": "DCR",
        "address": 1073741896,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length"
            },
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address"
            }
        ]
    },
    "1073741900": {
        "name": "DMAR",
        "address": 1073741900,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst\n              accesses"
            }
        ]
    },
    "1073741904": {
        "name": "OR1",
        "address": 1073741904,
        "size": 32,
        "access": "read-write",
        "desc": "TIM option register",
        "fields": [
            {
                "name": "IOCREF_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IOCREF_CLR"
            }
        ]
    },
    "1073741920": {
        "name": "AF1",
        "address": 1073741920,
        "size": 32,
        "access": "read-write",
        "desc": "TIM alternate function option register\n          1",
        "fields": [
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "External trigger source\n              selection"
            }
        ]
    },
    "1073741928": {
        "name": "TISEL",
        "address": 1073741928,
        "size": 32,
        "access": "read-write",
        "desc": "TIM alternate function option register\n          1",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "TI1SEL"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "TI2SEL"
            }
        ]
    },
    "1073807408": {
        "name": "CSR",
        "address": 1073807408,
        "size": 32,
        "access": "",
        "desc": "VREFBUF control and status\n          register",
        "fields": [
            {
                "name": "ENVR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Voltage reference buffer mode enable\n              This bit is used to enable the voltage reference\n              buffer mode."
            },
            {
                "name": "HIZ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "High impedance mode This bit controls\n              the analog switch to connect or not the VREF+ pin.\n              Refer to Table196: VREF buffer modes for the mode\n              descriptions depending on ENVR bit\n              configuration."
            },
            {
                "name": "VRR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Voltage reference buffer\n              ready"
            },
            {
                "name": "VRS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Voltage reference scale These bits\n              select the value generated by the voltage reference\n              buffer. Other: Reserved"
            }
        ]
    },
    "1073807412": {
        "name": "CCR",
        "address": 1073807412,
        "size": 32,
        "access": "read-write",
        "desc": "VREFBUF calibration control\n          register",
        "fields": [
            {
                "name": "TRIM",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trimming code These bits are\n              automatically initialized after reset with the\n              trimming value stored in the Flash memory during the\n              production test. Writing into these bits allows to\n              tune the internal reference buffer\n              voltage."
            }
        ]
    },
    "1073829888": {
        "name": "IDCODE",
        "address": 1073829888,
        "size": 32,
        "access": "read-only",
        "desc": "DBGMCU_IDCODE",
        "fields": [
            {
                "name": "DEV_ID",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Device identifier"
            },
            {
                "name": "REV_ID",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Revision identifie"
            }
        ]
    },
    "1073829892": {
        "name": "CR",
        "address": 1073829892,
        "size": 32,
        "access": "read-write",
        "desc": "Debug MCU configuration\n          register",
        "fields": [
            {
                "name": "DBG_STOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Debug Stop mode"
            },
            {
                "name": "DBG_STANDBY",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Debug Standby mode"
            }
        ]
    },
    "1073829896": {
        "name": "APB_FZ1",
        "address": 1073829896,
        "size": 32,
        "access": "read-write",
        "desc": "Debug MCU APB1 freeze\n          register1",
        "fields": [
            {
                "name": "DBG_TIM2_STOP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 counter stopped when core is\n              halted"
            },
            {
                "name": "DBG_TIM3_STOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 counter stopped when core is\n              halted"
            },
            {
                "name": "DBG_RTC_STOP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RTC counter stopped when core is\n              halted"
            },
            {
                "name": "DBG_WWDG_STOP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Window watchdog counter stopped when\n              core is halted"
            },
            {
                "name": "DBG_IWDG_STOP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Independent watchdog counter stopped\n              when core is halted"
            },
            {
                "name": "DBG_I2C1_STOP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 SMBUS timeout counter stopped when\n              core is halted"
            },
            {
                "name": "DBG_LPTIM2_STOP",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "LPTIM2 counter stopped when core is\n              halted"
            },
            {
                "name": "DBG_LPTIM1_STOP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LPTIM1 counter stopped when core is\n              halted"
            }
        ]
    },
    "1073829900": {
        "name": "APB_FZ2",
        "address": 1073829900,
        "size": 32,
        "access": "read-write",
        "desc": "Debug MCU APB1 freeze register\n          2",
        "fields": [
            {
                "name": "DBG_TIM1_STOP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 counter stopped when core is\n              halted"
            },
            {
                "name": "DBG_TIM14_STOP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DBG_TIM14_STOP"
            },
            {
                "name": "DBG_TIM16_STOP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DBG_TIM16_STOP"
            },
            {
                "name": "DBG_TIM17_STOP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "DBG_TIM17_STOP"
            }
        ]
    },
    "1073807616": {
        "name": "ITLINE0",
        "address": 1073807616,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 0 status\n          register",
        "fields": [
            {
                "name": "WWDG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Window watchdog interrupt pending\n              flag"
            }
        ]
    },
    "1073807620": {
        "name": "ITLINE1",
        "address": 1073807620,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 1 status\n          register",
        "fields": [
            {
                "name": "PVDOUT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PVD supply monitoring interrupt request\n              pending (EXTI line 16)."
            }
        ]
    },
    "1073807624": {
        "name": "ITLINE2",
        "address": 1073807624,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 2 status\n          register",
        "fields": [
            {
                "name": "TAMP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP"
            },
            {
                "name": "RTC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RTC"
            }
        ]
    },
    "1073807628": {
        "name": "ITLINE3",
        "address": 1073807628,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 3 status\n          register",
        "fields": [
            {
                "name": "FLASH_ITF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "FLASH_ITF"
            },
            {
                "name": "FLASH_ECC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FLASH_ECC"
            }
        ]
    },
    "1073807632": {
        "name": "ITLINE4",
        "address": 1073807632,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 4 status\n          register",
        "fields": [
            {
                "name": "RCC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RCC"
            }
        ]
    },
    "1073807636": {
        "name": "ITLINE5",
        "address": 1073807636,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 5 status\n          register",
        "fields": [
            {
                "name": "EXTI0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EXTI0"
            },
            {
                "name": "EXTI1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EXTI1"
            }
        ]
    },
    "1073807640": {
        "name": "ITLINE6",
        "address": 1073807640,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 6 status\n          register",
        "fields": [
            {
                "name": "EXTI2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EXTI2"
            },
            {
                "name": "EXTI3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EXTI3"
            }
        ]
    },
    "1073807644": {
        "name": "ITLINE7",
        "address": 1073807644,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 7 status\n          register",
        "fields": [
            {
                "name": "EXTI4",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EXTI4"
            },
            {
                "name": "EXTI5",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EXTI5"
            },
            {
                "name": "EXTI6",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "EXTI6"
            },
            {
                "name": "EXTI7",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EXTI7"
            },
            {
                "name": "EXTI8",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "EXTI8"
            },
            {
                "name": "EXTI9",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "EXTI9"
            },
            {
                "name": "EXTI10",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "EXTI10"
            },
            {
                "name": "EXTI11",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "EXTI11"
            },
            {
                "name": "EXTI12",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "EXTI12"
            },
            {
                "name": "EXTI13",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "EXTI13"
            },
            {
                "name": "EXTI14",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "EXTI14"
            },
            {
                "name": "EXTI15",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "EXTI15"
            }
        ]
    },
    "1073807652": {
        "name": "ITLINE9",
        "address": 1073807652,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 9 status\n          register",
        "fields": [
            {
                "name": "DMA1_CH1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1_CH1"
            }
        ]
    },
    "1073807656": {
        "name": "ITLINE10",
        "address": 1073807656,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 10 status\n          register",
        "fields": [
            {
                "name": "DMA1_CH2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1_CH1"
            },
            {
                "name": "DMA1_CH3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA1_CH3"
            }
        ]
    },
    "1073807660": {
        "name": "ITLINE11",
        "address": 1073807660,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 11 status\n          register",
        "fields": [
            {
                "name": "DMAMUX",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMAMUX"
            },
            {
                "name": "DMA1_CH4",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA1_CH4"
            },
            {
                "name": "DMA1_CH5",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DMA1_CH5"
            }
        ]
    },
    "1073807664": {
        "name": "ITLINE12",
        "address": 1073807664,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 12 status\n          register",
        "fields": [
            {
                "name": "ADC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC"
            }
        ]
    },
    "1073807668": {
        "name": "ITLINE13",
        "address": 1073807668,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 13 status\n          register",
        "fields": [
            {
                "name": "TIM1_CCU",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM1_CCU"
            },
            {
                "name": "TIM1_TRG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM1_TRG"
            },
            {
                "name": "TIM1_UPD",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM1_UPD"
            },
            {
                "name": "TIM1_BRK",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM1_BRK"
            }
        ]
    },
    "1073807672": {
        "name": "ITLINE14",
        "address": 1073807672,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 14 status\n          register",
        "fields": [
            {
                "name": "TIM1_CC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM1_CC"
            }
        ]
    },
    "1073807676": {
        "name": "ITLINE15",
        "address": 1073807676,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 15 status\n          register",
        "fields": [
            {
                "name": "TIM2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2"
            }
        ]
    },
    "1073807680": {
        "name": "ITLINE16",
        "address": 1073807680,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 16 status\n          register",
        "fields": [
            {
                "name": "TIM3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM3"
            }
        ]
    },
    "1073807684": {
        "name": "ITLINE17",
        "address": 1073807684,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 17 status\n          register",
        "fields": [
            {
                "name": "LPTIM1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "LPTIM1"
            }
        ]
    },
    "1073807688": {
        "name": "ITLINE18",
        "address": 1073807688,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 18 status\n          register",
        "fields": [
            {
                "name": "LPTIM2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LPTIM2"
            }
        ]
    },
    "1073807692": {
        "name": "ITLINE19",
        "address": 1073807692,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 19 status\n          register",
        "fields": [
            {
                "name": "TIM14",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM14"
            }
        ]
    },
    "1073807700": {
        "name": "ITLINE21",
        "address": 1073807700,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 21 status\n          register",
        "fields": [
            {
                "name": "TIM16",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM16"
            }
        ]
    },
    "1073807704": {
        "name": "ITLINE22",
        "address": 1073807704,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 22 status\n          register",
        "fields": [
            {
                "name": "TIM17",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM17"
            }
        ]
    },
    "1073807708": {
        "name": "ITLINE23",
        "address": 1073807708,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 23 status\n          register",
        "fields": [
            {
                "name": "I2C1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I2C1"
            }
        ]
    },
    "1073807712": {
        "name": "ITLINE24",
        "address": 1073807712,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 24 status\n          register",
        "fields": [
            {
                "name": "I2C2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I2C2"
            }
        ]
    },
    "1073807716": {
        "name": "ITLINE25",
        "address": 1073807716,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 25 status\n          register",
        "fields": [
            {
                "name": "SPI1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SPI1"
            }
        ]
    },
    "1073807720": {
        "name": "ITLINE26",
        "address": 1073807720,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 26 status\n          register",
        "fields": [
            {
                "name": "SPI2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SPI2"
            }
        ]
    },
    "1073807724": {
        "name": "ITLINE27",
        "address": 1073807724,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 27 status\n          register",
        "fields": [
            {
                "name": "USART1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART1"
            }
        ]
    },
    "1073807728": {
        "name": "ITLINE28",
        "address": 1073807728,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 28 status\n          register",
        "fields": [
            {
                "name": "USART2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART2"
            }
        ]
    },
    "1073807732": {
        "name": "ITLINE29",
        "address": 1073807732,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 29 status\n          register",
        "fields": [
            {
                "name": "USART5",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "USART5"
            }
        ]
    },
    "1073807740": {
        "name": "ITLINE31",
        "address": 1073807740,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 31 status\n          register",
        "fields": [
            {
                "name": "RNG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RNG"
            },
            {
                "name": "AES",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "AES"
            }
        ]
    }
}