$date
	Wed Oct 06 00:06:25 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_Testgate2 $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module test2 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10000
1!
1$
#20000
0!
0$
1#
#30000
1!
1$
#40000
0!
0$
0#
1"
#50000
1!
1$
#60000
0$
1#
#70000
1$
#80000
