This is part of the Course Project of EE671 : VLSI Design Course, running in Autumn Sem (2024-25) by Professor Laxshmeesha.
Here, we have implemented an improvement version of the newer SHA-256 algorithm to reduce the critical path delay. Implementation has been done in verilog and resulting script has 
been processed through the digital design pipeline, finalling extracting the end GDS-II
