$date
	Sat Sep 13 22:12:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_subtractorTB $end
$var wire 1 ! borrow $end
$var wire 1 " difference $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % bin $end
$var integer 32 & i [31:0] $end
$scope module dut $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) bin $end
$var wire 1 ! borrow $end
$var wire 1 " difference $end
$var wire 1 * w1 $end
$var wire 1 + w2 $end
$var wire 1 , w3 $end
$scope module h1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 + borrow $end
$var wire 1 * difference $end
$upscope $end
$scope module h2 $end
$var wire 1 * a $end
$var wire 1 ) b $end
$var wire 1 , borrow $end
$var wire 1 " difference $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#10
1!
1"
1,
1%
1)
b1 &
#20
1*
1+
1"
0,
1$
1(
0%
0)
b10 &
#30
0"
1%
1)
b11 &
#40
0!
0+
1"
1#
1'
0$
0(
0%
0)
b100 &
#50
0"
1%
1)
b101 &
#60
0*
0"
1$
1(
0%
0)
b110 &
#70
1!
1"
1,
1%
1)
b111 &
#80
b1000 &
