<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.8"/>
<title>Paparazzi UAS: sw/airborne/boards/lia/chibios/v1.1/mcuconf.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="penguin_icon.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Paparazzi UAS
   &#160;<span id="projectnumber">v5.12_stable-2-g9c592a7-dirty</span>
   </div>
   <div id="projectbrief">Paparazzi is a free software Unmanned Aircraft System.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.8 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('lia_2chibios_2v1_81_2mcuconf_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Modules</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">mcuconf.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:addd1e4f00832f522e29d9898e8e8728a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#addd1e4f00832f522e29d9898e8e8728a">STM32F107_MCUCONF</a></td></tr>
<tr class="separator:addd1e4f00832f522e29d9898e8e8728a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#affb519ca907542b6bff9104700c0009d">STM32_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:affb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2044f0288f2c20b27d6eee1e1a1e6256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a2044f0288f2c20b27d6eee1e1a1e6256">STM32_HSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a2044f0288f2c20b27d6eee1e1a1e6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a02b4e3e6222baab7ee448cbbb2273370">STM32_LSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#ad94c4a0da6c8c7a3d0b800fdc0dbebfa">STM32_HSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05b49e91f478558d33b2b862718758fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a05b49e91f478558d33b2b862718758fa">STM32_LSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a05b49e91f478558d33b2b862718758fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;STM32_SW_PLL</td></tr>
<tr class="separator:a29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;STM32_PLLSRC_PREDIV1</td></tr>
<tr class="separator:a811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698d65e5cf1da8551890221a2189bc88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a698d65e5cf1da8551890221a2189bc88">STM32_PREDIV1_VALUE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a698d65e5cf1da8551890221a2189bc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0015fc8f73017358a7025ba57a265a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a0015fc8f73017358a7025ba57a265a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cfdffd3cdc62840504ae644898f3b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a8cfdffd3cdc62840504ae644898f3b7f">STM32_PREDIV2_VALUE</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a8cfdffd3cdc62840504ae644898f3b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa203a24b063db3b89deefe370fcca6c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#aa203a24b063db3b89deefe370fcca6c9">STM32_PLL2MUL_VALUE</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:aa203a24b063db3b89deefe370fcca6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46e4ff65179ddd52641c366865b6cfa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a46e4ff65179ddd52641c366865b6cfa6">STM32_PLL3MUL_VALUE</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a46e4ff65179ddd52641c366865b6cfa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7443fb89c1569f264a218209fbe8ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#ad7443fb89c1569f264a218209fbe8ddd">STM32_PLLXTPRE</a>&#160;&#160;&#160;STM32_PLLXTPRE_DIV1</td></tr>
<tr class="separator:ad7443fb89c1569f264a218209fbe8ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;STM32_HPRE_DIV1</td></tr>
<tr class="separator:a035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;STM32_PPRE1_DIV2</td></tr>
<tr class="separator:a5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;STM32_PPRE2_DIV2</td></tr>
<tr class="separator:a3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a671b452f988ee9b64e128fad72f656e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a671b452f988ee9b64e128fad72f656e6">STM32_ADCPRE</a>&#160;&#160;&#160;STM32_ADCPRE_DIV4</td></tr>
<tr class="separator:a671b452f988ee9b64e128fad72f656e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b209febf2d61ba32600c35654ba1bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a0b209febf2d61ba32600c35654ba1bfc">STM32_USB_CLOCK_REQUIRED</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a0b209febf2d61ba32600c35654ba1bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09841e6566ed7d5a9a925b4dbacc80a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a09841e6566ed7d5a9a925b4dbacc80a1">STM32_USBPRE</a>&#160;&#160;&#160;STM32_USBPRE_DIV1P5</td></tr>
<tr class="separator:a09841e6566ed7d5a9a925b4dbacc80a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab395c2abfb2e6fd501ce4529bf09a05f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#ab395c2abfb2e6fd501ce4529bf09a05f">STM32_MCOSEL</a>&#160;&#160;&#160;STM32_MCOSEL_NOCLOCK</td></tr>
<tr class="separator:ab395c2abfb2e6fd501ce4529bf09a05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;STM32_RTCSEL_HSEDIV</td></tr>
<tr class="separator:a945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab70d9b5c3764aac6282d594d8f6a88ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#ab70d9b5c3764aac6282d594d8f6a88ec">STM32_PVD_ENABLE</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ab70d9b5c3764aac6282d594d8f6a88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a>&#160;&#160;&#160;STM32_PLS_LEV0</td></tr>
<tr class="separator:a6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7256aa7c13b88f877cfb8d4913dcec0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a7256aa7c13b88f877cfb8d4913dcec0a">STM32_ADC_USE_ADC1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a7256aa7c13b88f877cfb8d4913dcec0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19de93466026d8b03a895cae792bce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#ad19de93466026d8b03a895cae792bce9">STM32_ADC_ADC1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ad19de93466026d8b03a895cae792bce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a204f1110ffb3db498a3b85127d1ca4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a204f1110ffb3db498a3b85127d1ca4da">STM32_ADC_ADC1_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a204f1110ffb3db498a3b85127d1ca4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f37b0b924eaabb6185f95446eed1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a89f37b0b924eaabb6185f95446eed1dd">STM32_CAN_USE_CAN1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a89f37b0b924eaabb6185f95446eed1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8dc2c331e59b626884d0b40433bfab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#abe8dc2c331e59b626884d0b40433bfab">STM32_CAN_CAN1_IRQ_PRIORITY</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:abe8dc2c331e59b626884d0b40433bfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6279da05e644a4bd3bc531159ad34e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#aa6279da05e644a4bd3bc531159ad34e6">STM32_EXT_EXTI0_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:aa6279da05e644a4bd3bc531159ad34e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac582474e7199168a6fb09792124d6546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#ac582474e7199168a6fb09792124d6546">STM32_EXT_EXTI1_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ac582474e7199168a6fb09792124d6546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32a5323ec55bfb3e6590c8346ee76dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a32a5323ec55bfb3e6590c8346ee76dc4">STM32_EXT_EXTI2_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a32a5323ec55bfb3e6590c8346ee76dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360ce89f2744ed7e4ec5789201f557c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a360ce89f2744ed7e4ec5789201f557c3">STM32_EXT_EXTI3_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a360ce89f2744ed7e4ec5789201f557c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09f92055e4901d4dc7613422ff8ca83e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a09f92055e4901d4dc7613422ff8ca83e">STM32_EXT_EXTI4_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a09f92055e4901d4dc7613422ff8ca83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8ec40127fee7c2c398e9e2ec096a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#afb8ec40127fee7c2c398e9e2ec096a71">STM32_EXT_EXTI5_9_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:afb8ec40127fee7c2c398e9e2ec096a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c45031ace768dff11d3791a466a7ad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a3c45031ace768dff11d3791a466a7ad1">STM32_EXT_EXTI10_15_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a3c45031ace768dff11d3791a466a7ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd53222576d825b8a23d1d9fd6d78a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#abd53222576d825b8a23d1d9fd6d78a6a">STM32_EXT_EXTI16_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:abd53222576d825b8a23d1d9fd6d78a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff4ce61159313e9c4b43dd1c0f61fd47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#aff4ce61159313e9c4b43dd1c0f61fd47">STM32_EXT_EXTI17_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:aff4ce61159313e9c4b43dd1c0f61fd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12385bdf4411e5e3f9df2d0fc03f9873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a12385bdf4411e5e3f9df2d0fc03f9873">STM32_EXT_EXTI18_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a12385bdf4411e5e3f9df2d0fc03f9873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b733cbda9a4d21a53651971aa06372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a22b733cbda9a4d21a53651971aa06372">STM32_EXT_EXTI19_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a22b733cbda9a4d21a53651971aa06372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c0e5a4a20e05dbb598a408cf1ebee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a44c0e5a4a20e05dbb598a408cf1ebee7">STM32_GPT_USE_TIM1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a44c0e5a4a20e05dbb598a408cf1ebee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87dac50603730367a564c5ba63c6e9a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a87dac50603730367a564c5ba63c6e9a1">STM32_GPT_USE_TIM2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a87dac50603730367a564c5ba63c6e9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e83c85f2c204e9302199f07dfc982e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a13e83c85f2c204e9302199f07dfc982e">STM32_GPT_USE_TIM3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a13e83c85f2c204e9302199f07dfc982e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8433ca3b26de12e90ad85d24ddc146ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a8433ca3b26de12e90ad85d24ddc146ae">STM32_GPT_USE_TIM4</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a8433ca3b26de12e90ad85d24ddc146ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742ec02fd96ff66ed1de33aef54f0707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a742ec02fd96ff66ed1de33aef54f0707">STM32_GPT_USE_TIM5</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a742ec02fd96ff66ed1de33aef54f0707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1fc49ad496637c0d24c274c6c17c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a1b1fc49ad496637c0d24c274c6c17c01">STM32_GPT_USE_TIM8</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a1b1fc49ad496637c0d24c274c6c17c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e249eb52e9aafc7325e6cfde76db4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a1e249eb52e9aafc7325e6cfde76db4cf">STM32_GPT_TIM1_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a1e249eb52e9aafc7325e6cfde76db4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314cec15b23670096752964ec5caf3ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a314cec15b23670096752964ec5caf3ce">STM32_GPT_TIM2_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a314cec15b23670096752964ec5caf3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e96044581d47cc827e2cbeb0227a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#aa0e96044581d47cc827e2cbeb0227a8e">STM32_GPT_TIM3_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:aa0e96044581d47cc827e2cbeb0227a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f29be9a3823107fef0db45e685c21c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a3f29be9a3823107fef0db45e685c21c8">STM32_GPT_TIM4_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a3f29be9a3823107fef0db45e685c21c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd2cd16d440c306ca4078c26c6b32a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a7dd2cd16d440c306ca4078c26c6b32a1">STM32_GPT_TIM5_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a7dd2cd16d440c306ca4078c26c6b32a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f570ee0efe3af8c1584d66c00b99ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a93f570ee0efe3af8c1584d66c00b99ad">STM32_GPT_TIM8_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a93f570ee0efe3af8c1584d66c00b99ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73fb3ae5b2aca05e0f5155cff7a8b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#ad73fb3ae5b2aca05e0f5155cff7a8b2d">STM32_I2C_USE_I2C1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ad73fb3ae5b2aca05e0f5155cff7a8b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58845293676556a52d2046a00bcfbf9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a58845293676556a52d2046a00bcfbf9c">STM32_I2C_USE_I2C2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a58845293676556a52d2046a00bcfbf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84197e5ed8ac37628137ae10b1e55a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a84197e5ed8ac37628137ae10b1e55a80">STM32_I2C_BUSY_TIMEOUT</a>&#160;&#160;&#160;50</td></tr>
<tr class="separator:a84197e5ed8ac37628137ae10b1e55a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904706fc1fb970ddb6dc919a651cbc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a904706fc1fb970ddb6dc919a651cbc48">STM32_I2C_I2C1_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a904706fc1fb970ddb6dc919a651cbc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace43c4d497b0be3dbe8c28836fafd0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#ace43c4d497b0be3dbe8c28836fafd0a5">STM32_I2C_I2C2_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ace43c4d497b0be3dbe8c28836fafd0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd104f0cde2014ea9788f9e3f71de00a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#afd104f0cde2014ea9788f9e3f71de00a">STM32_I2C_I2C1_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:afd104f0cde2014ea9788f9e3f71de00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4a662792401dae73ae072183bd8e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a6b4a662792401dae73ae072183bd8e02">STM32_I2C_I2C2_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a6b4a662792401dae73ae072183bd8e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f682be6c4559a663f6279c867cd69a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a98f682be6c4559a663f6279c867cd69a">STM32_I2C_DMA_ERROR_HOOK</a>(i2cp)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:a98f682be6c4559a663f6279c867cd69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5e9b802c24ad1637cd2aaee14606ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a5f5e9b802c24ad1637cd2aaee14606ed">STM32_ICU_USE_TIM1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a5f5e9b802c24ad1637cd2aaee14606ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d125141e8f301e2b6d590067fd7890e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a9d125141e8f301e2b6d590067fd7890e">STM32_ICU_USE_TIM2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a9d125141e8f301e2b6d590067fd7890e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877fa83cee0173d5f451b77e59180725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a877fa83cee0173d5f451b77e59180725">STM32_ICU_USE_TIM3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a877fa83cee0173d5f451b77e59180725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c55b2ce77da8f5c236bc960b30beed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a91c55b2ce77da8f5c236bc960b30beed">STM32_ICU_USE_TIM4</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a91c55b2ce77da8f5c236bc960b30beed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb5ae4322aab0bda8084bd23f3eeb56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#afbb5ae4322aab0bda8084bd23f3eeb56">STM32_ICU_USE_TIM5</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:afbb5ae4322aab0bda8084bd23f3eeb56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5d34aeac1b12c901e2fed5952ae29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a2b5d34aeac1b12c901e2fed5952ae29d">STM32_ICU_USE_TIM8</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a2b5d34aeac1b12c901e2fed5952ae29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51083eefd4e7d0303f11081df496d2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a51083eefd4e7d0303f11081df496d2ed">STM32_ICU_TIM1_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a51083eefd4e7d0303f11081df496d2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639272943cb5b9bdcbd78e5ced2b52a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a639272943cb5b9bdcbd78e5ced2b52a0">STM32_ICU_TIM2_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a639272943cb5b9bdcbd78e5ced2b52a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a90d9b62fd7b1a0180c2aec7d00089d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a5a90d9b62fd7b1a0180c2aec7d00089d">STM32_ICU_TIM3_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a5a90d9b62fd7b1a0180c2aec7d00089d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c9e95d0806fd4faa34694d2f7ed8099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a5c9e95d0806fd4faa34694d2f7ed8099">STM32_ICU_TIM4_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a5c9e95d0806fd4faa34694d2f7ed8099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d41fed5b7b1c735e1ea5a26970dd564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a4d41fed5b7b1c735e1ea5a26970dd564">STM32_ICU_TIM5_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a4d41fed5b7b1c735e1ea5a26970dd564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11ecef34dc3af18a62f81e90b34dde00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a11ecef34dc3af18a62f81e90b34dde00">STM32_ICU_TIM8_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a11ecef34dc3af18a62f81e90b34dde00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a554728f749ad9aca0102d189cc6bb9e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a554728f749ad9aca0102d189cc6bb9e7">STM32_PWM_USE_ADVANCED</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a554728f749ad9aca0102d189cc6bb9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f066eafb341c481f419dc609e1cd147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a6f066eafb341c481f419dc609e1cd147">STM32_PWM_USE_TIM1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a6f066eafb341c481f419dc609e1cd147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061e9a31faab6d787c73d7f21893e483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a061e9a31faab6d787c73d7f21893e483">STM32_PWM_USE_TIM2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a061e9a31faab6d787c73d7f21893e483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f108deab28dba83858c5a6d5089a322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a3f108deab28dba83858c5a6d5089a322">STM32_PWM_USE_TIM3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a3f108deab28dba83858c5a6d5089a322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ecf8f03432b8aabf2f96ca370310d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#aa4ecf8f03432b8aabf2f96ca370310d6">STM32_PWM_USE_TIM4</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aa4ecf8f03432b8aabf2f96ca370310d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae98fcb3612d26b3cf74c2d28e4994249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#ae98fcb3612d26b3cf74c2d28e4994249">STM32_PWM_USE_TIM5</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ae98fcb3612d26b3cf74c2d28e4994249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9be48d9e825a860764b4a928124f046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#af9be48d9e825a860764b4a928124f046">STM32_PWM_USE_TIM8</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:af9be48d9e825a860764b4a928124f046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae631e1c4b6541c9d67de9d009196b770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#ae631e1c4b6541c9d67de9d009196b770">STM32_PWM_TIM1_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ae631e1c4b6541c9d67de9d009196b770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b2a27910cfaed8a40043c8efe1e9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a01b2a27910cfaed8a40043c8efe1e9a4">STM32_PWM_TIM2_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a01b2a27910cfaed8a40043c8efe1e9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b4f8d9d4308f0503738704437284592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a8b4f8d9d4308f0503738704437284592">STM32_PWM_TIM3_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a8b4f8d9d4308f0503738704437284592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072aabc3f06ec1702c1fc5eb3c6b01f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a072aabc3f06ec1702c1fc5eb3c6b01f8">STM32_PWM_TIM4_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a072aabc3f06ec1702c1fc5eb3c6b01f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5e7265edffef2f0b796b755ca4cfbad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#ab5e7265edffef2f0b796b755ca4cfbad">STM32_PWM_TIM5_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ab5e7265edffef2f0b796b755ca4cfbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab879e56e8632bb4beb029c28133cc504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#ab879e56e8632bb4beb029c28133cc504">STM32_PWM_TIM8_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ab879e56e8632bb4beb029c28133cc504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6845ff948db833347326e2faf808ac76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a6845ff948db833347326e2faf808ac76">STM32_RTC_IRQ_PRIORITY</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a6845ff948db833347326e2faf808ac76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f657adda8b7f6aa955f0806a29b0b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a7f657adda8b7f6aa955f0806a29b0b9d">STM32_SERIAL_USE_USART1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a7f657adda8b7f6aa955f0806a29b0b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6b4949732fac0a1ded862174aabba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#acf6b4949732fac0a1ded862174aabba7">STM32_SERIAL_USE_USART2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:acf6b4949732fac0a1ded862174aabba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59976b6c28b2561d2b6bd7e3940ea377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a59976b6c28b2561d2b6bd7e3940ea377">STM32_SERIAL_USE_USART3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a59976b6c28b2561d2b6bd7e3940ea377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9863e1adf0d2aab7bf31b61fe4a6118e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a9863e1adf0d2aab7bf31b61fe4a6118e">STM32_SERIAL_USE_UART4</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a9863e1adf0d2aab7bf31b61fe4a6118e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6366c26f605ce31e89deee1af686f5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a6366c26f605ce31e89deee1af686f5e6">STM32_SERIAL_USE_UART5</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a6366c26f605ce31e89deee1af686f5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7509c7a01a83276aa7768474357ec61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a7509c7a01a83276aa7768474357ec61d">STM32_SERIAL_USART1_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a7509c7a01a83276aa7768474357ec61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562945e4ccd2bca4a4277eaa05ae70a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a562945e4ccd2bca4a4277eaa05ae70a0">STM32_SERIAL_USART2_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a562945e4ccd2bca4a4277eaa05ae70a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a228a6b5e5aed69db051dcea1ef58232a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a228a6b5e5aed69db051dcea1ef58232a">STM32_SERIAL_USART3_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a228a6b5e5aed69db051dcea1ef58232a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc2adc3f0b24eadf5705b40f03b7648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a2bc2adc3f0b24eadf5705b40f03b7648">STM32_SERIAL_UART4_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a2bc2adc3f0b24eadf5705b40f03b7648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a868d30e39ec6441e34b33a9db1028d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a868d30e39ec6441e34b33a9db1028d60">STM32_SERIAL_UART5_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a868d30e39ec6441e34b33a9db1028d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af105fbdfb7b9076472b373ed0c7b3fef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#af105fbdfb7b9076472b373ed0c7b3fef">STM32_SPI_USE_SPI1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:af105fbdfb7b9076472b373ed0c7b3fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626416dc22cf5f3deff2a8c7d8efa5b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a626416dc22cf5f3deff2a8c7d8efa5b2">STM32_SPI_USE_SPI2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a626416dc22cf5f3deff2a8c7d8efa5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe588bf112fc8f8a22c767aa3d3bcbb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#afe588bf112fc8f8a22c767aa3d3bcbb7">STM32_SPI_USE_SPI3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:afe588bf112fc8f8a22c767aa3d3bcbb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d3ce19419dc8bbc47f94c065f3271c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a22d3ce19419dc8bbc47f94c065f3271c">STM32_SPI_SPI1_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a22d3ce19419dc8bbc47f94c065f3271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90bd623120d1e54038094fba54ba05c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a90bd623120d1e54038094fba54ba05c0">STM32_SPI_SPI2_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a90bd623120d1e54038094fba54ba05c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0330335b8223bb2fd7b30a8bf6748a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a0330335b8223bb2fd7b30a8bf6748a25">STM32_SPI_SPI3_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a0330335b8223bb2fd7b30a8bf6748a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3f4734d9855324ef89b57cb9858e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a0b3f4734d9855324ef89b57cb9858e49">STM32_SPI_SPI1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a0b3f4734d9855324ef89b57cb9858e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d90eaca23f3eea99d74d1bb3539541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a47d90eaca23f3eea99d74d1bb3539541">STM32_SPI_SPI2_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a47d90eaca23f3eea99d74d1bb3539541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311306228435a4ddb879e8f0d80e3c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a311306228435a4ddb879e8f0d80e3c10">STM32_SPI_SPI3_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a311306228435a4ddb879e8f0d80e3c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda450bd11b4c1408739367b23c9f852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#afda450bd11b4c1408739367b23c9f852">STM32_SPI_DMA_ERROR_HOOK</a>(spip)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:afda450bd11b4c1408739367b23c9f852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0086a7a701003e795861e93bd2c7a7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a0086a7a701003e795861e93bd2c7a7fd">STM32_ST_IRQ_PRIORITY</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a0086a7a701003e795861e93bd2c7a7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607a901e51e89bc6f1a2a1051a3cf359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a607a901e51e89bc6f1a2a1051a3cf359">STM32_ST_USE_TIMER</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a607a901e51e89bc6f1a2a1051a3cf359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b366b1eb660467c7ef9667705ad8308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a7b366b1eb660467c7ef9667705ad8308">STM32_UART_USE_USART1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a7b366b1eb660467c7ef9667705ad8308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f8b9dcf8dd01e163b8d47c56cee1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#ad9f8b9dcf8dd01e163b8d47c56cee1aa">STM32_UART_USE_USART2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ad9f8b9dcf8dd01e163b8d47c56cee1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b1761cd3b7e70eb3c5c90d9b92f52c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a42b1761cd3b7e70eb3c5c90d9b92f52c">STM32_UART_USE_USART3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a42b1761cd3b7e70eb3c5c90d9b92f52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a050fc59913309402f34dd2ea6ab3cdf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a050fc59913309402f34dd2ea6ab3cdf8">STM32_UART_USART1_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a050fc59913309402f34dd2ea6ab3cdf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d292d78abf8f0b5a9e210d217a1cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#ad1d292d78abf8f0b5a9e210d217a1cfe">STM32_UART_USART2_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ad1d292d78abf8f0b5a9e210d217a1cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9553fdd3fc1f7790cbcbd784d54d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a9c9553fdd3fc1f7790cbcbd784d54d54">STM32_UART_USART3_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a9c9553fdd3fc1f7790cbcbd784d54d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8307c6c43bf456405efe19e5908d5a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a8307c6c43bf456405efe19e5908d5a25">STM32_UART_USART1_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8307c6c43bf456405efe19e5908d5a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ab064f32c429288dce0b15b2e443a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a02ab064f32c429288dce0b15b2e443a1">STM32_UART_USART2_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a02ab064f32c429288dce0b15b2e443a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f49346cf0c36ac85466517ceff6299b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a4f49346cf0c36ac85466517ceff6299b">STM32_UART_USART3_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4f49346cf0c36ac85466517ceff6299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4cb321d74c57b544a1628faaae1569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a9a4cb321d74c57b544a1628faaae1569">STM32_UART_DMA_ERROR_HOOK</a>(uartp)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:a9a4cb321d74c57b544a1628faaae1569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d6b8123d2eacf524927fc68f70baa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#ac7d6b8123d2eacf524927fc68f70baa1">STM32_USB_USE_OTG1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ac7d6b8123d2eacf524927fc68f70baa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f90f2ca5b1d3aab2686d2ad2c02ab3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a6f90f2ca5b1d3aab2686d2ad2c02ab3a">STM32_USB_LOW_POWER_ON_SUSPEND</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a6f90f2ca5b1d3aab2686d2ad2c02ab3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a54e2f2f452568276faa96392039e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a5a54e2f2f452568276faa96392039e10">STM32_USB_USB1_HP_IRQ_PRIORITY</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:a5a54e2f2f452568276faa96392039e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9464b56116f282eee1fb597fe62f9f7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a9464b56116f282eee1fb597fe62f9f7c">STM32_USB_USB1_LP_IRQ_PRIORITY</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:a9464b56116f282eee1fb597fe62f9f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d89a31bf8ff315d8c13102cea1284ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html#a3d89a31bf8ff315d8c13102cea1284ac">STM32_WDG_USE_IWDG</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a3d89a31bf8ff315d8c13102cea1284ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad19de93466026d8b03a895cae792bce9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00067">67</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a204f1110ffb3db498a3b85127d1ca4da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00068">68</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7256aa7c13b88f877cfb8d4913dcec0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_USE_ADC1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00066">66</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a671b452f988ee9b64e128fad72f656e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCPRE&#160;&#160;&#160;STM32_ADCPRE_DIV4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00055">55</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="abe8dc2c331e59b626884d0b40433bfab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_CAN1_IRQ_PRIORITY&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00078">78</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a89f37b0b924eaabb6185f95446eed1dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_USE_CAN1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00076">76</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa6279da05e644a4bd3bc531159ad34e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI0_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00083">83</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c45031ace768dff11d3791a466a7ad1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI10_15_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00089">89</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="abd53222576d825b8a23d1d9fd6d78a6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI16_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00090">90</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aff4ce61159313e9c4b43dd1c0f61fd47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI17_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00091">91</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a12385bdf4411e5e3f9df2d0fc03f9873"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI18_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00092">92</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a22b733cbda9a4d21a53651971aa06372"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI19_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00093">93</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac582474e7199168a6fb09792124d6546"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI1_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00084">84</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a32a5323ec55bfb3e6590c8346ee76dc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI2_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00085">85</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a360ce89f2744ed7e4ec5789201f557c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI3_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00086">86</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a09f92055e4901d4dc7613422ff8ca83e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI4_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00087">87</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="afb8ec40127fee7c2c398e9e2ec096a71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EXT_EXTI5_9_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00088">88</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1e249eb52e9aafc7325e6cfde76db4cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM1_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00104">104</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a314cec15b23670096752964ec5caf3ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM2_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00105">105</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa0e96044581d47cc827e2cbeb0227a8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM3_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00106">106</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3f29be9a3823107fef0db45e685c21c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM4_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00107">107</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7dd2cd16d440c306ca4078c26c6b32a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM5_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00108">108</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a93f570ee0efe3af8c1584d66c00b99ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM8_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00109">109</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a44c0e5a4a20e05dbb598a408cf1ebee7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00098">98</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a87dac50603730367a564c5ba63c6e9a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00099">99</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a13e83c85f2c204e9302199f07dfc982e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00100">100</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8433ca3b26de12e90ad85d24ddc146ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM4&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00101">101</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a742ec02fd96ff66ed1de33aef54f0707"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM5&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00102">102</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1b1fc49ad496637c0d24c274c6c17c01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM8&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00103">103</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a035ea0d8259c0f89306c6a7d344705f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE&#160;&#160;&#160;STM32_HPRE_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00052">52</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad94c4a0da6c8c7a3d0b800fdc0dbebfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSE_ENABLED&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00042">42</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2044f0288f2c20b27d6eee1e1a1e6256"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSI_ENABLED&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00040">40</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a84197e5ed8ac37628137ae10b1e55a80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_BUSY_TIMEOUT&#160;&#160;&#160;50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00124">124</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a98f682be6c4559a663f6279c867cd69a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2cp</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00129">129</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="afd104f0cde2014ea9788f9e3f71de00a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00127">127</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a904706fc1fb970ddb6dc919a651cbc48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00125">125</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6b4a662792401dae73ae072183bd8e02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C2_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00128">128</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ace43c4d497b0be3dbe8c28836fafd0a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C2_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00126">126</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad73fb3ae5b2aca05e0f5155cff7a8b2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_USE_I2C1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00117">117</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a58845293676556a52d2046a00bcfbf9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_USE_I2C2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00122">122</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a51083eefd4e7d0303f11081df496d2ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM1_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00140">140</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a639272943cb5b9bdcbd78e5ced2b52a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM2_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00141">141</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5a90d9b62fd7b1a0180c2aec7d00089d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM3_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00142">142</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5c9e95d0806fd4faa34694d2f7ed8099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM4_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00143">143</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d41fed5b7b1c735e1ea5a26970dd564"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM5_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00144">144</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a11ecef34dc3af18a62f81e90b34dde00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM8_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00145">145</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f5e9b802c24ad1637cd2aaee14606ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00134">134</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9d125141e8f301e2b6d590067fd7890e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00135">135</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a877fa83cee0173d5f451b77e59180725"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00136">136</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a91c55b2ce77da8f5c236bc960b30beed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM4&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00137">137</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="afbb5ae4322aab0bda8084bd23f3eeb56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM5&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00138">138</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2b5d34aeac1b12c901e2fed5952ae29d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM8&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00139">139</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a05b49e91f478558d33b2b862718758fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSE_ENABLED&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00043">43</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a02b4e3e6222baab7ee448cbbb2273370"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSI_ENABLED&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00041">41</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab395c2abfb2e6fd501ce4529bf09a05f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL&#160;&#160;&#160;STM32_MCOSEL_NOCLOCK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00058">58</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="affb519ca907542b6bff9104700c0009d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_NO_INIT&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00039">39</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa203a24b063db3b89deefe370fcca6c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL2MUL_VALUE&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00049">49</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a46e4ff65179ddd52641c366865b6cfa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLL3MUL_VALUE&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00050">50</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0015fc8f73017358a7025ba57a265a11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLMUL_VALUE&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00047">47</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a811cfbd049f0ab00976def9593849d32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC&#160;&#160;&#160;STM32_PLLSRC_PREDIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00045">45</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad7443fb89c1569f264a218209fbe8ddd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLXTPRE&#160;&#160;&#160;STM32_PLLXTPRE_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00051">51</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6f4f9c19c6b1a1c3694278a542e3c60d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS&#160;&#160;&#160;STM32_PLS_LEV0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00061">61</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f9c3734d5d06c9ccd5214af5c78c4f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1&#160;&#160;&#160;STM32_PPRE1_DIV2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00053">53</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3670f3886d02bb3010016bbf0db0db83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2&#160;&#160;&#160;STM32_PPRE2_DIV2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00054">54</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a698d65e5cf1da8551890221a2189bc88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV1_VALUE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00046">46</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8cfdffd3cdc62840504ae644898f3b7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV2_VALUE&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00048">48</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab70d9b5c3764aac6282d594d8f6a88ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PVD_ENABLE&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00060">60</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae631e1c4b6541c9d67de9d009196b770"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM1_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00157">157</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a01b2a27910cfaed8a40043c8efe1e9a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM2_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00158">158</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8b4f8d9d4308f0503738704437284592"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM3_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00159">159</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a072aabc3f06ec1702c1fc5eb3c6b01f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM4_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00160">160</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab5e7265edffef2f0b796b755ca4cfbad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM5_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00161">161</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab879e56e8632bb4beb029c28133cc504"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM8_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00162">162</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a554728f749ad9aca0102d189cc6bb9e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_ADVANCED&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00150">150</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6f066eafb341c481f419dc609e1cd147"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00151">151</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a061e9a31faab6d787c73d7f21893e483"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00152">152</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3f108deab28dba83858c5a6d5089a322"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00153">153</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa4ecf8f03432b8aabf2f96ca370310d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM4&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00154">154</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae98fcb3612d26b3cf74c2d28e4994249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM5&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00155">155</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="af9be48d9e825a860764b4a928124f046"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM8&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00156">156</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6845ff948db833347326e2faf808ac76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTC_IRQ_PRIORITY&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00167">167</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a945eb1f70822303bd0191ef633e5eaca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL&#160;&#160;&#160;STM32_RTCSEL_HSEDIV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00059">59</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2bc2adc3f0b24eadf5705b40f03b7648"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_UART4_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00200">200</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a868d30e39ec6441e34b33a9db1028d60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_UART5_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00201">201</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7509c7a01a83276aa7768474357ec61d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART1_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00197">197</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a562945e4ccd2bca4a4277eaa05ae70a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART2_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00198">198</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a228a6b5e5aed69db051dcea1ef58232a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART3_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00199">199</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9863e1adf0d2aab7bf31b61fe4a6118e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_UART4&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00190">190</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6366c26f605ce31e89deee1af686f5e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_UART5&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00195">195</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7f657adda8b7f6aa955f0806a29b0b9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_USART1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00175">175</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="acf6b4949732fac0a1ded862174aabba7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_USART2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00180">180</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a59976b6c28b2561d2b6bd7e3940ea377"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_USART3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00185">185</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="afda450bd11b4c1408739367b23c9f852"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spip</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00227">227</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a22d3ce19419dc8bbc47f94c065f3271c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00221">221</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0b3f4734d9855324ef89b57cb9858e49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00224">224</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90bd623120d1e54038094fba54ba05c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI2_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00222">222</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a47d90eaca23f3eea99d74d1bb3539541"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI2_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00225">225</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0330335b8223bb2fd7b30a8bf6748a25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI3_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00223">223</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a311306228435a4ddb879e8f0d80e3c10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI3_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00226">226</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="af105fbdfb7b9076472b373ed0c7b3fef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_USE_SPI1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00207">207</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a626416dc22cf5f3deff2a8c7d8efa5b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_USE_SPI2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00212">212</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="afe588bf112fc8f8a22c767aa3d3bcbb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_USE_SPI3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00219">219</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0086a7a701003e795861e93bd2c7a7fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ST_IRQ_PRIORITY&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00232">232</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a607a901e51e89bc6f1a2a1051a3cf359"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ST_USE_TIMER&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00233">233</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a29204b81c265dd6e124fbcf12a2c8d6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW&#160;&#160;&#160;STM32_SW_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00044">44</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9a4cb321d74c57b544a1628faaae1569"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">uartp</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00259">259</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8307c6c43bf456405efe19e5908d5a25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00256">256</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a050fc59913309402f34dd2ea6ab3cdf8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00253">253</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a02ab064f32c429288dce0b15b2e443a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00257">257</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad1d292d78abf8f0b5a9e210d217a1cfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00254">254</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4f49346cf0c36ac85466517ceff6299b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART3_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00258">258</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9c9553fdd3fc1f7790cbcbd784d54d54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART3_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00255">255</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7b366b1eb660467c7ef9667705ad8308"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USE_USART1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00241">241</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad9f8b9dcf8dd01e163b8d47c56cee1aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USE_USART2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00246">246</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a42b1761cd3b7e70eb3c5c90d9b92f52c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USE_USART3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00251">251</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0b209febf2d61ba32600c35654ba1bfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_CLOCK_REQUIRED&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00056">56</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6f90f2ca5b1d3aab2686d2ad2c02ab3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_LOW_POWER_ON_SUSPEND&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00269">269</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5a54e2f2f452568276faa96392039e10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_USB1_HP_IRQ_PRIORITY&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00270">270</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9464b56116f282eee1fb597fe62f9f7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_USB1_LP_IRQ_PRIORITY&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00271">271</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac7d6b8123d2eacf524927fc68f70baa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_USE_OTG1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00267">267</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a09841e6566ed7d5a9a925b4dbacc80a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USBPRE&#160;&#160;&#160;STM32_USBPRE_DIV1P5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00057">57</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3d89a31bf8ff315d8c13102cea1284ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WDG_USE_IWDG&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00276">276</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a class="anchor" id="addd1e4f00832f522e29d9898e8e8728a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32F107_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html#l00020">20</a> of file <a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_5e9153041680afc3c016fd52fa730b56.html">airborne</a></li><li class="navelem"><a class="el" href="dir_e030268cd18297cf6282390f76bfcf7f.html">boards</a></li><li class="navelem"><a class="el" href="dir_61f9b35e17072e817ba1b199e0e0fa7c.html">lia</a></li><li class="navelem"><a class="el" href="dir_b627a1701307072237fbfab8c873ed61.html">chibios</a></li><li class="navelem"><a class="el" href="dir_b476cd4aa0b57a8e334c38f96e50596d.html">v1.1</a></li><li class="navelem"><a class="el" href="lia_2chibios_2v1_81_2mcuconf_8h.html">mcuconf.h</a></li>
    <li class="footer">Generated on Wed Nov 8 2017 12:02:48 for Paparazzi UAS by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.8 </li>
  </ul>
</div>
</body>
</html>
