<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<board schema_version="2.0" vendor="productionbuild.de" name="fpgamb0" display_name="FPGAMB0" url="https://github.com/blazer82/gb.fpga" preset_file="preset.xml">
    <compatible_board_revisions>
        <revision id="0">REV3</revision>
    </compatible_board_revisions>
    <file_version>1.0</file_version>
    <description>FPGAMB0</description>
    <components>
        <component name="part0" display_name="FPGAMB0" type="fpga" part_name="xc7s25ftgb196-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="https://github.com/blazer82/gb.fpga">
            <interfaces>
                <interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock" preset_proc="sys_clock_preset">
                    <description>12 MHz Single-Ended System Clock</description>
                    <port_maps>
                        <port_map logical_port="CLK" physical_port="clk" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="clk" />
                            </pin_maps>
                        </port_map>
                    </port_maps>
                    <parameters>
                        <parameter name="frequency" value="12000000" />
                    </parameters>
                </interface>
                <!-- Add "pio_32bits" ? -->
                <interface mode="master" name="usb_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="usb_uart" preset_proc="usb_uart_preset">
                    <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port</description>
                    <port_maps>
                        <port_map logical_port="TxD" physical_port="usb_uart_txd" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="usb_uart_txd" />
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="RxD" physical_port="usb_uart_rxd" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="usb_uart_rxd" />
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>
                <interface mode="master" name="qspi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="qspi_flash" preset_proc="qspi_flash_preset">
                    <description>Quad SPI Flash</description>
                    <preferred_ips>
                        <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0" />
                    </preferred_ips>
                    <port_maps>
                        <port_map logical_port="IO0_I" physical_port="qspi_db0" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="qspi_db0" />
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="IO0_O" physical_port="qspi_db0" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="qspi_db0" />
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="IO0_T" physical_port="qspi_db0" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="qspi_db0" />
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="IO1_I" physical_port="qspi_db1" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="qspi_db1" />
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="IO1_O" physical_port="qspi_db1" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="qspi_db1" />
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="IO1_T" physical_port="qspi_db1" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="qspi_db1" />
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="IO2_I" physical_port="qspi_db2" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="qspi_db2" />
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="IO2_O" physical_port="qspi_db2" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="qspi_db2" />
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="IO2_T" physical_port="qspi_db2" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="qspi_db2" />
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="IO3_I" physical_port="qspi_db3" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="qspi_db3" />
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="IO3_O" physical_port="qspi_db3" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="qspi_db3" />
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="IO3_T" physical_port="qspi_db3" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="qspi_db3" />
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="SS_I" physical_port="qspi_csn" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="qspi_csn" />
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="SS_O" physical_port="qspi_csn" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="qspi_csn" />
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="SS_T" physical_port="qspi_csn" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="qspi_csn" />
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="SCK_I" physical_port="qspi_sck" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="qspi_sck" />
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="SCK_O" physical_port="qspi_sck" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="qspi_sck" />
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="SCK_T" physical_port="qspi_sck" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="qspi_sck" />
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>
            </interfaces>
        </component>
        <component name="sys_clock" display_name="System Clock" type="chip" sub_type="system_clock" major_group="Clocks">
            <description>12 MHz System Clock</description>
        </component>
        <component name="usb_uart" display_name="USB UART" type="chip" sub_type="uart" major_group="UART">
            <description>USB UART</description>
        </component>
        <component name="qspi_flash" display_name="QSPI Flash" type="chip" sub_type="memory_flash_qspi" major_group="External Memory">
            <description>QSPI Flash</description>
        </component>
    </components>
    <jtag_chains>
        <jtag_chain name="chain1">
            <position name="0" component="part0" />
        </jtag_chain>
    </jtag_chains>
    <connections>
        <connection name="part0_sys_clock" component1="part0" component2="sys_clock">
            <connection_map name="part0_sys_clock_1" c1_st_index="0" c1_end_index="0" c2_st_index="0" c2_end_index="0" />
        </connection>
        <connection name="part0_usb_uart" component1="part0" component2="usb_uart">
            <connection_map name="part0_usb_uart_1" c1_st_index="10" c1_end_index="11" c2_st_index="0" c2_end_index="1" />
        </connection>
        <connection name="part0_qspi_flash" component1="part0" component2="qspi_flash">
            <connection_map name="part0_qspi_flash_1" c1_st_index="12" c1_end_index="17" c2_st_index="0" c2_end_index="5" />
        </connection>
    </connections>
</board>
