
current_wave_config {dr_behav.wcfg}

add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/m_axi}} 

add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/s_axi_control}} 


add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/axi_dma_0}}
add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/zipgpu_axis2mm_0}} 
add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/zipgpu_axis2mm_0/inst}} 

add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/axis_broadcaster_0}} 
add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/axis_broadcaster_1}} 

add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/sobel3x3_ip_0}}
add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/nonmax_ip_0}}
add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/phase_ip_0}}
add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/magnitude_ip_0}}
add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/nonmax_ip_0}}

#add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/nonmax_ip_0/inst}} 

add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/axis_interconnect_0}} 
add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/axis_interconnect_out}} 

add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/tta_core_toplevel_0/inst/core/inst_fetch/pc_reg}} 

add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/tta_core_toplevel_0/inst/core/ic/databus_B1}} {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/tta_core_toplevel_0/inst/core/ic/databus_B1_1}} {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/tta_core_toplevel_0/inst/core/ic/databus_B1_2}} 


add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/tta_core_toplevel_0}} 



#add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/axi_dma_0/U0}} 
#add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/axi_dma_0/U0/I_AXI_DMA_REG_MODULE}} 
#add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER}} 

#add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER}} 
#add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL}} 
#add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/gen_indet_btt/I_STRT_STRB_GEN}} 

#add_wave {{/pfm_top_wrapper/pfm_top_i/pfm_dynamic_inst/vec_canny4_sim_1/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_include_ibttcc/I_S2MM_MSTR_IBTTCC}} 
