sydpy
=====

System Design in Python (SyDPy) is a tool for design and verification of concurrent systems. It is mainly developped for FPGA core design and verification.
