{
"otherData": {}, 
"traceEvents": [{"name": "process_name", "ph": "M", "pid": 1, "args": {"name": "Core 000"}},
{"name": "process_name", "ph": "M", "pid": 2, "args": {"name": "Core 001"}},
{"name": "process_name", "ph": "M", "pid": 3, "args": {"name": "Core 002"}},
{"name": "thread_name", "ph": "M", "pid": 1, "tid": 0, "args": {"name": "Receive_prim"}},
{"name": "thread_name", "ph": "M", "pid": 2, "tid": 0, "args": {"name": "Receive_prim"}},
{"name": "thread_name", "ph": "M", "pid": 3, "tid": 0, "args": {"name": "Receive_prim"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 000", "ph": "B", "ts": 0, "pid": 1, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 001", "ph": "B", "ts": 0, "pid": 2, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 002", "ph": "B", "ts": 0, "pid": 3, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "process_name", "ph": "M", "pid": 4, "args": {"name": "Core 003"}},
{"name": "process_name", "ph": "M", "pid": 5, "args": {"name": "Core 004"}},
{"name": "process_name", "ph": "M", "pid": 6, "args": {"name": "Core 005"}},
{"name": "thread_name", "ph": "M", "pid": 4, "tid": 0, "args": {"name": "Receive_prim"}},
{"name": "thread_name", "ph": "M", "pid": 5, "tid": 0, "args": {"name": "Receive_prim"}},
{"name": "thread_name", "ph": "M", "pid": 6, "tid": 0, "args": {"name": "Receive_prim"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 003", "ph": "B", "ts": 0, "pid": 4, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 004", "ph": "B", "ts": 0, "pid": 5, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 005", "ph": "B", "ts": 0, "pid": 6, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "process_name", "ph": "M", "pid": 7, "args": {"name": "Core 006"}},
{"name": "process_name", "ph": "M", "pid": 8, "args": {"name": "Core 007"}},
{"name": "process_name", "ph": "M", "pid": 9, "args": {"name": "Core 008"}},
{"name": "thread_name", "ph": "M", "pid": 7, "tid": 0, "args": {"name": "Receive_prim"}},
{"name": "thread_name", "ph": "M", "pid": 8, "tid": 0, "args": {"name": "Receive_prim"}},
{"name": "thread_name", "ph": "M", "pid": 9, "tid": 0, "args": {"name": "Receive_prim"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 006", "ph": "B", "ts": 0, "pid": 7, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 007", "ph": "B", "ts": 0, "pid": 8, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 008", "ph": "B", "ts": 0, "pid": 9, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "process_name", "ph": "M", "pid": 10, "args": {"name": "Core 009"}},
{"name": "process_name", "ph": "M", "pid": 11, "args": {"name": "Core 010"}},
{"name": "process_name", "ph": "M", "pid": 12, "args": {"name": "Core 011"}},
{"name": "thread_name", "ph": "M", "pid": 10, "tid": 0, "args": {"name": "Receive_prim"}},
{"name": "thread_name", "ph": "M", "pid": 11, "tid": 0, "args": {"name": "Receive_prim"}},
{"name": "thread_name", "ph": "M", "pid": 12, "tid": 0, "args": {"name": "Receive_prim"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 009", "ph": "B", "ts": 0, "pid": 10, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 010", "ph": "B", "ts": 0, "pid": 11, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 011", "ph": "B", "ts": 0, "pid": 12, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "process_name", "ph": "M", "pid": 13, "args": {"name": "Core 012"}},
{"name": "process_name", "ph": "M", "pid": 14, "args": {"name": "Core 013"}},
{"name": "process_name", "ph": "M", "pid": 15, "args": {"name": "Core 014"}},
{"name": "thread_name", "ph": "M", "pid": 13, "tid": 0, "args": {"name": "Receive_prim"}},
{"name": "thread_name", "ph": "M", "pid": 14, "tid": 0, "args": {"name": "Receive_prim"}},
{"name": "thread_name", "ph": "M", "pid": 15, "tid": 0, "args": {"name": "Receive_prim"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 012", "ph": "B", "ts": 0, "pid": 13, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 013", "ph": "B", "ts": 0, "pid": 14, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 014", "ph": "B", "ts": 0, "pid": 15, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "process_name", "ph": "M", "pid": 16, "args": {"name": "Core 015"}},
{"name": "process_name", "ph": "M", "pid": 17, "args": {"name": "monitor.mem-interface"}},
{"name": "thread_name", "ph": "M", "pid": 16, "tid": 0, "args": {"name": "Receive_prim"}},
{"name": "thread_name", "ph": "M", "pid": 17, "tid": 0, "args": {"name": "Sending Config"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 015", "ph": "B", "ts": 0, "pid": 16, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Sending Config", "cat": "monitor.mem-interface", "ph": "B", "ts": 0, "pid": 17, "tid": 0, "args": {}},
{"name": "Receive_primRECV_CONF", "cat": "Core 008", "ph": "E", "ts": 0.112, "pid": 9, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 000", "ph": "E", "ts": 0.112, "pid": 1, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 004", "ph": "E", "ts": 0.112, "pid": 5, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 000", "ph": "B", "ts": 0.114, "pid": 1, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "process_name", "ph": "M", "pid": 18, "args": {"name": "Config helper"}},
{"name": "thread_name", "ph": "M", "pid": 18, "tid": 0, "args": {"name": "Waiting Recv Ack"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 004", "ph": "B", "ts": 0.114, "pid": 5, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 008", "ph": "B", "ts": 0.114, "pid": 9, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "Waiting Recv Ack", "cat": "Config helper", "ph": "B", "ts": 0.116, "pid": 18, "tid": 0, "args": {}},
{"name": "Waiting Recv Ack", "cat": "Config helper", "ph": "E", "ts": 0.116, "pid": 18, "tid": 0, "args": {}},
{"name": "Receive_primRECV_CONF", "cat": "Core 001", "ph": "E", "ts": 0.218, "pid": 2, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 005", "ph": "E", "ts": 0.218, "pid": 6, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 009", "ph": "E", "ts": 0.218, "pid": 10, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 001", "ph": "B", "ts": 0.22, "pid": 2, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 005", "ph": "B", "ts": 0.22, "pid": 6, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 009", "ph": "B", "ts": 0.22, "pid": 10, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "Waiting Recv Ack", "cat": "Config helper", "ph": "B", "ts": 0.226, "pid": 18, "tid": 0, "args": {}},
{"name": "Waiting Recv Ack", "cat": "Config helper", "ph": "E", "ts": 0.226, "pid": 18, "tid": 0, "args": {}},
{"name": "Receive_primRECV_CONF", "cat": "Core 002", "ph": "E", "ts": 0.324, "pid": 3, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 010", "ph": "E", "ts": 0.324, "pid": 11, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 006", "ph": "E", "ts": 0.324, "pid": 7, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 002", "ph": "B", "ts": 0.326, "pid": 3, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 010", "ph": "B", "ts": 0.326, "pid": 11, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 006", "ph": "B", "ts": 0.326, "pid": 7, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "Waiting Recv Ack", "cat": "Config helper", "ph": "B", "ts": 0.336, "pid": 18, "tid": 0, "args": {}},
{"name": "Waiting Recv Ack", "cat": "Config helper", "ph": "E", "ts": 0.336, "pid": 18, "tid": 0, "args": {}},
{"name": "Sending Config", "cat": "monitor.mem-interface", "ph": "E", "ts": 0.41, "pid": 17, "tid": 0, "args": {}},
{"name": "flow_1", "cat": "monitor.mem-interface", "ph": "s", "ts": 0.41, "pid": 17, "tid": 0, "id": 100, "args": {"name": "flow_1"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 011", "ph": "E", "ts": 0.422, "pid": 12, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 011", "ph": "B", "ts": 0.424, "pid": 12, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 007", "ph": "E", "ts": 0.43, "pid": 8, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_CONF", "cat": "Core 003", "ph": "E", "ts": 0.43, "pid": 4, "tid": 0, "args": {"name": "Receive_primRECV_CONF"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 007", "ph": "B", "ts": 0.432, "pid": 8, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 003", "ph": "B", "ts": 0.432, "pid": 4, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "Waiting Recv Ack", "cat": "Config helper", "ph": "B", "ts": 0.438, "pid": 18, "tid": 0, "args": {}},
{"name": "Waiting Recv Ack", "cat": "Config helper", "ph": "E", "ts": 0.438, "pid": 18, "tid": 0, "args": {}},
{"name": "Waiting Recv Ack", "cat": "Config helper", "ph": "B", "ts": 0.446, "pid": 18, "tid": 0, "args": {}},
{"name": "Waiting Recv Ack", "cat": "Config helper", "ph": "E", "ts": 0.446, "pid": 18, "tid": 0, "args": {}},
{"name": "flow_1", "cat": "Config helper", "ph": "f", "ts": 0.446, "pid": 18, "tid": 0, "id": 100, "bp": "e", "args": {"name": "flow_1"}},
{"name": "thread_name", "ph": "M", "pid": 17, "tid": 1, "args": {"name": "Send Weight Data"}},
{"name": "Send Weight Data", "cat": "monitor.mem-interface", "ph": "B", "ts": 0.448, "pid": 17, "tid": 1, "args": {}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 004", "ph": "E", "ts": 0.458, "pid": 5, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 008", "ph": "E", "ts": 0.458, "pid": 9, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "Send Weight Data", "cat": "monitor.mem-interface", "ph": "E", "ts": 0.458, "pid": 17, "tid": 1, "args": {}},
{"name": "flow_2", "cat": "monitor.mem-interface", "ph": "s", "ts": 0.458, "pid": 17, "tid": 1, "id": 100, "args": {"name": "flow_2"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 000", "ph": "E", "ts": 0.458, "pid": 1, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "thread_name", "ph": "M", "pid": 1, "tid": 1, "args": {"name": "Comp_prim"}},
{"name": "thread_name", "ph": "M", "pid": 5, "tid": 1, "args": {"name": "Comp_prim"}},
{"name": "thread_name", "ph": "M", "pid": 9, "tid": 1, "args": {"name": "Comp_prim"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 0.46, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 0.46, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 0.46, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Waiting Recv Ack", "cat": "Config helper", "ph": "B", "ts": 0.462, "pid": 18, "tid": 0, "args": {}},
{"name": "Waiting Recv Ack", "cat": "Config helper", "ph": "E", "ts": 0.462, "pid": 18, "tid": 0, "args": {}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 0.464, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 005", "ph": "E", "ts": 0.464, "pid": 6, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 009", "ph": "E", "ts": 0.464, "pid": 10, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 0.464, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 0.464, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 001", "ph": "E", "ts": 0.464, "pid": 2, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 008", "ph": "B", "ts": 0.466, "pid": 9, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "thread_name", "ph": "M", "pid": 6, "tid": 1, "args": {"name": "Comp_prim"}},
{"name": "thread_name", "ph": "M", "pid": 10, "tid": 1, "args": {"name": "Comp_prim"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 004", "ph": "B", "ts": 0.466, "pid": 5, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 0.466, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 0.466, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "thread_name", "ph": "M", "pid": 2, "tid": 1, "args": {"name": "Comp_prim"}},
{"name": "Receive_primRECV_START", "cat": "Core 000", "ph": "B", "ts": 0.466, "pid": 1, "tid": 0, "args": {"name": "Receive_primRECV_START"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 0.466, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 0.47, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 0.47, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 0.47, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 010", "ph": "E", "ts": 0.47, "pid": 11, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "thread_name", "ph": "M", "pid": 7, "tid": 1, "args": {"name": "Comp_prim"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 006", "ph": "E", "ts": 0.47, "pid": 7, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 002", "ph": "E", "ts": 0.47, "pid": 3, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 0.472, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 009", "ph": "B", "ts": 0.472, "pid": 10, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 001", "ph": "B", "ts": 0.472, "pid": 2, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 005", "ph": "B", "ts": 0.472, "pid": 6, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "thread_name", "ph": "M", "pid": 11, "tid": 1, "args": {"name": "Comp_prim"}},
{"name": "thread_name", "ph": "M", "pid": 3, "tid": 1, "args": {"name": "Comp_prim"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 0.472, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 0.472, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Waiting Recv Ack", "cat": "Config helper", "ph": "B", "ts": 0.472, "pid": 18, "tid": 0, "args": {}},
{"name": "Waiting Recv Ack", "cat": "Config helper", "ph": "E", "ts": 0.472, "pid": 18, "tid": 0, "args": {}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 0.476, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 0.476, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 0.476, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 007", "ph": "E", "ts": 0.476, "pid": 8, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 003", "ph": "E", "ts": 0.476, "pid": 4, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "thread_name", "ph": "M", "pid": 12, "tid": 1, "args": {"name": "Comp_prim"}},
{"name": "Receive_primRECV_WEIGHT", "cat": "Core 011", "ph": "E", "ts": 0.476, "pid": 12, "tid": 0, "args": {"name": "Receive_primRECV_WEIGHT"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 0.478, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 006", "ph": "B", "ts": 0.478, "pid": 7, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "thread_name", "ph": "M", "pid": 8, "tid": 1, "args": {"name": "Comp_prim"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 010", "ph": "B", "ts": 0.478, "pid": 11, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 002", "ph": "B", "ts": 0.478, "pid": 3, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 0.478, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "thread_name", "ph": "M", "pid": 4, "tid": 1, "args": {"name": "Comp_prim"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 0.478, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 0.482, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 0.482, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 0.482, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Waiting Recv Ack", "cat": "Config helper", "ph": "B", "ts": 0.482, "pid": 18, "tid": 0, "args": {}},
{"name": "Waiting Recv Ack", "cat": "Config helper", "ph": "E", "ts": 0.482, "pid": 18, "tid": 0, "args": {}},
{"name": "Receive_primRECV_DATA", "cat": "Core 011", "ph": "B", "ts": 0.484, "pid": 12, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 007", "ph": "B", "ts": 0.484, "pid": 8, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 003", "ph": "B", "ts": 0.484, "pid": 4, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Waiting Recv Ack", "cat": "Config helper", "ph": "B", "ts": 0.492, "pid": 18, "tid": 0, "args": {}},
{"name": "Waiting Recv Ack", "cat": "Config helper", "ph": "E", "ts": 0.492, "pid": 18, "tid": 0, "args": {}},
{"name": "flow_2", "cat": "Config helper", "ph": "f", "ts": 0.492, "pid": 18, "tid": 0, "id": 100, "bp": "e", "args": {"name": "flow_2"}},
{"name": "thread_name", "ph": "M", "pid": 17, "tid": 2, "args": {"name": "Send Input Data"}},
{"name": "Send Input Data", "cat": "monitor.mem-interface", "ph": "B", "ts": 0.494, "pid": 17, "tid": 2, "args": {}},
{"name": "Send Input Data", "cat": "monitor.mem-interface", "ph": "E", "ts": 49.648, "pid": 17, "tid": 2, "args": {}},
{"name": "Receive_primRECV_START", "cat": "Core 000", "ph": "E", "ts": 49.654, "pid": 1, "tid": 0, "args": {"name": "Receive_primRECV_START"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 49.656, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 49.66, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 000", "ph": "B", "ts": 49.662, "pid": 1, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 000", "ph": "E", "ts": 49.666, "pid": 1, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 49.668, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 49.672, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "thread_name", "ph": "M", "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 000", "ph": "B", "ts": 49.674, "pid": 1, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "B", "ts": 50.444, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "E", "ts": 50.517, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "B", "ts": 50.523, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "E", "ts": 50.596, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 000", "ph": "E", "ts": 50.604, "pid": 1, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 50.606, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 50.61, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 000", "ph": "B", "ts": 50.612, "pid": 1, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 000", "ph": "E", "ts": 50.616, "pid": 1, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 50.618, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 50.622, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "matmul_forward_pd", "cat": "Core 000", "ph": "B", "ts": 50.624, "pid": 1, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "B", "ts": 50.626, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "E", "ts": 50.626, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "B", "ts": 50.626, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "E", "ts": 50.626, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "matmul_forward_pd", "cat": "Core 000", "ph": "E", "ts": 50.628, "pid": 1, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 50.63, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 50.634, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 000", "ph": "B", "ts": 50.636, "pid": 1, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 000", "ph": "E", "ts": 50.64, "pid": 1, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 50.642, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 50.646, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Attention_f_pd", "cat": "Core 000", "ph": "B", "ts": 50.648, "pid": 1, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Attention_f_pd", "cat": "Core 000", "ph": "E", "ts": 52.27, "pid": 1, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 52.272, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 52.276, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 000", "ph": "B", "ts": 52.278, "pid": 1, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 000", "ph": "E", "ts": 52.282, "pid": 1, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 52.284, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 52.288, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 000", "ph": "B", "ts": 52.29, "pid": 1, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "B", "ts": 53.06, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "E", "ts": 109.233, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "B", "ts": 113.841, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "E", "ts": 113.914, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 000", "ph": "E", "ts": 113.922, "pid": 1, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 113.924, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 113.928, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 000", "ph": "B", "ts": 113.93, "pid": 1, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 000", "ph": "E", "ts": 113.934, "pid": 1, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 113.936, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 113.94, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 000", "ph": "B", "ts": 113.942, "pid": 1, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 000", "ph": "E", "ts": 115.482, "pid": 1, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 115.484, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 115.488, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 000", "ph": "B", "ts": 115.49, "pid": 1, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 000", "ph": "E", "ts": 115.494, "pid": 1, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 115.496, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 115.5, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Layernorm_f", "cat": "Core 000", "ph": "B", "ts": 115.502, "pid": 1, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "B", "ts": 116.272, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "E", "ts": 116.345, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "B", "ts": 116.351, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "E", "ts": 116.424, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 000", "ph": "E", "ts": 116.432, "pid": 1, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 116.434, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 116.438, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 000", "ph": "B", "ts": 116.44, "pid": 1, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 000", "ph": "E", "ts": 116.444, "pid": 1, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 116.446, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 116.45, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 000", "ph": "B", "ts": 116.452, "pid": 1, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "B", "ts": 117.222, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "E", "ts": 341.916, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "B", "ts": 360.348, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "E", "ts": 360.64, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 000", "ph": "E", "ts": 360.666, "pid": 1, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 360.668, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 360.672, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 000", "ph": "B", "ts": 360.674, "pid": 1, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 000", "ph": "E", "ts": 360.678, "pid": 1, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 360.68, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 360.684, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Gelu_f", "cat": "Core 000", "ph": "B", "ts": 360.686, "pid": 1, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Gelu_f", "cat": "Core 000", "ph": "E", "ts": 363.762, "pid": 1, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 363.764, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 363.768, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 000", "ph": "B", "ts": 363.77, "pid": 1, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 000", "ph": "E", "ts": 363.774, "pid": 1, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 363.776, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 363.78, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 000", "ph": "B", "ts": 363.782, "pid": 1, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "B", "ts": 366.856, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "E", "ts": 591.55, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "B", "ts": 609.982, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 000", "ph": "E", "ts": 610.055, "pid": 1, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 000", "ph": "E", "ts": 610.063, "pid": 1, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 610.065, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 610.069, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 000", "ph": "B", "ts": 610.071, "pid": 1, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 000", "ph": "E", "ts": 610.075, "pid": 1, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 610.077, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 610.081, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 000", "ph": "B", "ts": 610.083, "pid": 1, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 000", "ph": "E", "ts": 611.623, "pid": 1, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 611.625, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "thread_name", "ph": "M", "pid": 1, "tid": 3, "args": {"name": "Send_prim"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 611.629, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Send_primSEND_REQ", "cat": "Core 000", "ph": "B", "ts": 611.631, "pid": 1, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Send_primSEND_REQ", "cat": "Core 000", "ph": "E", "ts": 611.635, "pid": 1, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 611.637, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 611.641, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 000", "ph": "B", "ts": 611.643, "pid": 1, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 000", "ph": "E", "ts": 611.657, "pid": 1, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 611.659, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 611.663, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Send_primSEND_DATA", "cat": "Core 000", "ph": "B", "ts": 611.665, "pid": 1, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Send_primSEND_DATA", "cat": "Core 000", "ph": "E", "ts": 636.243, "pid": 1, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 636.245, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 636.249, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 000", "ph": "B", "ts": 636.251, "pid": 1, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 001", "ph": "E", "ts": 636.253, "pid": 2, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 636.255, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 000", "ph": "E", "ts": 636.255, "pid": 1, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "B", "ts": 636.257, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 636.259, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 001", "ph": "B", "ts": 636.261, "pid": 2, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 000", "ph": "E", "ts": 636.261, "pid": 1, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_START", "cat": "Core 000", "ph": "B", "ts": 636.263, "pid": 1, "tid": 0, "args": {"name": "Receive_primRECV_START"}},
{"name": "Set_addr", "cat": "Core 001", "ph": "E", "ts": 636.265, "pid": 2, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 636.267, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "thread_name", "ph": "M", "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 636.271, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Layernorm_f", "cat": "Core 001", "ph": "B", "ts": 636.273, "pid": 2, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "B", "ts": 637.043, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "E", "ts": 637.116, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "B", "ts": 637.122, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "E", "ts": 637.195, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 001", "ph": "E", "ts": 637.203, "pid": 2, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 637.205, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 637.209, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 001", "ph": "B", "ts": 637.211, "pid": 2, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 001", "ph": "E", "ts": 637.215, "pid": 2, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 637.217, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 637.221, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "matmul_forward_pd", "cat": "Core 001", "ph": "B", "ts": 637.223, "pid": 2, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "B", "ts": 637.225, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "E", "ts": 637.225, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "B", "ts": 637.225, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "E", "ts": 637.225, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "matmul_forward_pd", "cat": "Core 001", "ph": "E", "ts": 637.227, "pid": 2, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 637.229, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 637.233, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 001", "ph": "B", "ts": 637.235, "pid": 2, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 001", "ph": "E", "ts": 637.239, "pid": 2, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 637.241, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 637.245, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Attention_f_pd", "cat": "Core 001", "ph": "B", "ts": 637.247, "pid": 2, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Attention_f_pd", "cat": "Core 001", "ph": "E", "ts": 638.869, "pid": 2, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 638.871, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 638.875, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 001", "ph": "B", "ts": 638.877, "pid": 2, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 001", "ph": "E", "ts": 638.881, "pid": 2, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 638.883, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 638.887, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 001", "ph": "B", "ts": 638.889, "pid": 2, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "B", "ts": 639.659, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "E", "ts": 695.832, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "B", "ts": 700.44, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "E", "ts": 700.513, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 001", "ph": "E", "ts": 700.521, "pid": 2, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 700.523, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 700.527, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 001", "ph": "B", "ts": 700.529, "pid": 2, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 001", "ph": "E", "ts": 700.533, "pid": 2, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 700.535, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 700.539, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 001", "ph": "B", "ts": 700.541, "pid": 2, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 001", "ph": "E", "ts": 702.081, "pid": 2, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 702.083, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 702.087, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 001", "ph": "B", "ts": 702.089, "pid": 2, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 001", "ph": "E", "ts": 702.093, "pid": 2, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 702.095, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 702.099, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Layernorm_f", "cat": "Core 001", "ph": "B", "ts": 702.101, "pid": 2, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "B", "ts": 702.871, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "E", "ts": 702.944, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "B", "ts": 702.95, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "E", "ts": 703.023, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 001", "ph": "E", "ts": 703.031, "pid": 2, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 703.033, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 703.037, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 001", "ph": "B", "ts": 703.039, "pid": 2, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 001", "ph": "E", "ts": 703.043, "pid": 2, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 703.045, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 703.049, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 001", "ph": "B", "ts": 703.051, "pid": 2, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "B", "ts": 703.821, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "E", "ts": 928.515, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "B", "ts": 946.947, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "E", "ts": 947.239, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 001", "ph": "E", "ts": 947.265, "pid": 2, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 947.267, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 947.271, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 001", "ph": "B", "ts": 947.273, "pid": 2, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 001", "ph": "E", "ts": 947.277, "pid": 2, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 947.279, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 947.283, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Gelu_f", "cat": "Core 001", "ph": "B", "ts": 947.285, "pid": 2, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Gelu_f", "cat": "Core 001", "ph": "E", "ts": 950.361, "pid": 2, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 950.363, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 950.367, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 001", "ph": "B", "ts": 950.369, "pid": 2, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 001", "ph": "E", "ts": 950.373, "pid": 2, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 950.375, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 950.379, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 001", "ph": "B", "ts": 950.381, "pid": 2, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "B", "ts": 953.455, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "E", "ts": 1178.15, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "B", "ts": 1196.58, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 001", "ph": "E", "ts": 1196.65, "pid": 2, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 001", "ph": "E", "ts": 1196.66, "pid": 2, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 1196.66, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 1196.67, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 001", "ph": "B", "ts": 1196.67, "pid": 2, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 001", "ph": "E", "ts": 1196.67, "pid": 2, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 1196.68, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 1196.68, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 001", "ph": "B", "ts": 1196.68, "pid": 2, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 001", "ph": "E", "ts": 1198.22, "pid": 2, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "thread_name", "ph": "M", "pid": 2, "tid": 3, "args": {"name": "Send_prim"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 1198.22, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 1198.23, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Send_primSEND_REQ", "cat": "Core 001", "ph": "B", "ts": 1198.23, "pid": 2, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Send_primSEND_REQ", "cat": "Core 001", "ph": "E", "ts": 1198.23, "pid": 2, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 1198.24, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 1198.24, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 001", "ph": "B", "ts": 1198.24, "pid": 2, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 001", "ph": "E", "ts": 1198.26, "pid": 2, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 1198.26, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 1198.26, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Send_primSEND_DATA", "cat": "Core 001", "ph": "B", "ts": 1198.26, "pid": 2, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Send_primSEND_DATA", "cat": "Core 001", "ph": "E", "ts": 1222.84, "pid": 2, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 1222.84, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 1222.85, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 001", "ph": "B", "ts": 1222.85, "pid": 2, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 002", "ph": "E", "ts": 1222.85, "pid": 3, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1222.85, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 001", "ph": "E", "ts": 1222.85, "pid": 2, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "B", "ts": 1222.86, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1222.86, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 002", "ph": "B", "ts": 1222.86, "pid": 3, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 001", "ph": "E", "ts": 1222.86, "pid": 2, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 001", "ph": "B", "ts": 1222.86, "pid": 2, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_addr", "cat": "Core 002", "ph": "E", "ts": 1222.86, "pid": 3, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1222.87, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1222.87, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Layernorm_f", "cat": "Core 002", "ph": "B", "ts": 1222.87, "pid": 3, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "thread_name", "ph": "M", "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "B", "ts": 1223.64, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "E", "ts": 1223.71, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "B", "ts": 1223.72, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "E", "ts": 1223.79, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 002", "ph": "E", "ts": 1223.8, "pid": 3, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1223.8, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1223.81, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 002", "ph": "B", "ts": 1223.81, "pid": 3, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 002", "ph": "E", "ts": 1223.81, "pid": 3, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1223.82, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1223.82, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "matmul_forward_pd", "cat": "Core 002", "ph": "B", "ts": 1223.82, "pid": 3, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "B", "ts": 1223.82, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "E", "ts": 1223.82, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "B", "ts": 1223.82, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "E", "ts": 1223.82, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "matmul_forward_pd", "cat": "Core 002", "ph": "E", "ts": 1223.83, "pid": 3, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1223.83, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1223.83, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 002", "ph": "B", "ts": 1223.83, "pid": 3, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 002", "ph": "E", "ts": 1223.84, "pid": 3, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1223.84, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1223.84, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Attention_f_pd", "cat": "Core 002", "ph": "B", "ts": 1223.85, "pid": 3, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Attention_f_pd", "cat": "Core 002", "ph": "E", "ts": 1225.47, "pid": 3, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1225.47, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1225.47, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 002", "ph": "B", "ts": 1225.48, "pid": 3, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 002", "ph": "E", "ts": 1225.48, "pid": 3, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1225.48, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1225.49, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 002", "ph": "B", "ts": 1225.49, "pid": 3, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "B", "ts": 1226.26, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "E", "ts": 1282.43, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "B", "ts": 1287.04, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "E", "ts": 1287.11, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 002", "ph": "E", "ts": 1287.12, "pid": 3, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1287.12, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1287.13, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 002", "ph": "B", "ts": 1287.13, "pid": 3, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 002", "ph": "E", "ts": 1287.13, "pid": 3, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1287.13, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1287.14, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 002", "ph": "B", "ts": 1287.14, "pid": 3, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 002", "ph": "E", "ts": 1288.68, "pid": 3, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1288.68, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1288.69, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 002", "ph": "B", "ts": 1288.69, "pid": 3, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 002", "ph": "E", "ts": 1288.69, "pid": 3, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1288.69, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1288.7, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Layernorm_f", "cat": "Core 002", "ph": "B", "ts": 1288.7, "pid": 3, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "B", "ts": 1289.47, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "E", "ts": 1289.54, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "B", "ts": 1289.55, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "E", "ts": 1289.62, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 002", "ph": "E", "ts": 1289.63, "pid": 3, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1289.63, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1289.64, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 002", "ph": "B", "ts": 1289.64, "pid": 3, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 002", "ph": "E", "ts": 1289.64, "pid": 3, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1289.64, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1289.65, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 002", "ph": "B", "ts": 1289.65, "pid": 3, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "B", "ts": 1290.42, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "E", "ts": 1515.11, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "B", "ts": 1533.55, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "E", "ts": 1533.84, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 002", "ph": "E", "ts": 1533.86, "pid": 3, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1533.87, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1533.87, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 002", "ph": "B", "ts": 1533.87, "pid": 3, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 002", "ph": "E", "ts": 1533.88, "pid": 3, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1533.88, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1533.88, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Gelu_f", "cat": "Core 002", "ph": "B", "ts": 1533.88, "pid": 3, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Gelu_f", "cat": "Core 002", "ph": "E", "ts": 1536.96, "pid": 3, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1536.96, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1536.97, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 002", "ph": "B", "ts": 1536.97, "pid": 3, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 002", "ph": "E", "ts": 1536.97, "pid": 3, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1536.97, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1536.98, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 002", "ph": "B", "ts": 1536.98, "pid": 3, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "B", "ts": 1540.05, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "E", "ts": 1764.75, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "B", "ts": 1783.18, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 002", "ph": "E", "ts": 1783.25, "pid": 3, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 002", "ph": "E", "ts": 1783.26, "pid": 3, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1783.26, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1783.27, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 002", "ph": "B", "ts": 1783.27, "pid": 3, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 002", "ph": "E", "ts": 1783.27, "pid": 3, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1783.28, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1783.28, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 002", "ph": "B", "ts": 1783.28, "pid": 3, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 002", "ph": "E", "ts": 1784.82, "pid": 3, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1784.82, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1784.83, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "thread_name", "ph": "M", "pid": 3, "tid": 3, "args": {"name": "Send_prim"}},
{"name": "Send_primSEND_REQ", "cat": "Core 002", "ph": "B", "ts": 1784.83, "pid": 3, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Send_primSEND_REQ", "cat": "Core 002", "ph": "E", "ts": 1784.83, "pid": 3, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1784.84, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1784.84, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 002", "ph": "B", "ts": 1784.84, "pid": 3, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 002", "ph": "E", "ts": 1784.86, "pid": 3, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1784.86, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1784.86, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Send_primSEND_DATA", "cat": "Core 002", "ph": "B", "ts": 1784.86, "pid": 3, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Send_primSEND_DATA", "cat": "Core 002", "ph": "E", "ts": 1809.44, "pid": 3, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1809.44, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1809.45, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 002", "ph": "B", "ts": 1809.45, "pid": 3, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 003", "ph": "E", "ts": 1809.45, "pid": 4, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 1809.45, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 002", "ph": "E", "ts": 1809.45, "pid": 3, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "B", "ts": 1809.46, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 1809.46, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 003", "ph": "B", "ts": 1809.46, "pid": 4, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 002", "ph": "E", "ts": 1809.46, "pid": 3, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 002", "ph": "B", "ts": 1809.46, "pid": 3, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_addr", "cat": "Core 003", "ph": "E", "ts": 1809.46, "pid": 4, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 1809.47, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 1809.47, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "thread_name", "ph": "M", "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 003", "ph": "B", "ts": 1809.47, "pid": 4, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "B", "ts": 1810.24, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "E", "ts": 1810.31, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "B", "ts": 1810.32, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "E", "ts": 1810.39, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 003", "ph": "E", "ts": 1810.4, "pid": 4, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 1810.4, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 1810.41, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 003", "ph": "B", "ts": 1810.41, "pid": 4, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 003", "ph": "E", "ts": 1810.41, "pid": 4, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 1810.42, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 1810.42, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "matmul_forward_pd", "cat": "Core 003", "ph": "B", "ts": 1810.42, "pid": 4, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "B", "ts": 1810.42, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "E", "ts": 1810.42, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "B", "ts": 1810.42, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "E", "ts": 1810.42, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "matmul_forward_pd", "cat": "Core 003", "ph": "E", "ts": 1810.42, "pid": 4, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 1810.43, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 1810.43, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 003", "ph": "B", "ts": 1810.43, "pid": 4, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 003", "ph": "E", "ts": 1810.44, "pid": 4, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 1810.44, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 1810.44, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Attention_f_pd", "cat": "Core 003", "ph": "B", "ts": 1810.45, "pid": 4, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Attention_f_pd", "cat": "Core 003", "ph": "E", "ts": 1812.07, "pid": 4, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 1812.07, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 1812.07, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 003", "ph": "B", "ts": 1812.08, "pid": 4, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 003", "ph": "E", "ts": 1812.08, "pid": 4, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 1812.08, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 1812.09, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 003", "ph": "B", "ts": 1812.09, "pid": 4, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "B", "ts": 1812.86, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "E", "ts": 1869.03, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "B", "ts": 1873.64, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "E", "ts": 1873.71, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 003", "ph": "E", "ts": 1873.72, "pid": 4, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 1873.72, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 1873.73, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 003", "ph": "B", "ts": 1873.73, "pid": 4, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 003", "ph": "E", "ts": 1873.73, "pid": 4, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 1873.73, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 1873.74, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 003", "ph": "B", "ts": 1873.74, "pid": 4, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 003", "ph": "E", "ts": 1875.28, "pid": 4, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 1875.28, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 1875.29, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 003", "ph": "B", "ts": 1875.29, "pid": 4, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 003", "ph": "E", "ts": 1875.29, "pid": 4, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 1875.29, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 1875.3, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Layernorm_f", "cat": "Core 003", "ph": "B", "ts": 1875.3, "pid": 4, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "B", "ts": 1876.07, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "E", "ts": 1876.14, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "B", "ts": 1876.15, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "E", "ts": 1876.22, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 003", "ph": "E", "ts": 1876.23, "pid": 4, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 1876.23, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 1876.24, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 003", "ph": "B", "ts": 1876.24, "pid": 4, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 003", "ph": "E", "ts": 1876.24, "pid": 4, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 1876.24, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 1876.25, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 003", "ph": "B", "ts": 1876.25, "pid": 4, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "B", "ts": 1877.02, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "E", "ts": 2101.71, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "B", "ts": 2120.15, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "E", "ts": 2120.44, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 003", "ph": "E", "ts": 2120.46, "pid": 4, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 2120.47, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 2120.47, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 003", "ph": "B", "ts": 2120.47, "pid": 4, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 003", "ph": "E", "ts": 2120.48, "pid": 4, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 2120.48, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 2120.48, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Gelu_f", "cat": "Core 003", "ph": "B", "ts": 2120.48, "pid": 4, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Gelu_f", "cat": "Core 003", "ph": "E", "ts": 2123.56, "pid": 4, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 2123.56, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 2123.57, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 003", "ph": "B", "ts": 2123.57, "pid": 4, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 003", "ph": "E", "ts": 2123.57, "pid": 4, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 2123.57, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 2123.58, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 003", "ph": "B", "ts": 2123.58, "pid": 4, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "B", "ts": 2126.65, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "E", "ts": 2351.35, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "B", "ts": 2369.78, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 003", "ph": "E", "ts": 2369.85, "pid": 4, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 003", "ph": "E", "ts": 2369.86, "pid": 4, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 2369.86, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 2369.87, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 003", "ph": "B", "ts": 2369.87, "pid": 4, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 003", "ph": "E", "ts": 2369.87, "pid": 4, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 2369.87, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 2369.88, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 003", "ph": "B", "ts": 2369.88, "pid": 4, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 003", "ph": "E", "ts": 2371.42, "pid": 4, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 2371.42, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "thread_name", "ph": "M", "pid": 4, "tid": 3, "args": {"name": "Send_prim"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 2371.43, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Send_primSEND_REQ", "cat": "Core 003", "ph": "B", "ts": 2371.43, "pid": 4, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Send_primSEND_REQ", "cat": "Core 003", "ph": "E", "ts": 2371.43, "pid": 4, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 2371.43, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 2371.44, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 003", "ph": "B", "ts": 2371.44, "pid": 4, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 003", "ph": "E", "ts": 2371.48, "pid": 4, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 2371.48, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 2371.48, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Send_primSEND_DATA", "cat": "Core 003", "ph": "B", "ts": 2371.49, "pid": 4, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Send_primSEND_DATA", "cat": "Core 003", "ph": "E", "ts": 2396.06, "pid": 4, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 2396.07, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 2396.07, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 003", "ph": "B", "ts": 2396.07, "pid": 4, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Clear_sram", "cat": "Core 003", "ph": "E", "ts": 2396.08, "pid": 4, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "B", "ts": 2396.08, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 003", "ph": "E", "ts": 2396.08, "pid": 4, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 003", "ph": "B", "ts": 2396.08, "pid": 4, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 004", "ph": "E", "ts": 2396.09, "pid": 5, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2396.09, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2396.09, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 004", "ph": "B", "ts": 2396.09, "pid": 5, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 004", "ph": "E", "ts": 2396.1, "pid": 5, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2396.1, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "thread_name", "ph": "M", "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2396.1, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Layernorm_f", "cat": "Core 004", "ph": "B", "ts": 2396.11, "pid": 5, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "B", "ts": 2396.88, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "E", "ts": 2396.95, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "B", "ts": 2396.95, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "E", "ts": 2397.03, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 004", "ph": "E", "ts": 2397.04, "pid": 5, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2397.04, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2397.04, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 004", "ph": "B", "ts": 2397.04, "pid": 5, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 004", "ph": "E", "ts": 2397.05, "pid": 5, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2397.05, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2397.05, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "matmul_forward_pd", "cat": "Core 004", "ph": "B", "ts": 2397.06, "pid": 5, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "B", "ts": 2397.06, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "E", "ts": 2397.06, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "B", "ts": 2397.06, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "E", "ts": 2397.06, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "matmul_forward_pd", "cat": "Core 004", "ph": "E", "ts": 2397.06, "pid": 5, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2397.06, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2397.07, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 004", "ph": "B", "ts": 2397.07, "pid": 5, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 004", "ph": "E", "ts": 2397.07, "pid": 5, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2397.07, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2397.08, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Attention_f_pd", "cat": "Core 004", "ph": "B", "ts": 2397.08, "pid": 5, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Attention_f_pd", "cat": "Core 004", "ph": "E", "ts": 2398.7, "pid": 5, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2398.7, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2398.71, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 004", "ph": "B", "ts": 2398.71, "pid": 5, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 004", "ph": "E", "ts": 2398.71, "pid": 5, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2398.72, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2398.72, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 004", "ph": "B", "ts": 2398.72, "pid": 5, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "B", "ts": 2399.49, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "E", "ts": 2455.66, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "B", "ts": 2460.27, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "E", "ts": 2460.35, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 004", "ph": "E", "ts": 2460.35, "pid": 5, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2460.36, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2460.36, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 004", "ph": "B", "ts": 2460.36, "pid": 5, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 004", "ph": "E", "ts": 2460.37, "pid": 5, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2460.37, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2460.37, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 004", "ph": "B", "ts": 2460.37, "pid": 5, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 004", "ph": "E", "ts": 2461.91, "pid": 5, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2461.92, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2461.92, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 004", "ph": "B", "ts": 2461.92, "pid": 5, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 004", "ph": "E", "ts": 2461.93, "pid": 5, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2461.93, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2461.93, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Layernorm_f", "cat": "Core 004", "ph": "B", "ts": 2461.93, "pid": 5, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "B", "ts": 2462.7, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "E", "ts": 2462.78, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "B", "ts": 2462.78, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "E", "ts": 2462.86, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 004", "ph": "E", "ts": 2462.86, "pid": 5, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2462.87, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2462.87, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 004", "ph": "B", "ts": 2462.87, "pid": 5, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 004", "ph": "E", "ts": 2462.88, "pid": 5, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2462.88, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2462.88, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 004", "ph": "B", "ts": 2462.88, "pid": 5, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "B", "ts": 2463.65, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "E", "ts": 2688.35, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "B", "ts": 2706.78, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "E", "ts": 2707.07, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 004", "ph": "E", "ts": 2707.1, "pid": 5, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2707.1, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2707.1, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 004", "ph": "B", "ts": 2707.11, "pid": 5, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 004", "ph": "E", "ts": 2707.11, "pid": 5, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2707.11, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2707.12, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Gelu_f", "cat": "Core 004", "ph": "B", "ts": 2707.12, "pid": 5, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Gelu_f", "cat": "Core 004", "ph": "E", "ts": 2710.19, "pid": 5, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2710.2, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2710.2, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 004", "ph": "B", "ts": 2710.2, "pid": 5, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 004", "ph": "E", "ts": 2710.21, "pid": 5, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2710.21, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2710.21, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 004", "ph": "B", "ts": 2710.21, "pid": 5, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "B", "ts": 2713.29, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "E", "ts": 2937.98, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "B", "ts": 2956.41, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 004", "ph": "E", "ts": 2956.49, "pid": 5, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 004", "ph": "E", "ts": 2956.5, "pid": 5, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2956.5, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2956.5, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 004", "ph": "B", "ts": 2956.5, "pid": 5, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 004", "ph": "E", "ts": 2956.51, "pid": 5, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2956.51, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2956.51, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 004", "ph": "B", "ts": 2956.52, "pid": 5, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 004", "ph": "E", "ts": 2958.06, "pid": 5, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "thread_name", "ph": "M", "pid": 5, "tid": 3, "args": {"name": "Send_prim"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2958.06, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2958.06, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Send_primSEND_REQ", "cat": "Core 004", "ph": "B", "ts": 2958.06, "pid": 5, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Send_primSEND_REQ", "cat": "Core 004", "ph": "E", "ts": 2958.07, "pid": 5, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2958.07, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2958.07, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 004", "ph": "B", "ts": 2958.08, "pid": 5, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 004", "ph": "E", "ts": 2958.09, "pid": 5, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2958.09, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2958.1, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Send_primSEND_DATA", "cat": "Core 004", "ph": "B", "ts": 2958.1, "pid": 5, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Send_primSEND_DATA", "cat": "Core 004", "ph": "E", "ts": 2982.68, "pid": 5, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2982.68, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2982.68, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 004", "ph": "B", "ts": 2982.68, "pid": 5, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 005", "ph": "E", "ts": 2982.68, "pid": 6, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 2982.69, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 004", "ph": "E", "ts": 2982.69, "pid": 5, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "B", "ts": 2982.69, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 2982.69, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 005", "ph": "B", "ts": 2982.69, "pid": 6, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 004", "ph": "E", "ts": 2982.69, "pid": 5, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 004", "ph": "B", "ts": 2982.7, "pid": 5, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_addr", "cat": "Core 005", "ph": "E", "ts": 2982.7, "pid": 6, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 2982.7, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 2982.7, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Layernorm_f", "cat": "Core 005", "ph": "B", "ts": 2982.71, "pid": 6, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "thread_name", "ph": "M", "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "B", "ts": 2983.48, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "E", "ts": 2983.55, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "B", "ts": 2983.55, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "E", "ts": 2983.63, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 005", "ph": "E", "ts": 2983.64, "pid": 6, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 2983.64, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 2983.64, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 005", "ph": "B", "ts": 2983.64, "pid": 6, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 005", "ph": "E", "ts": 2983.65, "pid": 6, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 2983.65, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 2983.65, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "matmul_forward_pd", "cat": "Core 005", "ph": "B", "ts": 2983.66, "pid": 6, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "B", "ts": 2983.66, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "E", "ts": 2983.66, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "B", "ts": 2983.66, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "E", "ts": 2983.66, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "matmul_forward_pd", "cat": "Core 005", "ph": "E", "ts": 2983.66, "pid": 6, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 2983.66, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 2983.67, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 005", "ph": "B", "ts": 2983.67, "pid": 6, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 005", "ph": "E", "ts": 2983.67, "pid": 6, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 2983.67, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 2983.68, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Attention_f_pd", "cat": "Core 005", "ph": "B", "ts": 2983.68, "pid": 6, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Attention_f_pd", "cat": "Core 005", "ph": "E", "ts": 2985.3, "pid": 6, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 2985.3, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 2985.31, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 005", "ph": "B", "ts": 2985.31, "pid": 6, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 005", "ph": "E", "ts": 2985.31, "pid": 6, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 2985.32, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 2985.32, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 005", "ph": "B", "ts": 2985.32, "pid": 6, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "B", "ts": 2986.09, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "E", "ts": 3042.26, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "B", "ts": 3046.87, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "E", "ts": 3046.95, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 005", "ph": "E", "ts": 3046.95, "pid": 6, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 3046.95, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 3046.96, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 005", "ph": "B", "ts": 3046.96, "pid": 6, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 005", "ph": "E", "ts": 3046.97, "pid": 6, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 3046.97, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 3046.97, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 005", "ph": "B", "ts": 3046.97, "pid": 6, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 005", "ph": "E", "ts": 3048.51, "pid": 6, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 3048.52, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 3048.52, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 005", "ph": "B", "ts": 3048.52, "pid": 6, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 005", "ph": "E", "ts": 3048.53, "pid": 6, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 3048.53, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 3048.53, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Layernorm_f", "cat": "Core 005", "ph": "B", "ts": 3048.53, "pid": 6, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "B", "ts": 3049.3, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "E", "ts": 3049.38, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "B", "ts": 3049.38, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "E", "ts": 3049.46, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 005", "ph": "E", "ts": 3049.46, "pid": 6, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 3049.47, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 3049.47, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 005", "ph": "B", "ts": 3049.47, "pid": 6, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 005", "ph": "E", "ts": 3049.48, "pid": 6, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 3049.48, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 3049.48, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 005", "ph": "B", "ts": 3049.48, "pid": 6, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "B", "ts": 3050.25, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "E", "ts": 3274.95, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "B", "ts": 3293.38, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "E", "ts": 3293.67, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 005", "ph": "E", "ts": 3293.7, "pid": 6, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 3293.7, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 3293.7, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 005", "ph": "B", "ts": 3293.7, "pid": 6, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 005", "ph": "E", "ts": 3293.71, "pid": 6, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 3293.71, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 3293.72, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Gelu_f", "cat": "Core 005", "ph": "B", "ts": 3293.72, "pid": 6, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Gelu_f", "cat": "Core 005", "ph": "E", "ts": 3296.79, "pid": 6, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 3296.8, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 3296.8, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 005", "ph": "B", "ts": 3296.8, "pid": 6, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 005", "ph": "E", "ts": 3296.81, "pid": 6, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 3296.81, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 3296.81, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 005", "ph": "B", "ts": 3296.81, "pid": 6, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "B", "ts": 3299.89, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "E", "ts": 3524.58, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "B", "ts": 3543.01, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 005", "ph": "E", "ts": 3543.09, "pid": 6, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 005", "ph": "E", "ts": 3543.09, "pid": 6, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 3543.1, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 3543.1, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 005", "ph": "B", "ts": 3543.1, "pid": 6, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 005", "ph": "E", "ts": 3543.11, "pid": 6, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 3543.11, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 3543.11, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 005", "ph": "B", "ts": 3543.11, "pid": 6, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 005", "ph": "E", "ts": 3544.65, "pid": 6, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 3544.66, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 3544.66, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "thread_name", "ph": "M", "pid": 6, "tid": 3, "args": {"name": "Send_prim"}},
{"name": "Send_primSEND_REQ", "cat": "Core 005", "ph": "B", "ts": 3544.66, "pid": 6, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Send_primSEND_REQ", "cat": "Core 005", "ph": "E", "ts": 3544.67, "pid": 6, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 3544.67, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 3544.67, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 005", "ph": "B", "ts": 3544.67, "pid": 6, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 005", "ph": "E", "ts": 3544.69, "pid": 6, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 3544.69, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 3544.69, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Send_primSEND_DATA", "cat": "Core 005", "ph": "B", "ts": 3544.7, "pid": 6, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Send_primSEND_DATA", "cat": "Core 005", "ph": "E", "ts": 3569.27, "pid": 6, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 3569.28, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 3569.28, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 005", "ph": "B", "ts": 3569.28, "pid": 6, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 006", "ph": "E", "ts": 3569.28, "pid": 7, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 3569.29, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 005", "ph": "E", "ts": 3569.29, "pid": 6, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "B", "ts": 3569.29, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 3569.29, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 006", "ph": "B", "ts": 3569.29, "pid": 7, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 005", "ph": "E", "ts": 3569.29, "pid": 6, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 005", "ph": "B", "ts": 3569.29, "pid": 6, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_addr", "cat": "Core 006", "ph": "E", "ts": 3569.3, "pid": 7, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 3569.3, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 3569.3, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "thread_name", "ph": "M", "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 006", "ph": "B", "ts": 3569.3, "pid": 7, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "B", "ts": 3570.07, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "E", "ts": 3570.15, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "B", "ts": 3570.15, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "E", "ts": 3570.23, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 006", "ph": "E", "ts": 3570.23, "pid": 7, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 3570.24, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 3570.24, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 006", "ph": "B", "ts": 3570.24, "pid": 7, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 006", "ph": "E", "ts": 3570.25, "pid": 7, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 3570.25, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 3570.25, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "matmul_forward_pd", "cat": "Core 006", "ph": "B", "ts": 3570.25, "pid": 7, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "B", "ts": 3570.26, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "E", "ts": 3570.26, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "B", "ts": 3570.26, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "E", "ts": 3570.26, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "matmul_forward_pd", "cat": "Core 006", "ph": "E", "ts": 3570.26, "pid": 7, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 3570.26, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 3570.26, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 006", "ph": "B", "ts": 3570.27, "pid": 7, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 006", "ph": "E", "ts": 3570.27, "pid": 7, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 3570.27, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 3570.28, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Attention_f_pd", "cat": "Core 006", "ph": "B", "ts": 3570.28, "pid": 7, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Attention_f_pd", "cat": "Core 006", "ph": "E", "ts": 3571.9, "pid": 7, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 3571.9, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 3571.91, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 006", "ph": "B", "ts": 3571.91, "pid": 7, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 006", "ph": "E", "ts": 3571.91, "pid": 7, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 3571.91, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 3571.92, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 006", "ph": "B", "ts": 3571.92, "pid": 7, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "B", "ts": 3572.69, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "E", "ts": 3628.86, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "B", "ts": 3633.47, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "E", "ts": 3633.54, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 006", "ph": "E", "ts": 3633.55, "pid": 7, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 3633.55, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 3633.56, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 006", "ph": "B", "ts": 3633.56, "pid": 7, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 006", "ph": "E", "ts": 3633.56, "pid": 7, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 3633.57, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 3633.57, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 006", "ph": "B", "ts": 3633.57, "pid": 7, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 006", "ph": "E", "ts": 3635.11, "pid": 7, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 3635.11, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 3635.12, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 006", "ph": "B", "ts": 3635.12, "pid": 7, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 006", "ph": "E", "ts": 3635.12, "pid": 7, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 3635.13, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 3635.13, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Layernorm_f", "cat": "Core 006", "ph": "B", "ts": 3635.13, "pid": 7, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "B", "ts": 3635.9, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "E", "ts": 3635.98, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "B", "ts": 3635.98, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "E", "ts": 3636.05, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 006", "ph": "E", "ts": 3636.06, "pid": 7, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 3636.06, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 3636.07, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 006", "ph": "B", "ts": 3636.07, "pid": 7, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 006", "ph": "E", "ts": 3636.07, "pid": 7, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 3636.08, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 3636.08, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 006", "ph": "B", "ts": 3636.08, "pid": 7, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "B", "ts": 3636.85, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "E", "ts": 3861.55, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "B", "ts": 3879.98, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "E", "ts": 3880.27, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 006", "ph": "E", "ts": 3880.3, "pid": 7, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 3880.3, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 3880.3, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 006", "ph": "B", "ts": 3880.3, "pid": 7, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 006", "ph": "E", "ts": 3880.31, "pid": 7, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 3880.31, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 3880.31, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Gelu_f", "cat": "Core 006", "ph": "B", "ts": 3880.32, "pid": 7, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Gelu_f", "cat": "Core 006", "ph": "E", "ts": 3883.39, "pid": 7, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 3883.39, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 3883.4, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 006", "ph": "B", "ts": 3883.4, "pid": 7, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 006", "ph": "E", "ts": 3883.4, "pid": 7, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 3883.41, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 3883.41, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 006", "ph": "B", "ts": 3883.41, "pid": 7, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "B", "ts": 3886.49, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "E", "ts": 4111.18, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "B", "ts": 4129.61, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 006", "ph": "E", "ts": 4129.69, "pid": 7, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 006", "ph": "E", "ts": 4129.69, "pid": 7, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 4129.69, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 4129.7, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 006", "ph": "B", "ts": 4129.7, "pid": 7, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 006", "ph": "E", "ts": 4129.7, "pid": 7, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 4129.71, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 4129.71, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 006", "ph": "B", "ts": 4129.71, "pid": 7, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 006", "ph": "E", "ts": 4131.25, "pid": 7, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 4131.26, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "thread_name", "ph": "M", "pid": 7, "tid": 3, "args": {"name": "Send_prim"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 4131.26, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Send_primSEND_REQ", "cat": "Core 006", "ph": "B", "ts": 4131.26, "pid": 7, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Send_primSEND_REQ", "cat": "Core 006", "ph": "E", "ts": 4131.27, "pid": 7, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 4131.27, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 4131.27, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 006", "ph": "B", "ts": 4131.27, "pid": 7, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 006", "ph": "E", "ts": 4131.29, "pid": 7, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 4131.29, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 4131.29, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Send_primSEND_DATA", "cat": "Core 006", "ph": "B", "ts": 4131.3, "pid": 7, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Send_primSEND_DATA", "cat": "Core 006", "ph": "E", "ts": 4155.87, "pid": 7, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 4155.88, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 4155.88, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 006", "ph": "B", "ts": 4155.88, "pid": 7, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 007", "ph": "E", "ts": 4155.88, "pid": 8, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4155.89, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 006", "ph": "E", "ts": 4155.89, "pid": 7, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "B", "ts": 4155.89, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4155.89, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 007", "ph": "B", "ts": 4155.89, "pid": 8, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 006", "ph": "E", "ts": 4155.89, "pid": 7, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 006", "ph": "B", "ts": 4155.89, "pid": 7, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_addr", "cat": "Core 007", "ph": "E", "ts": 4155.9, "pid": 8, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4155.9, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "thread_name", "ph": "M", "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4155.9, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Layernorm_f", "cat": "Core 007", "ph": "B", "ts": 4155.9, "pid": 8, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "B", "ts": 4156.67, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "E", "ts": 4156.75, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "B", "ts": 4156.75, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "E", "ts": 4156.83, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 007", "ph": "E", "ts": 4156.83, "pid": 8, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4156.84, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4156.84, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 007", "ph": "B", "ts": 4156.84, "pid": 8, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 007", "ph": "E", "ts": 4156.85, "pid": 8, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4156.85, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4156.85, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "matmul_forward_pd", "cat": "Core 007", "ph": "B", "ts": 4156.85, "pid": 8, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "B", "ts": 4156.86, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "E", "ts": 4156.86, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "B", "ts": 4156.86, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "E", "ts": 4156.86, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "matmul_forward_pd", "cat": "Core 007", "ph": "E", "ts": 4156.86, "pid": 8, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4156.86, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4156.86, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 007", "ph": "B", "ts": 4156.86, "pid": 8, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 007", "ph": "E", "ts": 4156.87, "pid": 8, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4156.87, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4156.88, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Attention_f_pd", "cat": "Core 007", "ph": "B", "ts": 4156.88, "pid": 8, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Attention_f_pd", "cat": "Core 007", "ph": "E", "ts": 4158.5, "pid": 8, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4158.5, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4158.51, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 007", "ph": "B", "ts": 4158.51, "pid": 8, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 007", "ph": "E", "ts": 4158.51, "pid": 8, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4158.51, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4158.52, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 007", "ph": "B", "ts": 4158.52, "pid": 8, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "B", "ts": 4159.29, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "E", "ts": 4215.46, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "B", "ts": 4220.07, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "E", "ts": 4220.14, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 007", "ph": "E", "ts": 4220.15, "pid": 8, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4220.15, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4220.16, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 007", "ph": "B", "ts": 4220.16, "pid": 8, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 007", "ph": "E", "ts": 4220.16, "pid": 8, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4220.17, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4220.17, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 007", "ph": "B", "ts": 4220.17, "pid": 8, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 007", "ph": "E", "ts": 4221.71, "pid": 8, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4221.71, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4221.72, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 007", "ph": "B", "ts": 4221.72, "pid": 8, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 007", "ph": "E", "ts": 4221.72, "pid": 8, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4221.73, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4221.73, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Layernorm_f", "cat": "Core 007", "ph": "B", "ts": 4221.73, "pid": 8, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "B", "ts": 4222.5, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "E", "ts": 4222.57, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "B", "ts": 4222.58, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "E", "ts": 4222.65, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 007", "ph": "E", "ts": 4222.66, "pid": 8, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4222.66, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4222.67, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 007", "ph": "B", "ts": 4222.67, "pid": 8, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 007", "ph": "E", "ts": 4222.67, "pid": 8, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4222.68, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4222.68, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 007", "ph": "B", "ts": 4222.68, "pid": 8, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "B", "ts": 4223.45, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "E", "ts": 4448.15, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "B", "ts": 4466.58, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "E", "ts": 4466.87, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 007", "ph": "E", "ts": 4466.9, "pid": 8, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4466.9, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4466.9, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 007", "ph": "B", "ts": 4466.9, "pid": 8, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 007", "ph": "E", "ts": 4466.91, "pid": 8, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4466.91, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4466.91, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Gelu_f", "cat": "Core 007", "ph": "B", "ts": 4466.91, "pid": 8, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Gelu_f", "cat": "Core 007", "ph": "E", "ts": 4469.99, "pid": 8, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4469.99, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4470, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 007", "ph": "B", "ts": 4470, "pid": 8, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 007", "ph": "E", "ts": 4470, "pid": 8, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4470.01, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4470.01, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 007", "ph": "B", "ts": 4470.01, "pid": 8, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "B", "ts": 4473.09, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "E", "ts": 4697.78, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "B", "ts": 4716.21, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 007", "ph": "E", "ts": 4716.28, "pid": 8, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 007", "ph": "E", "ts": 4716.29, "pid": 8, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4716.29, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4716.3, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 007", "ph": "B", "ts": 4716.3, "pid": 8, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 007", "ph": "E", "ts": 4716.3, "pid": 8, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4716.31, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4716.31, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 007", "ph": "B", "ts": 4716.31, "pid": 8, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 007", "ph": "E", "ts": 4717.85, "pid": 8, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "thread_name", "ph": "M", "pid": 8, "tid": 3, "args": {"name": "Send_prim"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4717.85, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4717.86, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Send_primSEND_REQ", "cat": "Core 007", "ph": "B", "ts": 4717.86, "pid": 8, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Send_primSEND_REQ", "cat": "Core 007", "ph": "E", "ts": 4717.86, "pid": 8, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4717.87, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4717.87, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 007", "ph": "B", "ts": 4717.87, "pid": 8, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 007", "ph": "E", "ts": 4717.91, "pid": 8, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4717.91, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4717.92, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Send_primSEND_DATA", "cat": "Core 007", "ph": "B", "ts": 4717.92, "pid": 8, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Send_primSEND_DATA", "cat": "Core 007", "ph": "E", "ts": 4742.5, "pid": 8, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4742.5, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4742.5, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 007", "ph": "B", "ts": 4742.5, "pid": 8, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Clear_sram", "cat": "Core 007", "ph": "E", "ts": 4742.51, "pid": 8, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "B", "ts": 4742.51, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 007", "ph": "E", "ts": 4742.51, "pid": 8, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 007", "ph": "B", "ts": 4742.52, "pid": 8, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 008", "ph": "E", "ts": 4742.52, "pid": 9, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 4742.52, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 4742.52, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 008", "ph": "B", "ts": 4742.53, "pid": 9, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 008", "ph": "E", "ts": 4742.53, "pid": 9, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 4742.53, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 4742.54, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Layernorm_f", "cat": "Core 008", "ph": "B", "ts": 4742.54, "pid": 9, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "thread_name", "ph": "M", "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "B", "ts": 4743.31, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "E", "ts": 4743.38, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "B", "ts": 4743.39, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "E", "ts": 4743.46, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 008", "ph": "E", "ts": 4743.47, "pid": 9, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 4743.47, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 4743.47, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 008", "ph": "B", "ts": 4743.48, "pid": 9, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 008", "ph": "E", "ts": 4743.48, "pid": 9, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 4743.48, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 4743.49, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "matmul_forward_pd", "cat": "Core 008", "ph": "B", "ts": 4743.49, "pid": 9, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "B", "ts": 4743.49, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "E", "ts": 4743.49, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "B", "ts": 4743.49, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "E", "ts": 4743.49, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "matmul_forward_pd", "cat": "Core 008", "ph": "E", "ts": 4743.49, "pid": 9, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 4743.49, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 4743.5, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 008", "ph": "B", "ts": 4743.5, "pid": 9, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 008", "ph": "E", "ts": 4743.5, "pid": 9, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 4743.51, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 4743.51, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Attention_f_pd", "cat": "Core 008", "ph": "B", "ts": 4743.51, "pid": 9, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Attention_f_pd", "cat": "Core 008", "ph": "E", "ts": 4745.13, "pid": 9, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 4745.14, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 4745.14, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 008", "ph": "B", "ts": 4745.14, "pid": 9, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 008", "ph": "E", "ts": 4745.15, "pid": 9, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 4745.15, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 4745.15, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 008", "ph": "B", "ts": 4745.15, "pid": 9, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "B", "ts": 4745.92, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "E", "ts": 4802.1, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "B", "ts": 4806.71, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "E", "ts": 4806.78, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 008", "ph": "E", "ts": 4806.79, "pid": 9, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 4806.79, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 4806.79, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 008", "ph": "B", "ts": 4806.79, "pid": 9, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 008", "ph": "E", "ts": 4806.8, "pid": 9, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 4806.8, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 4806.8, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 008", "ph": "B", "ts": 4806.81, "pid": 9, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 008", "ph": "E", "ts": 4808.35, "pid": 9, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 4808.35, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 4808.35, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 008", "ph": "B", "ts": 4808.35, "pid": 9, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 008", "ph": "E", "ts": 4808.36, "pid": 9, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 4808.36, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 4808.36, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Layernorm_f", "cat": "Core 008", "ph": "B", "ts": 4808.37, "pid": 9, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "B", "ts": 4809.14, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "E", "ts": 4809.21, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "B", "ts": 4809.22, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "E", "ts": 4809.29, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 008", "ph": "E", "ts": 4809.3, "pid": 9, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 4809.3, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 4809.3, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 008", "ph": "B", "ts": 4809.3, "pid": 9, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 008", "ph": "E", "ts": 4809.31, "pid": 9, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 4809.31, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 4809.31, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 008", "ph": "B", "ts": 4809.32, "pid": 9, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "B", "ts": 4810.09, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "E", "ts": 5034.78, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "B", "ts": 5053.21, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "E", "ts": 5053.5, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 008", "ph": "E", "ts": 5053.53, "pid": 9, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 5053.53, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 5053.54, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 008", "ph": "B", "ts": 5053.54, "pid": 9, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 008", "ph": "E", "ts": 5053.54, "pid": 9, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 5053.54, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 5053.55, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Gelu_f", "cat": "Core 008", "ph": "B", "ts": 5053.55, "pid": 9, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Gelu_f", "cat": "Core 008", "ph": "E", "ts": 5056.63, "pid": 9, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 5056.63, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 5056.63, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 008", "ph": "B", "ts": 5056.63, "pid": 9, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 008", "ph": "E", "ts": 5056.64, "pid": 9, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 5056.64, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 5056.64, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 008", "ph": "B", "ts": 5056.65, "pid": 9, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "B", "ts": 5059.72, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "E", "ts": 5284.41, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "B", "ts": 5302.85, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 008", "ph": "E", "ts": 5302.92, "pid": 9, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 008", "ph": "E", "ts": 5302.93, "pid": 9, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 5302.93, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 5302.93, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 008", "ph": "B", "ts": 5302.94, "pid": 9, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 008", "ph": "E", "ts": 5302.94, "pid": 9, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 5302.94, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 5302.95, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 008", "ph": "B", "ts": 5302.95, "pid": 9, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 008", "ph": "E", "ts": 5304.49, "pid": 9, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 5304.49, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 5304.49, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "thread_name", "ph": "M", "pid": 9, "tid": 3, "args": {"name": "Send_prim"}},
{"name": "Send_primSEND_REQ", "cat": "Core 008", "ph": "B", "ts": 5304.49, "pid": 9, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Send_primSEND_REQ", "cat": "Core 008", "ph": "E", "ts": 5304.5, "pid": 9, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 5304.5, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 5304.51, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 008", "ph": "B", "ts": 5304.51, "pid": 9, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 008", "ph": "E", "ts": 5304.52, "pid": 9, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 5304.52, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 5304.53, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Send_primSEND_DATA", "cat": "Core 008", "ph": "B", "ts": 5304.53, "pid": 9, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Send_primSEND_DATA", "cat": "Core 008", "ph": "E", "ts": 5329.11, "pid": 9, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 5329.11, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 5329.11, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 008", "ph": "B", "ts": 5329.12, "pid": 9, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 009", "ph": "E", "ts": 5329.12, "pid": 10, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5329.12, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 008", "ph": "E", "ts": 5329.12, "pid": 9, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "B", "ts": 5329.12, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5329.12, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 009", "ph": "B", "ts": 5329.13, "pid": 10, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 008", "ph": "E", "ts": 5329.13, "pid": 9, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 008", "ph": "B", "ts": 5329.13, "pid": 9, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_addr", "cat": "Core 009", "ph": "E", "ts": 5329.13, "pid": 10, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5329.13, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5329.14, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "thread_name", "ph": "M", "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 009", "ph": "B", "ts": 5329.14, "pid": 10, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "B", "ts": 5329.91, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "E", "ts": 5329.98, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "B", "ts": 5329.99, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "E", "ts": 5330.06, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 009", "ph": "E", "ts": 5330.07, "pid": 10, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5330.07, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5330.07, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 009", "ph": "B", "ts": 5330.07, "pid": 10, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 009", "ph": "E", "ts": 5330.08, "pid": 10, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5330.08, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5330.09, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "matmul_forward_pd", "cat": "Core 009", "ph": "B", "ts": 5330.09, "pid": 10, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "B", "ts": 5330.09, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "E", "ts": 5330.09, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "B", "ts": 5330.09, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "E", "ts": 5330.09, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "matmul_forward_pd", "cat": "Core 009", "ph": "E", "ts": 5330.09, "pid": 10, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5330.09, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5330.1, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 009", "ph": "B", "ts": 5330.1, "pid": 10, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 009", "ph": "E", "ts": 5330.1, "pid": 10, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5330.11, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5330.11, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Attention_f_pd", "cat": "Core 009", "ph": "B", "ts": 5330.11, "pid": 10, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Attention_f_pd", "cat": "Core 009", "ph": "E", "ts": 5331.73, "pid": 10, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5331.74, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5331.74, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 009", "ph": "B", "ts": 5331.74, "pid": 10, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 009", "ph": "E", "ts": 5331.75, "pid": 10, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5331.75, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5331.75, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 009", "ph": "B", "ts": 5331.75, "pid": 10, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "B", "ts": 5332.52, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "E", "ts": 5388.7, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "B", "ts": 5393.3, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "E", "ts": 5393.38, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 009", "ph": "E", "ts": 5393.39, "pid": 10, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5393.39, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5393.39, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 009", "ph": "B", "ts": 5393.39, "pid": 10, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 009", "ph": "E", "ts": 5393.4, "pid": 10, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5393.4, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5393.4, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 009", "ph": "B", "ts": 5393.41, "pid": 10, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 009", "ph": "E", "ts": 5394.95, "pid": 10, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5394.95, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5394.95, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 009", "ph": "B", "ts": 5394.95, "pid": 10, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 009", "ph": "E", "ts": 5394.96, "pid": 10, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5394.96, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5394.96, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Layernorm_f", "cat": "Core 009", "ph": "B", "ts": 5394.97, "pid": 10, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "B", "ts": 5395.74, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "E", "ts": 5395.81, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "B", "ts": 5395.81, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "E", "ts": 5395.89, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 009", "ph": "E", "ts": 5395.9, "pid": 10, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5395.9, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5395.9, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 009", "ph": "B", "ts": 5395.9, "pid": 10, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 009", "ph": "E", "ts": 5395.91, "pid": 10, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5395.91, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5395.91, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 009", "ph": "B", "ts": 5395.91, "pid": 10, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "B", "ts": 5396.69, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "E", "ts": 5621.38, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "B", "ts": 5639.81, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "E", "ts": 5640.1, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 009", "ph": "E", "ts": 5640.13, "pid": 10, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5640.13, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5640.14, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 009", "ph": "B", "ts": 5640.14, "pid": 10, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 009", "ph": "E", "ts": 5640.14, "pid": 10, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5640.14, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5640.15, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Gelu_f", "cat": "Core 009", "ph": "B", "ts": 5640.15, "pid": 10, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Gelu_f", "cat": "Core 009", "ph": "E", "ts": 5643.23, "pid": 10, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5643.23, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5643.23, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 009", "ph": "B", "ts": 5643.23, "pid": 10, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 009", "ph": "E", "ts": 5643.24, "pid": 10, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5643.24, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5643.24, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 009", "ph": "B", "ts": 5643.25, "pid": 10, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "B", "ts": 5646.32, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "E", "ts": 5871.01, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "B", "ts": 5889.44, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 009", "ph": "E", "ts": 5889.52, "pid": 10, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 009", "ph": "E", "ts": 5889.53, "pid": 10, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5889.53, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5889.53, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 009", "ph": "B", "ts": 5889.53, "pid": 10, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 009", "ph": "E", "ts": 5889.54, "pid": 10, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5889.54, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5889.54, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 009", "ph": "B", "ts": 5889.55, "pid": 10, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 009", "ph": "E", "ts": 5891.09, "pid": 10, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5891.09, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "thread_name", "ph": "M", "pid": 10, "tid": 3, "args": {"name": "Send_prim"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5891.09, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Send_primSEND_REQ", "cat": "Core 009", "ph": "B", "ts": 5891.09, "pid": 10, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Send_primSEND_REQ", "cat": "Core 009", "ph": "E", "ts": 5891.1, "pid": 10, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5891.1, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5891.1, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 009", "ph": "B", "ts": 5891.11, "pid": 10, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 009", "ph": "E", "ts": 5891.12, "pid": 10, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5891.12, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5891.13, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Send_primSEND_DATA", "cat": "Core 009", "ph": "B", "ts": 5891.13, "pid": 10, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Send_primSEND_DATA", "cat": "Core 009", "ph": "E", "ts": 5915.71, "pid": 10, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5915.71, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5915.71, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 009", "ph": "B", "ts": 5915.71, "pid": 10, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 010", "ph": "E", "ts": 5915.72, "pid": 11, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 5915.72, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 009", "ph": "E", "ts": 5915.72, "pid": 10, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "B", "ts": 5915.72, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 5915.72, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 010", "ph": "B", "ts": 5915.72, "pid": 11, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 009", "ph": "E", "ts": 5915.72, "pid": 10, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 009", "ph": "B", "ts": 5915.73, "pid": 10, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_addr", "cat": "Core 010", "ph": "E", "ts": 5915.73, "pid": 11, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 5915.73, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "thread_name", "ph": "M", "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 5915.73, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Layernorm_f", "cat": "Core 010", "ph": "B", "ts": 5915.74, "pid": 11, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "B", "ts": 5916.51, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "E", "ts": 5916.58, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "B", "ts": 5916.59, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "E", "ts": 5916.66, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 010", "ph": "E", "ts": 5916.67, "pid": 11, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 5916.67, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 5916.67, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 010", "ph": "B", "ts": 5916.67, "pid": 11, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 010", "ph": "E", "ts": 5916.68, "pid": 11, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 5916.68, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 5916.68, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "matmul_forward_pd", "cat": "Core 010", "ph": "B", "ts": 5916.69, "pid": 11, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "B", "ts": 5916.69, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "E", "ts": 5916.69, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "B", "ts": 5916.69, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "E", "ts": 5916.69, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "matmul_forward_pd", "cat": "Core 010", "ph": "E", "ts": 5916.69, "pid": 11, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 5916.69, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 5916.7, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 010", "ph": "B", "ts": 5916.7, "pid": 11, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 010", "ph": "E", "ts": 5916.7, "pid": 11, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 5916.7, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 5916.71, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Attention_f_pd", "cat": "Core 010", "ph": "B", "ts": 5916.71, "pid": 11, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Attention_f_pd", "cat": "Core 010", "ph": "E", "ts": 5918.33, "pid": 11, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 5918.33, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 5918.34, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 010", "ph": "B", "ts": 5918.34, "pid": 11, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 010", "ph": "E", "ts": 5918.34, "pid": 11, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 5918.35, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 5918.35, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 010", "ph": "B", "ts": 5918.35, "pid": 11, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "B", "ts": 5919.12, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "E", "ts": 5975.3, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "B", "ts": 5979.9, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "E", "ts": 5979.98, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 010", "ph": "E", "ts": 5979.98, "pid": 11, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 5979.99, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 5979.99, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 010", "ph": "B", "ts": 5979.99, "pid": 11, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 010", "ph": "E", "ts": 5980, "pid": 11, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 5980, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 5980, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 010", "ph": "B", "ts": 5980, "pid": 11, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 010", "ph": "E", "ts": 5981.54, "pid": 11, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 5981.55, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 5981.55, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 010", "ph": "B", "ts": 5981.55, "pid": 11, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 010", "ph": "E", "ts": 5981.56, "pid": 11, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 5981.56, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 5981.56, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Layernorm_f", "cat": "Core 010", "ph": "B", "ts": 5981.56, "pid": 11, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "B", "ts": 5982.33, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "E", "ts": 5982.41, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "B", "ts": 5982.41, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "E", "ts": 5982.49, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 010", "ph": "E", "ts": 5982.49, "pid": 11, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 5982.5, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 5982.5, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 010", "ph": "B", "ts": 5982.5, "pid": 11, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 010", "ph": "E", "ts": 5982.51, "pid": 11, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 5982.51, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 5982.51, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 010", "ph": "B", "ts": 5982.51, "pid": 11, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "B", "ts": 5983.28, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "E", "ts": 6207.98, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "B", "ts": 6226.41, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "E", "ts": 6226.7, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 010", "ph": "E", "ts": 6226.73, "pid": 11, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 6226.73, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 6226.73, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 010", "ph": "B", "ts": 6226.74, "pid": 11, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 010", "ph": "E", "ts": 6226.74, "pid": 11, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 6226.74, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 6226.75, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Gelu_f", "cat": "Core 010", "ph": "B", "ts": 6226.75, "pid": 11, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Gelu_f", "cat": "Core 010", "ph": "E", "ts": 6229.82, "pid": 11, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 6229.83, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 6229.83, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 010", "ph": "B", "ts": 6229.83, "pid": 11, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 010", "ph": "E", "ts": 6229.84, "pid": 11, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 6229.84, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 6229.84, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 010", "ph": "B", "ts": 6229.84, "pid": 11, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "B", "ts": 6232.92, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "E", "ts": 6457.61, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "B", "ts": 6476.04, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 010", "ph": "E", "ts": 6476.12, "pid": 11, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 010", "ph": "E", "ts": 6476.12, "pid": 11, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 6476.13, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 6476.13, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 010", "ph": "B", "ts": 6476.13, "pid": 11, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 010", "ph": "E", "ts": 6476.14, "pid": 11, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 6476.14, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 6476.14, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 010", "ph": "B", "ts": 6476.15, "pid": 11, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 010", "ph": "E", "ts": 6477.69, "pid": 11, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "thread_name", "ph": "M", "pid": 11, "tid": 3, "args": {"name": "Send_prim"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 6477.69, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 6477.69, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Send_primSEND_REQ", "cat": "Core 010", "ph": "B", "ts": 6477.69, "pid": 11, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Send_primSEND_REQ", "cat": "Core 010", "ph": "E", "ts": 6477.7, "pid": 11, "tid": 3, "args": {"name": "Send_primSEND_REQ"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 6477.7, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 6477.7, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 010", "ph": "B", "ts": 6477.7, "pid": 11, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Receive_primRECV_ACK", "cat": "Core 010", "ph": "E", "ts": 6477.72, "pid": 11, "tid": 0, "args": {"name": "Receive_primRECV_ACK"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 6477.72, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 6477.73, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Send_primSEND_DATA", "cat": "Core 010", "ph": "B", "ts": 6477.73, "pid": 11, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Send_primSEND_DATA", "cat": "Core 010", "ph": "E", "ts": 6502.31, "pid": 11, "tid": 3, "args": {"name": "Send_primSEND_DATA"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 6502.31, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 6502.31, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 010", "ph": "B", "ts": 6502.31, "pid": 11, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 011", "ph": "E", "ts": 6502.32, "pid": 12, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 6502.32, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 010", "ph": "E", "ts": 6502.32, "pid": 11, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "B", "ts": 6502.32, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 6502.32, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 011", "ph": "B", "ts": 6502.32, "pid": 12, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 010", "ph": "E", "ts": 6502.32, "pid": 11, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Receive_primRECV_DATA", "cat": "Core 010", "ph": "B", "ts": 6502.33, "pid": 11, "tid": 0, "args": {"name": "Receive_primRECV_DATA"}},
{"name": "Set_addr", "cat": "Core 011", "ph": "E", "ts": 6502.33, "pid": 12, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 6502.33, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 6502.33, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Layernorm_f", "cat": "Core 011", "ph": "B", "ts": 6502.34, "pid": 12, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "thread_name", "ph": "M", "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "B", "ts": 6503.11, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "E", "ts": 6503.18, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "B", "ts": 6503.18, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "E", "ts": 6503.26, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 011", "ph": "E", "ts": 6503.27, "pid": 12, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 6503.27, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 6503.27, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 011", "ph": "B", "ts": 6503.27, "pid": 12, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 011", "ph": "E", "ts": 6503.28, "pid": 12, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 6503.28, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 6503.28, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "matmul_forward_pd", "cat": "Core 011", "ph": "B", "ts": 6503.28, "pid": 12, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "B", "ts": 6503.29, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "E", "ts": 6503.29, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "B", "ts": 6503.29, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "E", "ts": 6503.29, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "matmul_forward_pd", "cat": "Core 011", "ph": "E", "ts": 6503.29, "pid": 12, "tid": 1, "args": {"name": "matmul_forward_pd"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 6503.29, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 6503.3, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 011", "ph": "B", "ts": 6503.3, "pid": 12, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 011", "ph": "E", "ts": 6503.3, "pid": 12, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 6503.3, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 6503.31, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Attention_f_pd", "cat": "Core 011", "ph": "B", "ts": 6503.31, "pid": 12, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Attention_f_pd", "cat": "Core 011", "ph": "E", "ts": 6504.93, "pid": 12, "tid": 1, "args": {"name": "Attention_f_pd"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 6504.93, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 6504.94, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 011", "ph": "B", "ts": 6504.94, "pid": 12, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 011", "ph": "E", "ts": 6504.94, "pid": 12, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 6504.95, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 6504.95, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 011", "ph": "B", "ts": 6504.95, "pid": 12, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "B", "ts": 6505.72, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "E", "ts": 6561.89, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "B", "ts": 6566.5, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "E", "ts": 6566.58, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 011", "ph": "E", "ts": 6566.58, "pid": 12, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 6566.59, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 6566.59, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 011", "ph": "B", "ts": 6566.59, "pid": 12, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 011", "ph": "E", "ts": 6566.6, "pid": 12, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 6566.6, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 6566.6, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 011", "ph": "B", "ts": 6566.6, "pid": 12, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 011", "ph": "E", "ts": 6568.14, "pid": 12, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 6568.15, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 6568.15, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 011", "ph": "B", "ts": 6568.15, "pid": 12, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 011", "ph": "E", "ts": 6568.16, "pid": 12, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 6568.16, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 6568.16, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Layernorm_f", "cat": "Core 011", "ph": "B", "ts": 6568.16, "pid": 12, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "B", "ts": 6568.93, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "E", "ts": 6569.01, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "B", "ts": 6569.01, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "E", "ts": 6569.09, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Layernorm_f", "cat": "Core 011", "ph": "E", "ts": 6569.09, "pid": 12, "tid": 1, "args": {"name": "Layernorm_f"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 6569.1, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 6569.1, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 011", "ph": "B", "ts": 6569.1, "pid": 12, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 011", "ph": "E", "ts": 6569.11, "pid": 12, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 6569.11, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 6569.11, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 011", "ph": "B", "ts": 6569.11, "pid": 12, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "B", "ts": 6569.88, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "E", "ts": 6794.58, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "B", "ts": 6813.01, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "E", "ts": 6813.3, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 011", "ph": "E", "ts": 6813.33, "pid": 12, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 6813.33, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 6813.33, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 011", "ph": "B", "ts": 6813.34, "pid": 12, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 011", "ph": "E", "ts": 6813.34, "pid": 12, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 6813.34, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 6813.35, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Gelu_f", "cat": "Core 011", "ph": "B", "ts": 6813.35, "pid": 12, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Gelu_f", "cat": "Core 011", "ph": "E", "ts": 6816.42, "pid": 12, "tid": 1, "args": {"name": "Gelu_f"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 6816.43, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 6816.43, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 011", "ph": "B", "ts": 6816.43, "pid": 12, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 011", "ph": "E", "ts": 6816.44, "pid": 12, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 6816.44, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 6816.44, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Matmul_f", "cat": "Core 011", "ph": "B", "ts": 6816.44, "pid": 12, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "B", "ts": 6819.52, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "E", "ts": 7044.21, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "B", "ts": 7062.64, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "R_Dram", "cat": "Core 011", "ph": "E", "ts": 7062.72, "pid": 12, "tid": 2, "args": {"name": "R_Dram"}},
{"name": "Matmul_f", "cat": "Core 011", "ph": "E", "ts": 7062.72, "pid": 12, "tid": 1, "args": {"name": "Matmul_f"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 7062.73, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 7062.73, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_addr", "cat": "Core 011", "ph": "B", "ts": 7062.73, "pid": 12, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_addr", "cat": "Core 011", "ph": "E", "ts": 7062.74, "pid": 12, "tid": 1, "args": {"name": "Set_addr"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 7062.74, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 7062.74, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Residual_f", "cat": "Core 011", "ph": "B", "ts": 7062.74, "pid": 12, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Residual_f", "cat": "Core 011", "ph": "E", "ts": 7064.28, "pid": 12, "tid": 1, "args": {"name": "Residual_f"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 7064.29, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 7064.29, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "thread_name", "ph": "M", "pid": 12, "tid": 3, "args": {"name": "Send_prim"}},
{"name": "Send_primSEND_DONE", "cat": "Core 011", "ph": "B", "ts": 7064.29, "pid": 12, "tid": 3, "args": {"name": "Send_primSEND_DONE"}},
{"name": "Send_primSEND_DONE", "cat": "Core 011", "ph": "E", "ts": 7064.3, "pid": 12, "tid": 3, "args": {"name": "Send_primSEND_DONE"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 7064.3, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "E", "ts": 7064.3, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}},
{"name": "Clear_sram", "cat": "Core 011", "ph": "B", "ts": 7064.3, "pid": 12, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Clear_sram", "cat": "Core 011", "ph": "E", "ts": 7064.31, "pid": 12, "tid": 1, "args": {"name": "Clear_sram"}},
{"name": "Set_batch", "cat": "Core 011", "ph": "B", "ts": 7064.31, "pid": 12, "tid": 1, "args": {"name": "Set_batch"}}]
}