<module name="PRU_ICSSG0_PA_STAT_WRAP_PA_SLV" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ICSSG_PA_STAT_REVID" acronym="ICSSG_PA_STAT_REVID" offset="0x0" page = "2" width="32" description="Return to the . The Revision Register contains the ID and revision information.">
    <bitfield id="REVID" width="32" begin="31" end="0" resetval="0x0EF50100" description="Module ID and revision information." range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_PA_STAT_SRESET" acronym="ICSSG_PA_STAT_SRESET" offset="0x4" page = "2" width="32" description="Return to the . The Soft Reset Register is written in order to clear the contents of all statistics.">
    <bitfield id="TRIGGER" width="32" begin="31" end="0" resetval="0x0" description="Writing anything to this field causes the command FIFOs to be emptied, all statistics to be cleared and all bit masks to be reset to 1. The write to this register will be acknowledged (wready will be asserted) after the reset process is completed." range="" rwaccess="W"/>
  </register>
  <register id="ICSSG_PA_STAT_EAC" acronym="ICSSG_PA_STAT_EAC" offset="0x8" page = "2" width="32" description="Return to the . The register contains the enable for the engine and controls the allocation of 64-bit counters in the memory. It is possible to configure the engine to only have 32-bit counters by setting the 64-bit cnt field to zero.">
    <bitfield id="ENABLE" width="1" begin="31" end="31" resetval="0x0" description="Enables stat engine. If the module is not in enabled state, no stats increment is processed and both input and output streaming interfaces are disabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0xX" description="Always read as 0. Writes have no effect." range="" rwaccess="RW"/>
    <bitfield id="CNT" width="14" begin="13" end="0" resetval="0x200" description="Defines the number of 64-bit counters in the memory (must be even number). If this number multiplied by 8-byte is less than 4KB (stats memory space), then the remaining space is allocated for 32-bit counters." range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_PA_STAT_TCTL" acronym="ICSSG_PA_STAT_TCTL" offset="0x10" page = "2" width="32" description="Return to the . The Control Timer Register controls a 16-bit timer.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="Always read as 0. Writes have no effect." range="" rwaccess="RW"/>
    <bitfield id="CLK_EN" width="1" begin="15" end="15" resetval="0x0" description="0 = Disable prescaler 1 = Enable prescaler" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="Always read as 0. Writes have no effect." range="" rwaccess="RW"/>
    <bitfield id="PRE_VAL" width="4" begin="5" end="2" resetval="0x0" description="0000 Divide by 2 0001 Divide by 4 0010 Divide by 8 0011 Divide by 16 0100 Divide by 32 0101 Divide by 64 0110 Divide by 128 0111 Divide by 256 1000 Divide by 512 1001 Divide by 1024 1010 Divide by 2048 1011 Divide by 1024 1100 Divide by 8192 1101 Disable timer 1110 Disable timer 1111 Disable timer" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0xX" description="Always read as 0. Writes have no effect." range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_PA_STAT_TLD" acronym="ICSSG_PA_STAT_TLD" offset="0x14" page = "2" width="32" description="Return to the . The Load Timer Register contains the starting count down value for the 16-bit timer. This register should be written with some value before the timer is started by write on the timer control register.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="Always read as 0. Writes have no effect." range="" rwaccess="RW"/>
    <bitfield id="LOAD_VAL" width="16" begin="15" end="0" resetval="0x0" description="16-bit timer value." range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_PA_STAT_TVL" acronym="ICSSG_PA_STAT_TVL" offset="0x18" page = "2" width="32" description="Return to the . The Timer Value Register contains the current value of the timer.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="Always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="CUR_VAL" width="16" begin="15" end="0" resetval="0x0" description="Current value of the 16-bit timer." range="" rwaccess="R"/>
  </register>
</module>
