---
outline: 2
---

# Unidade Lógia Aritmética <Badge type="info" text="RV32I_ALU.vhd"/>

::: danger TO DO

Diagrama de portas

:::

[Ver código fonte](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/RV32I_ALU.vhd).

## Interface genérica

::: danger TO DO

Work in progress.

:::

## Interface de portas

::: danger TO DO

Work in progress.

:::

## Diagrama RTL

::: danger TO DO

Diagrama a nível de registradores

:::

## Casos de teste

`test_RV32I_ALU.py`.
[Ver código fonte](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_RV32I_ALU.py).

::: danger TO DO

Work in progress.

:::
