[INSTR [and]
    [[ENTRY [reg] [imm]]
        [[rex 0x8] [opc 0x81] [ext 0x4] [dst r_m] [src imm]]
    ]
    [[ENTRY [mem] [imm]]
        [[rex 0x8] [opc 0x81] [ext 0x4] [dst r_m] [src imm]]
    ]
    [[ENTRY [reg] [reg]]
        [[rex 0x8] [opc 0x21] [dst r_m] [src reg]]
    ]
    [[ENTRY [mem] [reg]]
        [[rex 0x8] [opc 0x21] [dst r_m] [src reg]]
    ]
    [[ENTRY [reg] [mem]]
        [[rex 0x8] [opc 0x23] [dst reg] [src r_m]]
    ]
]
