#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x22ece30 .scope module, "Tracktest" "Tracktest" 2 47;
 .timescale 0 0;
v0x23b5e20_0 .var "Acquired", 0 0;
v0x23b5ed0_0 .var "Acquired_CodePhase", 10 0;
v0x23b5f80_0 .var "Acquired_PRN", 4 0;
v0x23b6430_0 .var "Acquired_phase_per_sample", 31 0;
v0x23b64b0_0 .var "clk", 0 0;
v0x23b6530_0 .var "reset", 0 0;
S_0x22f30c0 .scope module, "u0" "Track" 2 71, 2 76, S_0x22ece30;
 .timescale 0 0;
P_0x238b598 .param/real "Crltr_scale" 2 113, Cr<m4dba76e116185800gfab>; value=1.44780e-07
P_0x238b5c0 .param/real "Mag_net_scale" 2 114, Cr<m5e66cd41ba7f6800gfaa>; value=8.79183e-08
P_0x238b5e8 .param/l "blk_size_log2" 2 79, +C4<01011>;
P_0x238b610 .param/l "code_err_iter" 2 432, +C4<0100000>;
P_0x238b638 .param/l "code_err_wdth" 2 431, +C4<0100000>;
P_0x238b660 .param/l "code_length" 2 80, +C4<01111111111>;
P_0x238b688 .param/l "code_length_log2" 2 89, +C4<00000000000000000000000000001010>;
P_0x238b6b0 .param/l "code_phase_per_sample_width" 2 90, +C4<0100000>;
P_0x238b6d8 .param/l "crltn_sum_width" 2 99, +C4<011110>;
P_0x238b700 .param/l "fs" 2 78, +C4<011111010000>;
P_0x238b728 .param/l "input_width" 2 77, +C4<01100>;
P_0x238b750 .param/l "iter_mag" 2 102, +C4<011110>;
P_0x238b778 .param/l "iter_mag_log2" 2 104, +C4<00000000000000000000000000000101>;
P_0x238b7a0 .param/l "iter_rot" 2 94, +C4<010010>;
P_0x238b7c8 .param/l "iter_rot_log2" 2 96, +C4<00000000000000000000000000000101>;
P_0x238b7f0 .param/l "op_wdth_mag" 2 103, +C4<0100000>;
P_0x238b818 .param/l "op_wdth_rot" 2 95, +C4<010011>;
P_0x238b840 .param/real "scaling_ang" 2 106, Cr<m6487ed4f2353c400gfa4>; value=1.46292e-09
P_0x238b868 .param/real "scaling_cordic_abs" 2 111, Cr<m4dba76d421af5c00gfc1>; value=0.607253
P_0x238b890 .param/real "scaling_cordic_rot" 2 109, Cr<m4dba76e116185800gfc1>; value=0.607253
P_0x238b8b8 .param/real "scaling_mag_prcsn" 2 112, Cr<m4000000000000000gfc2>; value=1.00000
P_0x238b8e0 .param/real "scaling_rot_prcsn" 2 110, Cr<m4000000000000000gfbc>; value=0.0156250
P_0x238b908 .param/real "scaling_samples" 2 108, Cr<m4000000000000000gfb2>; value=1.52588e-05
L_0x23b1190 .functor NOT 1, v0x23b5c70_0, C4<0>, C4<0>, C4<0>;
L_0x23b4a80 .functor AND 1, L_0x23b1190, v0x23b5e20_0, C4<1>, C4<1>;
v0x23ab200_6 .array/port v0x23ab200, 6;
L_0x23c01f0 .functor NOT 1, v0x23ab200_6, C4<0>, C4<0>, C4<0>;
L_0x23c0250 .functor AND 1, v0x23b5b10_0, L_0x23c01f0, C4<1>, C4<1>;
v0x23b16a0 .array "Acmltr_I", 2 0, 29 0;
v0x23b1c00 .array "Acmltr_Q", 2 0, 29 0;
v0x23b1c80_0 .net "Acq_posedge", 0 0, L_0x23b4a80; 1 drivers
v0x23b1d00_0 .net "Acquired", 0 0, v0x23b5e20_0; 1 drivers
v0x23b1d80_0 .net "Acquired_CodePhase", 10 0, v0x23b5ed0_0; 1 drivers
v0x23b1e00_0 .net "Acquired_PRN", 4 0, v0x23b5f80_0; 1 drivers
v0x23b1e80_0 .net "Acquired_phase_per_sample", 31 0, v0x23b6430_0; 1 drivers
v0x23b1f00_0 .var "CLKID", 31 0;
v0x23b1f80_0 .net "COSout", 18 0, L_0x23bf610; 1 drivers
v0x23b2000_0 .net "COSout_SE", 29 0, L_0x23bfdd0; 1 drivers
v0x23b2080_0 .var "CarrErr_stb1", 0 0;
v0x23b2100_0 .var "CarrErr_stb2", 0 0;
v0x23b21f0_0 .var/s "CarrError", 31 0;
v0x23b2270_0 .var/s "CarrErrorDel", 31 0;
v0x23b2390_0 .var/s "CarrNCO", 31 0;
v0x23b2430_0 .var/s "CarrPhasePerSampleDEL", 31 0;
v0x23b22f0_0 .var "Carr_NCO_Freq_Cmplte", 0 0;
v0x23b2580_0 .var "CodeError", 31 0;
v0x23b26a0_0 .var "CodeErrorDel", 31 0;
v0x23b2720_0 .var/s "CodeNCO", 31 0;
v0x23b2600_0 .net "CodePhasePerSampleDEL", 31 0, L_0x23c7890; 1 drivers
v0x23b2850_0 .var/s "CodePhasePerSampleTmp", 31 0;
v0x23b27a0_0 .net "CodeSign", 0 0, L_0x23c7a50; 1 drivers
v0x23b2990_0 .var "Code_NCO_Freq_Cmplte", 0 0;
v0x23b28f0_0 .net/s "Diff", 31 0, L_0x23c1110; 1 drivers
v0x23b2b10_0 .net "Div_stb_in", 0 0, L_0x23c37c0; 1 drivers
v0x239d640_8 .array/port v0x239d640, 8;
v0x23b2a40_0 .net "Div_stb_out", 0 0, v0x239d640_8; 1 drivers
v0x23b2ca0_0 .var/s "Doppler_phase_per_sample", 31 0;
v0x23b2b90_0 .net "ERR_CODE", 31 0, L_0x23c6a00; 1 drivers
v0x23b2e10_0 .net "In1", 29 0, L_0x23c09f0; 1 drivers
v0x23b2d20_0 .net "In2", 29 0, L_0x23c11c0; 1 drivers
v0x23b2f90_0 .var "Loop_Comptns_Cmplte", 0 0;
v0x23b2e90_0 .net/s "Mag_Out", 31 0, L_0x23c31b0; 1 drivers
v0x23b3120_0 .var "Mag_stb_in", 2 0;
v0x23a57c0_10 .array/port v0x23a57c0, 10;
v0x23b3010_0 .net "Mag_stb_out", 2 0, v0x23a57c0_10; 1 drivers
v0x23b32c0_0 .net/s "Mul", 31 0, L_0x23c8030; 1 drivers
v0x23b31a0_0 .var "Mul_InX", 31 0;
v0x23b3470_0 .var "Mul_InY", 31 0;
v0x23b3340_0 .var "Mul_stb_in", 2 0;
v0x2395870_8 .array/port v0x2395870, 8;
v0x23b33c0_0 .net "Mul_stb_out", 2 0, v0x2395870_8; 1 drivers
v0x23a5df0_10 .array/port v0x23a5df0, 10;
v0x23b3640_0 .net/s "Phase", 31 0, v0x23a5df0_10; 1 drivers
v0x23b36c0_0 .net "SINout", 18 0, L_0x23bf7a0; 1 drivers
v0x23b34f0_0 .net "SINout_SE", 29 0, L_0x23c0150; 1 drivers
v0x23b3570_0 .net/s "Sum", 31 0, L_0x23c3460; 1 drivers
v0x23b38b0_0 .var "Xin", 11 0;
v0x23b3960_0 .var "Yin", 11 0;
v0x23b3770_0 .net *"_s0", 0 0, L_0x23b1190; 1 drivers
v0x23b37f0_0 .net *"_s11", 0 0, L_0x23bfa40; 1 drivers
v0x23b3b70_0 .net *"_s12", 10 0, L_0x23bfb10; 1 drivers
v0x23b3bf0_0 .net *"_s17", 0 0, L_0x23bfe70; 1 drivers
v0x23b39e0_0 .net *"_s18", 10 0, L_0x23bff10; 1 drivers
v0x23b3a60_0 .net *"_s22", 0 0, L_0x23c01f0; 1 drivers
v0x23b3ae0_0 .net *"_s27", 0 0, L_0x23c0360; 1 drivers
v0x23b3e20_0 .net *"_s30", 0 0, L_0x23c04e0; 1 drivers
v0x23b3c70_0 .net *"_s33", 0 0, L_0x23c05b0; 1 drivers
v0x23b3cf0_0 .net *"_s35", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x23b3d70_0 .net *"_s37", 29 0, L_0x23c07e0; 1 drivers
v0x23b4070_0 .net *"_s39", 29 0, L_0x23c08b0; 1 drivers
v0x23b3ea0_0 .net *"_s44", 0 0, L_0x23c0b80; 1 drivers
v0x23b3f20_0 .net *"_s47", 0 0, L_0x23c0cb0; 1 drivers
v0x23b3fa0_0 .net *"_s50", 0 0, L_0x23c0d50; 1 drivers
v0x23b42e0_0 .net *"_s52", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x23b40f0_0 .net *"_s54", 29 0, L_0x23bf380; 1 drivers
v0x23b4170_0 .net *"_s56", 29 0, L_0x23c1070; 1 drivers
v0x23b41f0_0 .net *"_s65", 0 0, L_0x23c3720; 1 drivers
v0x23b4570_0 .net *"_s66", 2 0, L_0x23c3580; 1 drivers
v0x23b4360_0 .net *"_s69", 1 0, C4<00>; 1 drivers
v0x23b4400_0 .net *"_s70", 2 0, C4<001>; 1 drivers
v0x23b44a0_0 .net *"_s72", 0 0, L_0x23c2c10; 1 drivers
v0x23b4820_0 .net/s *"_s74", 0 0, C4<1>; 1 drivers
v0x23b45f0_0 .net/s *"_s76", 0 0, C4<0>; 1 drivers
v0x23b4690_0 .net *"_s81", 0 0, L_0x23c70e0; 1 drivers
v0x23b4730_0 .net *"_s82", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x23b4af0_0 .net *"_s85", 31 0, L_0x23c2d90; 1 drivers
v0x23b48a0_0 .net *"_s86", 31 0, L_0x23c71c0; 1 drivers
v0x23b4940_0 .net *"_s88", 30 0, L_0x23c73b0; 1 drivers
v0x23b49e0_0 .net *"_s90", 0 0, C4<0>; 1 drivers
v0x23b4de0_0 .net *"_s92", 31 0, L_0x23c6f40; 1 drivers
v0x23b4b70_0 .net *"_s94", 30 0, L_0x23c6d50; 1 drivers
v0x23b4bf0_0 .net *"_s96", 0 0, C4<0>; 1 drivers
v0x23b4c90_0 .var/s "angle", 31 0;
v0x23b4d30_0 .net "block_change", 0 0, L_0x23b7060; 1 drivers
v0x23b5100_0 .net "clk", 0 0, v0x23b64b0_0; 1 drivers
RS_0x7fd6a3e12c88 .resolv tri, L_0x23bd980, L_0x23bda20, L_0x23bdb60, C4<zzz>;
v0x23b5180_0 .net8 "code", 2 0, RS_0x7fd6a3e12c88; 3 drivers
v0x23b4e60_0 .var "code_in", 2 0;
v0x23aab80_6 .array/port v0x23aab80, 6;
v0x23b4f10_0 .net "code_out", 2 0, v0x23aab80_6; 1 drivers
v0x23b4fc0_0 .var "code_phase_per_sample", 31 0;
v0x23b5070_0 .var/i "f1", 31 0;
v0x23b54d0_0 .var/i "f2", 31 0;
v0x23b5550_0 .var "loopcnt", 3 0;
v0x23b5200_0 .var "lv1", 1 0;
v0x23b52a0_0 .var "lv2", 1 0;
v0x23b5340 .array "memory_I", 0 39999, 11 0;
v0x23b53c0 .array "memory_Q", 0 39999, 11 0;
v0x23b5440_0 .var "phase", 31 0;
v0x23b58d0_0 .var "read_pointer", 15 0;
v0x23b55d0_0 .net "reset", 0 0, v0x23b6530_0; 1 drivers
v0x23b5650 .array "rg_Acmltr_I", 3 0, 29 0;
v0x23b5760 .array "rg_Acmltr_Q", 3 0, 29 0;
v0x23b5c70_0 .var "rg_Acquired", 0 0;
v0x23b5950_0 .var "rg_Div_stb_out", 0 0;
v0x23b59d0_0 .var "rg_Mag_Out", 31 0;
v0x23b5a70_0 .var "rg_rg_Div_stb_out", 0 0;
v0x23b5b10_0 .var "rg_stb_out", 0 0;
v0x23b5bb0_0 .var "stb_in", 0 0;
v0x23b6040_0 .net "stb_out", 0 0, v0x23ab200_6; 1 drivers
v0x23b5cf0_0 .net "stb_out_negedge", 0 0, L_0x23c0250; 1 drivers
v0x23b5d70_0 .var "strobe", 0 0;
L_0x23bd980 .part/pv L_0x23bd140, 0, 1, 3;
L_0x23bda20 .part/pv L_0x23bd890, 1, 1, 3;
L_0x23bdb60 .part/pv L_0x23bd750, 2, 1, 3;
L_0x23bfa40 .part L_0x23bf610, 18, 1;
LS_0x23bfb10_0_0 .concat [ 1 1 1 1], L_0x23bfa40, L_0x23bfa40, L_0x23bfa40, L_0x23bfa40;
LS_0x23bfb10_0_4 .concat [ 1 1 1 1], L_0x23bfa40, L_0x23bfa40, L_0x23bfa40, L_0x23bfa40;
LS_0x23bfb10_0_8 .concat [ 1 1 1 0], L_0x23bfa40, L_0x23bfa40, L_0x23bfa40;
L_0x23bfb10 .concat [ 4 4 3 0], LS_0x23bfb10_0_0, LS_0x23bfb10_0_4, LS_0x23bfb10_0_8;
L_0x23bfdd0 .concat [ 19 11 0 0], L_0x23bf610, L_0x23bfb10;
L_0x23bfe70 .part L_0x23bf7a0, 18, 1;
LS_0x23bff10_0_0 .concat [ 1 1 1 1], L_0x23bfe70, L_0x23bfe70, L_0x23bfe70, L_0x23bfe70;
LS_0x23bff10_0_4 .concat [ 1 1 1 1], L_0x23bfe70, L_0x23bfe70, L_0x23bfe70, L_0x23bfe70;
LS_0x23bff10_0_8 .concat [ 1 1 1 0], L_0x23bfe70, L_0x23bfe70, L_0x23bfe70;
L_0x23bff10 .concat [ 4 4 3 0], LS_0x23bff10_0_0, LS_0x23bff10_0_4, LS_0x23bff10_0_8;
L_0x23c0150 .concat [ 19 11 0 0], L_0x23bf7a0, L_0x23bff10;
L_0x23c0360 .part v0x23b3120_0, 0, 1;
L_0x23c04e0 .part v0x23b3120_0, 1, 1;
L_0x23c05b0 .part v0x23b3120_0, 2, 1;
v0x23b5650_1 .array/port v0x23b5650, 1;
L_0x23c07e0 .functor MUXZ 30, C4<000000000000000000000000000000>, v0x23b5650_1, L_0x23c05b0, C4<>;
v0x23b5650_2 .array/port v0x23b5650, 2;
L_0x23c08b0 .functor MUXZ 30, L_0x23c07e0, v0x23b5650_2, L_0x23c04e0, C4<>;
v0x23b5650_0 .array/port v0x23b5650, 0;
L_0x23c09f0 .functor MUXZ 30, L_0x23c08b0, v0x23b5650_0, L_0x23c0360, C4<>;
L_0x23c0b80 .part v0x23b3120_0, 0, 1;
L_0x23c0cb0 .part v0x23b3120_0, 1, 1;
L_0x23c0d50 .part v0x23b3120_0, 2, 1;
v0x23b5760_1 .array/port v0x23b5760, 1;
L_0x23bf380 .functor MUXZ 30, C4<000000000000000000000000000000>, v0x23b5760_1, L_0x23c0d50, C4<>;
v0x23b5760_2 .array/port v0x23b5760, 2;
L_0x23c1070 .functor MUXZ 30, L_0x23bf380, v0x23b5760_2, L_0x23c0cb0, C4<>;
v0x23b5760_0 .array/port v0x23b5760, 0;
L_0x23c11c0 .functor MUXZ 30, L_0x23c1070, v0x23b5760_0, L_0x23c0b80, C4<>;
L_0x23c3460 .arith/sum 32, L_0x23c31b0, v0x23b59d0_0;
L_0x23c1110 .arith/sub 32, L_0x23c31b0, v0x23b59d0_0;
L_0x23c3720 .part v0x23a57c0_10, 1, 1;
L_0x23c3580 .concat [ 1 2 0 0], L_0x23c3720, C4<00>;
L_0x23c2c10 .cmp/eq 3, L_0x23c3580, C4<001>;
L_0x23c37c0 .functor MUXZ 1, C4<0>, C4<1>, L_0x23c2c10, C4<>;
L_0x23c70e0 .part v0x23b2850_0, 31, 1;
L_0x23c2d90 .arith/sub 32, C4<00000000000000000000000000000000>, v0x23b2850_0;
L_0x23c73b0 .part L_0x23c2d90, 0, 31;
L_0x23c71c0 .concat [ 1 31 0 0], C4<0>, L_0x23c73b0;
L_0x23c6d50 .part v0x23b2850_0, 0, 31;
L_0x23c6f40 .concat [ 1 31 0 0], C4<0>, L_0x23c6d50;
L_0x23c7890 .functor MUXZ 32, L_0x23c6f40, L_0x23c71c0, L_0x23c70e0, C4<>;
L_0x23c7a50 .part v0x23b2850_0, 31, 1;
S_0x23abc50 .scope module, "NCO" "cacodeNCO" 2 215, 3 31, S_0x22f30c0;
 .timescale 0 0;
P_0x23abd48 .param/l "code_length" 3 35, +C4<01111111111>;
P_0x23abd70 .param/l "code_length_log2" 3 34, +C4<00000000000000000000000000001010>;
P_0x23abd98 .param/l "phase_per_sample_width" 3 33, +C4<0100000>;
P_0x23abdc0 .param/real "scaling_cp" 3 43, Cr<m4000000000000000gfa2>; value=2.32831e-10
L_0x23b6630 .functor NOT 32, v0x23b1050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x23b7060 .functor AND 1, L_0x23b6eb0, L_0x23b6c00, C4<1>, C4<1>;
L_0x23b7690 .functor XOR 1, L_0x23b74f0, L_0x23b7590, C4<0>, C4<0>;
L_0x23b7830 .functor XOR 1, L_0x23b7690, L_0x23b7740, C4<0>, C4<0>;
L_0x23b7630 .functor XOR 1, L_0x23b7bf0, L_0x23b7d60, C4<0>, C4<0>;
L_0x23b8060 .functor XOR 1, L_0x23b7630, L_0x23b7ea0, C4<0>, C4<0>;
L_0x23b7fd0 .functor XOR 1, L_0x23b84b0, L_0x23b8550, C4<0>, C4<0>;
L_0x23b8740 .functor XOR 1, L_0x23b7fd0, L_0x23b86a0, C4<0>, C4<0>;
L_0x23b8a80 .functor XOR 1, L_0x23b8890, L_0x23b85f0, C4<0>, C4<0>;
L_0x23b7f40 .functor XOR 1, L_0x23b8a80, L_0x23b8b30, C4<0>, C4<0>;
L_0x23b8280 .functor XOR 1, L_0x23b9530, L_0x23b9350, C4<0>, C4<0>;
L_0x23b95d0 .functor XOR 1, L_0x23b8280, L_0x23b9720, C4<0>, C4<0>;
L_0x23b8db0 .functor XOR 1, L_0x23b9810, L_0x23b9d60, C4<0>, C4<0>;
L_0x23b9ce0 .functor XOR 1, L_0x23b8db0, L_0x23b9f30, C4<0>, C4<0>;
L_0x23ba380 .functor XOR 1, L_0x23ba510, L_0x23ba2e0, C4<0>, C4<0>;
L_0x23ba5b0 .functor XOR 1, L_0x23ba380, L_0x23ba7a0, C4<0>, C4<0>;
L_0x23ba840 .functor XOR 1, L_0x23baa30, L_0x23bab60, C4<0>, C4<0>;
L_0x23ba940 .functor XOR 1, L_0x23ba840, L_0x23ba8a0, C4<0>, C4<0>;
L_0x23bb890 .functor XOR 1, L_0x23bb320, L_0x23bb3c0, C4<0>, C4<0>;
L_0x23bba30 .functor XOR 1, L_0x23bb890, L_0x23bb940, C4<0>, C4<0>;
L_0x23bbc80 .functor XOR 1, L_0x23bbda0, L_0x23bbbe0, C4<0>, C4<0>;
L_0x23bbe90 .functor XOR 1, L_0x23bbc80, L_0x23bc060, C4<0>, C4<0>;
L_0x23bc2d0 .functor XOR 1, L_0x23bc190, L_0x23bc230, C4<0>, C4<0>;
L_0x23bc860 .functor XOR 1, L_0x23bc2d0, L_0x23bc7c0, C4<0>, C4<0>;
L_0x23bc5c0 .functor XOR 1, L_0x23bbf40, L_0x23bc520, C4<0>, C4<0>;
L_0x23bc100 .functor XOR 1, L_0x23bc5c0, L_0x23bc670, C4<0>, C4<0>;
L_0x23bd890 .functor BUFZ 1, L_0x23bb280, C4<0>, C4<0>, C4<0>;
v0x23abe90_0 .var "G1_E", 9 0;
v0x23abf30_0 .var "G1_L", 9 0;
v0x23abfd0_0 .var "G1_P", 9 0;
v0x23ac070_0 .var "G2_E", 9 0;
v0x23ac110_0 .var "G2_L", 9 0;
v0x23ac1b0_0 .var "G2_P", 9 0;
v0x23ac290_0 .net "O_E", 0 0, L_0x23b9120; 1 drivers
v0x23ac330_0 .net "O_EC", 0 0, L_0x23bd140; 1 drivers
v0x23ac420_0 .net "O_L", 0 0, L_0x23bced0; 1 drivers
v0x23ac4c0_0 .net "O_LC", 0 0, L_0x23bd750; 1 drivers
v0x23ac5c0_0 .net "O_P", 0 0, L_0x23bb280; 1 drivers
v0x23ac660_0 .net "O_PC", 0 0, L_0x23bd890; 1 drivers
v0x23ac770_0 .alias "PRN", 4 0, v0x23b1e00_0;
v0x23ac810_0 .net *"_s10", 32 0, C4<000000000000000000000000000000001>; 1 drivers
v0x23ac930_0 .net *"_s100", 5 0, C4<000010>; 1 drivers
v0x23ac9d0_0 .net *"_s102", 0 0, L_0x23b9440; 1 drivers
v0x23ac890_0 .net *"_s105", 0 0, L_0x23b9530; 1 drivers
v0x23acb20_0 .net *"_s107", 0 0, L_0x23b9350; 1 drivers
v0x23acc40_0 .net *"_s108", 0 0, L_0x23b8280; 1 drivers
v0x23accc0_0 .net *"_s111", 0 0, L_0x23b9720; 1 drivers
v0x23acba0_0 .net *"_s112", 0 0, L_0x23b95d0; 1 drivers
v0x23acdf0_0 .net *"_s114", 5 0, L_0x23b9990; 1 drivers
v0x23acd40_0 .net *"_s117", 0 0, C4<0>; 1 drivers
v0x23acf30_0 .net *"_s118", 5 0, C4<000101>; 1 drivers
v0x23ace90_0 .net *"_s12", 32 0, L_0x23b6a30; 1 drivers
v0x23ad080_0 .net *"_s120", 0 0, L_0x23b9b00; 1 drivers
v0x23acfd0_0 .net *"_s123", 0 0, L_0x23b9810; 1 drivers
v0x23ad1e0_0 .net *"_s125", 0 0, L_0x23b9d60; 1 drivers
v0x23ad120_0 .net *"_s126", 0 0, L_0x23b8db0; 1 drivers
v0x23ad350_0 .net *"_s129", 0 0, L_0x23b9f30; 1 drivers
v0x23ad260_0 .net *"_s130", 0 0, L_0x23b9ce0; 1 drivers
v0x23ad4d0_0 .net *"_s132", 5 0, L_0x23ba130; 1 drivers
v0x23ad3d0_0 .net *"_s135", 0 0, C4<0>; 1 drivers
v0x23ad660_0 .net *"_s136", 5 0, C4<001101>; 1 drivers
v0x23ad550_0 .net *"_s138", 0 0, L_0x23ba420; 1 drivers
v0x23ad800_0 .net *"_s141", 0 0, L_0x23ba510; 1 drivers
v0x23ad6e0_0 .net *"_s143", 0 0, L_0x23ba2e0; 1 drivers
v0x23ad780_0 .net *"_s144", 0 0, L_0x23ba380; 1 drivers
v0x23ad9c0_0 .net *"_s147", 0 0, L_0x23ba7a0; 1 drivers
v0x23ada40_0 .net *"_s148", 0 0, L_0x23ba5b0; 1 drivers
v0x23ad880_0 .net *"_s151", 0 0, L_0x23baa30; 1 drivers
v0x23ad920_0 .net *"_s153", 0 0, L_0x23bab60; 1 drivers
v0x23adc20_0 .net *"_s154", 0 0, L_0x23ba840; 1 drivers
v0x23adca0_0 .net *"_s157", 0 0, L_0x23ba8a0; 1 drivers
v0x23adac0_0 .net *"_s158", 0 0, L_0x23ba940; 1 drivers
v0x23adb60_0 .net *"_s16", 12 0, L_0x23b6d40; 1 drivers
v0x23adea0_0 .net *"_s160", 0 0, L_0x23baf70; 1 drivers
v0x23adf20_0 .net *"_s162", 0 0, L_0x23baca0; 1 drivers
v0x23add40_0 .net *"_s166", 5 0, L_0x23bb4b0; 1 drivers
v0x23adde0_0 .net *"_s169", 0 0, C4<0>; 1 drivers
v0x23ae140_0 .net *"_s170", 5 0, C4<000010>; 1 drivers
v0x23ae1c0_0 .net *"_s172", 0 0, L_0x23bb5f0; 1 drivers
v0x23adfc0_0 .net *"_s175", 0 0, L_0x23bb320; 1 drivers
v0x23ae060_0 .net *"_s177", 0 0, L_0x23bb3c0; 1 drivers
v0x23ae400_0 .net *"_s178", 0 0, L_0x23bb890; 1 drivers
v0x23ae480_0 .net *"_s181", 0 0, L_0x23bb940; 1 drivers
v0x23ae240_0 .net *"_s182", 0 0, L_0x23bba30; 1 drivers
v0x23ae2e0_0 .net *"_s184", 5 0, L_0x23baed0; 1 drivers
v0x23ae380_0 .net *"_s187", 0 0, C4<0>; 1 drivers
v0x23ae700_0 .net *"_s188", 5 0, C4<000101>; 1 drivers
v0x23ae520_0 .net *"_s19", 2 0, C4<000>; 1 drivers
v0x23ae5c0_0 .net *"_s190", 0 0, L_0x23bb550; 1 drivers
v0x23ae660_0 .net *"_s193", 0 0, L_0x23bbda0; 1 drivers
v0x23ae9a0_0 .net *"_s195", 0 0, L_0x23bbbe0; 1 drivers
v0x23ae7a0_0 .net *"_s196", 0 0, L_0x23bbc80; 1 drivers
v0x23ae840_0 .net *"_s199", 0 0, L_0x23bc060; 1 drivers
v0x23ae8e0_0 .net *"_s2", 32 0, L_0x23b6690; 1 drivers
v0x23aec40_0 .net *"_s20", 12 0, C4<0001111111110>; 1 drivers
v0x23aea40_0 .net *"_s200", 0 0, L_0x23bbe90; 1 drivers
v0x23aeae0_0 .net *"_s202", 5 0, L_0x23bbb30; 1 drivers
v0x23aeb80_0 .net *"_s205", 0 0, C4<0>; 1 drivers
v0x23aef00_0 .net *"_s206", 5 0, C4<001101>; 1 drivers
v0x23aecc0_0 .net *"_s208", 0 0, L_0x23bc430; 1 drivers
v0x23aed60_0 .net *"_s211", 0 0, L_0x23bc190; 1 drivers
v0x23aee00_0 .net *"_s213", 0 0, L_0x23bc230; 1 drivers
v0x23af1e0_0 .net *"_s214", 0 0, L_0x23bc2d0; 1 drivers
v0x23aef80_0 .net *"_s217", 0 0, L_0x23bc7c0; 1 drivers
v0x23af020_0 .net *"_s218", 0 0, L_0x23bc860; 1 drivers
v0x23af0c0_0 .net *"_s22", 0 0, L_0x23b6eb0; 1 drivers
v0x23af160_0 .net *"_s221", 0 0, L_0x23bbf40; 1 drivers
v0x23af4f0_0 .net *"_s223", 0 0, L_0x23bc520; 1 drivers
v0x23af570_0 .net *"_s224", 0 0, L_0x23bc5c0; 1 drivers
v0x23af280_0 .net *"_s227", 0 0, L_0x23bc670; 1 drivers
v0x23af320_0 .net *"_s228", 0 0, L_0x23bc100; 1 drivers
v0x23af3c0_0 .net *"_s230", 0 0, L_0x23bc960; 1 drivers
v0x23af460_0 .net *"_s232", 0 0, L_0x23bd0a0; 1 drivers
v0x23af8d0_0 .net *"_s237", 0 0, L_0x23bd410; 1 drivers
v0x23af970_0 .net *"_s241", 0 0, L_0x23bd2d0; 1 drivers
v0x23af610_0 .net *"_s26", 5 0, L_0x23b71b0; 1 drivers
v0x23af6b0_0 .net *"_s29", 0 0, C4<0>; 1 drivers
v0x23af750_0 .net *"_s30", 5 0, C4<000010>; 1 drivers
v0x23af7f0_0 .net *"_s32", 0 0, L_0x23b7360; 1 drivers
v0x23afce0_0 .net *"_s35", 0 0, L_0x23b74f0; 1 drivers
v0x23afd60_0 .net *"_s37", 0 0, L_0x23b7590; 1 drivers
v0x23afa10_0 .net *"_s38", 0 0, L_0x23b7690; 1 drivers
v0x23afab0_0 .net *"_s41", 0 0, L_0x23b7740; 1 drivers
v0x23afb50_0 .net *"_s42", 0 0, L_0x23b7830; 1 drivers
v0x23afbf0_0 .net *"_s44", 5 0, L_0x23b7930; 1 drivers
v0x23b0100_0 .net *"_s47", 0 0, C4<0>; 1 drivers
v0x23b0180_0 .net *"_s48", 5 0, C4<000101>; 1 drivers
v0x23afde0_0 .net *"_s5", 0 0, C4<0>; 1 drivers
v0x23afe80_0 .net *"_s50", 0 0, L_0x23b7ab0; 1 drivers
v0x23aff20_0 .net *"_s53", 0 0, L_0x23b7bf0; 1 drivers
v0x23affc0_0 .net *"_s55", 0 0, L_0x23b7d60; 1 drivers
v0x23b0060_0 .net *"_s56", 0 0, L_0x23b7630; 1 drivers
v0x23b0550_0 .net *"_s59", 0 0, L_0x23b7ea0; 1 drivers
v0x23b0220_0 .net *"_s6", 32 0, L_0x23b6840; 1 drivers
v0x23b02c0_0 .net *"_s60", 0 0, L_0x23b8060; 1 drivers
v0x23b0360_0 .net *"_s62", 5 0, L_0x23b8150; 1 drivers
v0x23b0400_0 .net *"_s65", 0 0, C4<0>; 1 drivers
v0x23b04a0_0 .net *"_s66", 5 0, C4<001101>; 1 drivers
v0x23b0950_0 .net *"_s68", 0 0, L_0x23b8320; 1 drivers
v0x23b05f0_0 .net *"_s71", 0 0, L_0x23b84b0; 1 drivers
v0x23b0690_0 .net *"_s73", 0 0, L_0x23b8550; 1 drivers
v0x23b0730_0 .net *"_s74", 0 0, L_0x23b7fd0; 1 drivers
v0x23b07d0_0 .net *"_s77", 0 0, L_0x23b86a0; 1 drivers
v0x23b0870_0 .net *"_s78", 0 0, L_0x23b8740; 1 drivers
v0x23b0d80_0 .net *"_s81", 0 0, L_0x23b8890; 1 drivers
v0x23b09d0_0 .net *"_s83", 0 0, L_0x23b85f0; 1 drivers
v0x23b0a50_0 .net *"_s84", 0 0, L_0x23b8a80; 1 drivers
v0x23b0af0_0 .net *"_s87", 0 0, L_0x23b8b30; 1 drivers
v0x23b0b90_0 .net *"_s88", 0 0, L_0x23b7f40; 1 drivers
v0x23b0c30_0 .net *"_s9", 0 0, C4<0>; 1 drivers
v0x23b0cd0_0 .net *"_s90", 0 0, L_0x23b8e10; 1 drivers
v0x23b11f0_0 .net *"_s92", 0 0, L_0x23b8f50; 1 drivers
v0x23b1290_0 .net *"_s96", 5 0, L_0x23b92b0; 1 drivers
v0x23b0e00_0 .net *"_s99", 0 0, C4<0>; 1 drivers
v0x23b0ea0_0 .alias "block_change", 0 0, v0x23b4d30_0;
v0x23b0f40_0 .alias "clk", 0 0, v0x23b5100_0;
v0x23b1050_0 .var "cmltve_phse_frac", 31 0;
v0x23b10f0_0 .var "cmltve_phse_int", 9 0;
v0x23b1730_0 .var/i "f2", 31 0;
v0x23b1310_0 .net "neg_wire", 31 0, L_0x23b6630; 1 drivers
v0x23b13b0_0 .net "phase_per_sample", 31 0, v0x23b4fc0_0; 1 drivers
v0x23b1450_0 .alias "reset", 0 0, v0x23b55d0_0;
v0x23b1560_0 .net "shift", 0 0, L_0x23b6c00; 1 drivers
v0x23b1600_0 .net "strobe", 0 0, v0x23b5d70_0; 1 drivers
L_0x23b6690 .concat [ 32 1 0 0], L_0x23b6630, C4<0>;
L_0x23b6840 .concat [ 32 1 0 0], v0x23b4fc0_0, C4<0>;
L_0x23b6a30 .arith/sub 33, L_0x23b6840, C4<000000000000000000000000000000001>;
L_0x23b6c00 .cmp/ge 33, L_0x23b6a30, L_0x23b6690;
L_0x23b6d40 .concat [ 10 3 0 0], v0x23b10f0_0, C4<000>;
L_0x23b6eb0 .cmp/eq 13, L_0x23b6d40, C4<0001111111110>;
L_0x23b71b0 .concat [ 5 1 0 0], v0x23b5f80_0, C4<0>;
L_0x23b7360 .cmp/eq 6, L_0x23b71b0, C4<000010>;
L_0x23b74f0 .part v0x23abe90_0, 0, 1;
L_0x23b7590 .part v0x23ac070_0, 3, 1;
L_0x23b7740 .part v0x23ac070_0, 7, 1;
L_0x23b7930 .concat [ 5 1 0 0], v0x23b5f80_0, C4<0>;
L_0x23b7ab0 .cmp/eq 6, L_0x23b7930, C4<000101>;
L_0x23b7bf0 .part v0x23abe90_0, 0, 1;
L_0x23b7d60 .part v0x23ac070_0, 1, 1;
L_0x23b7ea0 .part v0x23ac070_0, 9, 1;
L_0x23b8150 .concat [ 5 1 0 0], v0x23b5f80_0, C4<0>;
L_0x23b8320 .cmp/eq 6, L_0x23b8150, C4<001101>;
L_0x23b84b0 .part v0x23abe90_0, 0, 1;
L_0x23b8550 .part v0x23ac070_0, 3, 1;
L_0x23b86a0 .part v0x23ac070_0, 4, 1;
L_0x23b8890 .part v0x23abe90_0, 0, 1;
L_0x23b85f0 .part v0x23ac070_0, 1, 1;
L_0x23b8b30 .part v0x23ac070_0, 2, 1;
L_0x23b8e10 .functor MUXZ 1, L_0x23b7f40, L_0x23b8740, L_0x23b8320, C4<>;
L_0x23b8f50 .functor MUXZ 1, L_0x23b8e10, L_0x23b8060, L_0x23b7ab0, C4<>;
L_0x23b9120 .functor MUXZ 1, L_0x23b8f50, L_0x23b7830, L_0x23b7360, C4<>;
L_0x23b92b0 .concat [ 5 1 0 0], v0x23b5f80_0, C4<0>;
L_0x23b9440 .cmp/eq 6, L_0x23b92b0, C4<000010>;
L_0x23b9530 .part v0x23abfd0_0, 0, 1;
L_0x23b9350 .part v0x23ac1b0_0, 3, 1;
L_0x23b9720 .part v0x23ac1b0_0, 7, 1;
L_0x23b9990 .concat [ 5 1 0 0], v0x23b5f80_0, C4<0>;
L_0x23b9b00 .cmp/eq 6, L_0x23b9990, C4<000101>;
L_0x23b9810 .part v0x23abfd0_0, 0, 1;
L_0x23b9d60 .part v0x23ac1b0_0, 1, 1;
L_0x23b9f30 .part v0x23ac1b0_0, 9, 1;
L_0x23ba130 .concat [ 5 1 0 0], v0x23b5f80_0, C4<0>;
L_0x23ba420 .cmp/eq 6, L_0x23ba130, C4<001101>;
L_0x23ba510 .part v0x23abfd0_0, 0, 1;
L_0x23ba2e0 .part v0x23ac1b0_0, 3, 1;
L_0x23ba7a0 .part v0x23ac1b0_0, 4, 1;
L_0x23baa30 .part v0x23abfd0_0, 0, 1;
L_0x23bab60 .part v0x23ac1b0_0, 1, 1;
L_0x23ba8a0 .part v0x23ac1b0_0, 2, 1;
L_0x23baf70 .functor MUXZ 1, L_0x23ba940, L_0x23ba5b0, L_0x23ba420, C4<>;
L_0x23baca0 .functor MUXZ 1, L_0x23baf70, L_0x23b9ce0, L_0x23b9b00, C4<>;
L_0x23bb280 .functor MUXZ 1, L_0x23baca0, L_0x23b95d0, L_0x23b9440, C4<>;
L_0x23bb4b0 .concat [ 5 1 0 0], v0x23b5f80_0, C4<0>;
L_0x23bb5f0 .cmp/eq 6, L_0x23bb4b0, C4<000010>;
L_0x23bb320 .part v0x23abf30_0, 0, 1;
L_0x23bb3c0 .part v0x23ac110_0, 3, 1;
L_0x23bb940 .part v0x23ac110_0, 7, 1;
L_0x23baed0 .concat [ 5 1 0 0], v0x23b5f80_0, C4<0>;
L_0x23bb550 .cmp/eq 6, L_0x23baed0, C4<000101>;
L_0x23bbda0 .part v0x23abf30_0, 0, 1;
L_0x23bbbe0 .part v0x23ac110_0, 1, 1;
L_0x23bc060 .part v0x23ac110_0, 9, 1;
L_0x23bbb30 .concat [ 5 1 0 0], v0x23b5f80_0, C4<0>;
L_0x23bc430 .cmp/eq 6, L_0x23bbb30, C4<001101>;
L_0x23bc190 .part v0x23abf30_0, 0, 1;
L_0x23bc230 .part v0x23ac110_0, 3, 1;
L_0x23bc7c0 .part v0x23ac110_0, 4, 1;
L_0x23bbf40 .part v0x23abf30_0, 0, 1;
L_0x23bc520 .part v0x23ac110_0, 1, 1;
L_0x23bc670 .part v0x23ac110_0, 2, 1;
L_0x23bc960 .functor MUXZ 1, L_0x23bc100, L_0x23bc860, L_0x23bc430, C4<>;
L_0x23bd0a0 .functor MUXZ 1, L_0x23bc960, L_0x23bbe90, L_0x23bb550, C4<>;
L_0x23bced0 .functor MUXZ 1, L_0x23bd0a0, L_0x23bba30, L_0x23bb5f0, C4<>;
L_0x23bd410 .part v0x23b1050_0, 31, 1;
L_0x23bd140 .functor MUXZ 1, L_0x23bb280, L_0x23b9120, L_0x23bd410, C4<>;
L_0x23bd2d0 .part v0x23b1050_0, 31, 1;
L_0x23bd750 .functor MUXZ 1, L_0x23bced0, L_0x23bb280, L_0x23bd2d0, C4<>;
S_0x23a6340 .scope module, "ROTOR" "CORDIC_CIRC_ROT" 2 273, 4 57, S_0x22f30c0;
 .timescale 0 0;
P_0x23a6438 .param/l "No_of_cycles" 4 61, +C4<0110>;
P_0x23a6460 .param/l "frac_guard" 4 62, +C4<00000000000000000000000000000101>;
P_0x23a6488 .param/l "intrmdte_wdth" 4 68, +C4<011000>;
P_0x23a64b0 .param/l "iter_num" 4 59, +C4<010010>;
P_0x23a64d8 .param/l "iters_per_stage" 4 67, +C4<011>;
P_0x23a6500 .param/l "iters_per_stage_log2" 4 69, +C4<00000000000000000000000000000010>;
P_0x23a6528 .param/l "output_width" 4 60, +C4<010011>;
P_0x23a6550 .param/l "overflow_guard" 4 63, +C4<01>;
P_0x23a6578 .param/l "width" 4 58, +C4<01100>;
v0x23a9f10_0 .net *"_s1", 0 0, L_0x23bdc50; 1 drivers
v0x23a9fd0_0 .net *"_s10", 0 0, L_0x23be090; 1 drivers
v0x23aa070_0 .net *"_s12", 10 0, C4<00000000000>; 1 drivers
v0x23aa110_0 .net *"_s2", 0 0, L_0x23bdd40; 1 drivers
v0x23aa190_0 .net *"_s4", 10 0, C4<00000000000>; 1 drivers
v0x23aa230_0 .net *"_s9", 0 0, L_0x23bdfa0; 1 drivers
v0x23aa310_0 .net/s "angle", 31 0, v0x23b5440_0; 1 drivers
v0x23aa3b0 .array "atan_table", 30 0;
v0x23aa3b0_0 .net/s v0x23aa3b0 0, 31 0, C4<00100000000000000000000000000000>; 1 drivers
v0x23aa3b0_1 .net/s v0x23aa3b0 1, 31 0, C4<00010010111001000000010100011101>; 1 drivers
v0x23aa3b0_2 .net/s v0x23aa3b0 2, 31 0, C4<00001001111110110011100001011011>; 1 drivers
v0x23aa3b0_3 .net/s v0x23aa3b0 3, 31 0, C4<00000101000100010001000111010100>; 1 drivers
v0x23aa3b0_4 .net/s v0x23aa3b0 4, 31 0, C4<00000010100010110000110101000011>; 1 drivers
v0x23aa3b0_5 .net/s v0x23aa3b0 5, 31 0, C4<00000001010001011101011111100001>; 1 drivers
v0x23aa3b0_6 .net/s v0x23aa3b0 6, 31 0, C4<00000000101000101111011000011110>; 1 drivers
v0x23aa3b0_7 .net/s v0x23aa3b0 7, 31 0, C4<00000000010100010111110001010101>; 1 drivers
v0x23aa3b0_8 .net/s v0x23aa3b0 8, 31 0, C4<00000000001010001011111001010011>; 1 drivers
v0x23aa3b0_9 .net/s v0x23aa3b0 9, 31 0, C4<00000000000101000101111100101110>; 1 drivers
v0x23aa3b0_10 .net/s v0x23aa3b0 10, 31 0, C4<00000000000010100010111110011000>; 1 drivers
v0x23aa3b0_11 .net/s v0x23aa3b0 11, 31 0, C4<00000000000001010001011111001100>; 1 drivers
v0x23aa3b0_12 .net/s v0x23aa3b0 12, 31 0, C4<00000000000000101000101111100110>; 1 drivers
v0x23aa3b0_13 .net/s v0x23aa3b0 13, 31 0, C4<00000000000000010100010111110011>; 1 drivers
v0x23aa3b0_14 .net/s v0x23aa3b0 14, 31 0, C4<00000000000000001010001011111001>; 1 drivers
v0x23aa3b0_15 .net/s v0x23aa3b0 15, 31 0, C4<00000000000000000101000101111100>; 1 drivers
v0x23aa3b0_16 .net/s v0x23aa3b0 16, 31 0, C4<00000000000000000010100010111110>; 1 drivers
v0x23aa3b0_17 .net/s v0x23aa3b0 17, 31 0, C4<00000000000000000001010001011111>; 1 drivers
v0x23aa3b0_18 .net/s v0x23aa3b0 18, 31 0, C4<00000000000000000000101000101111>; 1 drivers
v0x23aa3b0_19 .net/s v0x23aa3b0 19, 31 0, C4<00000000000000000000010100010111>; 1 drivers
v0x23aa3b0_20 .net/s v0x23aa3b0 20, 31 0, C4<00000000000000000000001010001011>; 1 drivers
v0x23aa3b0_21 .net/s v0x23aa3b0 21, 31 0, C4<00000000000000000000000101000101>; 1 drivers
v0x23aa3b0_22 .net/s v0x23aa3b0 22, 31 0, C4<00000000000000000000000010100010>; 1 drivers
v0x23aa3b0_23 .net/s v0x23aa3b0 23, 31 0, C4<00000000000000000000000001010001>; 1 drivers
v0x23aa3b0_24 .net/s v0x23aa3b0 24, 31 0, C4<00000000000000000000000000101000>; 1 drivers
v0x23aa3b0_25 .net/s v0x23aa3b0 25, 31 0, C4<00000000000000000000000000010100>; 1 drivers
v0x23aa3b0_26 .net/s v0x23aa3b0 26, 31 0, C4<00000000000000000000000000001010>; 1 drivers
v0x23aa3b0_27 .net/s v0x23aa3b0 27, 31 0, C4<00000000000000000000000000000101>; 1 drivers
v0x23aa3b0_28 .net/s v0x23aa3b0 28, 31 0, C4<00000000000000000000000000000010>; 1 drivers
v0x23aa3b0_29 .net/s v0x23aa3b0 29, 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x23aa3b0_30 .net/s v0x23aa3b0 30, 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x23aa960_0 .alias "clock", 0 0, v0x23b5100_0;
v0x23aa9e0_0 .net "code", 2 0, v0x23b4e60_0; 1 drivers
v0x23aaae0_0 .alias "code_out", 2 0, v0x23b4f10_0;
v0x23aab80 .array "code_pipe", 6 0, 2 0;
v0x23ab340_6 .array/port v0x23ab340, 6;
v0x23aad50_0 .net/s "cosine", 23 0, v0x23ab340_6; 1 drivers
v0x23aadf0_0 .net "quadrant", 1 0, L_0x23bf0c0; 1 drivers
v0x23aaf10_0 .alias "reset", 0 0, v0x23b55d0_0;
v0x23ab6f0_6 .array/port v0x23ab6f0, 6;
v0x23aaf90_0 .net/s "sine", 23 0, v0x23ab6f0_6; 1 drivers
v0x23aae70_0 .net "stb_in", 0 0, v0x23b5bb0_0; 1 drivers
v0x23ab0e0_0 .alias "strbe", 0 0, v0x23b6040_0;
v0x23ab200 .array "strobe", 6 0, 0 0;
v0x23ab340 .array/s "x", 6 0, 23 0;
v0x23ab4f0_0 .net/s "x_in", 11 0, v0x23b38b0_0; 1 drivers
v0x23ab590_0 .alias/s "x_out", 18 0, v0x23b1f80_0;
v0x23ab3e0_0 .net/s "x_start", 23 0, L_0x23bc370; 1 drivers
v0x23ab6f0 .array/s "y", 6 0, 23 0;
v0x23ab8a0_0 .net/s "y_in", 11 0, v0x23b3960_0; 1 drivers
v0x23ab940_0 .alias/s "y_out", 18 0, v0x23b36c0_0;
v0x23ab790_0 .net/s "y_start", 23 0, L_0x23be180; 1 drivers
v0x23abaa0 .array/s "z", 6 0, 31 0;
E_0x23a4480 .event edge, v0x23955e0_0, v0x23aa9e0_0, v0x23aae70_0;
E_0x23a68d0/0 .event edge, v0x23aadf0_0, v0x23955e0_0, v0x23ab3e0_0, v0x23ab790_0;
E_0x23a68d0/1 .event edge, v0x23aa310_0;
E_0x23a68d0 .event/or E_0x23a68d0/0, E_0x23a68d0/1;
L_0x23bdc50 .part v0x23b38b0_0, 11, 1;
L_0x23bdd40 .concat [ 1 0 0 0], L_0x23bdc50;
L_0x23bc370 .concat [ 11 12 1 0], C4<00000000000>, v0x23b38b0_0, L_0x23bdd40;
L_0x23bdfa0 .part v0x23b3960_0, 11, 1;
L_0x23be090 .concat [ 1 0 0 0], L_0x23bdfa0;
L_0x23be180 .concat [ 11 12 1 0], C4<00000000000>, v0x23b3960_0, L_0x23be090;
L_0x23bf0c0 .part v0x23b5440_0, 30, 2;
L_0x23bf610 .part v0x23ab340_6, 5, 19;
L_0x23bf7a0 .part v0x23ab6f0_6, 5, 19;
S_0x23a9610 .scope generate, "STAGES[0]" "STAGES[0]" 4 207, 4 207, S_0x23a6340;
 .timescale 0 0;
P_0x23a9708 .param/l "j" 4 209, +C4<00000000000000000000000000000000>;
P_0x23a9730 .param/l "i" 4 207, +C4<00>;
v0x23a9a40_0 .var "lv", 2 0;
v0x23a9b00_0 .var/s "x_shr", 23 0;
v0x23a9ba0_0 .var/s "xi", 23 0;
v0x23a9c40_0 .var/s "y_shr", 23 0;
v0x23a9cf0_0 .var/s "yi", 23 0;
v0x23a9d90_0 .var "z_sign", 0 0;
v0x23a9e70_0 .var "zi", 31 0;
v0x23ab340_0 .array/port v0x23ab340, 0;
v0x23ab340_1 .array/port v0x23ab340, 1;
v0x23ab340_2 .array/port v0x23ab340, 2;
E_0x23a9820/0 .event edge, v0x23955e0_0, v0x23ab340_0, v0x23ab340_1, v0x23ab340_2;
v0x23ab340_3 .array/port v0x23ab340, 3;
v0x23ab340_4 .array/port v0x23ab340, 4;
v0x23ab340_5 .array/port v0x23ab340, 5;
E_0x23a9820/1 .event edge, v0x23ab340_3, v0x23ab340_4, v0x23ab340_5, v0x23ab340_6;
v0x23ab6f0_0 .array/port v0x23ab6f0, 0;
v0x23ab6f0_1 .array/port v0x23ab6f0, 1;
v0x23ab6f0_2 .array/port v0x23ab6f0, 2;
v0x23ab6f0_3 .array/port v0x23ab6f0, 3;
E_0x23a9820/2 .event edge, v0x23ab6f0_0, v0x23ab6f0_1, v0x23ab6f0_2, v0x23ab6f0_3;
v0x23ab6f0_4 .array/port v0x23ab6f0, 4;
v0x23ab6f0_5 .array/port v0x23ab6f0, 5;
v0x23abaa0_0 .array/port v0x23abaa0, 0;
E_0x23a9820/3 .event edge, v0x23ab6f0_4, v0x23ab6f0_5, v0x23ab6f0_6, v0x23abaa0_0;
v0x23abaa0_1 .array/port v0x23abaa0, 1;
v0x23abaa0_2 .array/port v0x23abaa0, 2;
v0x23abaa0_3 .array/port v0x23abaa0, 3;
v0x23abaa0_4 .array/port v0x23abaa0, 4;
E_0x23a9820/4 .event edge, v0x23abaa0_1, v0x23abaa0_2, v0x23abaa0_3, v0x23abaa0_4;
v0x23abaa0_5 .array/port v0x23abaa0, 5;
v0x23abaa0_6 .array/port v0x23abaa0, 6;
E_0x23a9820/5 .event edge, v0x23abaa0_5, v0x23abaa0_6, v0x23a9ba0_0, v0x23a9a40_0;
E_0x23a9820/6 .event edge, v0x23a9cf0_0, v0x23a9e70_0, v0x23a9d90_0, v0x23a9c40_0;
E_0x23a9820/7 .event edge, v0x23a9b00_0, v0x23aa3b0_0, v0x23aa3b0_1, v0x23aa3b0_2;
E_0x23a9820/8 .event edge, v0x23aa3b0_3, v0x23aa3b0_4, v0x23aa3b0_5, v0x23aa3b0_6;
E_0x23a9820/9 .event edge, v0x23aa3b0_7, v0x23aa3b0_8, v0x23aa3b0_9, v0x23aa3b0_10;
E_0x23a9820/10 .event edge, v0x23aa3b0_11, v0x23aa3b0_12, v0x23aa3b0_13, v0x23aa3b0_14;
E_0x23a9820/11 .event edge, v0x23aa3b0_15, v0x23aa3b0_16, v0x23aa3b0_17, v0x23aa3b0_18;
E_0x23a9820/12 .event edge, v0x23aa3b0_19, v0x23aa3b0_20, v0x23aa3b0_21, v0x23aa3b0_22;
E_0x23a9820/13 .event edge, v0x23aa3b0_23, v0x23aa3b0_24, v0x23aa3b0_25, v0x23aa3b0_26;
E_0x23a9820/14 .event edge, v0x23aa3b0_27, v0x23aa3b0_28, v0x23aa3b0_29, v0x23aa3b0_30;
E_0x23a9820 .event/or E_0x23a9820/0, E_0x23a9820/1, E_0x23a9820/2, E_0x23a9820/3, E_0x23a9820/4, E_0x23a9820/5, E_0x23a9820/6, E_0x23a9820/7, E_0x23a9820/8, E_0x23a9820/9, E_0x23a9820/10, E_0x23a9820/11, E_0x23a9820/12, E_0x23a9820/13, E_0x23a9820/14;
S_0x23a8d10 .scope generate, "STAGES[1]" "STAGES[1]" 4 207, 4 207, S_0x23a6340;
 .timescale 0 0;
P_0x23a8e08 .param/l "j" 4 209, +C4<00000000000000000000000000000011>;
P_0x23a8e30 .param/l "i" 4 207, +C4<01>;
v0x23a9140_0 .var "lv", 2 0;
v0x23a9200_0 .var/s "x_shr", 23 0;
v0x23a92a0_0 .var/s "xi", 23 0;
v0x23a9340_0 .var/s "y_shr", 23 0;
v0x23a93f0_0 .var/s "yi", 23 0;
v0x23a9490_0 .var "z_sign", 0 0;
v0x23a9570_0 .var "zi", 31 0;
E_0x23a8f20/0 .event edge, v0x23955e0_0, v0x23ab340_0, v0x23ab340_1, v0x23ab340_2;
E_0x23a8f20/1 .event edge, v0x23ab340_3, v0x23ab340_4, v0x23ab340_5, v0x23ab340_6;
E_0x23a8f20/2 .event edge, v0x23ab6f0_0, v0x23ab6f0_1, v0x23ab6f0_2, v0x23ab6f0_3;
E_0x23a8f20/3 .event edge, v0x23ab6f0_4, v0x23ab6f0_5, v0x23ab6f0_6, v0x23abaa0_0;
E_0x23a8f20/4 .event edge, v0x23abaa0_1, v0x23abaa0_2, v0x23abaa0_3, v0x23abaa0_4;
E_0x23a8f20/5 .event edge, v0x23abaa0_5, v0x23abaa0_6, v0x23a92a0_0, v0x23a9140_0;
E_0x23a8f20/6 .event edge, v0x23a93f0_0, v0x23a9570_0, v0x23a9490_0, v0x23a9340_0;
E_0x23a8f20/7 .event edge, v0x23a9200_0, v0x23aa3b0_0, v0x23aa3b0_1, v0x23aa3b0_2;
E_0x23a8f20/8 .event edge, v0x23aa3b0_3, v0x23aa3b0_4, v0x23aa3b0_5, v0x23aa3b0_6;
E_0x23a8f20/9 .event edge, v0x23aa3b0_7, v0x23aa3b0_8, v0x23aa3b0_9, v0x23aa3b0_10;
E_0x23a8f20/10 .event edge, v0x23aa3b0_11, v0x23aa3b0_12, v0x23aa3b0_13, v0x23aa3b0_14;
E_0x23a8f20/11 .event edge, v0x23aa3b0_15, v0x23aa3b0_16, v0x23aa3b0_17, v0x23aa3b0_18;
E_0x23a8f20/12 .event edge, v0x23aa3b0_19, v0x23aa3b0_20, v0x23aa3b0_21, v0x23aa3b0_22;
E_0x23a8f20/13 .event edge, v0x23aa3b0_23, v0x23aa3b0_24, v0x23aa3b0_25, v0x23aa3b0_26;
E_0x23a8f20/14 .event edge, v0x23aa3b0_27, v0x23aa3b0_28, v0x23aa3b0_29, v0x23aa3b0_30;
E_0x23a8f20 .event/or E_0x23a8f20/0, E_0x23a8f20/1, E_0x23a8f20/2, E_0x23a8f20/3, E_0x23a8f20/4, E_0x23a8f20/5, E_0x23a8f20/6, E_0x23a8f20/7, E_0x23a8f20/8, E_0x23a8f20/9, E_0x23a8f20/10, E_0x23a8f20/11, E_0x23a8f20/12, E_0x23a8f20/13, E_0x23a8f20/14;
S_0x23a8410 .scope generate, "STAGES[2]" "STAGES[2]" 4 207, 4 207, S_0x23a6340;
 .timescale 0 0;
P_0x23a8508 .param/l "j" 4 209, +C4<00000000000000000000000000000110>;
P_0x23a8530 .param/l "i" 4 207, +C4<010>;
v0x23a8840_0 .var "lv", 2 0;
v0x23a8900_0 .var/s "x_shr", 23 0;
v0x23a89a0_0 .var/s "xi", 23 0;
v0x23a8a40_0 .var/s "y_shr", 23 0;
v0x23a8af0_0 .var/s "yi", 23 0;
v0x23a8b90_0 .var "z_sign", 0 0;
v0x23a8c70_0 .var "zi", 31 0;
E_0x23a8620/0 .event edge, v0x23955e0_0, v0x23ab340_0, v0x23ab340_1, v0x23ab340_2;
E_0x23a8620/1 .event edge, v0x23ab340_3, v0x23ab340_4, v0x23ab340_5, v0x23ab340_6;
E_0x23a8620/2 .event edge, v0x23ab6f0_0, v0x23ab6f0_1, v0x23ab6f0_2, v0x23ab6f0_3;
E_0x23a8620/3 .event edge, v0x23ab6f0_4, v0x23ab6f0_5, v0x23ab6f0_6, v0x23abaa0_0;
E_0x23a8620/4 .event edge, v0x23abaa0_1, v0x23abaa0_2, v0x23abaa0_3, v0x23abaa0_4;
E_0x23a8620/5 .event edge, v0x23abaa0_5, v0x23abaa0_6, v0x23a89a0_0, v0x23a8840_0;
E_0x23a8620/6 .event edge, v0x23a8af0_0, v0x23a8c70_0, v0x23a8b90_0, v0x23a8a40_0;
E_0x23a8620/7 .event edge, v0x23a8900_0, v0x23aa3b0_0, v0x23aa3b0_1, v0x23aa3b0_2;
E_0x23a8620/8 .event edge, v0x23aa3b0_3, v0x23aa3b0_4, v0x23aa3b0_5, v0x23aa3b0_6;
E_0x23a8620/9 .event edge, v0x23aa3b0_7, v0x23aa3b0_8, v0x23aa3b0_9, v0x23aa3b0_10;
E_0x23a8620/10 .event edge, v0x23aa3b0_11, v0x23aa3b0_12, v0x23aa3b0_13, v0x23aa3b0_14;
E_0x23a8620/11 .event edge, v0x23aa3b0_15, v0x23aa3b0_16, v0x23aa3b0_17, v0x23aa3b0_18;
E_0x23a8620/12 .event edge, v0x23aa3b0_19, v0x23aa3b0_20, v0x23aa3b0_21, v0x23aa3b0_22;
E_0x23a8620/13 .event edge, v0x23aa3b0_23, v0x23aa3b0_24, v0x23aa3b0_25, v0x23aa3b0_26;
E_0x23a8620/14 .event edge, v0x23aa3b0_27, v0x23aa3b0_28, v0x23aa3b0_29, v0x23aa3b0_30;
E_0x23a8620 .event/or E_0x23a8620/0, E_0x23a8620/1, E_0x23a8620/2, E_0x23a8620/3, E_0x23a8620/4, E_0x23a8620/5, E_0x23a8620/6, E_0x23a8620/7, E_0x23a8620/8, E_0x23a8620/9, E_0x23a8620/10, E_0x23a8620/11, E_0x23a8620/12, E_0x23a8620/13, E_0x23a8620/14;
S_0x23a7b70 .scope generate, "STAGES[3]" "STAGES[3]" 4 207, 4 207, S_0x23a6340;
 .timescale 0 0;
P_0x23a7c68 .param/l "j" 4 209, +C4<00000000000000000000000000001001>;
P_0x23a7c90 .param/l "i" 4 207, +C4<011>;
v0x23a7fa0_0 .var "lv", 2 0;
v0x23a8020_0 .var/s "x_shr", 23 0;
v0x23a80a0_0 .var/s "xi", 23 0;
v0x23a8140_0 .var/s "y_shr", 23 0;
v0x23a81f0_0 .var/s "yi", 23 0;
v0x23a8290_0 .var "z_sign", 0 0;
v0x23a8370_0 .var "zi", 31 0;
E_0x23a7d80/0 .event edge, v0x23955e0_0, v0x23ab340_0, v0x23ab340_1, v0x23ab340_2;
E_0x23a7d80/1 .event edge, v0x23ab340_3, v0x23ab340_4, v0x23ab340_5, v0x23ab340_6;
E_0x23a7d80/2 .event edge, v0x23ab6f0_0, v0x23ab6f0_1, v0x23ab6f0_2, v0x23ab6f0_3;
E_0x23a7d80/3 .event edge, v0x23ab6f0_4, v0x23ab6f0_5, v0x23ab6f0_6, v0x23abaa0_0;
E_0x23a7d80/4 .event edge, v0x23abaa0_1, v0x23abaa0_2, v0x23abaa0_3, v0x23abaa0_4;
E_0x23a7d80/5 .event edge, v0x23abaa0_5, v0x23abaa0_6, v0x23a80a0_0, v0x23a7fa0_0;
E_0x23a7d80/6 .event edge, v0x23a81f0_0, v0x23a8370_0, v0x23a8290_0, v0x23a8140_0;
E_0x23a7d80/7 .event edge, v0x23a8020_0, v0x23aa3b0_0, v0x23aa3b0_1, v0x23aa3b0_2;
E_0x23a7d80/8 .event edge, v0x23aa3b0_3, v0x23aa3b0_4, v0x23aa3b0_5, v0x23aa3b0_6;
E_0x23a7d80/9 .event edge, v0x23aa3b0_7, v0x23aa3b0_8, v0x23aa3b0_9, v0x23aa3b0_10;
E_0x23a7d80/10 .event edge, v0x23aa3b0_11, v0x23aa3b0_12, v0x23aa3b0_13, v0x23aa3b0_14;
E_0x23a7d80/11 .event edge, v0x23aa3b0_15, v0x23aa3b0_16, v0x23aa3b0_17, v0x23aa3b0_18;
E_0x23a7d80/12 .event edge, v0x23aa3b0_19, v0x23aa3b0_20, v0x23aa3b0_21, v0x23aa3b0_22;
E_0x23a7d80/13 .event edge, v0x23aa3b0_23, v0x23aa3b0_24, v0x23aa3b0_25, v0x23aa3b0_26;
E_0x23a7d80/14 .event edge, v0x23aa3b0_27, v0x23aa3b0_28, v0x23aa3b0_29, v0x23aa3b0_30;
E_0x23a7d80 .event/or E_0x23a7d80/0, E_0x23a7d80/1, E_0x23a7d80/2, E_0x23a7d80/3, E_0x23a7d80/4, E_0x23a7d80/5, E_0x23a7d80/6, E_0x23a7d80/7, E_0x23a7d80/8, E_0x23a7d80/9, E_0x23a7d80/10, E_0x23a7d80/11, E_0x23a7d80/12, E_0x23a7d80/13, E_0x23a7d80/14;
S_0x23a7270 .scope generate, "STAGES[4]" "STAGES[4]" 4 207, 4 207, S_0x23a6340;
 .timescale 0 0;
P_0x23a7368 .param/l "j" 4 209, +C4<00000000000000000000000000001100>;
P_0x23a7390 .param/l "i" 4 207, +C4<0100>;
v0x23a76a0_0 .var "lv", 2 0;
v0x23a7760_0 .var/s "x_shr", 23 0;
v0x23a7800_0 .var/s "xi", 23 0;
v0x23a78a0_0 .var/s "y_shr", 23 0;
v0x23a7950_0 .var/s "yi", 23 0;
v0x23a79f0_0 .var "z_sign", 0 0;
v0x23a7ad0_0 .var "zi", 31 0;
E_0x23a7480/0 .event edge, v0x23955e0_0, v0x23ab340_0, v0x23ab340_1, v0x23ab340_2;
E_0x23a7480/1 .event edge, v0x23ab340_3, v0x23ab340_4, v0x23ab340_5, v0x23ab340_6;
E_0x23a7480/2 .event edge, v0x23ab6f0_0, v0x23ab6f0_1, v0x23ab6f0_2, v0x23ab6f0_3;
E_0x23a7480/3 .event edge, v0x23ab6f0_4, v0x23ab6f0_5, v0x23ab6f0_6, v0x23abaa0_0;
E_0x23a7480/4 .event edge, v0x23abaa0_1, v0x23abaa0_2, v0x23abaa0_3, v0x23abaa0_4;
E_0x23a7480/5 .event edge, v0x23abaa0_5, v0x23abaa0_6, v0x23a7800_0, v0x23a76a0_0;
E_0x23a7480/6 .event edge, v0x23a7950_0, v0x23a7ad0_0, v0x23a79f0_0, v0x23a78a0_0;
E_0x23a7480/7 .event edge, v0x23a7760_0, v0x23aa3b0_0, v0x23aa3b0_1, v0x23aa3b0_2;
E_0x23a7480/8 .event edge, v0x23aa3b0_3, v0x23aa3b0_4, v0x23aa3b0_5, v0x23aa3b0_6;
E_0x23a7480/9 .event edge, v0x23aa3b0_7, v0x23aa3b0_8, v0x23aa3b0_9, v0x23aa3b0_10;
E_0x23a7480/10 .event edge, v0x23aa3b0_11, v0x23aa3b0_12, v0x23aa3b0_13, v0x23aa3b0_14;
E_0x23a7480/11 .event edge, v0x23aa3b0_15, v0x23aa3b0_16, v0x23aa3b0_17, v0x23aa3b0_18;
E_0x23a7480/12 .event edge, v0x23aa3b0_19, v0x23aa3b0_20, v0x23aa3b0_21, v0x23aa3b0_22;
E_0x23a7480/13 .event edge, v0x23aa3b0_23, v0x23aa3b0_24, v0x23aa3b0_25, v0x23aa3b0_26;
E_0x23a7480/14 .event edge, v0x23aa3b0_27, v0x23aa3b0_28, v0x23aa3b0_29, v0x23aa3b0_30;
E_0x23a7480 .event/or E_0x23a7480/0, E_0x23a7480/1, E_0x23a7480/2, E_0x23a7480/3, E_0x23a7480/4, E_0x23a7480/5, E_0x23a7480/6, E_0x23a7480/7, E_0x23a7480/8, E_0x23a7480/9, E_0x23a7480/10, E_0x23a7480/11, E_0x23a7480/12, E_0x23a7480/13, E_0x23a7480/14;
S_0x23a6930 .scope generate, "STAGES[5]" "STAGES[5]" 4 207, 4 207, S_0x23a6340;
 .timescale 0 0;
P_0x23a6a28 .param/l "j" 4 209, +C4<00000000000000000000000000001111>;
P_0x23a6a50 .param/l "i" 4 207, +C4<0101>;
v0x23a6da0_0 .var "lv", 2 0;
v0x23a6e60_0 .var/s "x_shr", 23 0;
v0x23a6f00_0 .var/s "xi", 23 0;
v0x23a6fa0_0 .var/s "y_shr", 23 0;
v0x23a7050_0 .var/s "yi", 23 0;
v0x23a70f0_0 .var "z_sign", 0 0;
v0x23a71d0_0 .var "zi", 31 0;
E_0x23a6b80/0 .event edge, v0x23955e0_0, v0x23ab340_0, v0x23ab340_1, v0x23ab340_2;
E_0x23a6b80/1 .event edge, v0x23ab340_3, v0x23ab340_4, v0x23ab340_5, v0x23ab340_6;
E_0x23a6b80/2 .event edge, v0x23ab6f0_0, v0x23ab6f0_1, v0x23ab6f0_2, v0x23ab6f0_3;
E_0x23a6b80/3 .event edge, v0x23ab6f0_4, v0x23ab6f0_5, v0x23ab6f0_6, v0x23abaa0_0;
E_0x23a6b80/4 .event edge, v0x23abaa0_1, v0x23abaa0_2, v0x23abaa0_3, v0x23abaa0_4;
E_0x23a6b80/5 .event edge, v0x23abaa0_5, v0x23abaa0_6, v0x23a6f00_0, v0x23a6da0_0;
E_0x23a6b80/6 .event edge, v0x23a7050_0, v0x23a71d0_0, v0x23a70f0_0, v0x23a6fa0_0;
E_0x23a6b80/7 .event edge, v0x23a6e60_0, v0x23aa3b0_0, v0x23aa3b0_1, v0x23aa3b0_2;
E_0x23a6b80/8 .event edge, v0x23aa3b0_3, v0x23aa3b0_4, v0x23aa3b0_5, v0x23aa3b0_6;
E_0x23a6b80/9 .event edge, v0x23aa3b0_7, v0x23aa3b0_8, v0x23aa3b0_9, v0x23aa3b0_10;
E_0x23a6b80/10 .event edge, v0x23aa3b0_11, v0x23aa3b0_12, v0x23aa3b0_13, v0x23aa3b0_14;
E_0x23a6b80/11 .event edge, v0x23aa3b0_15, v0x23aa3b0_16, v0x23aa3b0_17, v0x23aa3b0_18;
E_0x23a6b80/12 .event edge, v0x23aa3b0_19, v0x23aa3b0_20, v0x23aa3b0_21, v0x23aa3b0_22;
E_0x23a6b80/13 .event edge, v0x23aa3b0_23, v0x23aa3b0_24, v0x23aa3b0_25, v0x23aa3b0_26;
E_0x23a6b80/14 .event edge, v0x23aa3b0_27, v0x23aa3b0_28, v0x23aa3b0_29, v0x23aa3b0_30;
E_0x23a6b80 .event/or E_0x23a6b80/0, E_0x23a6b80/1, E_0x23a6b80/2, E_0x23a6b80/3, E_0x23a6b80/4, E_0x23a6b80/5, E_0x23a6b80/6, E_0x23a6b80/7, E_0x23a6b80/8, E_0x23a6b80/9, E_0x23a6b80/10, E_0x23a6b80/11, E_0x23a6b80/12, E_0x23a6b80/13, E_0x23a6b80/14;
S_0x239e250 .scope module, "CART2POL" "CORDIC_CIRC_VECT" 2 411, 5 58, S_0x22f30c0;
 .timescale 0 0;
P_0x239e348 .param/l "No_of_cycles" 5 62, +C4<01010>;
P_0x239e370 .param/l "Piggyback_Cntrl_wdth" 5 65, +C4<011>;
P_0x239e398 .param/l "frac_guard" 5 63, +C4<0101>;
P_0x239e3c0 .param/l "intrmdte_wdth" 5 70, +C4<0100101>;
P_0x239e3e8 .param/l "iter_num" 5 60, +C4<011110>;
P_0x239e410 .param/l "iters_per_stage" 5 69, +C4<011>;
P_0x239e438 .param/l "iters_per_stage_log2" 5 71, +C4<00000000000000000000000000000010>;
P_0x239e460 .param/l "output_width" 5 61, +C4<0100000>;
P_0x239e488 .param/l "overflow_guard" 5 64, +C4<010>;
P_0x239e4b0 .param/l "width" 5 59, +C4<011110>;
v0x23a46d0_0 .alias/s "Mag_Out", 31 0, v0x23b2e90_0;
v0x23a4790_0 .alias/s "Phase", 31 0, v0x23b3640_0;
v0x23a4830_0 .net *"_s1", 0 0, L_0x23c1300; 1 drivers
v0x23a48d0_0 .net *"_s10", 1 0, L_0x23c16b0; 1 drivers
v0x23a4950_0 .net *"_s110", 0 0, L_0x23c29f0; 1 drivers
v0x23a49f0_0 .net *"_s112", 0 0, L_0x23c2ef0; 1 drivers
v0x23a4ad0_0 .net *"_s12", 4 0, C4<00000>; 1 drivers
v0x23a4b70_0 .net *"_s2", 1 0, L_0x23c13a0; 1 drivers
v0x23a4c60_0 .net *"_s4", 4 0, C4<00000>; 1 drivers
v0x23a4d00_0 .net *"_s9", 0 0, L_0x23c1610; 1 drivers
v0x23a4e00 .array "atan_table", 30 0;
v0x23a4e00_0 .net/s v0x23a4e00 0, 31 0, C4<00100000000000000000000000000000>; 1 drivers
v0x23a4e00_1 .net/s v0x23a4e00 1, 31 0, C4<00010010111001000000010100011101>; 1 drivers
v0x23a4e00_2 .net/s v0x23a4e00 2, 31 0, C4<00001001111110110011100001011011>; 1 drivers
v0x23a4e00_3 .net/s v0x23a4e00 3, 31 0, C4<00000101000100010001000111010100>; 1 drivers
v0x23a4e00_4 .net/s v0x23a4e00 4, 31 0, C4<00000010100010110000110101000011>; 1 drivers
v0x23a4e00_5 .net/s v0x23a4e00 5, 31 0, C4<00000001010001011101011111100001>; 1 drivers
v0x23a4e00_6 .net/s v0x23a4e00 6, 31 0, C4<00000000101000101111011000011110>; 1 drivers
v0x23a4e00_7 .net/s v0x23a4e00 7, 31 0, C4<00000000010100010111110001010101>; 1 drivers
v0x23a4e00_8 .net/s v0x23a4e00 8, 31 0, C4<00000000001010001011111001010011>; 1 drivers
v0x23a4e00_9 .net/s v0x23a4e00 9, 31 0, C4<00000000000101000101111100101110>; 1 drivers
v0x23a4e00_10 .net/s v0x23a4e00 10, 31 0, C4<00000000000010100010111110011000>; 1 drivers
v0x23a4e00_11 .net/s v0x23a4e00 11, 31 0, C4<00000000000001010001011111001100>; 1 drivers
v0x23a4e00_12 .net/s v0x23a4e00 12, 31 0, C4<00000000000000101000101111100110>; 1 drivers
v0x23a4e00_13 .net/s v0x23a4e00 13, 31 0, C4<00000000000000010100010111110011>; 1 drivers
v0x23a4e00_14 .net/s v0x23a4e00 14, 31 0, C4<00000000000000001010001011111001>; 1 drivers
v0x23a4e00_15 .net/s v0x23a4e00 15, 31 0, C4<00000000000000000101000101111100>; 1 drivers
v0x23a4e00_16 .net/s v0x23a4e00 16, 31 0, C4<00000000000000000010100010111110>; 1 drivers
v0x23a4e00_17 .net/s v0x23a4e00 17, 31 0, C4<00000000000000000001010001011111>; 1 drivers
v0x23a4e00_18 .net/s v0x23a4e00 18, 31 0, C4<00000000000000000000101000101111>; 1 drivers
v0x23a4e00_19 .net/s v0x23a4e00 19, 31 0, C4<00000000000000000000010100010111>; 1 drivers
v0x23a4e00_20 .net/s v0x23a4e00 20, 31 0, C4<00000000000000000000001010001011>; 1 drivers
v0x23a4e00_21 .net/s v0x23a4e00 21, 31 0, C4<00000000000000000000000101000101>; 1 drivers
v0x23a4e00_22 .net/s v0x23a4e00 22, 31 0, C4<00000000000000000000000010100010>; 1 drivers
v0x23a4e00_23 .net/s v0x23a4e00 23, 31 0, C4<00000000000000000000000001010001>; 1 drivers
v0x23a4e00_24 .net/s v0x23a4e00 24, 31 0, C4<00000000000000000000000000101000>; 1 drivers
v0x23a4e00_25 .net/s v0x23a4e00 25, 31 0, C4<00000000000000000000000000010100>; 1 drivers
v0x23a4e00_26 .net/s v0x23a4e00 26, 31 0, C4<00000000000000000000000000001010>; 1 drivers
v0x23a4e00_27 .net/s v0x23a4e00 27, 31 0, C4<00000000000000000000000000000101>; 1 drivers
v0x23a4e00_28 .net/s v0x23a4e00 28, 31 0, C4<00000000000000000000000000000010>; 1 drivers
v0x23a4e00_29 .net/s v0x23a4e00 29, 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x23a4e00_30 .net/s v0x23a4e00 30, 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x23a5360_0 .alias "clock", 0 0, v0x23b5100_0;
v0x23a59c0_10 .array/port v0x23a59c0, 10;
v0x23a53e0_0 .net/s "mag", 36 0, v0x23a59c0_10; 1 drivers
v0x23a5480_0 .net "quadrant", 1 0, L_0x23c3010; 1 drivers
v0x23a55a0_0 .alias "reset", 0 0, v0x23b55d0_0;
v0x23a5670_0 .net "stb_in", 2 0, v0x23b3120_0; 1 drivers
v0x23a5500_0 .alias "stb_out", 2 0, v0x23b3010_0;
v0x23a57c0 .array "strobe", 10 0, 2 0;
v0x23a59c0 .array/s "x", 10 0, 36 0;
v0x23a5c00_0 .alias/s "x_in", 29 0, v0x23b2e10_0;
v0x23a5860_0 .net/s "x_start", 36 0, L_0x23c1490; 1 drivers
v0x23a5d50 .array/s "y", 10 0, 36 0;
v0x23a5fb0_0 .alias/s "y_in", 29 0, v0x23b2d20_0;
v0x23a6050_0 .net/s "y_start", 36 0, L_0x23c0e90; 1 drivers
v0x23a5df0 .array/s "z", 10 0, 31 0;
E_0x239e7b0 .event edge, v0x23955e0_0, v0x23a5670_0;
E_0x239e8e0 .event edge, v0x23a5480_0, v0x23a5860_0, v0x23a6050_0;
L_0x23c1300 .part L_0x23c09f0, 29, 1;
L_0x23c13a0 .concat [ 1 1 0 0], L_0x23c1300, L_0x23c1300;
L_0x23c1490 .concat [ 5 30 2 0], C4<00000>, L_0x23c09f0, L_0x23c13a0;
L_0x23c1610 .part L_0x23c11c0, 29, 1;
L_0x23c16b0 .concat [ 1 1 0 0], L_0x23c1610, L_0x23c1610;
L_0x23c0e90 .concat [ 5 30 2 0], C4<00000>, L_0x23c11c0, L_0x23c16b0;
L_0x23c29f0 .part L_0x23c11c0, 29, 1;
L_0x23c2ef0 .part L_0x23c09f0, 29, 1;
L_0x23c3010 .concat [ 1 1 0 0], L_0x23c2ef0, L_0x23c29f0;
L_0x23c31b0 .part v0x23a59c0_10, 5, 32;
S_0x23a3d70 .scope generate, "STAGES[0]" "STAGES[0]" 5 171, 5 171, S_0x239e250;
 .timescale 0 0;
P_0x23a3e68 .param/l "j" 5 173, +C4<00000000000000000000000000000000>;
P_0x23a3e90 .param/l "i" 5 171, +C4<00>;
v0x23a4200_0 .var "lv", 2 0;
v0x23a42c0_0 .var/s "x_shr", 36 0;
v0x23a4360_0 .var/s "xi", 36 0;
v0x23a4400_0 .var/s "y_shr", 36 0;
v0x23a44b0_0 .var "y_sign", 0 0;
v0x23a4550_0 .var/s "yi", 36 0;
v0x23a4630_0 .var/s "zi", 31 0;
v0x23a59c0_0 .array/port v0x23a59c0, 0;
v0x23a59c0_1 .array/port v0x23a59c0, 1;
v0x23a59c0_2 .array/port v0x23a59c0, 2;
E_0x23a3f80/0 .event edge, v0x23955e0_0, v0x23a59c0_0, v0x23a59c0_1, v0x23a59c0_2;
v0x23a59c0_3 .array/port v0x23a59c0, 3;
v0x23a59c0_4 .array/port v0x23a59c0, 4;
v0x23a59c0_5 .array/port v0x23a59c0, 5;
v0x23a59c0_6 .array/port v0x23a59c0, 6;
E_0x23a3f80/1 .event edge, v0x23a59c0_3, v0x23a59c0_4, v0x23a59c0_5, v0x23a59c0_6;
v0x23a59c0_7 .array/port v0x23a59c0, 7;
v0x23a59c0_8 .array/port v0x23a59c0, 8;
v0x23a59c0_9 .array/port v0x23a59c0, 9;
E_0x23a3f80/2 .event edge, v0x23a59c0_7, v0x23a59c0_8, v0x23a59c0_9, v0x23a59c0_10;
v0x23a5d50_0 .array/port v0x23a5d50, 0;
v0x23a5d50_1 .array/port v0x23a5d50, 1;
v0x23a5d50_2 .array/port v0x23a5d50, 2;
v0x23a5d50_3 .array/port v0x23a5d50, 3;
E_0x23a3f80/3 .event edge, v0x23a5d50_0, v0x23a5d50_1, v0x23a5d50_2, v0x23a5d50_3;
v0x23a5d50_4 .array/port v0x23a5d50, 4;
v0x23a5d50_5 .array/port v0x23a5d50, 5;
v0x23a5d50_6 .array/port v0x23a5d50, 6;
v0x23a5d50_7 .array/port v0x23a5d50, 7;
E_0x23a3f80/4 .event edge, v0x23a5d50_4, v0x23a5d50_5, v0x23a5d50_6, v0x23a5d50_7;
v0x23a5d50_8 .array/port v0x23a5d50, 8;
v0x23a5d50_9 .array/port v0x23a5d50, 9;
v0x23a5d50_10 .array/port v0x23a5d50, 10;
v0x23a5df0_0 .array/port v0x23a5df0, 0;
E_0x23a3f80/5 .event edge, v0x23a5d50_8, v0x23a5d50_9, v0x23a5d50_10, v0x23a5df0_0;
v0x23a5df0_1 .array/port v0x23a5df0, 1;
v0x23a5df0_2 .array/port v0x23a5df0, 2;
v0x23a5df0_3 .array/port v0x23a5df0, 3;
v0x23a5df0_4 .array/port v0x23a5df0, 4;
E_0x23a3f80/6 .event edge, v0x23a5df0_1, v0x23a5df0_2, v0x23a5df0_3, v0x23a5df0_4;
v0x23a5df0_5 .array/port v0x23a5df0, 5;
v0x23a5df0_6 .array/port v0x23a5df0, 6;
v0x23a5df0_7 .array/port v0x23a5df0, 7;
v0x23a5df0_8 .array/port v0x23a5df0, 8;
E_0x23a3f80/7 .event edge, v0x23a5df0_5, v0x23a5df0_6, v0x23a5df0_7, v0x23a5df0_8;
v0x23a5df0_9 .array/port v0x23a5df0, 9;
E_0x23a3f80/8 .event edge, v0x23a5df0_9, v0x23a5df0_10, v0x23a4360_0, v0x23a4200_0;
E_0x23a3f80/9 .event edge, v0x23a4550_0, v0x23a44b0_0, v0x23a4400_0, v0x23a42c0_0;
E_0x23a3f80/10 .event edge, v0x23a4630_0, v0x23a4e00_0, v0x23a4e00_1, v0x23a4e00_2;
E_0x23a3f80/11 .event edge, v0x23a4e00_3, v0x23a4e00_4, v0x23a4e00_5, v0x23a4e00_6;
E_0x23a3f80/12 .event edge, v0x23a4e00_7, v0x23a4e00_8, v0x23a4e00_9, v0x23a4e00_10;
E_0x23a3f80/13 .event edge, v0x23a4e00_11, v0x23a4e00_12, v0x23a4e00_13, v0x23a4e00_14;
E_0x23a3f80/14 .event edge, v0x23a4e00_15, v0x23a4e00_16, v0x23a4e00_17, v0x23a4e00_18;
E_0x23a3f80/15 .event edge, v0x23a4e00_19, v0x23a4e00_20, v0x23a4e00_21, v0x23a4e00_22;
E_0x23a3f80/16 .event edge, v0x23a4e00_23, v0x23a4e00_24, v0x23a4e00_25, v0x23a4e00_26;
E_0x23a3f80/17 .event edge, v0x23a4e00_27, v0x23a4e00_28, v0x23a4e00_29, v0x23a4e00_30;
E_0x23a3f80 .event/or E_0x23a3f80/0, E_0x23a3f80/1, E_0x23a3f80/2, E_0x23a3f80/3, E_0x23a3f80/4, E_0x23a3f80/5, E_0x23a3f80/6, E_0x23a3f80/7, E_0x23a3f80/8, E_0x23a3f80/9, E_0x23a3f80/10, E_0x23a3f80/11, E_0x23a3f80/12, E_0x23a3f80/13, E_0x23a3f80/14, E_0x23a3f80/15, E_0x23a3f80/16, E_0x23a3f80/17;
S_0x23a3410 .scope generate, "STAGES[1]" "STAGES[1]" 5 171, 5 171, S_0x239e250;
 .timescale 0 0;
P_0x23a3508 .param/l "j" 5 173, +C4<00000000000000000000000000000011>;
P_0x23a3530 .param/l "i" 5 171, +C4<01>;
v0x23a38a0_0 .var "lv", 2 0;
v0x23a3960_0 .var/s "x_shr", 36 0;
v0x23a3a00_0 .var/s "xi", 36 0;
v0x23a3aa0_0 .var/s "y_shr", 36 0;
v0x23a3b50_0 .var "y_sign", 0 0;
v0x23a3bf0_0 .var/s "yi", 36 0;
v0x23a3cd0_0 .var/s "zi", 31 0;
E_0x23a3620/0 .event edge, v0x23955e0_0, v0x23a59c0_0, v0x23a59c0_1, v0x23a59c0_2;
E_0x23a3620/1 .event edge, v0x23a59c0_3, v0x23a59c0_4, v0x23a59c0_5, v0x23a59c0_6;
E_0x23a3620/2 .event edge, v0x23a59c0_7, v0x23a59c0_8, v0x23a59c0_9, v0x23a59c0_10;
E_0x23a3620/3 .event edge, v0x23a5d50_0, v0x23a5d50_1, v0x23a5d50_2, v0x23a5d50_3;
E_0x23a3620/4 .event edge, v0x23a5d50_4, v0x23a5d50_5, v0x23a5d50_6, v0x23a5d50_7;
E_0x23a3620/5 .event edge, v0x23a5d50_8, v0x23a5d50_9, v0x23a5d50_10, v0x23a5df0_0;
E_0x23a3620/6 .event edge, v0x23a5df0_1, v0x23a5df0_2, v0x23a5df0_3, v0x23a5df0_4;
E_0x23a3620/7 .event edge, v0x23a5df0_5, v0x23a5df0_6, v0x23a5df0_7, v0x23a5df0_8;
E_0x23a3620/8 .event edge, v0x23a5df0_9, v0x23a5df0_10, v0x23a3a00_0, v0x23a38a0_0;
E_0x23a3620/9 .event edge, v0x23a3bf0_0, v0x23a3b50_0, v0x23a3aa0_0, v0x23a3960_0;
E_0x23a3620/10 .event edge, v0x23a3cd0_0, v0x23a4e00_0, v0x23a4e00_1, v0x23a4e00_2;
E_0x23a3620/11 .event edge, v0x23a4e00_3, v0x23a4e00_4, v0x23a4e00_5, v0x23a4e00_6;
E_0x23a3620/12 .event edge, v0x23a4e00_7, v0x23a4e00_8, v0x23a4e00_9, v0x23a4e00_10;
E_0x23a3620/13 .event edge, v0x23a4e00_11, v0x23a4e00_12, v0x23a4e00_13, v0x23a4e00_14;
E_0x23a3620/14 .event edge, v0x23a4e00_15, v0x23a4e00_16, v0x23a4e00_17, v0x23a4e00_18;
E_0x23a3620/15 .event edge, v0x23a4e00_19, v0x23a4e00_20, v0x23a4e00_21, v0x23a4e00_22;
E_0x23a3620/16 .event edge, v0x23a4e00_23, v0x23a4e00_24, v0x23a4e00_25, v0x23a4e00_26;
E_0x23a3620/17 .event edge, v0x23a4e00_27, v0x23a4e00_28, v0x23a4e00_29, v0x23a4e00_30;
E_0x23a3620 .event/or E_0x23a3620/0, E_0x23a3620/1, E_0x23a3620/2, E_0x23a3620/3, E_0x23a3620/4, E_0x23a3620/5, E_0x23a3620/6, E_0x23a3620/7, E_0x23a3620/8, E_0x23a3620/9, E_0x23a3620/10, E_0x23a3620/11, E_0x23a3620/12, E_0x23a3620/13, E_0x23a3620/14, E_0x23a3620/15, E_0x23a3620/16, E_0x23a3620/17;
S_0x23a2ab0 .scope generate, "STAGES[2]" "STAGES[2]" 5 171, 5 171, S_0x239e250;
 .timescale 0 0;
P_0x23a2ba8 .param/l "j" 5 173, +C4<00000000000000000000000000000110>;
P_0x23a2bd0 .param/l "i" 5 171, +C4<010>;
v0x23a2f40_0 .var "lv", 2 0;
v0x23a3000_0 .var/s "x_shr", 36 0;
v0x23a30a0_0 .var/s "xi", 36 0;
v0x23a3140_0 .var/s "y_shr", 36 0;
v0x23a31f0_0 .var "y_sign", 0 0;
v0x23a3290_0 .var/s "yi", 36 0;
v0x23a3370_0 .var/s "zi", 31 0;
E_0x23a2cc0/0 .event edge, v0x23955e0_0, v0x23a59c0_0, v0x23a59c0_1, v0x23a59c0_2;
E_0x23a2cc0/1 .event edge, v0x23a59c0_3, v0x23a59c0_4, v0x23a59c0_5, v0x23a59c0_6;
E_0x23a2cc0/2 .event edge, v0x23a59c0_7, v0x23a59c0_8, v0x23a59c0_9, v0x23a59c0_10;
E_0x23a2cc0/3 .event edge, v0x23a5d50_0, v0x23a5d50_1, v0x23a5d50_2, v0x23a5d50_3;
E_0x23a2cc0/4 .event edge, v0x23a5d50_4, v0x23a5d50_5, v0x23a5d50_6, v0x23a5d50_7;
E_0x23a2cc0/5 .event edge, v0x23a5d50_8, v0x23a5d50_9, v0x23a5d50_10, v0x23a5df0_0;
E_0x23a2cc0/6 .event edge, v0x23a5df0_1, v0x23a5df0_2, v0x23a5df0_3, v0x23a5df0_4;
E_0x23a2cc0/7 .event edge, v0x23a5df0_5, v0x23a5df0_6, v0x23a5df0_7, v0x23a5df0_8;
E_0x23a2cc0/8 .event edge, v0x23a5df0_9, v0x23a5df0_10, v0x23a30a0_0, v0x23a2f40_0;
E_0x23a2cc0/9 .event edge, v0x23a3290_0, v0x23a31f0_0, v0x23a3140_0, v0x23a3000_0;
E_0x23a2cc0/10 .event edge, v0x23a3370_0, v0x23a4e00_0, v0x23a4e00_1, v0x23a4e00_2;
E_0x23a2cc0/11 .event edge, v0x23a4e00_3, v0x23a4e00_4, v0x23a4e00_5, v0x23a4e00_6;
E_0x23a2cc0/12 .event edge, v0x23a4e00_7, v0x23a4e00_8, v0x23a4e00_9, v0x23a4e00_10;
E_0x23a2cc0/13 .event edge, v0x23a4e00_11, v0x23a4e00_12, v0x23a4e00_13, v0x23a4e00_14;
E_0x23a2cc0/14 .event edge, v0x23a4e00_15, v0x23a4e00_16, v0x23a4e00_17, v0x23a4e00_18;
E_0x23a2cc0/15 .event edge, v0x23a4e00_19, v0x23a4e00_20, v0x23a4e00_21, v0x23a4e00_22;
E_0x23a2cc0/16 .event edge, v0x23a4e00_23, v0x23a4e00_24, v0x23a4e00_25, v0x23a4e00_26;
E_0x23a2cc0/17 .event edge, v0x23a4e00_27, v0x23a4e00_28, v0x23a4e00_29, v0x23a4e00_30;
E_0x23a2cc0 .event/or E_0x23a2cc0/0, E_0x23a2cc0/1, E_0x23a2cc0/2, E_0x23a2cc0/3, E_0x23a2cc0/4, E_0x23a2cc0/5, E_0x23a2cc0/6, E_0x23a2cc0/7, E_0x23a2cc0/8, E_0x23a2cc0/9, E_0x23a2cc0/10, E_0x23a2cc0/11, E_0x23a2cc0/12, E_0x23a2cc0/13, E_0x23a2cc0/14, E_0x23a2cc0/15, E_0x23a2cc0/16, E_0x23a2cc0/17;
S_0x23a2150 .scope generate, "STAGES[3]" "STAGES[3]" 5 171, 5 171, S_0x239e250;
 .timescale 0 0;
P_0x23a2248 .param/l "j" 5 173, +C4<00000000000000000000000000001001>;
P_0x23a2270 .param/l "i" 5 171, +C4<011>;
v0x23a25e0_0 .var "lv", 2 0;
v0x23a26a0_0 .var/s "x_shr", 36 0;
v0x23a2740_0 .var/s "xi", 36 0;
v0x23a27e0_0 .var/s "y_shr", 36 0;
v0x23a2890_0 .var "y_sign", 0 0;
v0x23a2930_0 .var/s "yi", 36 0;
v0x23a2a10_0 .var/s "zi", 31 0;
E_0x23a2360/0 .event edge, v0x23955e0_0, v0x23a59c0_0, v0x23a59c0_1, v0x23a59c0_2;
E_0x23a2360/1 .event edge, v0x23a59c0_3, v0x23a59c0_4, v0x23a59c0_5, v0x23a59c0_6;
E_0x23a2360/2 .event edge, v0x23a59c0_7, v0x23a59c0_8, v0x23a59c0_9, v0x23a59c0_10;
E_0x23a2360/3 .event edge, v0x23a5d50_0, v0x23a5d50_1, v0x23a5d50_2, v0x23a5d50_3;
E_0x23a2360/4 .event edge, v0x23a5d50_4, v0x23a5d50_5, v0x23a5d50_6, v0x23a5d50_7;
E_0x23a2360/5 .event edge, v0x23a5d50_8, v0x23a5d50_9, v0x23a5d50_10, v0x23a5df0_0;
E_0x23a2360/6 .event edge, v0x23a5df0_1, v0x23a5df0_2, v0x23a5df0_3, v0x23a5df0_4;
E_0x23a2360/7 .event edge, v0x23a5df0_5, v0x23a5df0_6, v0x23a5df0_7, v0x23a5df0_8;
E_0x23a2360/8 .event edge, v0x23a5df0_9, v0x23a5df0_10, v0x23a2740_0, v0x23a25e0_0;
E_0x23a2360/9 .event edge, v0x23a2930_0, v0x23a2890_0, v0x23a27e0_0, v0x23a26a0_0;
E_0x23a2360/10 .event edge, v0x23a2a10_0, v0x23a4e00_0, v0x23a4e00_1, v0x23a4e00_2;
E_0x23a2360/11 .event edge, v0x23a4e00_3, v0x23a4e00_4, v0x23a4e00_5, v0x23a4e00_6;
E_0x23a2360/12 .event edge, v0x23a4e00_7, v0x23a4e00_8, v0x23a4e00_9, v0x23a4e00_10;
E_0x23a2360/13 .event edge, v0x23a4e00_11, v0x23a4e00_12, v0x23a4e00_13, v0x23a4e00_14;
E_0x23a2360/14 .event edge, v0x23a4e00_15, v0x23a4e00_16, v0x23a4e00_17, v0x23a4e00_18;
E_0x23a2360/15 .event edge, v0x23a4e00_19, v0x23a4e00_20, v0x23a4e00_21, v0x23a4e00_22;
E_0x23a2360/16 .event edge, v0x23a4e00_23, v0x23a4e00_24, v0x23a4e00_25, v0x23a4e00_26;
E_0x23a2360/17 .event edge, v0x23a4e00_27, v0x23a4e00_28, v0x23a4e00_29, v0x23a4e00_30;
E_0x23a2360 .event/or E_0x23a2360/0, E_0x23a2360/1, E_0x23a2360/2, E_0x23a2360/3, E_0x23a2360/4, E_0x23a2360/5, E_0x23a2360/6, E_0x23a2360/7, E_0x23a2360/8, E_0x23a2360/9, E_0x23a2360/10, E_0x23a2360/11, E_0x23a2360/12, E_0x23a2360/13, E_0x23a2360/14, E_0x23a2360/15, E_0x23a2360/16, E_0x23a2360/17;
S_0x23a17f0 .scope generate, "STAGES[4]" "STAGES[4]" 5 171, 5 171, S_0x239e250;
 .timescale 0 0;
P_0x23a18e8 .param/l "j" 5 173, +C4<00000000000000000000000000001100>;
P_0x23a1910 .param/l "i" 5 171, +C4<0100>;
v0x23a1c80_0 .var "lv", 2 0;
v0x23a1d40_0 .var/s "x_shr", 36 0;
v0x23a1de0_0 .var/s "xi", 36 0;
v0x23a1e80_0 .var/s "y_shr", 36 0;
v0x23a1f30_0 .var "y_sign", 0 0;
v0x23a1fd0_0 .var/s "yi", 36 0;
v0x23a20b0_0 .var/s "zi", 31 0;
E_0x23a1a00/0 .event edge, v0x23955e0_0, v0x23a59c0_0, v0x23a59c0_1, v0x23a59c0_2;
E_0x23a1a00/1 .event edge, v0x23a59c0_3, v0x23a59c0_4, v0x23a59c0_5, v0x23a59c0_6;
E_0x23a1a00/2 .event edge, v0x23a59c0_7, v0x23a59c0_8, v0x23a59c0_9, v0x23a59c0_10;
E_0x23a1a00/3 .event edge, v0x23a5d50_0, v0x23a5d50_1, v0x23a5d50_2, v0x23a5d50_3;
E_0x23a1a00/4 .event edge, v0x23a5d50_4, v0x23a5d50_5, v0x23a5d50_6, v0x23a5d50_7;
E_0x23a1a00/5 .event edge, v0x23a5d50_8, v0x23a5d50_9, v0x23a5d50_10, v0x23a5df0_0;
E_0x23a1a00/6 .event edge, v0x23a5df0_1, v0x23a5df0_2, v0x23a5df0_3, v0x23a5df0_4;
E_0x23a1a00/7 .event edge, v0x23a5df0_5, v0x23a5df0_6, v0x23a5df0_7, v0x23a5df0_8;
E_0x23a1a00/8 .event edge, v0x23a5df0_9, v0x23a5df0_10, v0x23a1de0_0, v0x23a1c80_0;
E_0x23a1a00/9 .event edge, v0x23a1fd0_0, v0x23a1f30_0, v0x23a1e80_0, v0x23a1d40_0;
E_0x23a1a00/10 .event edge, v0x23a20b0_0, v0x23a4e00_0, v0x23a4e00_1, v0x23a4e00_2;
E_0x23a1a00/11 .event edge, v0x23a4e00_3, v0x23a4e00_4, v0x23a4e00_5, v0x23a4e00_6;
E_0x23a1a00/12 .event edge, v0x23a4e00_7, v0x23a4e00_8, v0x23a4e00_9, v0x23a4e00_10;
E_0x23a1a00/13 .event edge, v0x23a4e00_11, v0x23a4e00_12, v0x23a4e00_13, v0x23a4e00_14;
E_0x23a1a00/14 .event edge, v0x23a4e00_15, v0x23a4e00_16, v0x23a4e00_17, v0x23a4e00_18;
E_0x23a1a00/15 .event edge, v0x23a4e00_19, v0x23a4e00_20, v0x23a4e00_21, v0x23a4e00_22;
E_0x23a1a00/16 .event edge, v0x23a4e00_23, v0x23a4e00_24, v0x23a4e00_25, v0x23a4e00_26;
E_0x23a1a00/17 .event edge, v0x23a4e00_27, v0x23a4e00_28, v0x23a4e00_29, v0x23a4e00_30;
E_0x23a1a00 .event/or E_0x23a1a00/0, E_0x23a1a00/1, E_0x23a1a00/2, E_0x23a1a00/3, E_0x23a1a00/4, E_0x23a1a00/5, E_0x23a1a00/6, E_0x23a1a00/7, E_0x23a1a00/8, E_0x23a1a00/9, E_0x23a1a00/10, E_0x23a1a00/11, E_0x23a1a00/12, E_0x23a1a00/13, E_0x23a1a00/14, E_0x23a1a00/15, E_0x23a1a00/16, E_0x23a1a00/17;
S_0x23a0e90 .scope generate, "STAGES[5]" "STAGES[5]" 5 171, 5 171, S_0x239e250;
 .timescale 0 0;
P_0x23a0f88 .param/l "j" 5 173, +C4<00000000000000000000000000001111>;
P_0x23a0fb0 .param/l "i" 5 171, +C4<0101>;
v0x23a1320_0 .var "lv", 2 0;
v0x23a13e0_0 .var/s "x_shr", 36 0;
v0x23a1480_0 .var/s "xi", 36 0;
v0x23a1520_0 .var/s "y_shr", 36 0;
v0x23a15d0_0 .var "y_sign", 0 0;
v0x23a1670_0 .var/s "yi", 36 0;
v0x23a1750_0 .var/s "zi", 31 0;
E_0x23a10a0/0 .event edge, v0x23955e0_0, v0x23a59c0_0, v0x23a59c0_1, v0x23a59c0_2;
E_0x23a10a0/1 .event edge, v0x23a59c0_3, v0x23a59c0_4, v0x23a59c0_5, v0x23a59c0_6;
E_0x23a10a0/2 .event edge, v0x23a59c0_7, v0x23a59c0_8, v0x23a59c0_9, v0x23a59c0_10;
E_0x23a10a0/3 .event edge, v0x23a5d50_0, v0x23a5d50_1, v0x23a5d50_2, v0x23a5d50_3;
E_0x23a10a0/4 .event edge, v0x23a5d50_4, v0x23a5d50_5, v0x23a5d50_6, v0x23a5d50_7;
E_0x23a10a0/5 .event edge, v0x23a5d50_8, v0x23a5d50_9, v0x23a5d50_10, v0x23a5df0_0;
E_0x23a10a0/6 .event edge, v0x23a5df0_1, v0x23a5df0_2, v0x23a5df0_3, v0x23a5df0_4;
E_0x23a10a0/7 .event edge, v0x23a5df0_5, v0x23a5df0_6, v0x23a5df0_7, v0x23a5df0_8;
E_0x23a10a0/8 .event edge, v0x23a5df0_9, v0x23a5df0_10, v0x23a1480_0, v0x23a1320_0;
E_0x23a10a0/9 .event edge, v0x23a1670_0, v0x23a15d0_0, v0x23a1520_0, v0x23a13e0_0;
E_0x23a10a0/10 .event edge, v0x23a1750_0, v0x23a4e00_0, v0x23a4e00_1, v0x23a4e00_2;
E_0x23a10a0/11 .event edge, v0x23a4e00_3, v0x23a4e00_4, v0x23a4e00_5, v0x23a4e00_6;
E_0x23a10a0/12 .event edge, v0x23a4e00_7, v0x23a4e00_8, v0x23a4e00_9, v0x23a4e00_10;
E_0x23a10a0/13 .event edge, v0x23a4e00_11, v0x23a4e00_12, v0x23a4e00_13, v0x23a4e00_14;
E_0x23a10a0/14 .event edge, v0x23a4e00_15, v0x23a4e00_16, v0x23a4e00_17, v0x23a4e00_18;
E_0x23a10a0/15 .event edge, v0x23a4e00_19, v0x23a4e00_20, v0x23a4e00_21, v0x23a4e00_22;
E_0x23a10a0/16 .event edge, v0x23a4e00_23, v0x23a4e00_24, v0x23a4e00_25, v0x23a4e00_26;
E_0x23a10a0/17 .event edge, v0x23a4e00_27, v0x23a4e00_28, v0x23a4e00_29, v0x23a4e00_30;
E_0x23a10a0 .event/or E_0x23a10a0/0, E_0x23a10a0/1, E_0x23a10a0/2, E_0x23a10a0/3, E_0x23a10a0/4, E_0x23a10a0/5, E_0x23a10a0/6, E_0x23a10a0/7, E_0x23a10a0/8, E_0x23a10a0/9, E_0x23a10a0/10, E_0x23a10a0/11, E_0x23a10a0/12, E_0x23a10a0/13, E_0x23a10a0/14, E_0x23a10a0/15, E_0x23a10a0/16, E_0x23a10a0/17;
S_0x23a0530 .scope generate, "STAGES[6]" "STAGES[6]" 5 171, 5 171, S_0x239e250;
 .timescale 0 0;
P_0x23a0628 .param/l "j" 5 173, +C4<00000000000000000000000000010010>;
P_0x23a0650 .param/l "i" 5 171, +C4<0110>;
v0x23a09c0_0 .var "lv", 2 0;
v0x23a0a80_0 .var/s "x_shr", 36 0;
v0x23a0b20_0 .var/s "xi", 36 0;
v0x23a0bc0_0 .var/s "y_shr", 36 0;
v0x23a0c70_0 .var "y_sign", 0 0;
v0x23a0d10_0 .var/s "yi", 36 0;
v0x23a0df0_0 .var/s "zi", 31 0;
E_0x23a0740/0 .event edge, v0x23955e0_0, v0x23a59c0_0, v0x23a59c0_1, v0x23a59c0_2;
E_0x23a0740/1 .event edge, v0x23a59c0_3, v0x23a59c0_4, v0x23a59c0_5, v0x23a59c0_6;
E_0x23a0740/2 .event edge, v0x23a59c0_7, v0x23a59c0_8, v0x23a59c0_9, v0x23a59c0_10;
E_0x23a0740/3 .event edge, v0x23a5d50_0, v0x23a5d50_1, v0x23a5d50_2, v0x23a5d50_3;
E_0x23a0740/4 .event edge, v0x23a5d50_4, v0x23a5d50_5, v0x23a5d50_6, v0x23a5d50_7;
E_0x23a0740/5 .event edge, v0x23a5d50_8, v0x23a5d50_9, v0x23a5d50_10, v0x23a5df0_0;
E_0x23a0740/6 .event edge, v0x23a5df0_1, v0x23a5df0_2, v0x23a5df0_3, v0x23a5df0_4;
E_0x23a0740/7 .event edge, v0x23a5df0_5, v0x23a5df0_6, v0x23a5df0_7, v0x23a5df0_8;
E_0x23a0740/8 .event edge, v0x23a5df0_9, v0x23a5df0_10, v0x23a0b20_0, v0x23a09c0_0;
E_0x23a0740/9 .event edge, v0x23a0d10_0, v0x23a0c70_0, v0x23a0bc0_0, v0x23a0a80_0;
E_0x23a0740/10 .event edge, v0x23a0df0_0, v0x23a4e00_0, v0x23a4e00_1, v0x23a4e00_2;
E_0x23a0740/11 .event edge, v0x23a4e00_3, v0x23a4e00_4, v0x23a4e00_5, v0x23a4e00_6;
E_0x23a0740/12 .event edge, v0x23a4e00_7, v0x23a4e00_8, v0x23a4e00_9, v0x23a4e00_10;
E_0x23a0740/13 .event edge, v0x23a4e00_11, v0x23a4e00_12, v0x23a4e00_13, v0x23a4e00_14;
E_0x23a0740/14 .event edge, v0x23a4e00_15, v0x23a4e00_16, v0x23a4e00_17, v0x23a4e00_18;
E_0x23a0740/15 .event edge, v0x23a4e00_19, v0x23a4e00_20, v0x23a4e00_21, v0x23a4e00_22;
E_0x23a0740/16 .event edge, v0x23a4e00_23, v0x23a4e00_24, v0x23a4e00_25, v0x23a4e00_26;
E_0x23a0740/17 .event edge, v0x23a4e00_27, v0x23a4e00_28, v0x23a4e00_29, v0x23a4e00_30;
E_0x23a0740 .event/or E_0x23a0740/0, E_0x23a0740/1, E_0x23a0740/2, E_0x23a0740/3, E_0x23a0740/4, E_0x23a0740/5, E_0x23a0740/6, E_0x23a0740/7, E_0x23a0740/8, E_0x23a0740/9, E_0x23a0740/10, E_0x23a0740/11, E_0x23a0740/12, E_0x23a0740/13, E_0x23a0740/14, E_0x23a0740/15, E_0x23a0740/16, E_0x23a0740/17;
S_0x239fbd0 .scope generate, "STAGES[7]" "STAGES[7]" 5 171, 5 171, S_0x239e250;
 .timescale 0 0;
P_0x239fcc8 .param/l "j" 5 173, +C4<00000000000000000000000000010101>;
P_0x239fcf0 .param/l "i" 5 171, +C4<0111>;
v0x23a0060_0 .var "lv", 2 0;
v0x23a0120_0 .var/s "x_shr", 36 0;
v0x23a01c0_0 .var/s "xi", 36 0;
v0x23a0260_0 .var/s "y_shr", 36 0;
v0x23a0310_0 .var "y_sign", 0 0;
v0x23a03b0_0 .var/s "yi", 36 0;
v0x23a0490_0 .var/s "zi", 31 0;
E_0x239fde0/0 .event edge, v0x23955e0_0, v0x23a59c0_0, v0x23a59c0_1, v0x23a59c0_2;
E_0x239fde0/1 .event edge, v0x23a59c0_3, v0x23a59c0_4, v0x23a59c0_5, v0x23a59c0_6;
E_0x239fde0/2 .event edge, v0x23a59c0_7, v0x23a59c0_8, v0x23a59c0_9, v0x23a59c0_10;
E_0x239fde0/3 .event edge, v0x23a5d50_0, v0x23a5d50_1, v0x23a5d50_2, v0x23a5d50_3;
E_0x239fde0/4 .event edge, v0x23a5d50_4, v0x23a5d50_5, v0x23a5d50_6, v0x23a5d50_7;
E_0x239fde0/5 .event edge, v0x23a5d50_8, v0x23a5d50_9, v0x23a5d50_10, v0x23a5df0_0;
E_0x239fde0/6 .event edge, v0x23a5df0_1, v0x23a5df0_2, v0x23a5df0_3, v0x23a5df0_4;
E_0x239fde0/7 .event edge, v0x23a5df0_5, v0x23a5df0_6, v0x23a5df0_7, v0x23a5df0_8;
E_0x239fde0/8 .event edge, v0x23a5df0_9, v0x23a5df0_10, v0x23a01c0_0, v0x23a0060_0;
E_0x239fde0/9 .event edge, v0x23a03b0_0, v0x23a0310_0, v0x23a0260_0, v0x23a0120_0;
E_0x239fde0/10 .event edge, v0x23a0490_0, v0x23a4e00_0, v0x23a4e00_1, v0x23a4e00_2;
E_0x239fde0/11 .event edge, v0x23a4e00_3, v0x23a4e00_4, v0x23a4e00_5, v0x23a4e00_6;
E_0x239fde0/12 .event edge, v0x23a4e00_7, v0x23a4e00_8, v0x23a4e00_9, v0x23a4e00_10;
E_0x239fde0/13 .event edge, v0x23a4e00_11, v0x23a4e00_12, v0x23a4e00_13, v0x23a4e00_14;
E_0x239fde0/14 .event edge, v0x23a4e00_15, v0x23a4e00_16, v0x23a4e00_17, v0x23a4e00_18;
E_0x239fde0/15 .event edge, v0x23a4e00_19, v0x23a4e00_20, v0x23a4e00_21, v0x23a4e00_22;
E_0x239fde0/16 .event edge, v0x23a4e00_23, v0x23a4e00_24, v0x23a4e00_25, v0x23a4e00_26;
E_0x239fde0/17 .event edge, v0x23a4e00_27, v0x23a4e00_28, v0x23a4e00_29, v0x23a4e00_30;
E_0x239fde0 .event/or E_0x239fde0/0, E_0x239fde0/1, E_0x239fde0/2, E_0x239fde0/3, E_0x239fde0/4, E_0x239fde0/5, E_0x239fde0/6, E_0x239fde0/7, E_0x239fde0/8, E_0x239fde0/9, E_0x239fde0/10, E_0x239fde0/11, E_0x239fde0/12, E_0x239fde0/13, E_0x239fde0/14, E_0x239fde0/15, E_0x239fde0/16, E_0x239fde0/17;
S_0x239f270 .scope generate, "STAGES[8]" "STAGES[8]" 5 171, 5 171, S_0x239e250;
 .timescale 0 0;
P_0x239f368 .param/l "j" 5 173, +C4<00000000000000000000000000011000>;
P_0x239f390 .param/l "i" 5 171, +C4<01000>;
v0x239f700_0 .var "lv", 2 0;
v0x239f7c0_0 .var/s "x_shr", 36 0;
v0x239f860_0 .var/s "xi", 36 0;
v0x239f900_0 .var/s "y_shr", 36 0;
v0x239f9b0_0 .var "y_sign", 0 0;
v0x239fa50_0 .var/s "yi", 36 0;
v0x239fb30_0 .var/s "zi", 31 0;
E_0x239f480/0 .event edge, v0x23955e0_0, v0x23a59c0_0, v0x23a59c0_1, v0x23a59c0_2;
E_0x239f480/1 .event edge, v0x23a59c0_3, v0x23a59c0_4, v0x23a59c0_5, v0x23a59c0_6;
E_0x239f480/2 .event edge, v0x23a59c0_7, v0x23a59c0_8, v0x23a59c0_9, v0x23a59c0_10;
E_0x239f480/3 .event edge, v0x23a5d50_0, v0x23a5d50_1, v0x23a5d50_2, v0x23a5d50_3;
E_0x239f480/4 .event edge, v0x23a5d50_4, v0x23a5d50_5, v0x23a5d50_6, v0x23a5d50_7;
E_0x239f480/5 .event edge, v0x23a5d50_8, v0x23a5d50_9, v0x23a5d50_10, v0x23a5df0_0;
E_0x239f480/6 .event edge, v0x23a5df0_1, v0x23a5df0_2, v0x23a5df0_3, v0x23a5df0_4;
E_0x239f480/7 .event edge, v0x23a5df0_5, v0x23a5df0_6, v0x23a5df0_7, v0x23a5df0_8;
E_0x239f480/8 .event edge, v0x23a5df0_9, v0x23a5df0_10, v0x239f860_0, v0x239f700_0;
E_0x239f480/9 .event edge, v0x239fa50_0, v0x239f9b0_0, v0x239f900_0, v0x239f7c0_0;
E_0x239f480/10 .event edge, v0x239fb30_0, v0x23a4e00_0, v0x23a4e00_1, v0x23a4e00_2;
E_0x239f480/11 .event edge, v0x23a4e00_3, v0x23a4e00_4, v0x23a4e00_5, v0x23a4e00_6;
E_0x239f480/12 .event edge, v0x23a4e00_7, v0x23a4e00_8, v0x23a4e00_9, v0x23a4e00_10;
E_0x239f480/13 .event edge, v0x23a4e00_11, v0x23a4e00_12, v0x23a4e00_13, v0x23a4e00_14;
E_0x239f480/14 .event edge, v0x23a4e00_15, v0x23a4e00_16, v0x23a4e00_17, v0x23a4e00_18;
E_0x239f480/15 .event edge, v0x23a4e00_19, v0x23a4e00_20, v0x23a4e00_21, v0x23a4e00_22;
E_0x239f480/16 .event edge, v0x23a4e00_23, v0x23a4e00_24, v0x23a4e00_25, v0x23a4e00_26;
E_0x239f480/17 .event edge, v0x23a4e00_27, v0x23a4e00_28, v0x23a4e00_29, v0x23a4e00_30;
E_0x239f480 .event/or E_0x239f480/0, E_0x239f480/1, E_0x239f480/2, E_0x239f480/3, E_0x239f480/4, E_0x239f480/5, E_0x239f480/6, E_0x239f480/7, E_0x239f480/8, E_0x239f480/9, E_0x239f480/10, E_0x239f480/11, E_0x239f480/12, E_0x239f480/13, E_0x239f480/14, E_0x239f480/15, E_0x239f480/16, E_0x239f480/17;
S_0x239e930 .scope generate, "STAGES[9]" "STAGES[9]" 5 171, 5 171, S_0x239e250;
 .timescale 0 0;
P_0x239c3b8 .param/l "j" 5 173, +C4<00000000000000000000000000011011>;
P_0x239c3e0 .param/l "i" 5 171, +C4<01001>;
v0x239eda0_0 .var "lv", 2 0;
v0x239ee60_0 .var/s "x_shr", 36 0;
v0x239ef00_0 .var/s "xi", 36 0;
v0x239efa0_0 .var/s "y_shr", 36 0;
v0x239f050_0 .var "y_sign", 0 0;
v0x239f0f0_0 .var/s "yi", 36 0;
v0x239f1d0_0 .var/s "zi", 31 0;
E_0x239eb20/0 .event edge, v0x23955e0_0, v0x23a59c0_0, v0x23a59c0_1, v0x23a59c0_2;
E_0x239eb20/1 .event edge, v0x23a59c0_3, v0x23a59c0_4, v0x23a59c0_5, v0x23a59c0_6;
E_0x239eb20/2 .event edge, v0x23a59c0_7, v0x23a59c0_8, v0x23a59c0_9, v0x23a59c0_10;
E_0x239eb20/3 .event edge, v0x23a5d50_0, v0x23a5d50_1, v0x23a5d50_2, v0x23a5d50_3;
E_0x239eb20/4 .event edge, v0x23a5d50_4, v0x23a5d50_5, v0x23a5d50_6, v0x23a5d50_7;
E_0x239eb20/5 .event edge, v0x23a5d50_8, v0x23a5d50_9, v0x23a5d50_10, v0x23a5df0_0;
E_0x239eb20/6 .event edge, v0x23a5df0_1, v0x23a5df0_2, v0x23a5df0_3, v0x23a5df0_4;
E_0x239eb20/7 .event edge, v0x23a5df0_5, v0x23a5df0_6, v0x23a5df0_7, v0x23a5df0_8;
E_0x239eb20/8 .event edge, v0x23a5df0_9, v0x23a5df0_10, v0x239ef00_0, v0x239eda0_0;
E_0x239eb20/9 .event edge, v0x239f0f0_0, v0x239f050_0, v0x239efa0_0, v0x239ee60_0;
E_0x239eb20/10 .event edge, v0x239f1d0_0, v0x23a4e00_0, v0x23a4e00_1, v0x23a4e00_2;
E_0x239eb20/11 .event edge, v0x23a4e00_3, v0x23a4e00_4, v0x23a4e00_5, v0x23a4e00_6;
E_0x239eb20/12 .event edge, v0x23a4e00_7, v0x23a4e00_8, v0x23a4e00_9, v0x23a4e00_10;
E_0x239eb20/13 .event edge, v0x23a4e00_11, v0x23a4e00_12, v0x23a4e00_13, v0x23a4e00_14;
E_0x239eb20/14 .event edge, v0x23a4e00_15, v0x23a4e00_16, v0x23a4e00_17, v0x23a4e00_18;
E_0x239eb20/15 .event edge, v0x23a4e00_19, v0x23a4e00_20, v0x23a4e00_21, v0x23a4e00_22;
E_0x239eb20/16 .event edge, v0x23a4e00_23, v0x23a4e00_24, v0x23a4e00_25, v0x23a4e00_26;
E_0x239eb20/17 .event edge, v0x23a4e00_27, v0x23a4e00_28, v0x23a4e00_29, v0x23a4e00_30;
E_0x239eb20 .event/or E_0x239eb20/0, E_0x239eb20/1, E_0x239eb20/2, E_0x239eb20/3, E_0x239eb20/4, E_0x239eb20/5, E_0x239eb20/6, E_0x239eb20/7, E_0x239eb20/8, E_0x239eb20/9, E_0x239eb20/10, E_0x239eb20/11, E_0x239eb20/12, E_0x239eb20/13, E_0x239eb20/14, E_0x239eb20/15, E_0x239eb20/16, E_0x239eb20/17;
S_0x23963e0 .scope module, "DIV" "CORDIC_LIN_VECT" 2 443, 6 56, S_0x22f30c0;
 .timescale 0 0;
P_0x23964d8 .param/l "No_of_cycles" 6 60, +C4<01000>;
P_0x2396500 .param/l "Piggyback_Cntrl_wdth" 6 62, +C4<01>;
P_0x2396528 .param/l "frac_guard" 6 61, +C4<0101>;
P_0x2396550 .param/l "intrmdte_wdth" 6 67, +C4<0100101>;
P_0x2396578 .param/l "iter_num" 6 58, +C4<0100000>;
P_0x23965a0 .param/l "iters_per_stage" 6 66, +C4<0100>;
P_0x23965c8 .param/l "iters_per_stage_log2" 6 68, +C4<00000000000000000000000000000010>;
P_0x23965f0 .param/l "output_width" 6 59, +C4<0100000>;
P_0x2396618 .param/l "width" 6 57, +C4<0100000>;
L_0x23c6690 .functor XOR 1, L_0x23c6500, L_0x23c65a0, C4<0>, C4<0>;
v0x239c5e0_0 .alias/s "Div", 31 0, v0x23b2b90_0;
v0x239c6a0_0 .net/s "Div_", 36 0, L_0x23c6910; 1 drivers
v0x239dec0_8 .array/port v0x239dec0, 8;
v0x239c740_0 .net/s "Div__", 36 0, v0x239dec0_8; 1 drivers
v0x239c7e0_0 .net *"_s1", 0 0, L_0x23c5cc0; 1 drivers
v0x239c860_0 .net *"_s10", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x239c900_0 .net *"_s13", 31 0, L_0x23c61f0; 1 drivers
v0x239c9a0_0 .net *"_s17", 0 0, L_0x23c6500; 1 drivers
v0x239ca40_0 .net *"_s19", 0 0, L_0x23c65a0; 1 drivers
v0x239cae0_0 .net *"_s2", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x239cb80_0 .net *"_s22", 0 0, C4<0>; 1 drivers
v0x239cc20_0 .net *"_s24", 3 0, C4<0000>; 1 drivers
v0x239ccc0_0 .net *"_s28", 4 0, C4<00000>; 1 drivers
v0x239cdd0_0 .net *"_s38", 36 0, C4<0000000000000000000000000000000000000>; 1 drivers
v0x239ce70_0 .net *"_s41", 36 0, L_0x23c6790; 1 drivers
v0x239cf90_0 .net *"_s5", 31 0, L_0x23c3930; 1 drivers
v0x239d030_0 .net *"_s9", 0 0, L_0x23c6110; 1 drivers
v0x239cef0_0 .alias "clock", 0 0, v0x23b5100_0;
v0x239d160_0 .net/s "half", 36 0, C4<0100000000000000000000000000000000000>; 1 drivers
v0x239d0b0_0 .alias "reset", 0 0, v0x23b55d0_0;
v0x239d2b0 .array "sign", 8 0, 0 0;
v0x239d440_0 .net "sign_in", 0 0, L_0x23c6690; 1 drivers
v0x239d4e0_0 .alias "stb_in", 0 0, v0x23b2b10_0;
v0x239d350_0 .alias "stb_out", 0 0, v0x23b2a40_0;
v0x239d640 .array "strobe", 8 0, 0 0;
v0x239d850 .array/s "x", 8 0, 36 0;
v0x239da40_0 .alias/s "x_in", 31 0, v0x23b3570_0;
v0x239d6e0_0 .net/s "x_pre_rot", 31 0, L_0x23c3b40; 1 drivers
v0x239dba0_0 .net/s "x_start", 36 0, L_0x23c5e40; 1 drivers
v0x239dae0 .array/s "y", 8 0, 36 0;
v0x239de40_0 .alias/s "y_in", 31 0, v0x23b28f0_0;
v0x239dc40_0 .net/s "y_pre_rot", 31 0, L_0x23c63d0; 1 drivers
v0x239dfc0_0 .net/s "y_start", 36 0, L_0x23c6010; 1 drivers
v0x239dec0 .array/s "z", 8 0, 36 0;
E_0x2395a90/0 .event edge, v0x23955e0_0, v0x239dba0_0, v0x239dfc0_0, v0x239d4e0_0;
E_0x2395a90/1 .event edge, v0x239d440_0;
E_0x2395a90 .event/or E_0x2395a90/0, E_0x2395a90/1;
L_0x23c5cc0 .part L_0x23c3460, 31, 1;
L_0x23c3930 .arith/sub 32, C4<00000000000000000000000000000000>, L_0x23c3460;
L_0x23c3b40 .functor MUXZ 32, L_0x23c3460, L_0x23c3930, L_0x23c5cc0, C4<>;
L_0x23c6110 .part L_0x23c1110, 31, 1;
L_0x23c61f0 .arith/sub 32, C4<00000000000000000000000000000000>, L_0x23c1110;
L_0x23c63d0 .functor MUXZ 32, L_0x23c1110, L_0x23c61f0, L_0x23c6110, C4<>;
L_0x23c6500 .part L_0x23c3460, 31, 1;
L_0x23c65a0 .part L_0x23c1110, 31, 1;
L_0x23c5e40 .concat [ 4 32 1 0], C4<0000>, L_0x23c3b40, C4<0>;
L_0x23c6010 .concat [ 5 32 0 0], C4<00000>, L_0x23c63d0;
L_0x23c6790 .arith/sub 37, C4<0000000000000000000000000000000000000>, v0x239dec0_8;
v0x239d2b0_8 .array/port v0x239d2b0, 8;
L_0x23c6910 .functor MUXZ 37, v0x239dec0_8, L_0x23c6790, v0x239d2b0_8, C4<>;
L_0x23c6a00 .part L_0x23c6910, 5, 32;
S_0x239ba60 .scope generate, "STAGES[0]" "STAGES[0]" 6 136, 6 136, S_0x23963e0;
 .timescale 0 0;
P_0x239b838 .param/l "j" 6 138, +C4<00000000000000000000000000000000>;
P_0x239b860 .param/l "i" 6 136, +C4<00>;
v0x239bd20_0 .var "direction", 0 0;
v0x239bde0_0 .var "lv", 2 0;
v0x239be80_0 .var/s "x_shr", 36 0;
v0x239bf20_0 .var/s "xi", 36 0;
v0x239d850_0 .array/port v0x239d850, 0;
v0x239bfd0_0 .net/s "xii", 36 0, v0x239d850_0; 1 drivers
v0x239c070_0 .net/s "xiii", 31 0, L_0x23c3e90; 1 drivers
v0x239c150_0 .var/s "yi", 36 0;
v0x239dae0_0 .array/port v0x239dae0, 0;
v0x239c1f0_0 .net/s "yii", 36 0, v0x239dae0_0; 1 drivers
v0x239c290_0 .net/s "yiii", 31 0, L_0x23c3f80; 1 drivers
v0x239c330_0 .var "z_delta", 36 0;
v0x239c430_0 .var/s "zi", 36 0;
v0x239dec0_0 .array/port v0x239dec0, 0;
v0x239c4d0_0 .net/s "zii", 36 0, v0x239dec0_0; 1 drivers
v0x239d850_1 .array/port v0x239d850, 1;
v0x239d850_2 .array/port v0x239d850, 2;
E_0x239bbd0/0 .event edge, v0x23955e0_0, v0x239d850_0, v0x239d850_1, v0x239d850_2;
v0x239d850_3 .array/port v0x239d850, 3;
v0x239d850_4 .array/port v0x239d850, 4;
v0x239d850_5 .array/port v0x239d850, 5;
v0x239d850_6 .array/port v0x239d850, 6;
E_0x239bbd0/1 .event edge, v0x239d850_3, v0x239d850_4, v0x239d850_5, v0x239d850_6;
v0x239d850_7 .array/port v0x239d850, 7;
v0x239d850_8 .array/port v0x239d850, 8;
v0x239dae0_1 .array/port v0x239dae0, 1;
E_0x239bbd0/2 .event edge, v0x239d850_7, v0x239d850_8, v0x239dae0_0, v0x239dae0_1;
v0x239dae0_2 .array/port v0x239dae0, 2;
v0x239dae0_3 .array/port v0x239dae0, 3;
v0x239dae0_4 .array/port v0x239dae0, 4;
v0x239dae0_5 .array/port v0x239dae0, 5;
E_0x239bbd0/3 .event edge, v0x239dae0_2, v0x239dae0_3, v0x239dae0_4, v0x239dae0_5;
v0x239dae0_6 .array/port v0x239dae0, 6;
v0x239dae0_7 .array/port v0x239dae0, 7;
v0x239dae0_8 .array/port v0x239dae0, 8;
E_0x239bbd0/4 .event edge, v0x239dae0_6, v0x239dae0_7, v0x239dae0_8, v0x239dec0_0;
v0x239dec0_1 .array/port v0x239dec0, 1;
v0x239dec0_2 .array/port v0x239dec0, 2;
v0x239dec0_3 .array/port v0x239dec0, 3;
v0x239dec0_4 .array/port v0x239dec0, 4;
E_0x239bbd0/5 .event edge, v0x239dec0_1, v0x239dec0_2, v0x239dec0_3, v0x239dec0_4;
v0x239dec0_5 .array/port v0x239dec0, 5;
v0x239dec0_6 .array/port v0x239dec0, 6;
v0x239dec0_7 .array/port v0x239dec0, 7;
E_0x239bbd0/6 .event edge, v0x239dec0_5, v0x239dec0_6, v0x239dec0_7, v0x239dec0_8;
E_0x239bbd0/7 .event edge, v0x239bf20_0, v0x239bde0_0, v0x239c150_0, v0x239d160_0;
E_0x239bbd0/8 .event edge, v0x239bd20_0, v0x239be80_0, v0x239c430_0;
E_0x239bbd0 .event/or E_0x239bbd0/0, E_0x239bbd0/1, E_0x239bbd0/2, E_0x239bbd0/3, E_0x239bbd0/4, E_0x239bbd0/5, E_0x239bbd0/6, E_0x239bbd0/7, E_0x239bbd0/8;
L_0x23c3e90 .part v0x239d850_0, 5, 32;
L_0x23c3f80 .part v0x239dae0_0, 5, 32;
S_0x239aee0 .scope generate, "STAGES[1]" "STAGES[1]" 6 136, 6 136, S_0x23963e0;
 .timescale 0 0;
P_0x239acb8 .param/l "j" 6 138, +C4<00000000000000000000000000000100>;
P_0x239ace0 .param/l "i" 6 136, +C4<01>;
v0x239b1a0_0 .var "direction", 0 0;
v0x239b260_0 .var "lv", 2 0;
v0x239b300_0 .var/s "x_shr", 36 0;
v0x239b3a0_0 .var/s "xi", 36 0;
v0x239b450_0 .net/s "xii", 36 0, v0x239d850_1; 1 drivers
v0x239b4f0_0 .net/s "xiii", 31 0, L_0x23c41f0; 1 drivers
v0x239b5d0_0 .var/s "yi", 36 0;
v0x239b670_0 .net/s "yii", 36 0, v0x239dae0_1; 1 drivers
v0x239b710_0 .net/s "yiii", 31 0, L_0x23c4310; 1 drivers
v0x239b7b0_0 .var "z_delta", 36 0;
v0x239b8b0_0 .var/s "zi", 36 0;
v0x239b950_0 .net/s "zii", 36 0, v0x239dec0_1; 1 drivers
E_0x239b050/0 .event edge, v0x23955e0_0, v0x239d850_0, v0x239d850_1, v0x239d850_2;
E_0x239b050/1 .event edge, v0x239d850_3, v0x239d850_4, v0x239d850_5, v0x239d850_6;
E_0x239b050/2 .event edge, v0x239d850_7, v0x239d850_8, v0x239dae0_0, v0x239dae0_1;
E_0x239b050/3 .event edge, v0x239dae0_2, v0x239dae0_3, v0x239dae0_4, v0x239dae0_5;
E_0x239b050/4 .event edge, v0x239dae0_6, v0x239dae0_7, v0x239dae0_8, v0x239dec0_0;
E_0x239b050/5 .event edge, v0x239dec0_1, v0x239dec0_2, v0x239dec0_3, v0x239dec0_4;
E_0x239b050/6 .event edge, v0x239dec0_5, v0x239dec0_6, v0x239dec0_7, v0x239dec0_8;
E_0x239b050/7 .event edge, v0x239b3a0_0, v0x239b260_0, v0x239b5d0_0, v0x239d160_0;
E_0x239b050/8 .event edge, v0x239b1a0_0, v0x239b300_0, v0x239b8b0_0;
E_0x239b050 .event/or E_0x239b050/0, E_0x239b050/1, E_0x239b050/2, E_0x239b050/3, E_0x239b050/4, E_0x239b050/5, E_0x239b050/6, E_0x239b050/7, E_0x239b050/8;
L_0x23c41f0 .part v0x239d850_1, 5, 32;
L_0x23c4310 .part v0x239dae0_1, 5, 32;
S_0x239a360 .scope generate, "STAGES[2]" "STAGES[2]" 6 136, 6 136, S_0x23963e0;
 .timescale 0 0;
P_0x239a138 .param/l "j" 6 138, +C4<00000000000000000000000000001000>;
P_0x239a160 .param/l "i" 6 136, +C4<010>;
v0x239a620_0 .var "direction", 0 0;
v0x239a6e0_0 .var "lv", 2 0;
v0x239a780_0 .var/s "x_shr", 36 0;
v0x239a820_0 .var/s "xi", 36 0;
v0x239a8d0_0 .net/s "xii", 36 0, v0x239d850_2; 1 drivers
v0x239a970_0 .net/s "xiii", 31 0, L_0x23c4610; 1 drivers
v0x239aa50_0 .var/s "yi", 36 0;
v0x239aaf0_0 .net/s "yii", 36 0, v0x239dae0_2; 1 drivers
v0x239ab90_0 .net/s "yiii", 31 0, L_0x23c4730; 1 drivers
v0x239ac30_0 .var "z_delta", 36 0;
v0x239ad30_0 .var/s "zi", 36 0;
v0x239add0_0 .net/s "zii", 36 0, v0x239dec0_2; 1 drivers
E_0x239a4d0/0 .event edge, v0x23955e0_0, v0x239d850_0, v0x239d850_1, v0x239d850_2;
E_0x239a4d0/1 .event edge, v0x239d850_3, v0x239d850_4, v0x239d850_5, v0x239d850_6;
E_0x239a4d0/2 .event edge, v0x239d850_7, v0x239d850_8, v0x239dae0_0, v0x239dae0_1;
E_0x239a4d0/3 .event edge, v0x239dae0_2, v0x239dae0_3, v0x239dae0_4, v0x239dae0_5;
E_0x239a4d0/4 .event edge, v0x239dae0_6, v0x239dae0_7, v0x239dae0_8, v0x239dec0_0;
E_0x239a4d0/5 .event edge, v0x239dec0_1, v0x239dec0_2, v0x239dec0_3, v0x239dec0_4;
E_0x239a4d0/6 .event edge, v0x239dec0_5, v0x239dec0_6, v0x239dec0_7, v0x239dec0_8;
E_0x239a4d0/7 .event edge, v0x239a820_0, v0x239a6e0_0, v0x239aa50_0, v0x239d160_0;
E_0x239a4d0/8 .event edge, v0x239a620_0, v0x239a780_0, v0x239ad30_0;
E_0x239a4d0 .event/or E_0x239a4d0/0, E_0x239a4d0/1, E_0x239a4d0/2, E_0x239a4d0/3, E_0x239a4d0/4, E_0x239a4d0/5, E_0x239a4d0/6, E_0x239a4d0/7, E_0x239a4d0/8;
L_0x23c4610 .part v0x239d850_2, 5, 32;
L_0x23c4730 .part v0x239dae0_2, 5, 32;
S_0x23997e0 .scope generate, "STAGES[3]" "STAGES[3]" 6 136, 6 136, S_0x23963e0;
 .timescale 0 0;
P_0x23995b8 .param/l "j" 6 138, +C4<00000000000000000000000000001100>;
P_0x23995e0 .param/l "i" 6 136, +C4<011>;
v0x2399aa0_0 .var "direction", 0 0;
v0x2399b60_0 .var "lv", 2 0;
v0x2399c00_0 .var/s "x_shr", 36 0;
v0x2399ca0_0 .var/s "xi", 36 0;
v0x2399d50_0 .net/s "xii", 36 0, v0x239d850_3; 1 drivers
v0x2399df0_0 .net/s "xiii", 31 0, L_0x23c4a30; 1 drivers
v0x2399ed0_0 .var/s "yi", 36 0;
v0x2399f70_0 .net/s "yii", 36 0, v0x239dae0_3; 1 drivers
v0x239a010_0 .net/s "yiii", 31 0, L_0x23c4b50; 1 drivers
v0x239a0b0_0 .var "z_delta", 36 0;
v0x239a1b0_0 .var/s "zi", 36 0;
v0x239a250_0 .net/s "zii", 36 0, v0x239dec0_3; 1 drivers
E_0x2399950/0 .event edge, v0x23955e0_0, v0x239d850_0, v0x239d850_1, v0x239d850_2;
E_0x2399950/1 .event edge, v0x239d850_3, v0x239d850_4, v0x239d850_5, v0x239d850_6;
E_0x2399950/2 .event edge, v0x239d850_7, v0x239d850_8, v0x239dae0_0, v0x239dae0_1;
E_0x2399950/3 .event edge, v0x239dae0_2, v0x239dae0_3, v0x239dae0_4, v0x239dae0_5;
E_0x2399950/4 .event edge, v0x239dae0_6, v0x239dae0_7, v0x239dae0_8, v0x239dec0_0;
E_0x2399950/5 .event edge, v0x239dec0_1, v0x239dec0_2, v0x239dec0_3, v0x239dec0_4;
E_0x2399950/6 .event edge, v0x239dec0_5, v0x239dec0_6, v0x239dec0_7, v0x239dec0_8;
E_0x2399950/7 .event edge, v0x2399ca0_0, v0x2399b60_0, v0x2399ed0_0, v0x239d160_0;
E_0x2399950/8 .event edge, v0x2399aa0_0, v0x2399c00_0, v0x239a1b0_0;
E_0x2399950 .event/or E_0x2399950/0, E_0x2399950/1, E_0x2399950/2, E_0x2399950/3, E_0x2399950/4, E_0x2399950/5, E_0x2399950/6, E_0x2399950/7, E_0x2399950/8;
L_0x23c4a30 .part v0x239d850_3, 5, 32;
L_0x23c4b50 .part v0x239dae0_3, 5, 32;
S_0x2398c60 .scope generate, "STAGES[4]" "STAGES[4]" 6 136, 6 136, S_0x23963e0;
 .timescale 0 0;
P_0x2398a38 .param/l "j" 6 138, +C4<00000000000000000000000000010000>;
P_0x2398a60 .param/l "i" 6 136, +C4<0100>;
v0x2398f20_0 .var "direction", 0 0;
v0x2398fe0_0 .var "lv", 2 0;
v0x2399080_0 .var/s "x_shr", 36 0;
v0x2399120_0 .var/s "xi", 36 0;
v0x23991d0_0 .net/s "xii", 36 0, v0x239d850_4; 1 drivers
v0x2399270_0 .net/s "xiii", 31 0, L_0x23c4e50; 1 drivers
v0x2399350_0 .var/s "yi", 36 0;
v0x23993f0_0 .net/s "yii", 36 0, v0x239dae0_4; 1 drivers
v0x2399490_0 .net/s "yiii", 31 0, L_0x23c4f70; 1 drivers
v0x2399530_0 .var "z_delta", 36 0;
v0x2399630_0 .var/s "zi", 36 0;
v0x23996d0_0 .net/s "zii", 36 0, v0x239dec0_4; 1 drivers
E_0x2398dd0/0 .event edge, v0x23955e0_0, v0x239d850_0, v0x239d850_1, v0x239d850_2;
E_0x2398dd0/1 .event edge, v0x239d850_3, v0x239d850_4, v0x239d850_5, v0x239d850_6;
E_0x2398dd0/2 .event edge, v0x239d850_7, v0x239d850_8, v0x239dae0_0, v0x239dae0_1;
E_0x2398dd0/3 .event edge, v0x239dae0_2, v0x239dae0_3, v0x239dae0_4, v0x239dae0_5;
E_0x2398dd0/4 .event edge, v0x239dae0_6, v0x239dae0_7, v0x239dae0_8, v0x239dec0_0;
E_0x2398dd0/5 .event edge, v0x239dec0_1, v0x239dec0_2, v0x239dec0_3, v0x239dec0_4;
E_0x2398dd0/6 .event edge, v0x239dec0_5, v0x239dec0_6, v0x239dec0_7, v0x239dec0_8;
E_0x2398dd0/7 .event edge, v0x2399120_0, v0x2398fe0_0, v0x2399350_0, v0x239d160_0;
E_0x2398dd0/8 .event edge, v0x2398f20_0, v0x2399080_0, v0x2399630_0;
E_0x2398dd0 .event/or E_0x2398dd0/0, E_0x2398dd0/1, E_0x2398dd0/2, E_0x2398dd0/3, E_0x2398dd0/4, E_0x2398dd0/5, E_0x2398dd0/6, E_0x2398dd0/7, E_0x2398dd0/8;
L_0x23c4e50 .part v0x239d850_4, 5, 32;
L_0x23c4f70 .part v0x239dae0_4, 5, 32;
S_0x23980e0 .scope generate, "STAGES[5]" "STAGES[5]" 6 136, 6 136, S_0x23963e0;
 .timescale 0 0;
P_0x2397eb8 .param/l "j" 6 138, +C4<00000000000000000000000000010100>;
P_0x2397ee0 .param/l "i" 6 136, +C4<0101>;
v0x23983a0_0 .var "direction", 0 0;
v0x2398460_0 .var "lv", 2 0;
v0x2398500_0 .var/s "x_shr", 36 0;
v0x23985a0_0 .var/s "xi", 36 0;
v0x2398650_0 .net/s "xii", 36 0, v0x239d850_5; 1 drivers
v0x23986f0_0 .net/s "xiii", 31 0, L_0x23c5270; 1 drivers
v0x23987d0_0 .var/s "yi", 36 0;
v0x2398870_0 .net/s "yii", 36 0, v0x239dae0_5; 1 drivers
v0x2398910_0 .net/s "yiii", 31 0, L_0x23c5390; 1 drivers
v0x23989b0_0 .var "z_delta", 36 0;
v0x2398ab0_0 .var/s "zi", 36 0;
v0x2398b50_0 .net/s "zii", 36 0, v0x239dec0_5; 1 drivers
E_0x2398250/0 .event edge, v0x23955e0_0, v0x239d850_0, v0x239d850_1, v0x239d850_2;
E_0x2398250/1 .event edge, v0x239d850_3, v0x239d850_4, v0x239d850_5, v0x239d850_6;
E_0x2398250/2 .event edge, v0x239d850_7, v0x239d850_8, v0x239dae0_0, v0x239dae0_1;
E_0x2398250/3 .event edge, v0x239dae0_2, v0x239dae0_3, v0x239dae0_4, v0x239dae0_5;
E_0x2398250/4 .event edge, v0x239dae0_6, v0x239dae0_7, v0x239dae0_8, v0x239dec0_0;
E_0x2398250/5 .event edge, v0x239dec0_1, v0x239dec0_2, v0x239dec0_3, v0x239dec0_4;
E_0x2398250/6 .event edge, v0x239dec0_5, v0x239dec0_6, v0x239dec0_7, v0x239dec0_8;
E_0x2398250/7 .event edge, v0x23985a0_0, v0x2398460_0, v0x23987d0_0, v0x239d160_0;
E_0x2398250/8 .event edge, v0x23983a0_0, v0x2398500_0, v0x2398ab0_0;
E_0x2398250 .event/or E_0x2398250/0, E_0x2398250/1, E_0x2398250/2, E_0x2398250/3, E_0x2398250/4, E_0x2398250/5, E_0x2398250/6, E_0x2398250/7, E_0x2398250/8;
L_0x23c5270 .part v0x239d850_5, 5, 32;
L_0x23c5390 .part v0x239dae0_5, 5, 32;
S_0x2397550 .scope generate, "STAGES[6]" "STAGES[6]" 6 136, 6 136, S_0x23963e0;
 .timescale 0 0;
P_0x2397328 .param/l "j" 6 138, +C4<00000000000000000000000000011000>;
P_0x2397350 .param/l "i" 6 136, +C4<0110>;
v0x23977d0_0 .var "direction", 0 0;
v0x2397890_0 .var "lv", 2 0;
v0x2397930_0 .var/s "x_shr", 36 0;
v0x23979d0_0 .var/s "xi", 36 0;
v0x2397a80_0 .net/s "xii", 36 0, v0x239d850_6; 1 drivers
v0x2397b20_0 .net/s "xiii", 31 0, L_0x23c5690; 1 drivers
v0x2397c00_0 .var/s "yi", 36 0;
v0x2397ca0_0 .net/s "yii", 36 0, v0x239dae0_6; 1 drivers
v0x2397d90_0 .net/s "yiii", 31 0, L_0x23c57b0; 1 drivers
v0x2397e30_0 .var "z_delta", 36 0;
v0x2397f30_0 .var/s "zi", 36 0;
v0x2397fd0_0 .net/s "zii", 36 0, v0x239dec0_6; 1 drivers
E_0x2397680/0 .event edge, v0x23955e0_0, v0x239d850_0, v0x239d850_1, v0x239d850_2;
E_0x2397680/1 .event edge, v0x239d850_3, v0x239d850_4, v0x239d850_5, v0x239d850_6;
E_0x2397680/2 .event edge, v0x239d850_7, v0x239d850_8, v0x239dae0_0, v0x239dae0_1;
E_0x2397680/3 .event edge, v0x239dae0_2, v0x239dae0_3, v0x239dae0_4, v0x239dae0_5;
E_0x2397680/4 .event edge, v0x239dae0_6, v0x239dae0_7, v0x239dae0_8, v0x239dec0_0;
E_0x2397680/5 .event edge, v0x239dec0_1, v0x239dec0_2, v0x239dec0_3, v0x239dec0_4;
E_0x2397680/6 .event edge, v0x239dec0_5, v0x239dec0_6, v0x239dec0_7, v0x239dec0_8;
E_0x2397680/7 .event edge, v0x23979d0_0, v0x2397890_0, v0x2397c00_0, v0x239d160_0;
E_0x2397680/8 .event edge, v0x23977d0_0, v0x2397930_0, v0x2397f30_0;
E_0x2397680 .event/or E_0x2397680/0, E_0x2397680/1, E_0x2397680/2, E_0x2397680/3, E_0x2397680/4, E_0x2397680/5, E_0x2397680/6, E_0x2397680/7, E_0x2397680/8;
L_0x23c5690 .part v0x239d850_6, 5, 32;
L_0x23c57b0 .part v0x239dae0_6, 5, 32;
S_0x23968a0 .scope generate, "STAGES[7]" "STAGES[7]" 6 136, 6 136, S_0x23963e0;
 .timescale 0 0;
P_0x2396998 .param/l "j" 6 138, +C4<00000000000000000000000000011100>;
P_0x23969c0 .param/l "i" 6 136, +C4<0111>;
v0x2396c40_0 .var "direction", 0 0;
v0x2396d00_0 .var "lv", 2 0;
v0x2396da0_0 .var/s "x_shr", 36 0;
v0x2396e40_0 .var/s "xi", 36 0;
v0x2396ef0_0 .net/s "xii", 36 0, v0x239d850_7; 1 drivers
v0x2396f90_0 .net/s "xiii", 31 0, L_0x23c5ab0; 1 drivers
v0x2397070_0 .var/s "yi", 36 0;
v0x2397110_0 .net/s "yii", 36 0, v0x239dae0_7; 1 drivers
v0x2397200_0 .net/s "yiii", 31 0, L_0x23c5bd0; 1 drivers
v0x23972a0_0 .var "z_delta", 36 0;
v0x23973a0_0 .var/s "zi", 36 0;
v0x2397440_0 .net/s "zii", 36 0, v0x239dec0_7; 1 drivers
E_0x2396af0/0 .event edge, v0x23955e0_0, v0x239d850_0, v0x239d850_1, v0x239d850_2;
E_0x2396af0/1 .event edge, v0x239d850_3, v0x239d850_4, v0x239d850_5, v0x239d850_6;
E_0x2396af0/2 .event edge, v0x239d850_7, v0x239d850_8, v0x239dae0_0, v0x239dae0_1;
E_0x2396af0/3 .event edge, v0x239dae0_2, v0x239dae0_3, v0x239dae0_4, v0x239dae0_5;
E_0x2396af0/4 .event edge, v0x239dae0_6, v0x239dae0_7, v0x239dae0_8, v0x239dec0_0;
E_0x2396af0/5 .event edge, v0x239dec0_1, v0x239dec0_2, v0x239dec0_3, v0x239dec0_4;
E_0x2396af0/6 .event edge, v0x239dec0_5, v0x239dec0_6, v0x239dec0_7, v0x239dec0_8;
E_0x2396af0/7 .event edge, v0x2396e40_0, v0x2396d00_0, v0x2397070_0, v0x239d160_0;
E_0x2396af0/8 .event edge, v0x2396c40_0, v0x2396da0_0, v0x23973a0_0;
E_0x2396af0 .event/or E_0x2396af0/0, E_0x2396af0/1, E_0x2396af0/2, E_0x2396af0/3, E_0x2396af0/4, E_0x2396af0/5, E_0x2396af0/6, E_0x2396af0/7, E_0x2396af0/8;
L_0x23c5ab0 .part v0x239d850_7, 5, 32;
L_0x23c5bd0 .part v0x239dae0_7, 5, 32;
S_0x2336c90 .scope module, "MUL" "CORDIC_LIN_ROT" 2 614, 7 59, S_0x22f30c0;
 .timescale 0 0;
P_0x233a808 .param/l "No_of_cycles" 7 63, +C4<01000>;
P_0x233a830 .param/l "Piggyback_Cntrl_wdth" 7 65, +C4<011>;
P_0x233a858 .param/l "frac_guard" 7 64, +C4<0101>;
P_0x233a880 .param/l "intrmdte_wdth" 7 70, +C4<0100101>;
P_0x233a8a8 .param/l "iter_num" 7 61, +C4<0100000>;
P_0x233a8d0 .param/l "iters_per_stage" 7 69, +C4<0100>;
P_0x233a8f8 .param/l "iters_per_stage_log2" 7 71, +C4<00000000000000000000000000000010>;
P_0x233a920 .param/l "output_width" 7 62, +C4<0100000>;
P_0x233a948 .param/l "width" 7 60, +C4<0100000>;
v0x2395140_0 .alias/s "Mul", 31 0, v0x23b32c0_0;
v0x2395e30_8 .array/port v0x2395e30, 8;
v0x2395200_0 .net/s "Mul_", 36 0, v0x2395e30_8; 1 drivers
v0x23952a0_0 .net *"_s1", 0 0, L_0x23c7b80; 1 drivers
v0x2395340_0 .net *"_s2", 3 0, C4<0000>; 1 drivers
v0x23953c0_0 .net *"_s6", 4 0, C4<00000>; 1 drivers
v0x2395460_0 .alias "clock", 0 0, v0x23b5100_0;
v0x2395540_0 .net/s "half", 36 0, C4<0100000000000000000000000000000000000>; 1 drivers
v0x23955e0_0 .alias "reset", 0 0, v0x23b55d0_0;
v0x23956d0_0 .net "stb_in", 2 0, v0x23b3340_0; 1 drivers
v0x2395770_0 .alias "stb_out", 2 0, v0x23b33c0_0;
v0x2395870 .array "strobe", 8 0, 2 0;
v0x2395a10 .array/s "x", 8 0, 36 0;
v0x2395c70_0 .net/s "x_in", 31 0, v0x23b31a0_0; 1 drivers
v0x2395d10_0 .net/s "x_start", 36 0, L_0x23c74a0; 1 drivers
v0x2395e30 .array/s "y", 8 0, 36 0;
v0x2396020 .array/s "z", 8 0, 36 0;
v0x2395d90_0 .net/s "z_in", 31 0, v0x23b3470_0; 1 drivers
v0x23962c0_0 .net/s "z_start", 36 0, L_0x23c7620; 1 drivers
E_0x237c530 .event edge, v0x23955e0_0, v0x2395d10_0, v0x23962c0_0, v0x23956d0_0;
L_0x23c7b80 .part v0x23b31a0_0, 31, 1;
L_0x23c74a0 .concat [ 4 32 1 0], C4<0000>, v0x23b31a0_0, L_0x23c7b80;
L_0x23c7620 .concat [ 5 32 0 0], C4<00000>, v0x23b3470_0;
L_0x23c8030 .part v0x2395e30_8, 5, 32;
S_0x23949b0 .scope generate, "STAGES[0]" "STAGES[0]" 7 130, 7 130, S_0x2336c90;
 .timescale 0 0;
P_0x2394aa8 .param/l "j" 7 132, +C4<00000000000000000000000000000000>;
P_0x2394ad0 .param/l "i" 7 130, +C4<00>;
v0x2394d10_0 .var "direction", 0 0;
v0x2394dd0_0 .var "lv", 2 0;
v0x2394e70_0 .var/s "x_shr", 36 0;
v0x2394f10_0 .var/s "xi", 36 0;
v0x2394fc0_0 .var/s "yi", 36 0;
v0x2395060_0 .var/s "zi", 36 0;
v0x2395a10_0 .array/port v0x2395a10, 0;
v0x2395a10_1 .array/port v0x2395a10, 1;
v0x2395a10_2 .array/port v0x2395a10, 2;
E_0x2394bc0/0 .event edge, v0x23955e0_0, v0x2395a10_0, v0x2395a10_1, v0x2395a10_2;
v0x2395a10_3 .array/port v0x2395a10, 3;
v0x2395a10_4 .array/port v0x2395a10, 4;
v0x2395a10_5 .array/port v0x2395a10, 5;
v0x2395a10_6 .array/port v0x2395a10, 6;
E_0x2394bc0/1 .event edge, v0x2395a10_3, v0x2395a10_4, v0x2395a10_5, v0x2395a10_6;
v0x2395a10_7 .array/port v0x2395a10, 7;
v0x2395a10_8 .array/port v0x2395a10, 8;
v0x2395e30_0 .array/port v0x2395e30, 0;
v0x2395e30_1 .array/port v0x2395e30, 1;
E_0x2394bc0/2 .event edge, v0x2395a10_7, v0x2395a10_8, v0x2395e30_0, v0x2395e30_1;
v0x2395e30_2 .array/port v0x2395e30, 2;
v0x2395e30_3 .array/port v0x2395e30, 3;
v0x2395e30_4 .array/port v0x2395e30, 4;
v0x2395e30_5 .array/port v0x2395e30, 5;
E_0x2394bc0/3 .event edge, v0x2395e30_2, v0x2395e30_3, v0x2395e30_4, v0x2395e30_5;
v0x2395e30_6 .array/port v0x2395e30, 6;
v0x2395e30_7 .array/port v0x2395e30, 7;
v0x2396020_0 .array/port v0x2396020, 0;
E_0x2394bc0/4 .event edge, v0x2395e30_6, v0x2395e30_7, v0x2395e30_8, v0x2396020_0;
v0x2396020_1 .array/port v0x2396020, 1;
v0x2396020_2 .array/port v0x2396020, 2;
v0x2396020_3 .array/port v0x2396020, 3;
v0x2396020_4 .array/port v0x2396020, 4;
E_0x2394bc0/5 .event edge, v0x2396020_1, v0x2396020_2, v0x2396020_3, v0x2396020_4;
v0x2396020_5 .array/port v0x2396020, 5;
v0x2396020_6 .array/port v0x2396020, 6;
v0x2396020_7 .array/port v0x2396020, 7;
v0x2396020_8 .array/port v0x2396020, 8;
E_0x2394bc0/6 .event edge, v0x2396020_5, v0x2396020_6, v0x2396020_7, v0x2396020_8;
E_0x2394bc0/7 .event edge, v0x2394f10_0, v0x2394dd0_0, v0x2395060_0, v0x2394d10_0;
E_0x2394bc0/8 .event edge, v0x2394fc0_0, v0x2394e70_0, v0x2395540_0;
E_0x2394bc0 .event/or E_0x2394bc0/0, E_0x2394bc0/1, E_0x2394bc0/2, E_0x2394bc0/3, E_0x2394bc0/4, E_0x2394bc0/5, E_0x2394bc0/6, E_0x2394bc0/7, E_0x2394bc0/8;
S_0x2394220 .scope generate, "STAGES[1]" "STAGES[1]" 7 130, 7 130, S_0x2336c90;
 .timescale 0 0;
P_0x2394318 .param/l "j" 7 132, +C4<00000000000000000000000000000100>;
P_0x2394340 .param/l "i" 7 130, +C4<01>;
v0x2394580_0 .var "direction", 0 0;
v0x2394640_0 .var "lv", 2 0;
v0x23946e0_0 .var/s "x_shr", 36 0;
v0x2394780_0 .var/s "xi", 36 0;
v0x2394830_0 .var/s "yi", 36 0;
v0x23948d0_0 .var/s "zi", 36 0;
E_0x2394430/0 .event edge, v0x23955e0_0, v0x2395a10_0, v0x2395a10_1, v0x2395a10_2;
E_0x2394430/1 .event edge, v0x2395a10_3, v0x2395a10_4, v0x2395a10_5, v0x2395a10_6;
E_0x2394430/2 .event edge, v0x2395a10_7, v0x2395a10_8, v0x2395e30_0, v0x2395e30_1;
E_0x2394430/3 .event edge, v0x2395e30_2, v0x2395e30_3, v0x2395e30_4, v0x2395e30_5;
E_0x2394430/4 .event edge, v0x2395e30_6, v0x2395e30_7, v0x2395e30_8, v0x2396020_0;
E_0x2394430/5 .event edge, v0x2396020_1, v0x2396020_2, v0x2396020_3, v0x2396020_4;
E_0x2394430/6 .event edge, v0x2396020_5, v0x2396020_6, v0x2396020_7, v0x2396020_8;
E_0x2394430/7 .event edge, v0x2394780_0, v0x2394640_0, v0x23948d0_0, v0x2394580_0;
E_0x2394430/8 .event edge, v0x2394830_0, v0x23946e0_0, v0x2395540_0;
E_0x2394430 .event/or E_0x2394430/0, E_0x2394430/1, E_0x2394430/2, E_0x2394430/3, E_0x2394430/4, E_0x2394430/5, E_0x2394430/6, E_0x2394430/7, E_0x2394430/8;
S_0x2393a90 .scope generate, "STAGES[2]" "STAGES[2]" 7 130, 7 130, S_0x2336c90;
 .timescale 0 0;
P_0x2393b88 .param/l "j" 7 132, +C4<00000000000000000000000000001000>;
P_0x2393bb0 .param/l "i" 7 130, +C4<010>;
v0x2393df0_0 .var "direction", 0 0;
v0x2393eb0_0 .var "lv", 2 0;
v0x2393f50_0 .var/s "x_shr", 36 0;
v0x2393ff0_0 .var/s "xi", 36 0;
v0x23940a0_0 .var/s "yi", 36 0;
v0x2394140_0 .var/s "zi", 36 0;
E_0x2393ca0/0 .event edge, v0x23955e0_0, v0x2395a10_0, v0x2395a10_1, v0x2395a10_2;
E_0x2393ca0/1 .event edge, v0x2395a10_3, v0x2395a10_4, v0x2395a10_5, v0x2395a10_6;
E_0x2393ca0/2 .event edge, v0x2395a10_7, v0x2395a10_8, v0x2395e30_0, v0x2395e30_1;
E_0x2393ca0/3 .event edge, v0x2395e30_2, v0x2395e30_3, v0x2395e30_4, v0x2395e30_5;
E_0x2393ca0/4 .event edge, v0x2395e30_6, v0x2395e30_7, v0x2395e30_8, v0x2396020_0;
E_0x2393ca0/5 .event edge, v0x2396020_1, v0x2396020_2, v0x2396020_3, v0x2396020_4;
E_0x2393ca0/6 .event edge, v0x2396020_5, v0x2396020_6, v0x2396020_7, v0x2396020_8;
E_0x2393ca0/7 .event edge, v0x2393ff0_0, v0x2393eb0_0, v0x2394140_0, v0x2393df0_0;
E_0x2393ca0/8 .event edge, v0x23940a0_0, v0x2393f50_0, v0x2395540_0;
E_0x2393ca0 .event/or E_0x2393ca0/0, E_0x2393ca0/1, E_0x2393ca0/2, E_0x2393ca0/3, E_0x2393ca0/4, E_0x2393ca0/5, E_0x2393ca0/6, E_0x2393ca0/7, E_0x2393ca0/8;
S_0x2393300 .scope generate, "STAGES[3]" "STAGES[3]" 7 130, 7 130, S_0x2336c90;
 .timescale 0 0;
P_0x23933f8 .param/l "j" 7 132, +C4<00000000000000000000000000001100>;
P_0x2393420 .param/l "i" 7 130, +C4<011>;
v0x2393660_0 .var "direction", 0 0;
v0x2393720_0 .var "lv", 2 0;
v0x23937c0_0 .var/s "x_shr", 36 0;
v0x2393860_0 .var/s "xi", 36 0;
v0x2393910_0 .var/s "yi", 36 0;
v0x23939b0_0 .var/s "zi", 36 0;
E_0x2393510/0 .event edge, v0x23955e0_0, v0x2395a10_0, v0x2395a10_1, v0x2395a10_2;
E_0x2393510/1 .event edge, v0x2395a10_3, v0x2395a10_4, v0x2395a10_5, v0x2395a10_6;
E_0x2393510/2 .event edge, v0x2395a10_7, v0x2395a10_8, v0x2395e30_0, v0x2395e30_1;
E_0x2393510/3 .event edge, v0x2395e30_2, v0x2395e30_3, v0x2395e30_4, v0x2395e30_5;
E_0x2393510/4 .event edge, v0x2395e30_6, v0x2395e30_7, v0x2395e30_8, v0x2396020_0;
E_0x2393510/5 .event edge, v0x2396020_1, v0x2396020_2, v0x2396020_3, v0x2396020_4;
E_0x2393510/6 .event edge, v0x2396020_5, v0x2396020_6, v0x2396020_7, v0x2396020_8;
E_0x2393510/7 .event edge, v0x2393860_0, v0x2393720_0, v0x23939b0_0, v0x2393660_0;
E_0x2393510/8 .event edge, v0x2393910_0, v0x23937c0_0, v0x2395540_0;
E_0x2393510 .event/or E_0x2393510/0, E_0x2393510/1, E_0x2393510/2, E_0x2393510/3, E_0x2393510/4, E_0x2393510/5, E_0x2393510/6, E_0x2393510/7, E_0x2393510/8;
S_0x2392b70 .scope generate, "STAGES[4]" "STAGES[4]" 7 130, 7 130, S_0x2336c90;
 .timescale 0 0;
P_0x2392c68 .param/l "j" 7 132, +C4<00000000000000000000000000010000>;
P_0x2392c90 .param/l "i" 7 130, +C4<0100>;
v0x2392ed0_0 .var "direction", 0 0;
v0x2392f90_0 .var "lv", 2 0;
v0x2393030_0 .var/s "x_shr", 36 0;
v0x23930d0_0 .var/s "xi", 36 0;
v0x2393180_0 .var/s "yi", 36 0;
v0x2393220_0 .var/s "zi", 36 0;
E_0x2392d80/0 .event edge, v0x23955e0_0, v0x2395a10_0, v0x2395a10_1, v0x2395a10_2;
E_0x2392d80/1 .event edge, v0x2395a10_3, v0x2395a10_4, v0x2395a10_5, v0x2395a10_6;
E_0x2392d80/2 .event edge, v0x2395a10_7, v0x2395a10_8, v0x2395e30_0, v0x2395e30_1;
E_0x2392d80/3 .event edge, v0x2395e30_2, v0x2395e30_3, v0x2395e30_4, v0x2395e30_5;
E_0x2392d80/4 .event edge, v0x2395e30_6, v0x2395e30_7, v0x2395e30_8, v0x2396020_0;
E_0x2392d80/5 .event edge, v0x2396020_1, v0x2396020_2, v0x2396020_3, v0x2396020_4;
E_0x2392d80/6 .event edge, v0x2396020_5, v0x2396020_6, v0x2396020_7, v0x2396020_8;
E_0x2392d80/7 .event edge, v0x23930d0_0, v0x2392f90_0, v0x2393220_0, v0x2392ed0_0;
E_0x2392d80/8 .event edge, v0x2393180_0, v0x2393030_0, v0x2395540_0;
E_0x2392d80 .event/or E_0x2392d80/0, E_0x2392d80/1, E_0x2392d80/2, E_0x2392d80/3, E_0x2392d80/4, E_0x2392d80/5, E_0x2392d80/6, E_0x2392d80/7, E_0x2392d80/8;
S_0x23923e0 .scope generate, "STAGES[5]" "STAGES[5]" 7 130, 7 130, S_0x2336c90;
 .timescale 0 0;
P_0x23924d8 .param/l "j" 7 132, +C4<00000000000000000000000000010100>;
P_0x2392500 .param/l "i" 7 130, +C4<0101>;
v0x2392740_0 .var "direction", 0 0;
v0x2392800_0 .var "lv", 2 0;
v0x23928a0_0 .var/s "x_shr", 36 0;
v0x2392940_0 .var/s "xi", 36 0;
v0x23929f0_0 .var/s "yi", 36 0;
v0x2392a90_0 .var/s "zi", 36 0;
E_0x23925f0/0 .event edge, v0x23955e0_0, v0x2395a10_0, v0x2395a10_1, v0x2395a10_2;
E_0x23925f0/1 .event edge, v0x2395a10_3, v0x2395a10_4, v0x2395a10_5, v0x2395a10_6;
E_0x23925f0/2 .event edge, v0x2395a10_7, v0x2395a10_8, v0x2395e30_0, v0x2395e30_1;
E_0x23925f0/3 .event edge, v0x2395e30_2, v0x2395e30_3, v0x2395e30_4, v0x2395e30_5;
E_0x23925f0/4 .event edge, v0x2395e30_6, v0x2395e30_7, v0x2395e30_8, v0x2396020_0;
E_0x23925f0/5 .event edge, v0x2396020_1, v0x2396020_2, v0x2396020_3, v0x2396020_4;
E_0x23925f0/6 .event edge, v0x2396020_5, v0x2396020_6, v0x2396020_7, v0x2396020_8;
E_0x23925f0/7 .event edge, v0x2392940_0, v0x2392800_0, v0x2392a90_0, v0x2392740_0;
E_0x23925f0/8 .event edge, v0x23929f0_0, v0x23928a0_0, v0x2395540_0;
E_0x23925f0 .event/or E_0x23925f0/0, E_0x23925f0/1, E_0x23925f0/2, E_0x23925f0/3, E_0x23925f0/4, E_0x23925f0/5, E_0x23925f0/6, E_0x23925f0/7, E_0x23925f0/8;
S_0x2391c50 .scope generate, "STAGES[6]" "STAGES[6]" 7 130, 7 130, S_0x2336c90;
 .timescale 0 0;
P_0x2391d48 .param/l "j" 7 132, +C4<00000000000000000000000000011000>;
P_0x2391d70 .param/l "i" 7 130, +C4<0110>;
v0x2391fb0_0 .var "direction", 0 0;
v0x2392070_0 .var "lv", 2 0;
v0x2392110_0 .var/s "x_shr", 36 0;
v0x23921b0_0 .var/s "xi", 36 0;
v0x2392260_0 .var/s "yi", 36 0;
v0x2392300_0 .var/s "zi", 36 0;
E_0x2391e60/0 .event edge, v0x23955e0_0, v0x2395a10_0, v0x2395a10_1, v0x2395a10_2;
E_0x2391e60/1 .event edge, v0x2395a10_3, v0x2395a10_4, v0x2395a10_5, v0x2395a10_6;
E_0x2391e60/2 .event edge, v0x2395a10_7, v0x2395a10_8, v0x2395e30_0, v0x2395e30_1;
E_0x2391e60/3 .event edge, v0x2395e30_2, v0x2395e30_3, v0x2395e30_4, v0x2395e30_5;
E_0x2391e60/4 .event edge, v0x2395e30_6, v0x2395e30_7, v0x2395e30_8, v0x2396020_0;
E_0x2391e60/5 .event edge, v0x2396020_1, v0x2396020_2, v0x2396020_3, v0x2396020_4;
E_0x2391e60/6 .event edge, v0x2396020_5, v0x2396020_6, v0x2396020_7, v0x2396020_8;
E_0x2391e60/7 .event edge, v0x23921b0_0, v0x2392070_0, v0x2392300_0, v0x2391fb0_0;
E_0x2391e60/8 .event edge, v0x2392260_0, v0x2392110_0, v0x2395540_0;
E_0x2391e60 .event/or E_0x2391e60/0, E_0x2391e60/1, E_0x2391e60/2, E_0x2391e60/3, E_0x2391e60/4, E_0x2391e60/5, E_0x2391e60/6, E_0x2391e60/7, E_0x2391e60/8;
S_0x2336940 .scope generate, "STAGES[7]" "STAGES[7]" 7 130, 7 130, S_0x2336c90;
 .timescale 0 0;
P_0x237d9c8 .param/l "j" 7 132, +C4<00000000000000000000000000011100>;
P_0x237d9f0 .param/l "i" 7 130, +C4<0111>;
v0x2357540_0 .var "direction", 0 0;
v0x23918e0_0 .var "lv", 2 0;
v0x2391980_0 .var/s "x_shr", 36 0;
v0x2391a20_0 .var/s "xi", 36 0;
v0x2391ad0_0 .var/s "yi", 36 0;
v0x2391b70_0 .var/s "zi", 36 0;
E_0x237e460/0 .event edge, v0x23955e0_0, v0x2395a10_0, v0x2395a10_1, v0x2395a10_2;
E_0x237e460/1 .event edge, v0x2395a10_3, v0x2395a10_4, v0x2395a10_5, v0x2395a10_6;
E_0x237e460/2 .event edge, v0x2395a10_7, v0x2395a10_8, v0x2395e30_0, v0x2395e30_1;
E_0x237e460/3 .event edge, v0x2395e30_2, v0x2395e30_3, v0x2395e30_4, v0x2395e30_5;
E_0x237e460/4 .event edge, v0x2395e30_6, v0x2395e30_7, v0x2395e30_8, v0x2396020_0;
E_0x237e460/5 .event edge, v0x2396020_1, v0x2396020_2, v0x2396020_3, v0x2396020_4;
E_0x237e460/6 .event edge, v0x2396020_5, v0x2396020_6, v0x2396020_7, v0x2396020_8;
E_0x237e460/7 .event edge, v0x2391a20_0, v0x23918e0_0, v0x2391b70_0, v0x2357540_0;
E_0x237e460/8 .event edge, v0x2391ad0_0, v0x2391980_0, v0x2395540_0;
E_0x237e460 .event/or E_0x237e460/0, E_0x237e460/1, E_0x237e460/2, E_0x237e460/3, E_0x237e460/4, E_0x237e460/5, E_0x237e460/6, E_0x237e460/7, E_0x237e460/8;
S_0x2335c30 .scope generate, "STB_MAG[0]" "STB_MAG[0]" 2 380, 2 380, S_0x22f30c0;
 .timescale 0 0;
P_0x2325eb8 .param/l "ii" 2 380, +C4<00>;
S_0x2330e90 .scope generate, "STB_MAG[1]" "STB_MAG[1]" 2 380, 2 380, S_0x22f30c0;
 .timescale 0 0;
P_0x22ebd78 .param/l "ii" 2 380, +C4<01>;
E_0x237b4f0 .event posedge, v0x2395460_0;
    .scope S_0x2335c30;
T_0 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b55d0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x23b3120_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x23b3120_0, 1; Only need 1 of 3 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x23b3120_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x2330e90;
T_1 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b55d0_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 2, 0;
    %assign/v0/x1 v0x23b3120_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.2, 4;
    %load/x1p 8, v0x23b3120_0, 1;
    %jmp T_1.3;
T_1.2 ;
    %mov 8, 2, 1;
T_1.3 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 2, 0;
    %assign/v0/x1 v0x23b3120_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x23abc50;
T_2 ;
    %vpi_func 3 58 "$fopen", 8, 32, "indices.txt", "w";
    %set/v v0x23b1730_0, 8, 32;
    %end;
    .thread T_2;
    .scope S_0x23abc50;
T_3 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b1600_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x23b1050_0, 32;
    %ix/get 4, 8, 32;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1073741824, 4034; load=2.32831e-10
    %mul/wr 4, 5;
    %load/v 8, v0x23b10f0_0, 10;
    %ix/get 5, 8, 10;
    %cvt/ri 5, 5;
    %add/wr 4, 5;
    %vpi_call 3 61 "$fwrite", v0x23b1730_0, "%f\011%d\012", W<4,r>, v0x23b1050_0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x23abc50;
T_4 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b1450_0, 1;
    %jmp/0xz  T_4.0, 8;
    %movi 8, 511, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x23abe90_0, 0, 8;
    %movi 8, 1022, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x23abf30_0, 0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x23abfd0_0, 0, 1;
    %movi 8, 511, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x23ac070_0, 0, 8;
    %movi 8, 1022, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x23ac110_0, 0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x23ac1b0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x23b1560_0, 1;
    %load/v 9, v0x23b1600_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.4, 4;
    %load/x1p 18, v0x23abe90_0, 9;
    %jmp T_4.5;
T_4.4 ;
    %mov 18, 2, 9;
T_4.5 ;
    %mov 8, 18, 9; Move signal select into place
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.6, 4;
    %load/x1p 18, v0x23abe90_0, 1;
    %jmp T_4.7;
T_4.6 ;
    %mov 18, 2, 1;
T_4.7 ;
; Save base=18 wid=1 in lookaside.
    %load/v 19, v0x23abe90_0, 1; Only need 1 of 10 bits
; Save base=19 wid=1 in lookaside.
    %xor 18, 19, 1;
    %mov 17, 18, 1;
    %ix/load 0, 10, 0;
    %assign/v0 v0x23abe90_0, 0, 8;
    %load/v 8, v0x23abe90_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x23abfd0_0, 0, 8;
    %load/v 8, v0x23abfd0_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x23abf30_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.8, 4;
    %load/x1p 18, v0x23ac070_0, 9;
    %jmp T_4.9;
T_4.8 ;
    %mov 18, 2, 9;
T_4.9 ;
    %mov 8, 18, 9; Move signal select into place
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.10, 4;
    %load/x1p 18, v0x23ac070_0, 1;
    %jmp T_4.11;
T_4.10 ;
    %mov 18, 2, 1;
T_4.11 ;
; Save base=18 wid=1 in lookaside.
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.12, 4;
    %load/x1p 19, v0x23ac070_0, 1;
    %jmp T_4.13;
T_4.12 ;
    %mov 19, 2, 1;
T_4.13 ;
; Save base=19 wid=1 in lookaside.
    %xor 18, 19, 1;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.14, 4;
    %load/x1p 19, v0x23ac070_0, 1;
    %jmp T_4.15;
T_4.14 ;
    %mov 19, 2, 1;
T_4.15 ;
; Save base=19 wid=1 in lookaside.
    %xor 18, 19, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.16, 4;
    %load/x1p 19, v0x23ac070_0, 1;
    %jmp T_4.17;
T_4.16 ;
    %mov 19, 2, 1;
T_4.17 ;
; Save base=19 wid=1 in lookaside.
    %xor 18, 19, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.18, 4;
    %load/x1p 19, v0x23ac070_0, 1;
    %jmp T_4.19;
T_4.18 ;
    %mov 19, 2, 1;
T_4.19 ;
; Save base=19 wid=1 in lookaside.
    %xor 18, 19, 1;
    %load/v 19, v0x23ac070_0, 1; Only need 1 of 10 bits
; Save base=19 wid=1 in lookaside.
    %xor 18, 19, 1;
    %mov 17, 18, 1;
    %ix/load 0, 10, 0;
    %assign/v0 v0x23ac070_0, 0, 8;
    %load/v 8, v0x23ac070_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x23ac1b0_0, 0, 8;
    %load/v 8, v0x23ac1b0_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x23ac110_0, 0, 8;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x23abc50;
T_5 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b1450_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b1050_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x23b1600_0, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v0x23b1050_0, 32;
    %load/v 40, v0x23b13b0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b1050_0, 0, 8;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x23abc50;
T_6 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b1450_0, 1;
    %load/v 9, v0x23b0ea0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x23b10f0_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x23b1560_0, 1;
    %load/v 9, v0x23b1600_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v0x23b10f0_0, 10;
    %mov 18, 0, 22;
    %addi 8, 1, 32;
    %ix/load 0, 10, 0;
    %assign/v0 v0x23b10f0_0, 0, 8;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x23a9610;
T_7 ;
    %wait E_0x23a9820;
    %load/v 8, v0x23aaf10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab340, 24;
    %set/v v0x23a9ba0_0, 8, 24;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab6f0, 24;
    %set/v v0x23a9cf0_0, 8, 24;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23abaa0, 32;
    %set/v v0x23a9e70_0, 8, 32;
    %set/v v0x23a9a40_0, 0, 3;
T_7.2 ;
    %load/v 8, v0x23a9a40_0, 3;
    %mov 11, 0, 1;
   %cmpi/u 8, 3, 4;
    %jmp/0xz T_7.3, 5;
    %load/v 8, v0x23a9ba0_0, 24;
    %ix/load 0, 0, 0;
    %load/vp0 32, v0x23a9a40_0, 32;
    %ix/get 0, 32, 32;
    %shiftr/s/i0  8, 24;
    %set/v v0x23a9b00_0, 8, 24;
    %load/v 8, v0x23a9cf0_0, 24;
    %ix/load 0, 0, 0;
    %load/vp0 32, v0x23a9a40_0, 32;
    %ix/get 0, 32, 32;
    %shiftr/s/i0  8, 24;
    %set/v v0x23a9c40_0, 8, 24;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.4, 4;
    %load/x1p 8, v0x23a9e70_0, 1;
    %jmp T_7.5;
T_7.4 ;
    %mov 8, 2, 1;
T_7.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x23a9d90_0, 8, 1;
    %load/v 8, v0x23a9d90_0, 1;
    %jmp/0  T_7.6, 8;
    %load/v 9, v0x23a9ba0_0, 24;
    %load/v 33, v0x23a9c40_0, 24;
    %add 9, 33, 24;
    %jmp/1  T_7.8, 8;
T_7.6 ; End of true expr.
    %load/v 33, v0x23a9ba0_0, 24;
    %load/v 57, v0x23a9c40_0, 24;
    %sub 33, 57, 24;
    %jmp/0  T_7.7, 8;
 ; End of false expr.
    %blend  9, 33, 24; Condition unknown.
    %jmp  T_7.8;
T_7.7 ;
    %mov 9, 33, 24; Return false value
T_7.8 ;
    %set/v v0x23a9ba0_0, 9, 24;
    %load/v 8, v0x23a9d90_0, 1;
    %jmp/0  T_7.9, 8;
    %load/v 9, v0x23a9cf0_0, 24;
    %load/v 33, v0x23a9b00_0, 24;
    %sub 9, 33, 24;
    %jmp/1  T_7.11, 8;
T_7.9 ; End of true expr.
    %load/v 33, v0x23a9cf0_0, 24;
    %load/v 57, v0x23a9b00_0, 24;
    %add 33, 57, 24;
    %jmp/0  T_7.10, 8;
 ; End of false expr.
    %blend  9, 33, 24; Condition unknown.
    %jmp  T_7.11;
T_7.10 ;
    %mov 9, 33, 24; Return false value
T_7.11 ;
    %set/v v0x23a9cf0_0, 9, 24;
    %load/v 8, v0x23a9d90_0, 1;
    %jmp/0  T_7.12, 8;
    %load/v 9, v0x23a9e70_0, 32;
    %ix/load 0, 0, 0;
    %load/vp0 73, v0x23a9a40_0, 32;
    %ix/get 3, 73, 32;
    %load/av 41, v0x23aa3b0, 32;
    %add 9, 41, 32;
    %jmp/1  T_7.14, 8;
T_7.12 ; End of true expr.
    %load/v 41, v0x23a9e70_0, 32;
    %ix/load 0, 0, 0;
    %load/vp0 105, v0x23a9a40_0, 32;
    %ix/get 3, 105, 32;
    %load/av 73, v0x23aa3b0, 32;
    %sub 41, 73, 32;
    %jmp/0  T_7.13, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_7.14;
T_7.13 ;
    %mov 9, 41, 32; Return false value
T_7.14 ;
    %set/v v0x23a9e70_0, 9, 32;
    %load/v 8, v0x23a9a40_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x23a9a40_0, 8, 3;
    %jmp T_7.2;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x23a9610;
T_8 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23aaf10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %load/v 8, v0x23a9ba0_0, 24;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab340, 0, 8;
t_0 ;
    %load/v 8, v0x23a9cf0_0, 24;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab6f0, 0, 8;
t_1 ;
    %load/v 8, v0x23a9e70_0, 32;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23abaa0, 0, 8;
t_2 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab200, 1;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab200, 0, 8;
t_3 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23aab80, 3;
    %ix/load 3, 1, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23aab80, 0, 8;
t_4 ;
    %jmp T_8.1;
T_8.0 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab340, 24;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab340, 0, 8;
t_5 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab6f0, 24;
    %ix/load 3, 1, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab6f0, 0, 8;
t_6 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23abaa0, 32;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23abaa0, 0, 8;
t_7 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23aab80, 0, 0;
t_8 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab200, 0, 0;
t_9 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x23a8d10;
T_9 ;
    %wait E_0x23a8f20;
    %load/v 8, v0x23aaf10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab340, 24;
    %set/v v0x23a92a0_0, 8, 24;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab6f0, 24;
    %set/v v0x23a93f0_0, 8, 24;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23abaa0, 32;
    %set/v v0x23a9570_0, 8, 32;
    %set/v v0x23a9140_0, 0, 3;
T_9.2 ;
    %load/v 8, v0x23a9140_0, 3;
    %mov 11, 0, 1;
   %cmpi/u 8, 3, 4;
    %jmp/0xz T_9.3, 5;
    %load/v 8, v0x23a92a0_0, 24;
    %ix/load 0, 3, 0;
    %load/vp0 32, v0x23a9140_0, 32;
    %ix/get 0, 32, 32;
    %shiftr/s/i0  8, 24;
    %set/v v0x23a9200_0, 8, 24;
    %load/v 8, v0x23a93f0_0, 24;
    %ix/load 0, 3, 0;
    %load/vp0 32, v0x23a9140_0, 32;
    %ix/get 0, 32, 32;
    %shiftr/s/i0  8, 24;
    %set/v v0x23a9340_0, 8, 24;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.4, 4;
    %load/x1p 8, v0x23a9570_0, 1;
    %jmp T_9.5;
T_9.4 ;
    %mov 8, 2, 1;
T_9.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x23a9490_0, 8, 1;
    %load/v 8, v0x23a9490_0, 1;
    %jmp/0  T_9.6, 8;
    %load/v 9, v0x23a92a0_0, 24;
    %load/v 33, v0x23a9340_0, 24;
    %add 9, 33, 24;
    %jmp/1  T_9.8, 8;
T_9.6 ; End of true expr.
    %load/v 33, v0x23a92a0_0, 24;
    %load/v 57, v0x23a9340_0, 24;
    %sub 33, 57, 24;
    %jmp/0  T_9.7, 8;
 ; End of false expr.
    %blend  9, 33, 24; Condition unknown.
    %jmp  T_9.8;
T_9.7 ;
    %mov 9, 33, 24; Return false value
T_9.8 ;
    %set/v v0x23a92a0_0, 9, 24;
    %load/v 8, v0x23a9490_0, 1;
    %jmp/0  T_9.9, 8;
    %load/v 9, v0x23a93f0_0, 24;
    %load/v 33, v0x23a9200_0, 24;
    %sub 9, 33, 24;
    %jmp/1  T_9.11, 8;
T_9.9 ; End of true expr.
    %load/v 33, v0x23a93f0_0, 24;
    %load/v 57, v0x23a9200_0, 24;
    %add 33, 57, 24;
    %jmp/0  T_9.10, 8;
 ; End of false expr.
    %blend  9, 33, 24; Condition unknown.
    %jmp  T_9.11;
T_9.10 ;
    %mov 9, 33, 24; Return false value
T_9.11 ;
    %set/v v0x23a93f0_0, 9, 24;
    %load/v 8, v0x23a9490_0, 1;
    %jmp/0  T_9.12, 8;
    %load/v 9, v0x23a9570_0, 32;
    %ix/load 0, 3, 0;
    %load/vp0 73, v0x23a9140_0, 32;
    %ix/get 3, 73, 32;
    %load/av 41, v0x23aa3b0, 32;
    %add 9, 41, 32;
    %jmp/1  T_9.14, 8;
T_9.12 ; End of true expr.
    %load/v 41, v0x23a9570_0, 32;
    %ix/load 0, 3, 0;
    %load/vp0 105, v0x23a9140_0, 32;
    %ix/get 3, 105, 32;
    %load/av 73, v0x23aa3b0, 32;
    %sub 41, 73, 32;
    %jmp/0  T_9.13, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_9.14;
T_9.13 ;
    %mov 9, 41, 32; Return false value
T_9.14 ;
    %set/v v0x23a9570_0, 9, 32;
    %load/v 8, v0x23a9140_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x23a9140_0, 8, 3;
    %jmp T_9.2;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x23a8d10;
T_10 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23aaf10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0x23a92a0_0, 24;
    %ix/load 3, 2, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab340, 0, 8;
t_10 ;
    %load/v 8, v0x23a93f0_0, 24;
    %ix/load 3, 2, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab6f0, 0, 8;
t_11 ;
    %load/v 8, v0x23a9570_0, 32;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23abaa0, 0, 8;
t_12 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab200, 1;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab200, 0, 8;
t_13 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23aab80, 3;
    %ix/load 3, 2, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23aab80, 0, 8;
t_14 ;
    %jmp T_10.1;
T_10.0 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab340, 24;
    %ix/load 3, 2, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab340, 0, 8;
t_15 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab6f0, 24;
    %ix/load 3, 2, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab6f0, 0, 8;
t_16 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23abaa0, 32;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23abaa0, 0, 8;
t_17 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23aab80, 0, 0;
t_18 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab200, 0, 0;
t_19 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x23a8410;
T_11 ;
    %wait E_0x23a8620;
    %load/v 8, v0x23aaf10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab340, 24;
    %set/v v0x23a89a0_0, 8, 24;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab6f0, 24;
    %set/v v0x23a8af0_0, 8, 24;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23abaa0, 32;
    %set/v v0x23a8c70_0, 8, 32;
    %set/v v0x23a8840_0, 0, 3;
T_11.2 ;
    %load/v 8, v0x23a8840_0, 3;
    %mov 11, 0, 1;
   %cmpi/u 8, 3, 4;
    %jmp/0xz T_11.3, 5;
    %load/v 8, v0x23a89a0_0, 24;
    %ix/load 0, 6, 0;
    %load/vp0 32, v0x23a8840_0, 32;
    %ix/get 0, 32, 32;
    %shiftr/s/i0  8, 24;
    %set/v v0x23a8900_0, 8, 24;
    %load/v 8, v0x23a8af0_0, 24;
    %ix/load 0, 6, 0;
    %load/vp0 32, v0x23a8840_0, 32;
    %ix/get 0, 32, 32;
    %shiftr/s/i0  8, 24;
    %set/v v0x23a8a40_0, 8, 24;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.4, 4;
    %load/x1p 8, v0x23a8c70_0, 1;
    %jmp T_11.5;
T_11.4 ;
    %mov 8, 2, 1;
T_11.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x23a8b90_0, 8, 1;
    %load/v 8, v0x23a8b90_0, 1;
    %jmp/0  T_11.6, 8;
    %load/v 9, v0x23a89a0_0, 24;
    %load/v 33, v0x23a8a40_0, 24;
    %add 9, 33, 24;
    %jmp/1  T_11.8, 8;
T_11.6 ; End of true expr.
    %load/v 33, v0x23a89a0_0, 24;
    %load/v 57, v0x23a8a40_0, 24;
    %sub 33, 57, 24;
    %jmp/0  T_11.7, 8;
 ; End of false expr.
    %blend  9, 33, 24; Condition unknown.
    %jmp  T_11.8;
T_11.7 ;
    %mov 9, 33, 24; Return false value
T_11.8 ;
    %set/v v0x23a89a0_0, 9, 24;
    %load/v 8, v0x23a8b90_0, 1;
    %jmp/0  T_11.9, 8;
    %load/v 9, v0x23a8af0_0, 24;
    %load/v 33, v0x23a8900_0, 24;
    %sub 9, 33, 24;
    %jmp/1  T_11.11, 8;
T_11.9 ; End of true expr.
    %load/v 33, v0x23a8af0_0, 24;
    %load/v 57, v0x23a8900_0, 24;
    %add 33, 57, 24;
    %jmp/0  T_11.10, 8;
 ; End of false expr.
    %blend  9, 33, 24; Condition unknown.
    %jmp  T_11.11;
T_11.10 ;
    %mov 9, 33, 24; Return false value
T_11.11 ;
    %set/v v0x23a8af0_0, 9, 24;
    %load/v 8, v0x23a8b90_0, 1;
    %jmp/0  T_11.12, 8;
    %load/v 9, v0x23a8c70_0, 32;
    %ix/load 0, 6, 0;
    %load/vp0 73, v0x23a8840_0, 32;
    %ix/get 3, 73, 32;
    %load/av 41, v0x23aa3b0, 32;
    %add 9, 41, 32;
    %jmp/1  T_11.14, 8;
T_11.12 ; End of true expr.
    %load/v 41, v0x23a8c70_0, 32;
    %ix/load 0, 6, 0;
    %load/vp0 105, v0x23a8840_0, 32;
    %ix/get 3, 105, 32;
    %load/av 73, v0x23aa3b0, 32;
    %sub 41, 73, 32;
    %jmp/0  T_11.13, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_11.14;
T_11.13 ;
    %mov 9, 41, 32; Return false value
T_11.14 ;
    %set/v v0x23a8c70_0, 9, 32;
    %load/v 8, v0x23a8840_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x23a8840_0, 8, 3;
    %jmp T_11.2;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x23a8410;
T_12 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23aaf10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v0x23a89a0_0, 24;
    %ix/load 3, 3, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab340, 0, 8;
t_20 ;
    %load/v 8, v0x23a8af0_0, 24;
    %ix/load 3, 3, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab6f0, 0, 8;
t_21 ;
    %load/v 8, v0x23a8c70_0, 32;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23abaa0, 0, 8;
t_22 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab200, 1;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab200, 0, 8;
t_23 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23aab80, 3;
    %ix/load 3, 3, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23aab80, 0, 8;
t_24 ;
    %jmp T_12.1;
T_12.0 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab340, 24;
    %ix/load 3, 3, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab340, 0, 8;
t_25 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab6f0, 24;
    %ix/load 3, 3, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab6f0, 0, 8;
t_26 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23abaa0, 32;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23abaa0, 0, 8;
t_27 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23aab80, 0, 0;
t_28 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab200, 0, 0;
t_29 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x23a7b70;
T_13 ;
    %wait E_0x23a7d80;
    %load/v 8, v0x23aaf10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab340, 24;
    %set/v v0x23a80a0_0, 8, 24;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab6f0, 24;
    %set/v v0x23a81f0_0, 8, 24;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23abaa0, 32;
    %set/v v0x23a8370_0, 8, 32;
    %set/v v0x23a7fa0_0, 0, 3;
T_13.2 ;
    %load/v 8, v0x23a7fa0_0, 3;
    %mov 11, 0, 1;
   %cmpi/u 8, 3, 4;
    %jmp/0xz T_13.3, 5;
    %load/v 8, v0x23a80a0_0, 24;
    %ix/load 0, 9, 0;
    %load/vp0 32, v0x23a7fa0_0, 32;
    %ix/get 0, 32, 32;
    %shiftr/s/i0  8, 24;
    %set/v v0x23a8020_0, 8, 24;
    %load/v 8, v0x23a81f0_0, 24;
    %ix/load 0, 9, 0;
    %load/vp0 32, v0x23a7fa0_0, 32;
    %ix/get 0, 32, 32;
    %shiftr/s/i0  8, 24;
    %set/v v0x23a8140_0, 8, 24;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.4, 4;
    %load/x1p 8, v0x23a8370_0, 1;
    %jmp T_13.5;
T_13.4 ;
    %mov 8, 2, 1;
T_13.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x23a8290_0, 8, 1;
    %load/v 8, v0x23a8290_0, 1;
    %jmp/0  T_13.6, 8;
    %load/v 9, v0x23a80a0_0, 24;
    %load/v 33, v0x23a8140_0, 24;
    %add 9, 33, 24;
    %jmp/1  T_13.8, 8;
T_13.6 ; End of true expr.
    %load/v 33, v0x23a80a0_0, 24;
    %load/v 57, v0x23a8140_0, 24;
    %sub 33, 57, 24;
    %jmp/0  T_13.7, 8;
 ; End of false expr.
    %blend  9, 33, 24; Condition unknown.
    %jmp  T_13.8;
T_13.7 ;
    %mov 9, 33, 24; Return false value
T_13.8 ;
    %set/v v0x23a80a0_0, 9, 24;
    %load/v 8, v0x23a8290_0, 1;
    %jmp/0  T_13.9, 8;
    %load/v 9, v0x23a81f0_0, 24;
    %load/v 33, v0x23a8020_0, 24;
    %sub 9, 33, 24;
    %jmp/1  T_13.11, 8;
T_13.9 ; End of true expr.
    %load/v 33, v0x23a81f0_0, 24;
    %load/v 57, v0x23a8020_0, 24;
    %add 33, 57, 24;
    %jmp/0  T_13.10, 8;
 ; End of false expr.
    %blend  9, 33, 24; Condition unknown.
    %jmp  T_13.11;
T_13.10 ;
    %mov 9, 33, 24; Return false value
T_13.11 ;
    %set/v v0x23a81f0_0, 9, 24;
    %load/v 8, v0x23a8290_0, 1;
    %jmp/0  T_13.12, 8;
    %load/v 9, v0x23a8370_0, 32;
    %ix/load 0, 9, 0;
    %load/vp0 73, v0x23a7fa0_0, 32;
    %ix/get 3, 73, 32;
    %load/av 41, v0x23aa3b0, 32;
    %add 9, 41, 32;
    %jmp/1  T_13.14, 8;
T_13.12 ; End of true expr.
    %load/v 41, v0x23a8370_0, 32;
    %ix/load 0, 9, 0;
    %load/vp0 105, v0x23a7fa0_0, 32;
    %ix/get 3, 105, 32;
    %load/av 73, v0x23aa3b0, 32;
    %sub 41, 73, 32;
    %jmp/0  T_13.13, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_13.14;
T_13.13 ;
    %mov 9, 41, 32; Return false value
T_13.14 ;
    %set/v v0x23a8370_0, 9, 32;
    %load/v 8, v0x23a7fa0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x23a7fa0_0, 8, 3;
    %jmp T_13.2;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x23a7b70;
T_14 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23aaf10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_14.0, 8;
    %load/v 8, v0x23a80a0_0, 24;
    %ix/load 3, 4, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab340, 0, 8;
t_30 ;
    %load/v 8, v0x23a81f0_0, 24;
    %ix/load 3, 4, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab6f0, 0, 8;
t_31 ;
    %load/v 8, v0x23a8370_0, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23abaa0, 0, 8;
t_32 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab200, 1;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab200, 0, 8;
t_33 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23aab80, 3;
    %ix/load 3, 4, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23aab80, 0, 8;
t_34 ;
    %jmp T_14.1;
T_14.0 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab340, 24;
    %ix/load 3, 4, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab340, 0, 8;
t_35 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab6f0, 24;
    %ix/load 3, 4, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab6f0, 0, 8;
t_36 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23abaa0, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23abaa0, 0, 8;
t_37 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23aab80, 0, 0;
t_38 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab200, 0, 0;
t_39 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x23a7270;
T_15 ;
    %wait E_0x23a7480;
    %load/v 8, v0x23aaf10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab340, 24;
    %set/v v0x23a7800_0, 8, 24;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab6f0, 24;
    %set/v v0x23a7950_0, 8, 24;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23abaa0, 32;
    %set/v v0x23a7ad0_0, 8, 32;
    %set/v v0x23a76a0_0, 0, 3;
T_15.2 ;
    %load/v 8, v0x23a76a0_0, 3;
    %mov 11, 0, 1;
   %cmpi/u 8, 3, 4;
    %jmp/0xz T_15.3, 5;
    %load/v 8, v0x23a7800_0, 24;
    %ix/load 0, 12, 0;
    %load/vp0 32, v0x23a76a0_0, 32;
    %ix/get 0, 32, 32;
    %shiftr/s/i0  8, 24;
    %set/v v0x23a7760_0, 8, 24;
    %load/v 8, v0x23a7950_0, 24;
    %ix/load 0, 12, 0;
    %load/vp0 32, v0x23a76a0_0, 32;
    %ix/get 0, 32, 32;
    %shiftr/s/i0  8, 24;
    %set/v v0x23a78a0_0, 8, 24;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.4, 4;
    %load/x1p 8, v0x23a7ad0_0, 1;
    %jmp T_15.5;
T_15.4 ;
    %mov 8, 2, 1;
T_15.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x23a79f0_0, 8, 1;
    %load/v 8, v0x23a79f0_0, 1;
    %jmp/0  T_15.6, 8;
    %load/v 9, v0x23a7800_0, 24;
    %load/v 33, v0x23a78a0_0, 24;
    %add 9, 33, 24;
    %jmp/1  T_15.8, 8;
T_15.6 ; End of true expr.
    %load/v 33, v0x23a7800_0, 24;
    %load/v 57, v0x23a78a0_0, 24;
    %sub 33, 57, 24;
    %jmp/0  T_15.7, 8;
 ; End of false expr.
    %blend  9, 33, 24; Condition unknown.
    %jmp  T_15.8;
T_15.7 ;
    %mov 9, 33, 24; Return false value
T_15.8 ;
    %set/v v0x23a7800_0, 9, 24;
    %load/v 8, v0x23a79f0_0, 1;
    %jmp/0  T_15.9, 8;
    %load/v 9, v0x23a7950_0, 24;
    %load/v 33, v0x23a7760_0, 24;
    %sub 9, 33, 24;
    %jmp/1  T_15.11, 8;
T_15.9 ; End of true expr.
    %load/v 33, v0x23a7950_0, 24;
    %load/v 57, v0x23a7760_0, 24;
    %add 33, 57, 24;
    %jmp/0  T_15.10, 8;
 ; End of false expr.
    %blend  9, 33, 24; Condition unknown.
    %jmp  T_15.11;
T_15.10 ;
    %mov 9, 33, 24; Return false value
T_15.11 ;
    %set/v v0x23a7950_0, 9, 24;
    %load/v 8, v0x23a79f0_0, 1;
    %jmp/0  T_15.12, 8;
    %load/v 9, v0x23a7ad0_0, 32;
    %ix/load 0, 12, 0;
    %load/vp0 73, v0x23a76a0_0, 32;
    %ix/get 3, 73, 32;
    %load/av 41, v0x23aa3b0, 32;
    %add 9, 41, 32;
    %jmp/1  T_15.14, 8;
T_15.12 ; End of true expr.
    %load/v 41, v0x23a7ad0_0, 32;
    %ix/load 0, 12, 0;
    %load/vp0 105, v0x23a76a0_0, 32;
    %ix/get 3, 105, 32;
    %load/av 73, v0x23aa3b0, 32;
    %sub 41, 73, 32;
    %jmp/0  T_15.13, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_15.14;
T_15.13 ;
    %mov 9, 41, 32; Return false value
T_15.14 ;
    %set/v v0x23a7ad0_0, 9, 32;
    %load/v 8, v0x23a76a0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x23a76a0_0, 8, 3;
    %jmp T_15.2;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x23a7270;
T_16 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23aaf10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_16.0, 8;
    %load/v 8, v0x23a7800_0, 24;
    %ix/load 3, 5, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab340, 0, 8;
t_40 ;
    %load/v 8, v0x23a7950_0, 24;
    %ix/load 3, 5, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab6f0, 0, 8;
t_41 ;
    %load/v 8, v0x23a7ad0_0, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23abaa0, 0, 8;
t_42 ;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab200, 1;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab200, 0, 8;
t_43 ;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23aab80, 3;
    %ix/load 3, 5, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23aab80, 0, 8;
t_44 ;
    %jmp T_16.1;
T_16.0 ;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab340, 24;
    %ix/load 3, 5, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab340, 0, 8;
t_45 ;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab6f0, 24;
    %ix/load 3, 5, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab6f0, 0, 8;
t_46 ;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23abaa0, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23abaa0, 0, 8;
t_47 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23aab80, 0, 0;
t_48 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab200, 0, 0;
t_49 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x23a6930;
T_17 ;
    %wait E_0x23a6b80;
    %load/v 8, v0x23aaf10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_17.0, 8;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab340, 24;
    %set/v v0x23a6f00_0, 8, 24;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab6f0, 24;
    %set/v v0x23a7050_0, 8, 24;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23abaa0, 32;
    %set/v v0x23a71d0_0, 8, 32;
    %set/v v0x23a6da0_0, 0, 3;
T_17.2 ;
    %load/v 8, v0x23a6da0_0, 3;
    %mov 11, 0, 1;
   %cmpi/u 8, 3, 4;
    %jmp/0xz T_17.3, 5;
    %load/v 8, v0x23a6f00_0, 24;
    %ix/load 0, 15, 0;
    %load/vp0 32, v0x23a6da0_0, 32;
    %ix/get 0, 32, 32;
    %shiftr/s/i0  8, 24;
    %set/v v0x23a6e60_0, 8, 24;
    %load/v 8, v0x23a7050_0, 24;
    %ix/load 0, 15, 0;
    %load/vp0 32, v0x23a6da0_0, 32;
    %ix/get 0, 32, 32;
    %shiftr/s/i0  8, 24;
    %set/v v0x23a6fa0_0, 8, 24;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.4, 4;
    %load/x1p 8, v0x23a71d0_0, 1;
    %jmp T_17.5;
T_17.4 ;
    %mov 8, 2, 1;
T_17.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x23a70f0_0, 8, 1;
    %load/v 8, v0x23a70f0_0, 1;
    %jmp/0  T_17.6, 8;
    %load/v 9, v0x23a6f00_0, 24;
    %load/v 33, v0x23a6fa0_0, 24;
    %add 9, 33, 24;
    %jmp/1  T_17.8, 8;
T_17.6 ; End of true expr.
    %load/v 33, v0x23a6f00_0, 24;
    %load/v 57, v0x23a6fa0_0, 24;
    %sub 33, 57, 24;
    %jmp/0  T_17.7, 8;
 ; End of false expr.
    %blend  9, 33, 24; Condition unknown.
    %jmp  T_17.8;
T_17.7 ;
    %mov 9, 33, 24; Return false value
T_17.8 ;
    %set/v v0x23a6f00_0, 9, 24;
    %load/v 8, v0x23a70f0_0, 1;
    %jmp/0  T_17.9, 8;
    %load/v 9, v0x23a7050_0, 24;
    %load/v 33, v0x23a6e60_0, 24;
    %sub 9, 33, 24;
    %jmp/1  T_17.11, 8;
T_17.9 ; End of true expr.
    %load/v 33, v0x23a7050_0, 24;
    %load/v 57, v0x23a6e60_0, 24;
    %add 33, 57, 24;
    %jmp/0  T_17.10, 8;
 ; End of false expr.
    %blend  9, 33, 24; Condition unknown.
    %jmp  T_17.11;
T_17.10 ;
    %mov 9, 33, 24; Return false value
T_17.11 ;
    %set/v v0x23a7050_0, 9, 24;
    %load/v 8, v0x23a70f0_0, 1;
    %jmp/0  T_17.12, 8;
    %load/v 9, v0x23a71d0_0, 32;
    %ix/load 0, 15, 0;
    %load/vp0 73, v0x23a6da0_0, 32;
    %ix/get 3, 73, 32;
    %load/av 41, v0x23aa3b0, 32;
    %add 9, 41, 32;
    %jmp/1  T_17.14, 8;
T_17.12 ; End of true expr.
    %load/v 41, v0x23a71d0_0, 32;
    %ix/load 0, 15, 0;
    %load/vp0 105, v0x23a6da0_0, 32;
    %ix/get 3, 105, 32;
    %load/av 73, v0x23aa3b0, 32;
    %sub 41, 73, 32;
    %jmp/0  T_17.13, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_17.14;
T_17.13 ;
    %mov 9, 41, 32; Return false value
T_17.14 ;
    %set/v v0x23a71d0_0, 9, 32;
    %load/v 8, v0x23a6da0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x23a6da0_0, 8, 3;
    %jmp T_17.2;
T_17.3 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x23a6930;
T_18 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23aaf10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_18.0, 8;
    %load/v 8, v0x23a6f00_0, 24;
    %ix/load 3, 6, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab340, 0, 8;
t_50 ;
    %load/v 8, v0x23a7050_0, 24;
    %ix/load 3, 6, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab6f0, 0, 8;
t_51 ;
    %load/v 8, v0x23a71d0_0, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23abaa0, 0, 8;
t_52 ;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab200, 1;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab200, 0, 8;
t_53 ;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23aab80, 3;
    %ix/load 3, 6, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23aab80, 0, 8;
t_54 ;
    %jmp T_18.1;
T_18.0 ;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab340, 24;
    %ix/load 3, 6, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab340, 0, 8;
t_55 ;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23ab6f0, 24;
    %ix/load 3, 6, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab6f0, 0, 8;
t_56 ;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23abaa0, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23abaa0, 0, 8;
t_57 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23aab80, 0, 0;
t_58 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab200, 0, 0;
t_59 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x23a6340;
T_19 ;
    %wait E_0x23a68d0;
    %load/v 8, v0x23aadf0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_19.0, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_19.1, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_19.2, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/v 8, v0x23aaf10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_19.5, 8;
    %load/v 8, v0x23ab3e0_0, 24;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab340, 0, 8;
t_60 ;
    %load/v 8, v0x23ab790_0, 24;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab6f0, 0, 8;
t_61 ;
    %load/v 8, v0x23aa310_0, 32;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23abaa0, 0, 8;
t_62 ;
    %jmp T_19.6;
T_19.5 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab340, 0, 0;
t_63 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab6f0, 0, 0;
t_64 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23abaa0, 0, 0;
t_65 ;
T_19.6 ;
    %jmp T_19.4;
T_19.1 ;
    %load/v 8, v0x23aaf10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_19.7, 8;
    %load/v 8, v0x23ab3e0_0, 24;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab340, 0, 8;
t_66 ;
    %load/v 8, v0x23ab790_0, 24;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab6f0, 0, 8;
t_67 ;
    %load/v 8, v0x23aa310_0, 32;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23abaa0, 0, 8;
t_68 ;
    %jmp T_19.8;
T_19.7 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab340, 0, 0;
t_69 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab6f0, 0, 0;
t_70 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23abaa0, 0, 0;
t_71 ;
T_19.8 ;
    %jmp T_19.4;
T_19.2 ;
    %load/v 8, v0x23aaf10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_19.9, 8;
    %load/v 8, v0x23ab790_0, 24;
    %inv 8, 24;
    %addi 8, 1, 24;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab340, 0, 8;
t_72 ;
    %load/v 8, v0x23ab3e0_0, 24;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab6f0, 0, 8;
t_73 ;
    %load/v 8, v0x23aa310_0, 30; Select 30 out of 32 bits
    %mov 38, 0, 2;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23abaa0, 0, 8;
t_74 ;
    %jmp T_19.10;
T_19.9 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab340, 0, 0;
t_75 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab6f0, 0, 0;
t_76 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23abaa0, 0, 0;
t_77 ;
T_19.10 ;
    %jmp T_19.4;
T_19.3 ;
    %load/v 8, v0x23aaf10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_19.11, 8;
    %load/v 8, v0x23ab790_0, 24;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab340, 0, 8;
t_78 ;
    %load/v 8, v0x23ab3e0_0, 24;
    %inv 8, 24;
    %addi 8, 1, 24;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab6f0, 0, 8;
t_79 ;
    %load/v 8, v0x23aa310_0, 30; Select 30 out of 32 bits
    %mov 38, 1, 2;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23abaa0, 0, 8;
t_80 ;
    %jmp T_19.12;
T_19.11 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab340, 0, 0;
t_81 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab6f0, 0, 0;
t_82 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23abaa0, 0, 0;
t_83 ;
T_19.12 ;
    %jmp T_19.4;
T_19.4 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x23a6340;
T_20 ;
    %wait E_0x23a4480;
    %load/v 8, v0x23aaf10_0, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab200, 0, 0;
t_84 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23aab80, 0, 0;
t_85 ;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0x23aa9e0_0, 3;
    %ix/load 3, 0, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23aab80, 0, 8;
t_86 ;
    %load/v 8, v0x23aae70_0, 1;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23ab200, 0, 8;
t_87 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x23a3d70;
T_21 ;
    %wait E_0x23a3f80;
    %load/v 8, v0x23a55a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_21.0, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a59c0, 37;
    %set/v v0x23a4360_0, 8, 37;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5d50, 37;
    %set/v v0x23a4550_0, 8, 37;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5df0, 32;
    %set/v v0x23a4630_0, 8, 32;
    %set/v v0x23a4200_0, 0, 3;
T_21.2 ;
    %load/v 8, v0x23a4200_0, 3;
    %mov 11, 0, 1;
   %cmpi/u 8, 3, 4;
    %jmp/0xz T_21.3, 5;
    %load/v 8, v0x23a4360_0, 37;
    %ix/load 0, 0, 0;
    %load/vp0 45, v0x23a4200_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x23a42c0_0, 8, 37;
    %load/v 8, v0x23a4550_0, 37;
    %ix/load 0, 0, 0;
    %load/vp0 45, v0x23a4200_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x23a4400_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.4, 4;
    %load/x1p 8, v0x23a4550_0, 1;
    %jmp T_21.5;
T_21.4 ;
    %mov 8, 2, 1;
T_21.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x23a44b0_0, 8, 1;
    %load/v 8, v0x23a44b0_0, 1;
    %jmp/0  T_21.6, 8;
    %load/v 9, v0x23a4360_0, 37;
    %load/v 46, v0x23a4400_0, 37;
    %sub 9, 46, 37;
    %jmp/1  T_21.8, 8;
T_21.6 ; End of true expr.
    %load/v 46, v0x23a4360_0, 37;
    %load/v 83, v0x23a4400_0, 37;
    %add 46, 83, 37;
    %jmp/0  T_21.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_21.8;
T_21.7 ;
    %mov 9, 46, 37; Return false value
T_21.8 ;
    %set/v v0x23a4360_0, 9, 37;
    %load/v 8, v0x23a44b0_0, 1;
    %jmp/0  T_21.9, 8;
    %load/v 9, v0x23a4550_0, 37;
    %load/v 46, v0x23a42c0_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_21.11, 8;
T_21.9 ; End of true expr.
    %load/v 46, v0x23a4550_0, 37;
    %load/v 83, v0x23a42c0_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_21.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_21.11;
T_21.10 ;
    %mov 9, 46, 37; Return false value
T_21.11 ;
    %set/v v0x23a4550_0, 9, 37;
    %load/v 8, v0x23a44b0_0, 1;
    %jmp/0  T_21.12, 8;
    %load/v 9, v0x23a4630_0, 32;
    %ix/load 0, 0, 0;
    %load/vp0 73, v0x23a4200_0, 32;
    %ix/get 3, 73, 32;
    %load/av 41, v0x23a4e00, 32;
    %sub 9, 41, 32;
    %jmp/1  T_21.14, 8;
T_21.12 ; End of true expr.
    %load/v 41, v0x23a4630_0, 32;
    %ix/load 0, 0, 0;
    %load/vp0 105, v0x23a4200_0, 32;
    %ix/get 3, 105, 32;
    %load/av 73, v0x23a4e00, 32;
    %add 41, 73, 32;
    %jmp/0  T_21.13, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_21.14;
T_21.13 ;
    %mov 9, 41, 32; Return false value
T_21.14 ;
    %set/v v0x23a4630_0, 9, 32;
    %load/v 8, v0x23a4200_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x23a4200_0, 8, 3;
    %jmp T_21.2;
T_21.3 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x23a3d70;
T_22 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23a55a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_22.0, 8;
    %load/v 8, v0x23a4360_0, 37;
    %ix/load 3, 1, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 8;
t_88 ;
    %load/v 8, v0x23a4550_0, 37;
    %ix/load 3, 1, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 8;
t_89 ;
    %load/v 8, v0x23a4630_0, 32;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 8;
t_90 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a57c0, 3;
    %ix/load 3, 1, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 8;
t_91 ;
    %jmp T_22.1;
T_22.0 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a59c0, 37;
    %ix/load 3, 1, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 8;
t_92 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5d50, 37;
    %ix/load 3, 1, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 8;
t_93 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5df0, 32;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 8;
t_94 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 0;
t_95 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x23a3410;
T_23 ;
    %wait E_0x23a3620;
    %load/v 8, v0x23a55a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a59c0, 37;
    %set/v v0x23a3a00_0, 8, 37;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5d50, 37;
    %set/v v0x23a3bf0_0, 8, 37;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5df0, 32;
    %set/v v0x23a3cd0_0, 8, 32;
    %set/v v0x23a38a0_0, 0, 3;
T_23.2 ;
    %load/v 8, v0x23a38a0_0, 3;
    %mov 11, 0, 1;
   %cmpi/u 8, 3, 4;
    %jmp/0xz T_23.3, 5;
    %load/v 8, v0x23a3a00_0, 37;
    %ix/load 0, 3, 0;
    %load/vp0 45, v0x23a38a0_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x23a3960_0, 8, 37;
    %load/v 8, v0x23a3bf0_0, 37;
    %ix/load 0, 3, 0;
    %load/vp0 45, v0x23a38a0_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x23a3aa0_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_23.4, 4;
    %load/x1p 8, v0x23a3bf0_0, 1;
    %jmp T_23.5;
T_23.4 ;
    %mov 8, 2, 1;
T_23.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x23a3b50_0, 8, 1;
    %load/v 8, v0x23a3b50_0, 1;
    %jmp/0  T_23.6, 8;
    %load/v 9, v0x23a3a00_0, 37;
    %load/v 46, v0x23a3aa0_0, 37;
    %sub 9, 46, 37;
    %jmp/1  T_23.8, 8;
T_23.6 ; End of true expr.
    %load/v 46, v0x23a3a00_0, 37;
    %load/v 83, v0x23a3aa0_0, 37;
    %add 46, 83, 37;
    %jmp/0  T_23.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_23.8;
T_23.7 ;
    %mov 9, 46, 37; Return false value
T_23.8 ;
    %set/v v0x23a3a00_0, 9, 37;
    %load/v 8, v0x23a3b50_0, 1;
    %jmp/0  T_23.9, 8;
    %load/v 9, v0x23a3bf0_0, 37;
    %load/v 46, v0x23a3960_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_23.11, 8;
T_23.9 ; End of true expr.
    %load/v 46, v0x23a3bf0_0, 37;
    %load/v 83, v0x23a3960_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_23.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_23.11;
T_23.10 ;
    %mov 9, 46, 37; Return false value
T_23.11 ;
    %set/v v0x23a3bf0_0, 9, 37;
    %load/v 8, v0x23a3b50_0, 1;
    %jmp/0  T_23.12, 8;
    %load/v 9, v0x23a3cd0_0, 32;
    %ix/load 0, 3, 0;
    %load/vp0 73, v0x23a38a0_0, 32;
    %ix/get 3, 73, 32;
    %load/av 41, v0x23a4e00, 32;
    %sub 9, 41, 32;
    %jmp/1  T_23.14, 8;
T_23.12 ; End of true expr.
    %load/v 41, v0x23a3cd0_0, 32;
    %ix/load 0, 3, 0;
    %load/vp0 105, v0x23a38a0_0, 32;
    %ix/get 3, 105, 32;
    %load/av 73, v0x23a4e00, 32;
    %add 41, 73, 32;
    %jmp/0  T_23.13, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_23.14;
T_23.13 ;
    %mov 9, 41, 32; Return false value
T_23.14 ;
    %set/v v0x23a3cd0_0, 9, 32;
    %load/v 8, v0x23a38a0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x23a38a0_0, 8, 3;
    %jmp T_23.2;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x23a3410;
T_24 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23a55a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_24.0, 8;
    %load/v 8, v0x23a3a00_0, 37;
    %ix/load 3, 2, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 8;
t_96 ;
    %load/v 8, v0x23a3bf0_0, 37;
    %ix/load 3, 2, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 8;
t_97 ;
    %load/v 8, v0x23a3cd0_0, 32;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 8;
t_98 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a57c0, 3;
    %ix/load 3, 2, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 8;
t_99 ;
    %jmp T_24.1;
T_24.0 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a59c0, 37;
    %ix/load 3, 2, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 8;
t_100 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5d50, 37;
    %ix/load 3, 2, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 8;
t_101 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5df0, 32;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 8;
t_102 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 0;
t_103 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x23a2ab0;
T_25 ;
    %wait E_0x23a2cc0;
    %load/v 8, v0x23a55a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a59c0, 37;
    %set/v v0x23a30a0_0, 8, 37;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5d50, 37;
    %set/v v0x23a3290_0, 8, 37;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5df0, 32;
    %set/v v0x23a3370_0, 8, 32;
    %set/v v0x23a2f40_0, 0, 3;
T_25.2 ;
    %load/v 8, v0x23a2f40_0, 3;
    %mov 11, 0, 1;
   %cmpi/u 8, 3, 4;
    %jmp/0xz T_25.3, 5;
    %load/v 8, v0x23a30a0_0, 37;
    %ix/load 0, 6, 0;
    %load/vp0 45, v0x23a2f40_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x23a3000_0, 8, 37;
    %load/v 8, v0x23a3290_0, 37;
    %ix/load 0, 6, 0;
    %load/vp0 45, v0x23a2f40_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x23a3140_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_25.4, 4;
    %load/x1p 8, v0x23a3290_0, 1;
    %jmp T_25.5;
T_25.4 ;
    %mov 8, 2, 1;
T_25.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x23a31f0_0, 8, 1;
    %load/v 8, v0x23a31f0_0, 1;
    %jmp/0  T_25.6, 8;
    %load/v 9, v0x23a30a0_0, 37;
    %load/v 46, v0x23a3140_0, 37;
    %sub 9, 46, 37;
    %jmp/1  T_25.8, 8;
T_25.6 ; End of true expr.
    %load/v 46, v0x23a30a0_0, 37;
    %load/v 83, v0x23a3140_0, 37;
    %add 46, 83, 37;
    %jmp/0  T_25.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_25.8;
T_25.7 ;
    %mov 9, 46, 37; Return false value
T_25.8 ;
    %set/v v0x23a30a0_0, 9, 37;
    %load/v 8, v0x23a31f0_0, 1;
    %jmp/0  T_25.9, 8;
    %load/v 9, v0x23a3290_0, 37;
    %load/v 46, v0x23a3000_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_25.11, 8;
T_25.9 ; End of true expr.
    %load/v 46, v0x23a3290_0, 37;
    %load/v 83, v0x23a3000_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_25.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_25.11;
T_25.10 ;
    %mov 9, 46, 37; Return false value
T_25.11 ;
    %set/v v0x23a3290_0, 9, 37;
    %load/v 8, v0x23a31f0_0, 1;
    %jmp/0  T_25.12, 8;
    %load/v 9, v0x23a3370_0, 32;
    %ix/load 0, 6, 0;
    %load/vp0 73, v0x23a2f40_0, 32;
    %ix/get 3, 73, 32;
    %load/av 41, v0x23a4e00, 32;
    %sub 9, 41, 32;
    %jmp/1  T_25.14, 8;
T_25.12 ; End of true expr.
    %load/v 41, v0x23a3370_0, 32;
    %ix/load 0, 6, 0;
    %load/vp0 105, v0x23a2f40_0, 32;
    %ix/get 3, 105, 32;
    %load/av 73, v0x23a4e00, 32;
    %add 41, 73, 32;
    %jmp/0  T_25.13, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_25.14;
T_25.13 ;
    %mov 9, 41, 32; Return false value
T_25.14 ;
    %set/v v0x23a3370_0, 9, 32;
    %load/v 8, v0x23a2f40_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x23a2f40_0, 8, 3;
    %jmp T_25.2;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x23a2ab0;
T_26 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23a55a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_26.0, 8;
    %load/v 8, v0x23a30a0_0, 37;
    %ix/load 3, 3, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 8;
t_104 ;
    %load/v 8, v0x23a3290_0, 37;
    %ix/load 3, 3, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 8;
t_105 ;
    %load/v 8, v0x23a3370_0, 32;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 8;
t_106 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a57c0, 3;
    %ix/load 3, 3, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 8;
t_107 ;
    %jmp T_26.1;
T_26.0 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a59c0, 37;
    %ix/load 3, 3, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 8;
t_108 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5d50, 37;
    %ix/load 3, 3, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 8;
t_109 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5df0, 32;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 8;
t_110 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 0;
t_111 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x23a2150;
T_27 ;
    %wait E_0x23a2360;
    %load/v 8, v0x23a55a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a59c0, 37;
    %set/v v0x23a2740_0, 8, 37;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5d50, 37;
    %set/v v0x23a2930_0, 8, 37;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5df0, 32;
    %set/v v0x23a2a10_0, 8, 32;
    %set/v v0x23a25e0_0, 0, 3;
T_27.2 ;
    %load/v 8, v0x23a25e0_0, 3;
    %mov 11, 0, 1;
   %cmpi/u 8, 3, 4;
    %jmp/0xz T_27.3, 5;
    %load/v 8, v0x23a2740_0, 37;
    %ix/load 0, 9, 0;
    %load/vp0 45, v0x23a25e0_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x23a26a0_0, 8, 37;
    %load/v 8, v0x23a2930_0, 37;
    %ix/load 0, 9, 0;
    %load/vp0 45, v0x23a25e0_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x23a27e0_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_27.4, 4;
    %load/x1p 8, v0x23a2930_0, 1;
    %jmp T_27.5;
T_27.4 ;
    %mov 8, 2, 1;
T_27.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x23a2890_0, 8, 1;
    %load/v 8, v0x23a2890_0, 1;
    %jmp/0  T_27.6, 8;
    %load/v 9, v0x23a2740_0, 37;
    %load/v 46, v0x23a27e0_0, 37;
    %sub 9, 46, 37;
    %jmp/1  T_27.8, 8;
T_27.6 ; End of true expr.
    %load/v 46, v0x23a2740_0, 37;
    %load/v 83, v0x23a27e0_0, 37;
    %add 46, 83, 37;
    %jmp/0  T_27.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_27.8;
T_27.7 ;
    %mov 9, 46, 37; Return false value
T_27.8 ;
    %set/v v0x23a2740_0, 9, 37;
    %load/v 8, v0x23a2890_0, 1;
    %jmp/0  T_27.9, 8;
    %load/v 9, v0x23a2930_0, 37;
    %load/v 46, v0x23a26a0_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_27.11, 8;
T_27.9 ; End of true expr.
    %load/v 46, v0x23a2930_0, 37;
    %load/v 83, v0x23a26a0_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_27.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_27.11;
T_27.10 ;
    %mov 9, 46, 37; Return false value
T_27.11 ;
    %set/v v0x23a2930_0, 9, 37;
    %load/v 8, v0x23a2890_0, 1;
    %jmp/0  T_27.12, 8;
    %load/v 9, v0x23a2a10_0, 32;
    %ix/load 0, 9, 0;
    %load/vp0 73, v0x23a25e0_0, 32;
    %ix/get 3, 73, 32;
    %load/av 41, v0x23a4e00, 32;
    %sub 9, 41, 32;
    %jmp/1  T_27.14, 8;
T_27.12 ; End of true expr.
    %load/v 41, v0x23a2a10_0, 32;
    %ix/load 0, 9, 0;
    %load/vp0 105, v0x23a25e0_0, 32;
    %ix/get 3, 105, 32;
    %load/av 73, v0x23a4e00, 32;
    %add 41, 73, 32;
    %jmp/0  T_27.13, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_27.14;
T_27.13 ;
    %mov 9, 41, 32; Return false value
T_27.14 ;
    %set/v v0x23a2a10_0, 9, 32;
    %load/v 8, v0x23a25e0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x23a25e0_0, 8, 3;
    %jmp T_27.2;
T_27.3 ;
T_27.0 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x23a2150;
T_28 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23a55a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_28.0, 8;
    %load/v 8, v0x23a2740_0, 37;
    %ix/load 3, 4, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 8;
t_112 ;
    %load/v 8, v0x23a2930_0, 37;
    %ix/load 3, 4, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 8;
t_113 ;
    %load/v 8, v0x23a2a10_0, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 8;
t_114 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a57c0, 3;
    %ix/load 3, 4, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 8;
t_115 ;
    %jmp T_28.1;
T_28.0 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a59c0, 37;
    %ix/load 3, 4, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 8;
t_116 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5d50, 37;
    %ix/load 3, 4, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 8;
t_117 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5df0, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 8;
t_118 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 0;
t_119 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x23a17f0;
T_29 ;
    %wait E_0x23a1a00;
    %load/v 8, v0x23a55a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_29.0, 8;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a59c0, 37;
    %set/v v0x23a1de0_0, 8, 37;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5d50, 37;
    %set/v v0x23a1fd0_0, 8, 37;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5df0, 32;
    %set/v v0x23a20b0_0, 8, 32;
    %set/v v0x23a1c80_0, 0, 3;
T_29.2 ;
    %load/v 8, v0x23a1c80_0, 3;
    %mov 11, 0, 1;
   %cmpi/u 8, 3, 4;
    %jmp/0xz T_29.3, 5;
    %load/v 8, v0x23a1de0_0, 37;
    %ix/load 0, 12, 0;
    %load/vp0 45, v0x23a1c80_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x23a1d40_0, 8, 37;
    %load/v 8, v0x23a1fd0_0, 37;
    %ix/load 0, 12, 0;
    %load/vp0 45, v0x23a1c80_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x23a1e80_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.4, 4;
    %load/x1p 8, v0x23a1fd0_0, 1;
    %jmp T_29.5;
T_29.4 ;
    %mov 8, 2, 1;
T_29.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x23a1f30_0, 8, 1;
    %load/v 8, v0x23a1f30_0, 1;
    %jmp/0  T_29.6, 8;
    %load/v 9, v0x23a1de0_0, 37;
    %load/v 46, v0x23a1e80_0, 37;
    %sub 9, 46, 37;
    %jmp/1  T_29.8, 8;
T_29.6 ; End of true expr.
    %load/v 46, v0x23a1de0_0, 37;
    %load/v 83, v0x23a1e80_0, 37;
    %add 46, 83, 37;
    %jmp/0  T_29.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_29.8;
T_29.7 ;
    %mov 9, 46, 37; Return false value
T_29.8 ;
    %set/v v0x23a1de0_0, 9, 37;
    %load/v 8, v0x23a1f30_0, 1;
    %jmp/0  T_29.9, 8;
    %load/v 9, v0x23a1fd0_0, 37;
    %load/v 46, v0x23a1d40_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_29.11, 8;
T_29.9 ; End of true expr.
    %load/v 46, v0x23a1fd0_0, 37;
    %load/v 83, v0x23a1d40_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_29.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_29.11;
T_29.10 ;
    %mov 9, 46, 37; Return false value
T_29.11 ;
    %set/v v0x23a1fd0_0, 9, 37;
    %load/v 8, v0x23a1f30_0, 1;
    %jmp/0  T_29.12, 8;
    %load/v 9, v0x23a20b0_0, 32;
    %ix/load 0, 12, 0;
    %load/vp0 73, v0x23a1c80_0, 32;
    %ix/get 3, 73, 32;
    %load/av 41, v0x23a4e00, 32;
    %sub 9, 41, 32;
    %jmp/1  T_29.14, 8;
T_29.12 ; End of true expr.
    %load/v 41, v0x23a20b0_0, 32;
    %ix/load 0, 12, 0;
    %load/vp0 105, v0x23a1c80_0, 32;
    %ix/get 3, 105, 32;
    %load/av 73, v0x23a4e00, 32;
    %add 41, 73, 32;
    %jmp/0  T_29.13, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_29.14;
T_29.13 ;
    %mov 9, 41, 32; Return false value
T_29.14 ;
    %set/v v0x23a20b0_0, 9, 32;
    %load/v 8, v0x23a1c80_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x23a1c80_0, 8, 3;
    %jmp T_29.2;
T_29.3 ;
T_29.0 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x23a17f0;
T_30 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23a55a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_30.0, 8;
    %load/v 8, v0x23a1de0_0, 37;
    %ix/load 3, 5, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 8;
t_120 ;
    %load/v 8, v0x23a1fd0_0, 37;
    %ix/load 3, 5, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 8;
t_121 ;
    %load/v 8, v0x23a20b0_0, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 8;
t_122 ;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a57c0, 3;
    %ix/load 3, 5, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 8;
t_123 ;
    %jmp T_30.1;
T_30.0 ;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a59c0, 37;
    %ix/load 3, 5, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 8;
t_124 ;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5d50, 37;
    %ix/load 3, 5, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 8;
t_125 ;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5df0, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 8;
t_126 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 0;
t_127 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x23a0e90;
T_31 ;
    %wait E_0x23a10a0;
    %load/v 8, v0x23a55a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_31.0, 8;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a59c0, 37;
    %set/v v0x23a1480_0, 8, 37;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5d50, 37;
    %set/v v0x23a1670_0, 8, 37;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5df0, 32;
    %set/v v0x23a1750_0, 8, 32;
    %set/v v0x23a1320_0, 0, 3;
T_31.2 ;
    %load/v 8, v0x23a1320_0, 3;
    %mov 11, 0, 1;
   %cmpi/u 8, 3, 4;
    %jmp/0xz T_31.3, 5;
    %load/v 8, v0x23a1480_0, 37;
    %ix/load 0, 15, 0;
    %load/vp0 45, v0x23a1320_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x23a13e0_0, 8, 37;
    %load/v 8, v0x23a1670_0, 37;
    %ix/load 0, 15, 0;
    %load/vp0 45, v0x23a1320_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x23a1520_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.4, 4;
    %load/x1p 8, v0x23a1670_0, 1;
    %jmp T_31.5;
T_31.4 ;
    %mov 8, 2, 1;
T_31.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x23a15d0_0, 8, 1;
    %load/v 8, v0x23a15d0_0, 1;
    %jmp/0  T_31.6, 8;
    %load/v 9, v0x23a1480_0, 37;
    %load/v 46, v0x23a1520_0, 37;
    %sub 9, 46, 37;
    %jmp/1  T_31.8, 8;
T_31.6 ; End of true expr.
    %load/v 46, v0x23a1480_0, 37;
    %load/v 83, v0x23a1520_0, 37;
    %add 46, 83, 37;
    %jmp/0  T_31.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_31.8;
T_31.7 ;
    %mov 9, 46, 37; Return false value
T_31.8 ;
    %set/v v0x23a1480_0, 9, 37;
    %load/v 8, v0x23a15d0_0, 1;
    %jmp/0  T_31.9, 8;
    %load/v 9, v0x23a1670_0, 37;
    %load/v 46, v0x23a13e0_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_31.11, 8;
T_31.9 ; End of true expr.
    %load/v 46, v0x23a1670_0, 37;
    %load/v 83, v0x23a13e0_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_31.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_31.11;
T_31.10 ;
    %mov 9, 46, 37; Return false value
T_31.11 ;
    %set/v v0x23a1670_0, 9, 37;
    %load/v 8, v0x23a15d0_0, 1;
    %jmp/0  T_31.12, 8;
    %load/v 9, v0x23a1750_0, 32;
    %ix/load 0, 15, 0;
    %load/vp0 73, v0x23a1320_0, 32;
    %ix/get 3, 73, 32;
    %load/av 41, v0x23a4e00, 32;
    %sub 9, 41, 32;
    %jmp/1  T_31.14, 8;
T_31.12 ; End of true expr.
    %load/v 41, v0x23a1750_0, 32;
    %ix/load 0, 15, 0;
    %load/vp0 105, v0x23a1320_0, 32;
    %ix/get 3, 105, 32;
    %load/av 73, v0x23a4e00, 32;
    %add 41, 73, 32;
    %jmp/0  T_31.13, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_31.14;
T_31.13 ;
    %mov 9, 41, 32; Return false value
T_31.14 ;
    %set/v v0x23a1750_0, 9, 32;
    %load/v 8, v0x23a1320_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x23a1320_0, 8, 3;
    %jmp T_31.2;
T_31.3 ;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x23a0e90;
T_32 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23a55a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_32.0, 8;
    %load/v 8, v0x23a1480_0, 37;
    %ix/load 3, 6, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 8;
t_128 ;
    %load/v 8, v0x23a1670_0, 37;
    %ix/load 3, 6, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 8;
t_129 ;
    %load/v 8, v0x23a1750_0, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 8;
t_130 ;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a57c0, 3;
    %ix/load 3, 6, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 8;
t_131 ;
    %jmp T_32.1;
T_32.0 ;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a59c0, 37;
    %ix/load 3, 6, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 8;
t_132 ;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5d50, 37;
    %ix/load 3, 6, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 8;
t_133 ;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5df0, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 8;
t_134 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 0;
t_135 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x23a0530;
T_33 ;
    %wait E_0x23a0740;
    %load/v 8, v0x23a55a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_33.0, 8;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a59c0, 37;
    %set/v v0x23a0b20_0, 8, 37;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5d50, 37;
    %set/v v0x23a0d10_0, 8, 37;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5df0, 32;
    %set/v v0x23a0df0_0, 8, 32;
    %set/v v0x23a09c0_0, 0, 3;
T_33.2 ;
    %load/v 8, v0x23a09c0_0, 3;
    %mov 11, 0, 1;
   %cmpi/u 8, 3, 4;
    %jmp/0xz T_33.3, 5;
    %load/v 8, v0x23a0b20_0, 37;
    %ix/load 0, 18, 0;
    %load/vp0 45, v0x23a09c0_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x23a0a80_0, 8, 37;
    %load/v 8, v0x23a0d10_0, 37;
    %ix/load 0, 18, 0;
    %load/vp0 45, v0x23a09c0_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x23a0bc0_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_33.4, 4;
    %load/x1p 8, v0x23a0d10_0, 1;
    %jmp T_33.5;
T_33.4 ;
    %mov 8, 2, 1;
T_33.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x23a0c70_0, 8, 1;
    %load/v 8, v0x23a0c70_0, 1;
    %jmp/0  T_33.6, 8;
    %load/v 9, v0x23a0b20_0, 37;
    %load/v 46, v0x23a0bc0_0, 37;
    %sub 9, 46, 37;
    %jmp/1  T_33.8, 8;
T_33.6 ; End of true expr.
    %load/v 46, v0x23a0b20_0, 37;
    %load/v 83, v0x23a0bc0_0, 37;
    %add 46, 83, 37;
    %jmp/0  T_33.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_33.8;
T_33.7 ;
    %mov 9, 46, 37; Return false value
T_33.8 ;
    %set/v v0x23a0b20_0, 9, 37;
    %load/v 8, v0x23a0c70_0, 1;
    %jmp/0  T_33.9, 8;
    %load/v 9, v0x23a0d10_0, 37;
    %load/v 46, v0x23a0a80_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_33.11, 8;
T_33.9 ; End of true expr.
    %load/v 46, v0x23a0d10_0, 37;
    %load/v 83, v0x23a0a80_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_33.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_33.11;
T_33.10 ;
    %mov 9, 46, 37; Return false value
T_33.11 ;
    %set/v v0x23a0d10_0, 9, 37;
    %load/v 8, v0x23a0c70_0, 1;
    %jmp/0  T_33.12, 8;
    %load/v 9, v0x23a0df0_0, 32;
    %ix/load 0, 18, 0;
    %load/vp0 73, v0x23a09c0_0, 32;
    %ix/get 3, 73, 32;
    %load/av 41, v0x23a4e00, 32;
    %sub 9, 41, 32;
    %jmp/1  T_33.14, 8;
T_33.12 ; End of true expr.
    %load/v 41, v0x23a0df0_0, 32;
    %ix/load 0, 18, 0;
    %load/vp0 105, v0x23a09c0_0, 32;
    %ix/get 3, 105, 32;
    %load/av 73, v0x23a4e00, 32;
    %add 41, 73, 32;
    %jmp/0  T_33.13, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_33.14;
T_33.13 ;
    %mov 9, 41, 32; Return false value
T_33.14 ;
    %set/v v0x23a0df0_0, 9, 32;
    %load/v 8, v0x23a09c0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x23a09c0_0, 8, 3;
    %jmp T_33.2;
T_33.3 ;
T_33.0 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x23a0530;
T_34 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23a55a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_34.0, 8;
    %load/v 8, v0x23a0b20_0, 37;
    %ix/load 3, 7, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 8;
t_136 ;
    %load/v 8, v0x23a0d10_0, 37;
    %ix/load 3, 7, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 8;
t_137 ;
    %load/v 8, v0x23a0df0_0, 32;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 8;
t_138 ;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a57c0, 3;
    %ix/load 3, 7, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 8;
t_139 ;
    %jmp T_34.1;
T_34.0 ;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a59c0, 37;
    %ix/load 3, 7, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 8;
t_140 ;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5d50, 37;
    %ix/load 3, 7, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 8;
t_141 ;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5df0, 32;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 8;
t_142 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 0;
t_143 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x239fbd0;
T_35 ;
    %wait E_0x239fde0;
    %load/v 8, v0x23a55a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_35.0, 8;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a59c0, 37;
    %set/v v0x23a01c0_0, 8, 37;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5d50, 37;
    %set/v v0x23a03b0_0, 8, 37;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5df0, 32;
    %set/v v0x23a0490_0, 8, 32;
    %set/v v0x23a0060_0, 0, 3;
T_35.2 ;
    %load/v 8, v0x23a0060_0, 3;
    %mov 11, 0, 1;
   %cmpi/u 8, 3, 4;
    %jmp/0xz T_35.3, 5;
    %load/v 8, v0x23a01c0_0, 37;
    %ix/load 0, 21, 0;
    %load/vp0 45, v0x23a0060_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x23a0120_0, 8, 37;
    %load/v 8, v0x23a03b0_0, 37;
    %ix/load 0, 21, 0;
    %load/vp0 45, v0x23a0060_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x23a0260_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_35.4, 4;
    %load/x1p 8, v0x23a03b0_0, 1;
    %jmp T_35.5;
T_35.4 ;
    %mov 8, 2, 1;
T_35.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x23a0310_0, 8, 1;
    %load/v 8, v0x23a0310_0, 1;
    %jmp/0  T_35.6, 8;
    %load/v 9, v0x23a01c0_0, 37;
    %load/v 46, v0x23a0260_0, 37;
    %sub 9, 46, 37;
    %jmp/1  T_35.8, 8;
T_35.6 ; End of true expr.
    %load/v 46, v0x23a01c0_0, 37;
    %load/v 83, v0x23a0260_0, 37;
    %add 46, 83, 37;
    %jmp/0  T_35.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_35.8;
T_35.7 ;
    %mov 9, 46, 37; Return false value
T_35.8 ;
    %set/v v0x23a01c0_0, 9, 37;
    %load/v 8, v0x23a0310_0, 1;
    %jmp/0  T_35.9, 8;
    %load/v 9, v0x23a03b0_0, 37;
    %load/v 46, v0x23a0120_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_35.11, 8;
T_35.9 ; End of true expr.
    %load/v 46, v0x23a03b0_0, 37;
    %load/v 83, v0x23a0120_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_35.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_35.11;
T_35.10 ;
    %mov 9, 46, 37; Return false value
T_35.11 ;
    %set/v v0x23a03b0_0, 9, 37;
    %load/v 8, v0x23a0310_0, 1;
    %jmp/0  T_35.12, 8;
    %load/v 9, v0x23a0490_0, 32;
    %ix/load 0, 21, 0;
    %load/vp0 73, v0x23a0060_0, 32;
    %ix/get 3, 73, 32;
    %load/av 41, v0x23a4e00, 32;
    %sub 9, 41, 32;
    %jmp/1  T_35.14, 8;
T_35.12 ; End of true expr.
    %load/v 41, v0x23a0490_0, 32;
    %ix/load 0, 21, 0;
    %load/vp0 105, v0x23a0060_0, 32;
    %ix/get 3, 105, 32;
    %load/av 73, v0x23a4e00, 32;
    %add 41, 73, 32;
    %jmp/0  T_35.13, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_35.14;
T_35.13 ;
    %mov 9, 41, 32; Return false value
T_35.14 ;
    %set/v v0x23a0490_0, 9, 32;
    %load/v 8, v0x23a0060_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x23a0060_0, 8, 3;
    %jmp T_35.2;
T_35.3 ;
T_35.0 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x239fbd0;
T_36 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23a55a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_36.0, 8;
    %load/v 8, v0x23a01c0_0, 37;
    %ix/load 3, 8, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 8;
t_144 ;
    %load/v 8, v0x23a03b0_0, 37;
    %ix/load 3, 8, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 8;
t_145 ;
    %load/v 8, v0x23a0490_0, 32;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 8;
t_146 ;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a57c0, 3;
    %ix/load 3, 8, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 8;
t_147 ;
    %jmp T_36.1;
T_36.0 ;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a59c0, 37;
    %ix/load 3, 8, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 8;
t_148 ;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5d50, 37;
    %ix/load 3, 8, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 8;
t_149 ;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5df0, 32;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 8;
t_150 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 0;
t_151 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x239f270;
T_37 ;
    %wait E_0x239f480;
    %load/v 8, v0x23a55a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_37.0, 8;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a59c0, 37;
    %set/v v0x239f860_0, 8, 37;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5d50, 37;
    %set/v v0x239fa50_0, 8, 37;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5df0, 32;
    %set/v v0x239fb30_0, 8, 32;
    %set/v v0x239f700_0, 0, 3;
T_37.2 ;
    %load/v 8, v0x239f700_0, 3;
    %mov 11, 0, 1;
   %cmpi/u 8, 3, 4;
    %jmp/0xz T_37.3, 5;
    %load/v 8, v0x239f860_0, 37;
    %ix/load 0, 24, 0;
    %load/vp0 45, v0x239f700_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x239f7c0_0, 8, 37;
    %load/v 8, v0x239fa50_0, 37;
    %ix/load 0, 24, 0;
    %load/vp0 45, v0x239f700_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x239f900_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_37.4, 4;
    %load/x1p 8, v0x239fa50_0, 1;
    %jmp T_37.5;
T_37.4 ;
    %mov 8, 2, 1;
T_37.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x239f9b0_0, 8, 1;
    %load/v 8, v0x239f9b0_0, 1;
    %jmp/0  T_37.6, 8;
    %load/v 9, v0x239f860_0, 37;
    %load/v 46, v0x239f900_0, 37;
    %sub 9, 46, 37;
    %jmp/1  T_37.8, 8;
T_37.6 ; End of true expr.
    %load/v 46, v0x239f860_0, 37;
    %load/v 83, v0x239f900_0, 37;
    %add 46, 83, 37;
    %jmp/0  T_37.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_37.8;
T_37.7 ;
    %mov 9, 46, 37; Return false value
T_37.8 ;
    %set/v v0x239f860_0, 9, 37;
    %load/v 8, v0x239f9b0_0, 1;
    %jmp/0  T_37.9, 8;
    %load/v 9, v0x239fa50_0, 37;
    %load/v 46, v0x239f7c0_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_37.11, 8;
T_37.9 ; End of true expr.
    %load/v 46, v0x239fa50_0, 37;
    %load/v 83, v0x239f7c0_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_37.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_37.11;
T_37.10 ;
    %mov 9, 46, 37; Return false value
T_37.11 ;
    %set/v v0x239fa50_0, 9, 37;
    %load/v 8, v0x239f9b0_0, 1;
    %jmp/0  T_37.12, 8;
    %load/v 9, v0x239fb30_0, 32;
    %ix/load 0, 24, 0;
    %load/vp0 73, v0x239f700_0, 32;
    %ix/get 3, 73, 32;
    %load/av 41, v0x23a4e00, 32;
    %sub 9, 41, 32;
    %jmp/1  T_37.14, 8;
T_37.12 ; End of true expr.
    %load/v 41, v0x239fb30_0, 32;
    %ix/load 0, 24, 0;
    %load/vp0 105, v0x239f700_0, 32;
    %ix/get 3, 105, 32;
    %load/av 73, v0x23a4e00, 32;
    %add 41, 73, 32;
    %jmp/0  T_37.13, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_37.14;
T_37.13 ;
    %mov 9, 41, 32; Return false value
T_37.14 ;
    %set/v v0x239fb30_0, 9, 32;
    %load/v 8, v0x239f700_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x239f700_0, 8, 3;
    %jmp T_37.2;
T_37.3 ;
T_37.0 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x239f270;
T_38 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23a55a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_38.0, 8;
    %load/v 8, v0x239f860_0, 37;
    %ix/load 3, 9, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 8;
t_152 ;
    %load/v 8, v0x239fa50_0, 37;
    %ix/load 3, 9, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 8;
t_153 ;
    %load/v 8, v0x239fb30_0, 32;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 8;
t_154 ;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a57c0, 3;
    %ix/load 3, 9, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 8;
t_155 ;
    %jmp T_38.1;
T_38.0 ;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a59c0, 37;
    %ix/load 3, 9, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 8;
t_156 ;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5d50, 37;
    %ix/load 3, 9, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 8;
t_157 ;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5df0, 32;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 8;
t_158 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 0;
t_159 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x239e930;
T_39 ;
    %wait E_0x239eb20;
    %load/v 8, v0x23a55a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_39.0, 8;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a59c0, 37;
    %set/v v0x239ef00_0, 8, 37;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5d50, 37;
    %set/v v0x239f0f0_0, 8, 37;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5df0, 32;
    %set/v v0x239f1d0_0, 8, 32;
    %set/v v0x239eda0_0, 0, 3;
T_39.2 ;
    %load/v 8, v0x239eda0_0, 3;
    %mov 11, 0, 1;
   %cmpi/u 8, 3, 4;
    %jmp/0xz T_39.3, 5;
    %load/v 8, v0x239ef00_0, 37;
    %ix/load 0, 27, 0;
    %load/vp0 45, v0x239eda0_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x239ee60_0, 8, 37;
    %load/v 8, v0x239f0f0_0, 37;
    %ix/load 0, 27, 0;
    %load/vp0 45, v0x239eda0_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x239efa0_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_39.4, 4;
    %load/x1p 8, v0x239f0f0_0, 1;
    %jmp T_39.5;
T_39.4 ;
    %mov 8, 2, 1;
T_39.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x239f050_0, 8, 1;
    %load/v 8, v0x239f050_0, 1;
    %jmp/0  T_39.6, 8;
    %load/v 9, v0x239ef00_0, 37;
    %load/v 46, v0x239efa0_0, 37;
    %sub 9, 46, 37;
    %jmp/1  T_39.8, 8;
T_39.6 ; End of true expr.
    %load/v 46, v0x239ef00_0, 37;
    %load/v 83, v0x239efa0_0, 37;
    %add 46, 83, 37;
    %jmp/0  T_39.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_39.8;
T_39.7 ;
    %mov 9, 46, 37; Return false value
T_39.8 ;
    %set/v v0x239ef00_0, 9, 37;
    %load/v 8, v0x239f050_0, 1;
    %jmp/0  T_39.9, 8;
    %load/v 9, v0x239f0f0_0, 37;
    %load/v 46, v0x239ee60_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_39.11, 8;
T_39.9 ; End of true expr.
    %load/v 46, v0x239f0f0_0, 37;
    %load/v 83, v0x239ee60_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_39.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_39.11;
T_39.10 ;
    %mov 9, 46, 37; Return false value
T_39.11 ;
    %set/v v0x239f0f0_0, 9, 37;
    %load/v 8, v0x239f050_0, 1;
    %jmp/0  T_39.12, 8;
    %load/v 9, v0x239f1d0_0, 32;
    %ix/load 0, 27, 0;
    %load/vp0 73, v0x239eda0_0, 32;
    %ix/get 3, 73, 32;
    %load/av 41, v0x23a4e00, 32;
    %sub 9, 41, 32;
    %jmp/1  T_39.14, 8;
T_39.12 ; End of true expr.
    %load/v 41, v0x239f1d0_0, 32;
    %ix/load 0, 27, 0;
    %load/vp0 105, v0x239eda0_0, 32;
    %ix/get 3, 105, 32;
    %load/av 73, v0x23a4e00, 32;
    %add 41, 73, 32;
    %jmp/0  T_39.13, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_39.14;
T_39.13 ;
    %mov 9, 41, 32; Return false value
T_39.14 ;
    %set/v v0x239f1d0_0, 9, 32;
    %load/v 8, v0x239eda0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x239eda0_0, 8, 3;
    %jmp T_39.2;
T_39.3 ;
T_39.0 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x239e930;
T_40 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23a55a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_40.0, 8;
    %load/v 8, v0x239ef00_0, 37;
    %ix/load 3, 10, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 8;
t_160 ;
    %load/v 8, v0x239f0f0_0, 37;
    %ix/load 3, 10, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 8;
t_161 ;
    %load/v 8, v0x239f1d0_0, 32;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 8;
t_162 ;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a57c0, 3;
    %ix/load 3, 10, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 8;
t_163 ;
    %jmp T_40.1;
T_40.0 ;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a59c0, 37;
    %ix/load 3, 10, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 8;
t_164 ;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5d50, 37;
    %ix/load 3, 10, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 8;
t_165 ;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x23a5df0, 32;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 8;
t_166 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 0;
t_167 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x239e250;
T_41 ;
    %wait E_0x239e8e0;
    %load/v 8, v0x23a5480_0, 2;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x23a5480_0, 2;
    %cmpi/u 9, 2, 2;
    %or 8, 4, 1;
    %jmp/0  T_41.0, 8;
    %load/v 9, v0x23a5860_0, 37;
    %jmp/1  T_41.2, 8;
T_41.0 ; End of true expr.
    %load/v 46, v0x23a5860_0, 37;
    %inv 46, 37;
    %addi 46, 1, 37;
    %jmp/0  T_41.1, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_41.2;
T_41.1 ;
    %mov 9, 46, 37; Return false value
T_41.2 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a59c0, 0, 9;
t_168 ;
    %load/v 8, v0x23a5480_0, 2;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x23a5480_0, 2;
    %cmpi/u 9, 2, 2;
    %or 8, 4, 1;
    %jmp/0  T_41.3, 8;
    %load/v 9, v0x23a6050_0, 37;
    %jmp/1  T_41.5, 8;
T_41.3 ; End of true expr.
    %load/v 46, v0x23a6050_0, 37;
    %inv 46, 37;
    %addi 46, 1, 37;
    %jmp/0  T_41.4, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_41.5;
T_41.4 ;
    %mov 9, 46, 37; Return false value
T_41.5 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5d50, 0, 9;
t_169 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a5df0, 0, 0;
t_170 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x239e250;
T_42 ;
    %wait E_0x239e7b0;
    %load/v 8, v0x23a55a0_0, 1;
    %jmp/0xz  T_42.0, 8;
    %ix/load 3, 0, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 0;
t_171 ;
    %jmp T_42.1;
T_42.0 ;
    %load/v 8, v0x23a5670_0, 3;
    %ix/load 3, 0, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23a57c0, 0, 8;
t_172 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x239ba60;
T_43 ;
    %wait E_0x239bbd0;
    %load/v 8, v0x239d0b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_43.0, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d850, 37;
    %set/v v0x239bf20_0, 8, 37;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dae0, 37;
    %set/v v0x239c150_0, 8, 37;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dec0, 37;
    %set/v v0x239c430_0, 8, 37;
    %set/v v0x239bde0_0, 0, 3;
T_43.2 ;
    %load/v 8, v0x239bde0_0, 3;
    %mov 11, 0, 2;
   %cmpi/u 8, 4, 5;
    %jmp/0xz T_43.3, 5;
    %load/v 8, v0x239bf20_0, 37;
    %ix/load 0, 0, 0;
    %load/vp0 45, v0x239bde0_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x239be80_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_43.4, 4;
    %load/x1p 8, v0x239c150_0, 1;
    %jmp T_43.5;
T_43.4 ;
    %mov 8, 2, 1;
T_43.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x239bd20_0, 8, 1;
    %load/v 8, v0x239d160_0, 37;
    %ix/load 0, 0, 0;
    %load/vp0 45, v0x239bde0_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/i0  8, 37;
    %set/v v0x239c330_0, 8, 37;
    %load/v 8, v0x239bd20_0, 1;
    %jmp/0  T_43.6, 8;
    %load/v 9, v0x239c150_0, 37;
    %load/v 46, v0x239be80_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_43.8, 8;
T_43.6 ; End of true expr.
    %load/v 46, v0x239c150_0, 37;
    %load/v 83, v0x239be80_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_43.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_43.8;
T_43.7 ;
    %mov 9, 46, 37; Return false value
T_43.8 ;
    %set/v v0x239c150_0, 9, 37;
    %load/v 8, v0x239bd20_0, 1;
    %jmp/0  T_43.9, 8;
    %load/v 9, v0x239c430_0, 37;
    %load/v 46, v0x239d160_0, 37;
    %ix/load 0, 0, 0;
    %load/vp0 83, v0x239bde0_0, 32;
    %ix/get 0, 83, 32;
    %shiftr/i0  46, 37;
    %sub 9, 46, 37;
    %jmp/1  T_43.11, 8;
T_43.9 ; End of true expr.
    %load/v 46, v0x239c430_0, 37;
    %load/v 83, v0x239d160_0, 37;
    %ix/load 0, 0, 0;
    %load/vp0 120, v0x239bde0_0, 32;
    %ix/get 0, 120, 32;
    %shiftr/i0  83, 37;
    %add 46, 83, 37;
    %jmp/0  T_43.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_43.11;
T_43.10 ;
    %mov 9, 46, 37; Return false value
T_43.11 ;
    %set/v v0x239c430_0, 9, 37;
    %load/v 8, v0x239bde0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x239bde0_0, 8, 3;
    %jmp T_43.2;
T_43.3 ;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x239ba60;
T_44 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x239d0b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_44.0, 8;
    %load/v 8, v0x239bf20_0, 37;
    %ix/load 3, 1, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d850, 0, 8;
t_173 ;
    %load/v 8, v0x239c150_0, 37;
    %ix/load 3, 1, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dae0, 0, 8;
t_174 ;
    %load/v 8, v0x239c430_0, 37;
    %ix/load 3, 1, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dec0, 0, 8;
t_175 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d640, 1;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d640, 0, 8;
t_176 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d2b0, 1;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d2b0, 0, 8;
t_177 ;
    %jmp T_44.1;
T_44.0 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d850, 37;
    %ix/load 3, 1, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d850, 0, 8;
t_178 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dae0, 37;
    %ix/load 3, 1, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dae0, 0, 8;
t_179 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dec0, 37;
    %ix/load 3, 1, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dec0, 0, 8;
t_180 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d640, 0, 0;
t_181 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d2b0, 0, 0;
t_182 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x239aee0;
T_45 ;
    %wait E_0x239b050;
    %load/v 8, v0x239d0b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_45.0, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d850, 37;
    %set/v v0x239b3a0_0, 8, 37;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dae0, 37;
    %set/v v0x239b5d0_0, 8, 37;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dec0, 37;
    %set/v v0x239b8b0_0, 8, 37;
    %set/v v0x239b260_0, 0, 3;
T_45.2 ;
    %load/v 8, v0x239b260_0, 3;
    %mov 11, 0, 2;
   %cmpi/u 8, 4, 5;
    %jmp/0xz T_45.3, 5;
    %load/v 8, v0x239b3a0_0, 37;
    %ix/load 0, 4, 0;
    %load/vp0 45, v0x239b260_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x239b300_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_45.4, 4;
    %load/x1p 8, v0x239b5d0_0, 1;
    %jmp T_45.5;
T_45.4 ;
    %mov 8, 2, 1;
T_45.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x239b1a0_0, 8, 1;
    %load/v 8, v0x239d160_0, 37;
    %ix/load 0, 4, 0;
    %load/vp0 45, v0x239b260_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/i0  8, 37;
    %set/v v0x239b7b0_0, 8, 37;
    %load/v 8, v0x239b1a0_0, 1;
    %jmp/0  T_45.6, 8;
    %load/v 9, v0x239b5d0_0, 37;
    %load/v 46, v0x239b300_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_45.8, 8;
T_45.6 ; End of true expr.
    %load/v 46, v0x239b5d0_0, 37;
    %load/v 83, v0x239b300_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_45.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_45.8;
T_45.7 ;
    %mov 9, 46, 37; Return false value
T_45.8 ;
    %set/v v0x239b5d0_0, 9, 37;
    %load/v 8, v0x239b1a0_0, 1;
    %jmp/0  T_45.9, 8;
    %load/v 9, v0x239b8b0_0, 37;
    %load/v 46, v0x239d160_0, 37;
    %ix/load 0, 4, 0;
    %load/vp0 83, v0x239b260_0, 32;
    %ix/get 0, 83, 32;
    %shiftr/i0  46, 37;
    %sub 9, 46, 37;
    %jmp/1  T_45.11, 8;
T_45.9 ; End of true expr.
    %load/v 46, v0x239b8b0_0, 37;
    %load/v 83, v0x239d160_0, 37;
    %ix/load 0, 4, 0;
    %load/vp0 120, v0x239b260_0, 32;
    %ix/get 0, 120, 32;
    %shiftr/i0  83, 37;
    %add 46, 83, 37;
    %jmp/0  T_45.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_45.11;
T_45.10 ;
    %mov 9, 46, 37; Return false value
T_45.11 ;
    %set/v v0x239b8b0_0, 9, 37;
    %load/v 8, v0x239b260_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x239b260_0, 8, 3;
    %jmp T_45.2;
T_45.3 ;
T_45.0 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x239aee0;
T_46 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x239d0b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_46.0, 8;
    %load/v 8, v0x239b3a0_0, 37;
    %ix/load 3, 2, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d850, 0, 8;
t_183 ;
    %load/v 8, v0x239b5d0_0, 37;
    %ix/load 3, 2, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dae0, 0, 8;
t_184 ;
    %load/v 8, v0x239b8b0_0, 37;
    %ix/load 3, 2, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dec0, 0, 8;
t_185 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d640, 1;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d640, 0, 8;
t_186 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d2b0, 1;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d2b0, 0, 8;
t_187 ;
    %jmp T_46.1;
T_46.0 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d850, 37;
    %ix/load 3, 2, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d850, 0, 8;
t_188 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dae0, 37;
    %ix/load 3, 2, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dae0, 0, 8;
t_189 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dec0, 37;
    %ix/load 3, 2, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dec0, 0, 8;
t_190 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d640, 0, 0;
t_191 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d2b0, 0, 0;
t_192 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x239a360;
T_47 ;
    %wait E_0x239a4d0;
    %load/v 8, v0x239d0b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_47.0, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d850, 37;
    %set/v v0x239a820_0, 8, 37;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dae0, 37;
    %set/v v0x239aa50_0, 8, 37;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dec0, 37;
    %set/v v0x239ad30_0, 8, 37;
    %set/v v0x239a6e0_0, 0, 3;
T_47.2 ;
    %load/v 8, v0x239a6e0_0, 3;
    %mov 11, 0, 2;
   %cmpi/u 8, 4, 5;
    %jmp/0xz T_47.3, 5;
    %load/v 8, v0x239a820_0, 37;
    %ix/load 0, 8, 0;
    %load/vp0 45, v0x239a6e0_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x239a780_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_47.4, 4;
    %load/x1p 8, v0x239aa50_0, 1;
    %jmp T_47.5;
T_47.4 ;
    %mov 8, 2, 1;
T_47.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x239a620_0, 8, 1;
    %load/v 8, v0x239d160_0, 37;
    %ix/load 0, 8, 0;
    %load/vp0 45, v0x239a6e0_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/i0  8, 37;
    %set/v v0x239ac30_0, 8, 37;
    %load/v 8, v0x239a620_0, 1;
    %jmp/0  T_47.6, 8;
    %load/v 9, v0x239aa50_0, 37;
    %load/v 46, v0x239a780_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_47.8, 8;
T_47.6 ; End of true expr.
    %load/v 46, v0x239aa50_0, 37;
    %load/v 83, v0x239a780_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_47.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_47.8;
T_47.7 ;
    %mov 9, 46, 37; Return false value
T_47.8 ;
    %set/v v0x239aa50_0, 9, 37;
    %load/v 8, v0x239a620_0, 1;
    %jmp/0  T_47.9, 8;
    %load/v 9, v0x239ad30_0, 37;
    %load/v 46, v0x239d160_0, 37;
    %ix/load 0, 8, 0;
    %load/vp0 83, v0x239a6e0_0, 32;
    %ix/get 0, 83, 32;
    %shiftr/i0  46, 37;
    %sub 9, 46, 37;
    %jmp/1  T_47.11, 8;
T_47.9 ; End of true expr.
    %load/v 46, v0x239ad30_0, 37;
    %load/v 83, v0x239d160_0, 37;
    %ix/load 0, 8, 0;
    %load/vp0 120, v0x239a6e0_0, 32;
    %ix/get 0, 120, 32;
    %shiftr/i0  83, 37;
    %add 46, 83, 37;
    %jmp/0  T_47.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_47.11;
T_47.10 ;
    %mov 9, 46, 37; Return false value
T_47.11 ;
    %set/v v0x239ad30_0, 9, 37;
    %load/v 8, v0x239a6e0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x239a6e0_0, 8, 3;
    %jmp T_47.2;
T_47.3 ;
T_47.0 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x239a360;
T_48 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x239d0b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_48.0, 8;
    %load/v 8, v0x239a820_0, 37;
    %ix/load 3, 3, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d850, 0, 8;
t_193 ;
    %load/v 8, v0x239aa50_0, 37;
    %ix/load 3, 3, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dae0, 0, 8;
t_194 ;
    %load/v 8, v0x239ad30_0, 37;
    %ix/load 3, 3, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dec0, 0, 8;
t_195 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d640, 1;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d640, 0, 8;
t_196 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d2b0, 1;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d2b0, 0, 8;
t_197 ;
    %jmp T_48.1;
T_48.0 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d850, 37;
    %ix/load 3, 3, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d850, 0, 8;
t_198 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dae0, 37;
    %ix/load 3, 3, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dae0, 0, 8;
t_199 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dec0, 37;
    %ix/load 3, 3, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dec0, 0, 8;
t_200 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d640, 0, 0;
t_201 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d2b0, 0, 0;
t_202 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x23997e0;
T_49 ;
    %wait E_0x2399950;
    %load/v 8, v0x239d0b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_49.0, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d850, 37;
    %set/v v0x2399ca0_0, 8, 37;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dae0, 37;
    %set/v v0x2399ed0_0, 8, 37;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dec0, 37;
    %set/v v0x239a1b0_0, 8, 37;
    %set/v v0x2399b60_0, 0, 3;
T_49.2 ;
    %load/v 8, v0x2399b60_0, 3;
    %mov 11, 0, 2;
   %cmpi/u 8, 4, 5;
    %jmp/0xz T_49.3, 5;
    %load/v 8, v0x2399ca0_0, 37;
    %ix/load 0, 12, 0;
    %load/vp0 45, v0x2399b60_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x2399c00_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_49.4, 4;
    %load/x1p 8, v0x2399ed0_0, 1;
    %jmp T_49.5;
T_49.4 ;
    %mov 8, 2, 1;
T_49.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x2399aa0_0, 8, 1;
    %load/v 8, v0x239d160_0, 37;
    %ix/load 0, 12, 0;
    %load/vp0 45, v0x2399b60_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/i0  8, 37;
    %set/v v0x239a0b0_0, 8, 37;
    %load/v 8, v0x2399aa0_0, 1;
    %jmp/0  T_49.6, 8;
    %load/v 9, v0x2399ed0_0, 37;
    %load/v 46, v0x2399c00_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_49.8, 8;
T_49.6 ; End of true expr.
    %load/v 46, v0x2399ed0_0, 37;
    %load/v 83, v0x2399c00_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_49.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_49.8;
T_49.7 ;
    %mov 9, 46, 37; Return false value
T_49.8 ;
    %set/v v0x2399ed0_0, 9, 37;
    %load/v 8, v0x2399aa0_0, 1;
    %jmp/0  T_49.9, 8;
    %load/v 9, v0x239a1b0_0, 37;
    %load/v 46, v0x239d160_0, 37;
    %ix/load 0, 12, 0;
    %load/vp0 83, v0x2399b60_0, 32;
    %ix/get 0, 83, 32;
    %shiftr/i0  46, 37;
    %sub 9, 46, 37;
    %jmp/1  T_49.11, 8;
T_49.9 ; End of true expr.
    %load/v 46, v0x239a1b0_0, 37;
    %load/v 83, v0x239d160_0, 37;
    %ix/load 0, 12, 0;
    %load/vp0 120, v0x2399b60_0, 32;
    %ix/get 0, 120, 32;
    %shiftr/i0  83, 37;
    %add 46, 83, 37;
    %jmp/0  T_49.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_49.11;
T_49.10 ;
    %mov 9, 46, 37; Return false value
T_49.11 ;
    %set/v v0x239a1b0_0, 9, 37;
    %load/v 8, v0x2399b60_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x2399b60_0, 8, 3;
    %jmp T_49.2;
T_49.3 ;
T_49.0 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x23997e0;
T_50 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x239d0b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_50.0, 8;
    %load/v 8, v0x2399ca0_0, 37;
    %ix/load 3, 4, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d850, 0, 8;
t_203 ;
    %load/v 8, v0x2399ed0_0, 37;
    %ix/load 3, 4, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dae0, 0, 8;
t_204 ;
    %load/v 8, v0x239a1b0_0, 37;
    %ix/load 3, 4, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dec0, 0, 8;
t_205 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d640, 1;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d640, 0, 8;
t_206 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d2b0, 1;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d2b0, 0, 8;
t_207 ;
    %jmp T_50.1;
T_50.0 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d850, 37;
    %ix/load 3, 4, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d850, 0, 8;
t_208 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dae0, 37;
    %ix/load 3, 4, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dae0, 0, 8;
t_209 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dec0, 37;
    %ix/load 3, 4, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dec0, 0, 8;
t_210 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d640, 0, 0;
t_211 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d2b0, 0, 0;
t_212 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x2398c60;
T_51 ;
    %wait E_0x2398dd0;
    %load/v 8, v0x239d0b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_51.0, 8;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d850, 37;
    %set/v v0x2399120_0, 8, 37;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dae0, 37;
    %set/v v0x2399350_0, 8, 37;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dec0, 37;
    %set/v v0x2399630_0, 8, 37;
    %set/v v0x2398fe0_0, 0, 3;
T_51.2 ;
    %load/v 8, v0x2398fe0_0, 3;
    %mov 11, 0, 2;
   %cmpi/u 8, 4, 5;
    %jmp/0xz T_51.3, 5;
    %load/v 8, v0x2399120_0, 37;
    %ix/load 0, 16, 0;
    %load/vp0 45, v0x2398fe0_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x2399080_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_51.4, 4;
    %load/x1p 8, v0x2399350_0, 1;
    %jmp T_51.5;
T_51.4 ;
    %mov 8, 2, 1;
T_51.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x2398f20_0, 8, 1;
    %load/v 8, v0x239d160_0, 37;
    %ix/load 0, 16, 0;
    %load/vp0 45, v0x2398fe0_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/i0  8, 37;
    %set/v v0x2399530_0, 8, 37;
    %load/v 8, v0x2398f20_0, 1;
    %jmp/0  T_51.6, 8;
    %load/v 9, v0x2399350_0, 37;
    %load/v 46, v0x2399080_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_51.8, 8;
T_51.6 ; End of true expr.
    %load/v 46, v0x2399350_0, 37;
    %load/v 83, v0x2399080_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_51.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_51.8;
T_51.7 ;
    %mov 9, 46, 37; Return false value
T_51.8 ;
    %set/v v0x2399350_0, 9, 37;
    %load/v 8, v0x2398f20_0, 1;
    %jmp/0  T_51.9, 8;
    %load/v 9, v0x2399630_0, 37;
    %load/v 46, v0x239d160_0, 37;
    %ix/load 0, 16, 0;
    %load/vp0 83, v0x2398fe0_0, 32;
    %ix/get 0, 83, 32;
    %shiftr/i0  46, 37;
    %sub 9, 46, 37;
    %jmp/1  T_51.11, 8;
T_51.9 ; End of true expr.
    %load/v 46, v0x2399630_0, 37;
    %load/v 83, v0x239d160_0, 37;
    %ix/load 0, 16, 0;
    %load/vp0 120, v0x2398fe0_0, 32;
    %ix/get 0, 120, 32;
    %shiftr/i0  83, 37;
    %add 46, 83, 37;
    %jmp/0  T_51.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_51.11;
T_51.10 ;
    %mov 9, 46, 37; Return false value
T_51.11 ;
    %set/v v0x2399630_0, 9, 37;
    %load/v 8, v0x2398fe0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x2398fe0_0, 8, 3;
    %jmp T_51.2;
T_51.3 ;
T_51.0 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x2398c60;
T_52 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x239d0b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_52.0, 8;
    %load/v 8, v0x2399120_0, 37;
    %ix/load 3, 5, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d850, 0, 8;
t_213 ;
    %load/v 8, v0x2399350_0, 37;
    %ix/load 3, 5, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dae0, 0, 8;
t_214 ;
    %load/v 8, v0x2399630_0, 37;
    %ix/load 3, 5, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dec0, 0, 8;
t_215 ;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d640, 1;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d640, 0, 8;
t_216 ;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d2b0, 1;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d2b0, 0, 8;
t_217 ;
    %jmp T_52.1;
T_52.0 ;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d850, 37;
    %ix/load 3, 5, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d850, 0, 8;
t_218 ;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dae0, 37;
    %ix/load 3, 5, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dae0, 0, 8;
t_219 ;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dec0, 37;
    %ix/load 3, 5, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dec0, 0, 8;
t_220 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d640, 0, 0;
t_221 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d2b0, 0, 0;
t_222 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x23980e0;
T_53 ;
    %wait E_0x2398250;
    %load/v 8, v0x239d0b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_53.0, 8;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d850, 37;
    %set/v v0x23985a0_0, 8, 37;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dae0, 37;
    %set/v v0x23987d0_0, 8, 37;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dec0, 37;
    %set/v v0x2398ab0_0, 8, 37;
    %set/v v0x2398460_0, 0, 3;
T_53.2 ;
    %load/v 8, v0x2398460_0, 3;
    %mov 11, 0, 2;
   %cmpi/u 8, 4, 5;
    %jmp/0xz T_53.3, 5;
    %load/v 8, v0x23985a0_0, 37;
    %ix/load 0, 20, 0;
    %load/vp0 45, v0x2398460_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x2398500_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_53.4, 4;
    %load/x1p 8, v0x23987d0_0, 1;
    %jmp T_53.5;
T_53.4 ;
    %mov 8, 2, 1;
T_53.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x23983a0_0, 8, 1;
    %load/v 8, v0x239d160_0, 37;
    %ix/load 0, 20, 0;
    %load/vp0 45, v0x2398460_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/i0  8, 37;
    %set/v v0x23989b0_0, 8, 37;
    %load/v 8, v0x23983a0_0, 1;
    %jmp/0  T_53.6, 8;
    %load/v 9, v0x23987d0_0, 37;
    %load/v 46, v0x2398500_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_53.8, 8;
T_53.6 ; End of true expr.
    %load/v 46, v0x23987d0_0, 37;
    %load/v 83, v0x2398500_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_53.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_53.8;
T_53.7 ;
    %mov 9, 46, 37; Return false value
T_53.8 ;
    %set/v v0x23987d0_0, 9, 37;
    %load/v 8, v0x23983a0_0, 1;
    %jmp/0  T_53.9, 8;
    %load/v 9, v0x2398ab0_0, 37;
    %load/v 46, v0x239d160_0, 37;
    %ix/load 0, 20, 0;
    %load/vp0 83, v0x2398460_0, 32;
    %ix/get 0, 83, 32;
    %shiftr/i0  46, 37;
    %sub 9, 46, 37;
    %jmp/1  T_53.11, 8;
T_53.9 ; End of true expr.
    %load/v 46, v0x2398ab0_0, 37;
    %load/v 83, v0x239d160_0, 37;
    %ix/load 0, 20, 0;
    %load/vp0 120, v0x2398460_0, 32;
    %ix/get 0, 120, 32;
    %shiftr/i0  83, 37;
    %add 46, 83, 37;
    %jmp/0  T_53.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_53.11;
T_53.10 ;
    %mov 9, 46, 37; Return false value
T_53.11 ;
    %set/v v0x2398ab0_0, 9, 37;
    %load/v 8, v0x2398460_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x2398460_0, 8, 3;
    %jmp T_53.2;
T_53.3 ;
T_53.0 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x23980e0;
T_54 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x239d0b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_54.0, 8;
    %load/v 8, v0x23985a0_0, 37;
    %ix/load 3, 6, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d850, 0, 8;
t_223 ;
    %load/v 8, v0x23987d0_0, 37;
    %ix/load 3, 6, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dae0, 0, 8;
t_224 ;
    %load/v 8, v0x2398ab0_0, 37;
    %ix/load 3, 6, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dec0, 0, 8;
t_225 ;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d640, 1;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d640, 0, 8;
t_226 ;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d2b0, 1;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d2b0, 0, 8;
t_227 ;
    %jmp T_54.1;
T_54.0 ;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d850, 37;
    %ix/load 3, 6, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d850, 0, 8;
t_228 ;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dae0, 37;
    %ix/load 3, 6, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dae0, 0, 8;
t_229 ;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dec0, 37;
    %ix/load 3, 6, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dec0, 0, 8;
t_230 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d640, 0, 0;
t_231 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d2b0, 0, 0;
t_232 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x2397550;
T_55 ;
    %wait E_0x2397680;
    %load/v 8, v0x239d0b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_55.0, 8;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d850, 37;
    %set/v v0x23979d0_0, 8, 37;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dae0, 37;
    %set/v v0x2397c00_0, 8, 37;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dec0, 37;
    %set/v v0x2397f30_0, 8, 37;
    %set/v v0x2397890_0, 0, 3;
T_55.2 ;
    %load/v 8, v0x2397890_0, 3;
    %mov 11, 0, 2;
   %cmpi/u 8, 4, 5;
    %jmp/0xz T_55.3, 5;
    %load/v 8, v0x23979d0_0, 37;
    %ix/load 0, 24, 0;
    %load/vp0 45, v0x2397890_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x2397930_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_55.4, 4;
    %load/x1p 8, v0x2397c00_0, 1;
    %jmp T_55.5;
T_55.4 ;
    %mov 8, 2, 1;
T_55.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x23977d0_0, 8, 1;
    %load/v 8, v0x239d160_0, 37;
    %ix/load 0, 24, 0;
    %load/vp0 45, v0x2397890_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/i0  8, 37;
    %set/v v0x2397e30_0, 8, 37;
    %load/v 8, v0x23977d0_0, 1;
    %jmp/0  T_55.6, 8;
    %load/v 9, v0x2397c00_0, 37;
    %load/v 46, v0x2397930_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_55.8, 8;
T_55.6 ; End of true expr.
    %load/v 46, v0x2397c00_0, 37;
    %load/v 83, v0x2397930_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_55.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_55.8;
T_55.7 ;
    %mov 9, 46, 37; Return false value
T_55.8 ;
    %set/v v0x2397c00_0, 9, 37;
    %load/v 8, v0x23977d0_0, 1;
    %jmp/0  T_55.9, 8;
    %load/v 9, v0x2397f30_0, 37;
    %load/v 46, v0x239d160_0, 37;
    %ix/load 0, 24, 0;
    %load/vp0 83, v0x2397890_0, 32;
    %ix/get 0, 83, 32;
    %shiftr/i0  46, 37;
    %sub 9, 46, 37;
    %jmp/1  T_55.11, 8;
T_55.9 ; End of true expr.
    %load/v 46, v0x2397f30_0, 37;
    %load/v 83, v0x239d160_0, 37;
    %ix/load 0, 24, 0;
    %load/vp0 120, v0x2397890_0, 32;
    %ix/get 0, 120, 32;
    %shiftr/i0  83, 37;
    %add 46, 83, 37;
    %jmp/0  T_55.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_55.11;
T_55.10 ;
    %mov 9, 46, 37; Return false value
T_55.11 ;
    %set/v v0x2397f30_0, 9, 37;
    %load/v 8, v0x2397890_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x2397890_0, 8, 3;
    %jmp T_55.2;
T_55.3 ;
T_55.0 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x2397550;
T_56 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x239d0b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_56.0, 8;
    %load/v 8, v0x23979d0_0, 37;
    %ix/load 3, 7, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d850, 0, 8;
t_233 ;
    %load/v 8, v0x2397c00_0, 37;
    %ix/load 3, 7, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dae0, 0, 8;
t_234 ;
    %load/v 8, v0x2397f30_0, 37;
    %ix/load 3, 7, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dec0, 0, 8;
t_235 ;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d640, 1;
    %ix/load 3, 7, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d640, 0, 8;
t_236 ;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d2b0, 1;
    %ix/load 3, 7, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d2b0, 0, 8;
t_237 ;
    %jmp T_56.1;
T_56.0 ;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d850, 37;
    %ix/load 3, 7, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d850, 0, 8;
t_238 ;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dae0, 37;
    %ix/load 3, 7, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dae0, 0, 8;
t_239 ;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dec0, 37;
    %ix/load 3, 7, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dec0, 0, 8;
t_240 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d640, 0, 0;
t_241 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d2b0, 0, 0;
t_242 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x23968a0;
T_57 ;
    %wait E_0x2396af0;
    %load/v 8, v0x239d0b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_57.0, 8;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d850, 37;
    %set/v v0x2396e40_0, 8, 37;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dae0, 37;
    %set/v v0x2397070_0, 8, 37;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dec0, 37;
    %set/v v0x23973a0_0, 8, 37;
    %set/v v0x2396d00_0, 0, 3;
T_57.2 ;
    %load/v 8, v0x2396d00_0, 3;
    %mov 11, 0, 2;
   %cmpi/u 8, 4, 5;
    %jmp/0xz T_57.3, 5;
    %load/v 8, v0x2396e40_0, 37;
    %ix/load 0, 28, 0;
    %load/vp0 45, v0x2396d00_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x2396da0_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_57.4, 4;
    %load/x1p 8, v0x2397070_0, 1;
    %jmp T_57.5;
T_57.4 ;
    %mov 8, 2, 1;
T_57.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x2396c40_0, 8, 1;
    %load/v 8, v0x239d160_0, 37;
    %ix/load 0, 28, 0;
    %load/vp0 45, v0x2396d00_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/i0  8, 37;
    %set/v v0x23972a0_0, 8, 37;
    %load/v 8, v0x2396c40_0, 1;
    %jmp/0  T_57.6, 8;
    %load/v 9, v0x2397070_0, 37;
    %load/v 46, v0x2396da0_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_57.8, 8;
T_57.6 ; End of true expr.
    %load/v 46, v0x2397070_0, 37;
    %load/v 83, v0x2396da0_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_57.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_57.8;
T_57.7 ;
    %mov 9, 46, 37; Return false value
T_57.8 ;
    %set/v v0x2397070_0, 9, 37;
    %load/v 8, v0x2396c40_0, 1;
    %jmp/0  T_57.9, 8;
    %load/v 9, v0x23973a0_0, 37;
    %load/v 46, v0x239d160_0, 37;
    %ix/load 0, 28, 0;
    %load/vp0 83, v0x2396d00_0, 32;
    %ix/get 0, 83, 32;
    %shiftr/i0  46, 37;
    %sub 9, 46, 37;
    %jmp/1  T_57.11, 8;
T_57.9 ; End of true expr.
    %load/v 46, v0x23973a0_0, 37;
    %load/v 83, v0x239d160_0, 37;
    %ix/load 0, 28, 0;
    %load/vp0 120, v0x2396d00_0, 32;
    %ix/get 0, 120, 32;
    %shiftr/i0  83, 37;
    %add 46, 83, 37;
    %jmp/0  T_57.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_57.11;
T_57.10 ;
    %mov 9, 46, 37; Return false value
T_57.11 ;
    %set/v v0x23973a0_0, 9, 37;
    %load/v 8, v0x2396d00_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x2396d00_0, 8, 3;
    %jmp T_57.2;
T_57.3 ;
T_57.0 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x23968a0;
T_58 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x239d0b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_58.0, 8;
    %load/v 8, v0x2396e40_0, 37;
    %ix/load 3, 8, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d850, 0, 8;
t_243 ;
    %load/v 8, v0x2397070_0, 37;
    %ix/load 3, 8, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dae0, 0, 8;
t_244 ;
    %load/v 8, v0x23973a0_0, 37;
    %ix/load 3, 8, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dec0, 0, 8;
t_245 ;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d640, 1;
    %ix/load 3, 8, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d640, 0, 8;
t_246 ;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d2b0, 1;
    %ix/load 3, 8, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d2b0, 0, 8;
t_247 ;
    %jmp T_58.1;
T_58.0 ;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239d850, 37;
    %ix/load 3, 8, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d850, 0, 8;
t_248 ;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dae0, 37;
    %ix/load 3, 8, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dae0, 0, 8;
t_249 ;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x239dec0, 37;
    %ix/load 3, 8, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dec0, 0, 8;
t_250 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d640, 0, 0;
t_251 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d2b0, 0, 0;
t_252 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x23963e0;
T_59 ;
    %wait E_0x2395a90;
    %load/v 8, v0x239d0b0_0, 1;
    %jmp/0xz  T_59.0, 8;
    %ix/load 3, 0, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d850, 0, 0;
t_253 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dae0, 0, 0;
t_254 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dec0, 0, 0;
t_255 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d640, 0, 0;
t_256 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d2b0, 0, 0;
t_257 ;
    %jmp T_59.1;
T_59.0 ;
    %load/v 8, v0x239dba0_0, 37;
    %ix/load 3, 0, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d850, 0, 8;
t_258 ;
    %load/v 8, v0x239dfc0_0, 37;
    %ix/load 3, 0, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dae0, 0, 8;
t_259 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239dec0, 0, 0;
t_260 ;
    %load/v 8, v0x239d4e0_0, 1;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d640, 0, 8;
t_261 ;
    %load/v 8, v0x239d440_0, 1;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x239d2b0, 0, 8;
t_262 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x23949b0;
T_60 ;
    %wait E_0x2394bc0;
    %load/v 8, v0x23955e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_60.0, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395a10, 37;
    %set/v v0x2394f10_0, 8, 37;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395e30, 37;
    %set/v v0x2394fc0_0, 8, 37;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2396020, 37;
    %set/v v0x2395060_0, 8, 37;
    %set/v v0x2394dd0_0, 0, 3;
T_60.2 ;
    %load/v 8, v0x2394dd0_0, 3;
    %mov 11, 0, 2;
   %cmpi/u 8, 4, 5;
    %jmp/0xz T_60.3, 5;
    %load/v 8, v0x2394f10_0, 37;
    %ix/load 0, 0, 0;
    %load/vp0 45, v0x2394dd0_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x2394e70_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_60.4, 4;
    %load/x1p 8, v0x2395060_0, 1;
    %jmp T_60.5;
T_60.4 ;
    %mov 8, 2, 1;
T_60.5 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %set/v v0x2394d10_0, 8, 1;
    %load/v 8, v0x2394d10_0, 1;
    %jmp/0  T_60.6, 8;
    %load/v 9, v0x2394fc0_0, 37;
    %load/v 46, v0x2394e70_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_60.8, 8;
T_60.6 ; End of true expr.
    %load/v 46, v0x2394fc0_0, 37;
    %load/v 83, v0x2394e70_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_60.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_60.8;
T_60.7 ;
    %mov 9, 46, 37; Return false value
T_60.8 ;
    %set/v v0x2394fc0_0, 9, 37;
    %load/v 8, v0x2394d10_0, 1;
    %jmp/0  T_60.9, 8;
    %load/v 9, v0x2395060_0, 37;
    %load/v 46, v0x2395540_0, 37;
    %ix/load 0, 0, 0;
    %load/vp0 83, v0x2394dd0_0, 32;
    %ix/get 0, 83, 32;
    %shiftr/i0  46, 37;
    %sub 9, 46, 37;
    %jmp/1  T_60.11, 8;
T_60.9 ; End of true expr.
    %load/v 46, v0x2395060_0, 37;
    %load/v 83, v0x2395540_0, 37;
    %ix/load 0, 0, 0;
    %load/vp0 120, v0x2394dd0_0, 32;
    %ix/get 0, 120, 32;
    %shiftr/i0  83, 37;
    %add 46, 83, 37;
    %jmp/0  T_60.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_60.11;
T_60.10 ;
    %mov 9, 46, 37; Return false value
T_60.11 ;
    %set/v v0x2395060_0, 9, 37;
    %load/v 8, v0x2394dd0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x2394dd0_0, 8, 3;
    %jmp T_60.2;
T_60.3 ;
T_60.0 ;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x23949b0;
T_61 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23955e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_61.0, 8;
    %load/v 8, v0x2394f10_0, 37;
    %ix/load 3, 1, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395a10, 0, 8;
t_263 ;
    %load/v 8, v0x2394fc0_0, 37;
    %ix/load 3, 1, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395e30, 0, 8;
t_264 ;
    %load/v 8, v0x2395060_0, 37;
    %ix/load 3, 1, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2396020, 0, 8;
t_265 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395870, 3;
    %ix/load 3, 1, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395870, 0, 8;
t_266 ;
    %jmp T_61.1;
T_61.0 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395a10, 37;
    %ix/load 3, 1, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395a10, 0, 8;
t_267 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395e30, 37;
    %ix/load 3, 1, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395e30, 0, 8;
t_268 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2396020, 37;
    %ix/load 3, 1, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2396020, 0, 8;
t_269 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395870, 0, 0;
t_270 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x2394220;
T_62 ;
    %wait E_0x2394430;
    %load/v 8, v0x23955e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_62.0, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395a10, 37;
    %set/v v0x2394780_0, 8, 37;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395e30, 37;
    %set/v v0x2394830_0, 8, 37;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2396020, 37;
    %set/v v0x23948d0_0, 8, 37;
    %set/v v0x2394640_0, 0, 3;
T_62.2 ;
    %load/v 8, v0x2394640_0, 3;
    %mov 11, 0, 2;
   %cmpi/u 8, 4, 5;
    %jmp/0xz T_62.3, 5;
    %load/v 8, v0x2394780_0, 37;
    %ix/load 0, 4, 0;
    %load/vp0 45, v0x2394640_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x23946e0_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_62.4, 4;
    %load/x1p 8, v0x23948d0_0, 1;
    %jmp T_62.5;
T_62.4 ;
    %mov 8, 2, 1;
T_62.5 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %set/v v0x2394580_0, 8, 1;
    %load/v 8, v0x2394580_0, 1;
    %jmp/0  T_62.6, 8;
    %load/v 9, v0x2394830_0, 37;
    %load/v 46, v0x23946e0_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_62.8, 8;
T_62.6 ; End of true expr.
    %load/v 46, v0x2394830_0, 37;
    %load/v 83, v0x23946e0_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_62.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_62.8;
T_62.7 ;
    %mov 9, 46, 37; Return false value
T_62.8 ;
    %set/v v0x2394830_0, 9, 37;
    %load/v 8, v0x2394580_0, 1;
    %jmp/0  T_62.9, 8;
    %load/v 9, v0x23948d0_0, 37;
    %load/v 46, v0x2395540_0, 37;
    %ix/load 0, 4, 0;
    %load/vp0 83, v0x2394640_0, 32;
    %ix/get 0, 83, 32;
    %shiftr/i0  46, 37;
    %sub 9, 46, 37;
    %jmp/1  T_62.11, 8;
T_62.9 ; End of true expr.
    %load/v 46, v0x23948d0_0, 37;
    %load/v 83, v0x2395540_0, 37;
    %ix/load 0, 4, 0;
    %load/vp0 120, v0x2394640_0, 32;
    %ix/get 0, 120, 32;
    %shiftr/i0  83, 37;
    %add 46, 83, 37;
    %jmp/0  T_62.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_62.11;
T_62.10 ;
    %mov 9, 46, 37; Return false value
T_62.11 ;
    %set/v v0x23948d0_0, 9, 37;
    %load/v 8, v0x2394640_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x2394640_0, 8, 3;
    %jmp T_62.2;
T_62.3 ;
T_62.0 ;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x2394220;
T_63 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23955e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_63.0, 8;
    %load/v 8, v0x2394780_0, 37;
    %ix/load 3, 2, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395a10, 0, 8;
t_271 ;
    %load/v 8, v0x2394830_0, 37;
    %ix/load 3, 2, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395e30, 0, 8;
t_272 ;
    %load/v 8, v0x23948d0_0, 37;
    %ix/load 3, 2, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2396020, 0, 8;
t_273 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395870, 3;
    %ix/load 3, 2, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395870, 0, 8;
t_274 ;
    %jmp T_63.1;
T_63.0 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395a10, 37;
    %ix/load 3, 2, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395a10, 0, 8;
t_275 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395e30, 37;
    %ix/load 3, 2, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395e30, 0, 8;
t_276 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2396020, 37;
    %ix/load 3, 2, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2396020, 0, 8;
t_277 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395870, 0, 0;
t_278 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x2393a90;
T_64 ;
    %wait E_0x2393ca0;
    %load/v 8, v0x23955e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_64.0, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395a10, 37;
    %set/v v0x2393ff0_0, 8, 37;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395e30, 37;
    %set/v v0x23940a0_0, 8, 37;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2396020, 37;
    %set/v v0x2394140_0, 8, 37;
    %set/v v0x2393eb0_0, 0, 3;
T_64.2 ;
    %load/v 8, v0x2393eb0_0, 3;
    %mov 11, 0, 2;
   %cmpi/u 8, 4, 5;
    %jmp/0xz T_64.3, 5;
    %load/v 8, v0x2393ff0_0, 37;
    %ix/load 0, 8, 0;
    %load/vp0 45, v0x2393eb0_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x2393f50_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_64.4, 4;
    %load/x1p 8, v0x2394140_0, 1;
    %jmp T_64.5;
T_64.4 ;
    %mov 8, 2, 1;
T_64.5 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %set/v v0x2393df0_0, 8, 1;
    %load/v 8, v0x2393df0_0, 1;
    %jmp/0  T_64.6, 8;
    %load/v 9, v0x23940a0_0, 37;
    %load/v 46, v0x2393f50_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_64.8, 8;
T_64.6 ; End of true expr.
    %load/v 46, v0x23940a0_0, 37;
    %load/v 83, v0x2393f50_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_64.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_64.8;
T_64.7 ;
    %mov 9, 46, 37; Return false value
T_64.8 ;
    %set/v v0x23940a0_0, 9, 37;
    %load/v 8, v0x2393df0_0, 1;
    %jmp/0  T_64.9, 8;
    %load/v 9, v0x2394140_0, 37;
    %load/v 46, v0x2395540_0, 37;
    %ix/load 0, 8, 0;
    %load/vp0 83, v0x2393eb0_0, 32;
    %ix/get 0, 83, 32;
    %shiftr/i0  46, 37;
    %sub 9, 46, 37;
    %jmp/1  T_64.11, 8;
T_64.9 ; End of true expr.
    %load/v 46, v0x2394140_0, 37;
    %load/v 83, v0x2395540_0, 37;
    %ix/load 0, 8, 0;
    %load/vp0 120, v0x2393eb0_0, 32;
    %ix/get 0, 120, 32;
    %shiftr/i0  83, 37;
    %add 46, 83, 37;
    %jmp/0  T_64.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_64.11;
T_64.10 ;
    %mov 9, 46, 37; Return false value
T_64.11 ;
    %set/v v0x2394140_0, 9, 37;
    %load/v 8, v0x2393eb0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x2393eb0_0, 8, 3;
    %jmp T_64.2;
T_64.3 ;
T_64.0 ;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x2393a90;
T_65 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23955e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_65.0, 8;
    %load/v 8, v0x2393ff0_0, 37;
    %ix/load 3, 3, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395a10, 0, 8;
t_279 ;
    %load/v 8, v0x23940a0_0, 37;
    %ix/load 3, 3, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395e30, 0, 8;
t_280 ;
    %load/v 8, v0x2394140_0, 37;
    %ix/load 3, 3, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2396020, 0, 8;
t_281 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395870, 3;
    %ix/load 3, 3, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395870, 0, 8;
t_282 ;
    %jmp T_65.1;
T_65.0 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395a10, 37;
    %ix/load 3, 3, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395a10, 0, 8;
t_283 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395e30, 37;
    %ix/load 3, 3, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395e30, 0, 8;
t_284 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2396020, 37;
    %ix/load 3, 3, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2396020, 0, 8;
t_285 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395870, 0, 0;
t_286 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x2393300;
T_66 ;
    %wait E_0x2393510;
    %load/v 8, v0x23955e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_66.0, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395a10, 37;
    %set/v v0x2393860_0, 8, 37;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395e30, 37;
    %set/v v0x2393910_0, 8, 37;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2396020, 37;
    %set/v v0x23939b0_0, 8, 37;
    %set/v v0x2393720_0, 0, 3;
T_66.2 ;
    %load/v 8, v0x2393720_0, 3;
    %mov 11, 0, 2;
   %cmpi/u 8, 4, 5;
    %jmp/0xz T_66.3, 5;
    %load/v 8, v0x2393860_0, 37;
    %ix/load 0, 12, 0;
    %load/vp0 45, v0x2393720_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x23937c0_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_66.4, 4;
    %load/x1p 8, v0x23939b0_0, 1;
    %jmp T_66.5;
T_66.4 ;
    %mov 8, 2, 1;
T_66.5 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %set/v v0x2393660_0, 8, 1;
    %load/v 8, v0x2393660_0, 1;
    %jmp/0  T_66.6, 8;
    %load/v 9, v0x2393910_0, 37;
    %load/v 46, v0x23937c0_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_66.8, 8;
T_66.6 ; End of true expr.
    %load/v 46, v0x2393910_0, 37;
    %load/v 83, v0x23937c0_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_66.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_66.8;
T_66.7 ;
    %mov 9, 46, 37; Return false value
T_66.8 ;
    %set/v v0x2393910_0, 9, 37;
    %load/v 8, v0x2393660_0, 1;
    %jmp/0  T_66.9, 8;
    %load/v 9, v0x23939b0_0, 37;
    %load/v 46, v0x2395540_0, 37;
    %ix/load 0, 12, 0;
    %load/vp0 83, v0x2393720_0, 32;
    %ix/get 0, 83, 32;
    %shiftr/i0  46, 37;
    %sub 9, 46, 37;
    %jmp/1  T_66.11, 8;
T_66.9 ; End of true expr.
    %load/v 46, v0x23939b0_0, 37;
    %load/v 83, v0x2395540_0, 37;
    %ix/load 0, 12, 0;
    %load/vp0 120, v0x2393720_0, 32;
    %ix/get 0, 120, 32;
    %shiftr/i0  83, 37;
    %add 46, 83, 37;
    %jmp/0  T_66.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_66.11;
T_66.10 ;
    %mov 9, 46, 37; Return false value
T_66.11 ;
    %set/v v0x23939b0_0, 9, 37;
    %load/v 8, v0x2393720_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x2393720_0, 8, 3;
    %jmp T_66.2;
T_66.3 ;
T_66.0 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x2393300;
T_67 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23955e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_67.0, 8;
    %load/v 8, v0x2393860_0, 37;
    %ix/load 3, 4, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395a10, 0, 8;
t_287 ;
    %load/v 8, v0x2393910_0, 37;
    %ix/load 3, 4, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395e30, 0, 8;
t_288 ;
    %load/v 8, v0x23939b0_0, 37;
    %ix/load 3, 4, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2396020, 0, 8;
t_289 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395870, 3;
    %ix/load 3, 4, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395870, 0, 8;
t_290 ;
    %jmp T_67.1;
T_67.0 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395a10, 37;
    %ix/load 3, 4, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395a10, 0, 8;
t_291 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395e30, 37;
    %ix/load 3, 4, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395e30, 0, 8;
t_292 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2396020, 37;
    %ix/load 3, 4, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2396020, 0, 8;
t_293 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395870, 0, 0;
t_294 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x2392b70;
T_68 ;
    %wait E_0x2392d80;
    %load/v 8, v0x23955e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_68.0, 8;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395a10, 37;
    %set/v v0x23930d0_0, 8, 37;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395e30, 37;
    %set/v v0x2393180_0, 8, 37;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2396020, 37;
    %set/v v0x2393220_0, 8, 37;
    %set/v v0x2392f90_0, 0, 3;
T_68.2 ;
    %load/v 8, v0x2392f90_0, 3;
    %mov 11, 0, 2;
   %cmpi/u 8, 4, 5;
    %jmp/0xz T_68.3, 5;
    %load/v 8, v0x23930d0_0, 37;
    %ix/load 0, 16, 0;
    %load/vp0 45, v0x2392f90_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x2393030_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_68.4, 4;
    %load/x1p 8, v0x2393220_0, 1;
    %jmp T_68.5;
T_68.4 ;
    %mov 8, 2, 1;
T_68.5 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %set/v v0x2392ed0_0, 8, 1;
    %load/v 8, v0x2392ed0_0, 1;
    %jmp/0  T_68.6, 8;
    %load/v 9, v0x2393180_0, 37;
    %load/v 46, v0x2393030_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_68.8, 8;
T_68.6 ; End of true expr.
    %load/v 46, v0x2393180_0, 37;
    %load/v 83, v0x2393030_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_68.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_68.8;
T_68.7 ;
    %mov 9, 46, 37; Return false value
T_68.8 ;
    %set/v v0x2393180_0, 9, 37;
    %load/v 8, v0x2392ed0_0, 1;
    %jmp/0  T_68.9, 8;
    %load/v 9, v0x2393220_0, 37;
    %load/v 46, v0x2395540_0, 37;
    %ix/load 0, 16, 0;
    %load/vp0 83, v0x2392f90_0, 32;
    %ix/get 0, 83, 32;
    %shiftr/i0  46, 37;
    %sub 9, 46, 37;
    %jmp/1  T_68.11, 8;
T_68.9 ; End of true expr.
    %load/v 46, v0x2393220_0, 37;
    %load/v 83, v0x2395540_0, 37;
    %ix/load 0, 16, 0;
    %load/vp0 120, v0x2392f90_0, 32;
    %ix/get 0, 120, 32;
    %shiftr/i0  83, 37;
    %add 46, 83, 37;
    %jmp/0  T_68.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_68.11;
T_68.10 ;
    %mov 9, 46, 37; Return false value
T_68.11 ;
    %set/v v0x2393220_0, 9, 37;
    %load/v 8, v0x2392f90_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x2392f90_0, 8, 3;
    %jmp T_68.2;
T_68.3 ;
T_68.0 ;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x2392b70;
T_69 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23955e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_69.0, 8;
    %load/v 8, v0x23930d0_0, 37;
    %ix/load 3, 5, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395a10, 0, 8;
t_295 ;
    %load/v 8, v0x2393180_0, 37;
    %ix/load 3, 5, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395e30, 0, 8;
t_296 ;
    %load/v 8, v0x2393220_0, 37;
    %ix/load 3, 5, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2396020, 0, 8;
t_297 ;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395870, 3;
    %ix/load 3, 5, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395870, 0, 8;
t_298 ;
    %jmp T_69.1;
T_69.0 ;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395a10, 37;
    %ix/load 3, 5, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395a10, 0, 8;
t_299 ;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395e30, 37;
    %ix/load 3, 5, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395e30, 0, 8;
t_300 ;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2396020, 37;
    %ix/load 3, 5, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2396020, 0, 8;
t_301 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395870, 0, 0;
t_302 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x23923e0;
T_70 ;
    %wait E_0x23925f0;
    %load/v 8, v0x23955e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_70.0, 8;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395a10, 37;
    %set/v v0x2392940_0, 8, 37;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395e30, 37;
    %set/v v0x23929f0_0, 8, 37;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2396020, 37;
    %set/v v0x2392a90_0, 8, 37;
    %set/v v0x2392800_0, 0, 3;
T_70.2 ;
    %load/v 8, v0x2392800_0, 3;
    %mov 11, 0, 2;
   %cmpi/u 8, 4, 5;
    %jmp/0xz T_70.3, 5;
    %load/v 8, v0x2392940_0, 37;
    %ix/load 0, 20, 0;
    %load/vp0 45, v0x2392800_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x23928a0_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_70.4, 4;
    %load/x1p 8, v0x2392a90_0, 1;
    %jmp T_70.5;
T_70.4 ;
    %mov 8, 2, 1;
T_70.5 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %set/v v0x2392740_0, 8, 1;
    %load/v 8, v0x2392740_0, 1;
    %jmp/0  T_70.6, 8;
    %load/v 9, v0x23929f0_0, 37;
    %load/v 46, v0x23928a0_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_70.8, 8;
T_70.6 ; End of true expr.
    %load/v 46, v0x23929f0_0, 37;
    %load/v 83, v0x23928a0_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_70.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_70.8;
T_70.7 ;
    %mov 9, 46, 37; Return false value
T_70.8 ;
    %set/v v0x23929f0_0, 9, 37;
    %load/v 8, v0x2392740_0, 1;
    %jmp/0  T_70.9, 8;
    %load/v 9, v0x2392a90_0, 37;
    %load/v 46, v0x2395540_0, 37;
    %ix/load 0, 20, 0;
    %load/vp0 83, v0x2392800_0, 32;
    %ix/get 0, 83, 32;
    %shiftr/i0  46, 37;
    %sub 9, 46, 37;
    %jmp/1  T_70.11, 8;
T_70.9 ; End of true expr.
    %load/v 46, v0x2392a90_0, 37;
    %load/v 83, v0x2395540_0, 37;
    %ix/load 0, 20, 0;
    %load/vp0 120, v0x2392800_0, 32;
    %ix/get 0, 120, 32;
    %shiftr/i0  83, 37;
    %add 46, 83, 37;
    %jmp/0  T_70.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_70.11;
T_70.10 ;
    %mov 9, 46, 37; Return false value
T_70.11 ;
    %set/v v0x2392a90_0, 9, 37;
    %load/v 8, v0x2392800_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x2392800_0, 8, 3;
    %jmp T_70.2;
T_70.3 ;
T_70.0 ;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x23923e0;
T_71 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23955e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_71.0, 8;
    %load/v 8, v0x2392940_0, 37;
    %ix/load 3, 6, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395a10, 0, 8;
t_303 ;
    %load/v 8, v0x23929f0_0, 37;
    %ix/load 3, 6, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395e30, 0, 8;
t_304 ;
    %load/v 8, v0x2392a90_0, 37;
    %ix/load 3, 6, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2396020, 0, 8;
t_305 ;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395870, 3;
    %ix/load 3, 6, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395870, 0, 8;
t_306 ;
    %jmp T_71.1;
T_71.0 ;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395a10, 37;
    %ix/load 3, 6, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395a10, 0, 8;
t_307 ;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395e30, 37;
    %ix/load 3, 6, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395e30, 0, 8;
t_308 ;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2396020, 37;
    %ix/load 3, 6, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2396020, 0, 8;
t_309 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395870, 0, 0;
t_310 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x2391c50;
T_72 ;
    %wait E_0x2391e60;
    %load/v 8, v0x23955e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_72.0, 8;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395a10, 37;
    %set/v v0x23921b0_0, 8, 37;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395e30, 37;
    %set/v v0x2392260_0, 8, 37;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2396020, 37;
    %set/v v0x2392300_0, 8, 37;
    %set/v v0x2392070_0, 0, 3;
T_72.2 ;
    %load/v 8, v0x2392070_0, 3;
    %mov 11, 0, 2;
   %cmpi/u 8, 4, 5;
    %jmp/0xz T_72.3, 5;
    %load/v 8, v0x23921b0_0, 37;
    %ix/load 0, 24, 0;
    %load/vp0 45, v0x2392070_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x2392110_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_72.4, 4;
    %load/x1p 8, v0x2392300_0, 1;
    %jmp T_72.5;
T_72.4 ;
    %mov 8, 2, 1;
T_72.5 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %set/v v0x2391fb0_0, 8, 1;
    %load/v 8, v0x2391fb0_0, 1;
    %jmp/0  T_72.6, 8;
    %load/v 9, v0x2392260_0, 37;
    %load/v 46, v0x2392110_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_72.8, 8;
T_72.6 ; End of true expr.
    %load/v 46, v0x2392260_0, 37;
    %load/v 83, v0x2392110_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_72.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_72.8;
T_72.7 ;
    %mov 9, 46, 37; Return false value
T_72.8 ;
    %set/v v0x2392260_0, 9, 37;
    %load/v 8, v0x2391fb0_0, 1;
    %jmp/0  T_72.9, 8;
    %load/v 9, v0x2392300_0, 37;
    %load/v 46, v0x2395540_0, 37;
    %ix/load 0, 24, 0;
    %load/vp0 83, v0x2392070_0, 32;
    %ix/get 0, 83, 32;
    %shiftr/i0  46, 37;
    %sub 9, 46, 37;
    %jmp/1  T_72.11, 8;
T_72.9 ; End of true expr.
    %load/v 46, v0x2392300_0, 37;
    %load/v 83, v0x2395540_0, 37;
    %ix/load 0, 24, 0;
    %load/vp0 120, v0x2392070_0, 32;
    %ix/get 0, 120, 32;
    %shiftr/i0  83, 37;
    %add 46, 83, 37;
    %jmp/0  T_72.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_72.11;
T_72.10 ;
    %mov 9, 46, 37; Return false value
T_72.11 ;
    %set/v v0x2392300_0, 9, 37;
    %load/v 8, v0x2392070_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x2392070_0, 8, 3;
    %jmp T_72.2;
T_72.3 ;
T_72.0 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x2391c50;
T_73 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23955e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_73.0, 8;
    %load/v 8, v0x23921b0_0, 37;
    %ix/load 3, 7, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395a10, 0, 8;
t_311 ;
    %load/v 8, v0x2392260_0, 37;
    %ix/load 3, 7, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395e30, 0, 8;
t_312 ;
    %load/v 8, v0x2392300_0, 37;
    %ix/load 3, 7, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2396020, 0, 8;
t_313 ;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395870, 3;
    %ix/load 3, 7, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395870, 0, 8;
t_314 ;
    %jmp T_73.1;
T_73.0 ;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395a10, 37;
    %ix/load 3, 7, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395a10, 0, 8;
t_315 ;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395e30, 37;
    %ix/load 3, 7, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395e30, 0, 8;
t_316 ;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2396020, 37;
    %ix/load 3, 7, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2396020, 0, 8;
t_317 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395870, 0, 0;
t_318 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x2336940;
T_74 ;
    %wait E_0x237e460;
    %load/v 8, v0x23955e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_74.0, 8;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395a10, 37;
    %set/v v0x2391a20_0, 8, 37;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395e30, 37;
    %set/v v0x2391ad0_0, 8, 37;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2396020, 37;
    %set/v v0x2391b70_0, 8, 37;
    %set/v v0x23918e0_0, 0, 3;
T_74.2 ;
    %load/v 8, v0x23918e0_0, 3;
    %mov 11, 0, 2;
   %cmpi/u 8, 4, 5;
    %jmp/0xz T_74.3, 5;
    %load/v 8, v0x2391a20_0, 37;
    %ix/load 0, 28, 0;
    %load/vp0 45, v0x23918e0_0, 32;
    %ix/get 0, 45, 32;
    %shiftr/s/i0  8, 37;
    %set/v v0x2391980_0, 8, 37;
    %ix/load 1, 36, 0;
    %mov 4, 0, 1;
    %jmp/1 T_74.4, 4;
    %load/x1p 8, v0x2391b70_0, 1;
    %jmp T_74.5;
T_74.4 ;
    %mov 8, 2, 1;
T_74.5 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %set/v v0x2357540_0, 8, 1;
    %load/v 8, v0x2357540_0, 1;
    %jmp/0  T_74.6, 8;
    %load/v 9, v0x2391ad0_0, 37;
    %load/v 46, v0x2391980_0, 37;
    %add 9, 46, 37;
    %jmp/1  T_74.8, 8;
T_74.6 ; End of true expr.
    %load/v 46, v0x2391ad0_0, 37;
    %load/v 83, v0x2391980_0, 37;
    %sub 46, 83, 37;
    %jmp/0  T_74.7, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_74.8;
T_74.7 ;
    %mov 9, 46, 37; Return false value
T_74.8 ;
    %set/v v0x2391ad0_0, 9, 37;
    %load/v 8, v0x2357540_0, 1;
    %jmp/0  T_74.9, 8;
    %load/v 9, v0x2391b70_0, 37;
    %load/v 46, v0x2395540_0, 37;
    %ix/load 0, 28, 0;
    %load/vp0 83, v0x23918e0_0, 32;
    %ix/get 0, 83, 32;
    %shiftr/i0  46, 37;
    %sub 9, 46, 37;
    %jmp/1  T_74.11, 8;
T_74.9 ; End of true expr.
    %load/v 46, v0x2391b70_0, 37;
    %load/v 83, v0x2395540_0, 37;
    %ix/load 0, 28, 0;
    %load/vp0 120, v0x23918e0_0, 32;
    %ix/get 0, 120, 32;
    %shiftr/i0  83, 37;
    %add 46, 83, 37;
    %jmp/0  T_74.10, 8;
 ; End of false expr.
    %blend  9, 46, 37; Condition unknown.
    %jmp  T_74.11;
T_74.10 ;
    %mov 9, 46, 37; Return false value
T_74.11 ;
    %set/v v0x2391b70_0, 9, 37;
    %load/v 8, v0x23918e0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %set/v v0x23918e0_0, 8, 3;
    %jmp T_74.2;
T_74.3 ;
T_74.0 ;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x2336940;
T_75 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23955e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_75.0, 8;
    %load/v 8, v0x2391a20_0, 37;
    %ix/load 3, 8, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395a10, 0, 8;
t_319 ;
    %load/v 8, v0x2391ad0_0, 37;
    %ix/load 3, 8, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395e30, 0, 8;
t_320 ;
    %load/v 8, v0x2391b70_0, 37;
    %ix/load 3, 8, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2396020, 0, 8;
t_321 ;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395870, 3;
    %ix/load 3, 8, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395870, 0, 8;
t_322 ;
    %jmp T_75.1;
T_75.0 ;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395a10, 37;
    %ix/load 3, 8, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395a10, 0, 8;
t_323 ;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2395e30, 37;
    %ix/load 3, 8, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395e30, 0, 8;
t_324 ;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x2396020, 37;
    %ix/load 3, 8, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2396020, 0, 8;
t_325 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395870, 0, 0;
t_326 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x2336c90;
T_76 ;
    %wait E_0x237c530;
    %load/v 8, v0x23955e0_0, 1;
    %jmp/0xz  T_76.0, 8;
    %ix/load 3, 0, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395a10, 0, 0;
t_327 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395e30, 0, 0;
t_328 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2396020, 0, 0;
t_329 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395870, 0, 0;
t_330 ;
    %jmp T_76.1;
T_76.0 ;
    %load/v 8, v0x2395d10_0, 37;
    %ix/load 3, 0, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395a10, 0, 8;
t_331 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395e30, 0, 0;
t_332 ;
    %load/v 8, v0x23962c0_0, 37;
    %ix/load 3, 0, 0; address
    %ix/load 0, 37, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2396020, 0, 8;
t_333 ;
    %load/v 8, v0x23956d0_0, 3;
    %ix/load 3, 0, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2395870, 0, 8;
t_334 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x22f30c0;
T_77 ;
    %vpi_func 2 120 "$fopen", 8, 32, "in.txt", "w";
    %set/v v0x23b5070_0, 8, 32;
    %vpi_func 2 121 "$fopen", 8, 32, "out.txt", "w";
    %set/v v0x23b54d0_0, 8, 32;
    %end;
    .thread T_77;
    .scope S_0x22f30c0;
T_78 ;
    %vpi_call 2 128 "$readmemh", "signalI12bit.hex", v0x23b5340;
    %vpi_call 2 129 "$readmemh", "signalQ12bit.hex", v0x23b53c0;
    %end;
    .thread T_78;
    .scope S_0x22f30c0;
T_79 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b5d70_0, 1;
    %load/v 9, v0x23b5550_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 2, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_79.0, 8;
    %load/v 8, v0x23b38b0_0, 12;
    %ix/get/s 4, 8, 12;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1073741824, 4050; load=1.52588e-05
    %mul/wr 4, 5;
    %load/v 8, v0x23b3960_0, 12;
    %ix/get/s 5, 8, 12;
    %cvt/ri 5, 5;
    %loadi/wr 6, 1073741824, 4050; load=1.52588e-05
    %mul/wr 5, 6;
    %vpi_call 2 141 "$fwrite", v0x23b5070_0, "%b\011%f\011%f\011", v0x23b5180_0, W<4,r>, W<5,r>;
    %load/v 8, v0x23b4c90_0, 32;
    %ix/get/s 4, 8, 32;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1686629711, 4036; load=1.46292e-09
    %loadi/wr 6, 578801, 4014; load=1.46292e-09
    %add/wr 5, 6;
    %mul/wr 4, 5;
    %vpi_call 2 142 "$fwrite", v0x23b5070_0, "%f\012", W<4,r>;
T_79.0 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x22f30c0;
T_80 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b1d00_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_80.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b1f00_0, 0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/v 8, v0x23b1f00_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b1f00_0, 0, 8;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x22f30c0;
T_81 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b1f00_0, 32;
    %cmpi/u 8, 20190, 32;
    %jmp/0xz  T_81.0, 4;
    %vpi_call 2 159 "$finish", 1'sb0;
T_81.0 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x22f30c0;
T_82 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b1d00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x23b5c70_0, 0, 8;
    %jmp T_82;
    .thread T_82;
    .scope S_0x22f30c0;
T_83 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b55d0_0, 1;
    %jmp/0xz  T_83.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x23b5550_0, 0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/v 8, v0x23b2f90_0, 1;
    %jmp/0xz  T_83.2, 8;
    %load/v 8, v0x23b5550_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x23b5550_0, 0, 8;
T_83.2 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x22f30c0;
T_84 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b55d0_0, 1;
    %load/v 9, v0x23b1d00_0, 1;
    %inv 9, 1;
    %or 8, 9, 1;
    %load/v 9, v0x23b4d30_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_84.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x23b5d70_0, 0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/v 8, v0x23b1c80_0, 1;
    %load/v 9, v0x23b2f90_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_84.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x23b5d70_0, 0, 1;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x22f30c0;
T_85 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b55d0_0, 1;
    %jmp/0xz  T_85.0, 8;
    %movi 8, 2196875771, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b4fc0_0, 0, 8;
    %jmp T_85.1;
T_85.0 ;
    %load/v 8, v0x23b2f90_0, 1;
    %jmp/0xz  T_85.2, 8;
    %load/v 8, v0x23b27a0_0, 1;
    %jmp/0xz  T_85.4, 8;
    %movi 8, 2196875771, 32;
    %load/v 40, v0x23b2600_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b4fc0_0, 0, 8;
    %jmp T_85.5;
T_85.4 ;
    %movi 8, 2196875771, 32;
    %load/v 40, v0x23b2600_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b4fc0_0, 0, 8;
T_85.5 ;
T_85.2 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x22f30c0;
T_86 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b55d0_0, 1;
    %load/v 9, v0x23b1d00_0, 1;
    %inv 9, 1;
    %or 8, 9, 1;
    %load/v 9, v0x23b1c80_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_86.0, 8;
    %load/v 8, v0x23b1e80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b2ca0_0, 0, 8;
    %jmp T_86.1;
T_86.0 ;
    %load/v 8, v0x23b2f90_0, 1;
    %jmp/0xz  T_86.2, 8;
    %load/v 8, v0x23b1e80_0, 32;
    %load/v 40, v0x23b2430_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b2ca0_0, 0, 8;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x22f30c0;
T_87 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b55d0_0, 1;
    %load/v 9, v0x23b1d00_0, 1;
    %inv 9, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_87.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b4c90_0, 0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/v 8, v0x23b5d70_0, 1;
    %jmp/0xz  T_87.2, 8;
    %load/v 8, v0x23b4c90_0, 32;
    %load/v 40, v0x23b2ca0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b4c90_0, 0, 8;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x22f30c0;
T_88 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b55d0_0, 1;
    %load/v 9, v0x23b1d00_0, 1;
    %inv 9, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_88.0, 8;
    %load/v 8, v0x23b1d80_0, 11;
    %mov 19, 0, 5;
    %ix/load 0, 16, 0;
    %assign/v0 v0x23b58d0_0, 0, 8;
    %jmp T_88.1;
T_88.0 ;
    %load/v 8, v0x23b5d70_0, 1;
    %jmp/0xz  T_88.2, 8;
    %load/v 8, v0x23b58d0_0, 16;
    %mov 24, 0, 16;
    %addi 8, 1, 32;
    %ix/load 0, 16, 0;
    %assign/v0 v0x23b58d0_0, 0, 8;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x22f30c0;
T_89 ;
    %wait E_0x237b4f0;
    %ix/getv 3, v0x23b58d0_0;
    %load/av 8, v0x23b5340, 12;
    %ix/load 0, 12, 0;
    %assign/v0 v0x23b38b0_0, 0, 8;
    %ix/getv 3, v0x23b58d0_0;
    %load/av 8, v0x23b53c0, 12;
    %ix/load 0, 12, 0;
    %assign/v0 v0x23b3960_0, 0, 8;
    %load/v 8, v0x23b5180_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x23b4e60_0, 0, 8;
    %load/v 8, v0x23b4c90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b5440_0, 0, 8;
    %load/v 8, v0x23b5d70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x23b5bb0_0, 0, 8;
    %jmp T_89;
    .thread T_89;
    .scope S_0x22f30c0;
T_90 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b6040_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x23b5b10_0, 0, 8;
    %jmp T_90;
    .thread T_90;
    .scope S_0x22f30c0;
T_91 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b1d00_0, 1;
    %inv 8, 1;
    %load/v 9, v0x23b55d0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x23b5cf0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_91.0, 8;
    %set/v v0x23b5200_0, 0, 2;
T_91.2 ;
    %load/v 8, v0x23b5200_0, 2;
    %mov 10, 0, 2;
   %cmpi/u 8, 3, 4;
    %jmp/0xz T_91.3, 5;
    %ix/getv 3, v0x23b5200_0;
    %jmp/1 t_335, 4;
    %ix/load 0, 30, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23b16a0, 0, 0;
t_335 ;
    %ix/getv 3, v0x23b5200_0;
    %jmp/1 t_336, 4;
    %ix/load 0, 30, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23b1c00, 0, 0;
t_336 ;
    %load/v 8, v0x23b5200_0, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %set/v v0x23b5200_0, 8, 2;
    %jmp T_91.2;
T_91.3 ;
    %jmp T_91.1;
T_91.0 ;
    %load/v 8, v0x23b6040_0, 1;
    %jmp/0xz  T_91.4, 8;
    %set/v v0x23b5200_0, 0, 2;
T_91.6 ;
    %load/v 8, v0x23b5200_0, 2;
    %mov 10, 0, 2;
   %cmpi/u 8, 3, 4;
    %jmp/0xz T_91.7, 5;
    %ix/getv 1, v0x23b5200_0;
    %jmp/1 T_91.8, 4;
    %load/x1p 8, v0x23b4f10_0, 1;
    %jmp T_91.9;
T_91.8 ;
    %mov 8, 2, 1;
T_91.9 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_91.10, 8;
    %ix/getv 3, v0x23b5200_0;
    %load/av 8, v0x23b16a0, 30;
    %load/v 38, v0x23b2000_0, 30;
    %add 8, 38, 30;
    %ix/getv 3, v0x23b5200_0;
    %jmp/1 t_337, 4;
    %ix/load 0, 30, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23b16a0, 0, 8;
t_337 ;
    %ix/getv 3, v0x23b5200_0;
    %load/av 8, v0x23b1c00, 30;
    %load/v 38, v0x23b34f0_0, 30;
    %add 8, 38, 30;
    %ix/getv 3, v0x23b5200_0;
    %jmp/1 t_338, 4;
    %ix/load 0, 30, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23b1c00, 0, 8;
t_338 ;
    %jmp T_91.11;
T_91.10 ;
    %ix/getv 3, v0x23b5200_0;
    %load/av 8, v0x23b16a0, 30;
    %load/v 38, v0x23b2000_0, 30;
    %sub 8, 38, 30;
    %ix/getv 3, v0x23b5200_0;
    %jmp/1 t_339, 4;
    %ix/load 0, 30, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23b16a0, 0, 8;
t_339 ;
    %ix/getv 3, v0x23b5200_0;
    %load/av 8, v0x23b1c00, 30;
    %load/v 38, v0x23b34f0_0, 30;
    %sub 8, 38, 30;
    %ix/getv 3, v0x23b5200_0;
    %jmp/1 t_340, 4;
    %ix/load 0, 30, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23b1c00, 0, 8;
t_340 ;
T_91.11 ;
    %load/v 8, v0x23b5550_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 2, 5;
    %jmp/0xz  T_91.12, 4;
    %ix/getv 3, v0x23b5200_0;
    %load/av 8, v0x23b16a0, 30;
    %ix/get/s 4, 8, 30;
    %cvt/ri 4, 4;
    %loadi/wr 5, 1304065761, 4043; load=1.44780e-07
    %loadi/wr 6, 362006, 4021; load=1.44780e-07
    %add/wr 5, 6;
    %mul/wr 4, 5;
    %vpi_call 2 328 "$fwrite", v0x23b54d0_0, "%f\011", W<4,r>;
T_91.12 ;
    %load/v 8, v0x23b5200_0, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %set/v v0x23b5200_0, 8, 2;
    %jmp T_91.6;
T_91.7 ;
    %load/v 8, v0x23b5550_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 2, 5;
    %jmp/0xz  T_91.14, 4;
    %vpi_call 2 332 "$fwrite", v0x23b54d0_0, "%b\012", v0x23b4f10_0;
T_91.14 ;
T_91.4 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x22f30c0;
T_92 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b1d00_0, 1;
    %inv 8, 1;
    %load/v 9, v0x23b55d0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_92.0, 8;
    %set/v v0x23b52a0_0, 0, 2;
T_92.2 ;
    %load/v 8, v0x23b52a0_0, 2;
    %mov 10, 0, 2;
   %cmpi/u 8, 3, 4;
    %jmp/0xz T_92.3, 5;
    %movi 8, 1, 30;
    %ix/getv 3, v0x23b52a0_0;
    %jmp/1 t_341, 4;
    %ix/load 0, 30, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23b5650, 0, 8;
t_341 ;
    %movi 8, 1, 30;
    %ix/getv 3, v0x23b52a0_0;
    %jmp/1 t_342, 4;
    %ix/load 0, 30, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23b5760, 0, 8;
t_342 ;
    %load/v 8, v0x23b52a0_0, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %set/v v0x23b52a0_0, 8, 2;
    %jmp T_92.2;
T_92.3 ;
    %jmp T_92.1;
T_92.0 ;
    %load/v 8, v0x23b5cf0_0, 1;
    %jmp/0xz  T_92.4, 8;
    %set/v v0x23b52a0_0, 0, 2;
T_92.6 ;
    %load/v 8, v0x23b52a0_0, 2;
    %mov 10, 0, 2;
   %cmpi/u 8, 3, 4;
    %jmp/0xz T_92.7, 5;
    %ix/getv 3, v0x23b52a0_0;
    %load/av 8, v0x23b16a0, 30;
    %ix/getv 3, v0x23b52a0_0;
    %jmp/1 t_343, 4;
    %ix/load 0, 30, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23b5650, 0, 8;
t_343 ;
    %ix/getv 3, v0x23b52a0_0;
    %load/av 8, v0x23b1c00, 30;
    %ix/getv 3, v0x23b52a0_0;
    %jmp/1 t_344, 4;
    %ix/load 0, 30, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x23b5760, 0, 8;
t_344 ;
    %load/v 8, v0x23b52a0_0, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %set/v v0x23b52a0_0, 8, 2;
    %jmp T_92.6;
T_92.7 ;
T_92.4 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x22f30c0;
T_93 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b55d0_0, 1;
    %jmp/0xz  T_93.0, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x23b3120_0, 0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/v 8, v0x23b5cf0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x23b3120_0, 0, 8;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x22f30c0;
T_94 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b2e90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b59d0_0, 0, 8;
    %jmp T_94;
    .thread T_94;
    .scope S_0x22f30c0;
T_95 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b55d0_0, 1;
    %jmp/0xz  T_95.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b21f0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b2270_0, 0, 0;
    %jmp T_95.1;
T_95.0 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_95.2, 4;
    %load/x1p 8, v0x23b3010_0, 1;
    %jmp T_95.3;
T_95.2 ;
    %mov 8, 2, 1;
T_95.3 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_95.4, 8;
    %load/v 8, v0x23b3640_0, 32;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/s/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b21f0_0, 0, 8;
    %load/v 8, v0x23b3640_0, 32;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/s/i0  8, 32;
    %load/v 40, v0x23b21f0_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b2270_0, 0, 8;
T_95.4 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x22f30c0;
T_96 ;
    %wait E_0x237b4f0;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_96.0, 4;
    %load/x1p 8, v0x23b3010_0, 1;
    %jmp T_96.1;
T_96.0 ;
    %mov 8, 2, 1;
T_96.1 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x23b2080_0, 0, 8;
    %load/v 8, v0x23b2080_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x23b2100_0, 0, 8;
    %jmp T_96;
    .thread T_96;
    .scope S_0x22f30c0;
T_97 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b55d0_0, 1;
    %jmp/0xz  T_97.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b2580_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b26a0_0, 0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/v 8, v0x23b2a40_0, 1;
    %jmp/0xz  T_97.2, 8;
    %load/v 8, v0x23b2b90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b2580_0, 0, 8;
    %load/v 8, v0x23b2b90_0, 32;
    %load/v 40, v0x23b2580_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b26a0_0, 0, 8;
T_97.2 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x22f30c0;
T_98 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b2a40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x23b5950_0, 0, 8;
    %load/v 8, v0x23b5950_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x23b5a70_0, 0, 8;
    %jmp T_98;
    .thread T_98;
    .scope S_0x22f30c0;
T_99 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b55d0_0, 1;
    %jmp/0xz  T_99.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b31a0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b3470_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x23b3340_0, 0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/v 8, v0x23b2080_0, 1;
    %jmp/0xz  T_99.2, 8;
    %load/v 8, v0x23b21f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b31a0_0, 0, 8;
    %movi 8, 1501248327, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b3470_0, 0, 8;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x23b3340_0, 0, 8;
    %jmp T_99.3;
T_99.2 ;
    %load/v 8, v0x23b2100_0, 1;
    %jmp/0xz  T_99.4, 8;
    %load/v 8, v0x23b2270_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b31a0_0, 0, 8;
    %movi 8, 1388654702, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b3470_0, 0, 8;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x23b3340_0, 0, 8;
    %jmp T_99.5;
T_99.4 ;
    %load/v 8, v0x23b5950_0, 1;
    %jmp/0xz  T_99.6, 8;
    %load/v 8, v0x23b2580_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b31a0_0, 0, 8;
    %movi 8, 307455657, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b3470_0, 0, 8;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x23b3340_0, 0, 8;
    %jmp T_99.7;
T_99.6 ;
    %load/v 8, v0x23b5a70_0, 1;
    %jmp/0xz  T_99.8, 8;
    %load/v 8, v0x23b26a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b31a0_0, 0, 8;
    %movi 8, 1777478019, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b3470_0, 0, 8;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x23b3340_0, 0, 8;
    %jmp T_99.9;
T_99.8 ;
    %load/v 8, v0x23b22f0_0, 1;
    %jmp/0xz  T_99.10, 8;
    %movi 8, 5, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x23b3340_0, 0, 8;
    %load/v 11, v0x23b2390_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b31a0_0, 0, 11;
    %movi 11, 2199023, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b3470_0, 0, 11;
    %jmp T_99.11;
T_99.10 ;
    %load/v 8, v0x23b2990_0, 1;
    %jmp/0xz  T_99.12, 8;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x23b3340_0, 0, 8;
    %load/v 11, v0x23b2720_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b31a0_0, 0, 11;
    %movi 11, 68719, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b3470_0, 0, 11;
    %jmp T_99.13;
T_99.12 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x23b3340_0, 0, 0;
T_99.13 ;
T_99.11 ;
T_99.9 ;
T_99.7 ;
T_99.5 ;
T_99.3 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x22f30c0;
T_100 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b55d0_0, 1;
    %jmp/0xz  T_100.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b2390_0, 0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/v 8, v0x23b33c0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 1, 4;
    %jmp/0xz  T_100.2, 4;
    %load/v 8, v0x23b2390_0, 32;
    %load/v 40, v0x23b32c0_0, 32;
    %ix/load 0, 5, 0;
    %mov 4, 0, 1;
    %shiftr/s/i0  40, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b2390_0, 0, 8;
    %jmp T_100.3;
T_100.2 ;
    %load/v 8, v0x23b33c0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_100.4, 4;
    %load/v 8, v0x23b2390_0, 32;
    %load/v 40, v0x23b32c0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b2390_0, 0, 8;
T_100.4 ;
T_100.3 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x22f30c0;
T_101 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b55d0_0, 1;
    %jmp/0xz  T_101.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b2720_0, 0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/v 8, v0x23b33c0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_101.2, 4;
    %load/v 8, v0x23b2720_0, 32;
    %load/v 40, v0x23b32c0_0, 32;
    %ix/load 0, 6, 0;
    %mov 4, 0, 1;
    %shiftr/s/i0  40, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b2720_0, 0, 8;
    %jmp T_101.3;
T_101.2 ;
    %load/v 8, v0x23b33c0_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 4, 5;
    %jmp/0xz  T_101.4, 4;
    %load/v 8, v0x23b2720_0, 32;
    %load/v 40, v0x23b32c0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b2720_0, 0, 8;
T_101.4 ;
T_101.3 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x22f30c0;
T_102 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b33c0_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 4, 5;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x23b2990_0, 0, 8;
    %jmp T_102;
    .thread T_102;
    .scope S_0x22f30c0;
T_103 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b33c0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 2, 4;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x23b22f0_0, 0, 8;
    %jmp T_103;
    .thread T_103;
    .scope S_0x22f30c0;
T_104 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b33c0_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 6, 5;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x23b2f90_0, 0, 8;
    %jmp T_104;
    .thread T_104;
    .scope S_0x22f30c0;
T_105 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b55d0_0, 1;
    %jmp/0xz  T_105.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b2430_0, 0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/v 8, v0x23b33c0_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 5, 5;
    %jmp/0xz  T_105.2, 4;
    %load/v 8, v0x23b32c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b2430_0, 0, 8;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x22f30c0;
T_106 ;
    %wait E_0x237b4f0;
    %load/v 8, v0x23b55d0_0, 1;
    %jmp/0xz  T_106.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b2850_0, 0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/v 8, v0x23b33c0_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 6, 5;
    %jmp/0xz  T_106.2, 4;
    %load/v 8, v0x23b32c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x23b2850_0, 0, 8;
T_106.2 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x22ece30;
T_107 ;
    %vpi_call 2 55 "$dumpfile", "track.vcd";
    %vpi_call 2 56 "$dumpvars";
    %delay 0, 0;
    %set/v v0x23b6430_0, 0, 32;
    %delay 0, 0;
    %set/v v0x23b5ed0_0, 0, 11;
    %delay 0, 0;
    %set/v v0x23b5f80_0, 0, 5;
    %delay 0, 0;
    %set/v v0x23b5e20_0, 0, 1;
    %delay 0, 0;
    %set/v v0x23b64b0_0, 0, 1;
    %delay 0, 0;
    %set/v v0x23b6530_0, 1, 1;
    %delay 35, 0;
    %set/v v0x23b6530_0, 0, 1;
    %delay 60, 0;
    %movi 8, 4290672329, 32;
    %set/v v0x23b6430_0, 8, 32;
    %delay 60, 0;
    %movi 8, 1317, 11;
    %set/v v0x23b5ed0_0, 8, 11;
    %delay 60, 0;
    %movi 8, 13, 5;
    %set/v v0x23b5f80_0, 8, 5;
    %delay 70, 0;
    %set/v v0x23b5e20_0, 1, 1;
    %end;
    .thread T_107;
    .scope S_0x22ece30;
T_108 ;
    %delay 5, 0;
    %load/v 8, v0x23b64b0_0, 1;
    %inv 8, 1;
    %set/v v0x23b64b0_0, 8, 1;
    %jmp T_108;
    .thread T_108;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "Track.v";
    "cacodeNCO.v";
    "Cordic_Circ_Rot.v";
    "Cordic_Circ_Vect.v";
    "Cordic_Lin_Vect.v";
    "Cordic_Lin_Rot.v";
