<stg><name>dct_2d</name>


<trans_list>

<trans id="507" from="1" to="2">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="2" to="9">
<condition id="150">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="2" to="3">
<condition id="157">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="3" to="4">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="4" to="5">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="5" to="6">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="6" to="7">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="7" to="8">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="8" to="2">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="9" to="10">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="10" to="12">
<condition id="158">
<or_exp><and_exp><literal name="exitcond_flatten9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="10" to="11">
<condition id="160">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="11" to="10">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="12" to="13">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="13" to="14">
<condition id="124">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="13" to="24">
<condition id="143">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="14" to="15">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="15" to="16">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="16" to="17">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="17" to="18">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="18" to="23">
<condition id="161">
<or_exp><and_exp><literal name="tmp_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="18" to="19">
<condition id="166">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="19" to="20">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="20" to="21">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="21" to="22">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="22" to="18">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="23" to="13">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="24" to="26">
<condition id="167">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="24" to="25">
<condition id="169">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="25" to="24">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32">
<![CDATA[
:0  %dst_assign = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="dst_assign"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="32">
<![CDATA[
:1  %dst_assign_1 = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="dst_assign_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="32">
<![CDATA[
:2  %col_inbuf = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="col_inbuf"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %in_block_0_addr = getelementptr [8 x i16]* %in_block_0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="in_block_0_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %in_block_1_addr = getelementptr [8 x i16]* %in_block_1, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="in_block_1_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %in_block_2_addr = getelementptr [8 x i16]* %in_block_2, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="in_block_2_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %in_block_3_addr = getelementptr [8 x i16]* %in_block_3, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="in_block_3_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %in_block_4_addr = getelementptr [8 x i16]* %in_block_4, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="in_block_4_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %in_block_5_addr = getelementptr [8 x i16]* %in_block_5, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="in_block_5_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %in_block_6_addr = getelementptr [8 x i16]* %in_block_6, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="in_block_6_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %in_block_7_addr = getelementptr [8 x i16]* %in_block_7, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="in_block_7_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %in_block_0_addr_1 = getelementptr [8 x i16]* %in_block_0, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="in_block_0_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %in_block_1_addr_1 = getelementptr [8 x i16]* %in_block_1, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="in_block_1_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %in_block_2_addr_1 = getelementptr [8 x i16]* %in_block_2, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="in_block_2_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %in_block_3_addr_1 = getelementptr [8 x i16]* %in_block_3, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="in_block_3_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %in_block_4_addr_1 = getelementptr [8 x i16]* %in_block_4, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="in_block_4_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %in_block_5_addr_1 = getelementptr [8 x i16]* %in_block_5, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="in_block_5_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %in_block_6_addr_1 = getelementptr [8 x i16]* %in_block_6, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="in_block_6_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %in_block_7_addr_1 = getelementptr [8 x i16]* %in_block_7, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="in_block_7_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %in_block_0_addr_2 = getelementptr [8 x i16]* %in_block_0, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="in_block_0_addr_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %in_block_1_addr_2 = getelementptr [8 x i16]* %in_block_1, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="in_block_1_addr_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %in_block_2_addr_2 = getelementptr [8 x i16]* %in_block_2, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="in_block_2_addr_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %in_block_3_addr_2 = getelementptr [8 x i16]* %in_block_3, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="in_block_3_addr_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %in_block_4_addr_2 = getelementptr [8 x i16]* %in_block_4, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="in_block_4_addr_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %in_block_5_addr_2 = getelementptr [8 x i16]* %in_block_5, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="in_block_5_addr_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %in_block_6_addr_2 = getelementptr [8 x i16]* %in_block_6, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="in_block_6_addr_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %in_block_7_addr_2 = getelementptr [8 x i16]* %in_block_7, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="in_block_7_addr_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:27  %in_block_0_addr_3 = getelementptr [8 x i16]* %in_block_0, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="in_block_0_addr_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %in_block_1_addr_3 = getelementptr [8 x i16]* %in_block_1, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="in_block_1_addr_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %in_block_2_addr_3 = getelementptr [8 x i16]* %in_block_2, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="in_block_2_addr_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %in_block_3_addr_3 = getelementptr [8 x i16]* %in_block_3, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="in_block_3_addr_3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %in_block_4_addr_3 = getelementptr [8 x i16]* %in_block_4, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="in_block_4_addr_3"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %in_block_5_addr_3 = getelementptr [8 x i16]* %in_block_5, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="in_block_5_addr_3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %in_block_6_addr_3 = getelementptr [8 x i16]* %in_block_6, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="in_block_6_addr_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %in_block_7_addr_3 = getelementptr [8 x i16]* %in_block_7, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="in_block_7_addr_3"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %in_block_0_addr_4 = getelementptr [8 x i16]* %in_block_0, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="in_block_0_addr_4"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %in_block_1_addr_4 = getelementptr [8 x i16]* %in_block_1, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="in_block_1_addr_4"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  %in_block_2_addr_4 = getelementptr [8 x i16]* %in_block_2, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="in_block_2_addr_4"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %in_block_3_addr_4 = getelementptr [8 x i16]* %in_block_3, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="in_block_3_addr_4"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %in_block_4_addr_4 = getelementptr [8 x i16]* %in_block_4, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="in_block_4_addr_4"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %in_block_5_addr_4 = getelementptr [8 x i16]* %in_block_5, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="in_block_5_addr_4"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %in_block_6_addr_4 = getelementptr [8 x i16]* %in_block_6, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="in_block_6_addr_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %in_block_7_addr_4 = getelementptr [8 x i16]* %in_block_7, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="in_block_7_addr_4"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %in_block_0_addr_5 = getelementptr [8 x i16]* %in_block_0, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="in_block_0_addr_5"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %in_block_1_addr_5 = getelementptr [8 x i16]* %in_block_1, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="in_block_1_addr_5"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %in_block_2_addr_5 = getelementptr [8 x i16]* %in_block_2, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="in_block_2_addr_5"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %in_block_3_addr_5 = getelementptr [8 x i16]* %in_block_3, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="in_block_3_addr_5"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  %in_block_4_addr_5 = getelementptr [8 x i16]* %in_block_4, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="in_block_4_addr_5"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %in_block_5_addr_5 = getelementptr [8 x i16]* %in_block_5, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="in_block_5_addr_5"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %in_block_6_addr_5 = getelementptr [8 x i16]* %in_block_6, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="in_block_6_addr_5"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %in_block_7_addr_5 = getelementptr [8 x i16]* %in_block_7, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="in_block_7_addr_5"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %in_block_0_addr_6 = getelementptr [8 x i16]* %in_block_0, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="in_block_0_addr_6"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %in_block_1_addr_6 = getelementptr [8 x i16]* %in_block_1, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="in_block_1_addr_6"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %in_block_2_addr_6 = getelementptr [8 x i16]* %in_block_2, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="in_block_2_addr_6"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  %in_block_3_addr_6 = getelementptr [8 x i16]* %in_block_3, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="in_block_3_addr_6"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %in_block_4_addr_6 = getelementptr [8 x i16]* %in_block_4, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="in_block_4_addr_6"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %in_block_5_addr_6 = getelementptr [8 x i16]* %in_block_5, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="in_block_5_addr_6"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:57  %in_block_6_addr_6 = getelementptr [8 x i16]* %in_block_6, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="in_block_6_addr_6"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %in_block_7_addr_6 = getelementptr [8 x i16]* %in_block_7, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="in_block_7_addr_6"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:59  %in_block_0_addr_7 = getelementptr [8 x i16]* %in_block_0, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="in_block_0_addr_7"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %in_block_1_addr_7 = getelementptr [8 x i16]* %in_block_1, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="in_block_1_addr_7"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:61  %in_block_2_addr_7 = getelementptr [8 x i16]* %in_block_2, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="in_block_2_addr_7"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %in_block_3_addr_7 = getelementptr [8 x i16]* %in_block_3, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="in_block_3_addr_7"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %in_block_4_addr_7 = getelementptr [8 x i16]* %in_block_4, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="in_block_4_addr_7"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %in_block_5_addr_7 = getelementptr [8 x i16]* %in_block_5, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="in_block_5_addr_7"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %in_block_6_addr_7 = getelementptr [8 x i16]* %in_block_6, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="in_block_6_addr_7"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  %in_block_7_addr_7 = getelementptr [8 x i16]* %in_block_7, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="in_block_7_addr_7"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:67  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %dct_1d.1.exit ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %i = phi i4 [ 0, %0 ], [ %i_cast_mid2_v, %dct_1d.1.exit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2  %k_i = phi i4 [ 0, %0 ], [ %k, %dct_1d.1.exit ]

]]></Node>
<StgValue><ssdm name="k_i"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten, label %.preheader2.preheader.preheader, label %dct_1d.1.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
dct_1d.1.exit:3  %tmp_i3 = icmp eq i4 %k_i, -8

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
dct_1d.1.exit:4  %k_i_mid2 = select i1 %tmp_i3, i4 0, i4 %k_i

]]></Node>
<StgValue><ssdm name="k_i_mid2"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
dct_1d.1.exit:9  %k_i_cast = zext i4 %k_i_mid2 to i32

]]></Node>
<StgValue><ssdm name="k_i_cast"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
dct_1d.1.exit:31  %dct_coeff_table_13_a = getelementptr [8 x i15]* @dct_coeff_table_13, i32 0, i32 %k_i_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_13_a"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:32  %dct_coeff_table_13_l = load i15* %dct_coeff_table_13_a, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_13_l"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:34  %in_block_0_load_1 = load i16* %in_block_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="in_block_0_load_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:35  %in_block_1_load_1 = load i16* %in_block_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="in_block_1_load_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:36  %in_block_2_load_1 = load i16* %in_block_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="in_block_2_load_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:37  %in_block_3_load_1 = load i16* %in_block_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="in_block_3_load_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:38  %in_block_4_load_1 = load i16* %in_block_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="in_block_4_load_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:39  %in_block_5_load_1 = load i16* %in_block_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="in_block_5_load_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:40  %in_block_6_load_1 = load i16* %in_block_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="in_block_6_load_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:41  %in_block_7_load_1 = load i16* %in_block_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="in_block_7_load_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
dct_1d.1.exit:59  %dct_coeff_table_11_a = getelementptr [8 x i15]* @dct_coeff_table_11, i32 0, i32 %k_i_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_11_a"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:60  %dct_coeff_table_11_l = load i15* %dct_coeff_table_11_a, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_11_l"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:62  %in_block_0_load_3 = load i16* %in_block_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="in_block_0_load_3"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:63  %in_block_1_load_3 = load i16* %in_block_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="in_block_1_load_3"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:64  %in_block_2_load_3 = load i16* %in_block_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="in_block_2_load_3"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:65  %in_block_3_load_3 = load i16* %in_block_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="in_block_3_load_3"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:66  %in_block_4_load_3 = load i16* %in_block_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="in_block_4_load_3"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:67  %in_block_5_load_3 = load i16* %in_block_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="in_block_5_load_3"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:68  %in_block_6_load_3 = load i16* %in_block_6_addr_3, align 2

]]></Node>
<StgValue><ssdm name="in_block_6_load_3"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:69  %in_block_7_load_3 = load i16* %in_block_7_addr_3, align 2

]]></Node>
<StgValue><ssdm name="in_block_7_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="124" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
dct_1d.1.exit:0  %i_4 = add i4 1, %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
dct_1d.1.exit:5  %i_cast_mid2_v = select i1 %tmp_i3, i4 %i_4, i4 %i

]]></Node>
<StgValue><ssdm name="i_cast_mid2_v"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="4">
<![CDATA[
dct_1d.1.exit:8  %tmp_2 = trunc i4 %i_cast_mid2_v to i3

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="14" op_1_bw="32" op_2_bw="32">
<![CDATA[
dct_1d.1.exit:17  %dct_coeff_table_14_a = getelementptr [8 x i14]* @dct_coeff_table_14, i32 0, i32 %k_i_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_14_a"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:18  %dct_coeff_table_14_l = load i14* %dct_coeff_table_14_a, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_14_l"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:20  %in_block_0_load = load i16* %in_block_0_addr, align 2

]]></Node>
<StgValue><ssdm name="in_block_0_load"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:21  %in_block_1_load = load i16* %in_block_1_addr, align 2

]]></Node>
<StgValue><ssdm name="in_block_1_load"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:22  %in_block_2_load = load i16* %in_block_2_addr, align 2

]]></Node>
<StgValue><ssdm name="in_block_2_load"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:23  %in_block_3_load = load i16* %in_block_3_addr, align 2

]]></Node>
<StgValue><ssdm name="in_block_3_load"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:24  %in_block_4_load = load i16* %in_block_4_addr, align 2

]]></Node>
<StgValue><ssdm name="in_block_4_load"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:25  %in_block_5_load = load i16* %in_block_5_addr, align 2

]]></Node>
<StgValue><ssdm name="in_block_5_load"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:26  %in_block_6_load = load i16* %in_block_6_addr, align 2

]]></Node>
<StgValue><ssdm name="in_block_6_load"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:27  %in_block_7_load = load i16* %in_block_7_addr, align 2

]]></Node>
<StgValue><ssdm name="in_block_7_load"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:32  %dct_coeff_table_13_l = load i15* %dct_coeff_table_13_a, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_13_l"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:34  %in_block_0_load_1 = load i16* %in_block_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="in_block_0_load_1"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:35  %in_block_1_load_1 = load i16* %in_block_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="in_block_1_load_1"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:36  %in_block_2_load_1 = load i16* %in_block_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="in_block_2_load_1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:37  %in_block_3_load_1 = load i16* %in_block_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="in_block_3_load_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:38  %in_block_4_load_1 = load i16* %in_block_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="in_block_4_load_1"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:39  %in_block_5_load_1 = load i16* %in_block_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="in_block_5_load_1"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:40  %in_block_6_load_1 = load i16* %in_block_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="in_block_6_load_1"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:41  %in_block_7_load_1 = load i16* %in_block_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="in_block_7_load_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
dct_1d.1.exit:42  %tmp_1 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %in_block_0_load_1, i16 %in_block_1_load_1, i16 %in_block_2_load_1, i16 %in_block_3_load_1, i16 %in_block_4_load_1, i16 %in_block_5_load_1, i16 %in_block_6_load_1, i16 %in_block_7_load_1, i3 %tmp_2)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:60  %dct_coeff_table_11_l = load i15* %dct_coeff_table_11_a, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_11_l"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:62  %in_block_0_load_3 = load i16* %in_block_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="in_block_0_load_3"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:63  %in_block_1_load_3 = load i16* %in_block_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="in_block_1_load_3"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:64  %in_block_2_load_3 = load i16* %in_block_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="in_block_2_load_3"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:65  %in_block_3_load_3 = load i16* %in_block_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="in_block_3_load_3"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:66  %in_block_4_load_3 = load i16* %in_block_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="in_block_4_load_3"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:67  %in_block_5_load_3 = load i16* %in_block_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="in_block_5_load_3"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:68  %in_block_6_load_3 = load i16* %in_block_6_addr_3, align 2

]]></Node>
<StgValue><ssdm name="in_block_6_load_3"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:69  %in_block_7_load_3 = load i16* %in_block_7_addr_3, align 2

]]></Node>
<StgValue><ssdm name="in_block_7_load_3"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
dct_1d.1.exit:70  %tmp_s = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %in_block_0_load_3, i16 %in_block_1_load_3, i16 %in_block_2_load_3, i16 %in_block_3_load_3, i16 %in_block_4_load_3, i16 %in_block_5_load_3, i16 %in_block_6_load_3, i16 %in_block_7_load_3, i3 %tmp_2)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
dct_1d.1.exit:87  %dct_coeff_table_9_ad = getelementptr [8 x i15]* @dct_coeff_table_9, i32 0, i32 %k_i_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_9_ad"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:88  %dct_coeff_table_9_lo = load i15* %dct_coeff_table_9_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_9_lo"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:90  %in_block_0_load_5 = load i16* %in_block_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name="in_block_0_load_5"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:91  %in_block_1_load_5 = load i16* %in_block_1_addr_5, align 2

]]></Node>
<StgValue><ssdm name="in_block_1_load_5"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:92  %in_block_2_load_5 = load i16* %in_block_2_addr_5, align 2

]]></Node>
<StgValue><ssdm name="in_block_2_load_5"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:93  %in_block_3_load_5 = load i16* %in_block_3_addr_5, align 2

]]></Node>
<StgValue><ssdm name="in_block_3_load_5"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:94  %in_block_4_load_5 = load i16* %in_block_4_addr_5, align 2

]]></Node>
<StgValue><ssdm name="in_block_4_load_5"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:95  %in_block_5_load_5 = load i16* %in_block_5_addr_5, align 2

]]></Node>
<StgValue><ssdm name="in_block_5_load_5"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:96  %in_block_6_load_5 = load i16* %in_block_6_addr_5, align 2

]]></Node>
<StgValue><ssdm name="in_block_6_load_5"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:97  %in_block_7_load_5 = load i16* %in_block_7_addr_5, align 2

]]></Node>
<StgValue><ssdm name="in_block_7_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="167" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:18  %dct_coeff_table_14_l = load i14* %dct_coeff_table_14_a, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_14_l"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:20  %in_block_0_load = load i16* %in_block_0_addr, align 2

]]></Node>
<StgValue><ssdm name="in_block_0_load"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:21  %in_block_1_load = load i16* %in_block_1_addr, align 2

]]></Node>
<StgValue><ssdm name="in_block_1_load"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:22  %in_block_2_load = load i16* %in_block_2_addr, align 2

]]></Node>
<StgValue><ssdm name="in_block_2_load"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:23  %in_block_3_load = load i16* %in_block_3_addr, align 2

]]></Node>
<StgValue><ssdm name="in_block_3_load"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:24  %in_block_4_load = load i16* %in_block_4_addr, align 2

]]></Node>
<StgValue><ssdm name="in_block_4_load"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:25  %in_block_5_load = load i16* %in_block_5_addr, align 2

]]></Node>
<StgValue><ssdm name="in_block_5_load"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:26  %in_block_6_load = load i16* %in_block_6_addr, align 2

]]></Node>
<StgValue><ssdm name="in_block_6_load"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:27  %in_block_7_load = load i16* %in_block_7_addr, align 2

]]></Node>
<StgValue><ssdm name="in_block_7_load"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
dct_1d.1.exit:28  %tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %in_block_0_load, i16 %in_block_1_load, i16 %in_block_2_load, i16 %in_block_3_load, i16 %in_block_4_load, i16 %in_block_5_load, i16 %in_block_6_load, i16 %in_block_7_load, i3 %tmp_2)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="29" op_0_bw="15">
<![CDATA[
dct_1d.1.exit:33  %coeff_1_i_cast = sext i15 %dct_coeff_table_13_l to i29

]]></Node>
<StgValue><ssdm name="coeff_1_i_cast"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="29" op_0_bw="16">
<![CDATA[
dct_1d.1.exit:43  %tmp_6_1_i_cast = sext i16 %tmp_1 to i29

]]></Node>
<StgValue><ssdm name="tmp_6_1_i_cast"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.1.exit:44  %tmp_7_1_i = mul i29 %coeff_1_i_cast, %tmp_6_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp_7_1_i"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
dct_1d.1.exit:45  %dct_coeff_table_12_a = getelementptr [8 x i15]* @dct_coeff_table_12, i32 0, i32 %k_i_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_12_a"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:46  %dct_coeff_table_12_l = load i15* %dct_coeff_table_12_a, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_12_l"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:48  %in_block_0_load_2 = load i16* %in_block_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="in_block_0_load_2"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:49  %in_block_1_load_2 = load i16* %in_block_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="in_block_1_load_2"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:50  %in_block_2_load_2 = load i16* %in_block_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="in_block_2_load_2"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:51  %in_block_3_load_2 = load i16* %in_block_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="in_block_3_load_2"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:52  %in_block_4_load_2 = load i16* %in_block_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="in_block_4_load_2"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:53  %in_block_5_load_2 = load i16* %in_block_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="in_block_5_load_2"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:54  %in_block_6_load_2 = load i16* %in_block_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="in_block_6_load_2"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:55  %in_block_7_load_2 = load i16* %in_block_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="in_block_7_load_2"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="29" op_0_bw="15">
<![CDATA[
dct_1d.1.exit:61  %coeff_3_i_cast = sext i15 %dct_coeff_table_11_l to i29

]]></Node>
<StgValue><ssdm name="coeff_3_i_cast"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="29" op_0_bw="16">
<![CDATA[
dct_1d.1.exit:71  %tmp_6_3_i_cast = sext i16 %tmp_s to i29

]]></Node>
<StgValue><ssdm name="tmp_6_3_i_cast"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.1.exit:72  %tmp_7_3_i = mul i29 %coeff_3_i_cast, %tmp_6_3_i_cast

]]></Node>
<StgValue><ssdm name="tmp_7_3_i"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
dct_1d.1.exit:73  %dct_coeff_table_10_a = getelementptr [8 x i15]* @dct_coeff_table_10, i32 0, i32 %k_i_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_10_a"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:74  %dct_coeff_table_10_l = load i15* %dct_coeff_table_10_a, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_10_l"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:76  %in_block_0_load_4 = load i16* %in_block_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="in_block_0_load_4"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:77  %in_block_1_load_4 = load i16* %in_block_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name="in_block_1_load_4"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:78  %in_block_2_load_4 = load i16* %in_block_2_addr_4, align 2

]]></Node>
<StgValue><ssdm name="in_block_2_load_4"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:79  %in_block_3_load_4 = load i16* %in_block_3_addr_4, align 2

]]></Node>
<StgValue><ssdm name="in_block_3_load_4"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:80  %in_block_4_load_4 = load i16* %in_block_4_addr_4, align 2

]]></Node>
<StgValue><ssdm name="in_block_4_load_4"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:81  %in_block_5_load_4 = load i16* %in_block_5_addr_4, align 2

]]></Node>
<StgValue><ssdm name="in_block_5_load_4"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:82  %in_block_6_load_4 = load i16* %in_block_6_addr_4, align 2

]]></Node>
<StgValue><ssdm name="in_block_6_load_4"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:83  %in_block_7_load_4 = load i16* %in_block_7_addr_4, align 2

]]></Node>
<StgValue><ssdm name="in_block_7_load_4"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:88  %dct_coeff_table_9_lo = load i15* %dct_coeff_table_9_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_9_lo"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:90  %in_block_0_load_5 = load i16* %in_block_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name="in_block_0_load_5"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:91  %in_block_1_load_5 = load i16* %in_block_1_addr_5, align 2

]]></Node>
<StgValue><ssdm name="in_block_1_load_5"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:92  %in_block_2_load_5 = load i16* %in_block_2_addr_5, align 2

]]></Node>
<StgValue><ssdm name="in_block_2_load_5"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:93  %in_block_3_load_5 = load i16* %in_block_3_addr_5, align 2

]]></Node>
<StgValue><ssdm name="in_block_3_load_5"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:94  %in_block_4_load_5 = load i16* %in_block_4_addr_5, align 2

]]></Node>
<StgValue><ssdm name="in_block_4_load_5"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:95  %in_block_5_load_5 = load i16* %in_block_5_addr_5, align 2

]]></Node>
<StgValue><ssdm name="in_block_5_load_5"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:96  %in_block_6_load_5 = load i16* %in_block_6_addr_5, align 2

]]></Node>
<StgValue><ssdm name="in_block_6_load_5"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:97  %in_block_7_load_5 = load i16* %in_block_7_addr_5, align 2

]]></Node>
<StgValue><ssdm name="in_block_7_load_5"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
dct_1d.1.exit:98  %tmp_10 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %in_block_0_load_5, i16 %in_block_1_load_5, i16 %in_block_2_load_5, i16 %in_block_3_load_5, i16 %in_block_4_load_5, i16 %in_block_5_load_5, i16 %in_block_6_load_5, i16 %in_block_7_load_5, i3 %tmp_2)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
dct_1d.1.exit:101  %dct_coeff_table_8_ad = getelementptr [8 x i15]* @dct_coeff_table_8, i32 0, i32 %k_i_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_8_ad"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:102  %dct_coeff_table_8_lo = load i15* %dct_coeff_table_8_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_8_lo"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
dct_1d.1.exit:115  %dct_coeff_table_addr = getelementptr [8 x i15]* @dct_coeff_table, i32 0, i32 %k_i_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_addr"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:116  %dct_coeff_table_load = load i15* %dct_coeff_table_addr, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="29" op_0_bw="14">
<![CDATA[
dct_1d.1.exit:19  %coeff_i_cast = zext i14 %dct_coeff_table_14_l to i29

]]></Node>
<StgValue><ssdm name="coeff_i_cast"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="29" op_0_bw="16">
<![CDATA[
dct_1d.1.exit:29  %tmp_6_i_cast = sext i16 %tmp_4 to i29

]]></Node>
<StgValue><ssdm name="tmp_6_i_cast"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.1.exit:30  %tmp_7_i = mul i29 %coeff_i_cast, %tmp_6_i_cast

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:46  %dct_coeff_table_12_l = load i15* %dct_coeff_table_12_a, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_12_l"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:48  %in_block_0_load_2 = load i16* %in_block_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="in_block_0_load_2"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:49  %in_block_1_load_2 = load i16* %in_block_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="in_block_1_load_2"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:50  %in_block_2_load_2 = load i16* %in_block_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="in_block_2_load_2"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:51  %in_block_3_load_2 = load i16* %in_block_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="in_block_3_load_2"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:52  %in_block_4_load_2 = load i16* %in_block_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="in_block_4_load_2"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:53  %in_block_5_load_2 = load i16* %in_block_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="in_block_5_load_2"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:54  %in_block_6_load_2 = load i16* %in_block_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="in_block_6_load_2"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:55  %in_block_7_load_2 = load i16* %in_block_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="in_block_7_load_2"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
dct_1d.1.exit:56  %tmp_8 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %in_block_0_load_2, i16 %in_block_1_load_2, i16 %in_block_2_load_2, i16 %in_block_3_load_2, i16 %in_block_4_load_2, i16 %in_block_5_load_2, i16 %in_block_6_load_2, i16 %in_block_7_load_2, i3 %tmp_2)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:74  %dct_coeff_table_10_l = load i15* %dct_coeff_table_10_a, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_10_l"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:76  %in_block_0_load_4 = load i16* %in_block_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="in_block_0_load_4"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:77  %in_block_1_load_4 = load i16* %in_block_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name="in_block_1_load_4"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:78  %in_block_2_load_4 = load i16* %in_block_2_addr_4, align 2

]]></Node>
<StgValue><ssdm name="in_block_2_load_4"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:79  %in_block_3_load_4 = load i16* %in_block_3_addr_4, align 2

]]></Node>
<StgValue><ssdm name="in_block_3_load_4"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:80  %in_block_4_load_4 = load i16* %in_block_4_addr_4, align 2

]]></Node>
<StgValue><ssdm name="in_block_4_load_4"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:81  %in_block_5_load_4 = load i16* %in_block_5_addr_4, align 2

]]></Node>
<StgValue><ssdm name="in_block_5_load_4"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:82  %in_block_6_load_4 = load i16* %in_block_6_addr_4, align 2

]]></Node>
<StgValue><ssdm name="in_block_6_load_4"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:83  %in_block_7_load_4 = load i16* %in_block_7_addr_4, align 2

]]></Node>
<StgValue><ssdm name="in_block_7_load_4"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
dct_1d.1.exit:84  %tmp_5 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %in_block_0_load_4, i16 %in_block_1_load_4, i16 %in_block_2_load_4, i16 %in_block_3_load_4, i16 %in_block_4_load_4, i16 %in_block_5_load_4, i16 %in_block_6_load_4, i16 %in_block_7_load_4, i3 %tmp_2)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="29" op_0_bw="15">
<![CDATA[
dct_1d.1.exit:89  %coeff_5_i_cast = sext i15 %dct_coeff_table_9_lo to i29

]]></Node>
<StgValue><ssdm name="coeff_5_i_cast"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="29" op_0_bw="16">
<![CDATA[
dct_1d.1.exit:99  %tmp_6_5_i_cast = sext i16 %tmp_10 to i29

]]></Node>
<StgValue><ssdm name="tmp_6_5_i_cast"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.1.exit:100  %tmp_7_5_i = mul i29 %coeff_5_i_cast, %tmp_6_5_i_cast

]]></Node>
<StgValue><ssdm name="tmp_7_5_i"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:102  %dct_coeff_table_8_lo = load i15* %dct_coeff_table_8_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_8_lo"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:104  %in_block_0_load_6 = load i16* %in_block_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name="in_block_0_load_6"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:105  %in_block_1_load_6 = load i16* %in_block_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name="in_block_1_load_6"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:106  %in_block_2_load_6 = load i16* %in_block_2_addr_6, align 2

]]></Node>
<StgValue><ssdm name="in_block_2_load_6"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:107  %in_block_3_load_6 = load i16* %in_block_3_addr_6, align 2

]]></Node>
<StgValue><ssdm name="in_block_3_load_6"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:108  %in_block_4_load_6 = load i16* %in_block_4_addr_6, align 2

]]></Node>
<StgValue><ssdm name="in_block_4_load_6"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:109  %in_block_5_load_6 = load i16* %in_block_5_addr_6, align 2

]]></Node>
<StgValue><ssdm name="in_block_5_load_6"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:110  %in_block_6_load_6 = load i16* %in_block_6_addr_6, align 2

]]></Node>
<StgValue><ssdm name="in_block_6_load_6"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:111  %in_block_7_load_6 = load i16* %in_block_7_addr_6, align 2

]]></Node>
<StgValue><ssdm name="in_block_7_load_6"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:116  %dct_coeff_table_load = load i15* %dct_coeff_table_addr, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_load"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:118  %in_block_0_load_7 = load i16* %in_block_0_addr_7, align 2

]]></Node>
<StgValue><ssdm name="in_block_0_load_7"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:119  %in_block_1_load_7 = load i16* %in_block_1_addr_7, align 2

]]></Node>
<StgValue><ssdm name="in_block_1_load_7"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:120  %in_block_2_load_7 = load i16* %in_block_2_addr_7, align 2

]]></Node>
<StgValue><ssdm name="in_block_2_load_7"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:121  %in_block_3_load_7 = load i16* %in_block_3_addr_7, align 2

]]></Node>
<StgValue><ssdm name="in_block_3_load_7"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:122  %in_block_4_load_7 = load i16* %in_block_4_addr_7, align 2

]]></Node>
<StgValue><ssdm name="in_block_4_load_7"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:123  %in_block_5_load_7 = load i16* %in_block_5_addr_7, align 2

]]></Node>
<StgValue><ssdm name="in_block_5_load_7"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:124  %in_block_6_load_7 = load i16* %in_block_6_addr_7, align 2

]]></Node>
<StgValue><ssdm name="in_block_6_load_7"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:125  %in_block_7_load_7 = load i16* %in_block_7_addr_7, align 2

]]></Node>
<StgValue><ssdm name="in_block_7_load_7"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.1.exit:129  %tmp7 = add i29 %tmp_7_1_i, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
dct_1d.1.exit:140  %k = add i4 1, %k_i_mid2

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="29" op_0_bw="15">
<![CDATA[
dct_1d.1.exit:47  %coeff_2_i_cast = sext i15 %dct_coeff_table_12_l to i29

]]></Node>
<StgValue><ssdm name="coeff_2_i_cast"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="29" op_0_bw="16">
<![CDATA[
dct_1d.1.exit:57  %tmp_6_2_i_cast = sext i16 %tmp_8 to i29

]]></Node>
<StgValue><ssdm name="tmp_6_2_i_cast"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.1.exit:58  %tmp_7_2_i = mul i29 %coeff_2_i_cast, %tmp_6_2_i_cast

]]></Node>
<StgValue><ssdm name="tmp_7_2_i"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="29" op_0_bw="15">
<![CDATA[
dct_1d.1.exit:75  %coeff_4_i_cast = sext i15 %dct_coeff_table_10_l to i29

]]></Node>
<StgValue><ssdm name="coeff_4_i_cast"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="29" op_0_bw="16">
<![CDATA[
dct_1d.1.exit:85  %tmp_6_4_i_cast = sext i16 %tmp_5 to i29

]]></Node>
<StgValue><ssdm name="tmp_6_4_i_cast"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.1.exit:86  %tmp_7_4_i = mul i29 %coeff_4_i_cast, %tmp_6_4_i_cast

]]></Node>
<StgValue><ssdm name="tmp_7_4_i"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:104  %in_block_0_load_6 = load i16* %in_block_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name="in_block_0_load_6"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:105  %in_block_1_load_6 = load i16* %in_block_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name="in_block_1_load_6"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:106  %in_block_2_load_6 = load i16* %in_block_2_addr_6, align 2

]]></Node>
<StgValue><ssdm name="in_block_2_load_6"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:107  %in_block_3_load_6 = load i16* %in_block_3_addr_6, align 2

]]></Node>
<StgValue><ssdm name="in_block_3_load_6"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:108  %in_block_4_load_6 = load i16* %in_block_4_addr_6, align 2

]]></Node>
<StgValue><ssdm name="in_block_4_load_6"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:109  %in_block_5_load_6 = load i16* %in_block_5_addr_6, align 2

]]></Node>
<StgValue><ssdm name="in_block_5_load_6"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:110  %in_block_6_load_6 = load i16* %in_block_6_addr_6, align 2

]]></Node>
<StgValue><ssdm name="in_block_6_load_6"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:111  %in_block_7_load_6 = load i16* %in_block_7_addr_6, align 2

]]></Node>
<StgValue><ssdm name="in_block_7_load_6"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
dct_1d.1.exit:112  %tmp_11 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %in_block_0_load_6, i16 %in_block_1_load_6, i16 %in_block_2_load_6, i16 %in_block_3_load_6, i16 %in_block_4_load_6, i16 %in_block_5_load_6, i16 %in_block_6_load_6, i16 %in_block_7_load_6, i3 %tmp_2)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:118  %in_block_0_load_7 = load i16* %in_block_0_addr_7, align 2

]]></Node>
<StgValue><ssdm name="in_block_0_load_7"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:119  %in_block_1_load_7 = load i16* %in_block_1_addr_7, align 2

]]></Node>
<StgValue><ssdm name="in_block_1_load_7"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:120  %in_block_2_load_7 = load i16* %in_block_2_addr_7, align 2

]]></Node>
<StgValue><ssdm name="in_block_2_load_7"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:121  %in_block_3_load_7 = load i16* %in_block_3_addr_7, align 2

]]></Node>
<StgValue><ssdm name="in_block_3_load_7"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:122  %in_block_4_load_7 = load i16* %in_block_4_addr_7, align 2

]]></Node>
<StgValue><ssdm name="in_block_4_load_7"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:123  %in_block_5_load_7 = load i16* %in_block_5_addr_7, align 2

]]></Node>
<StgValue><ssdm name="in_block_5_load_7"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:124  %in_block_6_load_7 = load i16* %in_block_6_addr_7, align 2

]]></Node>
<StgValue><ssdm name="in_block_6_load_7"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="3">
<![CDATA[
dct_1d.1.exit:125  %in_block_7_load_7 = load i16* %in_block_7_addr_7, align 2

]]></Node>
<StgValue><ssdm name="in_block_7_load_7"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
dct_1d.1.exit:126  %tmp_12 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %in_block_0_load_7, i16 %in_block_1_load_7, i16 %in_block_2_load_7, i16 %in_block_3_load_7, i16 %in_block_4_load_7, i16 %in_block_5_load_7, i16 %in_block_6_load_7, i16 %in_block_7_load_7, i3 %tmp_2)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.1.exit:130  %tmp8 = add i29 %tmp_7_3_i, %tmp_7_2_i

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.1.exit:131  %tmp9 = add i29 %tmp7, %tmp8

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.1.exit:132  %tmp3 = add i29 %tmp_7_5_i, %tmp_7_4_i

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="29" op_0_bw="15">
<![CDATA[
dct_1d.1.exit:103  %coeff_6_i_cast = sext i15 %dct_coeff_table_8_lo to i29

]]></Node>
<StgValue><ssdm name="coeff_6_i_cast"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="29" op_0_bw="16">
<![CDATA[
dct_1d.1.exit:113  %tmp_6_6_i_cast = sext i16 %tmp_11 to i29

]]></Node>
<StgValue><ssdm name="tmp_6_6_i_cast"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.1.exit:114  %tmp_7_6_i = mul i29 %coeff_6_i_cast, %tmp_6_6_i_cast

]]></Node>
<StgValue><ssdm name="tmp_7_6_i"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="29" op_0_bw="15">
<![CDATA[
dct_1d.1.exit:117  %coeff_7_i_cast = sext i15 %dct_coeff_table_load to i29

]]></Node>
<StgValue><ssdm name="coeff_7_i_cast"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="29" op_0_bw="16">
<![CDATA[
dct_1d.1.exit:127  %tmp_6_7_i_cast = sext i16 %tmp_12 to i29

]]></Node>
<StgValue><ssdm name="tmp_6_7_i_cast"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.1.exit:128  %tmp_7_7_i = mul i29 %coeff_7_i_cast, %tmp_6_7_i_cast

]]></Node>
<StgValue><ssdm name="tmp_7_7_i"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.1.exit:133  %tmp4 = add i29 4096, %tmp_7_7_i

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.1.exit:134  %tmp5 = add i29 %tmp_7_6_i, %tmp4

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
dct_1d.1.exit:1  call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @Row_DCT_Loop_DCT_Out)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
dct_1d.1.exit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
dct_1d.1.exit:6  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_cast_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="7">
<![CDATA[
dct_1d.1.exit:7  %tmp_5_cast = zext i7 %tmp to i8

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="4">
<![CDATA[
dct_1d.1.exit:10  %k_i_cast_cast = zext i4 %k_i_mid2 to i8

]]></Node>
<StgValue><ssdm name="k_i_cast_cast"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
dct_1d.1.exit:11  %tmp_6 = add i8 %tmp_5_cast, %k_i_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="8">
<![CDATA[
dct_1d.1.exit:12  %tmp_6_cast = zext i8 %tmp_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
dct_1d.1.exit:13  %dst_assign_addr = getelementptr [64 x i16]* %dst_assign, i32 0, i32 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="dst_assign_addr"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
dct_1d.1.exit:14  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
dct_1d.1.exit:15  %tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
dct_1d.1.exit:16  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.1.exit:135  %tmp6 = add i29 %tmp3, %tmp5

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.1.exit:136  %tmp_3_i = add i29 %tmp9, %tmp6

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
dct_1d.1.exit:137  %tmp_5_i = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_3_i, i32 13, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
dct_1d.1.exit:138  store i16 %tmp_5_i, i16* %dst_assign_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
dct_1d.1.exit:139  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_11_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
dct_1d.1.exit:141  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.preheader:0  br label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="316" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader2.preheader:0  %indvar_flatten7 = phi i7 [ %indvar_flatten_next8, %.preheader2 ], [ 0, %.preheader2.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader2.preheader:1  %j = phi i4 [ %j_cast_mid2_v, %.preheader2 ], [ 0, %.preheader2.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader2.preheader:2  %i_1 = phi i4 [ %i_6, %.preheader2 ], [ 0, %.preheader2.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2.preheader:3  %exitcond_flatten9 = icmp eq i7 %indvar_flatten7, -64

]]></Node>
<StgValue><ssdm name="exitcond_flatten9"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2.preheader:4  %indvar_flatten_next8 = add i7 %indvar_flatten7, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next8"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.preheader:5  br i1 %exitcond_flatten9, label %.preheader1.preheader, label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:0  %j_2 = add i4 %j, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:3  %tmp_13 = icmp eq i4 %i_1, -8

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader2:4  %i_1_mid2 = select i1 %tmp_13, i4 0, i4 %i_1

]]></Node>
<StgValue><ssdm name="i_1_mid2"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader2:5  %j_cast_mid2_v = select i1 %tmp_13, i4 %j_2, i4 %j

]]></Node>
<StgValue><ssdm name="j_cast_mid2_v"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="4">
<![CDATA[
.preheader2:6  %j_cast_mid2_cast = zext i4 %j_cast_mid2_v to i8

]]></Node>
<StgValue><ssdm name="j_cast_mid2_cast"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader2:10  %tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_mid2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="7">
<![CDATA[
.preheader2:11  %tmp_18_cast = zext i7 %tmp_15 to i8

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:12  %tmp_16 = add i8 %j_cast_mid2_cast, %tmp_18_cast

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="8">
<![CDATA[
.preheader2:13  %tmp_19_cast = zext i8 %tmp_16 to i32

]]></Node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2:14  %dst_assign_addr_1 = getelementptr [64 x i16]* %dst_assign, i32 0, i32 %tmp_19_cast

]]></Node>
<StgValue><ssdm name="dst_assign_addr_1"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="6">
<![CDATA[
.preheader2:21  %dst_assign_load = load i16* %dst_assign_addr_1, align 2

]]></Node>
<StgValue><ssdm name="dst_assign_load"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:24  %i_6 = add i4 %i_1_mid2, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="334" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Row_Outer_Loop)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader2:7  %tmp_14 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j_cast_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="337" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="7">
<![CDATA[
.preheader2:8  %tmp_16_cast = zext i7 %tmp_14 to i8

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="338" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="4">
<![CDATA[
.preheader2:9  %i_1_cast_cast = zext i4 %i_1_mid2 to i8

]]></Node>
<StgValue><ssdm name="i_1_cast_cast"/></StgValue>
</operation>

<operation id="339" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:15  %tmp_17 = add i8 %i_1_cast_cast, %tmp_16_cast

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="340" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="8">
<![CDATA[
.preheader2:16  %tmp_20_cast = zext i8 %tmp_17 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="341" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2:17  %col_inbuf_addr = getelementptr [64 x i16]* %col_inbuf, i32 0, i32 %tmp_20_cast

]]></Node>
<StgValue><ssdm name="col_inbuf_addr"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:18  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2:19  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:20  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="6">
<![CDATA[
.preheader2:21  %dst_assign_load = load i16* %dst_assign_addr_1, align 2

]]></Node>
<StgValue><ssdm name="dst_assign_load"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
.preheader2:22  store i16 %dst_assign_load, i16* %col_inbuf_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader2:23  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str5, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
.preheader2:25  br label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="349" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader1:0  %i_2 = phi i4 [ %i_5, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:1  %tmp_9 = icmp eq i4 %i_2, -8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:2  %i_5 = add i4 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:3  br i1 %tmp_9, label %.preheader.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_18 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="7">
<![CDATA[
:3  %tmp_19 = zext i7 %tmp_18 to i32

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %col_inbuf_addr_1 = getelementptr [64 x i16]* %col_inbuf, i32 0, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="col_inbuf_addr_1"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %tmp_20 = or i7 %tmp_18, 1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:7  %tmp_21 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_20)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %col_inbuf_addr_2 = getelementptr [64 x i16]* %col_inbuf, i32 0, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="col_inbuf_addr_2"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="6">
<![CDATA[
:27  %col_inbuf_load = load i16* %col_inbuf_addr_1, align 2

]]></Node>
<StgValue><ssdm name="col_inbuf_load"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="6">
<![CDATA[
:29  %col_inbuf_load_1 = load i16* %col_inbuf_addr_2, align 2

]]></Node>
<StgValue><ssdm name="col_inbuf_load_1"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %tmp_22 = or i7 %tmp_18, 2

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:10  %tmp_23 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_22)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %col_inbuf_addr_3 = getelementptr [64 x i16]* %col_inbuf, i32 0, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="col_inbuf_addr_3"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_24 = or i7 %tmp_18, 3

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:13  %tmp_25 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_24)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %col_inbuf_addr_4 = getelementptr [64 x i16]* %col_inbuf, i32 0, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="col_inbuf_addr_4"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="6">
<![CDATA[
:27  %col_inbuf_load = load i16* %col_inbuf_addr_1, align 2

]]></Node>
<StgValue><ssdm name="col_inbuf_load"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="6">
<![CDATA[
:29  %col_inbuf_load_1 = load i16* %col_inbuf_addr_2, align 2

]]></Node>
<StgValue><ssdm name="col_inbuf_load_1"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="6">
<![CDATA[
:31  %col_inbuf_load_2 = load i16* %col_inbuf_addr_3, align 2

]]></Node>
<StgValue><ssdm name="col_inbuf_load_2"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="6">
<![CDATA[
:33  %col_inbuf_load_3 = load i16* %col_inbuf_addr_4, align 2

]]></Node>
<StgValue><ssdm name="col_inbuf_load_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="373" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:15  %tmp_26 = or i7 %tmp_18, 4

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:16  %tmp_27 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_26)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %col_inbuf_addr_5 = getelementptr [64 x i16]* %col_inbuf, i32 0, i32 %tmp_27

]]></Node>
<StgValue><ssdm name="col_inbuf_addr_5"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:18  %tmp_28 = or i7 %tmp_18, 5

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:19  %tmp_29 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_28)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %col_inbuf_addr_6 = getelementptr [64 x i16]* %col_inbuf, i32 0, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="col_inbuf_addr_6"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="6">
<![CDATA[
:31  %col_inbuf_load_2 = load i16* %col_inbuf_addr_3, align 2

]]></Node>
<StgValue><ssdm name="col_inbuf_load_2"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="6">
<![CDATA[
:33  %col_inbuf_load_3 = load i16* %col_inbuf_addr_4, align 2

]]></Node>
<StgValue><ssdm name="col_inbuf_load_3"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="6">
<![CDATA[
:35  %col_inbuf_load_4 = load i16* %col_inbuf_addr_5, align 2

]]></Node>
<StgValue><ssdm name="col_inbuf_load_4"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="6">
<![CDATA[
:37  %col_inbuf_load_5 = load i16* %col_inbuf_addr_6, align 2

]]></Node>
<StgValue><ssdm name="col_inbuf_load_5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="383" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:21  %tmp_30 = or i7 %tmp_18, 6

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:22  %tmp_31 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_30)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %col_inbuf_addr_7 = getelementptr [64 x i16]* %col_inbuf, i32 0, i32 %tmp_31

]]></Node>
<StgValue><ssdm name="col_inbuf_addr_7"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:24  %tmp_32 = or i7 %tmp_18, 7

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
:25  %tmp_33 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_32)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %col_inbuf_addr_8 = getelementptr [64 x i16]* %col_inbuf, i32 0, i32 %tmp_33

]]></Node>
<StgValue><ssdm name="col_inbuf_addr_8"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="6">
<![CDATA[
:35  %col_inbuf_load_4 = load i16* %col_inbuf_addr_5, align 2

]]></Node>
<StgValue><ssdm name="col_inbuf_load_4"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="6">
<![CDATA[
:37  %col_inbuf_load_5 = load i16* %col_inbuf_addr_6, align 2

]]></Node>
<StgValue><ssdm name="col_inbuf_load_5"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="6">
<![CDATA[
:39  %col_inbuf_load_6 = load i16* %col_inbuf_addr_7, align 2

]]></Node>
<StgValue><ssdm name="col_inbuf_load_6"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="6">
<![CDATA[
:41  %col_inbuf_load_7 = load i16* %col_inbuf_addr_8, align 2

]]></Node>
<StgValue><ssdm name="col_inbuf_load_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="393" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="7">
<![CDATA[
:4  %tmp_22_cast = zext i7 %tmp_18 to i8

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="29" op_0_bw="16">
<![CDATA[
:28  %tmp_6_cast_i = sext i16 %col_inbuf_load to i29

]]></Node>
<StgValue><ssdm name="tmp_6_cast_i"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="29" op_0_bw="16">
<![CDATA[
:30  %tmp_6_1_cast_i = sext i16 %col_inbuf_load_1 to i29

]]></Node>
<StgValue><ssdm name="tmp_6_1_cast_i"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="29" op_0_bw="16">
<![CDATA[
:32  %tmp_6_2_cast_i = sext i16 %col_inbuf_load_2 to i29

]]></Node>
<StgValue><ssdm name="tmp_6_2_cast_i"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="29" op_0_bw="16">
<![CDATA[
:34  %tmp_6_3_cast_i = sext i16 %col_inbuf_load_3 to i29

]]></Node>
<StgValue><ssdm name="tmp_6_3_cast_i"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="29" op_0_bw="16">
<![CDATA[
:36  %tmp_6_4_cast_i = sext i16 %col_inbuf_load_4 to i29

]]></Node>
<StgValue><ssdm name="tmp_6_4_cast_i"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="29" op_0_bw="16">
<![CDATA[
:38  %tmp_6_5_cast_i = sext i16 %col_inbuf_load_5 to i29

]]></Node>
<StgValue><ssdm name="tmp_6_5_cast_i"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="6">
<![CDATA[
:39  %col_inbuf_load_6 = load i16* %col_inbuf_addr_7, align 2

]]></Node>
<StgValue><ssdm name="col_inbuf_load_6"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="29" op_0_bw="16">
<![CDATA[
:40  %tmp_6_6_cast_i = sext i16 %col_inbuf_load_6 to i29

]]></Node>
<StgValue><ssdm name="tmp_6_6_cast_i"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="6">
<![CDATA[
:41  %col_inbuf_load_7 = load i16* %col_inbuf_addr_8, align 2

]]></Node>
<StgValue><ssdm name="col_inbuf_load_7"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="29" op_0_bw="16">
<![CDATA[
:42  %tmp_6_7_cast_i = sext i16 %col_inbuf_load_7 to i29

]]></Node>
<StgValue><ssdm name="tmp_6_7_cast_i"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
:43  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="407" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_i1 = phi i4 [ 0, %2 ], [ %k_1, %4 ]

]]></Node>
<StgValue><ssdm name="k_i1"/></StgValue>
</operation>

<operation id="408" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_i2 = icmp eq i4 %k_i1, -8

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="409" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %k_1 = add i4 %k_i1, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_i2, label %.preheader1.loopexit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="4">
<![CDATA[
:0  %k_cast1_i = zext i4 %k_i1 to i32

]]></Node>
<StgValue><ssdm name="k_cast1_i"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="4">
<![CDATA[
:1  %k_cast1_i_cast = zext i4 %k_i1 to i8

]]></Node>
<StgValue><ssdm name="k_cast1_i_cast"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_39 = add i8 %tmp_22_cast, %k_cast1_i_cast

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %dct_coeff_table_1_ad = getelementptr [8 x i15]* @dct_coeff_table_1, i32 0, i32 %k_cast1_i

]]></Node>
<StgValue><ssdm name="dct_coeff_table_1_ad"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="15" op_0_bw="3">
<![CDATA[
:14  %dct_coeff_table_1_lo = load i15* %dct_coeff_table_1_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_1_lo"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %dct_coeff_table_3_ad = getelementptr [8 x i15]* @dct_coeff_table_3, i32 0, i32 %k_cast1_i

]]></Node>
<StgValue><ssdm name="dct_coeff_table_3_ad"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="15" op_0_bw="3">
<![CDATA[
:22  %dct_coeff_table_3_lo = load i15* %dct_coeff_table_3_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_3_lo"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %dct_coeff_table_5_ad = getelementptr [8 x i15]* @dct_coeff_table_5, i32 0, i32 %k_cast1_i

]]></Node>
<StgValue><ssdm name="dct_coeff_table_5_ad"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="15" op_0_bw="3">
<![CDATA[
:30  %dct_coeff_table_5_lo = load i15* %dct_coeff_table_5_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_5_lo"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %dct_coeff_table_6_ad = getelementptr [8 x i15]* @dct_coeff_table_6, i32 0, i32 %k_cast1_i

]]></Node>
<StgValue><ssdm name="dct_coeff_table_6_ad"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="15" op_0_bw="3">
<![CDATA[
:34  %dct_coeff_table_6_lo = load i15* %dct_coeff_table_6_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_6_lo"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  %dct_coeff_table_7_ad = getelementptr [8 x i15]* @dct_coeff_table_7, i32 0, i32 %k_cast1_i

]]></Node>
<StgValue><ssdm name="dct_coeff_table_7_ad"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="15" op_0_bw="3">
<![CDATA[
:38  %dct_coeff_table_7_lo = load i15* %dct_coeff_table_7_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_7_lo"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="424" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="14" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %dct_coeff_table_0_ad = getelementptr [8 x i14]* @dct_coeff_table_0, i32 0, i32 %k_cast1_i

]]></Node>
<StgValue><ssdm name="dct_coeff_table_0_ad"/></StgValue>
</operation>

<operation id="425" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="14" op_0_bw="3">
<![CDATA[
:10  %dct_coeff_table_0_lo = load i14* %dct_coeff_table_0_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_0_lo"/></StgValue>
</operation>

<operation id="426" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="15" op_0_bw="3">
<![CDATA[
:14  %dct_coeff_table_1_lo = load i15* %dct_coeff_table_1_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_1_lo"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %dct_coeff_table_2_ad = getelementptr [8 x i15]* @dct_coeff_table_2, i32 0, i32 %k_cast1_i

]]></Node>
<StgValue><ssdm name="dct_coeff_table_2_ad"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="15" op_0_bw="3">
<![CDATA[
:18  %dct_coeff_table_2_lo = load i15* %dct_coeff_table_2_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_2_lo"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="15" op_0_bw="3">
<![CDATA[
:22  %dct_coeff_table_3_lo = load i15* %dct_coeff_table_3_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_3_lo"/></StgValue>
</operation>

<operation id="430" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %dct_coeff_table_4_ad = getelementptr [8 x i15]* @dct_coeff_table_4, i32 0, i32 %k_cast1_i

]]></Node>
<StgValue><ssdm name="dct_coeff_table_4_ad"/></StgValue>
</operation>

<operation id="431" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="15" op_0_bw="3">
<![CDATA[
:26  %dct_coeff_table_4_lo = load i15* %dct_coeff_table_4_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_4_lo"/></StgValue>
</operation>

<operation id="432" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="15" op_0_bw="3">
<![CDATA[
:30  %dct_coeff_table_5_lo = load i15* %dct_coeff_table_5_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_5_lo"/></StgValue>
</operation>

<operation id="433" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="15" op_0_bw="3">
<![CDATA[
:34  %dct_coeff_table_6_lo = load i15* %dct_coeff_table_6_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_6_lo"/></StgValue>
</operation>

<operation id="434" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="15" op_0_bw="3">
<![CDATA[
:38  %dct_coeff_table_7_lo = load i15* %dct_coeff_table_7_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_7_lo"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="435" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="14" op_0_bw="3">
<![CDATA[
:10  %dct_coeff_table_0_lo = load i14* %dct_coeff_table_0_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_0_lo"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="29" op_0_bw="15">
<![CDATA[
:15  %coeff_1_cast_i = sext i15 %dct_coeff_table_1_lo to i29

]]></Node>
<StgValue><ssdm name="coeff_1_cast_i"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:16  %tmp_7_1_i4 = mul i29 %coeff_1_cast_i, %tmp_6_1_cast_i

]]></Node>
<StgValue><ssdm name="tmp_7_1_i4"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="15" op_0_bw="3">
<![CDATA[
:18  %dct_coeff_table_2_lo = load i15* %dct_coeff_table_2_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_2_lo"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="29" op_0_bw="15">
<![CDATA[
:23  %coeff_3_cast_i = sext i15 %dct_coeff_table_3_lo to i29

]]></Node>
<StgValue><ssdm name="coeff_3_cast_i"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:24  %tmp_7_3_i8 = mul i29 %coeff_3_cast_i, %tmp_6_3_cast_i

]]></Node>
<StgValue><ssdm name="tmp_7_3_i8"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="15" op_0_bw="3">
<![CDATA[
:26  %dct_coeff_table_4_lo = load i15* %dct_coeff_table_4_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_4_lo"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="29" op_0_bw="15">
<![CDATA[
:31  %coeff_5_cast_i = sext i15 %dct_coeff_table_5_lo to i29

]]></Node>
<StgValue><ssdm name="coeff_5_cast_i"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:32  %tmp_7_5_i1 = mul i29 %coeff_5_cast_i, %tmp_6_5_cast_i

]]></Node>
<StgValue><ssdm name="tmp_7_5_i1"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="29" op_0_bw="15">
<![CDATA[
:35  %coeff_6_cast_i = sext i15 %dct_coeff_table_6_lo to i29

]]></Node>
<StgValue><ssdm name="coeff_6_cast_i"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:36  %tmp_7_6_i1 = mul i29 %coeff_6_cast_i, %tmp_6_6_cast_i

]]></Node>
<StgValue><ssdm name="tmp_7_6_i1"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="29" op_0_bw="15">
<![CDATA[
:39  %coeff_7_cast_i = sext i15 %dct_coeff_table_7_lo to i29

]]></Node>
<StgValue><ssdm name="coeff_7_cast_i"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:40  %tmp_7_7_i1 = mul i29 %coeff_7_cast_i, %tmp_6_7_cast_i

]]></Node>
<StgValue><ssdm name="tmp_7_7_i1"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:45  %tmp14 = add i29 %tmp_7_7_i1, 4096

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:46  %tmp15 = add i29 %tmp_7_6_i1, %tmp14

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="450" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="29" op_0_bw="14">
<![CDATA[
:11  %coeff_cast_i = zext i14 %dct_coeff_table_0_lo to i29

]]></Node>
<StgValue><ssdm name="coeff_cast_i"/></StgValue>
</operation>

<operation id="451" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:12  %tmp_7_i3 = mul i29 %coeff_cast_i, %tmp_6_cast_i

]]></Node>
<StgValue><ssdm name="tmp_7_i3"/></StgValue>
</operation>

<operation id="452" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="29" op_0_bw="15">
<![CDATA[
:19  %coeff_2_cast_i = sext i15 %dct_coeff_table_2_lo to i29

]]></Node>
<StgValue><ssdm name="coeff_2_cast_i"/></StgValue>
</operation>

<operation id="453" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:20  %tmp_7_2_i6 = mul i29 %coeff_2_cast_i, %tmp_6_2_cast_i

]]></Node>
<StgValue><ssdm name="tmp_7_2_i6"/></StgValue>
</operation>

<operation id="454" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="29" op_0_bw="15">
<![CDATA[
:27  %coeff_4_cast_i = sext i15 %dct_coeff_table_4_lo to i29

]]></Node>
<StgValue><ssdm name="coeff_4_cast_i"/></StgValue>
</operation>

<operation id="455" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:28  %tmp_7_4_i1 = mul i29 %coeff_4_cast_i, %tmp_6_4_cast_i

]]></Node>
<StgValue><ssdm name="tmp_7_4_i1"/></StgValue>
</operation>

<operation id="456" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:41  %tmp10 = add i29 %tmp_7_1_i4, %tmp_7_i3

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="457" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:42  %tmp11 = add i29 %tmp_7_3_i8, %tmp_7_2_i6

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="458" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:43  %tmp12 = add i29 %tmp10, %tmp11

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="459" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:44  %tmp13 = add i29 %tmp_7_5_i1, %tmp_7_4_i1

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="460" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:47  %tmp16 = add i29 %tmp13, %tmp15

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="461" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:48  %tmp_3_i1 = add i29 %tmp12, %tmp16

]]></Node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>

<operation id="462" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %tmp_5_i1 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_3_i1, i32 13, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="463" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="8">
<![CDATA[
:3  %tmp_43_cast = zext i8 %tmp_39 to i32

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="464" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %dst_assign_1_addr = getelementptr [64 x i16]* %dst_assign_1, i32 0, i32 %tmp_43_cast

]]></Node>
<StgValue><ssdm name="dst_assign_1_addr"/></StgValue>
</operation>

<operation id="465" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="466" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:7  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="468" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:50  store i16 %tmp_5_i1, i16* %dst_assign_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:51  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="471" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
:52  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="472" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="473" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader.preheader:0  %indvar_flatten1 = phi i7 [ %indvar_flatten_next1, %.preheader ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="474" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader.preheader:1  %j_1 = phi i4 [ %j_1_cast9_mid2_v, %.preheader ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="475" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader.preheader:2  %i_3 = phi i4 [ %i_7, %.preheader ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="476" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:3  %exitcond_flatten1 = icmp eq i7 %indvar_flatten1, -64

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:4  %indvar_flatten_next1 = add i7 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:5  br i1 %exitcond_flatten1, label %5, label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:0  %j_3 = add i4 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %tmp_34 = icmp eq i4 %i_3, -8

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:4  %i_3_mid2 = select i1 %tmp_34, i4 0, i4 %i_3

]]></Node>
<StgValue><ssdm name="i_3_mid2"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:5  %j_1_cast9_mid2_v = select i1 %tmp_34, i4 %j_3, i4 %j_1

]]></Node>
<StgValue><ssdm name="j_1_cast9_mid2_v"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="4">
<![CDATA[
.preheader:6  %j_1_cast9_mid2_cast = zext i4 %j_1_cast9_mid2_v to i8

]]></Node>
<StgValue><ssdm name="j_1_cast9_mid2_cast"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader:13  %tmp_37 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3_mid2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="7">
<![CDATA[
.preheader:14  %tmp_41_cast = zext i7 %tmp_37 to i8

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:15  %tmp_38 = add i8 %j_1_cast9_mid2_cast, %tmp_41_cast

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="8">
<![CDATA[
.preheader:16  %tmp_42_cast = zext i8 %tmp_38 to i32

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="488" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:17  %dst_assign_1_addr_1 = getelementptr [64 x i16]* %dst_assign_1, i32 0, i32 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="dst_assign_1_addr_1"/></StgValue>
</operation>

<operation id="489" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="6">
<![CDATA[
.preheader:21  %dst_assign_1_load = load i16* %dst_assign_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="dst_assign_1_load"/></StgValue>
</operation>

<operation id="490" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:24  %i_7 = add i4 %i_3_mid2, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="491" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Col_Outer_Loop)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="493" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader:7  %tmp_35 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j_1_cast9_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="494" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="7">
<![CDATA[
.preheader:8  %tmp_38_cast = zext i7 %tmp_35 to i8

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="495" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="4">
<![CDATA[
.preheader:9  %i_3_cast8_cast = zext i4 %i_3_mid2 to i8

]]></Node>
<StgValue><ssdm name="i_3_cast8_cast"/></StgValue>
</operation>

<operation id="496" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:10  %tmp_36 = add i8 %i_3_cast8_cast, %tmp_38_cast

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="497" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="8">
<![CDATA[
.preheader:11  %tmp_39_cast = zext i8 %tmp_36 to i32

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="498" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:12  %out_block_addr = getelementptr [64 x i16]* %out_block, i32 0, i32 %tmp_39_cast

]]></Node>
<StgValue><ssdm name="out_block_addr"/></StgValue>
</operation>

<operation id="499" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:18  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:19  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="501" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:20  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="6">
<![CDATA[
.preheader:21  %dst_assign_1_load = load i16* %dst_assign_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="dst_assign_1_load"/></StgValue>
</operation>

<operation id="503" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
.preheader:22  store i16 %dst_assign_1_load, i16* %out_block_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:23  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str8, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="505" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
.preheader:25  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="506" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
