library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.std_logic_unsigned.all;

use IEEE.NUMERIC_STD.ALL;

entity Instruction_Memory is
    Port ( addr : in STD_LOGIC_VECTOR (7 downto 0);
--           CLK : in STD_LOGIC;
           --Press X to
           Dout : out STD_LOGIC_VECTOR (31 downto 0));
end Instruction_Memory;

architecture Behavioral of Instruction_Memory is
    subtype data_t is std_logic_vector(31 downto 0);
    type mem_t is array (0 to 255) of data_t;
    signal mem : mem_t := (x"00000000", -- NEVER CHANGE THIS !
x"06000700",
x"0a020000",
x"0b010200",
x"0a010100",
x"06000100",
x"0a030000",
x"06000400",
x"0a040000",
x"0b070300",
x"0b080400",
x"0c000807",
x"06000400",
x"0a030000",
x"0b010300",
x"0a020100",
x"06000100",
x"0a030000",
x"0b070300",
x"0b080200",
x"0c000807",
x"06000300",
x"0a030000",
x"0b0a0300",
x"0b0b0200",
x"14000b0a",
x"06000100",
x"0a030000",
x"06000800",
x"0a040000",
x"0b070300",
x"0b080400",
x"0c000807",
x"06000100",
x"0a030000",
x"0b070300",
x"0b080200",
x"0c000807",
x"06000100",
x"0a030000",
x"06000800",
x"0a040000",
x"0b0a0400",
x"150b0a00",
x"0a050b00",
x"0b070300",
x"0b080500",
x"0c000807",
x"06000100",
x"0a030000",
x"0b070300",
x"0b080100",
x"0c000807",

others=>(others=>'0'));
begin
    --process
    --begin
--        Dout <= x"deadbeef"; --AKA steak hachÃ©
        --wait until CLK'event and CLK = '1';
        Dout <= mem(TO_INTEGER(unsigned(addr)));
    --end process;
end Behavioral;
