

---

# âœ… UNITâ€“1 : COMPUTER ORGANIZATION & ARCHITECTURE

## â­ PRIORITYâ€“1 (VERY HIGH CHANCE QUESTIONS)

---

## 1ï¸âƒ£ VONâ€“NEUMANN ARCHITECTURE (10 MARKS) â­â­â­â­â­

### **Definition**

Von-Neumann Architecture is a computer architecture in which **data and program instructions are stored in the same memory** and are accessed using a **single bus system**.

---

### **Block Diagram (Text Based â€“ Draw in Exam)**

```
            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
            â”‚   Input Unit â”‚
            â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
                   â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚      Main Memory     â”‚
        â”‚ (Data + Instructions)â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                   â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚        CPU           â”‚
        â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â” â”‚
        â”‚ â”‚ ALU  â”‚  â”‚  CU   â”‚ â”‚
        â”‚ â””â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                   â”‚
            â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”
            â”‚ Output Unit â”‚
            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

```

---

### **Main Components**

1. **Input Unit** â€“ Takes input from user
    
2. **Memory Unit** â€“ Stores data and instructions
    
3. **CPU (Central Processing Unit)**
    
    - **ALU** â€“ Performs arithmetic and logical operations
        
    - **Control Unit (CU)** â€“ Controls execution of instructions
        
4. **Output Unit** â€“ Displays result
    

---

### **Stored Program Concept**

- Both **instructions and data are stored in the same memory**
    
- Instructions are executed **sequentially**
    
- CPU fetches:
    
    1. Instruction
        
    2. Data
        
    3. Executes operation
        

ğŸ“Œ **This concept is the foundation of modern computers**

---

### **Advantages**

1. Simple and easy to design
    
2. Less hardware required
    
3. Flexible and general-purpose system
    
4. Widely used in real computers
    

---

### **Limitations (Von-Neumann Bottleneck)**

- Single bus for data & instructions
    
- CPU waits while data/instruction transfer
    
- Reduces system speed
    

ğŸ“Œ This limitation is called **Von-Neumann Bottleneck**

---

### **Conclusion**

Von-Neumann Architecture introduced the **stored program concept** and forms the base of modern computer systems.

---

## âœï¸ WRITE THIS EXACTLY FOR FULL 10 MARKS

---

---

## 2ï¸âƒ£ TYPES OF BUSES (10 MARKS) â­â­â­â­â­

### **Definition**

A **bus** is a group of wires that carries **data, address, and control signals** between different components of a computer.

---

### **Types of Buses**

---

### **1. Data Bus**

- Transfers **actual data**
    
- **Bidirectional**
    
- Width determines speed (8-bit, 16-bit, 32-bit)
    

ğŸ“Œ Example: Sending data from memory to CPU

---

### **2. Address Bus**

- Carries **address of memory location**
    
- **Unidirectional**
    
- Determines memory size
    

ğŸ“Œ Example: CPU sends address to memory

---

### **3. Control Bus**

- Carries **control signals**
    
- Controls read/write operations
    
- Signals like: Read, Write, Interrupt
    

ğŸ“Œ Example: Memory Read signal

---

### **Text Diagram**

```
CPU â”€â”€ Address Bus â”€â”€â–º Memory
CPU â—„â”€ Data Bus â”€â”€â–º Memory
CPU â”€â”€ Control Bus â”€â”€â–º Memory
```

---

### **Comparison (Data vs Address Bus)**

|Feature|Data Bus|Address Bus|
|---|---|---|
|Direction|Bidirectional|Unidirectional|
|Carries|Data|Address|
|Speed Impact|Yes|No|

---

### **Conclusion**

Buses enable communication between CPU, memory, and I/O devices.

---

---

## 3ï¸âƒ£ BUS ARCHITECTURE

### â¤ Using MULTIPLEXER

### â¤ Using TRI-STATE BUFFER (10 MARKS) â­â­â­â­â­

---

### **Why Bus Architecture is Needed**

- Reduces number of wires
    
- Efficient data transfer
    
- Cost effective design
    

---

## **A) Bus Architecture Using Multiplexer**

### **Working**

- Multiplexer selects **one source at a time**
    
- Selection lines decide active input
    
- Output connected to common bus
    

### **Diagram**

`R1 â”€â”€â” R2 â”€â”€â”¼â”€â”€â–º MUX â”€â”€â”€â–º BUS R3 â”€â”€â”˜      Select Lines`

### **Disadvantage**

- Hardware increases with registers
    
- Slower for large systems
    

---

## **B) Bus Architecture Using Tri-State Buffer**

### **Working**

- Uses tri-state buffers (0,1,Z)
    
- Only one buffer enabled at a time
    
- Others remain in high-impedance state
    

### **Diagram**

`R1 â”€â”€â–º [T] â”€â”€â” R2 â”€â”€â–º [T] â”€â”€â”¼â”€â”€â–º BUS R3 â”€â”€â–º [T] â”€â”€â”˜`

---

### **Comparison**

|Feature|Multiplexer|Tri-State|
|---|---|---|
|Speed|Slower|Faster|
|Hardware|More|Less|
|Flexibility|Low|High|

---

### **Conclusion**

Tri-state buffer bus is more efficient and widely used.

---

---

## 4ï¸âƒ£ REGISTER TRANSFER LANGUAGE (RTL) (10 MARKS) â­â­â­â­â­

### **Definition**

Register Transfer Language is a **symbolic notation** used to describe **data transfer and operations between registers**.

---

### **Register Transfer Statement**

`R1 â† R2`

Means: Content of R2 is copied to R1

---

### **Control Function**

Operation executes only if control condition is true.

`P : R1 â† R2`

---

### **Examples**

1. `R1 â† R2 + R3`
    
2. `R4 â† R4 + 1`
    
3. `P : R1 â† R2`
    

---

### **RTL Symbols**

- `â†` Transfer
    
- `:` Control condition
    
- `+` Arithmetic operation
    

---

### **Advantages**

1. Simple representation
    
2. Easy to understand
    
3. Used in micro-operation design
    

---

### **Conclusion**

RTL provides a clear method to describe internal operations of CPU.
