<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>【IC设计】简要介绍锁存器原理与Verilog实践 | 潘业成的博客</title><meta name="author" content="TDppy"><meta name="copyright" content="TDppy"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="锁存器原理   当控制信号 C&#x3D;0 时，Q维持不变根据与非门的逻辑定律，无论 D 输入什么信号，RD 和 SD 信号同时为 1。根据由与非门组成的 RS 锁存器的逻辑定律，RD 和 SD 都同时 等于 1 的话，锁存器的输出端 Q 将维持原状态不变。 当控制信号 C&#x3D;1 时，Q由D来决定 如果此时 D&#x3D;0，SD 就等于1，RD 就等于 0，根据 RS 锁存器的逻辑规律">
<meta property="og:type" content="article">
<meta property="og:title" content="【IC设计】简要介绍锁存器原理与Verilog实践">
<meta property="og:url" content="https://www.whyc.fun/2024/Q2/ic-design-brief-introduction-to-latch-principles-and-verilog-practice/index.html">
<meta property="og:site_name" content="潘业成的博客">
<meta property="og:description" content="锁存器原理   当控制信号 C&#x3D;0 时，Q维持不变根据与非门的逻辑定律，无论 D 输入什么信号，RD 和 SD 信号同时为 1。根据由与非门组成的 RS 锁存器的逻辑定律，RD 和 SD 都同时 等于 1 的话，锁存器的输出端 Q 将维持原状态不变。 当控制信号 C&#x3D;1 时，Q由D来决定 如果此时 D&#x3D;0，SD 就等于1，RD 就等于 0，根据 RS 锁存器的逻辑规律">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://www.whyc.fun/img/butterfly-icon.png">
<meta property="article:published_time" content="2024-04-27T12:47:58.000Z">
<meta property="article:modified_time" content="2026-01-18T08:18:03.128Z">
<meta property="article:author" content="TDppy">
<meta property="article:tag" content="Verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://www.whyc.fun/img/butterfly-icon.png"><script type="application/ld+json">{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "【IC设计】简要介绍锁存器原理与Verilog实践",
  "url": "https://www.whyc.fun/2024/Q2/ic-design-brief-introduction-to-latch-principles-and-verilog-practice/",
  "image": "https://www.whyc.fun/img/butterfly-icon.png",
  "datePublished": "2024-04-27T12:47:58.000Z",
  "dateModified": "2026-01-18T08:18:03.128Z",
  "author": [
    {
      "@type": "Person",
      "name": "TDppy",
      "url": "https://www.whyc.fun"
    }
  ]
}</script><link rel="shortcut icon" href="/img/favicon.ico"><link rel="canonical" href="https://www.whyc.fun/2024/Q2/ic-design-brief-introduction-to-latch-principles-and-verilog-practice/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=5.5.4-b1"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@7.1.0/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.12.0/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyloadPlugin: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '【IC设计】简要介绍锁存器原理与Verilog实践',
  isHighlightShrink: false,
  isToc: true,
  pageType: 'post'
}</script><meta name="generator" content="Hexo 6.3.0"></head><body><div class="bg-animation" id="web_bg" style="background-image: url(https://oss.012700.xyz/butterfly/2024/10/index.jpg);"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">130</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">74</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><span> 标签</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(https://oss.012700.xyz/butterfly/2024/10/index.jpg);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">潘业成的博客</span></a><a class="nav-page-title" href="/"><span class="site-name">【IC设计】简要介绍锁存器原理与Verilog实践</span><span class="site-name"><i class="fa-solid fa-circle-arrow-left"></i><span>  返回首页</span></span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><span> 标签</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">【IC设计】简要介绍锁存器原理与Verilog实践</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2024-04-27T12:47:58.000Z" title="发表于 2024-04-27 12:47:58">2024-04-27</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2026-01-18T08:18:03.128Z" title="更新于 2026-01-18 08:18:03">2026-01-18</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1/">数字IC设计</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h1 id="锁存器原理"><a href="#锁存器原理" class="headerlink" title="锁存器原理"></a>锁存器原理</h1><img src="/2024/Q2/ic-design-brief-introduction-to-latch-principles-and-verilog-practice/1.png" class="" title="在这里插入图片描述">

<ul>
<li><strong>当控制信号 C&#x3D;0 时，Q维持不变</strong><br>根据与非门的逻辑定律，无论 D 输入什么信号，RD 和 SD 信号同时为 1。根据由与非门组成的 RS 锁存器的逻辑定律，RD 和 SD 都同时 等于 1 的话，锁存器的输出端 Q 将维持原状态不变。</li>
<li><strong>当控制信号 C&#x3D;1 时，Q由D来决定</strong><ol>
<li>如果此时 D&#x3D;0，SD 就等于1，RD 就等于 0，根据 RS 锁存器的逻辑规律，电路的结果就为 0 状态；</li>
<li>如果 D &#x3D;1，那么 RD 就等于 1，SD 也就等于 0，锁存器的结果就为 1 状态。<br>也就是说，此时锁存器的状态是由激励输入端 D 来确定的，<br>并且 D 等于什么，锁存器的状态就是什么，这就是我们前面所说的，将单路数据 D 存入到锁存器之中。</li>
</ol>
</li>
</ul>
<img src="/2024/Q2/ic-design-brief-introduction-to-latch-principles-and-verilog-practice/2.png" class="" title="在这里插入图片描述">
<p>在绝大多数设计中我们要避免产生锁存器。它会让您设计的时序出问题，并且它的隐蔽性很强，新人很难查出问题。锁存器最大的危害在于不能过滤毛刺和影响工具进行时序分析。这对于下一级电路是极其危险的。所以，只要能用触发器的地方，就不用锁存器。</p>
<h1 id="if语句"><a href="#if语句" class="headerlink" title="if语句"></a>if语句</h1><h2 id="if语句不带else"><a href="#if语句不带else" class="headerlink" title="if语句不带else"></a>if语句不带else</h2><figure class="highlight rust"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line">`timescale <span class="number">1</span>ns / <span class="number">1</span>ps</span><br><span class="line"></span><br><span class="line">module <span class="title function_ invoke__">latch</span></span><br><span class="line">(</span><br><span class="line">    clk,</span><br><span class="line">    a,</span><br><span class="line">    b,</span><br><span class="line">    y</span><br><span class="line">);</span><br><span class="line">    input clk;</span><br><span class="line">    input a;</span><br><span class="line">    input b;</span><br><span class="line">    output reg y;</span><br><span class="line">    always @(*) begin</span><br><span class="line">        <span class="keyword">if</span>( a == <span class="number">1</span>)</span><br><span class="line">            y = b;</span><br><span class="line">    end</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<h2 id="if语句不带else-对应-RTL原理图"><a href="#if语句不带else-对应-RTL原理图" class="headerlink" title="if语句不带else 对应 RTL原理图"></a>if语句不带else 对应 RTL原理图</h2><img src="/2024/Q2/ic-design-brief-introduction-to-latch-principles-and-verilog-practice/3.png" class="" title="在这里插入图片描述">
<h2 id="if语句带else"><a href="#if语句带else" class="headerlink" title="if语句带else"></a>if语句带else</h2><figure class="highlight rust"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line">`timescale <span class="number">1</span>ns / <span class="number">1</span>ps</span><br><span class="line"></span><br><span class="line">module <span class="title function_ invoke__">latch</span></span><br><span class="line">(</span><br><span class="line">    clk,</span><br><span class="line">    a,</span><br><span class="line">    b,</span><br><span class="line">    y</span><br><span class="line">);</span><br><span class="line">    input clk;</span><br><span class="line">    input a;</span><br><span class="line">    input b;</span><br><span class="line">    output reg y;</span><br><span class="line">    always @(*) begin</span><br><span class="line">        <span class="keyword">if</span>( a == <span class="number">1</span>)</span><br><span class="line">            y = b;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            y = <span class="number">0</span>;</span><br><span class="line">    end</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<h2 id="if语句带else-对应-RTL原理图"><a href="#if语句带else-对应-RTL原理图" class="headerlink" title="if语句带else 对应 RTL原理图"></a>if语句带else 对应 RTL原理图</h2><img src="/2024/Q2/ic-design-brief-introduction-to-latch-principles-and-verilog-practice/4.png" class="" title="在这里插入图片描述">

<h2 id="if语句带else-对应-RTL原理图-1"><a href="#if语句带else-对应-RTL原理图-1" class="headerlink" title="if语句带else 对应 RTL原理图"></a>if语句带else 对应 RTL原理图</h2><h1 id="Case语句"><a href="#Case语句" class="headerlink" title="Case语句"></a>Case语句</h1><h2 id="Case语句不带feault"><a href="#Case语句不带feault" class="headerlink" title="Case语句不带feault"></a>Case语句不带feault</h2><figure class="highlight rust"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line">`timescale <span class="number">1</span>ns / <span class="number">1</span>ps</span><br><span class="line"></span><br><span class="line">module <span class="title function_ invoke__">latch</span></span><br><span class="line">(</span><br><span class="line">    clk,</span><br><span class="line">    a,</span><br><span class="line">    b,</span><br><span class="line">    y</span><br><span class="line">);</span><br><span class="line">    input clk;</span><br><span class="line">    input a;</span><br><span class="line">    input b;</span><br><span class="line">    output reg y;</span><br><span class="line">    always @(*) begin</span><br><span class="line">        <span class="comment">// a为0时，y更新为b  </span></span><br><span class="line">        <span class="comment">// a为其他值时，y锁存</span></span><br><span class="line">        <span class="title function_ invoke__">case</span>(a)</span><br><span class="line">            <span class="number">0</span> : y = b;</span><br><span class="line">        endcase</span><br><span class="line">    end</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h2 id="Case语句不带feault-对应-RTL原理图"><a href="#Case语句不带feault-对应-RTL原理图" class="headerlink" title="Case语句不带feault 对应 RTL原理图"></a>Case语句不带feault 对应 RTL原理图</h2><img src="/2024/Q2/ic-design-brief-introduction-to-latch-principles-and-verilog-practice/5.png" class="" title="在这里插入图片描述">

<h2 id="Case语句带default"><a href="#Case语句带default" class="headerlink" title="Case语句带default"></a>Case语句带default</h2><figure class="highlight rust"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line">`timescale <span class="number">1</span>ns / <span class="number">1</span>ps</span><br><span class="line"></span><br><span class="line">module <span class="title function_ invoke__">latch</span></span><br><span class="line">(</span><br><span class="line">    clk,</span><br><span class="line">    a,</span><br><span class="line">    b,</span><br><span class="line">    y</span><br><span class="line">);</span><br><span class="line">    input clk;</span><br><span class="line">    input a;</span><br><span class="line">    input b;</span><br><span class="line">    output reg y;</span><br><span class="line">    always @(*) begin</span><br><span class="line">        <span class="comment">// a为0时，y更新为b  </span></span><br><span class="line">        <span class="comment">// a为其他值时，y锁存</span></span><br><span class="line">        <span class="title function_ invoke__">case</span>(a)</span><br><span class="line">            <span class="number">0</span> : y = b;</span><br><span class="line">            default : y = <span class="number">0</span>;</span><br><span class="line">        endcase</span><br><span class="line">    end</span><br><span class="line">endmodule</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h2 id="Case语句不带feault-对应-RTL原理图-1"><a href="#Case语句不带feault-对应-RTL原理图-1" class="headerlink" title="Case语句不带feault 对应 RTL原理图"></a>Case语句不带feault 对应 RTL原理图</h2><img src="/2024/Q2/ic-design-brief-introduction-to-latch-principles-and-verilog-practice/6.png" class="" title="在这里插入图片描述">
<h1 id="参考资料"><a href="#参考资料" class="headerlink" title="参考资料"></a>参考资料</h1><ol>
<li><a target="_blank" rel="noopener" href="http://yuanzige.com/">正点原子逻辑设计</a></li>
<li><a target="_blank" rel="noopener" href="https://www.bilibili.com/video/BV16w4m1d7Re/?spm_id_from=333.1007.top_right_bar_window_history.content.click">B站 花几分钟理解锁存器</a></li>
<li><a target="_blank" rel="noopener" href="https://www.bilibili.com/video/BV1oL411D77D/?spm_id_from=333.1007.top_right_bar_window_history.content.click">锁存器与触发器详解1 SR锁存器</a></li>
</ol>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://www.whyc.fun">TDppy</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://www.whyc.fun/2024/Q2/ic-design-brief-introduction-to-latch-principles-and-verilog-practice/">https://www.whyc.fun/2024/Q2/ic-design-brief-introduction-to-latch-principles-and-verilog-practice/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="https://www.whyc.fun" target="_blank">潘业成的博客</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/Verilog/">Verilog</a></div><div class="post-share"><div class="social-share" data-image="/img/butterfly-icon.png" data-sites="facebook,x,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2024/Q2/ic-design-xilinx-different-series-zynq-board-introduction-zynq-7000-ultrascale-mpsoc-rfsoc-acap/" title="【IC设计】Xilinx不同系列的Zynq板卡介绍(Zynq-7000，UltraScale MPSoC_RFSoC，ACAP）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">【IC设计】Xilinx不同系列的Zynq板卡介绍(Zynq-7000，UltraScale MPSoC_RFSoC，ACAP）</div></div><div class="info-2"><div class="info-item-1">Xilinx Zynq SoC 系列针对不同的应用领域，Xilinx 公司设计开发了各种逻辑资源规模和集成各种外设功能的 Zynq SOC 器件，包括专为成本优化的 Zynq-7000 平台，面向高性能实时计算应用领域的 Zynq UltraScale+ MPSoC，面向射频通信的 Zynq UltraScale+ RFSoC，以及具备高度可扩展特性的自适应加速平台 ACAP。 专为成本优化的 Zynq-7000 平台Zynq-7000 SoC 属于成本优化的可扩展 SoC 平台，该系列器件集成了单核或双核的 Arm Cortex-A9，28nm 7 系列可编程逻辑，以及速率高达 12.5G 的收发器。Zynq-7000 SoC 非常适合以下应用领域：ADAS医疗内窥镜小型蜂窝基带专业相机机器视觉电信级以太网回传多功能打印机 面向高性能实时计算应用领域的 Zynq UltraScale+ MPSoCZynq UltraScale+ MPSoC 器件不仅提供 64 位可扩展性处理器，同时还将实时控制与软硬件引擎相结合，支持图形、视频、波形与数据包处理。置于包含通用实时...</div></div></div></a><a class="pagination-related" href="/2024/Q2/ic-design-edge-detection-circuit-rising-edge-falling-edge-both-edges-with-source-code-and-simulation-waveform/" title="【IC设计】边沿检测电路（上升沿、下降沿、双沿，附带源代码和仿真波形）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">【IC设计】边沿检测电路（上升沿、下降沿、双沿，附带源代码和仿真波形）</div></div><div class="info-2"><div class="info-item-1">边沿检测电路的概念边沿检测指的是检测一个信号的上升沿或者下降沿，如果发现了信号的上升沿或下降沿，则给出一个信号指示出来。边沿检测电路根据检测边沿的类型一般分为上升沿检测电路、下降沿检测电路和双沿检测电路。 上升沿检测电路  如图所示，我们的目标是当检测到a从0变成1时，令a_posedge为高电平，其余情况a_posedge均为低电平。要检测a从0变成1，也就是说a的上升沿前是低电平，上升沿后是高电平，那么只需要令边沿前取反，再和边沿后相与，如果结果为1，说明必然是边沿前为0，边沿后为1，确认是上升沿。实际操作中是让a打一拍并取反，再和a相与，得到a_posedge。 下降沿检测电路 下降沿同理，边沿后取反再和边沿前相与，得到1，说明是下降沿。  边沿前电平可以通过a打一拍得到。 双边沿检测电路  方法一：前面会了上升沿和下降沿检测，双边沿检测也就是上升沿和下降沿都拉高，只需要将前面两者的结果进行或运算即可。 方法二：更为简便的办法是，上升沿和下降沿都是0和1之间的跳变，使用异或运算符，可以直接得到结果。  代码和仿真RTL代码12345678910111213141516171...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2024/Q2/ic-design-synchronous-fifo-design-verilog-source-parameterized-design-interview-essential/" title="【IC设计】同步FIFO设计（Verilog源码、参数化设计、面试必备）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-05-19</div><div class="info-item-2">【IC设计】同步FIFO设计（Verilog源码、参数化设计、面试必备）</div></div><div class="info-2"><div class="info-item-1">设计思想FIFO也就是先进先出的队列，是一种特殊的RAM，特殊在读写地址默认是自增1，所以FIFO内部管理读写地址，不需要暴露读写地址端口。同步FIFO指读写使用同一个时钟，异步FIFO则读写使用不同的时钟，同步FIFO相对简单一些，异步FIFO还涉及到亚稳态、格雷码和二进制的转化等问题。 FIFO的难点在于空满的判断，这里同步FIFO的空满判断有两种方式，一是使用计数器，这个很简单，fifo_cnt等于0就为空，等于深度就满，二是使用读写指针进行判断，这里我使用第一种方式。 下面给出了经典同步fifo设计的源码，用来面试手撕，采用了参数化、$clog2函数，代码很规范也很好记。总结一下博客，重点强调下记忆的方法，方便面试手撕代码，如有错误的地方恳请指正！ 端口分三方面记忆，时钟复位+读+写。注意读写不光有数据，还有使能和空满信号。 代码块一共可以分为六个代码块：  读数据部分有读指针always块、读操作always块； 写数据部分有写指针always块、写操作always块； 空满判断部分有fifo元素数量always块、空满判断assign块；  寄存器包括：  fifo_...</div></div></div></a><a class="pagination-related" href="/2024/Q2/ic-design-50-duty-cycle-odd-even-frequency-division-verilog/" title="【IC设计】任意倍数占空比为50%的奇数分频和偶数分频（Verilog源码、仿真波形、讲解）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-05-19</div><div class="info-item-2">【IC设计】任意倍数占空比为50%的奇数分频和偶数分频（Verilog源码、仿真波形、讲解）</div></div><div class="info-2"><div class="info-item-1">任意倍数占空比为50%的偶数分频以四分频为例，分频后的一个周期是分频前的四个周期，并且分频后的一个周期中，一半是高电平，一半是低电平，这就是占空比为50%的四分频。要实现该功能，使用一个计数器在0~3之间计数，clk_out在0和2时翻转即可。 12345678910111213141516171819202122232425262728293031323334353637383940module even_divider#( parameter DIVIDE_FACTOR = 4 )(    input clk_in   ,    input rst_n    ,    output reg clk_out);    parameter CNT_WIDTH = $clog2(DIVIDE_FACTOR) ;    reg [CNT_WIDTH : 0] cnt                     ;        // 1.计数器    always@(posedge clk_in or negedge rst_n) begin        if( ~rst_n ) be...</div></div></div></a><a class="pagination-related" href="/2024/Q1/ic-design-verilog-linear-sequence-machine-lighting-case-two-xiaomei-brother-course/" title="【IC设计】Verilog线性序列机点灯案例(二)（小梅哥课程）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-15</div><div class="info-item-2">【IC设计】Verilog线性序列机点灯案例(二)（小梅哥课程）</div></div><div class="info-2"><div class="info-item-1"> 案例和代码来自小梅哥课程，本人仅对知识点做做笔记，如有学习需要请支持官方正版。  该系列目录：Verilog线性序列机点灯案例（一）Verilog线性序列机点灯案例（二）Verilog线性序列机点灯案例（三）Verilog线性序列机点灯案例（四） 设计目标我们的FPGA的时钟频率为50MHz，即每个周期20ns。因此，在该时钟下时间和周期数的对应关系为：    持续时间 对应周期数    0.25s 12,500,000 cycles   0.5s 25,000,000 cycles   0.75s 37,500,000 cycles   1s 50,000,000 cycles   我们的目标是让LED以**【亮0.25秒-&gt;灭0.5秒-&gt;亮0.75秒-&gt;灭1秒】**的规律，持续循环闪烁。 设计思路 为了完成这样的规律性闪烁，需要一个计数器，计数满2.5秒归零，即：当上升沿采样到125,000,000-1时，计数器归零。然后，led灯根据当前计数器的数值，设置led的亮灭，图中已经标注了led跳变时的counter数值。下面直接上代码 RTL 及 Testb...</div></div></div></a><a class="pagination-related" href="/2022/Q3/pre-master-one-study-crazy-work-15-hours-organized-verilog-language-entry-knowledge/" title="【准研一学习】狂肝15小时整理的Verilog语言入门知识"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2022-08-19</div><div class="info-item-2">【准研一学习】狂肝15小时整理的Verilog语言入门知识</div></div><div class="info-2"><div class="info-item-1">闲言稍叙Verilog和VHDL就是目前使用最多的两个硬件描述语言(HDL)，如果阅读本文的你也是Verilog新手，这部分闲言或许对你有所启发。 作者本科是计算机科学与技术专业，现在是准研一，方向和硬件相关。由于学艺不精，只会点C、Java，电路、信号、单片机等硬件课程都只懂皮毛。由于课题组研究需要，学习了Verilog语言并总结为本文。 C语言是软件描述语言，编码的核心目的在于经过编译、链接后能够产生机器能够识别的指令序列，进而完成代码功能。而Verilog是硬件描述语言，编码的核心目的在于描述门与门之间的连接，通过综合、实现所写的代码，产生可以转化为芯片的图纸，交由厂商通过光刻来生产所设计的电路，最终经过封装、测试，即通常所称的芯片。 要学习Verilog首先需要一个编程平台，有Vivado、Modelsim等，其中Vivado是用的最多的，但是运行比较慢，Modelsim运行的快，但是界面丑，这个看个人喜好安装就好。 有编程平台后，通过在网站上刷题和看书，逐渐就可以上手了。那么下面列举出我学习Verilog所使用过的网站、书籍： 网站：1.HDLBits网站地址该网站是全...</div></div></div></a><a class="pagination-related" href="/2024/Q2/ic-design-edge-detection-circuit-rising-edge-falling-edge-both-edges-with-source-code-and-simulation-waveform/" title="【IC设计】边沿检测电路（上升沿、下降沿、双沿，附带源代码和仿真波形）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-04-25</div><div class="info-item-2">【IC设计】边沿检测电路（上升沿、下降沿、双沿，附带源代码和仿真波形）</div></div><div class="info-2"><div class="info-item-1">边沿检测电路的概念边沿检测指的是检测一个信号的上升沿或者下降沿，如果发现了信号的上升沿或下降沿，则给出一个信号指示出来。边沿检测电路根据检测边沿的类型一般分为上升沿检测电路、下降沿检测电路和双沿检测电路。 上升沿检测电路  如图所示，我们的目标是当检测到a从0变成1时，令a_posedge为高电平，其余情况a_posedge均为低电平。要检测a从0变成1，也就是说a的上升沿前是低电平，上升沿后是高电平，那么只需要令边沿前取反，再和边沿后相与，如果结果为1，说明必然是边沿前为0，边沿后为1，确认是上升沿。实际操作中是让a打一拍并取反，再和a相与，得到a_posedge。 下降沿检测电路 下降沿同理，边沿后取反再和边沿前相与，得到1，说明是下降沿。  边沿前电平可以通过a打一拍得到。 双边沿检测电路  方法一：前面会了上升沿和下降沿检测，双边沿检测也就是上升沿和下降沿都拉高，只需要将前面两者的结果进行或运算即可。 方法二：更为简便的办法是，上升沿和下降沿都是0和1之间的跳变，使用异或运算符，可以直接得到结果。  代码和仿真RTL代码12345678910111213141516171...</div></div></div></a><a class="pagination-related" href="/2023/Q2/ic-design-verilog-based-8-layer-matrix-multiplication-design/" title="【IC设计】基于Verilog的8层矩阵乘法设计"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-06-04</div><div class="info-item-2">【IC设计】基于Verilog的8层矩阵乘法设计</div></div><div class="info-2"><div class="info-item-1">项目要求基本要求输入有9个矩阵，权重矩阵有8个，分别是Weight I0I7，Input矩阵I ~-1。8个矩阵都是都是16行*16列的，且矩阵中的每个元素是16位补码形式的有符号定点数（1位符号位，6位整数位，9位小数位）  要求将Weight I0依次乘以Input I-1 ，Weight I1 ，Weight I2 ，Weight I3 ，Weight I4，  Weight I5，  Weight I6 ， Weight I7，依次得到Input I0 ，Input I1 ，Input I2 ，Input I3 ，Input I4 ，Input I5 ，Input I6 ，Input I7最终输出Input I7 截断要求对于矩阵AB&#x3D;C，C矩阵的第i行第j列元素是A的第i行和B的第j列进行乘加运算得到的，由于矩阵的元素是16位，两个16位元素相乘结果需要用216-1&#x3D;31位表示，再考虑相加，因此需要31+4&#x3D;35位来表示。在这个项目中不考虑相加后会超过31位的情况，只用31位表示。对于Weight I0 * Input I-1&#x3D;I...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">TDppy</div><div class="author-info-description"></div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">130</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">74</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/TDppy"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/TDppy" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:2287015934@qq.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">如何呢，又能怎。</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E9%94%81%E5%AD%98%E5%99%A8%E5%8E%9F%E7%90%86"><span class="toc-number">1.</span> <span class="toc-text">锁存器原理</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#if%E8%AF%AD%E5%8F%A5"><span class="toc-number">2.</span> <span class="toc-text">if语句</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#if%E8%AF%AD%E5%8F%A5%E4%B8%8D%E5%B8%A6else"><span class="toc-number">2.1.</span> <span class="toc-text">if语句不带else</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#if%E8%AF%AD%E5%8F%A5%E4%B8%8D%E5%B8%A6else-%E5%AF%B9%E5%BA%94-RTL%E5%8E%9F%E7%90%86%E5%9B%BE"><span class="toc-number">2.2.</span> <span class="toc-text">if语句不带else 对应 RTL原理图</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#if%E8%AF%AD%E5%8F%A5%E5%B8%A6else"><span class="toc-number">2.3.</span> <span class="toc-text">if语句带else</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#if%E8%AF%AD%E5%8F%A5%E5%B8%A6else-%E5%AF%B9%E5%BA%94-RTL%E5%8E%9F%E7%90%86%E5%9B%BE"><span class="toc-number">2.4.</span> <span class="toc-text">if语句带else 对应 RTL原理图</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#if%E8%AF%AD%E5%8F%A5%E5%B8%A6else-%E5%AF%B9%E5%BA%94-RTL%E5%8E%9F%E7%90%86%E5%9B%BE-1"><span class="toc-number">2.5.</span> <span class="toc-text">if语句带else 对应 RTL原理图</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Case%E8%AF%AD%E5%8F%A5"><span class="toc-number">3.</span> <span class="toc-text">Case语句</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Case%E8%AF%AD%E5%8F%A5%E4%B8%8D%E5%B8%A6feault"><span class="toc-number">3.1.</span> <span class="toc-text">Case语句不带feault</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Case%E8%AF%AD%E5%8F%A5%E4%B8%8D%E5%B8%A6feault-%E5%AF%B9%E5%BA%94-RTL%E5%8E%9F%E7%90%86%E5%9B%BE"><span class="toc-number">3.2.</span> <span class="toc-text">Case语句不带feault 对应 RTL原理图</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Case%E8%AF%AD%E5%8F%A5%E5%B8%A6default"><span class="toc-number">3.3.</span> <span class="toc-text">Case语句带default</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Case%E8%AF%AD%E5%8F%A5%E4%B8%8D%E5%B8%A6feault-%E5%AF%B9%E5%BA%94-RTL%E5%8E%9F%E7%90%86%E5%9B%BE-1"><span class="toc-number">3.4.</span> <span class="toc-text">Case语句不带feault 对应 RTL原理图</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%8F%82%E8%80%83%E8%B5%84%E6%96%99"><span class="toc-number">4.</span> <span class="toc-text">参考资料</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-riscv-plic/" title="【操作系统】RISC-V PLIC总结">【操作系统】RISC-V PLIC总结</a><time datetime="2026-01-18T15:25:18.000Z" title="发表于 2026-01-18 15:25:18">2026-01-18</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/hello-world/" title="欢迎来到潘业成的博客">欢迎来到潘业成的博客</a><time datetime="2026-01-12T00:00:00.000Z" title="发表于 2026-01-12 00:00:00">2026-01-12</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-what-happens-after-pressing-enter-in-xv6-operating-system/" title="【操作系统】xv6操作系统中按下键盘回车后发生的事情">【操作系统】xv6操作系统中按下键盘回车后发生的事情</a><time datetime="2026-01-10T11:58:18.000Z" title="发表于 2026-01-10 11:58:18">2026-01-10</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-hand-write-xv6-operating-system-types-h-param-h-memlayout-h-riscv-h-defs-h-header-file-analysis/" title="【操作系统】手撸xv6操作系统——types.h_param.h_memlayout.h_riscv.h_defs.h头文件解析">【操作系统】手撸xv6操作系统——types.h_param.h_memlayout.h_riscv.h_defs.h头文件解析</a><time datetime="2026-01-06T23:02:58.000Z" title="发表于 2026-01-06 23:02:58">2026-01-06</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/Q4/operating-system-hand-write-xv6-operating-system-entry-s-and-start-c-analysis/" title="【操作系统】手撸xv6操作系统——entry.S和start.c解析">【操作系统】手撸xv6操作系统——entry.S和start.c解析</a><time datetime="2025-12-30T15:57:42.000Z" title="发表于 2025-12-30 15:57:42">2025-12-30</time></div></div></div></div></div></div></main><footer id="footer"><div class="footer-other"><div class="footer-copyright"><span class="copyright">&copy;&nbsp;2025 - 2026 By TDppy</span><span class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo 6.3.0</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly 5.5.4-b1</a></span></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=5.5.4-b1"></script><script src="/js/main.js?v=5.5.4-b1"></script><div class="js-pjax"></div><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="false" data-click="false"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>