# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: new/Arty-Master.xdc

# Block Designs: bd/design_2/design_2.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_2 || ORIG_REF_NAME==design_2} -quiet] -quiet

# IP: bd/design_2/ip/design_2_util_vector_logic_0_0/design_2_util_vector_logic_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_2_util_vector_logic_0_0 || ORIG_REF_NAME==design_2_util_vector_logic_0_0} -quiet] -quiet

# XDC: c:/Users/atomi/GitHub/hw-viv/renshu/renshu.gen/sources_1/bd/design_2/design_2_ooc.xdc
