#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec  1 12:07:25 2018
# Process ID: 9732
# Current directory: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8896 D:\nicol\Documents\GitHub\ProjetVision\VHDL\Segmentation+detectionCentre\ZYBO_HDMI_MGA\project_1\project_1.xpr
# Log file: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/vivado.log
# Journal file: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1'
INFO: [Project 1-313] Project file moved from 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 899.223 ; gain = 166.855
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divideur_Nbit_by_Mbits' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divideur_Nbit_by_Mbits_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj divideur_Nbit_by_Mbits_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divideur_Nbit_by_Mbits
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 950.082 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divideur_Nbit_by_Mbits_behav xil_defaultlib.divideur_Nbit_by_Mbits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.divideur_nbit_by_mbits
Built simulation snapshot divideur_Nbit_by_Mbits_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/divideur_Nbit_by_Mbits_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/divideur_Nbit_by_Mbits_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Dec  1 12:10:50 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  1 12:10:50 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 953.004 ; gain = 2.922
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divideur_Nbit_by_Mbits_behav -key {Behavioral:sim_1:Functional:divideur_Nbit_by_Mbits} -tclbatch {divideur_Nbit_by_Mbits.tcl} -view {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /c_counter_binary_wrapper/CE_column_count was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/CE_ligne_count was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/CLK was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/Pixel_White_Black was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/RESET was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/nb_column was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/nb_ligne was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/xMoy was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/yMoy was not found in the design.
source divideur_Nbit_by_Mbits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
ERROR: Array sizes do not match, left array has 9 elements, right array has 8 elements
Time: 0 ps  Iteration: 0  Process: /divideur_Nbit_by_Mbits/line__57
  File: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd

HDL Line: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd:57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divideur_Nbit_by_Mbits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 967.676 ; gain = 17.758
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 978.961 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divideur_Nbit_by_Mbits' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divideur_Nbit_by_Mbits_vlog.prj"
"xvhdl --incr --relax -prj divideur_Nbit_by_Mbits_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divideur_Nbit_by_Mbits_behav xil_defaultlib.divideur_Nbit_by_Mbits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divideur_Nbit_by_Mbits_behav -key {Behavioral:sim_1:Functional:divideur_Nbit_by_Mbits} -tclbatch {divideur_Nbit_by_Mbits.tcl} -view {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /c_counter_binary_wrapper/CE_column_count was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/CE_ligne_count was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/CLK was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/Pixel_White_Black was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/RESET was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/nb_column was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/nb_ligne was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/xMoy was not found in the design.
WARNING: Simulation object /c_counter_binary_wrapper/yMoy was not found in the design.
source divideur_Nbit_by_Mbits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
ERROR: Array sizes do not match, left array has 9 elements, right array has 8 elements
Time: 0 ps  Iteration: 0  Process: /divideur_Nbit_by_Mbits/line__57
  File: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd

HDL Line: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd:57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divideur_Nbit_by_Mbits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 983.277 ; gain = 4.316
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/divideur_Nbit_by_Mbits/Diviseur} -radix hex {3 0ns}
add_force {/divideur_Nbit_by_Mbits/Dividende} -radix hex {9 0ns}
run 10 us
ERROR: Array sizes do not match, left array has 9 elements, right array has 8 elements
Time: 0 ps  Iteration: 0  Process: /divideur_Nbit_by_Mbits/line__57
  File: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd

HDL Line: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd:57
restart
INFO: [Simtcl 6-17] Simulation restarted
save_wave_config {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divideur_Nbit_by_Mbits' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divideur_Nbit_by_Mbits_vlog.prj"
"xvhdl --incr --relax -prj divideur_Nbit_by_Mbits_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divideur_Nbit_by_Mbits
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divideur_Nbit_by_Mbits_behav xil_defaultlib.divideur_Nbit_by_Mbits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.divideur_nbit_by_mbits
Built simulation snapshot divideur_Nbit_by_Mbits_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divideur_Nbit_by_Mbits_behav -key {Behavioral:sim_1:Functional:divideur_Nbit_by_Mbits} -tclbatch {divideur_Nbit_by_Mbits.tcl} -view {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
source divideur_Nbit_by_Mbits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /divideur_Nbit_by_Mbits/line__56
  File: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd

HDL Line: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd:56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divideur_Nbit_by_Mbits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 999.281 ; gain = 6.953
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/divideur_Nbit_by_Mbits/Diviseur} -radix hex {3 0ns}
add_force {/divideur_Nbit_by_Mbits/Dividende} -radix hex {9 0ns}
run 10 ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /divideur_Nbit_by_Mbits/line__56
  File: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd

HDL Line: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd:56
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divideur_Nbit_by_Mbits' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divideur_Nbit_by_Mbits_vlog.prj"
"xvhdl --incr --relax -prj divideur_Nbit_by_Mbits_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divideur_Nbit_by_Mbits
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divideur_Nbit_by_Mbits_behav xil_defaultlib.divideur_Nbit_by_Mbits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.divideur_nbit_by_mbits
Built simulation snapshot divideur_Nbit_by_Mbits_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divideur_Nbit_by_Mbits_behav -key {Behavioral:sim_1:Functional:divideur_Nbit_by_Mbits} -tclbatch {divideur_Nbit_by_Mbits.tcl} -view {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /divideur_Nbit_by_Mbits/int_res was not found in the design.
source divideur_Nbit_by_Mbits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
ERROR: Right operand of rem operator is 0
Time: 0 ps  Iteration: 0  Process: /divideur_Nbit_by_Mbits/line__56
  File: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd

HDL Line: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd:56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divideur_Nbit_by_Mbits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divideur_Nbit_by_Mbits' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divideur_Nbit_by_Mbits_vlog.prj"
"xvhdl --incr --relax -prj divideur_Nbit_by_Mbits_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divideur_Nbit_by_Mbits_behav xil_defaultlib.divideur_Nbit_by_Mbits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divideur_Nbit_by_Mbits_behav -key {Behavioral:sim_1:Functional:divideur_Nbit_by_Mbits} -tclbatch {divideur_Nbit_by_Mbits.tcl} -view {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /divideur_Nbit_by_Mbits/int_res was not found in the design.
source divideur_Nbit_by_Mbits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
ERROR: Right operand of rem operator is 0
Time: 0 ps  Iteration: 0  Process: /divideur_Nbit_by_Mbits/line__56
  File: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd

HDL Line: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd:56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divideur_Nbit_by_Mbits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.613 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/divideur_Nbit_by_Mbits/Diviseur} -radix hex {3 0ns}
add_force {/divideur_Nbit_by_Mbits/Dividende} -radix hex {9 0ns}
run 10 ns
ERROR: Right operand of rem operator is 0
Time: 0 ps  Iteration: 0  Process: /divideur_Nbit_by_Mbits/line__56
  File: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd

HDL Line: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd:56
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divideur_Nbit_by_Mbits' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divideur_Nbit_by_Mbits_vlog.prj"
"xvhdl --incr --relax -prj divideur_Nbit_by_Mbits_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divideur_Nbit_by_Mbits
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divideur_Nbit_by_Mbits_behav xil_defaultlib.divideur_Nbit_by_Mbits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.divideur_nbit_by_mbits
Built simulation snapshot divideur_Nbit_by_Mbits_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divideur_Nbit_by_Mbits_behav -key {Behavioral:sim_1:Functional:divideur_Nbit_by_Mbits} -tclbatch {divideur_Nbit_by_Mbits.tcl} -view {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /divideur_Nbit_by_Mbits/int_res was not found in the design.
source divideur_Nbit_by_Mbits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /divideur_Nbit_by_Mbits/line__56
  File: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd

HDL Line: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd:56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divideur_Nbit_by_Mbits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1018.668 ; gain = 1.137
run 10 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
add_force {/divideur_Nbit_by_Mbits/Diviseur} -radix hex {3 0ns}
add_force {/divideur_Nbit_by_Mbits/Dividende} -radix hex {9 0ns}
run 10 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /divideur_Nbit_by_Mbits/line__56
  File: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd

HDL Line: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd:56
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'detection_centre' found in library 'xil_defaultlib'
[Sat Dec  1 12:42:56 2018] Launched synth_1...
Run output will be captured here: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_RGB_to_Y_0_0/HDMI_bd_RGB_to_Y_0_0.dcp' for cell 'HDMI_bd_i/RGB_to_Y_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_1/HDMI_bd_xlconstant_0_1.dcp' for cell 'HDMI_bd_i/VDD'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_affiche_centre_0_0/HDMI_bd_affiche_centre_0_0.dcp' for cell 'HDMI_bd_i/affiche_centre_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.dcp' for cell 'HDMI_bd_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1.dcp' for cell 'HDMI_bd_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1.dcp' for cell 'HDMI_bd_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_0/HDMI_bd_xlconstant_0_0.dcp' for cell 'HDMI_bd_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_BlankPixel_counter_2/HDMI_bd_BlankPixel_counter_2.dcp' for cell 'HDMI_bd_i/Detect_centre/BlankPixel_counter'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Ligne_counter_2/HDMI_bd_Ligne_counter_2.dcp' for cell 'HDMI_bd_i/Detect_centre/Ligne_counter'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_1_0_1/HDMI_bd_xlconstant_1_0.dcp' for cell 'HDMI_bd_i/Detect_centre/SCLR'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_add_xAxis_2/HDMI_bd_add_xAxis_2.dcp' for cell 'HDMI_bd_i/Detect_centre/add_xAxis'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_add_yAxis_2/HDMI_bd_add_yAxis_2.dcp' for cell 'HDMI_bd_i/Detect_centre/add_yAxis'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_column_counter_2/HDMI_bd_column_counter_2.dcp' for cell 'HDMI_bd_i/Detect_centre/column_counter'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_detect_end_image_0_2/HDMI_bd_detect_end_image_0_2.dcp' for cell 'HDMI_bd_i/Detect_centre/detect_end_image_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_xAxis_2/HDMI_bd_div_xAxis_2.dcp' for cell 'HDMI_bd_i/Detect_centre/div_xAxis'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_yAxis_2/HDMI_bd_div_yAxis_2.dcp' for cell 'HDMI_bd_i/Detect_centre/div_yAxis'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_0_2/HDMI_bd_divideur_select_outp_0_2.dcp' for cell 'HDMI_bd_i/Detect_centre/divideur_select_outp_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_1_2/HDMI_bd_divideur_select_outp_1_2.dcp' for cell 'HDMI_bd_i/Detect_centre/divideur_select_outp_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rdc_1bit_0_2/HDMI_bd_rdc_1bit_0_2.dcp' for cell 'HDMI_bd_i/Detect_centre/rdc_1bit_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_6/HDMI_bd_xlconstant_0_6.dcp' for cell 'HDMI_bd_i/Detect_centre/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_1_2/HDMI_bd_xlconstant_1_2.dcp' for cell 'HDMI_bd_i/Moyenneur/ENABLE'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_0/HDMI_bd_c_addsub_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_1/HDMI_bd_c_addsub_0_1.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_2/HDMI_bd_c_addsub_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_2_0/HDMI_bd_c_addsub_2_0.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_16_0_0/HDMI_bd_div_16_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/div_16_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_2/HDMI_bd_mult_gen_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_3/HDMI_bd_mult_gen_0_3.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_0/HDMI_bd_reg_Nbits_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_1/HDMI_bd_reg_Nbits_0_1.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_2/HDMI_bd_reg_Nbits_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_3/HDMI_bd_reg_Nbits_0_3.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_3/HDMI_bd_xlconstant_0_3.dcp' for cell 'HDMI_bd_i/Segmentation/ENABLE'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_3/HDMI_bd_Seuillage_0_3.dcp' for cell 'HDMI_bd_i/Segmentation/Seuillage_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_abs_8bits_signed_0_0/HDMI_bd_abs_8bits_signed_0_0.dcp' for cell 'HDMI_bd_i/Segmentation/abs_8bits_signed_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_3/HDMI_bd_c_addsub_0_3.dcp' for cell 'HDMI_bd_i/Segmentation/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_4/HDMI_bd_reg_Nbits_0_4.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_5/HDMI_bd_reg_Nbits_0_5.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_1'
INFO: [Netlist 29-17] Analyzing 272 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_board.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_board.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Parsing XDC File [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1969.461 ; gain = 565.090
Finished Parsing XDC File [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Parsing XDC File [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'HDMI_bd_i/dvi2rgb_0/U0'
Finished Parsing XDC File [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'HDMI_bd_i/dvi2rgb_0/U0'
Parsing XDC File [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Finished Parsing XDC File [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Parsing XDC File [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Parsing XDC File [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Finished Parsing XDC File [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1972.418 ; gain = 940.543
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/divideur_Nbit_by_Mbits_func_synth.vhd"
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1978.492 ; gain = 5.043
INFO: [SIM-utils-36] Netlist generated:D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/divideur_Nbit_by_Mbits_func_synth.vhd
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divideur_Nbit_by_Mbits' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj divideur_Nbit_by_Mbits_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj divideur_Nbit_by_Mbits_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/divideur_Nbit_by_Mbits_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HDMI_bd_RGB_to_Y_0_0_RGB_to_Y
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Seuillage_0_3_Seuillage
INFO: [VRFC 10-307] analyzing entity HDMI_bd_abs_8bits_signed_0_0_abs_8bits_signed
INFO: [VRFC 10-307] analyzing entity HDMI_bd_affiche_centre_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_clk_wiz_0_0_HDMI_bd_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-307] analyzing entity HDMI_bd_detect_end_image_0_2_detect_end_image
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_16_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_divideur_select_outp_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_divideur_select_outp_1_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond_10
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond_17
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_GlitchFilter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_GlitchFilter_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES_11
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES_18
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign_19
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResyncToBUFG
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_15
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_22
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_7
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_8
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_9
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1_23\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_0_2_rdc_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder_3\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_1_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_1_2
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_BlankPixel_counter_2__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_Ligne_counter_2__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_xAxis_2__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_2__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_3__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_column_counter_2__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm_scaled_adder\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_RGB_to_Y_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Seuillage_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_abs_8bits_signed_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_clk_wiz_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_detect_end_image_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase_13
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase_20
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0_21\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TWI_SlaveCtl
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rdc_1bit_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_Nbits
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ResetBridge\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ResetBridge_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_BlankPixel_counter_2__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_Ligne_counter_2__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_xAxis_2__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_2__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_3__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_column_counter_2__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_103\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_108\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_113\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_118\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_123\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_48\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_63\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_78\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_83\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_88\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_93\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6_98\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_103\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_108\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_113\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_118\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_123\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_48\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_63\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_78\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_83\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_88\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_93\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6_98\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm_operation\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_EEPROM_8b
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Clocking
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ClockGen\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_BlankPixel_counter_2__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_Ligne_counter_2__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_xAxis_2__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_2__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_3__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_column_counter_2__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_102\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_107\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_112\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_117\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_122\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_42\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_52\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_57\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_67\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_72\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_77\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_82\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_87\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_92\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv_97\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_102\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_107\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_112\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_117\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_122\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_42\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_52\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_57\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_67\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_72\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_77\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_82\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_87\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_92\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv_97\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_dvi2rgb
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__rgb2dvi\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_BlankPixel_counter_2__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_Ligne_counter_2__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_xAxis_2__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_2__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_3__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_column_counter_2__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_10\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_18\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_20\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_22\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_24\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_26\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_28\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_30\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_32\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v_8\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_10\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_18\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_20\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_22\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_24\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_26\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_28\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_30\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_32\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v_8\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__mult_gen_v12_0_14_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rgb2dvi_0_1
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__mult_gen_v12_0_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_BlankPixel_counter_2__c_counter_binary_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_Ligne_counter_2__c_counter_binary_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_xAxis_2__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_2__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_3__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_column_counter_2__c_counter_binary_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__dividervdc_v\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__dividervdc_v\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_2
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_xAxis_2__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_add_yAxis_2__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_3__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_BlankPixel_counter_2__c_counter_binary_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_Ligne_counter_2__c_counter_binary_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_column_counter_2__c_counter_binary_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__bip_sdivider_synth\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__bip_sdivider_synth\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_xAxis_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_add_yAxis_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_2_0
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_BlankPixel_counter_2__c_counter_binary_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_Ligne_counter_2__c_counter_binary_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_column_counter_2__c_counter_binary_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__div_gen_synth\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__div_gen_synth\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_BlankPixel_counter_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Ligne_counter_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_column_counter_2
INFO: [VRFC 10-307] analyzing entity Moyenneur_imp_FLWLV2
INFO: [VRFC 10-307] analyzing entity Segmentation_imp_1V2EHQ9
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__div_gen_v5_1_13_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__div_gen_v5_1_13_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_2__div_gen_v5_1_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_2__div_gen_v5_1_13\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_yAxis_2
INFO: [VRFC 10-307] analyzing entity Detect_centre_imp_Y7EHMB
INFO: [VRFC 10-307] analyzing entity HDMI_bd
INFO: [VRFC 10-307] analyzing entity HDMI_bd_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divideur_Nbit_by_Mbits
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1978.492 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '44' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot divideur_Nbit_by_Mbits_func_synth xil_defaultlib.divideur_Nbit_by_Mbits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.divideur_nbit_by_mbits
Built simulation snapshot divideur_Nbit_by_Mbits_func_synth

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/xsim.dir/divideur_Nbit_by_Mbits_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/xsim.dir/divideur_Nbit_by_Mbits_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Dec  1 12:47:49 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  1 12:47:49 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1978.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divideur_Nbit_by_Mbits_func_synth -key {Post-Synthesis:sim_1:Functional:divideur_Nbit_by_Mbits} -tclbatch {divideur_Nbit_by_Mbits.tcl} -view {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /divideur_Nbit_by_Mbits/int_res was not found in the design.
source divideur_Nbit_by_Mbits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /divideur_Nbit_by_Mbits/line__56
  File: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd

HDL Line: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd:56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divideur_Nbit_by_Mbits_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:56 ; elapsed = 00:01:55 . Memory (MB): peak = 1978.492 ; gain = 946.617
add_force {/divideur_Nbit_by_Mbits/Diviseur} -radix hex {1 0ns}
add_force {/divideur_Nbit_by_Mbits/Dividende} -radix hex {4 0ns}
run 10 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divideur_Nbit_by_Mbits' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divideur_Nbit_by_Mbits_vlog.prj"
"xvhdl --incr --relax -prj divideur_Nbit_by_Mbits_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divideur_Nbit_by_Mbits
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divideur_Nbit_by_Mbits_behav xil_defaultlib.divideur_Nbit_by_Mbits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.divideur_nbit_by_mbits
Built simulation snapshot divideur_Nbit_by_Mbits_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divideur_Nbit_by_Mbits_behav -key {Behavioral:sim_1:Functional:divideur_Nbit_by_Mbits} -tclbatch {divideur_Nbit_by_Mbits.tcl} -view {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /divideur_Nbit_by_Mbits/int_res was not found in the design.
source divideur_Nbit_by_Mbits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
ERROR: Right operand of rem operator is 0
Time: 0 ps  Iteration: 0  Process: /divideur_Nbit_by_Mbits/line__56
  File: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd

HDL Line: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd:56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divideur_Nbit_by_Mbits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1983.602 ; gain = 3.242
add_force {/divideur_Nbit_by_Mbits/Diviseur} -radix hex {3 0ns}
add_force {/divideur_Nbit_by_Mbits/Dividende} -radix hex {10 0ns}
run 10 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1988.270 ; gain = 0.000
check_syntax
INFO: [HDL 9-1408] rgb is declared here [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/new/RGB_to_Y.vhd:35]
INFO: [HDL 9-1408] entree is declared here [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Seuillage.vhd:35]
CRITICAL WARNING: [HDL 9-1314] Formal port/generic <r> is not declared in <rgb_to_y> [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Filtrage.vhd:50]
CRITICAL WARNING: [HDL 9-2903] formal port rgb has no actual or default value [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Filtrage.vhd:49]
CRITICAL WARNING: [HDL 9-1314] Formal port/generic <input> is not declared in <seuillage> [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Filtrage.vhd:70]
CRITICAL WARNING: [HDL 9-2903] formal port entree has no actual or default value [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Filtrage.vhd:69]
export_ip_user_files -of_objects  [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Moyenneur_3x1.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Filtrage.vhd] -no_script -reset -force -quiet
remove_files  {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Moyenneur_3x1.vhd D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Filtrage.vhd}
check_syntax
INFO: [Vivado 12-4796] No errors or warning reported.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divideur_Nbit_by_Mbits' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divideur_Nbit_by_Mbits_vlog.prj"
"xvhdl --incr --relax -prj divideur_Nbit_by_Mbits_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divideur_Nbit_by_Mbits_behav xil_defaultlib.divideur_Nbit_by_Mbits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divideur_Nbit_by_Mbits_behav -key {Behavioral:sim_1:Functional:divideur_Nbit_by_Mbits} -tclbatch {divideur_Nbit_by_Mbits.tcl} -view {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /divideur_Nbit_by_Mbits/int_res was not found in the design.
source divideur_Nbit_by_Mbits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
ERROR: Right operand of rem operator is 0
Time: 0 ps  Iteration: 0  Process: /divideur_Nbit_by_Mbits/line__56
  File: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd

HDL Line: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd:56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divideur_Nbit_by_Mbits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1988.270 ; gain = 0.000
add_force {/divideur_Nbit_by_Mbits/Diviseur} -radix hex {3 0ns}
add_force {/divideur_Nbit_by_Mbits/Dividende} -radix hex {A 0ns}
run 10 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divideur_Nbit_by_Mbits' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divideur_Nbit_by_Mbits_vlog.prj"
"xvhdl --incr --relax -prj divideur_Nbit_by_Mbits_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divideur_Nbit_by_Mbits
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divideur_Nbit_by_Mbits_behav xil_defaultlib.divideur_Nbit_by_Mbits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.divideur_nbit_by_mbits
Built simulation snapshot divideur_Nbit_by_Mbits_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divideur_Nbit_by_Mbits_behav -key {Behavioral:sim_1:Functional:divideur_Nbit_by_Mbits} -tclbatch {divideur_Nbit_by_Mbits.tcl} -view {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /divideur_Nbit_by_Mbits/int_res was not found in the design.
source divideur_Nbit_by_Mbits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
ERROR: Right operand of mod operator is 0
Time: 0 ps  Iteration: 0  Process: /divideur_Nbit_by_Mbits/line__56
  File: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd

HDL Line: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd:56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divideur_Nbit_by_Mbits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1988.270 ; gain = 0.000
add_force {/divideur_Nbit_by_Mbits/Dividende} -radix hex {A 0ns}
add_force {/divideur_Nbit_by_Mbits/Diviseur} -radix hex {3 0ns}
run 10 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  1 12:56:42 2018...
