

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 5cd8510649ce6f5c3c89889d7b57b3e5  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_576/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_576/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_576/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_576/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_576/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_576/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x5635e7a7149e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_576/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_576/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5635e7a79270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5635e7a79500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5635e7a79790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5635e7a79a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5635e7a79cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5635e7a79f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5635e7a7a1d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5635e7a7a460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5635e7a7a6e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5635e7a7a960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5635e7a7abe0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5635e7a7ae60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5635e7a7b0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5635e7a7b360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5635e7a7b5e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5635e7a7b860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5635e7a7ba80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5635e7a7bca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5635e7a7bec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5635e7a7c0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5635e7a7c300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5635e7a7c520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5635e7a7c740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5635e7a7c960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5635e7a7cb80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5635e7a7cda0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5635e7a7cfc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5635e7a7d1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5635e7a7d400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5635e7a7d620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5635e7a7d840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5635e7a7da60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5635e7d15100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5635e7d15140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5635e7d15180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5635e7d151c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5635e7d14380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5635e7d150e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5635e7a80900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5635e7a80920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5635e7d150e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5635e7a80904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5635e7d150f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffc1240c9e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5635e7a7149e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (25,4,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 115433
gpu_sim_insn = 84707840
gpu_ipc =     733.8269
gpu_tot_sim_cycle = 115433
gpu_tot_sim_insn = 84707840
gpu_tot_ipc =     733.8269
gpu_tot_issued_cta = 100
gpu_occupancy = 12.4657% 
gpu_tot_occupancy = 12.4657% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.6427
partiton_level_parallism_total  =       9.6427
partiton_level_parallism_util =      15.3750
partiton_level_parallism_util_total  =      15.3750
L2_BW  =     349.2979 GB/Sec
L2_BW_total  =     349.2979 GB/Sec
gpu_total_sim_rate=173938

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 317
	L1D_cache_core[1]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 907
	L1D_cache_core[2]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1041
	L1D_cache_core[4]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 744
	L1D_cache_core[5]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 286
	L1D_cache_core[6]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[7]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638
	L1D_cache_core[8]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[9]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1266
	L1D_cache_core[10]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 744
	L1D_cache_core[11]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 640
	L1D_cache_core[12]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 631
	L1D_cache_core[13]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 572
	L1D_cache_core[14]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 574
	L1D_cache_core[15]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 909
	L1D_cache_core[16]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 906
	L1D_cache_core[17]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[18]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 875
	L1D_cache_core[19]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 636
	L1D_cache_core[20]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 541
	L1D_cache_core[21]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 995
	L1D_cache_core[22]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 994
	L1D_cache_core[23]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 369
	L1D_cache_core[24]: Access = 19200, Miss = 19200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 410
	L1D_cache_core[26]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1094
	L1D_cache_core[27]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 117
	L1D_cache_core[28]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 782
	L1D_cache_core[29]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 306
	L1D_cache_core[30]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 679
	L1D_cache_core[31]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181
	L1D_cache_core[32]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 648
	L1D_cache_core[33]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1499
	L1D_cache_core[34]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1150
	L1D_cache_core[35]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 721
	L1D_cache_core[36]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 265
	L1D_cache_core[37]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1019
	L1D_cache_core[38]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[39]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 673
	L1D_cache_core[40]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 897
	L1D_cache_core[41]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1024
	L1D_cache_core[42]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 933
	L1D_cache_core[43]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 188
	L1D_cache_core[44]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 954
	L1D_cache_core[45]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 388
	L1D_cache_core[46]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 584
	L1D_cache_core[47]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1027
	L1D_cache_core[48]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 488
	L1D_cache_core[49]: Access = 19200, Miss = 19200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29
	L1D_cache_core[50]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[51]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1036
	L1D_cache_core[52]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_cache_core[53]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 761
	L1D_cache_core[54]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 942
	L1D_cache_core[55]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[56]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1290
	L1D_cache_core[57]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 322
	L1D_cache_core[58]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1116
	L1D_cache_core[59]: Access = 19200, Miss = 19200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 423
	L1D_cache_core[60]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[61]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 616
	L1D_cache_core[62]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1303
	L1D_cache_core[63]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 590
	L1D_cache_core[64]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 654
	L1D_cache_core[65]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 683
	L1D_cache_core[66]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1304
	L1D_cache_core[67]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1123
	L1D_cache_core[68]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1201
	L1D_cache_core[69]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1595
	L1D_cache_core[70]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[71]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1282
	L1D_cache_core[72]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1230
	L1D_cache_core[73]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 697
	L1D_cache_core[74]: Access = 19200, Miss = 19200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 760
	L1D_cache_core[76]: Access = 11264, Miss = 11264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1137
	L1D_cache_core[77]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 782
	L1D_cache_core[78]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 447
	L1D_cache_core[79]: Access = 22528, Miss = 22528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_total_cache_accesses = 1113088
	L1D_total_cache_misses = 1113088
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 60439
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.163
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 912384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 912384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 19232
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 41207
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
6808, 6808, 6808, 6808, 6808, 6808, 6808, 6808, 
gpgpu_n_tot_thrd_icount = 87123968
gpgpu_n_tot_w_icount = 2722624
gpgpu_n_stall_shd_mem = 1499896
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 912384
gpgpu_n_mem_write_global = 200704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1824768
gpgpu_n_store_insn = 401408
gpgpu_n_shmem_insn = 7986176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 562176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 403072
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1096824
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11880955	W0_Idle:1509837	W0_Scoreboard:6262572	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2272	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2720352
single_issue_nums: WS0:680656	WS1:680656	WS2:680656	WS3:680656	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7299072 {8:912384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8028160 {40:200704,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36495360 {40:912384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1605632 {8:200704,}
maxmflatency = 2001 
max_icnt2mem_latency = 1831 
maxmrqlatency = 757 
max_icnt2sh_latency = 924 
averagemflatency = 723 
avg_icnt2mem_latency = 443 
avg_mrq_latency = 41 
avg_icnt2sh_latency = 76 
mrq_lat_table:51156 	25948 	11320 	7102 	19513 	90717 	23016 	12887 	4987 	200 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61592 	285123 	547329 	219044 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	102900 	99472 	135300 	143261 	184798 	363702 	83655 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	292018 	100313 	90344 	101839 	122573 	168649 	161092 	61196 	15064 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	68 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12        12        12        12        16        16        12        12        16        16        16        12        28        12        12 
dram[1]:        24        16        12        12        12        12        12        16        20        16        16        12        16        16        12        12 
dram[2]:        12        12        16        12        12        16        12        12        16        12        16        16        16        12        12        12 
dram[3]:        12        12        12        12        16        12        16        12        12        12        16        12        16        12        12        16 
dram[4]:        12        12        16        12        16        12        16        16        15        28        16        12        12        12        16        12 
dram[5]:        16        16        16        16        16        15        20        16        12        24        16        16        16        16        16        12 
dram[6]:        16        12        12        12        12        12        16        12        16        20        19        20        16        12        12        12 
dram[7]:        12        12        12        12        12        12        16        16        12        16        12        16        12        12        12        20 
dram[8]:        16        12        12        12        16        16        16        12        12        16        20        20        12        12        16        16 
dram[9]:        16        12        16        16        12        12        12        12        16        16        12        12        16        24        12        12 
dram[10]:        12        20        12        12        16        12        12        16        20        16        12        20        16        16        12        20 
dram[11]:        12        16        12        12        16        12        12        16        12        16        16        16        16        12        12        12 
dram[12]:        12        12        12        16        12        12        16        16        20        12        16        16        20        12        12        12 
dram[13]:        12        16        12        12        16        16        28        12        16        16        20        16        16        16        12        20 
dram[14]:        12        16        12        12        16        16        16        12        16        16        16        16        20        20        16        12 
dram[15]:        12        12        12        12        16        12        16        16        12        12        24        20        12        16        16        12 
dram[16]:        12        16        12        12        16        16        12        12        20        12        12        16        12        12        12        12 
dram[17]:        12        12        12        16        16        12        12        16        16        20        20        16        16        16        12        16 
dram[18]:        16        12        12        12        16        12        12        12        20        16        12        16        16        12        16        12 
dram[19]:        12        16        12        12        16        16        12        16        16        20        16        12        15        20        16        12 
dram[20]:        20        16        12        12        16        12        16        16        16        12        16        16        16        32        16        20 
dram[21]:        16        12        12        12        12        12        12        12        24        20        16        16        12        16        16        16 
dram[22]:        20        16        12        16        12        16        20        20        16        16        16        16        12        12        16        12 
dram[23]:        24        16        12        12        16        20        16        16        12        12        16        16        12        16        12        16 
dram[24]:        20        12        12        12        12        16        12        16        12        16        16        17        12        12        12        16 
dram[25]:        12        16        16        16        16        12        16        16        12        16        16        24        12        12        12        12 
dram[26]:        16        12        16        16        12        12        12        12        16        16        20        12        16        12        16        16 
dram[27]:        16        12        12        12        12        16        20        16        12        12        16        16        12        12        12        12 
dram[28]:        12        16        12        16        12        12        16        16        16        12        20        20        16        16        12        12 
dram[29]:        16        16        12        12        16        16        16        12        16        16        20        16        16        12        16        12 
dram[30]:        16        16        12        12        12        16        12        12        12        12        16        16        20        16        12        12 
dram[31]:        12        12        16        12        16        20        16        16        12        12        20        16        12        12        12        12 
maximum service time to same row:
dram[0]:     11740     11962     13243     13443     14244     13880     13614     14740     13680     14426     14623     14941     11927     16050     11551     14161 
dram[1]:     12092     14618     13497     13966     14149     13933     16811     14167     14145     14524     15139     14273     13947     12447     12555     14123 
dram[2]:     12932     13162     13899     13670     13939     13812     14199     14343     14179     14042     14319     14309     14832     11601     13884     13777 
dram[3]:     12473     14197     13576     13311     14172     14028     14565     14314     14600     14301     14851     14147     15422     12029     12450     13481 
dram[4]:     11628     11674     12957     13617     13974     13570     13939     13751     14041     15036     14484     14844     14414     11893     14093     12355 
dram[5]:     13006     14311     13721     13957     14102     14209     14855     14314     14019     16690     14716     16535     14226     14823     11589     14257 
dram[6]:     14527     12051     13561     13672     13953     14276     14471     13763     16603     14224     14648     15103     14194     14102     11566     11625 
dram[7]:     12290     12716     14598     13313     14002     14653     14435     14587     15139     15124     14645     14574     14091     12514     13673     12629 
dram[8]:     12372     15301     12946     13386     14306     14106     16222     14095     15060     14487     14811     13962     13575     14339     12309     13680 
dram[9]:     11780     12074     13131     13519     14398     14038     14109     14252     13856     13440     14184     14179     11867     11373     11400     13692 
dram[10]:     12412     11782     14110     14081     13804     13908     14246     14654     14290     14646     14773     15108     14318     11819     12780     13786 
dram[11]:     12499     13049     13749     13849     14231     14255     14091     14571     15040     14206     15008     14499     11890     16559     13733     11871 
dram[12]:     14115     12384     14467     13541     14118     14221     14277     14507     14095     14682     14049     14925     14835     13807     11506     11843 
dram[13]:     11841     12468     13054     12890     14257     14242     13593     13748     14653     14620     16726     14022     14315     12504     11279     12281 
dram[14]:     12048     11842     13927     14077     13792     13820     14120     14497     14275     14780     14781     14664     16618     11918     12079     11897 
dram[15]:     12729     12109     13569     14066     14108     14398     14397     13612     13865     13873     14525     14924     14623     11764     11653     11773 
dram[16]:     12749     12048     13307     13802     14145     14244     14335     14248     13848     13797     14522     14264     12237     14742     13692     13846 
dram[17]:     15271     12330     13196     13384     13930     14100     13939     14805     14788     14470     16715     14257     14135     14339     13472     13787 
dram[18]:     11485     12262     13430     13853     14215     14003     14286     14191     14914     14202     14496     14369     11235     11401     12114     14102 
dram[19]:     12988     14415     13387     14089     14658     14038     14445     14412     14005     14489     14530     14624     13379     11582     13696     11716 
dram[20]:     11962     12305     13455     13669     14292     14102     14610     14544     14224     13805     15067     14862     13982     16872     11239     12323 
dram[21]:     12150     11823     14607     13605     14179     14996     14579     14033     16482     15000     14667     14828     12704     11494     13524     13718 
dram[22]:     11059     11409     14155     13834     14581     13997     14292     13588     13688     14202     14218     14794     14404     11934     12632     11850 
dram[23]:     16460     14984     13390     13899     14051     14001     13778     14500     14249     14497     14412     14915     14055     13884     11680     12500 
dram[24]:     12541     14605     13957     13311     14066     13747     14588     14880     13971     14355     16531     14676     11654     14318     12156     12119 
dram[25]:     12389     11911     14212     13797     14260     14386     14146     14102     14528     13849     14928     14945     11221     12830     12635     11397 
dram[26]:     12701     14542     13271     13491     14643     14257     13885     14500     13900     14495     14546     14481     14583     14420     12421     13620 
dram[27]:     11372     12400     13454     13744     13915     14243     14352     14025     14082     14412     14828     14408     11339     13841     11897     13680 
dram[28]:     12148     11547     13962     13975     13880     14195     14728     14187     14002     14342     14894     11591     12488     11834     12014     12353 
dram[29]:     12250     11915     14200     13677     14171     13949     14773     16061     14237     13839     14607     14236     13666     11540     11763     12574 
dram[30]:     12463     12941     13270     13383     14214     14206     14242     14661     14172     14497     14415     14365     14580     11171     11793     12744 
dram[31]:     13449     12317     13794     13090     14307     14848     14279     13588     14314     14510     14720     13847     14278     11819     11574     11833 
average row accesses per activate:
dram[0]:  4.676471  4.905263  4.769231  4.304348  4.218487  4.522522  4.385321  4.141593  4.692307  4.909091  4.520000  4.394231  4.699029  4.137931  4.863636  4.600000 
dram[1]:  4.909091  5.063830  4.186440  4.169491  4.316239  4.336207  5.031579  4.457143  4.684783  4.280000  4.610000  4.296296  4.457944  4.714286  4.565217  4.666667 
dram[2]:  4.792079  5.233333  4.057377  4.150000  4.600000  4.464286  4.370370  4.433962  4.673913  4.673913  4.545455  4.166667  4.782178  4.472727  4.281250  4.672566 
dram[3]:  4.854369  4.865979  4.532110  4.321739  4.296610  4.254237  4.485981  4.650000  5.023256  4.408163  4.556701  4.583333  4.780000  4.790476  4.479339  4.747826 
dram[4]:  4.551402  4.979382  4.258621  4.201681  4.218487  4.407080  4.989474  4.553398  4.412371  5.392405  4.560000  4.181818  4.989899  4.114754  4.525424  4.586207 
dram[5]:  4.910891  5.031579  4.228814  4.336207  4.761905  4.301724  4.730000  4.640000  5.000000  5.170732  4.301887  4.361905  4.353982  4.672897  4.613445  4.238095 
dram[6]:  4.887755  4.584158  4.258621  4.273504  4.723810  4.201681  4.601942  4.432693  4.290000  4.542553  4.398058  4.174312  4.806122  4.182609  4.546218  4.564103 
dram[7]:  4.784314  4.542857  4.353982  4.194915  4.377193  4.834951  4.693069  4.549020  4.427083  4.965117  4.505051  4.285714  4.387387  4.107438  4.716814  4.907407 
dram[8]:  4.718447  5.325843  4.194915  4.555555  4.290598  4.522522  4.916667  4.442307  4.574468  4.976744  4.659794  4.602041  4.008130  4.750000  4.803571  4.771930 
dram[9]:  4.764706  4.594059  4.194915  4.481818  4.464286  4.587156  4.398148  4.169643  4.402062  4.719101  4.606061  4.308411  4.583333  4.601852  4.349206  5.018692 
dram[10]:  4.960000  4.730000  4.392857  4.583333  4.663551  4.563636  4.514286  4.727273  4.840909  4.580645  4.403846  4.602041  5.127660  4.163934  4.750000  4.725664 
dram[11]:  4.518518  4.653465  4.401786  4.324562  4.834951  4.587156  4.504762  4.630000  4.494737  5.084337  4.427185  4.311321  4.880000  4.241379  4.761062  4.413223 
dram[12]:  5.178947  4.563107  4.377193  4.410714  4.096774  4.549550  4.495238  4.275229  5.023256  4.931035  4.100000  4.606061  5.239130  4.940594  4.217054  4.576271 
dram[13]:  5.115789  5.436781  4.293103  4.347826  4.754717  4.657407  4.767677  4.447619  4.739130  4.595745  4.384615  4.554455  4.969072  4.541285  4.715517  4.475000 
dram[14]:  4.725490  4.957895  4.607477  4.342105  4.254237  4.473214  4.979167  4.383178  4.909091  4.703297  4.411765  4.838710  4.828283  4.418182  4.404959  4.567797 
dram[15]:  4.764706  4.700000  4.215517  4.559633  4.310345  4.921568  4.855670  4.311927  4.942529  4.733333  4.435644  4.551021  4.676471  4.423423  4.330709  4.634783 
dram[16]:  4.638095  5.363636  4.714286  4.522936  4.657407  4.327586  4.490566  4.755102  4.547369  4.808989  4.474748  4.401961  4.673077  4.292036  4.419355  4.500000 
dram[17]:  4.969388  5.318182  4.159664  4.000000  4.385965  4.081301  5.086021  4.305555  4.820225  4.673913  4.470588  4.264151  4.458715  4.891089  4.430894  4.937500 
dram[18]:  4.811881  4.548077  4.275862  4.282051  4.310345  4.368421  4.385321  4.433962  5.144578  4.623656  4.431373  4.403846  4.708738  4.862745  4.420168  4.606838 
dram[19]:  4.948453  4.379630  4.205128  4.090164  4.385965  4.327586  4.388889  4.333333  4.505263  4.808989  4.729167  4.423077  4.644231  4.716981  5.076190  4.678261 
dram[20]:  5.062500  4.848485  4.380531  4.368421  4.545455  4.081967  4.379630  4.428571  5.506494  4.343434  4.295238  4.923913  5.268817  4.958763  4.233871  4.646018 
dram[21]:  4.728155  4.802083  4.310345  4.193277  4.527273  4.290598  4.351852  4.594059  5.035714  5.435897  4.555555  4.464646  4.444445  4.550459  4.195312  4.393443 
dram[22]:  4.823529  4.567307  4.446429  4.428571  4.504505  4.403509  4.528846  4.863158  4.681319  4.553192  4.034782  4.419048  4.698113  4.509091  4.783784  4.504202 
dram[23]:  5.180851  5.195652  4.410714  4.056911  4.235294  4.407080  4.429906  4.588235  4.484210  4.568421  4.594059  5.054945  4.635514  4.568807  4.769911  5.018518 
dram[24]:  4.960000  4.857143  4.577981  4.065041  4.559633  4.344828  4.627451  4.762887  4.542553  4.976744  4.259259  4.388350  4.165289  4.577981  4.440678  4.717949 
dram[25]:  4.449541  4.558824  4.414414  4.455357  4.761905  4.605505  4.576923  4.529412  4.329897  4.387755  4.530000  4.645833  4.333333  4.213675  4.349594  4.637168 
dram[26]:  4.871287  4.411215  4.831683  4.056911  4.288136  4.327586  4.666667  4.355140  4.906977  4.612903  4.540000  4.212963  4.841584  4.344828  4.866071  4.782609 
dram[27]:  4.754902  4.757576  4.481818  4.176471  4.513514  4.235294  4.647059  4.216216  4.602150  4.416667  4.480000  4.711340  4.372727  4.556604  4.370968  4.663793 
dram[28]:  4.644231  4.989362  4.250000  4.313044  4.581818  4.745283  4.321101  4.519231  4.758242  4.750000  4.591837  4.556701  4.860000  4.823529  4.504132  4.701755 
dram[29]:  4.339286  4.850000  4.169491  4.024194  4.495575  4.572727  4.767677  4.218182  4.630435  4.340000  4.666667  4.585859  4.458715  4.321429  4.614035  4.711712 
dram[30]:  4.468469  4.556604  4.066116  4.359649  4.305085  4.504505  4.448598  4.680000  4.659341  4.163462  4.421568  4.266667  4.960000  4.714286  4.608333  4.368000 
dram[31]:  4.673077  4.727273  4.559633  4.218487  4.339130  4.451327  4.471698  4.727273  4.777778  4.320000  4.574257  4.924731  4.640777  4.939394  4.384000  4.186047 
average row locality = 246846/54290 = 4.546804
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       448       436       448       448       448       448       424       416       384       384       404       408       440       432       492       476 
dram[1]:       456       440       448       448       448       448       424       416       384       384       408       408       432       452       480       488 
dram[2]:       452       440       448       448       448       448       424       416       384       384       400       400       436       444       496       492 
dram[3]:       464       440       448       448       448       448       424       416       384       384       396       392       432       452       500       504 
dram[4]:       452       448       448       448       448       448       424       416       384       384       408       408       444       448       484       492 
dram[5]:       460       440       448       448       448       448       424       416       384       384       408       404       440       448       500       496 
dram[6]:       452       432       448       448       448       448       424       416       384       384       400       400       420       428       500       488 
dram[7]:       452       440       448       448       448       448       424       416       384       384       396       400       432       444       488       484 
dram[8]:       456       440       448       448       448       448       424       416       384       384       404       400       432       444       492       500 
dram[9]:       456       436       448       448       448       448       424       416       384       384       400       408       436       440       500       496 
dram[10]:       456       440       448       448       448       448       424       416       384       384       404       400       432       452       492       488 
dram[11]:       452       436       448       448       448       448       424       416       384       384       404       400       436       440       488       488 
dram[12]:       460       444       448       448       448       448       424       416       384       384       400       404       432       448       496       500 
dram[13]:       456       444       448       448       448       448       424       416       384       384       408       408       436       444       500       496 
dram[14]:       448       440       448       448       448       448       424       416       384       384       400       400       436       440       484       492 
dram[15]:       452       436       448       448       448       448       424       416       384       384       400       396       432       440       496       492 
dram[16]:       456       440       448       448       448       448       424       416       384       384       396       396       436       440       500       488 
dram[17]:       460       440       448       448       448       448       424       416       384       384       404       400       436       444       492       504 
dram[18]:       456       440       448       448       448       448       424       416       384       384       404       408       440       444       480       492 
dram[19]:       448       436       448       448       448       448       424       416       384       384       408       408       436       448       488       492 
dram[20]:       452       444       448       448       448       448       424       416       384       384       396       404       432       432       484       484 
dram[21]:       452       428       448       448       448       448       424       416       384       384       400       392       424       444       496       492 
dram[22]:       456       444       448       448       448       448       424       416       384       384       408       408       440       444       488       496 
dram[23]:       452       444       448       448       448       448       424       416       384       384       408       408       444       448       496       500 
dram[24]:       460       440       448       448       448       448       424       416       384       384       408       404       448       448       484       504 
dram[25]:       448       436       448       448       448       448       424       416       384       384       404       400       432       440       492       480 
dram[26]:       460       440       448       448       448       448       424       416       384       384       400       400       440       448       500       504 
dram[27]:       452       436       448       448       448       448       424       416       384       384       400       408       432       432       492       496 
dram[28]:       452       432       448       448       448       448       424       416       384       384       404       400       432       444       504       492 
dram[29]:       452       448       448       448       448       448       424       416       384       384       400       404       436       436       484       484 
dram[30]:       460       448       448       448       448       448       424       416       384       384       400       404       444       452       500       500 
dram[31]:       456       436       448       448       448       448       424       416       384       384       408       408       432       448       500       492 
total dram reads = 222844
bank skew: 504/384 = 1.31
chip skew: 7008/6920 = 1.01
number of total write accesses:
dram[0]:       116       120       192       192       216       216       216       208       172       192       192       196       176       192       172       212 
dram[1]:       120       144       184       176       232       220       216       208       188       176       212       224       180       172       180       176 
dram[2]:       128       124       188       200       232       208       192       216       184       184       200       200       188       192       208       144 
dram[3]:       144       128       184       196       236       216       224       196       192       192       184       192       184       204       168       168 
dram[4]:       140       140       184       208       216       200       200       212       176       168       192       208       200       216       200       160 
dram[5]:       144       152       204       220       208       204       196       192       184       160       192       216       208       208       196       152 
dram[6]:       108       124       184       208       192       208       200       180       180       172       212       220       204       212       164       184 
dram[7]:       144       148       176       188       204       200       200       192       164       172       200       200       220       212       180       184 
dram[8]:       120       136       188       176       216       216       192       184       184       176       192       204       244       200       184       176 
dram[9]:       120       112       188       180       208       208       204       204       172       144       224       212       236       228       192       164 
dram[10]:       160       132       176       188       204       216       200       208       168       168       216       204       200       224       160       184 
dram[11]:       144       136       180       180       200       208       196       188       172       152       208       228       208       208       200       184 
dram[12]:       128       104       204       184       240       228       192       200       192       180       204       208       200       204       192       160 
dram[13]:       120       116       200       208       224       220       192       204       208       192       192       208       184       204       188       164 
dram[14]:       136       124       180       188       216       212       216       212       192       176       200       200       168       184       196       188 
dram[15]:       136       136       164       196       208       216       188       216       188       168       192       204       180       204       216       164 
dram[16]:       124       128       188       180       220       216       208       200       192       176       188       212       200       180       192       172 
dram[17]:       108       112       188       208       208       216       196       196       180       184       208       208       200       200       212       196 
dram[18]:       120       132       192       212       208       200       216       216       172       184       192       200       180       208       184       188 
dram[19]:       128       148       176       208       208       216       200       208       176       176       188       208       188       208       180       184 
dram[20]:       136       144       188       200       208       200       196       196       160       184       220       196       232       196       164       164 
dram[21]:       140       132       208       204       200       216       184       192       156       160       204       200       224       208       164       176 
dram[22]:       144       124       200       192       208       216       188       184       168       176       224       224       232       208       172       160 
dram[23]:       140       136       184       204       224       200       200       208       168       200       224       208       208       200       172       168 
dram[24]:       144       144       204       208       196       224       192       184       172       176       208       192       224       204       160       192 
dram[25]:       148       116       168       208       208       216       208       184       144       184       196       184       248       212       172       176 
dram[26]:       128       128       160       204       232       216       208       200       152       180       216       220       196       224       180       184 
dram[27]:       132       140       180       196       212       224       200       208       176       160       192       196       196       204       200       180 
dram[28]:       124       148       180       192       224       220       188       216       196       212       184       168       216       192       164       176 
dram[29]:       136       148       176       204       240       220       192       192       168       200       192       200       200       192       168       156 
dram[30]:       144       140       176       196       240       208       208       208       160       196       204       176       208       172       212       184 
dram[31]:       120       128       196       216       204       220       200       208       184       192       216       200       184       164       192       192 
total dram writes = 96036
bank skew: 248/104 = 2.38
chip skew: 3044/2952 = 1.03
average mf latency per bank:
dram[0]:       1683      1521      1416      1450      1293      1290      1952      2314      3938      3756      3842      3625      3706      3623      2521      2510
dram[1]:       1789      1471      1428      1510      1283      1344      2010      2449      3927      3926      3647      3465      3742      3669      2737      2681
dram[2]:       1685      1448      1361      1395      1262      1313      2009      2211      4059      4124      3753      3615      3749      3422      2392      2664
dram[3]:       1597      1536      1468      1435      1278      1313      1982      2422      3970      3960      4005      3912      3981      3504      2630      2602
dram[4]:       1689      1471      1401      1399      1259      1356      2095      2317      4089      3937      3633      3541      3680      3401      2691      2762
dram[5]:       1678      1480      1385      1384      1295      1327      2022      2451      3965      4276      3790      3493      3734      3554      2688      2860
dram[6]:       1711      1512      1404      1373      1294      1252      2018      2398      4016      3943      3804      3665      3706      3522      2644      2550
dram[7]:       1642      1414      1398      1409      1263      1269      2030      2327      4115      4005      3717      3742      3499      3431      2585      2625
dram[8]:       1754      1456      1387      1500      1307      1297      2006      2492      3975      4099      3800      3797      3370      3489      2587      2590
dram[9]:       1707      1536      1338      1435      1279      1296      1944      2296      3886      4238      3653      3477      3324      3177      2423      2581
dram[10]:       1656      1513      1414      1405      1303      1283      2022      2312      4109      4006      3601      3717      3965      3427      2617      2442
dram[11]:       1617      1507      1443      1455      1363      1367      2075      2381      4170      4179      3819      3479      3625      3544      2482      2611
dram[12]:       1680      1569      1392      1459      1260      1301      2074      2377      3908      3950      3899      3595      3629      3468      2448      2613
dram[13]:       1688      1527      1366      1380      1320      1329      2063      2317      3886      3882      3706      3562      3720      3348      2669      2822
dram[14]:       1697      1505      1410      1374      1277      1304      1903      2237      3988      4007      3664      3703      3880      3541      2638      2672
dram[15]:       1624      1468      1496      1435      1301      1309      2117      2295      4030      4121      3919      3855      3853      3584      2341      2653
dram[16]:       1699      1507      1399      1464      1220      1261      1924      2244      3862      3851      3670      3592      3667      3684      2412      2625
dram[17]:       1802      1583      1444      1443      1312      1323      2053      2324      4339      4105      3644      3742      3603      3553      2391      2477
dram[18]:       1734      1512      1415      1396      1277      1373      2059      2307      3988      3741      3787      3686      3615      3457      2649      2574
dram[19]:       1746      1476      1463      1416      1256      1299      1958      2382      3992      3854      3722      3581      3866      3647      2521      2514
dram[20]:       1636      1448      1397      1397      1270      1293      2057      2281      4174      3928      3673      3608      3486      3743      2669      2733
dram[21]:       1681      1514      1352      1404      1289      1235      2010      2305      4031      4033      3770      3878      3528      3335      2664      2714
dram[22]:       1664      1560      1389      1427      1288      1246      2138      2426      4147      3901      3541      3467      3585      3529      2688      2705
dram[23]:       1719      1526      1443      1425      1232      1359      2078      2258      4043      3752      3532      3456      3769      3511      2721      2743
dram[24]:       1703      1512      1378      1413      1331      1272      2116      2439      4251      4219      3698      3737      3491      3676      2759      2579
dram[25]:       1688      1592      1439      1374      1282      1268      1958      2314      4445      3730      3784      3924      3641      3594      2533      2597
dram[26]:       1736      1507      1493      1368      1225      1314      1933      2265      4146      3709      3639      3631      3684      3367      2668      2552
dram[27]:       1621      1481      1425      1405      1240      1275      2075      2265      3807      4069      3772      3735      3550      3425      2407      2566
dram[28]:       1733      1506      1424      1460      1283      1286      2075      2221      3708      3816      3757      3894      3641      3450      2546      2713
dram[29]:       1593      1376      1411      1427      1243      1283      1933      2226      4129      3786      3652      3560      3726      3684      2860      2866
dram[30]:       1634      1450      1465      1432      1240      1379      1990      2249      3959      3672      3833      3848      3558      3541      2528      2679
dram[31]:       1647      1511      1357      1333      1248      1295      2040      2317      4009      3853      3648      3558      3733      3762      2309      2396
maximum mf latency per bank:
dram[0]:       1407      1488      1488      1621      1377      1485      1494      1554      1595      1426      1739      1678      1749      1883      1682      1459
dram[1]:       1509      1395      1571      1482      1490      1342      1631      1474      1740      1596      1703      1699      1850      1848      1669      1556
dram[2]:       1453      1404      1475      1463      1484      1480      1521      1452      1937      1998      1775      1457      1861      1382      1480      1479
dram[3]:       1607      1490      1594      1594      1575      1626      1574      1560      1971      1847      1693      1651      1860      1604      1478      1558
dram[4]:       1696      1575      1386      1481      1586      1614      1620      1467      1896      1483      1470      1681      1875      1874      1598      1487
dram[5]:       1659      1536      1492      1429      1463      1445      1502      1468      1729      1737      1707      1428      1826      1846      1481      1484
dram[6]:       1580      1457      1419      1500      1432      1447      1467      1409      1943      1843      1782      1789      1865      1846      1419      1558
dram[7]:       1580      1576      1371      1499      1569      1609      1470      1462      2001      1986      1670      1500      1701      1633      1598      1520
dram[8]:       1541      1588      1444      1496      1485      1496      1395      1571      1895      1850      1698      1708      1479      1856      1466      1487
dram[9]:       1529      1579      1417      1535      1488      1502      1462      1459      1504      1949      1574      1452      1563      1565      1482      1673
dram[10]:       1591      1683      1497      1532      1432      1486      1421      1444      1976      1444      1704      1783      1883      1848      1439      1428
dram[11]:       1562      1691      1489      1493      1433      1482      1421      1432      1861      1718      1786      1400      1865      1889      1443      1599
dram[12]:       1459      1432      1586      1446      1423      1376      1405      1544      1577      1612      1698      1456      1744      1848      1502      1598
dram[13]:       1567      1457      1418      1512      1416      1376      1632      1455      1962      1956      1552      1713      1858      1491      1453      1516
dram[14]:       1553      1378      1493      1576      1398      1449      1479      1438      1972      1992      1470      1504      1772      1619      1466      1474
dram[15]:       1478      1372      1497      1614      1399      1388      1484      1444      1845      1857      1790      1777      1861      1874      1500      1531
dram[16]:       1436      1421      1459      1443      1541      1434      1538      1580      1820      1958      1665      1737      1891      1676      1589      1465
dram[17]:       1413      1429      1375      1555      1542      1354      1519      1573      1977      1996      1682      1681      1433      1505      1581      1655
dram[18]:       1543      1493      1401      1611      1430      1486      1595      1588      1496      1504      1778      1682      1490      1881      1494      1617
dram[19]:       1503      1373      1541      1595      1426      1486      1584      1577      1679      1571      1708      1695      1885      1870      1523      1537
dram[20]:       1531      1598      1428      1388      1453      1540      1478      1464      1977      1961      1695      1737      1879      1836      1517      1531
dram[21]:       1500      1612      1479      1451      1495      1540      1473      1467      1443      1993      1766      1664      1740      1371      1494      1478
dram[22]:       1504      1493      1460      1426      1513      1397      1532      1454      1922      1532      1568      1682      1883      1876      1537      1583
dram[23]:       1451      1497      1443      1419      1491      1437      1474      1347      1673      1717      1711      1450      1834      1489      1692      1582
dram[24]:       1483      1673      1663      1461      1450      1454      1445      1618      1976      1982      1694      1557      1811      1835      1479      1547
dram[25]:       1587      1537      1663      1459      1407      1585      1402      1446      1835      1504      1764      1727      1877      1869      1534      1494
dram[26]:       1586      1537      1475      1440      1366      1478      1449      1387      1928      1455      1707      1690      1847      1872      1510      1571
dram[27]:       1524      1688      1457      1438      1440      1412      1601      1499      1575      1919      1596      1477      1546      1493      1472      1554
dram[28]:       1499      1489      1473      1495      1470      1404      1481      1447      1568      1994      1742      1498      1810      1532      1606      1561
dram[29]:       1483      1478      1470      1568      1462      1458      1420      1463      1826      1874      1502      1731      1869      1840      1605      1553
dram[30]:       1553      1473      1583      1567      1466      1497      1624      1511      1450      1605      1709      1482      1846      1444      1403      1402
dram[31]:       1551      1476      1525      1560      1458      1423      1628      1500      1986      1935      1689      1691      1889      1870      1489      1545
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74734 n_act=1694 n_pre=1679 n_ref_event=0 n_req=7681 n_rd=6936 n_rd_L2_A=0 n_write=0 n_wr_bk=2972 bw_util=0.1143
n_activity=27941 dram_eff=0.3546
bk0: 448a 82171i bk1: 436a 82825i bk2: 448a 81959i bk3: 448a 81601i bk4: 448a 81092i bk5: 448a 81217i bk6: 424a 81906i bk7: 416a 81942i bk8: 384a 82477i bk9: 384a 82890i bk10: 404a 82189i bk11: 408a 81847i bk12: 440a 81874i bk13: 432a 81499i bk14: 492a 82070i bk15: 476a 81893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779297
Row_Buffer_Locality_read = 0.820502
Row_Buffer_Locality_write = 0.395161
Bank_Level_Parallism = 3.448773
Bank_Level_Parallism_Col = 2.720756
Bank_Level_Parallism_Ready = 1.635446
write_to_read_ratio_blp_rw_average = 0.320692
GrpLevelPara = 1.946240 

BW Util details:
bwutil = 0.114311 
total_CMD = 86676 
util_bw = 9908 
Wasted_Col = 10647 
Wasted_Row = 3524 
Idle = 62597 

BW Util Bottlenecks: 
RCDc_limit = 8670 
RCDWRc_limit = 2151 
WTRc_limit = 1584 
RTWc_limit = 5903 
CCDLc_limit = 5178 
rwq = 0 
CCDLc_limit_alone = 4667 
WTRc_limit_alone = 1487 
RTWc_limit_alone = 5489 

Commands details: 
total_CMD = 86676 
n_nop = 74734 
Read = 6936 
Write = 0 
L2_Alloc = 0 
L2_WB = 2972 
n_act = 1694 
n_pre = 1679 
n_ref = 0 
n_req = 7681 
total_req = 9908 

Dual Bus Interface Util: 
issued_total_row = 3373 
issued_total_col = 9908 
Row_Bus_Util =  0.038915 
CoL_Bus_Util = 0.114311 
Either_Row_CoL_Bus_Util = 0.137777 
Issued_on_Two_Bus_Simul_Util = 0.015448 
issued_two_Eff = 0.112125 
queue_avg = 2.565751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56575
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74651 n_act=1702 n_pre=1687 n_ref_event=0 n_req=7716 n_rd=6964 n_rd_L2_A=0 n_write=0 n_wr_bk=3000 bw_util=0.115
n_activity=28219 dram_eff=0.3531
bk0: 456a 82611i bk1: 440a 82605i bk2: 448a 80872i bk3: 448a 81486i bk4: 448a 81319i bk5: 448a 81462i bk6: 424a 81896i bk7: 416a 81828i bk8: 384a 82552i bk9: 384a 82523i bk10: 408a 82132i bk11: 408a 81685i bk12: 432a 82210i bk13: 452a 82702i bk14: 480a 81593i bk15: 488a 82011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779261
Row_Buffer_Locality_read = 0.821941
Row_Buffer_Locality_write = 0.383489
Bank_Level_Parallism = 3.398388
Bank_Level_Parallism_Col = 2.687779
Bank_Level_Parallism_Ready = 1.600662
write_to_read_ratio_blp_rw_average = 0.324091
GrpLevelPara = 1.941563 

BW Util details:
bwutil = 0.114957 
total_CMD = 86676 
util_bw = 9964 
Wasted_Col = 10816 
Wasted_Row = 3656 
Idle = 62240 

BW Util Bottlenecks: 
RCDc_limit = 8894 
RCDWRc_limit = 2271 
WTRc_limit = 1882 
RTWc_limit = 5806 
CCDLc_limit = 5105 
rwq = 0 
CCDLc_limit_alone = 4682 
WTRc_limit_alone = 1750 
RTWc_limit_alone = 5515 

Commands details: 
total_CMD = 86676 
n_nop = 74651 
Read = 6964 
Write = 0 
L2_Alloc = 0 
L2_WB = 3000 
n_act = 1702 
n_pre = 1687 
n_ref = 0 
n_req = 7716 
total_req = 9964 

Dual Bus Interface Util: 
issued_total_row = 3389 
issued_total_col = 9964 
Row_Bus_Util =  0.039100 
CoL_Bus_Util = 0.114957 
Either_Row_CoL_Bus_Util = 0.138735 
Issued_on_Two_Bus_Simul_Util = 0.015321 
issued_two_Eff = 0.110437 
queue_avg = 2.508607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50861
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 115455 -   mf: uid=3611019, sid4294967295:w4294967295, part=2, addr=0xc0dc9a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115355), 
Ready @ 115462 -   mf: uid=3611021, sid4294967295:w4294967295, part=2, addr=0xc0e27a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115362), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74756 n_act=1711 n_pre=1696 n_ref_event=0 n_req=7707 n_rd=6960 n_rd_L2_A=0 n_write=0 n_wr_bk=2982 bw_util=0.1147
n_activity=28180 dram_eff=0.3528
bk0: 452a 82320i bk1: 440a 82870i bk2: 448a 81120i bk3: 448a 81131i bk4: 448a 81487i bk5: 448a 81160i bk6: 424a 81448i bk7: 416a 81993i bk8: 384a 82320i bk9: 384a 82270i bk10: 400a 81940i bk11: 400a 81329i bk12: 436a 82202i bk13: 444a 81786i bk14: 496a 81338i bk15: 492a 82002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777864
Row_Buffer_Locality_read = 0.819397
Row_Buffer_Locality_write = 0.390897
Bank_Level_Parallism = 3.536892
Bank_Level_Parallism_Col = 2.819701
Bank_Level_Parallism_Ready = 1.696741
write_to_read_ratio_blp_rw_average = 0.312253
GrpLevelPara = 1.931371 

BW Util details:
bwutil = 0.114703 
total_CMD = 86676 
util_bw = 9942 
Wasted_Col = 10698 
Wasted_Row = 3620 
Idle = 62416 

BW Util Bottlenecks: 
RCDc_limit = 8835 
RCDWRc_limit = 2109 
WTRc_limit = 2164 
RTWc_limit = 5727 
CCDLc_limit = 5350 
rwq = 0 
CCDLc_limit_alone = 4805 
WTRc_limit_alone = 1943 
RTWc_limit_alone = 5403 

Commands details: 
total_CMD = 86676 
n_nop = 74756 
Read = 6960 
Write = 0 
L2_Alloc = 0 
L2_WB = 2982 
n_act = 1711 
n_pre = 1696 
n_ref = 0 
n_req = 7707 
total_req = 9942 

Dual Bus Interface Util: 
issued_total_row = 3407 
issued_total_col = 9942 
Row_Bus_Util =  0.039307 
CoL_Bus_Util = 0.114703 
Either_Row_CoL_Bus_Util = 0.137524 
Issued_on_Two_Bus_Simul_Util = 0.016487 
issued_two_Eff = 0.119883 
queue_avg = 2.756311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.75631
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 115447 -   mf: uid=3611016, sid4294967295:w4294967295, part=3, addr=0xc0caad80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115347), 
Ready @ 115454 -   mf: uid=3611018, sid4294967295:w4294967295, part=3, addr=0xc0caad00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115354), 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74721 n_act=1685 n_pre=1669 n_ref_event=0 n_req=7732 n_rd=6980 n_rd_L2_A=0 n_write=0 n_wr_bk=3008 bw_util=0.1152
n_activity=27810 dram_eff=0.3592
bk0: 464a 81947i bk1: 440a 82479i bk2: 448a 81761i bk3: 448a 81550i bk4: 448a 80940i bk5: 448a 80937i bk6: 424a 81457i bk7: 416a 82029i bk8: 384a 82452i bk9: 384a 82119i bk10: 396a 82211i bk11: 392a 82218i bk12: 432a 81942i bk13: 452a 82032i bk14: 500a 81628i bk15: 504a 82129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782075
Row_Buffer_Locality_read = 0.822493
Row_Buffer_Locality_write = 0.406915
Bank_Level_Parallism = 3.551480
Bank_Level_Parallism_Col = 2.831610
Bank_Level_Parallism_Ready = 1.701141
write_to_read_ratio_blp_rw_average = 0.322819
GrpLevelPara = 1.953217 

BW Util details:
bwutil = 0.115234 
total_CMD = 86676 
util_bw = 9988 
Wasted_Col = 10484 
Wasted_Row = 3382 
Idle = 62822 

BW Util Bottlenecks: 
RCDc_limit = 8695 
RCDWRc_limit = 2115 
WTRc_limit = 1852 
RTWc_limit = 6340 
CCDLc_limit = 5241 
rwq = 0 
CCDLc_limit_alone = 4706 
WTRc_limit_alone = 1686 
RTWc_limit_alone = 5971 

Commands details: 
total_CMD = 86676 
n_nop = 74721 
Read = 6980 
Write = 0 
L2_Alloc = 0 
L2_WB = 3008 
n_act = 1685 
n_pre = 1669 
n_ref = 0 
n_req = 7732 
total_req = 9988 

Dual Bus Interface Util: 
issued_total_row = 3354 
issued_total_col = 9988 
Row_Bus_Util =  0.038696 
CoL_Bus_Util = 0.115234 
Either_Row_CoL_Bus_Util = 0.137927 
Issued_on_Two_Bus_Simul_Util = 0.016002 
issued_two_Eff = 0.116018 
queue_avg = 2.725414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.72541
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74702 n_act=1710 n_pre=1694 n_ref_event=0 n_req=7739 n_rd=6984 n_rd_L2_A=0 n_write=0 n_wr_bk=3020 bw_util=0.1154
n_activity=27760 dram_eff=0.3604
bk0: 452a 82415i bk1: 448a 82555i bk2: 448a 80723i bk3: 448a 81312i bk4: 448a 80898i bk5: 448a 80932i bk6: 424a 81935i bk7: 416a 81401i bk8: 384a 82225i bk9: 384a 82799i bk10: 408a 81889i bk11: 408a 81704i bk12: 444a 82194i bk13: 448a 80960i bk14: 484a 81143i bk15: 492a 81742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779041
Row_Buffer_Locality_read = 0.820447
Row_Buffer_Locality_write = 0.396026
Bank_Level_Parallism = 3.669246
Bank_Level_Parallism_Col = 2.909544
Bank_Level_Parallism_Ready = 1.717813
write_to_read_ratio_blp_rw_average = 0.320580
GrpLevelPara = 1.985154 

BW Util details:
bwutil = 0.115418 
total_CMD = 86676 
util_bw = 10004 
Wasted_Col = 10592 
Wasted_Row = 3313 
Idle = 62767 

BW Util Bottlenecks: 
RCDc_limit = 8806 
RCDWRc_limit = 2121 
WTRc_limit = 2198 
RTWc_limit = 6830 
CCDLc_limit = 5467 
rwq = 0 
CCDLc_limit_alone = 4825 
WTRc_limit_alone = 1991 
RTWc_limit_alone = 6395 

Commands details: 
total_CMD = 86676 
n_nop = 74702 
Read = 6984 
Write = 0 
L2_Alloc = 0 
L2_WB = 3020 
n_act = 1710 
n_pre = 1694 
n_ref = 0 
n_req = 7739 
total_req = 10004 

Dual Bus Interface Util: 
issued_total_row = 3404 
issued_total_col = 10004 
Row_Bus_Util =  0.039273 
CoL_Bus_Util = 0.115418 
Either_Row_CoL_Bus_Util = 0.138147 
Issued_on_Two_Bus_Simul_Util = 0.016544 
issued_two_Eff = 0.119759 
queue_avg = 2.914059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.91406
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74681 n_act=1694 n_pre=1678 n_ref_event=0 n_req=7755 n_rd=6996 n_rd_L2_A=0 n_write=0 n_wr_bk=3032 bw_util=0.1157
n_activity=28009 dram_eff=0.358
bk0: 460a 82405i bk1: 440a 82887i bk2: 448a 81220i bk3: 448a 81656i bk4: 448a 81469i bk5: 448a 81164i bk6: 424a 81690i bk7: 416a 81744i bk8: 384a 82329i bk9: 384a 83003i bk10: 408a 81637i bk11: 404a 81428i bk12: 440a 81259i bk13: 448a 81848i bk14: 500a 81355i bk15: 496a 81586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781431
Row_Buffer_Locality_read = 0.823899
Row_Buffer_Locality_write = 0.389987
Bank_Level_Parallism = 3.569677
Bank_Level_Parallism_Col = 2.824826
Bank_Level_Parallism_Ready = 1.688871
write_to_read_ratio_blp_rw_average = 0.315942
GrpLevelPara = 1.950378 

BW Util details:
bwutil = 0.115695 
total_CMD = 86676 
util_bw = 10028 
Wasted_Col = 10690 
Wasted_Row = 3343 
Idle = 62615 

BW Util Bottlenecks: 
RCDc_limit = 8737 
RCDWRc_limit = 2120 
WTRc_limit = 2271 
RTWc_limit = 6265 
CCDLc_limit = 5211 
rwq = 0 
CCDLc_limit_alone = 4663 
WTRc_limit_alone = 2072 
RTWc_limit_alone = 5916 

Commands details: 
total_CMD = 86676 
n_nop = 74681 
Read = 6996 
Write = 0 
L2_Alloc = 0 
L2_WB = 3032 
n_act = 1694 
n_pre = 1678 
n_ref = 0 
n_req = 7755 
total_req = 10028 

Dual Bus Interface Util: 
issued_total_row = 3372 
issued_total_col = 10028 
Row_Bus_Util =  0.038904 
CoL_Bus_Util = 0.115695 
Either_Row_CoL_Bus_Util = 0.138389 
Issued_on_Two_Bus_Simul_Util = 0.016210 
issued_two_Eff = 0.117132 
queue_avg = 2.904668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.90467
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74759 n_act=1718 n_pre=1702 n_ref_event=0 n_req=7658 n_rd=6920 n_rd_L2_A=0 n_write=0 n_wr_bk=2952 bw_util=0.1139
n_activity=27671 dram_eff=0.3568
bk0: 452a 82487i bk1: 432a 82397i bk2: 448a 81355i bk3: 448a 81690i bk4: 448a 81914i bk5: 448a 81301i bk6: 424a 81517i bk7: 416a 81829i bk8: 384a 82060i bk9: 384a 82322i bk10: 400a 81983i bk11: 400a 81485i bk12: 420a 82280i bk13: 428a 81365i bk14: 500a 81889i bk15: 488a 81689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775659
Row_Buffer_Locality_read = 0.820954
Row_Buffer_Locality_write = 0.350949
Bank_Level_Parallism = 3.538253
Bank_Level_Parallism_Col = 2.798945
Bank_Level_Parallism_Ready = 1.644550
write_to_read_ratio_blp_rw_average = 0.324549
GrpLevelPara = 1.969011 

BW Util details:
bwutil = 0.113895 
total_CMD = 86676 
util_bw = 9872 
Wasted_Col = 10593 
Wasted_Row = 3533 
Idle = 62678 

BW Util Bottlenecks: 
RCDc_limit = 8869 
RCDWRc_limit = 2202 
WTRc_limit = 1477 
RTWc_limit = 6567 
CCDLc_limit = 5013 
rwq = 0 
CCDLc_limit_alone = 4458 
WTRc_limit_alone = 1344 
RTWc_limit_alone = 6145 

Commands details: 
total_CMD = 86676 
n_nop = 74759 
Read = 6920 
Write = 0 
L2_Alloc = 0 
L2_WB = 2952 
n_act = 1718 
n_pre = 1702 
n_ref = 0 
n_req = 7658 
total_req = 9872 

Dual Bus Interface Util: 
issued_total_row = 3420 
issued_total_col = 9872 
Row_Bus_Util =  0.039457 
CoL_Bus_Util = 0.113895 
Either_Row_CoL_Bus_Util = 0.137489 
Issued_on_Two_Bus_Simul_Util = 0.015864 
issued_two_Eff = 0.115381 
queue_avg = 2.475460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47546
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74809 n_act=1697 n_pre=1681 n_ref_event=0 n_req=7682 n_rd=6936 n_rd_L2_A=0 n_write=0 n_wr_bk=2984 bw_util=0.1144
n_activity=27385 dram_eff=0.3622
bk0: 452a 82219i bk1: 440a 82677i bk2: 448a 81086i bk3: 448a 81486i bk4: 448a 81458i bk5: 448a 81967i bk6: 424a 81599i bk7: 416a 81905i bk8: 384a 82607i bk9: 384a 82359i bk10: 396a 81781i bk11: 400a 82119i bk12: 432a 81606i bk13: 444a 81281i bk14: 488a 81668i bk15: 484a 81876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779094
Row_Buffer_Locality_read = 0.820790
Row_Buffer_Locality_write = 0.391421
Bank_Level_Parallism = 3.592172
Bank_Level_Parallism_Col = 2.857121
Bank_Level_Parallism_Ready = 1.684980
write_to_read_ratio_blp_rw_average = 0.308471
GrpLevelPara = 1.958897 

BW Util details:
bwutil = 0.114449 
total_CMD = 86676 
util_bw = 9920 
Wasted_Col = 10242 
Wasted_Row = 3446 
Idle = 63068 

BW Util Bottlenecks: 
RCDc_limit = 8465 
RCDWRc_limit = 2046 
WTRc_limit = 1869 
RTWc_limit = 5932 
CCDLc_limit = 5153 
rwq = 0 
CCDLc_limit_alone = 4633 
WTRc_limit_alone = 1704 
RTWc_limit_alone = 5577 

Commands details: 
total_CMD = 86676 
n_nop = 74809 
Read = 6936 
Write = 0 
L2_Alloc = 0 
L2_WB = 2984 
n_act = 1697 
n_pre = 1681 
n_ref = 0 
n_req = 7682 
total_req = 9920 

Dual Bus Interface Util: 
issued_total_row = 3378 
issued_total_col = 9920 
Row_Bus_Util =  0.038973 
CoL_Bus_Util = 0.114449 
Either_Row_CoL_Bus_Util = 0.136912 
Issued_on_Two_Bus_Simul_Util = 0.016510 
issued_two_Eff = 0.120586 
queue_avg = 2.643719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64372
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 115457 -   mf: uid=3611020, sid4294967295:w4294967295, part=8, addr=0xc0e64880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115357), 
Ready @ 115465 -   mf: uid=3611023, sid4294967295:w4294967295, part=8, addr=0xc0e64800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115365), 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74739 n_act=1674 n_pre=1658 n_ref_event=0 n_req=7715 n_rd=6968 n_rd_L2_A=0 n_write=0 n_wr_bk=2984 bw_util=0.1148
n_activity=28500 dram_eff=0.3492
bk0: 456a 82512i bk1: 440a 82814i bk2: 448a 81082i bk3: 448a 81509i bk4: 448a 81469i bk5: 448a 81135i bk6: 424a 82508i bk7: 416a 81751i bk8: 384a 82236i bk9: 384a 82749i bk10: 404a 82247i bk11: 400a 81956i bk12: 432a 80852i bk13: 444a 81884i bk14: 492a 81915i bk15: 500a 81881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783020
Row_Buffer_Locality_read = 0.823192
Row_Buffer_Locality_write = 0.408300
Bank_Level_Parallism = 3.437794
Bank_Level_Parallism_Col = 2.722368
Bank_Level_Parallism_Ready = 1.673131
write_to_read_ratio_blp_rw_average = 0.326198
GrpLevelPara = 1.917494 

BW Util details:
bwutil = 0.114818 
total_CMD = 86676 
util_bw = 9952 
Wasted_Col = 10969 
Wasted_Row = 3522 
Idle = 62233 

BW Util Bottlenecks: 
RCDc_limit = 8827 
RCDWRc_limit = 2131 
WTRc_limit = 1646 
RTWc_limit = 6546 
CCDLc_limit = 5177 
rwq = 0 
CCDLc_limit_alone = 4711 
WTRc_limit_alone = 1528 
RTWc_limit_alone = 6198 

Commands details: 
total_CMD = 86676 
n_nop = 74739 
Read = 6968 
Write = 0 
L2_Alloc = 0 
L2_WB = 2984 
n_act = 1674 
n_pre = 1658 
n_ref = 0 
n_req = 7715 
total_req = 9952 

Dual Bus Interface Util: 
issued_total_row = 3332 
issued_total_col = 9952 
Row_Bus_Util =  0.038442 
CoL_Bus_Util = 0.114818 
Either_Row_CoL_Bus_Util = 0.137720 
Issued_on_Two_Bus_Simul_Util = 0.015541 
issued_two_Eff = 0.112842 
queue_avg = 2.533227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53323
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74704 n_act=1713 n_pre=1697 n_ref_event=0 n_req=7721 n_rd=6972 n_rd_L2_A=0 n_write=0 n_wr_bk=2996 bw_util=0.115
n_activity=27882 dram_eff=0.3575
bk0: 456a 82128i bk1: 436a 82269i bk2: 448a 81570i bk3: 448a 81846i bk4: 448a 81552i bk5: 448a 81419i bk6: 424a 81447i bk7: 416a 81563i bk8: 384a 82427i bk9: 384a 82615i bk10: 400a 81759i bk11: 408a 81641i bk12: 436a 81617i bk13: 440a 81646i bk14: 500a 81416i bk15: 496a 82323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778138
Row_Buffer_Locality_read = 0.821572
Row_Buffer_Locality_write = 0.373832
Bank_Level_Parallism = 3.567951
Bank_Level_Parallism_Col = 2.817813
Bank_Level_Parallism_Ready = 1.715891
write_to_read_ratio_blp_rw_average = 0.310889
GrpLevelPara = 1.948215 

BW Util details:
bwutil = 0.115003 
total_CMD = 86676 
util_bw = 9968 
Wasted_Col = 10588 
Wasted_Row = 3351 
Idle = 62769 

BW Util Bottlenecks: 
RCDc_limit = 8618 
RCDWRc_limit = 2131 
WTRc_limit = 1860 
RTWc_limit = 6262 
CCDLc_limit = 4991 
rwq = 0 
CCDLc_limit_alone = 4423 
WTRc_limit_alone = 1708 
RTWc_limit_alone = 5846 

Commands details: 
total_CMD = 86676 
n_nop = 74704 
Read = 6972 
Write = 0 
L2_Alloc = 0 
L2_WB = 2996 
n_act = 1713 
n_pre = 1697 
n_ref = 0 
n_req = 7721 
total_req = 9968 

Dual Bus Interface Util: 
issued_total_row = 3410 
issued_total_col = 9968 
Row_Bus_Util =  0.039342 
CoL_Bus_Util = 0.115003 
Either_Row_CoL_Bus_Util = 0.138124 
Issued_on_Two_Bus_Simul_Util = 0.016221 
issued_two_Eff = 0.117441 
queue_avg = 2.507511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50751
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74794 n_act=1665 n_pre=1649 n_ref_event=0 n_req=7716 n_rd=6964 n_rd_L2_A=0 n_write=0 n_wr_bk=3008 bw_util=0.115
n_activity=27741 dram_eff=0.3595
bk0: 456a 82477i bk1: 440a 82134i bk2: 448a 81093i bk3: 448a 81640i bk4: 448a 81222i bk5: 448a 81244i bk6: 424a 81913i bk7: 416a 81968i bk8: 384a 82229i bk9: 384a 82388i bk10: 404a 81323i bk11: 400a 81984i bk12: 432a 82575i bk13: 452a 81636i bk14: 492a 81629i bk15: 488a 81868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784215
Row_Buffer_Locality_read = 0.823808
Row_Buffer_Locality_write = 0.417553
Bank_Level_Parallism = 3.556599
Bank_Level_Parallism_Col = 2.836036
Bank_Level_Parallism_Ready = 1.642599
write_to_read_ratio_blp_rw_average = 0.310714
GrpLevelPara = 1.950603 

BW Util details:
bwutil = 0.115049 
total_CMD = 86676 
util_bw = 9972 
Wasted_Col = 10593 
Wasted_Row = 3393 
Idle = 62718 

BW Util Bottlenecks: 
RCDc_limit = 8803 
RCDWRc_limit = 1926 
WTRc_limit = 1873 
RTWc_limit = 7073 
CCDLc_limit = 5249 
rwq = 0 
CCDLc_limit_alone = 4651 
WTRc_limit_alone = 1751 
RTWc_limit_alone = 6597 

Commands details: 
total_CMD = 86676 
n_nop = 74794 
Read = 6964 
Write = 0 
L2_Alloc = 0 
L2_WB = 3008 
n_act = 1665 
n_pre = 1649 
n_ref = 0 
n_req = 7716 
total_req = 9972 

Dual Bus Interface Util: 
issued_total_row = 3314 
issued_total_col = 9972 
Row_Bus_Util =  0.038234 
CoL_Bus_Util = 0.115049 
Either_Row_CoL_Bus_Util = 0.137085 
Issued_on_Two_Bus_Simul_Util = 0.016198 
issued_two_Eff = 0.118162 
queue_avg = 2.871706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.87171
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 115453 -   mf: uid=3611017, sid4294967295:w4294967295, part=11, addr=0xc0c7cb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115353), 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74782 n_act=1689 n_pre=1673 n_ref_event=0 n_req=7692 n_rd=6944 n_rd_L2_A=0 n_write=0 n_wr_bk=2992 bw_util=0.1146
n_activity=27512 dram_eff=0.3612
bk0: 452a 81881i bk1: 436a 82508i bk2: 448a 81763i bk3: 448a 81785i bk4: 448a 81610i bk5: 448a 81190i bk6: 424a 82067i bk7: 416a 81836i bk8: 384a 82345i bk9: 384a 82890i bk10: 404a 82048i bk11: 400a 81457i bk12: 436a 82435i bk13: 440a 81751i bk14: 488a 81682i bk15: 488a 81883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780421
Row_Buffer_Locality_read = 0.822005
Row_Buffer_Locality_write = 0.394385
Bank_Level_Parallism = 3.503235
Bank_Level_Parallism_Col = 2.770351
Bank_Level_Parallism_Ready = 1.622886
write_to_read_ratio_blp_rw_average = 0.322041
GrpLevelPara = 1.953970 

BW Util details:
bwutil = 0.114634 
total_CMD = 86676 
util_bw = 9936 
Wasted_Col = 10388 
Wasted_Row = 3476 
Idle = 62876 

BW Util Bottlenecks: 
RCDc_limit = 8686 
RCDWRc_limit = 2065 
WTRc_limit = 1446 
RTWc_limit = 6033 
CCDLc_limit = 5038 
rwq = 0 
CCDLc_limit_alone = 4524 
WTRc_limit_alone = 1344 
RTWc_limit_alone = 5621 

Commands details: 
total_CMD = 86676 
n_nop = 74782 
Read = 6944 
Write = 0 
L2_Alloc = 0 
L2_WB = 2992 
n_act = 1689 
n_pre = 1673 
n_ref = 0 
n_req = 7692 
total_req = 9936 

Dual Bus Interface Util: 
issued_total_row = 3362 
issued_total_col = 9936 
Row_Bus_Util =  0.038788 
CoL_Bus_Util = 0.114634 
Either_Row_CoL_Bus_Util = 0.137224 
Issued_on_Two_Bus_Simul_Util = 0.016198 
issued_two_Eff = 0.118043 
queue_avg = 2.745639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74564
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74674 n_act=1695 n_pre=1679 n_ref_event=0 n_req=7739 n_rd=6984 n_rd_L2_A=0 n_write=0 n_wr_bk=3020 bw_util=0.1154
n_activity=27726 dram_eff=0.3608
bk0: 460a 82381i bk1: 444a 82462i bk2: 448a 81464i bk3: 448a 81684i bk4: 448a 80816i bk5: 448a 81394i bk6: 424a 82323i bk7: 416a 81544i bk8: 384a 82736i bk9: 384a 83066i bk10: 400a 81478i bk11: 404a 81993i bk12: 432a 82567i bk13: 448a 81841i bk14: 496a 81013i bk15: 500a 82100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780979
Row_Buffer_Locality_read = 0.821592
Row_Buffer_Locality_write = 0.405298
Bank_Level_Parallism = 3.442315
Bank_Level_Parallism_Col = 2.701116
Bank_Level_Parallism_Ready = 1.669932
write_to_read_ratio_blp_rw_average = 0.317840
GrpLevelPara = 1.920573 

BW Util details:
bwutil = 0.115418 
total_CMD = 86676 
util_bw = 10004 
Wasted_Col = 10953 
Wasted_Row = 3356 
Idle = 62363 

BW Util Bottlenecks: 
RCDc_limit = 8835 
RCDWRc_limit = 2146 
WTRc_limit = 1783 
RTWc_limit = 5997 
CCDLc_limit = 5327 
rwq = 0 
CCDLc_limit_alone = 4838 
WTRc_limit_alone = 1663 
RTWc_limit_alone = 5628 

Commands details: 
total_CMD = 86676 
n_nop = 74674 
Read = 6984 
Write = 0 
L2_Alloc = 0 
L2_WB = 3020 
n_act = 1695 
n_pre = 1679 
n_ref = 0 
n_req = 7739 
total_req = 10004 

Dual Bus Interface Util: 
issued_total_row = 3374 
issued_total_col = 10004 
Row_Bus_Util =  0.038927 
CoL_Bus_Util = 0.115418 
Either_Row_CoL_Bus_Util = 0.138470 
Issued_on_Two_Bus_Simul_Util = 0.015875 
issued_two_Eff = 0.114648 
queue_avg = 2.625479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62548
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74676 n_act=1664 n_pre=1648 n_ref_event=0 n_req=7748 n_rd=6992 n_rd_L2_A=0 n_write=0 n_wr_bk=3024 bw_util=0.1156
n_activity=28396 dram_eff=0.3527
bk0: 456a 82498i bk1: 444a 83004i bk2: 448a 81357i bk3: 448a 81510i bk4: 448a 81336i bk5: 448a 81283i bk6: 424a 81764i bk7: 416a 81558i bk8: 384a 82220i bk9: 384a 82567i bk10: 408a 81839i bk11: 408a 81681i bk12: 436a 82124i bk13: 444a 81652i bk14: 500a 81279i bk15: 496a 82058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785235
Row_Buffer_Locality_read = 0.824085
Row_Buffer_Locality_write = 0.425926
Bank_Level_Parallism = 3.474240
Bank_Level_Parallism_Col = 2.796502
Bank_Level_Parallism_Ready = 1.667332
write_to_read_ratio_blp_rw_average = 0.322256
GrpLevelPara = 1.948991 

BW Util details:
bwutil = 0.115557 
total_CMD = 86676 
util_bw = 10016 
Wasted_Col = 10805 
Wasted_Row = 3597 
Idle = 62258 

BW Util Bottlenecks: 
RCDc_limit = 8858 
RCDWRc_limit = 2063 
WTRc_limit = 1632 
RTWc_limit = 7235 
CCDLc_limit = 5324 
rwq = 0 
CCDLc_limit_alone = 4686 
WTRc_limit_alone = 1488 
RTWc_limit_alone = 6741 

Commands details: 
total_CMD = 86676 
n_nop = 74676 
Read = 6992 
Write = 0 
L2_Alloc = 0 
L2_WB = 3024 
n_act = 1664 
n_pre = 1648 
n_ref = 0 
n_req = 7748 
total_req = 10016 

Dual Bus Interface Util: 
issued_total_row = 3312 
issued_total_col = 10016 
Row_Bus_Util =  0.038211 
CoL_Bus_Util = 0.115557 
Either_Row_CoL_Bus_Util = 0.138447 
Issued_on_Two_Bus_Simul_Util = 0.015321 
issued_two_Eff = 0.110667 
queue_avg = 2.790553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.79055
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 115462 -   mf: uid=3611022, sid4294967295:w4294967295, part=14, addr=0xc0cfdf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115362), 
Ready @ 115469 -   mf: uid=3611024, sid4294967295:w4294967295, part=14, addr=0xc0cfdf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115369), 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74847 n_act=1673 n_pre=1657 n_ref_event=0 n_req=7687 n_rd=6940 n_rd_L2_A=0 n_write=0 n_wr_bk=2988 bw_util=0.1145
n_activity=27884 dram_eff=0.356
bk0: 448a 82441i bk1: 440a 82437i bk2: 448a 81907i bk3: 448a 81888i bk4: 448a 80877i bk5: 448a 81270i bk6: 424a 82223i bk7: 416a 81636i bk8: 384a 82598i bk9: 384a 82159i bk10: 400a 81958i bk11: 400a 82050i bk12: 436a 81729i bk13: 440a 81598i bk14: 484a 81119i bk15: 492a 81286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782360
Row_Buffer_Locality_read = 0.823487
Row_Buffer_Locality_write = 0.400268
Bank_Level_Parallism = 3.583963
Bank_Level_Parallism_Col = 2.889502
Bank_Level_Parallism_Ready = 1.729452
write_to_read_ratio_blp_rw_average = 0.315228
GrpLevelPara = 1.946907 

BW Util details:
bwutil = 0.114542 
total_CMD = 86676 
util_bw = 9928 
Wasted_Col = 10370 
Wasted_Row = 3510 
Idle = 62868 

BW Util Bottlenecks: 
RCDc_limit = 8520 
RCDWRc_limit = 2043 
WTRc_limit = 1635 
RTWc_limit = 6182 
CCDLc_limit = 5198 
rwq = 0 
CCDLc_limit_alone = 4614 
WTRc_limit_alone = 1494 
RTWc_limit_alone = 5739 

Commands details: 
total_CMD = 86676 
n_nop = 74847 
Read = 6940 
Write = 0 
L2_Alloc = 0 
L2_WB = 2988 
n_act = 1673 
n_pre = 1657 
n_ref = 0 
n_req = 7687 
total_req = 9928 

Dual Bus Interface Util: 
issued_total_row = 3330 
issued_total_col = 9928 
Row_Bus_Util =  0.038419 
CoL_Bus_Util = 0.114542 
Either_Row_CoL_Bus_Util = 0.136474 
Issued_on_Two_Bus_Simul_Util = 0.016487 
issued_two_Eff = 0.120805 
queue_avg = 2.725991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.72599
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74844 n_act=1681 n_pre=1666 n_ref_event=0 n_req=7688 n_rd=6944 n_rd_L2_A=0 n_write=0 n_wr_bk=2960 bw_util=0.1143
n_activity=28062 dram_eff=0.3529
bk0: 452a 82456i bk1: 436a 82550i bk2: 448a 81426i bk3: 448a 81550i bk4: 448a 81298i bk5: 448a 81872i bk6: 424a 81809i bk7: 416a 81538i bk8: 384a 82618i bk9: 384a 82954i bk10: 400a 82224i bk11: 396a 81634i bk12: 432a 82043i bk13: 440a 81620i bk14: 496a 81340i bk15: 492a 81800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781161
Row_Buffer_Locality_read = 0.821285
Row_Buffer_Locality_write = 0.405660
Bank_Level_Parallism = 3.472825
Bank_Level_Parallism_Col = 2.757084
Bank_Level_Parallism_Ready = 1.678514
write_to_read_ratio_blp_rw_average = 0.316081
GrpLevelPara = 1.922352 

BW Util details:
bwutil = 0.114265 
total_CMD = 86676 
util_bw = 9904 
Wasted_Col = 10705 
Wasted_Row = 3512 
Idle = 62555 

BW Util Bottlenecks: 
RCDc_limit = 8852 
RCDWRc_limit = 2042 
WTRc_limit = 1585 
RTWc_limit = 5938 
CCDLc_limit = 5260 
rwq = 0 
CCDLc_limit_alone = 4778 
WTRc_limit_alone = 1460 
RTWc_limit_alone = 5581 

Commands details: 
total_CMD = 86676 
n_nop = 74844 
Read = 6944 
Write = 0 
L2_Alloc = 0 
L2_WB = 2960 
n_act = 1681 
n_pre = 1666 
n_ref = 0 
n_req = 7688 
total_req = 9904 

Dual Bus Interface Util: 
issued_total_row = 3347 
issued_total_col = 9904 
Row_Bus_Util =  0.038615 
CoL_Bus_Util = 0.114265 
Either_Row_CoL_Bus_Util = 0.136508 
Issued_on_Two_Bus_Simul_Util = 0.016371 
issued_two_Eff = 0.119929 
queue_avg = 2.650134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65013
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 115439 -   mf: uid=3611013, sid4294967295:w4294967295, part=16, addr=0xc0a93800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115339), 
Ready @ 115446 -   mf: uid=3611015, sid4294967295:w4294967295, part=16, addr=0xc0a93880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115346), 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74844 n_act=1679 n_pre=1663 n_ref_event=0 n_req=7696 n_rd=6952 n_rd_L2_A=0 n_write=0 n_wr_bk=2976 bw_util=0.1145
n_activity=28291 dram_eff=0.3509
bk0: 456a 81898i bk1: 440a 82592i bk2: 448a 81156i bk3: 448a 81585i bk4: 448a 81540i bk5: 448a 80998i bk6: 424a 81520i bk7: 416a 82075i bk8: 384a 82500i bk9: 384a 82528i bk10: 396a 81817i bk11: 396a 81822i bk12: 436a 81967i bk13: 440a 81439i bk14: 500a 81256i bk15: 488a 81464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781835
Row_Buffer_Locality_read = 0.824223
Row_Buffer_Locality_write = 0.385753
Bank_Level_Parallism = 3.604884
Bank_Level_Parallism_Col = 2.904110
Bank_Level_Parallism_Ready = 1.756346
write_to_read_ratio_blp_rw_average = 0.312925
GrpLevelPara = 1.974135 

BW Util details:
bwutil = 0.114542 
total_CMD = 86676 
util_bw = 9928 
Wasted_Col = 10372 
Wasted_Row = 3655 
Idle = 62721 

BW Util Bottlenecks: 
RCDc_limit = 8483 
RCDWRc_limit = 2061 
WTRc_limit = 1742 
RTWc_limit = 6071 
CCDLc_limit = 4870 
rwq = 0 
CCDLc_limit_alone = 4349 
WTRc_limit_alone = 1615 
RTWc_limit_alone = 5677 

Commands details: 
total_CMD = 86676 
n_nop = 74844 
Read = 6952 
Write = 0 
L2_Alloc = 0 
L2_WB = 2976 
n_act = 1679 
n_pre = 1663 
n_ref = 0 
n_req = 7696 
total_req = 9928 

Dual Bus Interface Util: 
issued_total_row = 3342 
issued_total_col = 9928 
Row_Bus_Util =  0.038557 
CoL_Bus_Util = 0.114542 
Either_Row_CoL_Bus_Util = 0.136508 
Issued_on_Two_Bus_Simul_Util = 0.016591 
issued_two_Eff = 0.121535 
queue_avg = 2.870575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.87058
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 115469 -   mf: uid=3611025, sid4294967295:w4294967295, part=17, addr=0xc0c6b600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115369), 
Ready @ 115477 -   mf: uid=3611026, sid4294967295:w4294967295, part=17, addr=0xc0c6b680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115377), 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74693 n_act=1702 n_pre=1686 n_ref_event=0 n_req=7735 n_rd=6980 n_rd_L2_A=0 n_write=0 n_wr_bk=3020 bw_util=0.1154
n_activity=27790 dram_eff=0.3598
bk0: 460a 82160i bk1: 440a 82759i bk2: 448a 81155i bk3: 448a 80873i bk4: 448a 81354i bk5: 448a 81013i bk6: 424a 81667i bk7: 416a 81502i bk8: 384a 83007i bk9: 384a 82682i bk10: 404a 81538i bk11: 400a 81593i bk12: 436a 81580i bk13: 444a 81876i bk14: 492a 81485i bk15: 504a 81935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779961
Row_Buffer_Locality_read = 0.823782
Row_Buffer_Locality_write = 0.374834
Bank_Level_Parallism = 3.609361
Bank_Level_Parallism_Col = 2.886286
Bank_Level_Parallism_Ready = 1.703200
write_to_read_ratio_blp_rw_average = 0.311945
GrpLevelPara = 1.969091 

BW Util details:
bwutil = 0.115372 
total_CMD = 86676 
util_bw = 10000 
Wasted_Col = 10413 
Wasted_Row = 3517 
Idle = 62746 

BW Util Bottlenecks: 
RCDc_limit = 8592 
RCDWRc_limit = 2126 
WTRc_limit = 1886 
RTWc_limit = 6212 
CCDLc_limit = 5213 
rwq = 0 
CCDLc_limit_alone = 4608 
WTRc_limit_alone = 1753 
RTWc_limit_alone = 5740 

Commands details: 
total_CMD = 86676 
n_nop = 74693 
Read = 6980 
Write = 0 
L2_Alloc = 0 
L2_WB = 3020 
n_act = 1702 
n_pre = 1686 
n_ref = 0 
n_req = 7735 
total_req = 10000 

Dual Bus Interface Util: 
issued_total_row = 3388 
issued_total_col = 10000 
Row_Bus_Util =  0.039088 
CoL_Bus_Util = 0.115372 
Either_Row_CoL_Bus_Util = 0.138250 
Issued_on_Two_Bus_Simul_Util = 0.016210 
issued_two_Eff = 0.117249 
queue_avg = 2.783446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.78345
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74658 n_act=1706 n_pre=1690 n_ref_event=0 n_req=7715 n_rd=6964 n_rd_L2_A=0 n_write=0 n_wr_bk=3004 bw_util=0.115
n_activity=28380 dram_eff=0.3512
bk0: 456a 82529i bk1: 440a 82792i bk2: 448a 81445i bk3: 448a 81350i bk4: 448a 81424i bk5: 448a 80957i bk6: 424a 81583i bk7: 416a 82097i bk8: 384a 82864i bk9: 384a 82818i bk10: 404a 81990i bk11: 408a 81513i bk12: 440a 82149i bk13: 444a 81905i bk14: 480a 81641i bk15: 492a 81812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778872
Row_Buffer_Locality_read = 0.820649
Row_Buffer_Locality_write = 0.391478
Bank_Level_Parallism = 3.407960
Bank_Level_Parallism_Col = 2.693411
Bank_Level_Parallism_Ready = 1.600823
write_to_read_ratio_blp_rw_average = 0.321189
GrpLevelPara = 1.920695 

BW Util details:
bwutil = 0.115003 
total_CMD = 86676 
util_bw = 9968 
Wasted_Col = 10911 
Wasted_Row = 3670 
Idle = 62127 

BW Util Bottlenecks: 
RCDc_limit = 8971 
RCDWRc_limit = 2192 
WTRc_limit = 1560 
RTWc_limit = 6188 
CCDLc_limit = 5171 
rwq = 0 
CCDLc_limit_alone = 4613 
WTRc_limit_alone = 1415 
RTWc_limit_alone = 5775 

Commands details: 
total_CMD = 86676 
n_nop = 74658 
Read = 6964 
Write = 0 
L2_Alloc = 0 
L2_WB = 3004 
n_act = 1706 
n_pre = 1690 
n_ref = 0 
n_req = 7715 
total_req = 9968 

Dual Bus Interface Util: 
issued_total_row = 3396 
issued_total_col = 9968 
Row_Bus_Util =  0.039180 
CoL_Bus_Util = 0.115003 
Either_Row_CoL_Bus_Util = 0.138654 
Issued_on_Two_Bus_Simul_Util = 0.015529 
issued_two_Eff = 0.111999 
queue_avg = 2.720857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.72086
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 115438 -   mf: uid=3611012, sid4294967295:w4294967295, part=19, addr=0xc0cbda00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115338), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74668 n_act=1704 n_pre=1688 n_ref_event=0 n_req=7714 n_rd=6964 n_rd_L2_A=0 n_write=0 n_wr_bk=2989 bw_util=0.1148
n_activity=28750 dram_eff=0.3462
bk0: 448a 82464i bk1: 436a 81877i bk2: 448a 80830i bk3: 448a 80876i bk4: 448a 81686i bk5: 448a 81263i bk6: 424a 81768i bk7: 416a 81880i bk8: 384a 82002i bk9: 384a 82761i bk10: 408a 82376i bk11: 408a 81694i bk12: 436a 82104i bk13: 448a 81938i bk14: 488a 82184i bk15: 492a 81551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779046
Row_Buffer_Locality_read = 0.821654
Row_Buffer_Locality_write = 0.382353
Bank_Level_Parallism = 3.446906
Bank_Level_Parallism_Col = 2.767906
Bank_Level_Parallism_Ready = 1.613081
write_to_read_ratio_blp_rw_average = 0.329759
GrpLevelPara = 1.966823 

BW Util details:
bwutil = 0.114830 
total_CMD = 86676 
util_bw = 9953 
Wasted_Col = 10913 
Wasted_Row = 3873 
Idle = 61937 

BW Util Bottlenecks: 
RCDc_limit = 8773 
RCDWRc_limit = 2208 
WTRc_limit = 1868 
RTWc_limit = 7148 
CCDLc_limit = 5502 
rwq = 0 
CCDLc_limit_alone = 4837 
WTRc_limit_alone = 1705 
RTWc_limit_alone = 6646 

Commands details: 
total_CMD = 86676 
n_nop = 74668 
Read = 6964 
Write = 0 
L2_Alloc = 0 
L2_WB = 2989 
n_act = 1704 
n_pre = 1688 
n_ref = 0 
n_req = 7714 
total_req = 9953 

Dual Bus Interface Util: 
issued_total_row = 3392 
issued_total_col = 9953 
Row_Bus_Util =  0.039134 
CoL_Bus_Util = 0.114830 
Either_Row_CoL_Bus_Util = 0.138539 
Issued_on_Two_Bus_Simul_Util = 0.015425 
issued_two_Eff = 0.111342 
queue_avg = 2.643408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64341
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74813 n_act=1667 n_pre=1651 n_ref_event=0 n_req=7674 n_rd=6928 n_rd_L2_A=0 n_write=0 n_wr_bk=2984 bw_util=0.1144
n_activity=28060 dram_eff=0.3532
bk0: 452a 82628i bk1: 444a 82659i bk2: 448a 81299i bk3: 448a 81377i bk4: 448a 81742i bk5: 448a 80954i bk6: 424a 81167i bk7: 416a 81810i bk8: 384a 83065i bk9: 384a 82184i bk10: 396a 81524i bk11: 404a 82350i bk12: 432a 82497i bk13: 432a 82102i bk14: 484a 81669i bk15: 484a 81860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782773
Row_Buffer_Locality_read = 0.824047
Row_Buffer_Locality_write = 0.399464
Bank_Level_Parallism = 3.498180
Bank_Level_Parallism_Col = 2.802410
Bank_Level_Parallism_Ready = 1.692191
write_to_read_ratio_blp_rw_average = 0.309350
GrpLevelPara = 1.923845 

BW Util details:
bwutil = 0.114357 
total_CMD = 86676 
util_bw = 9912 
Wasted_Col = 10363 
Wasted_Row = 3624 
Idle = 62777 

BW Util Bottlenecks: 
RCDc_limit = 8408 
RCDWRc_limit = 2043 
WTRc_limit = 2002 
RTWc_limit = 5552 
CCDLc_limit = 5116 
rwq = 0 
CCDLc_limit_alone = 4602 
WTRc_limit_alone = 1845 
RTWc_limit_alone = 5195 

Commands details: 
total_CMD = 86676 
n_nop = 74813 
Read = 6928 
Write = 0 
L2_Alloc = 0 
L2_WB = 2984 
n_act = 1667 
n_pre = 1651 
n_ref = 0 
n_req = 7674 
total_req = 9912 

Dual Bus Interface Util: 
issued_total_row = 3318 
issued_total_col = 9912 
Row_Bus_Util =  0.038280 
CoL_Bus_Util = 0.114357 
Either_Row_CoL_Bus_Util = 0.136866 
Issued_on_Two_Bus_Simul_Util = 0.015771 
issued_two_Eff = 0.115232 
queue_avg = 2.651114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65111
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74781 n_act=1697 n_pre=1681 n_ref_event=0 n_req=7670 n_rd=6928 n_rd_L2_A=0 n_write=0 n_wr_bk=2968 bw_util=0.1142
n_activity=28035 dram_eff=0.353
bk0: 452a 82502i bk1: 428a 82478i bk2: 448a 81199i bk3: 448a 81078i bk4: 448a 81317i bk5: 448a 80854i bk6: 424a 81218i bk7: 416a 81853i bk8: 384a 82684i bk9: 384a 82938i bk10: 400a 82077i bk11: 392a 82360i bk12: 424a 82088i bk13: 444a 81383i bk14: 496a 81251i bk15: 492a 81640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778748
Row_Buffer_Locality_read = 0.821305
Row_Buffer_Locality_write = 0.381402
Bank_Level_Parallism = 3.541786
Bank_Level_Parallism_Col = 2.815153
Bank_Level_Parallism_Ready = 1.726354
write_to_read_ratio_blp_rw_average = 0.317981
GrpLevelPara = 1.944151 

BW Util details:
bwutil = 0.114172 
total_CMD = 86676 
util_bw = 9896 
Wasted_Col = 10757 
Wasted_Row = 3506 
Idle = 62517 

BW Util Bottlenecks: 
RCDc_limit = 8797 
RCDWRc_limit = 2135 
WTRc_limit = 1693 
RTWc_limit = 6511 
CCDLc_limit = 5233 
rwq = 0 
CCDLc_limit_alone = 4686 
WTRc_limit_alone = 1556 
RTWc_limit_alone = 6101 

Commands details: 
total_CMD = 86676 
n_nop = 74781 
Read = 6928 
Write = 0 
L2_Alloc = 0 
L2_WB = 2968 
n_act = 1697 
n_pre = 1681 
n_ref = 0 
n_req = 7670 
total_req = 9896 

Dual Bus Interface Util: 
issued_total_row = 3378 
issued_total_col = 9896 
Row_Bus_Util =  0.038973 
CoL_Bus_Util = 0.114172 
Either_Row_CoL_Bus_Util = 0.137235 
Issued_on_Two_Bus_Simul_Util = 0.015910 
issued_two_Eff = 0.115931 
queue_avg = 2.694864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.69486
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74632 n_act=1705 n_pre=1689 n_ref_event=0 n_req=7739 n_rd=6984 n_rd_L2_A=0 n_write=0 n_wr_bk=3020 bw_util=0.1154
n_activity=28369 dram_eff=0.3526
bk0: 456a 82509i bk1: 444a 82524i bk2: 448a 81810i bk3: 448a 81701i bk4: 448a 81426i bk5: 448a 81147i bk6: 424a 81831i bk7: 416a 82529i bk8: 384a 82605i bk9: 384a 82351i bk10: 408a 81657i bk11: 408a 81902i bk12: 440a 82195i bk13: 444a 81622i bk14: 488a 82030i bk15: 496a 81771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779687
Row_Buffer_Locality_read = 0.821306
Row_Buffer_Locality_write = 0.394702
Bank_Level_Parallism = 3.385510
Bank_Level_Parallism_Col = 2.668905
Bank_Level_Parallism_Ready = 1.575470
write_to_read_ratio_blp_rw_average = 0.317736
GrpLevelPara = 1.924693 

BW Util details:
bwutil = 0.115418 
total_CMD = 86676 
util_bw = 10004 
Wasted_Col = 10923 
Wasted_Row = 3573 
Idle = 62176 

BW Util Bottlenecks: 
RCDc_limit = 9032 
RCDWRc_limit = 2152 
WTRc_limit = 1868 
RTWc_limit = 5865 
CCDLc_limit = 5403 
rwq = 0 
CCDLc_limit_alone = 4862 
WTRc_limit_alone = 1715 
RTWc_limit_alone = 5477 

Commands details: 
total_CMD = 86676 
n_nop = 74632 
Read = 6984 
Write = 0 
L2_Alloc = 0 
L2_WB = 3020 
n_act = 1705 
n_pre = 1689 
n_ref = 0 
n_req = 7739 
total_req = 10004 

Dual Bus Interface Util: 
issued_total_row = 3394 
issued_total_col = 10004 
Row_Bus_Util =  0.039157 
CoL_Bus_Util = 0.115418 
Either_Row_CoL_Bus_Util = 0.138954 
Issued_on_Two_Bus_Simul_Util = 0.015621 
issued_two_Eff = 0.112421 
queue_avg = 2.798699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.7987
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74654 n_act=1681 n_pre=1665 n_ref_event=0 n_req=7761 n_rd=7000 n_rd_L2_A=0 n_write=0 n_wr_bk=3044 bw_util=0.1159
n_activity=28577 dram_eff=0.3515
bk0: 452a 82670i bk1: 444a 81957i bk2: 448a 81605i bk3: 448a 81165i bk4: 448a 81345i bk5: 448a 81517i bk6: 424a 81395i bk7: 416a 81661i bk8: 384a 82444i bk9: 384a 82086i bk10: 408a 81796i bk11: 408a 82329i bk12: 444a 81686i bk13: 448a 81755i bk14: 496a 81911i bk15: 500a 81804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783404
Row_Buffer_Locality_read = 0.821000
Row_Buffer_Locality_write = 0.437582
Bank_Level_Parallism = 3.472347
Bank_Level_Parallism_Col = 2.802094
Bank_Level_Parallism_Ready = 1.712963
write_to_read_ratio_blp_rw_average = 0.312594
GrpLevelPara = 1.925828 

BW Util details:
bwutil = 0.115880 
total_CMD = 86676 
util_bw = 10044 
Wasted_Col = 10759 
Wasted_Row = 3806 
Idle = 62067 

BW Util Bottlenecks: 
RCDc_limit = 8773 
RCDWRc_limit = 2018 
WTRc_limit = 1773 
RTWc_limit = 6155 
CCDLc_limit = 5190 
rwq = 0 
CCDLc_limit_alone = 4598 
WTRc_limit_alone = 1625 
RTWc_limit_alone = 5711 

Commands details: 
total_CMD = 86676 
n_nop = 74654 
Read = 7000 
Write = 0 
L2_Alloc = 0 
L2_WB = 3044 
n_act = 1681 
n_pre = 1665 
n_ref = 0 
n_req = 7761 
total_req = 10044 

Dual Bus Interface Util: 
issued_total_row = 3346 
issued_total_col = 10044 
Row_Bus_Util =  0.038604 
CoL_Bus_Util = 0.115880 
Either_Row_CoL_Bus_Util = 0.138700 
Issued_on_Two_Bus_Simul_Util = 0.015783 
issued_two_Eff = 0.113791 
queue_avg = 2.774044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.77404
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 115445 -   mf: uid=3611014, sid4294967295:w4294967295, part=24, addr=0xc0c65d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115345), 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74642 n_act=1709 n_pre=1693 n_ref_event=0 n_req=7752 n_rd=6996 n_rd_L2_A=0 n_write=0 n_wr_bk=3020 bw_util=0.1156
n_activity=28228 dram_eff=0.3548
bk0: 460a 82359i bk1: 440a 82480i bk2: 448a 81458i bk3: 448a 81145i bk4: 448a 81467i bk5: 448a 81127i bk6: 424a 81837i bk7: 416a 81953i bk8: 384a 82157i bk9: 384a 82831i bk10: 408a 81845i bk11: 404a 82207i bk12: 448a 81219i bk13: 448a 82070i bk14: 484a 81938i bk15: 504a 81606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779412
Row_Buffer_Locality_read = 0.821184
Row_Buffer_Locality_write = 0.392857
Bank_Level_Parallism = 3.464283
Bank_Level_Parallism_Col = 2.748639
Bank_Level_Parallism_Ready = 1.640775
write_to_read_ratio_blp_rw_average = 0.310792
GrpLevelPara = 1.927509 

BW Util details:
bwutil = 0.115557 
total_CMD = 86676 
util_bw = 10016 
Wasted_Col = 10915 
Wasted_Row = 3567 
Idle = 62178 

BW Util Bottlenecks: 
RCDc_limit = 8983 
RCDWRc_limit = 2142 
WTRc_limit = 1475 
RTWc_limit = 6193 
CCDLc_limit = 5336 
rwq = 0 
CCDLc_limit_alone = 4831 
WTRc_limit_alone = 1369 
RTWc_limit_alone = 5794 

Commands details: 
total_CMD = 86676 
n_nop = 74642 
Read = 6996 
Write = 0 
L2_Alloc = 0 
L2_WB = 3020 
n_act = 1709 
n_pre = 1693 
n_ref = 0 
n_req = 7752 
total_req = 10016 

Dual Bus Interface Util: 
issued_total_row = 3402 
issued_total_col = 10016 
Row_Bus_Util =  0.039250 
CoL_Bus_Util = 0.115557 
Either_Row_CoL_Bus_Util = 0.138839 
Issued_on_Two_Bus_Simul_Util = 0.015968 
issued_two_Eff = 0.115007 
queue_avg = 2.893408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.89341
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 115433 -   mf: uid=3611010, sid4294967295:w4294967295, part=25, addr=0xc0fa9080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115333), 
Ready @ 115437 -   mf: uid=3611011, sid4294967295:w4294967295, part=25, addr=0xc0adeb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115337), 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74804 n_act=1711 n_pre=1696 n_ref_event=0 n_req=7675 n_rd=6932 n_rd_L2_A=0 n_write=0 n_wr_bk=2963 bw_util=0.1142
n_activity=27591 dram_eff=0.3586
bk0: 448a 81747i bk1: 436a 82591i bk2: 448a 81609i bk3: 448a 81575i bk4: 448a 81788i bk5: 448a 81269i bk6: 424a 81774i bk7: 416a 82146i bk8: 384a 82666i bk9: 384a 82439i bk10: 404a 81765i bk11: 400a 81879i bk12: 432a 81263i bk13: 440a 81432i bk14: 492a 81339i bk15: 480a 81939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776909
Row_Buffer_Locality_read = 0.821696
Row_Buffer_Locality_write = 0.358491
Bank_Level_Parallism = 3.583701
Bank_Level_Parallism_Col = 2.828330
Bank_Level_Parallism_Ready = 1.681354
write_to_read_ratio_blp_rw_average = 0.316977
GrpLevelPara = 1.971830 

BW Util details:
bwutil = 0.114161 
total_CMD = 86676 
util_bw = 9895 
Wasted_Col = 10440 
Wasted_Row = 3458 
Idle = 62883 

BW Util Bottlenecks: 
RCDc_limit = 8752 
RCDWRc_limit = 2121 
WTRc_limit = 1996 
RTWc_limit = 6122 
CCDLc_limit = 5119 
rwq = 0 
CCDLc_limit_alone = 4556 
WTRc_limit_alone = 1811 
RTWc_limit_alone = 5744 

Commands details: 
total_CMD = 86676 
n_nop = 74804 
Read = 6932 
Write = 0 
L2_Alloc = 0 
L2_WB = 2963 
n_act = 1711 
n_pre = 1696 
n_ref = 0 
n_req = 7675 
total_req = 9895 

Dual Bus Interface Util: 
issued_total_row = 3407 
issued_total_col = 9895 
Row_Bus_Util =  0.039307 
CoL_Bus_Util = 0.114161 
Either_Row_CoL_Bus_Util = 0.136970 
Issued_on_Two_Bus_Simul_Util = 0.016498 
issued_two_Eff = 0.120451 
queue_avg = 2.861657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.86166
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74621 n_act=1704 n_pre=1690 n_ref_event=0 n_req=7749 n_rd=6992 n_rd_L2_A=0 n_write=0 n_wr_bk=3020 bw_util=0.1155
n_activity=28224 dram_eff=0.3547
bk0: 460a 82429i bk1: 440a 82447i bk2: 448a 82387i bk3: 448a 81171i bk4: 448a 81006i bk5: 448a 81099i bk6: 424a 81929i bk7: 416a 81512i bk8: 384a 82936i bk9: 384a 81928i bk10: 400a 82024i bk11: 400a 81983i bk12: 440a 82171i bk13: 448a 81730i bk14: 500a 81865i bk15: 504a 81965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779843
Row_Buffer_Locality_read = 0.822511
Row_Buffer_Locality_write = 0.385733
Bank_Level_Parallism = 3.479203
Bank_Level_Parallism_Col = 2.756330
Bank_Level_Parallism_Ready = 1.638534
write_to_read_ratio_blp_rw_average = 0.316816
GrpLevelPara = 1.942321 

BW Util details:
bwutil = 0.115511 
total_CMD = 86676 
util_bw = 10012 
Wasted_Col = 10647 
Wasted_Row = 3479 
Idle = 62538 

BW Util Bottlenecks: 
RCDc_limit = 8642 
RCDWRc_limit = 2221 
WTRc_limit = 1966 
RTWc_limit = 6349 
CCDLc_limit = 5241 
rwq = 0 
CCDLc_limit_alone = 4630 
WTRc_limit_alone = 1781 
RTWc_limit_alone = 5923 

Commands details: 
total_CMD = 86676 
n_nop = 74621 
Read = 6992 
Write = 0 
L2_Alloc = 0 
L2_WB = 3020 
n_act = 1704 
n_pre = 1690 
n_ref = 0 
n_req = 7749 
total_req = 10012 

Dual Bus Interface Util: 
issued_total_row = 3394 
issued_total_col = 10012 
Row_Bus_Util =  0.039157 
CoL_Bus_Util = 0.115511 
Either_Row_CoL_Bus_Util = 0.139081 
Issued_on_Two_Bus_Simul_Util = 0.015587 
issued_two_Eff = 0.112070 
queue_avg = 2.455939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45594
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74733 n_act=1715 n_pre=1699 n_ref_event=0 n_req=7697 n_rd=6948 n_rd_L2_A=0 n_write=0 n_wr_bk=2996 bw_util=0.1147
n_activity=28074 dram_eff=0.3542
bk0: 452a 82386i bk1: 436a 82349i bk2: 448a 81616i bk3: 448a 81321i bk4: 448a 81492i bk5: 448a 81020i bk6: 424a 82044i bk7: 416a 81526i bk8: 384a 82256i bk9: 384a 82512i bk10: 400a 81822i bk11: 408a 82067i bk12: 432a 81496i bk13: 432a 81856i bk14: 492a 81662i bk15: 496a 81715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777186
Row_Buffer_Locality_read = 0.819660
Row_Buffer_Locality_write = 0.383178
Bank_Level_Parallism = 3.537457
Bank_Level_Parallism_Col = 2.791544
Bank_Level_Parallism_Ready = 1.665326
write_to_read_ratio_blp_rw_average = 0.320185
GrpLevelPara = 1.968830 

BW Util details:
bwutil = 0.114726 
total_CMD = 86676 
util_bw = 9944 
Wasted_Col = 10743 
Wasted_Row = 3447 
Idle = 62542 

BW Util Bottlenecks: 
RCDc_limit = 8952 
RCDWRc_limit = 2104 
WTRc_limit = 1920 
RTWc_limit = 6441 
CCDLc_limit = 5197 
rwq = 0 
CCDLc_limit_alone = 4655 
WTRc_limit_alone = 1790 
RTWc_limit_alone = 6029 

Commands details: 
total_CMD = 86676 
n_nop = 74733 
Read = 6948 
Write = 0 
L2_Alloc = 0 
L2_WB = 2996 
n_act = 1715 
n_pre = 1699 
n_ref = 0 
n_req = 7697 
total_req = 9944 

Dual Bus Interface Util: 
issued_total_row = 3414 
issued_total_col = 9944 
Row_Bus_Util =  0.039388 
CoL_Bus_Util = 0.114726 
Either_Row_CoL_Bus_Util = 0.137789 
Issued_on_Two_Bus_Simul_Util = 0.016325 
issued_two_Eff = 0.118479 
queue_avg = 2.689753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.68975
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74711 n_act=1673 n_pre=1657 n_ref_event=0 n_req=7710 n_rd=6960 n_rd_L2_A=0 n_write=0 n_wr_bk=3000 bw_util=0.1149
n_activity=28068 dram_eff=0.3549
bk0: 452a 82304i bk1: 432a 82209i bk2: 448a 81350i bk3: 448a 81118i bk4: 448a 81226i bk5: 448a 81581i bk6: 424a 81448i bk7: 416a 81503i bk8: 384a 82413i bk9: 384a 82643i bk10: 404a 81857i bk11: 400a 82667i bk12: 432a 82221i bk13: 444a 82091i bk14: 504a 81445i bk15: 492a 81762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783009
Row_Buffer_Locality_read = 0.822414
Row_Buffer_Locality_write = 0.417333
Bank_Level_Parallism = 3.521770
Bank_Level_Parallism_Col = 2.820688
Bank_Level_Parallism_Ready = 1.694779
write_to_read_ratio_blp_rw_average = 0.315611
GrpLevelPara = 1.944574 

BW Util details:
bwutil = 0.114911 
total_CMD = 86676 
util_bw = 9960 
Wasted_Col = 10495 
Wasted_Row = 3592 
Idle = 62629 

BW Util Bottlenecks: 
RCDc_limit = 8773 
RCDWRc_limit = 2031 
WTRc_limit = 1403 
RTWc_limit = 6410 
CCDLc_limit = 5046 
rwq = 0 
CCDLc_limit_alone = 4539 
WTRc_limit_alone = 1300 
RTWc_limit_alone = 6006 

Commands details: 
total_CMD = 86676 
n_nop = 74711 
Read = 6960 
Write = 0 
L2_Alloc = 0 
L2_WB = 3000 
n_act = 1673 
n_pre = 1657 
n_ref = 0 
n_req = 7710 
total_req = 9960 

Dual Bus Interface Util: 
issued_total_row = 3330 
issued_total_col = 9960 
Row_Bus_Util =  0.038419 
CoL_Bus_Util = 0.114911 
Either_Row_CoL_Bus_Util = 0.138043 
Issued_on_Two_Bus_Simul_Util = 0.015287 
issued_two_Eff = 0.110740 
queue_avg = 2.792422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.79242
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74692 n_act=1719 n_pre=1703 n_ref_event=0 n_req=7690 n_rd=6944 n_rd_L2_A=0 n_write=0 n_wr_bk=2984 bw_util=0.1145
n_activity=28160 dram_eff=0.3526
bk0: 452a 81876i bk1: 448a 82094i bk2: 448a 81238i bk3: 448a 80793i bk4: 448a 81210i bk5: 448a 81316i bk6: 424a 81794i bk7: 416a 81508i bk8: 384a 82694i bk9: 384a 82153i bk10: 400a 81776i bk11: 404a 81950i bk12: 436a 81813i bk13: 436a 81759i bk14: 484a 82045i bk15: 484a 81980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776463
Row_Buffer_Locality_read = 0.822149
Row_Buffer_Locality_write = 0.351206
Bank_Level_Parallism = 3.582219
Bank_Level_Parallism_Col = 2.852359
Bank_Level_Parallism_Ready = 1.733078
write_to_read_ratio_blp_rw_average = 0.307691
GrpLevelPara = 1.937358 

BW Util details:
bwutil = 0.114542 
total_CMD = 86676 
util_bw = 9928 
Wasted_Col = 10745 
Wasted_Row = 3476 
Idle = 62527 

BW Util Bottlenecks: 
RCDc_limit = 8886 
RCDWRc_limit = 2229 
WTRc_limit = 2179 
RTWc_limit = 6073 
CCDLc_limit = 5454 
rwq = 0 
CCDLc_limit_alone = 4813 
WTRc_limit_alone = 1983 
RTWc_limit_alone = 5628 

Commands details: 
total_CMD = 86676 
n_nop = 74692 
Read = 6944 
Write = 0 
L2_Alloc = 0 
L2_WB = 2984 
n_act = 1719 
n_pre = 1703 
n_ref = 0 
n_req = 7690 
total_req = 9928 

Dual Bus Interface Util: 
issued_total_row = 3422 
issued_total_col = 9928 
Row_Bus_Util =  0.039480 
CoL_Bus_Util = 0.114542 
Either_Row_CoL_Bus_Util = 0.138262 
Issued_on_Two_Bus_Simul_Util = 0.015760 
issued_two_Eff = 0.113985 
queue_avg = 2.742339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74234
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 115477 -   mf: uid=3611027, sid4294967295:w4294967295, part=30, addr=0xc0cb3580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115377), 
Ready @ 115483 -   mf: uid=3611028, sid4294967295:w4294967295, part=30, addr=0xc0cb3500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115383), 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74597 n_act=1740 n_pre=1724 n_ref_event=0 n_req=7766 n_rd=7008 n_rd_L2_A=0 n_write=0 n_wr_bk=3032 bw_util=0.1158
n_activity=28528 dram_eff=0.3519
bk0: 460a 81909i bk1: 448a 82294i bk2: 448a 80960i bk3: 448a 81148i bk4: 448a 80928i bk5: 448a 81414i bk6: 424a 82223i bk7: 416a 81867i bk8: 384a 82886i bk9: 384a 82552i bk10: 400a 81549i bk11: 404a 82021i bk12: 444a 82234i bk13: 452a 81724i bk14: 500a 81555i bk15: 500a 81468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775946
Row_Buffer_Locality_read = 0.818493
Row_Buffer_Locality_write = 0.382586
Bank_Level_Parallism = 3.473037
Bank_Level_Parallism_Col = 2.742893
Bank_Level_Parallism_Ready = 1.600398
write_to_read_ratio_blp_rw_average = 0.324162
GrpLevelPara = 1.941593 

BW Util details:
bwutil = 0.115834 
total_CMD = 86676 
util_bw = 10040 
Wasted_Col = 10937 
Wasted_Row = 3742 
Idle = 61957 

BW Util Bottlenecks: 
RCDc_limit = 8950 
RCDWRc_limit = 2201 
WTRc_limit = 1588 
RTWc_limit = 6271 
CCDLc_limit = 5355 
rwq = 0 
CCDLc_limit_alone = 4792 
WTRc_limit_alone = 1455 
RTWc_limit_alone = 5841 

Commands details: 
total_CMD = 86676 
n_nop = 74597 
Read = 7008 
Write = 0 
L2_Alloc = 0 
L2_WB = 3032 
n_act = 1740 
n_pre = 1724 
n_ref = 0 
n_req = 7766 
total_req = 10040 

Dual Bus Interface Util: 
issued_total_row = 3464 
issued_total_col = 10040 
Row_Bus_Util =  0.039965 
CoL_Bus_Util = 0.115834 
Either_Row_CoL_Bus_Util = 0.139358 
Issued_on_Two_Bus_Simul_Util = 0.016441 
issued_two_Eff = 0.117973 
queue_avg = 2.780793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.78079
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 115483 -   mf: uid=3611029, sid4294967295:w4294967295, part=31, addr=0xc0ad4e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115383), 
Ready @ 115490 -   mf: uid=3611030, sid4294967295:w4294967295, part=31, addr=0xc0e3e280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (115390), 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86676 n_nop=74644 n_act=1704 n_pre=1688 n_ref_event=0 n_req=7734 n_rd=6980 n_rd_L2_A=0 n_write=0 n_wr_bk=3016 bw_util=0.1153
n_activity=28462 dram_eff=0.3512
bk0: 456a 82644i bk1: 436a 82538i bk2: 448a 81461i bk3: 448a 81260i bk4: 448a 81631i bk5: 448a 80992i bk6: 424a 81555i bk7: 416a 81637i bk8: 384a 82814i bk9: 384a 81885i bk10: 408a 81283i bk11: 408a 82151i bk12: 432a 81927i bk13: 448a 82418i bk14: 500a 81306i bk15: 492a 81211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779674
Row_Buffer_Locality_read = 0.820774
Row_Buffer_Locality_write = 0.399204
Bank_Level_Parallism = 3.500265
Bank_Level_Parallism_Col = 2.786825
Bank_Level_Parallism_Ready = 1.678371
write_to_read_ratio_blp_rw_average = 0.318204
GrpLevelPara = 1.927078 

BW Util details:
bwutil = 0.115326 
total_CMD = 86676 
util_bw = 9996 
Wasted_Col = 10940 
Wasted_Row = 3587 
Idle = 62153 

BW Util Bottlenecks: 
RCDc_limit = 9092 
RCDWRc_limit = 2181 
WTRc_limit = 1707 
RTWc_limit = 6638 
CCDLc_limit = 5238 
rwq = 0 
CCDLc_limit_alone = 4664 
WTRc_limit_alone = 1582 
RTWc_limit_alone = 6189 

Commands details: 
total_CMD = 86676 
n_nop = 74644 
Read = 6980 
Write = 0 
L2_Alloc = 0 
L2_WB = 3016 
n_act = 1704 
n_pre = 1688 
n_ref = 0 
n_req = 7734 
total_req = 9996 

Dual Bus Interface Util: 
issued_total_row = 3392 
issued_total_col = 9996 
Row_Bus_Util =  0.039134 
CoL_Bus_Util = 0.115326 
Either_Row_CoL_Bus_Util = 0.138816 
Issued_on_Two_Bus_Simul_Util = 0.015644 
issued_two_Eff = 0.112699 
queue_avg = 2.819062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.81906

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17568, Miss = 6604, Miss_rate = 0.376, Pending_hits = 1108, Reservation_fails = 7
L2_cache_bank[1]: Access = 17216, Miss = 6604, Miss_rate = 0.384, Pending_hits = 1123, Reservation_fails = 64
L2_cache_bank[2]: Access = 17568, Miss = 6608, Miss_rate = 0.376, Pending_hits = 1106, Reservation_fails = 0
L2_cache_bank[3]: Access = 17216, Miss = 6628, Miss_rate = 0.385, Pending_hits = 1084, Reservation_fails = 11
L2_cache_bank[4]: Access = 17568, Miss = 6628, Miss_rate = 0.377, Pending_hits = 1218, Reservation_fails = 69
L2_cache_bank[5]: Access = 17216, Miss = 6604, Miss_rate = 0.384, Pending_hits = 1023, Reservation_fails = 0
L2_cache_bank[6]: Access = 17568, Miss = 6628, Miss_rate = 0.377, Pending_hits = 996, Reservation_fails = 0
L2_cache_bank[7]: Access = 17216, Miss = 6624, Miss_rate = 0.385, Pending_hits = 1093, Reservation_fails = 30
L2_cache_bank[8]: Access = 17568, Miss = 6628, Miss_rate = 0.377, Pending_hits = 1119, Reservation_fails = 27
L2_cache_bank[9]: Access = 17216, Miss = 6628, Miss_rate = 0.385, Pending_hits = 1189, Reservation_fails = 38
L2_cache_bank[10]: Access = 17568, Miss = 6640, Miss_rate = 0.378, Pending_hits = 1096, Reservation_fails = 0
L2_cache_bank[11]: Access = 17216, Miss = 6628, Miss_rate = 0.385, Pending_hits = 1136, Reservation_fails = 24
L2_cache_bank[12]: Access = 17568, Miss = 6584, Miss_rate = 0.375, Pending_hits = 1156, Reservation_fails = 12
L2_cache_bank[13]: Access = 17216, Miss = 6608, Miss_rate = 0.384, Pending_hits = 1075, Reservation_fails = 0
L2_cache_bank[14]: Access = 17568, Miss = 6600, Miss_rate = 0.376, Pending_hits = 969, Reservation_fails = 16
L2_cache_bank[15]: Access = 17216, Miss = 6608, Miss_rate = 0.384, Pending_hits = 1080, Reservation_fails = 29
L2_cache_bank[16]: Access = 17568, Miss = 6612, Miss_rate = 0.376, Pending_hits = 1163, Reservation_fails = 28
L2_cache_bank[17]: Access = 17216, Miss = 6628, Miss_rate = 0.385, Pending_hits = 1154, Reservation_fails = 0
L2_cache_bank[18]: Access = 17568, Miss = 6624, Miss_rate = 0.377, Pending_hits = 1134, Reservation_fails = 67
L2_cache_bank[19]: Access = 17216, Miss = 6620, Miss_rate = 0.385, Pending_hits = 1045, Reservation_fails = 20
L2_cache_bank[20]: Access = 17568, Miss = 6612, Miss_rate = 0.376, Pending_hits = 1098, Reservation_fails = 12
L2_cache_bank[21]: Access = 17216, Miss = 6624, Miss_rate = 0.385, Pending_hits = 1062, Reservation_fails = 15
L2_cache_bank[22]: Access = 17568, Miss = 6612, Miss_rate = 0.376, Pending_hits = 1113, Reservation_fails = 29
L2_cache_bank[23]: Access = 17216, Miss = 6604, Miss_rate = 0.384, Pending_hits = 1153, Reservation_fails = 4
L2_cache_bank[24]: Access = 17568, Miss = 6624, Miss_rate = 0.377, Pending_hits = 1081, Reservation_fails = 42
L2_cache_bank[25]: Access = 17216, Miss = 6632, Miss_rate = 0.385, Pending_hits = 1118, Reservation_fails = 0
L2_cache_bank[26]: Access = 17568, Miss = 6624, Miss_rate = 0.377, Pending_hits = 1096, Reservation_fails = 82
L2_cache_bank[27]: Access = 17216, Miss = 6640, Miss_rate = 0.386, Pending_hits = 1095, Reservation_fails = 0
L2_cache_bank[28]: Access = 17568, Miss = 6608, Miss_rate = 0.376, Pending_hits = 1124, Reservation_fails = 36
L2_cache_bank[29]: Access = 17216, Miss = 6604, Miss_rate = 0.384, Pending_hits = 1080, Reservation_fails = 37
L2_cache_bank[30]: Access = 17568, Miss = 6612, Miss_rate = 0.376, Pending_hits = 1242, Reservation_fails = 28
L2_cache_bank[31]: Access = 17216, Miss = 6604, Miss_rate = 0.384, Pending_hits = 1146, Reservation_fails = 20
L2_cache_bank[32]: Access = 17568, Miss = 6616, Miss_rate = 0.377, Pending_hits = 1111, Reservation_fails = 11
L2_cache_bank[33]: Access = 17216, Miss = 6608, Miss_rate = 0.384, Pending_hits = 1171, Reservation_fails = 0
L2_cache_bank[34]: Access = 17568, Miss = 6628, Miss_rate = 0.377, Pending_hits = 1092, Reservation_fails = 0
L2_cache_bank[35]: Access = 17216, Miss = 6624, Miss_rate = 0.385, Pending_hits = 1023, Reservation_fails = 0
L2_cache_bank[36]: Access = 17568, Miss = 6620, Miss_rate = 0.377, Pending_hits = 1119, Reservation_fails = 91
L2_cache_bank[37]: Access = 17216, Miss = 6616, Miss_rate = 0.384, Pending_hits = 1010, Reservation_fails = 24
L2_cache_bank[38]: Access = 17568, Miss = 6616, Miss_rate = 0.377, Pending_hits = 1194, Reservation_fails = 13
L2_cache_bank[39]: Access = 17216, Miss = 6620, Miss_rate = 0.385, Pending_hits = 1211, Reservation_fails = 45
L2_cache_bank[40]: Access = 17568, Miss = 6588, Miss_rate = 0.375, Pending_hits = 1162, Reservation_fails = 14
L2_cache_bank[41]: Access = 17216, Miss = 6612, Miss_rate = 0.384, Pending_hits = 1142, Reservation_fails = 3
L2_cache_bank[42]: Access = 17568, Miss = 6600, Miss_rate = 0.376, Pending_hits = 1137, Reservation_fails = 20
L2_cache_bank[43]: Access = 17216, Miss = 6600, Miss_rate = 0.383, Pending_hits = 1054, Reservation_fails = 0
L2_cache_bank[44]: Access = 17568, Miss = 6624, Miss_rate = 0.377, Pending_hits = 1044, Reservation_fails = 40
L2_cache_bank[45]: Access = 17216, Miss = 6632, Miss_rate = 0.385, Pending_hits = 1146, Reservation_fails = 28
L2_cache_bank[46]: Access = 17568, Miss = 6640, Miss_rate = 0.378, Pending_hits = 1131, Reservation_fails = 72
L2_cache_bank[47]: Access = 17216, Miss = 6632, Miss_rate = 0.385, Pending_hits = 1116, Reservation_fails = 29
L2_cache_bank[48]: Access = 17568, Miss = 6632, Miss_rate = 0.378, Pending_hits = 1061, Reservation_fails = 0
L2_cache_bank[49]: Access = 17216, Miss = 6636, Miss_rate = 0.385, Pending_hits = 1116, Reservation_fails = 20
L2_cache_bank[50]: Access = 17568, Miss = 6604, Miss_rate = 0.376, Pending_hits = 1112, Reservation_fails = 0
L2_cache_bank[51]: Access = 17216, Miss = 6600, Miss_rate = 0.383, Pending_hits = 1178, Reservation_fails = 56
L2_cache_bank[52]: Access = 17568, Miss = 6628, Miss_rate = 0.377, Pending_hits = 1149, Reservation_fails = 36
L2_cache_bank[53]: Access = 17216, Miss = 6636, Miss_rate = 0.385, Pending_hits = 1094, Reservation_fails = 0
L2_cache_bank[54]: Access = 17568, Miss = 6604, Miss_rate = 0.376, Pending_hits = 1167, Reservation_fails = 233
L2_cache_bank[55]: Access = 17216, Miss = 6616, Miss_rate = 0.384, Pending_hits = 1044, Reservation_fails = 0
L2_cache_bank[56]: Access = 17568, Miss = 6624, Miss_rate = 0.377, Pending_hits = 1082, Reservation_fails = 2
L2_cache_bank[57]: Access = 17216, Miss = 6608, Miss_rate = 0.384, Pending_hits = 1092, Reservation_fails = 0
L2_cache_bank[58]: Access = 17568, Miss = 6612, Miss_rate = 0.376, Pending_hits = 1055, Reservation_fails = 0
L2_cache_bank[59]: Access = 17216, Miss = 6604, Miss_rate = 0.384, Pending_hits = 1117, Reservation_fails = 52
L2_cache_bank[60]: Access = 17568, Miss = 6636, Miss_rate = 0.378, Pending_hits = 1111, Reservation_fails = 54
L2_cache_bank[61]: Access = 17216, Miss = 6644, Miss_rate = 0.386, Pending_hits = 1086, Reservation_fails = 30
L2_cache_bank[62]: Access = 17568, Miss = 6624, Miss_rate = 0.377, Pending_hits = 1123, Reservation_fails = 5
L2_cache_bank[63]: Access = 17216, Miss = 6628, Miss_rate = 0.385, Pending_hits = 1157, Reservation_fails = 0
L2_total_cache_accesses = 1113088
L2_total_cache_misses = 423548
L2_total_cache_miss_rate = 0.3805
L2_total_cache_pending_hits = 71082
L2_total_cache_reservation_fails = 1625
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 618458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71082
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55711
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1625
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 167133
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50176
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 150528
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 912384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1625
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.030
average_pipeline_duty_cycle=4254.092773
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4025792
	Total NON REG=562176
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2012320
	Total NON REG=281088
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4013984
	Total NON REG=562176
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2012224
	Total NON REG=281088
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2017056
	Total NON REG=281088
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4016672
	Total NON REG=562176
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2013472
	Total NON REG=281088
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2009632
	Total NON REG=281088
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2017664
	Total NON REG=281088
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2012096
	Total NON REG=281088
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2012448
	Total NON REG=281088
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2012960
	Total NON REG=281088
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2012480
	Total NON REG=281088
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2013248
	Total NON REG=281088
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2014176
	Total NON REG=281088
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2014304
	Total NON REG=281088
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2013472
	Total NON REG=281088
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2017472
	Total NON REG=281088
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2012288
	Total NON REG=281088
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2015744
	Total NON REG=281088
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4021536
	Total NON REG=562176
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2016992
	Total NON REG=281088
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2015680
	Total NON REG=281088
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4022208
	Total NON REG=562176
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55200
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42688
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30855168
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=211456
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6608
	Total REG Reads=5539840
	Total REG Writes=3728384
	Total NON REG=557568
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4021952
	Total NON REG=562176
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2015584
	Total NON REG=281088
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4015072
	Total NON REG=562176
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2013472
	Total NON REG=281088
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4022400
	Total NON REG=562176
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2015744
	Total NON REG=281088
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2013696
	Total NON REG=281088
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2011872
	Total NON REG=281088
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2012768
	Total NON REG=281088
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2014432
	Total NON REG=281088
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2012032
	Total NON REG=281088
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4026880
	Total NON REG=562176
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2018464
	Total NON REG=281088
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2013664
	Total NON REG=281088
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4024320
	Total NON REG=562176
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2009440
	Total NON REG=281088
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2012320
	Total NON REG=281088
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2014112
	Total NON REG=281088
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4021536
	Total NON REG=562176
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2013312
	Total NON REG=281088
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2013888
	Total NON REG=281088
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2013056
	Total NON REG=281088
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2011936
	Total NON REG=281088
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4021568
	Total NON REG=562176
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55200
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42688
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30855168
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=211456
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6608
	Total REG Reads=5539840
	Total REG Writes=3733952
	Total NON REG=557568
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2014176
	Total NON REG=281088
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2014112
	Total NON REG=281088
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2013152
	Total NON REG=281088
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2015904
	Total NON REG=281088
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2015712
	Total NON REG=281088
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2012416
	Total NON REG=281088
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2013408
	Total NON REG=281088
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4018048
	Total NON REG=562176
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2014432
	Total NON REG=281088
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55200
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42688
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30855168
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=211456
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6608
	Total REG Reads=5539840
	Total REG Writes=3730752
	Total NON REG=557568
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2010880
	Total NON REG=281088
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2016224
	Total NON REG=281088
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2016480
	Total NON REG=281088
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2014496
	Total NON REG=281088
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2014528
	Total NON REG=281088
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2010976
	Total NON REG=281088
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2014464
	Total NON REG=281088
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2016480
	Total NON REG=281088
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2016384
	Total NON REG=281088
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2016192
	Total NON REG=281088
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2014944
	Total NON REG=281088
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2017184
	Total NON REG=281088
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2014912
	Total NON REG=281088
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2015616
	Total NON REG=281088
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55200
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42688
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30855168
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=211456
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6608
	Total REG Reads=5539840
	Total REG Writes=3729504
	Total NON REG=557568
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2016416
	Total NON REG=281088
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=27528
	Total FP Deocded Instructions=4800
	Total INT Deocded Instructions=21272
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=15441920
	Total FP Acesses=73984
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4718592
	Total SP Acesses=1179904
	Total MEM Acesses=108032
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3376
	Total REG Reads=2772224
	Total REG Writes=2012800
	Total NON REG=281088
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4023264
	Total NON REG=562176
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4024960
	Total NON REG=562176
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=55056
	Total FP Deocded Instructions=9600
	Total INT Deocded Instructions=42544
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=30883840
	Total FP Acesses=147968
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=163840
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=9437184
	Total SP Acesses=2359808
	Total MEM Acesses=216064
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6752
	Total REG Reads=5544448
	Total REG Writes=4023264
	Total NON REG=562176


==========Power Metrics -- Memory==========
Total memory controller accesses: 222844
Total memory controller reads: 222844
Total memory controller writes: 0
!!!Total Shared memory access: 267616
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 912384
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 19232
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 200704
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 41207
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 912384
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 618458
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 71082
	Cache_stats[GLOBAL_ACC_R][MISS] = 55711
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 1625
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 167133
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 50176
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 150528
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 912384
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704

icnt_total_pkts_mem_to_simt=1113088
icnt_total_pkts_simt_to_mem=1113088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1113088
Req_Network_cycles = 115433
Req_Network_injected_packets_per_cycle =       9.6427 
Req_Network_conflicts_per_cycle =       8.1668
Req_Network_conflicts_per_cycle_util =      13.0216
Req_Bank_Level_Parallism =      15.3750
Req_Network_in_buffer_full_per_cycle =       0.6268
Req_Network_in_buffer_avg_util =      50.1404
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1507

Reply_Network_injected_packets_num = 1113088
Reply_Network_cycles = 115433
Reply_Network_injected_packets_per_cycle =        9.6427
Reply_Network_conflicts_per_cycle =       15.7450
Reply_Network_conflicts_per_cycle_util =      24.7103
Reply_Bank_Level_Parallism =      15.1333
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      11.2612
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1205
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 7 sec (487 sec)
gpgpu_simulation_rate = 173938 (inst/sec)
gpgpu_simulation_rate = 237 (cycle/sec)
gpgpu_silicon_slowdown = 4776371x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
