

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s'
================================================================
* Date:           Sat Jul 22 14:21:16 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  5.282 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.564 ns|  10.564 ns|    3|    3|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    240|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|     62|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     17|    -|
|Register         |        -|   -|    165|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    165|    319|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_15_1_1_U7  |mul_8ns_8ns_15_1_1  |        0|   0|  0|  62|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0|  62|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln740_1_fu_381_p2   |         +|   0|  0|  13|          13|          13|
    |add_ln740_2_fu_405_p2   |         +|   0|  0|  13|          13|          13|
    |add_ln740_3_fu_319_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln740_4_fu_325_p2   |         +|   0|  0|  12|          12|          10|
    |add_ln740_5_fu_331_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln740_6_fu_337_p2   |         +|   0|  0|  12|          12|          10|
    |add_ln740_7_fu_343_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln740_8_fu_349_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln740_fu_361_p2     |         +|   0|  0|  14|          14|          14|
    |sub_ln1171_1_fu_127_p2  |         -|   0|  0|  16|           1|          16|
    |sub_ln1171_2_fu_164_p2  |         -|   0|  0|  16|           1|          16|
    |sub_ln1171_3_fu_180_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_4_fu_214_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_5_fu_230_p2  |         -|   0|  0|  16|           1|          16|
    |sub_ln1171_6_fu_246_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_7_fu_111_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_fu_105_p2    |         -|   0|  0|  16|          16|          16|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 240|         195|         236|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  17|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  17|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln740_3_reg_486    |  12|   0|   12|          0|
    |add_ln740_4_reg_491    |  12|   0|   12|          0|
    |add_ln740_5_reg_496    |  12|   0|   12|          0|
    |add_ln740_6_reg_501    |  12|   0|   12|          0|
    |add_ln740_7_reg_506    |  10|   0|   12|          2|
    |add_ln740_8_reg_511    |  12|   0|   12|          0|
    |ap_CS_fsm              |   3|   0|    3|          0|
    |trunc_ln3_reg_466      |  11|   0|   11|          0|
    |trunc_ln4_reg_481      |  11|   0|   11|          0|
    |trunc_ln712_1_reg_471  |  11|   0|   11|          0|
    |trunc_ln712_2_reg_476  |  10|   0|   10|          0|
    |trunc_ln717_5_reg_446  |   9|   0|   11|          2|
    |trunc_ln717_6_reg_451  |   9|   0|   11|          2|
    |trunc_ln717_7_reg_456  |  11|   0|   11|          0|
    |trunc_ln717_8_reg_461  |   9|   0|   11|          2|
    |trunc_ln_reg_441       |  11|   0|   11|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 165|   0|  173|          8|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|p_read       |   in|    8|     ap_none|                                                                      p_read|        scalar|
|p_read1      |   in|    8|     ap_none|                                                                     p_read1|        scalar|
|p_read2      |   in|    8|     ap_none|                                                                     p_read2|        scalar|
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

