# Designing_RAM_in_Verilog
 
Implementation of RAM in Verilog at RTL level. The RAM is of address size 11 bits and data size of 32 bits.

## General Design
![ram](https://user-images.githubusercontent.com/44365037/197641255-e18a7571-6c55-4e62-b318-15df31687109.png)

## results in Console
![image](https://user-images.githubusercontent.com/44365037/197639413-c07b749c-6c72-45b8-a607-888e6e46f07c.png)

## results from Vivado
![image](https://user-images.githubusercontent.com/44365037/197640127-162e012c-a5be-4991-a8ee-1fdb34265523.png)
