SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE workingdirectory .\tmp\
SET_PREFERENCE speedgrade -4
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE device xc3s700a
SET_PREFERENCE projectname coregen
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE foundationsym false
SET_PREFERENCE package fg484
SET_PREFERENCE createndf false
SET_PREFERENCE designentry VHDL
SET_PREFERENCE devicefamily spartan3a
SET_PREFERENCE formalverification false
SET_PREFERENCE removerpms false
SET_CORE_CLASS com.xilinx.ip.div_gen_v3_0.div_gen_v3_0
SET_CORE_PATH C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\div_gen_v3_0\
SET_CORE_GUIPATH C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\div_gen_v3_0\gui\div_gen_v3_0.tcl
SET_CORE_NAME Divider Generator
SET_CORE_VERSION 3.0
SET_CORE_VLNV xilinx.com:ip:div_gen:3.0
SET_CORE_DATASHEET C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\div_gen_v3_0\doc\div_gen_ds530.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\div_gen_v3_0\doc\div_gen_ds530.pdf><Data Sheet>
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\div_gen_v3_0\doc\div_gen_v3_0_vinfo.html><Version Information>
