

================================================================
== Vivado HLS Report for 'inference_add_1_10_s'
================================================================
* Date:           Tue Jun  7 02:03:08 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        convnet_cpp
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.77|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   17|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- add_label6  |   15|   15|         7|          1|          1|    10|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     106|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      2|     227|     214|
|Memory           |        0|      -|      32|       5|
|Multiplexer      |        -|      -|       -|       6|
|Register         |        -|      -|     118|       8|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      2|     377|     339|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |                   Instance                   |                 Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |inference_fadd_32ns_32ns_32_4_full_dsp_U1921  |inference_fadd_32ns_32ns_32_4_full_dsp  |        0|      2|  227|  214|
    +----------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |Total                                         |                                        |        0|      2|  227|  214|
    +----------------------------------------------+----------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------+---------------------------+---------+----+----+------+-----+------+-------------+
    | Memory |           Module          | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------------------+---------+----+----+------+-----+------+-------------+
    |B5_0_U  |inference_add_1_10_s_B5_0  |        0|  32|   5|    10|   32|     1|          320|
    +--------+---------------------------+---------+----+----+------+-----+------+-------------+
    |Total   |                           |        0|  32|   5|    10|   32|     1|          320|
    +--------+---------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |j_4_fu_185_p2         |     +    |      0|  0|   4|           4|           1|
    |A_load_phi_fu_253_p3  |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp1_fu_227_p3    |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp3_fu_240_p3    |  Select  |      0|  0|  32|           1|          32|
    |exitcond_fu_179_p2    |   icmp   |      0|  0|   2|           4|           4|
    |sel_tmp2_fu_235_p2    |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_248_p2    |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp_fu_222_p2     |   icmp   |      0|  0|   1|           2|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 106|          17|         106|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it6  |   1|          2|    1|          2|
    |j_reg_164              |   4|          2|    4|          8|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |   6|          8|    6|         14|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |A_load_phi_reg_322     |  32|   0|   32|          0|
    |B5_0_load_reg_327      |  32|   0|   32|          0|
    |C_0_0_addr_reg_302     |   2|   0|    2|          0|
    |C_1_0_addr_reg_307     |   2|   0|    2|          0|
    |C_2_0_addr_reg_312     |   1|   0|    1|          0|
    |C_3_0_addr_reg_317     |   1|   0|    1|          0|
    |ap_CS_fsm              |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6  |   1|   0|    1|          0|
    |j_reg_164              |   4|   0|    4|          0|
    |tmp_1102_reg_270       |   2|   0|    2|          0|
    |tmp_7_reg_332          |  32|   0|   32|          0|
    |C_0_0_addr_reg_302     |   0|   2|    2|          0|
    |C_1_0_addr_reg_307     |   0|   2|    2|          0|
    |C_2_0_addr_reg_312     |   0|   1|    1|          0|
    |C_3_0_addr_reg_317     |   0|   1|    1|          0|
    |tmp_1102_reg_270       |   0|   2|    2|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 118|   8|  126|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | inference_add<1, 10> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | inference_add<1, 10> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | inference_add<1, 10> | return value |
|ap_done         | out |    1| ap_ctrl_hs | inference_add<1, 10> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | inference_add<1, 10> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | inference_add<1, 10> | return value |
|A_0_0_address0  | out |    2|  ap_memory |         A_0_0        |     array    |
|A_0_0_ce0       | out |    1|  ap_memory |         A_0_0        |     array    |
|A_0_0_q0        |  in |   32|  ap_memory |         A_0_0        |     array    |
|A_1_0_address0  | out |    2|  ap_memory |         A_1_0        |     array    |
|A_1_0_ce0       | out |    1|  ap_memory |         A_1_0        |     array    |
|A_1_0_q0        |  in |   32|  ap_memory |         A_1_0        |     array    |
|A_2_0_address0  | out |    1|  ap_memory |         A_2_0        |     array    |
|A_2_0_ce0       | out |    1|  ap_memory |         A_2_0        |     array    |
|A_2_0_q0        |  in |   32|  ap_memory |         A_2_0        |     array    |
|A_3_0_address0  | out |    1|  ap_memory |         A_3_0        |     array    |
|A_3_0_ce0       | out |    1|  ap_memory |         A_3_0        |     array    |
|A_3_0_q0        |  in |   32|  ap_memory |         A_3_0        |     array    |
|C_0_0_address0  | out |    2|  ap_memory |         C_0_0        |     array    |
|C_0_0_ce0       | out |    1|  ap_memory |         C_0_0        |     array    |
|C_0_0_we0       | out |    1|  ap_memory |         C_0_0        |     array    |
|C_0_0_d0        | out |   32|  ap_memory |         C_0_0        |     array    |
|C_1_0_address0  | out |    2|  ap_memory |         C_1_0        |     array    |
|C_1_0_ce0       | out |    1|  ap_memory |         C_1_0        |     array    |
|C_1_0_we0       | out |    1|  ap_memory |         C_1_0        |     array    |
|C_1_0_d0        | out |   32|  ap_memory |         C_1_0        |     array    |
|C_2_0_address0  | out |    1|  ap_memory |         C_2_0        |     array    |
|C_2_0_ce0       | out |    1|  ap_memory |         C_2_0        |     array    |
|C_2_0_we0       | out |    1|  ap_memory |         C_2_0        |     array    |
|C_2_0_d0        | out |   32|  ap_memory |         C_2_0        |     array    |
|C_3_0_address0  | out |    1|  ap_memory |         C_3_0        |     array    |
|C_3_0_ce0       | out |    1|  ap_memory |         C_3_0        |     array    |
|C_3_0_we0       | out |    1|  ap_memory |         C_3_0        |     array    |
|C_3_0_d0        | out |   32|  ap_memory |         C_3_0        |     array    |
+----------------+-----+-----+------------+----------------------+--------------+

