#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1976130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19762c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x19682d0 .functor NOT 1, L_0x19ca430, C4<0>, C4<0>, C4<0>;
L_0x19ca210 .functor XOR 2, L_0x19ca0b0, L_0x19ca170, C4<00>, C4<00>;
L_0x19ca320 .functor XOR 2, L_0x19ca210, L_0x19ca280, C4<00>, C4<00>;
v0x19c45b0_0 .net *"_ivl_10", 1 0, L_0x19ca280;  1 drivers
v0x19c46b0_0 .net *"_ivl_12", 1 0, L_0x19ca320;  1 drivers
v0x19c4790_0 .net *"_ivl_2", 1 0, L_0x19c7920;  1 drivers
v0x19c4850_0 .net *"_ivl_4", 1 0, L_0x19ca0b0;  1 drivers
v0x19c4930_0 .net *"_ivl_6", 1 0, L_0x19ca170;  1 drivers
v0x19c4a60_0 .net *"_ivl_8", 1 0, L_0x19ca210;  1 drivers
v0x19c4b40_0 .net "a", 0 0, v0x19c0800_0;  1 drivers
v0x19c4be0_0 .net "b", 0 0, v0x19c08a0_0;  1 drivers
v0x19c4c80_0 .net "c", 0 0, v0x19c0940_0;  1 drivers
v0x19c4d20_0 .var "clk", 0 0;
v0x19c4dc0_0 .net "d", 0 0, v0x19c0a80_0;  1 drivers
v0x19c4e60_0 .net "out_pos_dut", 0 0, L_0x19c9da0;  1 drivers
v0x19c4f00_0 .net "out_pos_ref", 0 0, L_0x19c6430;  1 drivers
v0x19c4fa0_0 .net "out_sop_dut", 0 0, L_0x19c7cb0;  1 drivers
v0x19c5040_0 .net "out_sop_ref", 0 0, L_0x199afb0;  1 drivers
v0x19c50e0_0 .var/2u "stats1", 223 0;
v0x19c5180_0 .var/2u "strobe", 0 0;
v0x19c5220_0 .net "tb_match", 0 0, L_0x19ca430;  1 drivers
v0x19c52f0_0 .net "tb_mismatch", 0 0, L_0x19682d0;  1 drivers
v0x19c5390_0 .net "wavedrom_enable", 0 0, v0x19c0d50_0;  1 drivers
v0x19c5460_0 .net "wavedrom_title", 511 0, v0x19c0df0_0;  1 drivers
L_0x19c7920 .concat [ 1 1 0 0], L_0x19c6430, L_0x199afb0;
L_0x19ca0b0 .concat [ 1 1 0 0], L_0x19c6430, L_0x199afb0;
L_0x19ca170 .concat [ 1 1 0 0], L_0x19c9da0, L_0x19c7cb0;
L_0x19ca280 .concat [ 1 1 0 0], L_0x19c6430, L_0x199afb0;
L_0x19ca430 .cmp/eeq 2, L_0x19c7920, L_0x19ca320;
S_0x1976450 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x19762c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19686b0 .functor AND 1, v0x19c0940_0, v0x19c0a80_0, C4<1>, C4<1>;
L_0x1968a90 .functor NOT 1, v0x19c0800_0, C4<0>, C4<0>, C4<0>;
L_0x1968e70 .functor NOT 1, v0x19c08a0_0, C4<0>, C4<0>, C4<0>;
L_0x19690f0 .functor AND 1, L_0x1968a90, L_0x1968e70, C4<1>, C4<1>;
L_0x1980cc0 .functor AND 1, L_0x19690f0, v0x19c0940_0, C4<1>, C4<1>;
L_0x199afb0 .functor OR 1, L_0x19686b0, L_0x1980cc0, C4<0>, C4<0>;
L_0x19c58b0 .functor NOT 1, v0x19c08a0_0, C4<0>, C4<0>, C4<0>;
L_0x19c5920 .functor OR 1, L_0x19c58b0, v0x19c0a80_0, C4<0>, C4<0>;
L_0x19c5a30 .functor AND 1, v0x19c0940_0, L_0x19c5920, C4<1>, C4<1>;
L_0x19c5af0 .functor NOT 1, v0x19c0800_0, C4<0>, C4<0>, C4<0>;
L_0x19c5bc0 .functor OR 1, L_0x19c5af0, v0x19c08a0_0, C4<0>, C4<0>;
L_0x19c5c30 .functor AND 1, L_0x19c5a30, L_0x19c5bc0, C4<1>, C4<1>;
L_0x19c5db0 .functor NOT 1, v0x19c08a0_0, C4<0>, C4<0>, C4<0>;
L_0x19c5e20 .functor OR 1, L_0x19c5db0, v0x19c0a80_0, C4<0>, C4<0>;
L_0x19c5d40 .functor AND 1, v0x19c0940_0, L_0x19c5e20, C4<1>, C4<1>;
L_0x19c5fb0 .functor NOT 1, v0x19c0800_0, C4<0>, C4<0>, C4<0>;
L_0x19c60b0 .functor OR 1, L_0x19c5fb0, v0x19c0a80_0, C4<0>, C4<0>;
L_0x19c6170 .functor AND 1, L_0x19c5d40, L_0x19c60b0, C4<1>, C4<1>;
L_0x19c6320 .functor XNOR 1, L_0x19c5c30, L_0x19c6170, C4<0>, C4<0>;
v0x1967c00_0 .net *"_ivl_0", 0 0, L_0x19686b0;  1 drivers
v0x1968000_0 .net *"_ivl_12", 0 0, L_0x19c58b0;  1 drivers
v0x19683e0_0 .net *"_ivl_14", 0 0, L_0x19c5920;  1 drivers
v0x19687c0_0 .net *"_ivl_16", 0 0, L_0x19c5a30;  1 drivers
v0x1968ba0_0 .net *"_ivl_18", 0 0, L_0x19c5af0;  1 drivers
v0x1968f80_0 .net *"_ivl_2", 0 0, L_0x1968a90;  1 drivers
v0x1969200_0 .net *"_ivl_20", 0 0, L_0x19c5bc0;  1 drivers
v0x19bed70_0 .net *"_ivl_24", 0 0, L_0x19c5db0;  1 drivers
v0x19bee50_0 .net *"_ivl_26", 0 0, L_0x19c5e20;  1 drivers
v0x19bef30_0 .net *"_ivl_28", 0 0, L_0x19c5d40;  1 drivers
v0x19bf010_0 .net *"_ivl_30", 0 0, L_0x19c5fb0;  1 drivers
v0x19bf0f0_0 .net *"_ivl_32", 0 0, L_0x19c60b0;  1 drivers
v0x19bf1d0_0 .net *"_ivl_36", 0 0, L_0x19c6320;  1 drivers
L_0x7fc9a620d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x19bf290_0 .net *"_ivl_38", 0 0, L_0x7fc9a620d018;  1 drivers
v0x19bf370_0 .net *"_ivl_4", 0 0, L_0x1968e70;  1 drivers
v0x19bf450_0 .net *"_ivl_6", 0 0, L_0x19690f0;  1 drivers
v0x19bf530_0 .net *"_ivl_8", 0 0, L_0x1980cc0;  1 drivers
v0x19bf610_0 .net "a", 0 0, v0x19c0800_0;  alias, 1 drivers
v0x19bf6d0_0 .net "b", 0 0, v0x19c08a0_0;  alias, 1 drivers
v0x19bf790_0 .net "c", 0 0, v0x19c0940_0;  alias, 1 drivers
v0x19bf850_0 .net "d", 0 0, v0x19c0a80_0;  alias, 1 drivers
v0x19bf910_0 .net "out_pos", 0 0, L_0x19c6430;  alias, 1 drivers
v0x19bf9d0_0 .net "out_sop", 0 0, L_0x199afb0;  alias, 1 drivers
v0x19bfa90_0 .net "pos0", 0 0, L_0x19c5c30;  1 drivers
v0x19bfb50_0 .net "pos1", 0 0, L_0x19c6170;  1 drivers
L_0x19c6430 .functor MUXZ 1, L_0x7fc9a620d018, L_0x19c5c30, L_0x19c6320, C4<>;
S_0x19bfcd0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x19762c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x19c0800_0 .var "a", 0 0;
v0x19c08a0_0 .var "b", 0 0;
v0x19c0940_0 .var "c", 0 0;
v0x19c09e0_0 .net "clk", 0 0, v0x19c4d20_0;  1 drivers
v0x19c0a80_0 .var "d", 0 0;
v0x19c0b70_0 .var/2u "fail", 0 0;
v0x19c0c10_0 .var/2u "fail1", 0 0;
v0x19c0cb0_0 .net "tb_match", 0 0, L_0x19ca430;  alias, 1 drivers
v0x19c0d50_0 .var "wavedrom_enable", 0 0;
v0x19c0df0_0 .var "wavedrom_title", 511 0;
E_0x1974aa0/0 .event negedge, v0x19c09e0_0;
E_0x1974aa0/1 .event posedge, v0x19c09e0_0;
E_0x1974aa0 .event/or E_0x1974aa0/0, E_0x1974aa0/1;
S_0x19c0000 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x19bfcd0;
 .timescale -12 -12;
v0x19c0240_0 .var/2s "i", 31 0;
E_0x1974940 .event posedge, v0x19c09e0_0;
S_0x19c0340 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x19bfcd0;
 .timescale -12 -12;
v0x19c0540_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x19c0620 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x19bfcd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19c0fd0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x19762c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19c65e0 .functor NOT 1, v0x19c0800_0, C4<0>, C4<0>, C4<0>;
L_0x19c6670 .functor NOT 1, v0x19c08a0_0, C4<0>, C4<0>, C4<0>;
L_0x19c6810 .functor AND 1, L_0x19c65e0, L_0x19c6670, C4<1>, C4<1>;
L_0x19c6920 .functor NOT 1, v0x19c0940_0, C4<0>, C4<0>, C4<0>;
L_0x19c6ad0 .functor AND 1, L_0x19c6810, L_0x19c6920, C4<1>, C4<1>;
L_0x19c6be0 .functor NOT 1, v0x19c0a80_0, C4<0>, C4<0>, C4<0>;
L_0x19c6da0 .functor AND 1, L_0x19c6ad0, L_0x19c6be0, C4<1>, C4<1>;
L_0x19c6eb0 .functor NOT 1, v0x19c0800_0, C4<0>, C4<0>, C4<0>;
L_0x19c7080 .functor NOT 1, v0x19c08a0_0, C4<0>, C4<0>, C4<0>;
L_0x19c70f0 .functor AND 1, L_0x19c6eb0, L_0x19c7080, C4<1>, C4<1>;
L_0x19c7260 .functor AND 1, L_0x19c70f0, v0x19c0940_0, C4<1>, C4<1>;
L_0x19c72d0 .functor AND 1, L_0x19c7260, v0x19c0a80_0, C4<1>, C4<1>;
L_0x19c7400 .functor OR 1, L_0x19c6da0, L_0x19c72d0, C4<0>, C4<0>;
L_0x19c7510 .functor AND 1, v0x19c0800_0, v0x19c08a0_0, C4<1>, C4<1>;
L_0x19c7390 .functor AND 1, L_0x19c7510, v0x19c0940_0, C4<1>, C4<1>;
L_0x19c7650 .functor AND 1, L_0x19c7390, v0x19c0a80_0, C4<1>, C4<1>;
L_0x19c77a0 .functor OR 1, L_0x19c7400, L_0x19c7650, C4<0>, C4<0>;
L_0x19c78b0 .functor AND 1, v0x19c0800_0, v0x19c08a0_0, C4<1>, C4<1>;
L_0x19c79c0 .functor AND 1, L_0x19c78b0, v0x19c0940_0, C4<1>, C4<1>;
L_0x19c7a80 .functor NOT 1, v0x19c0a80_0, C4<0>, C4<0>, C4<0>;
L_0x19c7ba0 .functor AND 1, L_0x19c79c0, L_0x19c7a80, C4<1>, C4<1>;
L_0x19c7cb0 .functor OR 1, L_0x19c77a0, L_0x19c7ba0, C4<0>, C4<0>;
L_0x19c7ed0 .functor NOT 1, v0x19c0800_0, C4<0>, C4<0>, C4<0>;
L_0x19c7f40 .functor NOT 1, v0x19c08a0_0, C4<0>, C4<0>, C4<0>;
L_0x19c8080 .functor OR 1, L_0x19c7ed0, L_0x19c7f40, C4<0>, C4<0>;
L_0x19c8190 .functor NOT 1, v0x19c0940_0, C4<0>, C4<0>, C4<0>;
L_0x19c82e0 .functor OR 1, L_0x19c8080, L_0x19c8190, C4<0>, C4<0>;
L_0x19c83f0 .functor NOT 1, v0x19c0a80_0, C4<0>, C4<0>, C4<0>;
L_0x19c8550 .functor OR 1, L_0x19c82e0, L_0x19c83f0, C4<0>, C4<0>;
L_0x19c8660 .functor OR 1, v0x19c0800_0, v0x19c08a0_0, C4<0>, C4<0>;
L_0x19c87d0 .functor NOT 1, v0x19c0940_0, C4<0>, C4<0>, C4<0>;
L_0x19c8840 .functor OR 1, L_0x19c8660, L_0x19c87d0, C4<0>, C4<0>;
L_0x19c8a60 .functor NOT 1, v0x19c0a80_0, C4<0>, C4<0>, C4<0>;
L_0x19c8ad0 .functor OR 1, L_0x19c8840, L_0x19c8a60, C4<0>, C4<0>;
L_0x19c8d00 .functor AND 1, L_0x19c8550, L_0x19c8ad0, C4<1>, C4<1>;
L_0x19c8e10 .functor NOT 1, v0x19c08a0_0, C4<0>, C4<0>, C4<0>;
L_0x19c8fb0 .functor OR 1, v0x19c0800_0, L_0x19c8e10, C4<0>, C4<0>;
L_0x19c9070 .functor OR 1, L_0x19c8fb0, v0x19c0940_0, C4<0>, C4<0>;
L_0x19c8e80 .functor NOT 1, v0x19c0a80_0, C4<0>, C4<0>, C4<0>;
L_0x19c8ef0 .functor OR 1, L_0x19c9070, L_0x19c8e80, C4<0>, C4<0>;
L_0x19c9410 .functor AND 1, L_0x19c8d00, L_0x19c8ef0, C4<1>, C4<1>;
L_0x19c9520 .functor NOT 1, v0x19c0800_0, C4<0>, C4<0>, C4<0>;
L_0x19c96f0 .functor NOT 1, v0x19c08a0_0, C4<0>, C4<0>, C4<0>;
L_0x19c9760 .functor OR 1, L_0x19c9520, L_0x19c96f0, C4<0>, C4<0>;
L_0x19c99e0 .functor NOT 1, v0x19c0940_0, C4<0>, C4<0>, C4<0>;
L_0x19c9a50 .functor OR 1, L_0x19c9760, L_0x19c99e0, C4<0>, C4<0>;
L_0x19c9ce0 .functor OR 1, L_0x19c9a50, v0x19c0a80_0, C4<0>, C4<0>;
L_0x19c9da0 .functor AND 1, L_0x19c9410, L_0x19c9ce0, C4<1>, C4<1>;
v0x19c1190_0 .net *"_ivl_0", 0 0, L_0x19c65e0;  1 drivers
v0x19c1270_0 .net *"_ivl_10", 0 0, L_0x19c6be0;  1 drivers
v0x19c1350_0 .net *"_ivl_12", 0 0, L_0x19c6da0;  1 drivers
v0x19c1440_0 .net *"_ivl_14", 0 0, L_0x19c6eb0;  1 drivers
v0x19c1520_0 .net *"_ivl_16", 0 0, L_0x19c7080;  1 drivers
v0x19c1650_0 .net *"_ivl_18", 0 0, L_0x19c70f0;  1 drivers
v0x19c1730_0 .net *"_ivl_2", 0 0, L_0x19c6670;  1 drivers
v0x19c1810_0 .net *"_ivl_20", 0 0, L_0x19c7260;  1 drivers
v0x19c18f0_0 .net *"_ivl_22", 0 0, L_0x19c72d0;  1 drivers
v0x19c1a60_0 .net *"_ivl_24", 0 0, L_0x19c7400;  1 drivers
v0x19c1b40_0 .net *"_ivl_26", 0 0, L_0x19c7510;  1 drivers
v0x19c1c20_0 .net *"_ivl_28", 0 0, L_0x19c7390;  1 drivers
v0x19c1d00_0 .net *"_ivl_30", 0 0, L_0x19c7650;  1 drivers
v0x19c1de0_0 .net *"_ivl_32", 0 0, L_0x19c77a0;  1 drivers
v0x19c1ec0_0 .net *"_ivl_34", 0 0, L_0x19c78b0;  1 drivers
v0x19c1fa0_0 .net *"_ivl_36", 0 0, L_0x19c79c0;  1 drivers
v0x19c2080_0 .net *"_ivl_38", 0 0, L_0x19c7a80;  1 drivers
v0x19c2270_0 .net *"_ivl_4", 0 0, L_0x19c6810;  1 drivers
v0x19c2350_0 .net *"_ivl_40", 0 0, L_0x19c7ba0;  1 drivers
v0x19c2430_0 .net *"_ivl_44", 0 0, L_0x19c7ed0;  1 drivers
v0x19c2510_0 .net *"_ivl_46", 0 0, L_0x19c7f40;  1 drivers
v0x19c25f0_0 .net *"_ivl_48", 0 0, L_0x19c8080;  1 drivers
v0x19c26d0_0 .net *"_ivl_50", 0 0, L_0x19c8190;  1 drivers
v0x19c27b0_0 .net *"_ivl_52", 0 0, L_0x19c82e0;  1 drivers
v0x19c2890_0 .net *"_ivl_54", 0 0, L_0x19c83f0;  1 drivers
v0x19c2970_0 .net *"_ivl_56", 0 0, L_0x19c8550;  1 drivers
v0x19c2a50_0 .net *"_ivl_58", 0 0, L_0x19c8660;  1 drivers
v0x19c2b30_0 .net *"_ivl_6", 0 0, L_0x19c6920;  1 drivers
v0x19c2c10_0 .net *"_ivl_60", 0 0, L_0x19c87d0;  1 drivers
v0x19c2cf0_0 .net *"_ivl_62", 0 0, L_0x19c8840;  1 drivers
v0x19c2dd0_0 .net *"_ivl_64", 0 0, L_0x19c8a60;  1 drivers
v0x19c2eb0_0 .net *"_ivl_66", 0 0, L_0x19c8ad0;  1 drivers
v0x19c2f90_0 .net *"_ivl_68", 0 0, L_0x19c8d00;  1 drivers
v0x19c3280_0 .net *"_ivl_70", 0 0, L_0x19c8e10;  1 drivers
v0x19c3360_0 .net *"_ivl_72", 0 0, L_0x19c8fb0;  1 drivers
v0x19c3440_0 .net *"_ivl_74", 0 0, L_0x19c9070;  1 drivers
v0x19c3520_0 .net *"_ivl_76", 0 0, L_0x19c8e80;  1 drivers
v0x19c3600_0 .net *"_ivl_78", 0 0, L_0x19c8ef0;  1 drivers
v0x19c36e0_0 .net *"_ivl_8", 0 0, L_0x19c6ad0;  1 drivers
v0x19c37c0_0 .net *"_ivl_80", 0 0, L_0x19c9410;  1 drivers
v0x19c38a0_0 .net *"_ivl_82", 0 0, L_0x19c9520;  1 drivers
v0x19c3980_0 .net *"_ivl_84", 0 0, L_0x19c96f0;  1 drivers
v0x19c3a60_0 .net *"_ivl_86", 0 0, L_0x19c9760;  1 drivers
v0x19c3b40_0 .net *"_ivl_88", 0 0, L_0x19c99e0;  1 drivers
v0x19c3c20_0 .net *"_ivl_90", 0 0, L_0x19c9a50;  1 drivers
v0x19c3d00_0 .net *"_ivl_92", 0 0, L_0x19c9ce0;  1 drivers
v0x19c3de0_0 .net "a", 0 0, v0x19c0800_0;  alias, 1 drivers
v0x19c3e80_0 .net "b", 0 0, v0x19c08a0_0;  alias, 1 drivers
v0x19c3f70_0 .net "c", 0 0, v0x19c0940_0;  alias, 1 drivers
v0x19c4060_0 .net "d", 0 0, v0x19c0a80_0;  alias, 1 drivers
v0x19c4150_0 .net "out_pos", 0 0, L_0x19c9da0;  alias, 1 drivers
v0x19c4210_0 .net "out_sop", 0 0, L_0x19c7cb0;  alias, 1 drivers
S_0x19c4390 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x19762c0;
 .timescale -12 -12;
E_0x195d9f0 .event anyedge, v0x19c5180_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19c5180_0;
    %nor/r;
    %assign/vec4 v0x19c5180_0, 0;
    %wait E_0x195d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19bfcd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19c0b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19c0c10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x19bfcd0;
T_4 ;
    %wait E_0x1974aa0;
    %load/vec4 v0x19c0cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19c0b70_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x19bfcd0;
T_5 ;
    %wait E_0x1974940;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c08a0_0, 0;
    %assign/vec4 v0x19c0800_0, 0;
    %wait E_0x1974940;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c08a0_0, 0;
    %assign/vec4 v0x19c0800_0, 0;
    %wait E_0x1974940;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c08a0_0, 0;
    %assign/vec4 v0x19c0800_0, 0;
    %wait E_0x1974940;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c08a0_0, 0;
    %assign/vec4 v0x19c0800_0, 0;
    %wait E_0x1974940;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c08a0_0, 0;
    %assign/vec4 v0x19c0800_0, 0;
    %wait E_0x1974940;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c08a0_0, 0;
    %assign/vec4 v0x19c0800_0, 0;
    %wait E_0x1974940;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c08a0_0, 0;
    %assign/vec4 v0x19c0800_0, 0;
    %wait E_0x1974940;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c08a0_0, 0;
    %assign/vec4 v0x19c0800_0, 0;
    %wait E_0x1974940;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c08a0_0, 0;
    %assign/vec4 v0x19c0800_0, 0;
    %wait E_0x1974940;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c08a0_0, 0;
    %assign/vec4 v0x19c0800_0, 0;
    %wait E_0x1974940;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c08a0_0, 0;
    %assign/vec4 v0x19c0800_0, 0;
    %wait E_0x1974940;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c08a0_0, 0;
    %assign/vec4 v0x19c0800_0, 0;
    %wait E_0x1974940;
    %load/vec4 v0x19c0b70_0;
    %store/vec4 v0x19c0c10_0, 0, 1;
    %fork t_1, S_0x19c0000;
    %jmp t_0;
    .scope S_0x19c0000;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x19c0240_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x19c0240_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1974940;
    %load/vec4 v0x19c0240_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c08a0_0, 0;
    %assign/vec4 v0x19c0800_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19c0240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x19c0240_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x19bfcd0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1974aa0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19c0a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c0940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19c08a0_0, 0;
    %assign/vec4 v0x19c0800_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x19c0b70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x19c0c10_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x19762c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19c4d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19c5180_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x19762c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x19c4d20_0;
    %inv;
    %store/vec4 v0x19c4d20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x19762c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19c09e0_0, v0x19c52f0_0, v0x19c4b40_0, v0x19c4be0_0, v0x19c4c80_0, v0x19c4dc0_0, v0x19c5040_0, v0x19c4fa0_0, v0x19c4f00_0, v0x19c4e60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x19762c0;
T_9 ;
    %load/vec4 v0x19c50e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x19c50e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19c50e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x19c50e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x19c50e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x19c50e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x19c50e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x19c50e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x19c50e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x19c50e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x19762c0;
T_10 ;
    %wait E_0x1974aa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19c50e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c50e0_0, 4, 32;
    %load/vec4 v0x19c5220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x19c50e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c50e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19c50e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c50e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x19c5040_0;
    %load/vec4 v0x19c5040_0;
    %load/vec4 v0x19c4fa0_0;
    %xor;
    %load/vec4 v0x19c5040_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x19c50e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c50e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x19c50e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c50e0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x19c4f00_0;
    %load/vec4 v0x19c4f00_0;
    %load/vec4 v0x19c4e60_0;
    %xor;
    %load/vec4 v0x19c4f00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x19c50e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c50e0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x19c50e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c50e0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter9/response3/top_module.sv";
