library ieee;
    use ieee.std_logic_1164.all;
    use ieee.std_logic_unsigned.all;

entity up_ctr_512 is
    port (
        cout   :out std_logic_vector (7 downto 0);  -- Output of the counter
        en_other_mem	:buffer std_logic := '0';
		  msb	: buffer std_logic := '0';
		  enable :in  std_logic;                      -- Enable counting
        clk    :in  std_logic;                      -- Input clock
        reset  :in  std_logic                       -- Input reset
    );
end entity;

architecture rtl of up_ctr_512 is
    signal count :std_logic_vector (7 downto 0);
begin
    process (clk, reset) begin
        if (reset = '1') then
            count <= (others=>'0');
		  elsif (rising_edge(clk)) then
				if (enable = '1') then
					if (count = "11111111") then
						en_other_mem <= not en_other_mem;
						msb <= not msb;
					end if;
					count <= count + 1;
				end if;
		  end if;
    end process;
    cout <= count;
end architecture;