<stg><name>bin_dense</name>


<trans_list>

<trans id="433" from="1" to="2">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="2" to="3">
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="3" to="4">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="4" to="11">
<condition id="103">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="4" to="5">
<condition id="110">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="5" to="6">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="6" to="7">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="7" to="8">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="8" to="9">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="9" to="10">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="10" to="4">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="11" to="12">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="12" to="13">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="13" to="14">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="14" to="15">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="15" to="16">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="16" to="2">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop.preheader:0  %n_outputs_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %n_outputs)

]]></Node>
<StgValue><ssdm name="n_outputs_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop.preheader:1  %n_inputs_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %n_inputs)

]]></Node>
<StgValue><ssdm name="n_inputs_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop.preheader:2  %o_index_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %o_index_V)

]]></Node>
<StgValue><ssdm name="o_index_V_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop.preheader:3  %d_o_idx_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d_o_idx_V)

]]></Node>
<StgValue><ssdm name="d_o_idx_V_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop.preheader:4  %d_i_idx_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d_i_idx_V)

]]></Node>
<StgValue><ssdm name="d_i_idx_V_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop.preheader:5  %layer_type_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %layer_type_V)

]]></Node>
<StgValue><ssdm name="layer_type_V_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop.preheader:6  %tmp = icmp eq i2 %layer_type_V_read, -2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="17" op_0_bw="16">
<![CDATA[
arrayctor.loop.preheader:7  %lhs_V = zext i16 %o_index_V_read to i17

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="16">
<![CDATA[
arrayctor.loop.preheader:8  %tmp_108 = trunc i16 %o_index_V_read to i6

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop.preheader:9  %sel_tmp = xor i1 %d_o_idx_V_read, true

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="22" op_0_bw="16">
<![CDATA[
arrayctor.loop.preheader:10  %tmp_s = zext i16 %n_inputs_read to i22

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.preheader:11  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %p_Val2_7 = phi i16 [ -16384, %arrayctor.loop.preheader ], [ %best_out_V_2, %._crit_edge149022 ]

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %p_Val2_s = phi i8 [ -1, %arrayctor.loop.preheader ], [ %prediction_V_2, %._crit_edge149022 ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:2  %p_s = phi i16 [ 0, %arrayctor.loop.preheader ], [ %o_V, %._crit_edge149022 ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
:3  %phi_mul = phi i22 [ 0, %arrayctor.loop.preheader ], [ %next_mul, %._crit_edge149022 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:4  %next_mul = add i22 %phi_mul, %tmp_s

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %exitcond = icmp eq i16 %p_s, %n_outputs_read

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %o_V = add i16 %p_s, 1

]]></Node>
<StgValue><ssdm name="o_V"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond, label %2, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:3  %rhs_V = zext i16 %p_s to i17

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:4  %tmp_43 = add i16 %o_index_V_read, %p_s

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:5  %r_V = add i17 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:8  %tmp_50 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %r_V, i32 7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:9  %tmp_51 = zext i10 %tmp_50 to i64

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:10  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_43, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:11  %dmem_0_0_V_addr = getelementptr [1024 x i64]* %dmem_0_0_V, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="dmem_0_0_V_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:12  %dmem_0_1_V_addr = getelementptr [1024 x i64]* %dmem_0_1_V, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="dmem_0_1_V_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:13  %dmem_1_0_V_addr = getelementptr [1024 x i64]* %dmem_1_0_V, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="dmem_1_0_V_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14  %dmem_1_1_V_addr = getelementptr [1024 x i64]* %dmem_1_1_V, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="dmem_1_1_V_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:15  %dmem_1_1_V_load = load i64* %dmem_1_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="dmem_1_1_V_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:16  %dmem_1_0_V_load = load i64* %dmem_1_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="dmem_1_0_V_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:17  %dmem_0_1_V_load = load i64* %dmem_0_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="dmem_0_1_V_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:18  %dmem_0_0_V_load = load i64* %dmem_0_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="dmem_0_0_V_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp_48 = icmp eq i2 %layer_type_V_read, -1

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_48, label %3, label %._crit_edge1491

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:0  %p_Result_9 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %p_Val2_s)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %dmem_0_0_V_addr_2 = getelementptr [1024 x i64]* %dmem_0_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dmem_0_0_V_addr_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dmem_1_0_V_addr_2 = getelementptr [1024 x i64]* %dmem_1_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dmem_1_0_V_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %d_o_idx_V_read, label %branch1, label %branch0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="d_o_idx_V_read" val="0"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
branch0:0  store i64 %p_Result_9, i64* %dmem_0_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="d_o_idx_V_read" val="0"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="d_o_idx_V_read" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
branch1:0  store i64 %p_Result_9, i64* %dmem_1_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="d_o_idx_V_read" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge1491

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0">
<![CDATA[
._crit_edge1491:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str1845) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:1  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1845)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 1, i32 1, [1 x i8]* @p_str1813) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="16">
<![CDATA[
_ifconv:6  %tmp_113 = trunc i16 %p_s to i6

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:7  %o_offset_V = add i6 %tmp_113, %tmp_108

]]></Node>
<StgValue><ssdm name="o_offset_V"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:15  %dmem_1_1_V_load = load i64* %dmem_1_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="dmem_1_1_V_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:16  %dmem_1_0_V_load = load i64* %dmem_1_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="dmem_1_0_V_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:17  %dmem_0_1_V_load = load i64* %dmem_0_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="dmem_0_1_V_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:18  %dmem_0_0_V_load = load i64* %dmem_0_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="dmem_0_0_V_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %sel_tmp1 = and i1 %tmp_120, %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:20  %sel_tmp2 = select i1 %sel_tmp1, i64 %dmem_0_1_V_load, i64 %dmem_0_0_V_load

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21  %sel_tmp3 = xor i1 %tmp_120, true

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22  %sel_tmp4 = and i1 %d_o_idx_V_read, %sel_tmp3

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:23  %sel_tmp5 = select i1 %sel_tmp4, i64 %dmem_1_0_V_load, i64 %sel_tmp2

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24  %sel_tmp6 = and i1 %tmp_120, %d_o_idx_V_read

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:25  %o_word_V_4 = select i1 %sel_tmp6, i64 %dmem_1_1_V_load, i64 %sel_tmp5

]]></Node>
<StgValue><ssdm name="o_word_V_4"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:26  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %p_Val2_3 = phi i16 [ 0, %_ifconv ], [ %sum_V_1, %_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:1  %p_5 = phi i16 [ 0, %_ifconv ], [ %i_V, %_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv ]

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_52 = icmp ult i16 %p_5, %n_inputs_read

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_52, label %_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv, label %_ifconv8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="22" op_0_bw="16">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:4  %rhs_V_4_cast = zext i16 %p_5 to i22

]]></Node>
<StgValue><ssdm name="rhs_V_4_cast"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:5  %r_V_7 = add i22 %rhs_V_4_cast, %phi_mul

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:6  %r_V_9 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %p_5, i32 7, i32 15)

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="9">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:7  %tmp_54 = zext i9 %r_V_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="15" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:8  %p_0856_s = call i15 @_ssdm_op_PartSelect.i15.i22.i32.i32(i22 %r_V_7, i32 7, i32 21)

]]></Node>
<StgValue><ssdm name="p_0856_s"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="15">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:9  %tmp_55 = zext i15 %p_0856_s to i64

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
<literal name="d_i_idx_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:10  %dmem_0_0_V_addr_3 = getelementptr [1024 x i64]* %dmem_0_0_V, i64 0, i64 %tmp_54

]]></Node>
<StgValue><ssdm name="dmem_0_0_V_addr_3"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
<literal name="d_i_idx_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:11  %dmem_1_0_V_addr_3 = getelementptr [1024 x i64]* %dmem_1_0_V, i64 0, i64 %tmp_54

]]></Node>
<StgValue><ssdm name="dmem_1_0_V_addr_3"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
<literal name="d_i_idx_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="10">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:12  %dmem_1_0_V_load_1 = load i64* %dmem_1_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="dmem_1_0_V_load_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
<literal name="d_i_idx_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="10">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:13  %dmem_0_0_V_load_1 = load i64* %dmem_0_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="dmem_0_0_V_load_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:15  %wt_mem_0_V_addr = getelementptr [2341 x i64]* %wt_mem_0_V, i64 0, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="wt_mem_0_V_addr"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="12">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:16  %wt_mem_0_V_load = load i64* %wt_mem_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="wt_mem_0_V_load"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
<literal name="d_i_idx_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:134  %dmem_0_1_V_addr_2 = getelementptr [1024 x i64]* %dmem_0_1_V, i64 0, i64 %tmp_54

]]></Node>
<StgValue><ssdm name="dmem_0_1_V_addr_2"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
<literal name="d_i_idx_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:135  %dmem_1_1_V_addr_2 = getelementptr [1024 x i64]* %dmem_1_1_V, i64 0, i64 %tmp_54

]]></Node>
<StgValue><ssdm name="dmem_1_1_V_addr_2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
<literal name="d_i_idx_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="10">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:136  %dmem_1_1_V_load_1 = load i64* %dmem_1_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="dmem_1_1_V_load_1"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
<literal name="d_i_idx_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="10">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:137  %dmem_0_1_V_load_1 = load i64* %dmem_0_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="dmem_0_1_V_load_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:139  %wt_mem_1_V_addr = getelementptr [2341 x i64]* %wt_mem_1_V, i64 0, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="wt_mem_1_V_addr"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="12">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:140  %wt_mem_1_V_load = load i64* %wt_mem_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="wt_mem_1_V_load"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:262  %i_V = add i16 128, %p_5

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="103" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
<literal name="d_i_idx_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="10">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:12  %dmem_1_0_V_load_1 = load i64* %dmem_1_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="dmem_1_0_V_load_1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
<literal name="d_i_idx_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="10">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:13  %dmem_0_0_V_load_1 = load i64* %dmem_0_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="dmem_0_0_V_load_1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:14  %in_wrd_V_0_phi = select i1 %d_i_idx_V_read, i64 %dmem_1_0_V_load_1, i64 %dmem_0_0_V_load_1

]]></Node>
<StgValue><ssdm name="in_wrd_V_0_phi"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="12">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:16  %wt_mem_0_V_load = load i64* %wt_mem_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="wt_mem_0_V_load"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:17  %r_V_s = xor i64 %wt_mem_0_V_load, %in_wrd_V_0_phi

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:18  %tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:19  %tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 61)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:20  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:21  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:22  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:23  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:24  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:25  %tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 49)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:26  %tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:27  %tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:28  %tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:29  %tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:30  %tmp_178 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:31  %tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:32  %tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:33  %tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:34  %tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:35  %tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:36  %tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:37  %tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:38  %tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:39  %tmp_187 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:40  %tmp_188 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:41  %tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:42  %tmp_190 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:43  %tmp_191 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:44  %tmp_192 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:45  %tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:46  %tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:47  %tmp_195 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:48  %tmp_196 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:49  %tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_s, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
<literal name="d_i_idx_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="10">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:136  %dmem_1_1_V_load_1 = load i64* %dmem_1_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="dmem_1_1_V_load_1"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
<literal name="d_i_idx_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="10">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:137  %dmem_0_1_V_load_1 = load i64* %dmem_0_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="dmem_0_1_V_load_1"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:138  %in_wrd_V_1_phi = select i1 %d_i_idx_V_read, i64 %dmem_1_1_V_load_1, i64 %dmem_0_1_V_load_1

]]></Node>
<StgValue><ssdm name="in_wrd_V_1_phi"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="12">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:140  %wt_mem_1_V_load = load i64* %wt_mem_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="wt_mem_1_V_load"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:141  %r_V_49_1 = xor i64 %wt_mem_1_V_load, %in_wrd_V_1_phi

]]></Node>
<StgValue><ssdm name="r_V_49_1"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:142  %tmp_200 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:143  %tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 61)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:144  %tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:145  %tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:146  %tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:147  %tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:148  %tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:149  %tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 49)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:150  %tmp_248 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:151  %tmp_252 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:152  %tmp_256 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:153  %tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:154  %tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:155  %tmp_259 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:156  %tmp_260 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:157  %tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:158  %tmp_262 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:159  %tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:160  %tmp_264 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:161  %tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:162  %tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:163  %tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:164  %tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:165  %tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:166  %tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:167  %tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:168  %tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:169  %tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:170  %tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:171  %tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:172  %tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:173  %tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_49_1, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="63" op_0_bw="63" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:50  %r_V_1 = call i63 @_ssdm_op_BitConcatenate.i63.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_123, i1 false, i1 %tmp_124, i1 false, i1 %tmp_125, i1 false, i1 %tmp_126, i1 false, i1 %tmp_127, i1 false, i1 %tmp_128, i1 false, i1 %tmp_129, i1 false, i1 %tmp_145, i1 false, i1 %tmp_171, i1 false, i1 %tmp_175, i1 false, i1 %tmp_176, i1 false, i1 %tmp_177, i1 false, i1 %tmp_178, i1 false, i1 %tmp_179, i1 false, i1 %tmp_180, i1 false, i1 %tmp_181, i1 false, i1 %tmp_182, i1 false, i1 %tmp_183, i1 false, i1 %tmp_184, i1 false, i1 %tmp_185, i1 false, i1 %tmp_186, i1 false, i1 %tmp_187, i1 false, i1 %tmp_188, i1 false, i1 %tmp_189, i1 false, i1 %tmp_190, i1 false, i1 %tmp_191, i1 false, i1 %tmp_192, i1 false, i1 %tmp_193, i1 false, i1 %tmp_194, i1 false, i1 %tmp_195, i1 false, i1 %tmp_196, i1 false, i1 %tmp_197)

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="63">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:51  %r_V_1_cast = zext i63 %r_V_1 to i64

]]></Node>
<StgValue><ssdm name="r_V_1_cast"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:52  %x_V_6 = sub nsw i64 %r_V_s, %r_V_1_cast

]]></Node>
<StgValue><ssdm name="x_V_6"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:53  %tmp_56 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 60, i32 61)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:54  %tmp_57 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 56, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:55  %tmp_58 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 52, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:56  %tmp_59 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 48, i32 49)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:57  %tmp_60 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 44, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:58  %tmp_61 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 40, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:59  %tmp_62 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 36, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:60  %tmp_63 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 32, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:61  %tmp_64 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 28, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:62  %tmp_65 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 24, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:63  %tmp_66 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 20, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:64  %tmp_67 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 16, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:65  %tmp_68 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 12, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:66  %tmp_69 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:67  %tmp_70 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="64">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:68  %tmp_198 = trunc i64 %x_V_6 to i2

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:71  %tmp_71 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 62, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:72  %tmp_72 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 58, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:73  %tmp_73 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 54, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:74  %tmp_76 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 50, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:75  %tmp_83 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 46, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:76  %tmp_94 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 42, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:77  %tmp_130 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 38, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:78  %tmp_131 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 34, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:79  %tmp_132 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 30, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:80  %tmp_133 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 26, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:81  %tmp_134 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 22, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:82  %tmp_135 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:83  %tmp_136 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:84  %tmp_137 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 10, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:85  %tmp_138 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:86  %tmp_139 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="63" op_0_bw="63" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:174  %r_V_44_1 = call i63 @_ssdm_op_BitConcatenate.i63.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_200, i1 false, i1 %tmp_201, i1 false, i1 %tmp_202, i1 false, i1 %tmp_203, i1 false, i1 %tmp_204, i1 false, i1 %tmp_205, i1 false, i1 %tmp_206, i1 false, i1 %tmp_222, i1 false, i1 %tmp_248, i1 false, i1 %tmp_252, i1 false, i1 %tmp_256, i1 false, i1 %tmp_257, i1 false, i1 %tmp_258, i1 false, i1 %tmp_259, i1 false, i1 %tmp_260, i1 false, i1 %tmp_261, i1 false, i1 %tmp_262, i1 false, i1 %tmp_263, i1 false, i1 %tmp_264, i1 false, i1 %tmp_265, i1 false, i1 %tmp_266, i1 false, i1 %tmp_267, i1 false, i1 %tmp_268, i1 false, i1 %tmp_269, i1 false, i1 %tmp_270, i1 false, i1 %tmp_271, i1 false, i1 %tmp_272, i1 false, i1 %tmp_273, i1 false, i1 %tmp_274, i1 false, i1 %tmp_275, i1 false, i1 %tmp_276, i1 false, i1 %tmp_277)

]]></Node>
<StgValue><ssdm name="r_V_44_1"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="63">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:175  %r_V_44_1_cast = zext i63 %r_V_44_1 to i64

]]></Node>
<StgValue><ssdm name="r_V_44_1_cast"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:176  %x_V_6_1 = sub nsw i64 %r_V_49_1, %r_V_44_1_cast

]]></Node>
<StgValue><ssdm name="x_V_6_1"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:177  %tmp_153 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 60, i32 61)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:178  %tmp_154 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 56, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:179  %tmp_155 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 52, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:180  %tmp_156 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 48, i32 49)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:181  %tmp_157 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 44, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:182  %tmp_158 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 40, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:183  %tmp_159 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 36, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:184  %tmp_160 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 32, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:185  %tmp_161 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 28, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:186  %tmp_162 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 24, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:187  %tmp_163 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 20, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:188  %tmp_164 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 16, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:189  %tmp_165 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 12, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:190  %tmp_166 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:191  %tmp_167 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="2" op_0_bw="64">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:192  %tmp_278 = trunc i64 %x_V_6_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:195  %tmp_168 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 62, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:196  %tmp_169 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 58, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:197  %tmp_170 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 54, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:198  %tmp_172 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 50, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:199  %tmp_173 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 46, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:200  %tmp_174 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 42, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:201  %tmp_207 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 38, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:202  %tmp_208 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 34, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:203  %tmp_209 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 30, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:204  %tmp_210 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 26, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:205  %tmp_211 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 22, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:206  %tmp_212 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:207  %tmp_213 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:208  %tmp_214 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 10, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:209  %tmp_215 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:210  %tmp_216 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %x_V_6_1, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="62" op_0_bw="62" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:69  %r_V_2 = call i62 @_ssdm_op_BitConcatenate.i62.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 %tmp_56, i2 0, i2 %tmp_57, i2 0, i2 %tmp_58, i2 0, i2 %tmp_59, i2 0, i2 %tmp_60, i2 0, i2 %tmp_61, i2 0, i2 %tmp_62, i2 0, i2 %tmp_63, i2 0, i2 %tmp_64, i2 0, i2 %tmp_65, i2 0, i2 %tmp_66, i2 0, i2 %tmp_67, i2 0, i2 %tmp_68, i2 0, i2 %tmp_69, i2 0, i2 %tmp_70, i2 0, i2 %tmp_198)

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="63" op_0_bw="62">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:70  %r_V_2_cast = zext i62 %r_V_2 to i63

]]></Node>
<StgValue><ssdm name="r_V_2_cast"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="62" op_0_bw="62" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:87  %r_V_3 = call i62 @_ssdm_op_BitConcatenate.i62.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 %tmp_71, i2 0, i2 %tmp_72, i2 0, i2 %tmp_73, i2 0, i2 %tmp_76, i2 0, i2 %tmp_83, i2 0, i2 %tmp_94, i2 0, i2 %tmp_130, i2 0, i2 %tmp_131, i2 0, i2 %tmp_132, i2 0, i2 %tmp_133, i2 0, i2 %tmp_134, i2 0, i2 %tmp_135, i2 0, i2 %tmp_136, i2 0, i2 %tmp_137, i2 0, i2 %tmp_138, i2 0, i2 %tmp_139)

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="63" op_0_bw="62">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:88  %r_V_3_cast = zext i62 %r_V_3 to i63

]]></Node>
<StgValue><ssdm name="r_V_3_cast"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="60" op_0_bw="60" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:89  %tmp_74 = call i60 @_ssdm_op_BitConcatenate.i60.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 0, i2 %tmp_72, i2 0, i2 %tmp_73, i2 0, i2 %tmp_76, i2 0, i2 %tmp_83, i2 0, i2 %tmp_94, i2 0, i2 %tmp_130, i2 0, i2 %tmp_131, i2 0, i2 %tmp_132, i2 0, i2 %tmp_133, i2 0, i2 %tmp_134, i2 0, i2 %tmp_135, i2 0, i2 %tmp_136, i2 0, i2 %tmp_137, i2 0, i2 %tmp_138, i2 0, i2 %tmp_139)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="60" op_0_bw="60" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:90  %tmp_75 = call i60 @_ssdm_op_BitConcatenate.i60.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 0, i2 %tmp_57, i2 0, i2 %tmp_58, i2 0, i2 %tmp_59, i2 0, i2 %tmp_60, i2 0, i2 %tmp_61, i2 0, i2 %tmp_62, i2 0, i2 %tmp_63, i2 0, i2 %tmp_64, i2 0, i2 %tmp_65, i2 0, i2 %tmp_66, i2 0, i2 %tmp_67, i2 0, i2 %tmp_68, i2 0, i2 %tmp_69, i2 0, i2 %tmp_70, i2 0, i2 %tmp_198)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:91  %tmp_140 = add i62 %r_V_3, %r_V_2

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:92  %x_V = add i63 %r_V_2_cast, %r_V_3_cast

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="2">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:93  %tmp_95_cast = zext i2 %tmp_139 to i4

]]></Node>
<StgValue><ssdm name="tmp_95_cast"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="2">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:94  %tmp_96_cast = zext i2 %tmp_198 to i4

]]></Node>
<StgValue><ssdm name="tmp_96_cast"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="59" op_0_bw="59" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:95  %tmp_141 = call i59 @_ssdm_op_PartSelect.i59.i63.i32.i32(i63 %x_V, i32 4, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="60" op_0_bw="59">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:96  %tmp_77 = zext i59 %tmp_141 to i60

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:97  %tmp_78 = add i60 %tmp_74, %tmp_75

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:98  %tmp_134_cast = add i60 %tmp_78, %tmp_77

]]></Node>
<StgValue><ssdm name="tmp_134_cast"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="4" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:99  %tmp_79 = call i4 @_ssdm_op_PartSelect.i4.i62.i32.i32(i62 %tmp_140, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:100  %tmp_142 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %tmp_134_cast, i32 56, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:101  %tmp_143 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %tmp_134_cast, i32 48, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:102  %tmp_144 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %tmp_134_cast, i32 40, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:103  %tmp_146 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %tmp_134_cast, i32 32, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:104  %tmp_147 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %tmp_134_cast, i32 24, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:105  %tmp_148 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %tmp_134_cast, i32 16, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:106  %tmp_149 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %tmp_134_cast, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="60">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:107  %tmp_199 = trunc i60 %tmp_134_cast to i4

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:113  %tmp41 = add i4 %tmp_79, %tmp_96_cast

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:114  %tmp_80 = add i4 %tmp_95_cast, %tmp41

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="62" op_0_bw="62" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:193  %r_V_45_1 = call i62 @_ssdm_op_BitConcatenate.i62.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 %tmp_153, i2 0, i2 %tmp_154, i2 0, i2 %tmp_155, i2 0, i2 %tmp_156, i2 0, i2 %tmp_157, i2 0, i2 %tmp_158, i2 0, i2 %tmp_159, i2 0, i2 %tmp_160, i2 0, i2 %tmp_161, i2 0, i2 %tmp_162, i2 0, i2 %tmp_163, i2 0, i2 %tmp_164, i2 0, i2 %tmp_165, i2 0, i2 %tmp_166, i2 0, i2 %tmp_167, i2 0, i2 %tmp_278)

]]></Node>
<StgValue><ssdm name="r_V_45_1"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="63" op_0_bw="62">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:194  %r_V_45_1_cast = zext i62 %r_V_45_1 to i63

]]></Node>
<StgValue><ssdm name="r_V_45_1_cast"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="62" op_0_bw="62" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:211  %r_V_46_1 = call i62 @_ssdm_op_BitConcatenate.i62.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 %tmp_168, i2 0, i2 %tmp_169, i2 0, i2 %tmp_170, i2 0, i2 %tmp_172, i2 0, i2 %tmp_173, i2 0, i2 %tmp_174, i2 0, i2 %tmp_207, i2 0, i2 %tmp_208, i2 0, i2 %tmp_209, i2 0, i2 %tmp_210, i2 0, i2 %tmp_211, i2 0, i2 %tmp_212, i2 0, i2 %tmp_213, i2 0, i2 %tmp_214, i2 0, i2 %tmp_215, i2 0, i2 %tmp_216)

]]></Node>
<StgValue><ssdm name="r_V_46_1"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="63" op_0_bw="62">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:212  %r_V_46_1_cast = zext i62 %r_V_46_1 to i63

]]></Node>
<StgValue><ssdm name="r_V_46_1_cast"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="60" op_0_bw="60" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:213  %tmp_97 = call i60 @_ssdm_op_BitConcatenate.i60.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 0, i2 %tmp_169, i2 0, i2 %tmp_170, i2 0, i2 %tmp_172, i2 0, i2 %tmp_173, i2 0, i2 %tmp_174, i2 0, i2 %tmp_207, i2 0, i2 %tmp_208, i2 0, i2 %tmp_209, i2 0, i2 %tmp_210, i2 0, i2 %tmp_211, i2 0, i2 %tmp_212, i2 0, i2 %tmp_213, i2 0, i2 %tmp_214, i2 0, i2 %tmp_215, i2 0, i2 %tmp_216)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="60" op_0_bw="60" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:214  %tmp_98 = call i60 @_ssdm_op_BitConcatenate.i60.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 0, i2 %tmp_154, i2 0, i2 %tmp_155, i2 0, i2 %tmp_156, i2 0, i2 %tmp_157, i2 0, i2 %tmp_158, i2 0, i2 %tmp_159, i2 0, i2 %tmp_160, i2 0, i2 %tmp_161, i2 0, i2 %tmp_162, i2 0, i2 %tmp_163, i2 0, i2 %tmp_164, i2 0, i2 %tmp_165, i2 0, i2 %tmp_166, i2 0, i2 %tmp_167, i2 0, i2 %tmp_278)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:215  %tmp_217 = add i62 %r_V_46_1, %r_V_45_1

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:216  %x_V_1 = add i63 %r_V_45_1_cast, %r_V_46_1_cast

]]></Node>
<StgValue><ssdm name="x_V_1"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="2">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:217  %tmp_117_cast = zext i2 %tmp_216 to i4

]]></Node>
<StgValue><ssdm name="tmp_117_cast"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="2">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:218  %tmp_118_cast = zext i2 %tmp_278 to i4

]]></Node>
<StgValue><ssdm name="tmp_118_cast"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="59" op_0_bw="59" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:219  %tmp_218 = call i59 @_ssdm_op_PartSelect.i59.i63.i32.i32(i63 %x_V_1, i32 4, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="60" op_0_bw="59">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:220  %tmp_99 = zext i59 %tmp_218 to i60

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:221  %tmp_100 = add i60 %tmp_97, %tmp_98

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:222  %tmp_168_1_cast = add i60 %tmp_100, %tmp_99

]]></Node>
<StgValue><ssdm name="tmp_168_1_cast"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="4" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:223  %tmp_101 = call i4 @_ssdm_op_PartSelect.i4.i62.i32.i32(i62 %tmp_217, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:224  %tmp_219 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %tmp_168_1_cast, i32 56, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:225  %tmp_220 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %tmp_168_1_cast, i32 48, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:226  %tmp_221 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %tmp_168_1_cast, i32 40, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:227  %tmp_223 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %tmp_168_1_cast, i32 32, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:228  %tmp_224 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %tmp_168_1_cast, i32 24, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:229  %tmp_225 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %tmp_168_1_cast, i32 16, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="4" op_0_bw="4" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:230  %tmp_226 = call i4 @_ssdm_op_PartSelect.i4.i60.i32.i32(i60 %tmp_168_1_cast, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="60">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:231  %tmp_279 = trunc i60 %tmp_168_1_cast to i4

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:237  %tmp44 = add i4 %tmp_101, %tmp_118_cast

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:238  %tmp_102 = add i4 %tmp_117_cast, %tmp44

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="60" op_0_bw="60" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4" op_14_bw="4" op_15_bw="4">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:108  %x_V_2 = call i60 @_ssdm_op_BitConcatenate.i60.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %tmp_142, i4 0, i4 %tmp_143, i4 0, i4 %tmp_144, i4 0, i4 %tmp_146, i4 0, i4 %tmp_147, i4 0, i4 %tmp_148, i4 0, i4 %tmp_149, i4 0, i4 %tmp_199)

]]></Node>
<StgValue><ssdm name="x_V_2"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="61" op_0_bw="60">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:109  %x_V_2_cast = zext i60 %x_V_2 to i61

]]></Node>
<StgValue><ssdm name="x_V_2_cast"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="52" op_0_bw="52" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:110  %r_V_4 = call i52 @_ssdm_op_BitConcatenate.i52.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %tmp_142, i4 0, i4 %tmp_143, i4 0, i4 %tmp_144, i4 0, i4 %tmp_146, i4 0, i4 %tmp_147, i4 0, i4 %tmp_148, i4 0, i4 %tmp_149)

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="60" op_0_bw="52">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:111  %tmp_150 = zext i52 %r_V_4 to i60

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="61" op_0_bw="52">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:112  %r_V_4_cast = zext i52 %r_V_4 to i61

]]></Node>
<StgValue><ssdm name="r_V_4_cast"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="47" op_0_bw="47" op_1_bw="3" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:115  %tmp_81 = call i47 @_ssdm_op_BitConcatenate.i47.i3.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i3 0, i4 %tmp_143, i4 0, i4 %tmp_144, i4 0, i4 %tmp_146, i4 0, i4 %tmp_147, i4 0, i4 %tmp_148, i4 0, i4 %tmp_149)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="47" op_0_bw="47" op_1_bw="3" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:116  %tmp_82 = call i47 @_ssdm_op_BitConcatenate.i47.i3.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i3 0, i4 %tmp_144, i4 0, i4 %tmp_146, i4 0, i4 %tmp_147, i4 0, i4 %tmp_148, i4 0, i4 %tmp_149, i4 0, i4 %tmp_199)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:117  %tmp_151 = add i60 %tmp_150, %x_V_2

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:118  %x_V_3 = add i61 %x_V_2_cast, %r_V_4_cast

]]></Node>
<StgValue><ssdm name="x_V_3"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:119  %x_V_3_cast = add i47 %tmp_81, %tmp_82

]]></Node>
<StgValue><ssdm name="x_V_3_cast"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="45" op_0_bw="45" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:120  %tmp_152 = call i45 @_ssdm_op_PartSelect.i45.i61.i32.i32(i61 %x_V_3, i32 16, i32 60)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="47" op_0_bw="45">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:121  %r_V_5_cast = zext i45 %tmp_152 to i47

]]></Node>
<StgValue><ssdm name="r_V_5_cast"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:122  %x_V_4 = add i47 %x_V_3_cast, %r_V_5_cast

]]></Node>
<StgValue><ssdm name="x_V_4"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="7" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:125  %tmp_89 = call i7 @_ssdm_op_PartSelect.i7.i60.i32.i32(i60 %tmp_151, i32 16, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="7" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:126  %tmp_90 = call i7 @_ssdm_op_PartSelect.i7.i47.i32.i32(i47 %x_V_4, i32 32, i32 38)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="60" op_0_bw="60" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4" op_14_bw="4" op_15_bw="4">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:232  %x_V_2_1 = call i60 @_ssdm_op_BitConcatenate.i60.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %tmp_219, i4 0, i4 %tmp_220, i4 0, i4 %tmp_221, i4 0, i4 %tmp_223, i4 0, i4 %tmp_224, i4 0, i4 %tmp_225, i4 0, i4 %tmp_226, i4 0, i4 %tmp_279)

]]></Node>
<StgValue><ssdm name="x_V_2_1"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="61" op_0_bw="60">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:233  %x_V_2_1_cast = zext i60 %x_V_2_1 to i61

]]></Node>
<StgValue><ssdm name="x_V_2_1_cast"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="52" op_0_bw="52" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:234  %r_V_47_1 = call i52 @_ssdm_op_BitConcatenate.i52.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %tmp_219, i4 0, i4 %tmp_220, i4 0, i4 %tmp_221, i4 0, i4 %tmp_223, i4 0, i4 %tmp_224, i4 0, i4 %tmp_225, i4 0, i4 %tmp_226)

]]></Node>
<StgValue><ssdm name="r_V_47_1"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="60" op_0_bw="52">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:235  %tmp_227 = zext i52 %r_V_47_1 to i60

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="61" op_0_bw="52">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:236  %r_V_47_1_cast = zext i52 %r_V_47_1 to i61

]]></Node>
<StgValue><ssdm name="r_V_47_1_cast"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="47" op_0_bw="47" op_1_bw="3" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:239  %tmp_103 = call i47 @_ssdm_op_BitConcatenate.i47.i3.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i3 0, i4 %tmp_220, i4 0, i4 %tmp_221, i4 0, i4 %tmp_223, i4 0, i4 %tmp_224, i4 0, i4 %tmp_225, i4 0, i4 %tmp_226)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="47" op_0_bw="47" op_1_bw="3" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:240  %tmp_104 = call i47 @_ssdm_op_BitConcatenate.i47.i3.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i3 0, i4 %tmp_221, i4 0, i4 %tmp_223, i4 0, i4 %tmp_224, i4 0, i4 %tmp_225, i4 0, i4 %tmp_226, i4 0, i4 %tmp_279)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:241  %tmp_228 = add i60 %tmp_227, %x_V_2_1

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:242  %x_V_3_1 = add i61 %x_V_2_1_cast, %r_V_47_1_cast

]]></Node>
<StgValue><ssdm name="x_V_3_1"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:243  %x_V_3_1_cast = add i47 %tmp_103, %tmp_104

]]></Node>
<StgValue><ssdm name="x_V_3_1_cast"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="45" op_0_bw="45" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:244  %tmp_229 = call i45 @_ssdm_op_PartSelect.i45.i61.i32.i32(i61 %x_V_3_1, i32 16, i32 60)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="47" op_0_bw="45">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:245  %r_V_48_1_cast = zext i45 %tmp_229 to i47

]]></Node>
<StgValue><ssdm name="r_V_48_1_cast"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:246  %x_V_4_1 = add i47 %x_V_3_1_cast, %r_V_48_1_cast

]]></Node>
<StgValue><ssdm name="x_V_4_1"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="7" op_0_bw="7" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:249  %tmp_115 = call i7 @_ssdm_op_PartSelect.i7.i60.i32.i32(i60 %tmp_228, i32 16, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="7" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:250  %tmp_116 = call i7 @_ssdm_op_PartSelect.i7.i47.i32.i32(i47 %x_V_4_1, i32 32, i32 38)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:123  %tmp_85 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 0, i4 %tmp_149)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="4">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:124  %tmp_88 = zext i4 %tmp_80 to i7

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:127  %tmp_91 = add i7 %tmp_85, %tmp_88

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:128  %tmp_92 = add i7 %tmp_89, %tmp_90

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:129  %tmp_93 = add i7 %tmp_92, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:247  %tmp_105 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 0, i4 %tmp_226)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="7" op_0_bw="4">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:248  %tmp_111 = zext i4 %tmp_102 to i7

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:251  %tmp_117 = add i7 %tmp_105, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:252  %tmp_118 = add i7 %tmp_115, %tmp_116

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:253  %tmp_1703_s = add i7 %tmp_118, %tmp_117

]]></Node>
<StgValue><ssdm name="tmp_1703_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="337" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str1846) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:1  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1846)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 64, i32 32, [1 x i8]* @p_str1813) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1813) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:130  %tmp_95 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_93, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="8">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:131  %phitmp_cast = zext i8 %tmp_95 to i9

]]></Node>
<StgValue><ssdm name="phitmp_cast"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:132  %tmp_96 = sub i9 64, %phitmp_cast

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="9">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:133  %tmp_139_cast = sext i9 %tmp_96 to i10

]]></Node>
<StgValue><ssdm name="tmp_139_cast"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:254  %tmp_171_1 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_1703_s, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_171_1"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="8">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:255  %phitmp_1_cast = zext i8 %tmp_171_1 to i9

]]></Node>
<StgValue><ssdm name="phitmp_1_cast"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:256  %tmp_172_1 = sub i9 64, %phitmp_1_cast

]]></Node>
<StgValue><ssdm name="tmp_172_1"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="9">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:257  %tmp_172_1_cast = sext i9 %tmp_172_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_172_1_cast"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:258  %tmp_119 = add i10 %tmp_139_cast, %tmp_172_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="10">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:259  %p_cast = sext i10 %tmp_119 to i16

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:260  %sum_V_1 = add i16 %p_cast, %p_Val2_3

]]></Node>
<StgValue><ssdm name="sum_V_1"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:261  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1846, i32 %tmp_53)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi64ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit72.0_ifconv:263  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="354" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:7  %r_V_11 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_s, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="15">
<![CDATA[
_ifconv8:8  %tmp_87 = zext i15 %r_V_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv8:9  %kh_mem_V_addr_1 = getelementptr [64 x i64]* %kh_mem_V, i64 0, i64 %tmp_87

]]></Node>
<StgValue><ssdm name="kh_mem_V_addr_1"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="6">
<![CDATA[
_ifconv8:10  %kh_word_V_2 = load i64* %kh_mem_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="kh_word_V_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="358" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="16">
<![CDATA[
_ifconv8:4  %kh_off_V_1 = trunc i16 %p_s to i1

]]></Node>
<StgValue><ssdm name="kh_off_V_1"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="6">
<![CDATA[
_ifconv8:10  %kh_word_V_2 = load i64* %kh_mem_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="kh_word_V_2"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="64">
<![CDATA[
_ifconv8:13  %loc_V_7 = trunc i64 %kh_word_V_2 to i16

]]></Node>
<StgValue><ssdm name="loc_V_7"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:14  %loc_V_8 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V_2, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="loc_V_8"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv8:17  %ki_V_2 = select i1 %kh_off_V_1, i16 %loc_V_8, i16 %loc_V_7

]]></Node>
<StgValue><ssdm name="ki_V_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="16">
<![CDATA[
_ifconv8:18  %tmp_284 = trunc i16 %p_Val2_3 to i10

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv8:19  %tmp_109 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_284, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="365" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="36" op_0_bw="20">
<![CDATA[
_ifconv8:20  %OP1_V = sext i20 %tmp_109 to i36

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="36" op_0_bw="16">
<![CDATA[
_ifconv8:21  %OP2_V = sext i16 %ki_V_2 to i36

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv8:22  %p_Val2_1 = mul nsw i36 %OP1_V, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="368" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:0  %r_V_10 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %p_s, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="14">
<![CDATA[
_ifconv8:1  %tmp_84 = zext i14 %r_V_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv8:2  %kh_mem_V_addr = getelementptr [64 x i64]* %kh_mem_V, i64 0, i64 %tmp_84

]]></Node>
<StgValue><ssdm name="kh_mem_V_addr"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="6">
<![CDATA[
_ifconv8:3  %kh_word_V = load i64* %kh_mem_V_addr, align 8

]]></Node>
<StgValue><ssdm name="kh_word_V"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv8:22  %p_Val2_1 = mul nsw i36 %OP1_V, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="373" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="6">
<![CDATA[
_ifconv8:3  %kh_word_V = load i64* %kh_mem_V_addr, align 8

]]></Node>
<StgValue><ssdm name="kh_word_V"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="2" op_0_bw="16">
<![CDATA[
_ifconv8:5  %kh_off_V = trunc i16 %p_s to i2

]]></Node>
<StgValue><ssdm name="kh_off_V"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv8:6  %tmp_86 = icmp eq i2 %kh_off_V, 0

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="64">
<![CDATA[
_ifconv8:11  %loc_V = trunc i64 %kh_word_V to i16

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv8:12  %tmp_106 = icmp eq i2 %kh_off_V, 1

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:15  %loc_V_9 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="loc_V_9"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv8:16  %tmp_107 = icmp eq i2 %kh_off_V, -2

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="37" op_0_bw="36">
<![CDATA[
_ifconv8:23  %tmp_110 = zext i36 %p_Val2_1 to i37

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="kh_off_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:24  %tmp_230 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V_2, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="kh_off_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:25  %tmp_231 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V_2, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv8:26  %tmp_232 = select i1 %kh_off_V_1, i16 %tmp_230, i16 %tmp_231

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
_ifconv8:27  %tmp_112 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_232, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="37" op_0_bw="28">
<![CDATA[
_ifconv8:28  %tmp_112_cast = sext i28 %tmp_112 to i37

]]></Node>
<StgValue><ssdm name="tmp_112_cast"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ifconv8:29  %p_Val2_2 = add nsw i37 %tmp_112_cast, %tmp_110

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="20" op_0_bw="20" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:30  %p_Val2_6 = call i20 @_ssdm_op_PartSelect.i20.i37.i32.i32(i37 %p_Val2_2, i32 14, i32 33)

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv8:31  %tmp_114 = icmp eq i16 %p_s, 0

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:32  %loc_V_10 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="loc_V_10"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:33  %loc_V_11 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="loc_V_11"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="22" op_0_bw="20">
<![CDATA[
_ifconv8:34  %tmp_128_cast = sext i20 %p_Val2_6 to i22

]]></Node>
<StgValue><ssdm name="tmp_128_cast"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
_ifconv8:35  %tmp_121 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %p_Val2_7, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv8:36  %tmp_122 = icmp sgt i22 %tmp_128_cast, %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:37  %sel_tmp12 = xor i1 %tmp_86, true

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:38  %sel_tmp13 = and i1 %tmp_106, %sel_tmp12

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:39  %sel_tmp17_demorgan = or i1 %tmp_86, %tmp_106

]]></Node>
<StgValue><ssdm name="sel_tmp17_demorgan"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:40  %sel_tmp14 = xor i1 %sel_tmp17_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:41  %sel_tmp15 = and i1 %tmp_107, %sel_tmp14

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv8:42  %newSel = select i1 %sel_tmp15, i16 %loc_V_10, i16 %loc_V_9

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:43  %or_cond = or i1 %sel_tmp15, %sel_tmp13

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv8:44  %newSel1 = select i1 %tmp_86, i16 %loc_V, i16 %loc_V_11

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv8:45  %nc_V_4 = select i1 %or_cond, i16 %newSel, i16 %newSel1

]]></Node>
<StgValue><ssdm name="nc_V_4"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv8:47  %not_s = icmp slt i16 %p_Val2_3, %nc_V_4

]]></Node>
<StgValue><ssdm name="not_s"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:54  %tmp47 = or i1 %tmp_114, %tmp_122

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:55  %sel_tmp25_demorgan = or i1 %tmp47, %tmp

]]></Node>
<StgValue><ssdm name="sel_tmp25_demorgan"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="406" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="sel_tmp25_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="6">
<![CDATA[
_ifconv8:46  %bvh_d_index = zext i6 %o_offset_V to i32

]]></Node>
<StgValue><ssdm name="bvh_d_index"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="sel_tmp25_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="1">
<![CDATA[
_ifconv8:48  %p_Repl2_s = zext i1 %not_s to i64

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="sel_tmp25_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="64">
<![CDATA[
_ifconv8:49  %p_Result_s = call i64 @_ssdm_op_BitSet.i64.i64.i32.i64(i64 %o_word_V_4, i32 %bvh_d_index, i64 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="sel_tmp25_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="16">
<![CDATA[
_ifconv8:50  %prediction_V = trunc i16 %p_s to i8

]]></Node>
<StgValue><ssdm name="prediction_V"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="sel_tmp25_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="14" op_0_bw="14" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:51  %p_Val2_s_51 = call i14 @_ssdm_op_PartSelect.i14.i37.i32.i32(i37 %p_Val2_2, i32 20, i32 33)

]]></Node>
<StgValue><ssdm name="p_Val2_s_51"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="sel_tmp25_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="14">
<![CDATA[
_ifconv8:52  %best_out_V = sext i14 %p_Val2_s_51 to i16

]]></Node>
<StgValue><ssdm name="best_out_V"/></StgValue>
</operation>

<operation id="412" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="sel_tmp25_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv8:53  %best_out_V_1 = select i1 %tmp, i16 %p_Val2_7, i16 %best_out_V

]]></Node>
<StgValue><ssdm name="best_out_V_1"/></StgValue>
</operation>

<operation id="413" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv8:56  %best_out_V_2 = select i1 %sel_tmp25_demorgan, i16 %best_out_V_1, i16 %p_Val2_7

]]></Node>
<StgValue><ssdm name="best_out_V_2"/></StgValue>
</operation>

<operation id="414" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="sel_tmp25_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv8:57  %o_word_V_2 = select i1 %tmp, i64 %p_Result_s, i64 %o_word_V_4

]]></Node>
<StgValue><ssdm name="o_word_V_2"/></StgValue>
</operation>

<operation id="415" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv8:58  %o_word_V_3 = select i1 %sel_tmp25_demorgan, i64 %o_word_V_2, i64 %o_word_V_4

]]></Node>
<StgValue><ssdm name="o_word_V_3"/></StgValue>
</operation>

<operation id="416" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="sel_tmp25_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv8:59  %prediction_V_1 = select i1 %tmp, i8 %p_Val2_s, i8 %prediction_V

]]></Node>
<StgValue><ssdm name="prediction_V_1"/></StgValue>
</operation>

<operation id="417" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv8:60  %prediction_V_2 = select i1 %sel_tmp25_demorgan, i8 %prediction_V_1, i8 %p_Val2_s

]]></Node>
<StgValue><ssdm name="prediction_V_2"/></StgValue>
</operation>

<operation id="418" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv8:61  br i1 %d_o_idx_V_read, label %branch7, label %branch6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="d_o_idx_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch6:0  br i1 %tmp_120, label %branch334, label %branch233

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="d_o_idx_V_read" val="0"/>
<literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
branch233:0  store i64 %o_word_V_3, i64* %dmem_0_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="d_o_idx_V_read" val="0"/>
<literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch233:1  br label %branch632

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="d_o_idx_V_read" val="0"/>
<literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
branch334:0  store i64 %o_word_V_3, i64* %dmem_0_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="d_o_idx_V_read" val="0"/>
<literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
branch334:1  br label %branch632

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="d_o_idx_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch632:0  br label %._crit_edge149022

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="d_o_idx_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch7:0  br i1 %tmp_120, label %branch754, label %branch653

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="d_o_idx_V_read" val="1"/>
<literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
branch653:0  store i64 %o_word_V_3, i64* %dmem_1_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="d_o_idx_V_read" val="1"/>
<literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
branch653:1  br label %branch752

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="d_o_idx_V_read" val="1"/>
<literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
branch754:0  store i64 %o_word_V_3, i64* %dmem_1_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="d_o_idx_V_read" val="1"/>
<literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
branch754:1  br label %branch752

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="d_o_idx_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
branch752:0  br label %._crit_edge149022

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge149022:0  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1845, i32 %tmp_49)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="432" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge149022:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
