*.vcd
*.out
/trash
/Verilog
test.txt
*.py

