// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _MaxPool2d_1_HH_
#define _MaxPool2d_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "forw_back_sitofp_dEe.h"
#include "forw_back_fcmp_32eOg.h"

namespace ap_rtl {

struct MaxPool2d_1 : public sc_module {
    // Port declarations 17
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > output_matrix_address0;
    sc_out< sc_logic > output_matrix_ce0;
    sc_out< sc_logic > output_matrix_we0;
    sc_out< sc_lv<32> > output_matrix_d0;
    sc_out< sc_lv<8> > locate_matrix_address0;
    sc_out< sc_logic > locate_matrix_ce0;
    sc_out< sc_logic > locate_matrix_we0;
    sc_out< sc_lv<32> > locate_matrix_d0;
    sc_out< sc_lv<10> > conv_out_1_address0;
    sc_out< sc_logic > conv_out_1_ce0;
    sc_in< sc_lv<32> > conv_out_1_q0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    MaxPool2d_1(sc_module_name name);
    SC_HAS_PROCESS(MaxPool2d_1);

    ~MaxPool2d_1();

    sc_trace_file* mVcdFile;

    forw_back_sitofp_dEe<1,4,32,32>* forw_back_sitofp_dEe_U8;
    forw_back_fcmp_32eOg<1,2,32,32,1>* forw_back_fcmp_32eOg_U9;
    sc_signal< sc_lv<16> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > i_fu_213_p2;
    sc_signal< sc_lv<4> > i_reg_572;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > zext_ln41_fu_227_p1;
    sc_signal< sc_lv<32> > zext_ln41_reg_577;
    sc_signal< sc_lv<1> > icmp_ln38_fu_207_p2;
    sc_signal< sc_lv<32> > zext_ln41_2_fu_241_p1;
    sc_signal< sc_lv<32> > zext_ln41_2_reg_582;
    sc_signal< sc_lv<9> > sub_ln45_fu_257_p2;
    sc_signal< sc_lv<9> > sub_ln45_reg_587;
    sc_signal< sc_lv<4> > j_fu_273_p2;
    sc_signal< sc_lv<4> > j_reg_595;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<32> > zext_ln42_fu_287_p1;
    sc_signal< sc_lv<32> > zext_ln42_reg_600;
    sc_signal< sc_lv<1> > icmp_ln39_fu_267_p2;
    sc_signal< sc_lv<32> > zext_ln42_1_fu_297_p1;
    sc_signal< sc_lv<32> > zext_ln42_1_reg_605;
    sc_signal< sc_lv<8> > output_matrix_addr_reg_610;
    sc_signal< sc_lv<8> > locate_matrix_addr_reg_615;
    sc_signal< sc_lv<32> > sub_ln43_fu_333_p2;
    sc_signal< sc_lv<32> > sub_ln43_reg_623;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln41_fu_316_p2;
    sc_signal< sc_lv<32> > col_1_fu_344_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln42_fu_339_p2;
    sc_signal< sc_lv<32> > add_ln43_fu_350_p2;
    sc_signal< sc_lv<32> > add_ln43_reg_636;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<32> > grp_fu_195_p1;
    sc_signal< sc_lv<32> > tmp_s_reg_646;
    sc_signal< sc_lv<32> > conv_out_1_load_reg_652;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > icmp_ln43_2_fu_377_p2;
    sc_signal< sc_lv<1> > icmp_ln43_2_reg_658;
    sc_signal< sc_lv<1> > icmp_ln43_3_fu_383_p2;
    sc_signal< sc_lv<1> > icmp_ln43_3_reg_663;
    sc_signal< sc_lv<8> > tmp_V_fu_392_p4;
    sc_signal< sc_lv<8> > tmp_V_reg_668;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<23> > tmp_V_1_fu_402_p1;
    sc_signal< sc_lv<23> > tmp_V_1_reg_674;
    sc_signal< sc_lv<1> > and_ln43_1_fu_434_p2;
    sc_signal< sc_lv<1> > and_ln43_1_reg_679;
    sc_signal< sc_lv<1> > p_Result_s_reg_683;
    sc_signal< sc_lv<32> > row_1_fu_563_p2;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<4> > i_0_reg_117;
    sc_signal< sc_lv<4> > j_0_reg_128;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<32> > max_num_0_reg_139;
    sc_signal< sc_lv<32> > col_0_reg_151;
    sc_signal< sc_lv<32> > max_num_1_reg_161;
    sc_signal< sc_lv<32> > ap_phi_mux_max_num_2_phi_fu_187_p4;
    sc_signal< sc_lv<32> > row_0_reg_173;
    sc_signal< sc_lv<32> > p_Val2_6_fu_555_p3;
    sc_signal< sc_lv<32> > max_num_2_reg_183;
    sc_signal< sc_lv<64> > zext_ln45_fu_310_p1;
    sc_signal< sc_lv<64> > sext_ln43_fu_355_p1;
    sc_signal< sc_lv<32> > grp_fu_195_p0;
    sc_signal< sc_lv<5> > col_fu_219_p3;
    sc_signal< sc_lv<5> > add_ln41_fu_235_p2;
    sc_signal< sc_lv<8> > shl_ln_fu_245_p3;
    sc_signal< sc_lv<9> > zext_ln45_1_fu_253_p1;
    sc_signal< sc_lv<9> > zext_ln41_1_fu_231_p1;
    sc_signal< sc_lv<5> > row_fu_279_p3;
    sc_signal< sc_lv<5> > add_ln42_fu_291_p2;
    sc_signal< sc_lv<9> > j_0_cast3_fu_263_p1;
    sc_signal< sc_lv<9> > add_ln45_fu_301_p2;
    sc_signal< sc_lv<32> > sext_ln45_fu_306_p1;
    sc_signal< sc_lv<32> > shl_ln43_fu_321_p2;
    sc_signal< sc_lv<32> > shl_ln43_1_fu_327_p2;
    sc_signal< sc_lv<32> > bitcast_ln43_1_fu_360_p1;
    sc_signal< sc_lv<8> > tmp_12_fu_363_p4;
    sc_signal< sc_lv<23> > trunc_ln43_1_fu_373_p1;
    sc_signal< sc_lv<32> > p_Val2_s_fu_389_p1;
    sc_signal< sc_lv<1> > icmp_ln43_1_fu_412_p2;
    sc_signal< sc_lv<1> > icmp_ln43_fu_406_p2;
    sc_signal< sc_lv<1> > or_ln43_fu_418_p2;
    sc_signal< sc_lv<1> > or_ln43_1_fu_424_p2;
    sc_signal< sc_lv<1> > and_ln43_fu_428_p2;
    sc_signal< sc_lv<1> > grp_fu_202_p2;
    sc_signal< sc_lv<25> > mantissa_V_fu_448_p4;
    sc_signal< sc_lv<9> > zext_ln339_fu_461_p1;
    sc_signal< sc_lv<9> > add_ln339_fu_464_p2;
    sc_signal< sc_lv<8> > sub_ln1311_fu_478_p2;
    sc_signal< sc_lv<1> > isNeg_fu_470_p3;
    sc_signal< sc_lv<9> > sext_ln1311_fu_483_p1;
    sc_signal< sc_lv<9> > ush_fu_487_p3;
    sc_signal< sc_lv<32> > sext_ln1311_1_fu_495_p1;
    sc_signal< sc_lv<25> > sext_ln1311_2_fu_499_p1;
    sc_signal< sc_lv<79> > zext_ln682_fu_457_p1;
    sc_signal< sc_lv<79> > zext_ln1287_fu_503_p1;
    sc_signal< sc_lv<25> > r_V_fu_507_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_519_p3;
    sc_signal< sc_lv<79> > r_V_1_fu_513_p2;
    sc_signal< sc_lv<32> > zext_ln662_fu_527_p1;
    sc_signal< sc_lv<32> > tmp_6_fu_531_p4;
    sc_signal< sc_lv<32> > p_Val2_5_fu_541_p3;
    sc_signal< sc_lv<32> > result_V_1_fu_549_p2;
    sc_signal< sc_lv<16> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_ST_fsm_state1;
    static const sc_lv<16> ap_ST_fsm_state2;
    static const sc_lv<16> ap_ST_fsm_state3;
    static const sc_lv<16> ap_ST_fsm_state4;
    static const sc_lv<16> ap_ST_fsm_state5;
    static const sc_lv<16> ap_ST_fsm_state6;
    static const sc_lv<16> ap_ST_fsm_state7;
    static const sc_lv<16> ap_ST_fsm_state8;
    static const sc_lv<16> ap_ST_fsm_state9;
    static const sc_lv<16> ap_ST_fsm_state10;
    static const sc_lv<16> ap_ST_fsm_state11;
    static const sc_lv<16> ap_ST_fsm_state12;
    static const sc_lv<16> ap_ST_fsm_state13;
    static const sc_lv<16> ap_ST_fsm_state14;
    static const sc_lv<16> ap_ST_fsm_state15;
    static const sc_lv<16> ap_ST_fsm_state16;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_FFFFFC19;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<9> ap_const_lv9_181;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_37;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln339_fu_464_p2();
    void thread_add_ln41_fu_235_p2();
    void thread_add_ln42_fu_291_p2();
    void thread_add_ln43_fu_350_p2();
    void thread_add_ln45_fu_301_p2();
    void thread_and_ln43_1_fu_434_p2();
    void thread_and_ln43_fu_428_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_max_num_2_phi_fu_187_p4();
    void thread_ap_ready();
    void thread_bitcast_ln43_1_fu_360_p1();
    void thread_col_1_fu_344_p2();
    void thread_col_fu_219_p3();
    void thread_conv_out_1_address0();
    void thread_conv_out_1_ce0();
    void thread_grp_fu_195_p0();
    void thread_i_fu_213_p2();
    void thread_icmp_ln38_fu_207_p2();
    void thread_icmp_ln39_fu_267_p2();
    void thread_icmp_ln41_fu_316_p2();
    void thread_icmp_ln42_fu_339_p2();
    void thread_icmp_ln43_1_fu_412_p2();
    void thread_icmp_ln43_2_fu_377_p2();
    void thread_icmp_ln43_3_fu_383_p2();
    void thread_icmp_ln43_fu_406_p2();
    void thread_isNeg_fu_470_p3();
    void thread_j_0_cast3_fu_263_p1();
    void thread_j_fu_273_p2();
    void thread_locate_matrix_address0();
    void thread_locate_matrix_ce0();
    void thread_locate_matrix_d0();
    void thread_locate_matrix_we0();
    void thread_mantissa_V_fu_448_p4();
    void thread_or_ln43_1_fu_424_p2();
    void thread_or_ln43_fu_418_p2();
    void thread_output_matrix_address0();
    void thread_output_matrix_ce0();
    void thread_output_matrix_d0();
    void thread_output_matrix_we0();
    void thread_p_Val2_5_fu_541_p3();
    void thread_p_Val2_6_fu_555_p3();
    void thread_p_Val2_s_fu_389_p1();
    void thread_r_V_1_fu_513_p2();
    void thread_r_V_fu_507_p2();
    void thread_result_V_1_fu_549_p2();
    void thread_row_1_fu_563_p2();
    void thread_row_fu_279_p3();
    void thread_sext_ln1311_1_fu_495_p1();
    void thread_sext_ln1311_2_fu_499_p1();
    void thread_sext_ln1311_fu_483_p1();
    void thread_sext_ln43_fu_355_p1();
    void thread_sext_ln45_fu_306_p1();
    void thread_shl_ln43_1_fu_327_p2();
    void thread_shl_ln43_fu_321_p2();
    void thread_shl_ln_fu_245_p3();
    void thread_sub_ln1311_fu_478_p2();
    void thread_sub_ln43_fu_333_p2();
    void thread_sub_ln45_fu_257_p2();
    void thread_tmp_12_fu_363_p4();
    void thread_tmp_4_fu_519_p3();
    void thread_tmp_6_fu_531_p4();
    void thread_tmp_V_1_fu_402_p1();
    void thread_tmp_V_fu_392_p4();
    void thread_trunc_ln43_1_fu_373_p1();
    void thread_ush_fu_487_p3();
    void thread_zext_ln1287_fu_503_p1();
    void thread_zext_ln339_fu_461_p1();
    void thread_zext_ln41_1_fu_231_p1();
    void thread_zext_ln41_2_fu_241_p1();
    void thread_zext_ln41_fu_227_p1();
    void thread_zext_ln42_1_fu_297_p1();
    void thread_zext_ln42_fu_287_p1();
    void thread_zext_ln45_1_fu_253_p1();
    void thread_zext_ln45_fu_310_p1();
    void thread_zext_ln662_fu_527_p1();
    void thread_zext_ln682_fu_457_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
