Classic Timing Analyzer report for SAP_1
Sat Mar 13 09:57:19 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                        ;
+------------------------------+-------+---------------+-------------+-----------------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From            ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------------+------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.557 ns    ; enable_load     ; instructions[3]  ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.367 ns    ; instructions[4] ; to_controller[0] ; clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.971 ns   ; enable_output   ; to_BUS[1]        ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.087 ns   ; from_BUS[1]     ; instructions[1]  ; --         ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;                 ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------------+------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+-------------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To              ; To Clock ;
+-------+--------------+------------+-------------+-----------------+----------+
; N/A   ; None         ; 5.557 ns   ; enable_load ; instructions[4] ; clock    ;
; N/A   ; None         ; 5.557 ns   ; enable_load ; instructions[5] ; clock    ;
; N/A   ; None         ; 5.557 ns   ; enable_load ; instructions[6] ; clock    ;
; N/A   ; None         ; 5.557 ns   ; enable_load ; instructions[7] ; clock    ;
; N/A   ; None         ; 5.557 ns   ; enable_load ; instructions[0] ; clock    ;
; N/A   ; None         ; 5.557 ns   ; enable_load ; instructions[1] ; clock    ;
; N/A   ; None         ; 5.557 ns   ; enable_load ; instructions[2] ; clock    ;
; N/A   ; None         ; 5.557 ns   ; enable_load ; instructions[3] ; clock    ;
; N/A   ; None         ; 5.338 ns   ; clear       ; instructions[4] ; clock    ;
; N/A   ; None         ; 5.338 ns   ; clear       ; instructions[5] ; clock    ;
; N/A   ; None         ; 5.338 ns   ; clear       ; instructions[6] ; clock    ;
; N/A   ; None         ; 5.338 ns   ; clear       ; instructions[7] ; clock    ;
; N/A   ; None         ; 5.338 ns   ; clear       ; instructions[0] ; clock    ;
; N/A   ; None         ; 5.338 ns   ; clear       ; instructions[1] ; clock    ;
; N/A   ; None         ; 5.338 ns   ; clear       ; instructions[2] ; clock    ;
; N/A   ; None         ; 5.338 ns   ; clear       ; instructions[3] ; clock    ;
; N/A   ; None         ; 5.179 ns   ; from_BUS[5] ; instructions[5] ; clock    ;
; N/A   ; None         ; 4.908 ns   ; from_BUS[4] ; instructions[4] ; clock    ;
; N/A   ; None         ; 4.636 ns   ; from_BUS[7] ; instructions[7] ; clock    ;
; N/A   ; None         ; 4.066 ns   ; from_BUS[6] ; instructions[6] ; clock    ;
; N/A   ; None         ; 0.826 ns   ; from_BUS[3] ; instructions[3] ; clock    ;
; N/A   ; None         ; 0.360 ns   ; from_BUS[0] ; instructions[0] ; clock    ;
; N/A   ; None         ; 0.353 ns   ; from_BUS[2] ; instructions[2] ; clock    ;
; N/A   ; None         ; 0.353 ns   ; from_BUS[1] ; instructions[1] ; clock    ;
+-------+--------------+------------+-------------+-----------------+----------+


+-------------------------------------------------------------------------------------+
; tco                                                                                 ;
+-------+--------------+------------+-----------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To               ; From Clock ;
+-------+--------------+------------+-----------------+------------------+------------+
; N/A   ; None         ; 9.367 ns   ; instructions[4] ; to_controller[0] ; clock      ;
; N/A   ; None         ; 8.521 ns   ; instructions[6] ; to_controller[2] ; clock      ;
; N/A   ; None         ; 8.466 ns   ; instructions[5] ; to_controller[1] ; clock      ;
; N/A   ; None         ; 8.241 ns   ; instructions[0] ; to_BUS[0]        ; clock      ;
; N/A   ; None         ; 7.959 ns   ; instructions[1] ; to_BUS[1]        ; clock      ;
; N/A   ; None         ; 7.516 ns   ; instructions[2] ; to_BUS[2]        ; clock      ;
; N/A   ; None         ; 7.233 ns   ; instructions[7] ; to_controller[3] ; clock      ;
; N/A   ; None         ; 7.200 ns   ; instructions[3] ; to_BUS[3]        ; clock      ;
+-------+--------------+------------+-----------------+------------------+------------+


+-------------------------------------------------------------------------+
; tpd                                                                     ;
+-------+-------------------+-----------------+---------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From          ; To        ;
+-------+-------------------+-----------------+---------------+-----------+
; N/A   ; None              ; 10.971 ns       ; enable_output ; to_BUS[1] ;
; N/A   ; None              ; 10.929 ns       ; enable_output ; to_BUS[3] ;
; N/A   ; None              ; 10.556 ns       ; enable_output ; to_BUS[2] ;
; N/A   ; None              ; 10.455 ns       ; enable_output ; to_BUS[0] ;
+-------+-------------------+-----------------+---------------+-----------+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+-------------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To              ; To Clock ;
+---------------+-------------+-----------+-------------+-----------------+----------+
; N/A           ; None        ; -0.087 ns ; from_BUS[2] ; instructions[2] ; clock    ;
; N/A           ; None        ; -0.087 ns ; from_BUS[1] ; instructions[1] ; clock    ;
; N/A           ; None        ; -0.094 ns ; from_BUS[0] ; instructions[0] ; clock    ;
; N/A           ; None        ; -0.560 ns ; from_BUS[3] ; instructions[3] ; clock    ;
; N/A           ; None        ; -3.800 ns ; from_BUS[6] ; instructions[6] ; clock    ;
; N/A           ; None        ; -4.049 ns ; clear       ; instructions[4] ; clock    ;
; N/A           ; None        ; -4.051 ns ; clear       ; instructions[1] ; clock    ;
; N/A           ; None        ; -4.054 ns ; clear       ; instructions[7] ; clock    ;
; N/A           ; None        ; -4.057 ns ; clear       ; instructions[6] ; clock    ;
; N/A           ; None        ; -4.060 ns ; clear       ; instructions[2] ; clock    ;
; N/A           ; None        ; -4.062 ns ; clear       ; instructions[3] ; clock    ;
; N/A           ; None        ; -4.064 ns ; clear       ; instructions[5] ; clock    ;
; N/A           ; None        ; -4.064 ns ; clear       ; instructions[0] ; clock    ;
; N/A           ; None        ; -4.370 ns ; from_BUS[7] ; instructions[7] ; clock    ;
; N/A           ; None        ; -4.642 ns ; from_BUS[4] ; instructions[4] ; clock    ;
; N/A           ; None        ; -4.913 ns ; from_BUS[5] ; instructions[5] ; clock    ;
; N/A           ; None        ; -5.291 ns ; enable_load ; instructions[4] ; clock    ;
; N/A           ; None        ; -5.291 ns ; enable_load ; instructions[5] ; clock    ;
; N/A           ; None        ; -5.291 ns ; enable_load ; instructions[6] ; clock    ;
; N/A           ; None        ; -5.291 ns ; enable_load ; instructions[7] ; clock    ;
; N/A           ; None        ; -5.291 ns ; enable_load ; instructions[0] ; clock    ;
; N/A           ; None        ; -5.291 ns ; enable_load ; instructions[1] ; clock    ;
; N/A           ; None        ; -5.291 ns ; enable_load ; instructions[2] ; clock    ;
; N/A           ; None        ; -5.291 ns ; enable_load ; instructions[3] ; clock    ;
+---------------+-------------+-----------+-------------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Mar 13 09:57:19 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SAP_1 -c SAP_1 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clock"
Info: tsu for register "instructions[4]" (data pin = "enable_load", clock pin = "clock") is 5.557 ns
    Info: + Longest pin to register delay is 8.357 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_81; Fanout = 1; PIN Node = 'enable_load'
        Info: 2: + IC(6.036 ns) + CELL(0.206 ns) = 7.187 ns; Loc. = LCCOMB_X26_Y1_N24; Fanout = 8; COMB Node = 'instructions[4]~17'
        Info: 3: + IC(0.315 ns) + CELL(0.855 ns) = 8.357 ns; Loc. = LCFF_X26_Y1_N1; Fanout = 1; REG Node = 'instructions[4]'
        Info: Total cell delay = 2.006 ns ( 24.00 % )
        Info: Total interconnect delay = 6.351 ns ( 76.00 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.760 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.851 ns) + CELL(0.666 ns) = 2.760 ns; Loc. = LCFF_X26_Y1_N1; Fanout = 1; REG Node = 'instructions[4]'
        Info: Total cell delay = 1.766 ns ( 63.99 % )
        Info: Total interconnect delay = 0.994 ns ( 36.01 % )
Info: tco from clock "clock" to destination pin "to_controller[0]" through register "instructions[4]" is 9.367 ns
    Info: + Longest clock path from clock "clock" to source register is 2.760 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.851 ns) + CELL(0.666 ns) = 2.760 ns; Loc. = LCFF_X26_Y1_N1; Fanout = 1; REG Node = 'instructions[4]'
        Info: Total cell delay = 1.766 ns ( 63.99 % )
        Info: Total interconnect delay = 0.994 ns ( 36.01 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.303 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y1_N1; Fanout = 1; REG Node = 'instructions[4]'
        Info: 2: + IC(3.237 ns) + CELL(3.066 ns) = 6.303 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'to_controller[0]'
        Info: Total cell delay = 3.066 ns ( 48.64 % )
        Info: Total interconnect delay = 3.237 ns ( 51.36 % )
Info: Longest tpd from source pin "enable_output" to destination pin "to_BUS[1]" is 10.971 ns
    Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_63; Fanout = 4; PIN Node = 'enable_output'
    Info: 2: + IC(6.932 ns) + CELL(3.095 ns) = 10.971 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'to_BUS[1]'
    Info: Total cell delay = 4.039 ns ( 36.82 % )
    Info: Total interconnect delay = 6.932 ns ( 63.18 % )
Info: th for register "instructions[2]" (data pin = "from_BUS[2]", clock pin = "clock") is -0.087 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.760 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.851 ns) + CELL(0.666 ns) = 2.760 ns; Loc. = LCFF_X26_Y1_N29; Fanout = 1; REG Node = 'instructions[2]'
        Info: Total cell delay = 1.766 ns ( 63.99 % )
        Info: Total interconnect delay = 0.994 ns ( 36.01 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.153 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 1; PIN Node = 'from_BUS[2]'
        Info: 2: + IC(1.729 ns) + CELL(0.206 ns) = 3.045 ns; Loc. = LCCOMB_X26_Y1_N28; Fanout = 1; COMB Node = 'instructions~23'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.153 ns; Loc. = LCFF_X26_Y1_N29; Fanout = 1; REG Node = 'instructions[2]'
        Info: Total cell delay = 1.424 ns ( 45.16 % )
        Info: Total interconnect delay = 1.729 ns ( 54.84 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Sat Mar 13 09:57:19 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


