Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/jacoboffersen/Program/vivado/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 207cd246543b4bc28990a8313733df9e --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.LED_RAM_blk_mem_gen_0_0
Compiling architecture structure of entity xil_defaultlib.LED_RAM [led_ram_default]
Compiling architecture structure of entity xil_defaultlib.LED_RAM_wrapper [led_ram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_interface [mem_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.m_pwm_generator [m_pwm_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.m_color_channel [m_color_channel_default]
Compiling architecture behavioral of entity xil_defaultlib.m_row [m_row_default]
Compiling architecture behavioral of entity xil_defaultlib.led_matrix [led_matrix_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot top_behav
