{
  "module_name": "mtk_wed_regs.h",
  "hash_id": "6dbac041de410312158318c52af7e52fbd4f9eea26ab953dfeb7c816563bfbbd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/mediatek/mtk_wed_regs.h",
  "human_readable_source": "\n \n\n#ifndef __MTK_WED_REGS_H\n#define __MTK_WED_REGS_H\n\n#define MTK_WFDMA_DESC_CTRL_TO_HOST\t\tBIT(8)\n#define MTK_WDMA_DESC_CTRL_LEN1\t\t\tGENMASK(14, 0)\n#define MTK_WDMA_DESC_CTRL_LEN1_V2\t\tGENMASK(13, 0)\n#define MTK_WDMA_DESC_CTRL_LAST_SEG1\t\tBIT(15)\n#define MTK_WDMA_DESC_CTRL_BURST\t\tBIT(16)\n#define MTK_WDMA_DESC_CTRL_LEN0\t\t\tGENMASK(29, 16)\n#define MTK_WDMA_DESC_CTRL_LAST_SEG0\t\tBIT(30)\n#define MTK_WDMA_DESC_CTRL_DMA_DONE\t\tBIT(31)\n\nstruct mtk_wdma_desc {\n\t__le32 buf0;\n\t__le32 ctrl;\n\t__le32 buf1;\n\t__le32 info;\n} __packed __aligned(4);\n\n#define MTK_WED_REV_ID\t\t\t\t\t0x004\n\n#define MTK_WED_RESET\t\t\t\t\t0x008\n#define MTK_WED_RESET_TX_BM\t\t\t\tBIT(0)\n#define MTK_WED_RESET_RX_BM\t\t\t\tBIT(1)\n#define MTK_WED_RESET_TX_FREE_AGENT\t\t\tBIT(4)\n#define MTK_WED_RESET_WPDMA_TX_DRV\t\t\tBIT(8)\n#define MTK_WED_RESET_WPDMA_RX_DRV\t\t\tBIT(9)\n#define MTK_WED_RESET_WPDMA_RX_D_DRV\t\t\tBIT(10)\n#define MTK_WED_RESET_WPDMA_INT_AGENT\t\t\tBIT(11)\n#define MTK_WED_RESET_WED_TX_DMA\t\t\tBIT(12)\n#define MTK_WED_RESET_WED_RX_DMA\t\t\tBIT(13)\n#define MTK_WED_RESET_WDMA_TX_DRV\t\t\tBIT(16)\n#define MTK_WED_RESET_WDMA_RX_DRV\t\t\tBIT(17)\n#define MTK_WED_RESET_WDMA_INT_AGENT\t\t\tBIT(19)\n#define MTK_WED_RESET_RX_RRO_QM\t\t\t\tBIT(20)\n#define MTK_WED_RESET_RX_ROUTE_QM\t\t\tBIT(21)\n#define MTK_WED_RESET_WED\t\t\t\tBIT(31)\n\n#define MTK_WED_CTRL\t\t\t\t\t0x00c\n#define MTK_WED_CTRL_WPDMA_INT_AGENT_EN\t\t\tBIT(0)\n#define MTK_WED_CTRL_WPDMA_INT_AGENT_BUSY\t\tBIT(1)\n#define MTK_WED_CTRL_WDMA_INT_AGENT_EN\t\t\tBIT(2)\n#define MTK_WED_CTRL_WDMA_INT_AGENT_BUSY\t\tBIT(3)\n#define MTK_WED_CTRL_WED_TX_BM_EN\t\t\tBIT(8)\n#define MTK_WED_CTRL_WED_TX_BM_BUSY\t\t\tBIT(9)\n#define MTK_WED_CTRL_WED_TX_FREE_AGENT_EN\t\tBIT(10)\n#define MTK_WED_CTRL_WED_TX_FREE_AGENT_BUSY\t\tBIT(11)\n#define MTK_WED_CTRL_WED_RX_BM_EN\t\t\tBIT(12)\n#define MTK_WED_CTRL_WED_RX_BM_BUSY\t\t\tBIT(13)\n#define MTK_WED_CTRL_RX_RRO_QM_EN\t\t\tBIT(14)\n#define MTK_WED_CTRL_RX_RRO_QM_BUSY\t\t\tBIT(15)\n#define MTK_WED_CTRL_RX_ROUTE_QM_EN\t\t\tBIT(16)\n#define MTK_WED_CTRL_RX_ROUTE_QM_BUSY\t\t\tBIT(17)\n#define MTK_WED_CTRL_FINAL_DIDX_READ\t\t\tBIT(24)\n#define MTK_WED_CTRL_ETH_DMAD_FMT\t\t\tBIT(25)\n#define MTK_WED_CTRL_MIB_READ_CLEAR\t\t\tBIT(28)\n\n#define MTK_WED_EXT_INT_STATUS\t\t\t\t0x020\n#define MTK_WED_EXT_INT_STATUS_TF_LEN_ERR\t\tBIT(0)\n#define MTK_WED_EXT_INT_STATUS_TKID_WO_PYLD\t\tBIT(1)\n#define MTK_WED_EXT_INT_STATUS_TKID_TITO_INVALID\tBIT(4)\n#define MTK_WED_EXT_INT_STATUS_TX_FBUF_LO_TH\t\tBIT(8)\n#define MTK_WED_EXT_INT_STATUS_TX_FBUF_HI_TH\t\tBIT(9)\n#define MTK_WED_EXT_INT_STATUS_RX_FBUF_LO_TH\t\tBIT(10)  \n#define MTK_WED_EXT_INT_STATUS_RX_FBUF_HI_TH\t\tBIT(11)  \n#define MTK_WED_EXT_INT_STATUS_RX_DRV_R_RESP_ERR\tBIT(16)\n#define MTK_WED_EXT_INT_STATUS_RX_DRV_W_RESP_ERR\tBIT(17)\n#define MTK_WED_EXT_INT_STATUS_RX_DRV_COHERENT\t\tBIT(18)\n#define MTK_WED_EXT_INT_STATUS_RX_DRV_INIT_WDMA_EN\tBIT(19)\n#define MTK_WED_EXT_INT_STATUS_RX_DRV_BM_DMAD_COHERENT\tBIT(20)\n#define MTK_WED_EXT_INT_STATUS_TX_DRV_R_RESP_ERR\tBIT(21)\n#define MTK_WED_EXT_INT_STATUS_TX_DMA_R_RESP_ERR\tBIT(22)\n#define MTK_WED_EXT_INT_STATUS_TX_DMA_W_RESP_ERR\tBIT(23)\n#define MTK_WED_EXT_INT_STATUS_RX_DRV_DMA_RECYCLE\tBIT(24)\n#define MTK_WED_EXT_INT_STATUS_RX_DRV_GET_BM_DMAD_SKIP\tBIT(25)\n#define MTK_WED_EXT_INT_STATUS_WPDMA_RX_D_DRV_ERR\tBIT(26)\n#define MTK_WED_EXT_INT_STATUS_WPDMA_MID_RDY\t\tBIT(27)\n#define MTK_WED_EXT_INT_STATUS_ERROR_MASK\t\t(MTK_WED_EXT_INT_STATUS_TF_LEN_ERR | \\\n\t\t\t\t\t\t\t MTK_WED_EXT_INT_STATUS_TKID_WO_PYLD | \\\n\t\t\t\t\t\t\t MTK_WED_EXT_INT_STATUS_TKID_TITO_INVALID | \\\n\t\t\t\t\t\t\t MTK_WED_EXT_INT_STATUS_RX_DRV_R_RESP_ERR | \\\n\t\t\t\t\t\t\t MTK_WED_EXT_INT_STATUS_RX_DRV_W_RESP_ERR | \\\n\t\t\t\t\t\t\t MTK_WED_EXT_INT_STATUS_RX_DRV_INIT_WDMA_EN | \\\n\t\t\t\t\t\t\t MTK_WED_EXT_INT_STATUS_TX_DMA_R_RESP_ERR)\n\n#define MTK_WED_EXT_INT_MASK\t\t\t\t0x028\n#define MTK_WED_EXT_INT_MASK1\t\t\t\t0x02c\n#define MTK_WED_EXT_INT_MASK2\t\t\t\t0x030\n\n#define MTK_WED_STATUS\t\t\t\t\t0x060\n#define MTK_WED_STATUS_TX\t\t\t\tGENMASK(15, 8)\n\n#define MTK_WED_TX_BM_CTRL\t\t\t\t0x080\n#define MTK_WED_TX_BM_CTRL_VLD_GRP_NUM\t\t\tGENMASK(6, 0)\n#define MTK_WED_TX_BM_CTRL_RSV_GRP_NUM\t\t\tGENMASK(22, 16)\n#define MTK_WED_TX_BM_CTRL_PAUSE\t\t\tBIT(28)\n\n#define MTK_WED_TX_BM_BASE\t\t\t\t0x084\n\n#define MTK_WED_TX_BM_TKID\t\t\t\t0x088\n#define MTK_WED_TX_BM_TKID_V2\t\t\t\t0x0c8\n#define MTK_WED_TX_BM_TKID_START\t\t\tGENMASK(15, 0)\n#define MTK_WED_TX_BM_TKID_END\t\t\t\tGENMASK(31, 16)\n\n#define MTK_WED_TX_BM_BUF_LEN\t\t\t\t0x08c\n\n#define MTK_WED_TX_BM_INTF\t\t\t\t0x09c\n#define MTK_WED_TX_BM_INTF_TKID\t\t\t\tGENMASK(15, 0)\n#define MTK_WED_TX_BM_INTF_TKFIFO_FDEP\t\t\tGENMASK(23, 16)\n#define MTK_WED_TX_BM_INTF_TKID_VALID\t\t\tBIT(28)\n#define MTK_WED_TX_BM_INTF_TKID_READ\t\t\tBIT(29)\n\n#define MTK_WED_TX_BM_DYN_THR\t\t\t\t0x0a0\n#define MTK_WED_TX_BM_DYN_THR_LO\t\t\tGENMASK(6, 0)\n#define MTK_WED_TX_BM_DYN_THR_LO_V2\t\t\tGENMASK(8, 0)\n#define MTK_WED_TX_BM_DYN_THR_HI\t\t\tGENMASK(22, 16)\n#define MTK_WED_TX_BM_DYN_THR_HI_V2\t\t\tGENMASK(24, 16)\n\n#define MTK_WED_TX_TKID_CTRL\t\t\t\t0x0c0\n#define MTK_WED_TX_TKID_CTRL_VLD_GRP_NUM\t\tGENMASK(6, 0)\n#define MTK_WED_TX_TKID_CTRL_RSV_GRP_NUM\t\tGENMASK(22, 16)\n#define MTK_WED_TX_TKID_CTRL_PAUSE\t\t\tBIT(28)\n\n#define MTK_WED_TX_TKID_DYN_THR\t\t\t\t0x0e0\n#define MTK_WED_TX_TKID_DYN_THR_LO\t\t\tGENMASK(6, 0)\n#define MTK_WED_TX_TKID_DYN_THR_HI\t\t\tGENMASK(22, 16)\n\n#define MTK_WED_TXP_DW0\t\t\t\t\t0x120\n#define MTK_WED_TXP_DW1\t\t\t\t\t0x124\n#define MTK_WED_WPDMA_WRITE_TXP\t\t\t\tGENMASK(31, 16)\n#define MTK_WED_TXDP_CTRL\t\t\t\t0x130\n#define MTK_WED_TXDP_DW9_OVERWR\t\t\t\tBIT(9)\n#define MTK_WED_RX_BM_TKID_MIB\t\t\t\t0x1cc\n\n#define MTK_WED_INT_STATUS\t\t\t\t0x200\n#define MTK_WED_INT_MASK\t\t\t\t0x204\n\n#define MTK_WED_GLO_CFG\t\t\t\t\t0x208\n#define MTK_WED_GLO_CFG_TX_DMA_EN\t\t\tBIT(0)\n#define MTK_WED_GLO_CFG_TX_DMA_BUSY\t\t\tBIT(1)\n#define MTK_WED_GLO_CFG_RX_DMA_EN\t\t\tBIT(2)\n#define MTK_WED_GLO_CFG_RX_DMA_BUSY\t\t\tBIT(3)\n#define MTK_WED_GLO_CFG_RX_BT_SIZE\t\t\tGENMASK(5, 4)\n#define MTK_WED_GLO_CFG_TX_WB_DDONE\t\t\tBIT(6)\n#define MTK_WED_GLO_CFG_BIG_ENDIAN\t\t\tBIT(7)\n#define MTK_WED_GLO_CFG_DIS_BT_SIZE_ALIGN\t\tBIT(8)\n#define MTK_WED_GLO_CFG_TX_BT_SIZE_LO\t\t\tBIT(9)\n#define MTK_WED_GLO_CFG_MULTI_DMA_EN\t\t\tGENMASK(11, 10)\n#define MTK_WED_GLO_CFG_FIFO_LITTLE_ENDIAN\t\tBIT(12)\n#define MTK_WED_GLO_CFG_MI_DEPTH_RD\t\t\tGENMASK(21, 13)\n#define MTK_WED_GLO_CFG_TX_BT_SIZE_HI\t\t\tGENMASK(23, 22)\n#define MTK_WED_GLO_CFG_SW_RESET\t\t\tBIT(24)\n#define MTK_WED_GLO_CFG_FIRST_TOKEN_ONLY\t\tBIT(26)\n#define MTK_WED_GLO_CFG_OMIT_RX_INFO\t\t\tBIT(27)\n#define MTK_WED_GLO_CFG_OMIT_TX_INFO\t\t\tBIT(28)\n#define MTK_WED_GLO_CFG_BYTE_SWAP\t\t\tBIT(29)\n#define MTK_WED_GLO_CFG_RX_2B_OFFSET\t\t\tBIT(31)\n\n#define MTK_WED_RESET_IDX\t\t\t\t0x20c\n#define MTK_WED_RESET_IDX_TX\t\t\t\tGENMASK(3, 0)\n#define MTK_WED_RESET_IDX_RX\t\t\t\tGENMASK(17, 16)\n#define MTK_WED_RESET_IDX_RX_V2\t\t\t\tGENMASK(7, 6)\n#define MTK_WED_RESET_WPDMA_IDX_RX\t\t\tGENMASK(31, 30)\n\n#define MTK_WED_TX_MIB(_n)\t\t\t\t(0x2a0 + (_n) * 4)\n#define MTK_WED_RX_MIB(_n)\t\t\t\t(0x2e0 + (_n) * 4)\n\n#define MTK_WED_RING_TX(_n)\t\t\t\t(0x300 + (_n) * 0x10)\n\n#define MTK_WED_RING_RX(_n)\t\t\t\t(0x400 + (_n) * 0x10)\n#define MTK_WED_RING_RX_DATA(_n)\t\t\t(0x420 + (_n) * 0x10)\n\n#define MTK_WED_SCR0\t\t\t\t\t0x3c0\n#define MTK_WED_WPDMA_INT_TRIGGER\t\t\t0x504\n#define MTK_WED_WPDMA_INT_TRIGGER_RX_DONE\t\tBIT(1)\n#define MTK_WED_WPDMA_INT_TRIGGER_TX_DONE\t\tGENMASK(5, 4)\n\n#define MTK_WED_WPDMA_GLO_CFG\t\t\t\t0x508\n#define MTK_WED_WPDMA_GLO_CFG_TX_DRV_EN\t\t\tBIT(0)\n#define MTK_WED_WPDMA_GLO_CFG_TX_DRV_BUSY\t\tBIT(1)\n#define MTK_WED_WPDMA_GLO_CFG_RX_DRV_EN\t\t\tBIT(2)\n#define MTK_WED_WPDMA_GLO_CFG_RX_DRV_BUSY\t\tBIT(3)\n#define MTK_WED_WPDMA_GLO_CFG_RX_BT_SIZE\t\tGENMASK(5, 4)\n#define MTK_WED_WPDMA_GLO_CFG_TX_WB_DDONE\t\tBIT(6)\n#define MTK_WED_WPDMA_GLO_CFG_BIG_ENDIAN\t\tBIT(7)\n#define MTK_WED_WPDMA_GLO_CFG_DIS_BT_SIZE_ALIGN\t\tBIT(8)\n#define MTK_WED_WPDMA_GLO_CFG_TX_BT_SIZE_LO\t\tBIT(9)\n#define MTK_WED_WPDMA_GLO_CFG_MULTI_DMA_EN\t\tGENMASK(11, 10)\n#define MTK_WED_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN\tBIT(12)\n#define MTK_WED_WPDMA_GLO_CFG_MI_DEPTH_RD\t\tGENMASK(21, 13)\n#define MTK_WED_WPDMA_GLO_CFG_TX_BT_SIZE_HI\t\tGENMASK(23, 22)\n#define MTK_WED_WPDMA_GLO_CFG_SW_RESET\t\t\tBIT(24)\n#define MTK_WED_WPDMA_GLO_CFG_FIRST_TOKEN_ONLY\t\tBIT(26)\n#define MTK_WED_WPDMA_GLO_CFG_OMIT_RX_INFO\t\tBIT(27)\n#define MTK_WED_WPDMA_GLO_CFG_OMIT_TX_INFO\t\tBIT(28)\n#define MTK_WED_WPDMA_GLO_CFG_BYTE_SWAP\t\t\tBIT(29)\n#define MTK_WED_WPDMA_GLO_CFG_RX_2B_OFFSET\t\tBIT(31)\n\n \n#define MTK_WED_WPDMA_GLO_CFG_RX_DRV_R0_PKT_PROC\tBIT(4)\n#define MTK_WED_WPDMA_GLO_CFG_RX_DRV_R1_PKT_PROC\tBIT(5)\n#define MTK_WED_WPDMA_GLO_CFG_RX_DRV_R0_CRX_SYNC\tBIT(6)\n#define MTK_WED_WPDMA_GLO_CFG_RX_DRV_R1_CRX_SYNC\tBIT(7)\n#define MTK_WED_WPDMA_GLO_CFG_RX_DRV_EVENT_PKT_FMT_VER\tGENMASK(18, 16)\n#define MTK_WED_WPDMA_GLO_CFG_RX_DRV_UNSUPPORT_FMT\tBIT(19)\n#define MTK_WED_WPDMA_GLO_CFG_RX_DRV_UEVENT_PKT_FMT_CHK BIT(20)\n#define MTK_WED_WPDMA_GLO_CFG_RX_DDONE2_WR\t\tBIT(21)\n#define MTK_WED_WPDMA_GLO_CFG_TX_TKID_KEEP\t\tBIT(24)\n#define MTK_WED_WPDMA_GLO_CFG_TX_DMAD_DW3_PREV\t\tBIT(28)\n\n#define MTK_WED_WPDMA_RESET_IDX\t\t\t\t0x50c\n#define MTK_WED_WPDMA_RESET_IDX_TX\t\t\tGENMASK(3, 0)\n#define MTK_WED_WPDMA_RESET_IDX_RX\t\t\tGENMASK(17, 16)\n\n#define MTK_WED_WPDMA_CTRL\t\t\t\t0x518\n#define MTK_WED_WPDMA_CTRL_SDL1_FIXED\t\t\tBIT(31)\n\n#define MTK_WED_WPDMA_INT_CTRL\t\t\t\t0x520\n#define MTK_WED_WPDMA_INT_CTRL_SUBRT_ADV\t\tBIT(21)\n#define MTK_WED_WPDMA_INT_CTRL_SIG_SRC\t\t\tBIT(22)\n#define MTK_WED_WPDMA_INT_CTRL_SRC_SEL\t\t\tGENMASK(17, 16)\n\n#define MTK_WED_WPDMA_INT_MASK\t\t\t\t0x524\n\n#define MTK_WED_WPDMA_INT_CTRL_TX\t\t\t0x530\n#define MTK_WED_WPDMA_INT_CTRL_TX0_DONE_EN\t\tBIT(0)\n#define MTK_WED_WPDMA_INT_CTRL_TX0_DONE_CLR\t\tBIT(1)\n#define MTK_WED_WPDMA_INT_CTRL_TX0_DONE_TRIG\t\tGENMASK(6, 2)\n#define MTK_WED_WPDMA_INT_CTRL_TX1_DONE_EN\t\tBIT(8)\n#define MTK_WED_WPDMA_INT_CTRL_TX1_DONE_CLR\t\tBIT(9)\n#define MTK_WED_WPDMA_INT_CTRL_TX1_DONE_TRIG\t\tGENMASK(14, 10)\n\n#define MTK_WED_WPDMA_INT_CTRL_RX\t\t\t0x534\n#define MTK_WED_WPDMA_INT_CTRL_RX0_EN\t\t\tBIT(0)\n#define MTK_WED_WPDMA_INT_CTRL_RX0_CLR\t\t\tBIT(1)\n#define MTK_WED_WPDMA_INT_CTRL_RX0_DONE_TRIG\t\tGENMASK(6, 2)\n#define MTK_WED_WPDMA_INT_CTRL_RX1_EN\t\t\tBIT(8)\n#define MTK_WED_WPDMA_INT_CTRL_RX1_CLR\t\t\tBIT(9)\n#define MTK_WED_WPDMA_INT_CTRL_RX1_DONE_TRIG\t\tGENMASK(14, 10)\n\n#define MTK_WED_WPDMA_INT_CTRL_TX_FREE\t\t\t0x538\n#define MTK_WED_WPDMA_INT_CTRL_TX_FREE_DONE_EN\t\tBIT(0)\n#define MTK_WED_WPDMA_INT_CTRL_TX_FREE_DONE_CLR\t\tBIT(1)\n#define MTK_WED_WPDMA_INT_CTRL_TX_FREE_DONE_TRIG\tGENMASK(6, 2)\n\n#define MTK_WED_PCIE_CFG_BASE\t\t\t\t0x560\n\n#define MTK_WED_PCIE_CFG_BASE\t\t\t\t0x560\n#define MTK_WED_PCIE_CFG_INTM\t\t\t\t0x564\n#define MTK_WED_PCIE_CFG_MSIS\t\t\t\t0x568\n#define MTK_WED_PCIE_INT_TRIGGER\t\t\t0x570\n#define MTK_WED_PCIE_INT_TRIGGER_STATUS\t\t\tBIT(16)\n\n#define MTK_WED_PCIE_INT_CTRL\t\t\t\t0x57c\n#define MTK_WED_PCIE_INT_CTRL_MSK_EN_POLA\t\tBIT(20)\n#define MTK_WED_PCIE_INT_CTRL_SRC_SEL\t\t\tGENMASK(17, 16)\n#define MTK_WED_PCIE_INT_CTRL_POLL_EN\t\t\tGENMASK(13, 12)\n\n#define MTK_WED_WPDMA_CFG_BASE\t\t\t\t0x580\n#define MTK_WED_WPDMA_CFG_INT_MASK\t\t\t0x584\n#define MTK_WED_WPDMA_CFG_TX\t\t\t\t0x588\n#define MTK_WED_WPDMA_CFG_TX_FREE\t\t\t0x58c\n\n#define MTK_WED_WPDMA_TX_MIB(_n)\t\t\t(0x5a0 + (_n) * 4)\n#define MTK_WED_WPDMA_TX_COHERENT_MIB(_n)\t\t(0x5d0 + (_n) * 4)\n#define MTK_WED_WPDMA_RX_MIB(_n)\t\t\t(0x5e0 + (_n) * 4)\n#define MTK_WED_WPDMA_RX_COHERENT_MIB(_n)\t\t(0x5f0 + (_n) * 4)\n\n#define MTK_WED_WPDMA_RING_TX(_n)\t\t\t(0x600 + (_n) * 0x10)\n#define MTK_WED_WPDMA_RING_RX(_n)\t\t\t(0x700 + (_n) * 0x10)\n#define MTK_WED_WPDMA_RING_RX_DATA(_n)\t\t\t(0x730 + (_n) * 0x10)\n\n#define MTK_WED_WPDMA_RX_D_GLO_CFG\t\t\t0x75c\n#define MTK_WED_WPDMA_RX_D_RX_DRV_EN\t\t\tBIT(0)\n#define MTK_WED_WPDMA_RX_D_RX_DRV_BUSY\t\t\tBIT(1)\n#define MTK_WED_WPDMA_RX_D_FSM_RETURN_IDLE\t\tBIT(3)\n#define MTK_WED_WPDMA_RX_D_RST_INIT_COMPLETE\t\tBIT(4)\n#define MTK_WED_WPDMA_RX_D_INIT_PHASE_RXEN_SEL\t\tGENMASK(11, 7)\n#define MTK_WED_WPDMA_RX_D_RXD_READ_LEN\t\t\tGENMASK(31, 24)\n\n#define MTK_WED_WPDMA_RX_D_RST_IDX\t\t\t0x760\n#define MTK_WED_WPDMA_RX_D_RST_CRX_IDX\t\t\tGENMASK(17, 16)\n#define MTK_WED_WPDMA_RX_D_RST_DRV_IDX\t\t\tGENMASK(25, 24)\n\n#define MTK_WED_WPDMA_RX_GLO_CFG\t\t\t0x76c\n#define MTK_WED_WPDMA_RX_RING\t\t\t\t0x770\n\n#define MTK_WED_WPDMA_RX_D_MIB(_n)\t\t\t(0x774 + (_n) * 4)\n#define MTK_WED_WPDMA_RX_D_PROCESSED_MIB(_n)\t\t(0x784 + (_n) * 4)\n#define MTK_WED_WPDMA_RX_D_COHERENT_MIB\t\t\t0x78c\n\n#define MTK_WED_WDMA_RING_TX\t\t\t\t0x800\n\n#define MTK_WED_WDMA_TX_MIB\t\t\t\t0x810\n\n#define MTK_WED_WDMA_RING_RX(_n)\t\t\t(0x900 + (_n) * 0x10)\n#define MTK_WED_WDMA_RX_THRES(_n)\t\t\t(0x940 + (_n) * 0x4)\n\n#define MTK_WED_WDMA_GLO_CFG\t\t\t\t0xa04\n#define MTK_WED_WDMA_GLO_CFG_TX_DRV_EN\t\t\tBIT(0)\n#define MTK_WED_WDMA_GLO_CFG_TX_DDONE_CHK\t\tBIT(1)\n#define MTK_WED_WDMA_GLO_CFG_RX_DRV_EN\t\t\tBIT(2)\n#define MTK_WED_WDMA_GLO_CFG_RX_DRV_BUSY\t\tBIT(3)\n#define MTK_WED_WDMA_GLO_CFG_BT_SIZE\t\t\tGENMASK(5, 4)\n#define MTK_WED_WDMA_GLO_CFG_TX_WB_DDONE\t\tBIT(6)\n#define MTK_WED_WDMA_GLO_CFG_RX_DIS_FSM_AUTO_IDLE\tBIT(13)\n#define MTK_WED_WDMA_GLO_CFG_WCOMPLETE_SEL\t\tBIT(16)\n#define MTK_WED_WDMA_GLO_CFG_INIT_PHASE_RXDMA_BYPASS\tBIT(17)\n#define MTK_WED_WDMA_GLO_CFG_INIT_PHASE_BYPASS\t\tBIT(18)\n#define MTK_WED_WDMA_GLO_CFG_FSM_RETURN_IDLE\t\tBIT(19)\n#define MTK_WED_WDMA_GLO_CFG_WAIT_COHERENT\t\tBIT(20)\n#define MTK_WED_WDMA_GLO_CFG_AXI_W_AFTER_AW\t\tBIT(21)\n#define MTK_WED_WDMA_GLO_CFG_IDLE_DMAD_SUPPLY_SINGLE_W\tBIT(22)\n#define MTK_WED_WDMA_GLO_CFG_IDLE_DMAD_SUPPLY\t\tBIT(23)\n#define MTK_WED_WDMA_GLO_CFG_DYNAMIC_SKIP_DMAD_PREP\tBIT(24)\n#define MTK_WED_WDMA_GLO_CFG_DYNAMIC_DMAD_RECYCLE\tBIT(25)\n#define MTK_WED_WDMA_GLO_CFG_RST_INIT_COMPLETE\t\tBIT(26)\n#define MTK_WED_WDMA_GLO_CFG_RXDRV_CLKGATE_BYPASS\tBIT(30)\n\n#define MTK_WED_WDMA_RESET_IDX\t\t\t\t0xa08\n#define MTK_WED_WDMA_RESET_IDX_RX\t\t\tGENMASK(17, 16)\n#define MTK_WED_WDMA_RESET_IDX_DRV\t\t\tGENMASK(25, 24)\n\n#define MTK_WED_WDMA_INT_CLR\t\t\t\t0xa24\n#define MTK_WED_WDMA_INT_CLR_RX_DONE\t\t\tGENMASK(17, 16)\n\n#define MTK_WED_WDMA_INT_TRIGGER\t\t\t0xa28\n#define MTK_WED_WDMA_INT_TRIGGER_RX_DONE\t\tGENMASK(17, 16)\n\n#define MTK_WED_WDMA_INT_CTRL\t\t\t\t0xa2c\n#define MTK_WED_WDMA_INT_CTRL_POLL_SRC_SEL\t\tGENMASK(17, 16)\n\n#define MTK_WED_WDMA_CFG_BASE\t\t\t\t0xaa0\n#define MTK_WED_WDMA_OFFSET0\t\t\t\t0xaa4\n#define MTK_WED_WDMA_OFFSET1\t\t\t\t0xaa8\n\n#define MTK_WED_WDMA_OFST0_GLO_INTS\t\t\tGENMASK(15, 0)\n#define MTK_WED_WDMA_OFST0_GLO_CFG\t\t\tGENMASK(31, 16)\n#define MTK_WED_WDMA_OFST1_TX_CTRL\t\t\tGENMASK(15, 0)\n#define MTK_WED_WDMA_OFST1_RX_CTRL\t\t\tGENMASK(31, 16)\n\n#define MTK_WED_WDMA_RX_MIB(_n)\t\t\t\t(0xae0 + (_n) * 4)\n#define MTK_WED_WDMA_RX_RECYCLE_MIB(_n)\t\t\t(0xae8 + (_n) * 4)\n#define MTK_WED_WDMA_RX_PROCESSED_MIB(_n)\t\t(0xaf0 + (_n) * 4)\n\n#define MTK_WED_RX_BM_RX_DMAD\t\t\t\t0xd80\n#define MTK_WED_RX_BM_RX_DMAD_SDL0\t\t\tGENMASK(13, 0)\n\n#define MTK_WED_RX_BM_BASE\t\t\t\t0xd84\n#define MTK_WED_RX_BM_INIT_PTR\t\t\t\t0xd88\n#define MTK_WED_RX_BM_SW_TAIL\t\t\t\tGENMASK(15, 0)\n#define MTK_WED_RX_BM_INIT_SW_TAIL\t\t\tBIT(16)\n\n#define MTK_WED_RX_PTR\t\t\t\t\t0xd8c\n\n#define MTK_WED_RX_BM_DYN_ALLOC_TH\t\t\t0xdb4\n#define MTK_WED_RX_BM_DYN_ALLOC_TH_H\t\t\tGENMASK(31, 16)\n#define MTK_WED_RX_BM_DYN_ALLOC_TH_L\t\t\tGENMASK(15, 0)\n\n#define MTK_WED_RING_OFS_BASE\t\t\t\t0x00\n#define MTK_WED_RING_OFS_COUNT\t\t\t\t0x04\n#define MTK_WED_RING_OFS_CPU_IDX\t\t\t0x08\n#define MTK_WED_RING_OFS_DMA_IDX\t\t\t0x0c\n\n#define MTK_WDMA_RING_TX(_n)\t\t\t\t(0x000 + (_n) * 0x10)\n#define MTK_WDMA_RING_RX(_n)\t\t\t\t(0x100 + (_n) * 0x10)\n\n#define MTK_WDMA_GLO_CFG\t\t\t\t0x204\n#define MTK_WDMA_GLO_CFG_TX_DMA_EN\t\t\tBIT(0)\n#define MTK_WDMA_GLO_CFG_TX_DMA_BUSY\t\t\tBIT(1)\n#define MTK_WDMA_GLO_CFG_RX_DMA_EN\t\t\tBIT(2)\n#define MTK_WDMA_GLO_CFG_RX_DMA_BUSY\t\t\tBIT(3)\n#define MTK_WDMA_GLO_CFG_RX_INFO3_PRERES\t\tBIT(26)\n#define MTK_WDMA_GLO_CFG_RX_INFO2_PRERES\t\tBIT(27)\n#define MTK_WDMA_GLO_CFG_RX_INFO1_PRERES\t\tBIT(28)\n\n#define MTK_WDMA_RESET_IDX\t\t\t\t0x208\n#define MTK_WDMA_RESET_IDX_TX\t\t\t\tGENMASK(3, 0)\n#define MTK_WDMA_RESET_IDX_RX\t\t\t\tGENMASK(17, 16)\n\n#define MTK_WDMA_INT_STATUS\t\t\t\t0x220\n\n#define MTK_WDMA_INT_MASK\t\t\t\t0x228\n#define MTK_WDMA_INT_MASK_TX_DONE\t\t\tGENMASK(3, 0)\n#define MTK_WDMA_INT_MASK_RX_DONE\t\t\tGENMASK(17, 16)\n#define MTK_WDMA_INT_MASK_TX_DELAY\t\t\tBIT(28)\n#define MTK_WDMA_INT_MASK_TX_COHERENT\t\t\tBIT(29)\n#define MTK_WDMA_INT_MASK_RX_DELAY\t\t\tBIT(30)\n#define MTK_WDMA_INT_MASK_RX_COHERENT\t\t\tBIT(31)\n\n#define MTK_WDMA_INT_GRP1\t\t\t\t0x250\n#define MTK_WDMA_INT_GRP2\t\t\t\t0x254\n\n#define MTK_PCIE_MIRROR_MAP(n)\t\t\t\t((n) ? 0x4 : 0x0)\n#define MTK_PCIE_MIRROR_MAP_EN\t\t\t\tBIT(0)\n#define MTK_PCIE_MIRROR_MAP_WED_ID\t\t\tBIT(1)\n\n \n#define HIFSYS_DMA_AG_MAP\t\t\t\t0x008\n\n#define MTK_WED_RTQM_GLO_CFG\t\t\t\t0xb00\n#define MTK_WED_RTQM_BUSY\t\t\t\tBIT(1)\n#define MTK_WED_RTQM_Q_RST\t\t\t\tBIT(2)\n#define MTK_WED_RTQM_Q_DBG_BYPASS\t\t\tBIT(5)\n#define MTK_WED_RTQM_TXDMAD_FPORT\t\t\tGENMASK(23, 20)\n\n#define MTK_WED_RTQM_R2H_MIB(_n)\t\t\t(0xb70 + (_n) * 0x4)\n#define MTK_WED_RTQM_R2Q_MIB(_n)\t\t\t(0xb78 + (_n) * 0x4)\n#define MTK_WED_RTQM_Q2N_MIB\t\t\t\t0xb80\n#define MTK_WED_RTQM_Q2H_MIB(_n)\t\t\t(0xb84 + (_n) * 0x4)\n\n#define MTK_WED_RTQM_Q2B_MIB\t\t\t\t0xb8c\n#define MTK_WED_RTQM_PFDBK_MIB\t\t\t\t0xb90\n\n#define MTK_WED_RROQM_GLO_CFG\t\t\t\t0xc04\n#define MTK_WED_RROQM_RST_IDX\t\t\t\t0xc08\n#define MTK_WED_RROQM_RST_IDX_MIOD\t\t\tBIT(0)\n#define MTK_WED_RROQM_RST_IDX_FDBK\t\t\tBIT(4)\n\n#define MTK_WED_RROQM_MIOD_CTRL0\t\t\t0xc40\n#define MTK_WED_RROQM_MIOD_CTRL1\t\t\t0xc44\n#define MTK_WED_RROQM_MIOD_CNT\t\t\t\tGENMASK(11, 0)\n\n#define MTK_WED_RROQM_MIOD_CTRL2\t\t\t0xc48\n#define MTK_WED_RROQM_MIOD_CTRL3\t\t\t0xc4c\n\n#define MTK_WED_RROQM_FDBK_CTRL0\t\t\t0xc50\n#define MTK_WED_RROQM_FDBK_CTRL1\t\t\t0xc54\n#define MTK_WED_RROQM_FDBK_CNT\t\t\t\tGENMASK(11, 0)\n\n#define MTK_WED_RROQM_FDBK_CTRL2\t\t\t0xc58\n\n#define MTK_WED_RROQ_BASE_L\t\t\t\t0xc80\n#define MTK_WED_RROQ_BASE_H\t\t\t\t0xc84\n\n#define MTK_WED_RROQM_MIOD_CFG\t\t\t\t0xc8c\n#define MTK_WED_RROQM_MIOD_MID_DW\t\t\tGENMASK(5, 0)\n#define MTK_WED_RROQM_MIOD_MOD_DW\t\t\tGENMASK(13, 8)\n#define MTK_WED_RROQM_MIOD_ENTRY_DW\t\t\tGENMASK(22, 16)\n\n#define MTK_WED_RROQM_MID_MIB\t\t\t\t0xcc0\n#define MTK_WED_RROQM_MOD_MIB\t\t\t\t0xcc4\n#define MTK_WED_RROQM_MOD_COHERENT_MIB\t\t\t0xcc8\n#define MTK_WED_RROQM_FDBK_MIB\t\t\t\t0xcd0\n#define MTK_WED_RROQM_FDBK_COHERENT_MIB\t\t\t0xcd4\n#define MTK_WED_RROQM_FDBK_IND_MIB\t\t\t0xce0\n#define MTK_WED_RROQM_FDBK_ENQ_MIB\t\t\t0xce4\n#define MTK_WED_RROQM_FDBK_ANC_MIB\t\t\t0xce8\n#define MTK_WED_RROQM_FDBK_ANC2H_MIB\t\t\t0xcec\n\n#define MTK_WED_RX_BM_RX_DMAD\t\t\t\t0xd80\n#define MTK_WED_RX_BM_BASE\t\t\t\t0xd84\n#define MTK_WED_RX_BM_INIT_PTR\t\t\t\t0xd88\n#define MTK_WED_RX_BM_PTR\t\t\t\t0xd8c\n#define MTK_WED_RX_BM_PTR_HEAD\t\t\t\tGENMASK(32, 16)\n#define MTK_WED_RX_BM_PTR_TAIL\t\t\t\tGENMASK(15, 0)\n\n#define MTK_WED_RX_BM_BLEN\t\t\t\t0xd90\n#define MTK_WED_RX_BM_STS\t\t\t\t0xd94\n#define MTK_WED_RX_BM_INTF2\t\t\t\t0xd98\n#define MTK_WED_RX_BM_INTF\t\t\t\t0xd9c\n#define MTK_WED_RX_BM_ERR_STS\t\t\t\t0xda8\n\n#define MTK_WED_WOCPU_VIEW_MIOD_BASE\t\t\t0x8000\n#define MTK_WED_PCIE_INT_MASK\t\t\t\t0x0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}