.SUBCKT UCCx7322 IN PGND AGND ENBL VDD_0 VDD_1 OUT_0 OUT_1
R_R2         VDD_1 VDD_0  1m TC=0,0
V_U1_V5         U1_N14492143 AGND 2
V_U1_V6         U1_N14492238 0 1
X_U1_U11         IN U1_N14492143 U1_N14492238 N14497932 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U12         U1_N233665 U1_N14493179 EN_INT AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U1_R1         ENBL VDD_0  100k TC=0,0
V_U1_V1         U1_N233297 AGND 4.25
V_U1_V2         U1_N233309 0 0.25
X_U1_U1         U1_N233628 U1_N14493179 DELAY PARAMS:  RINP=1K DELAY=30n
X_U1_U9         ENBL U1_N233554 U1_N233558 U1_N233628 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U8         VDD_0 U1_N233297 U1_N233309 U1_N233665 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_V3         U1_N233554 AGND 2.2
V_U1_V4         U1_N233558 0 0.6
R_R1         OUT_0 OUT_1  1m TC=0,0
R_U2_R2         U2_N14500477 U2_N14500503  200
R_U2_R4         VDD_0 U2_N14500507  0.02
C_U2_C4         PGND OUT_0  10pF
R_U2_R5         U2_N14500679 PGND  0.02
E_U2_E1         U2_N14500445 OUT_0 VALUE { IF(V(U2_N14500841, 0) > 0.5, 5, -5)
+  }
X_U2_U2         EN_INT N14497932 U2_IN AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U3         U2_N14500841 U2_N14506193 falling_delay PARAMS:  DELAY=10n
+  VDD=1 VSS=0 VTHRESH=0.5
E_U2_E2         OUT_0 U2_N14500477 VALUE { IF(V(U2_N14506193, 0) > 0.5, -5, 5)
+  }
M_U2_M1         U2_N14500507 U2_N14500451 OUT_0 OUT_0 NMOS01
C_U2_C1         U2_N14500451 U2_N14500507  30p
C_U2_C6         OUT_0 U2_N14500503  10p
M_U2_M2         U2_N14500679 U2_N14500503 OUT_0 OUT_0 PMOS01
C_U2_C2         U2_N14500679 U2_N14500503  30p
X_U2_U1         U2_IN U2_N14500841 DELAY PARAMS:  RINP=1K DELAY=2n
C_U2_C3         OUT_0 U2_N14500451  10p
R_U2_R1         U2_N14500445 U2_N14500451  200
C_U2_C5         OUT_0 VDD_0  10pF

*$
.model NMOS01 NMOS
+ VTO     = 2
+ KP      = 2.9
+ LAMBDA  = 0.001
*$
.model PMOS01 PMOS
+ VTO     = -2
+ KP      = 2.9
+ LAMBDA  = 0.001
*$
.model PMOS02 PMOS
+ VTO     = -2
+ KP      = 0.889
+ LAMBDA  = 0.001
*$
.SUBCKT DELAY INP OUT PARAMS: RINP = 1k DELAY = 10n
R1 INP 101 {RINP}
C1 101 102 { 1.4427 * DELAY / RINP }
E1 102   0 OUT   0 0.5
E2 OUT   0 VALUE {IF(V(101) > 0.5, 1, 0)}
.ENDS DELAY
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
bE_ABMGATE  0  Y i=IF((V(A) > VTHRESH)&(V(B) > VTHRESH)&(V(C) >VTHRESH),VDD,VSS) Rpar=1 Cpar=1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
bE_ABMGATE  0  Y i= IF(V(A) > VTHRESH , Vss,Vdd) Rpar=1 Cpar=1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
bE_ABM 0 Y i= IF (V(INP) > V(INM), VDD,VSS) Rpar=1 Cpar=1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5
EIN INP1 INM1 INP INM 1
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.MODEL DD D( IS=1F N=0.01 TT = 10p )
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
bE_ABMGATE  0  Y i= IF((V(A)>VTHRESH)&(V(B)>VTHRESH),Vdd,Vss) Rpar=1 Cpar=1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
bE_ABMGATE  0  Y i= IF((V(A)>VTHRESH)|(V(B)>VTHRESH),VDD,VSS) Rpar=1 Cpar=1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
bE_ABMGATE  0  Y i= IF((V(A)>VTHRESH)&(V(B)>VTHRESH),VSS,VDD) Rpar=1 Cpar=1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
bE_ABMGATE  0  Y i= IF(V(A) > VTHRESH , VDD,VSS) Rpar=1 Cpar=1n
.ENDS BUF_BASIC_GEN
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
.SUBCKT RISING_DELAY IN OUT PARAMS: DELAY=100n VDD=1 VSS=0 VTHRESH=0.5
D_D1         INT IN DD
R_R1         IN INT  {DELAY/(0.693 * 1E-9)}
C_C1         0 INT  1n
X_U1         INT OUT BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH=
+ {VTHRESH}
.MODEL DD D( IS=1F N=0.01 TT = 10p )
.ENDS RISING_DELAY
.SUBCKT FALLING_DELAY IN OUT PARAMS: DELAY=100n VDD=1 VSS=0 VTHRESH=0.5
X_U1         INT OUT BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH=
+ {VTHRESH}
R_R1         IN INT  {DELAY/(0.693 * 1E-9)}  
C_C1         0 INT  1n  
D_D1         IN INT DD 
.MODEL DD D( IS=1F N=0.01 TT = 10p )
.ENDS FALLING_DELAY

.ENDS UCCx7322

