vendor_name = ModelSim
source_file = 1, H:/mkili025/ceg3156/lab3/instr_mem2.mif
source_file = 1, H:/mkili025/ceg3156/lab3/pipelinedProc.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/main_mem.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/main_mem.mif
source_file = 1, H:/mkili025/ceg3156/lab3/xor_2.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/ssp_control.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/sign_truncate_16to8.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/register_file_8x8.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/reg_32bit.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/reg_8bit.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/reg_5bit.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/overflowDetector.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/onebitcomparator.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/mux_8bit_8x1.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/mux_8bit_4x1.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/mux_8bit_2x1.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/mux_5bit_2x1.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/mux_1bit_8x1.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/MEM_WB_Buffer.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/instructionOutRegister.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/instr_mem.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/IF_ID_Buffer.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/ID_EX_Buffer.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/hazardDetectUnit.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/forwardingUnit.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/fa_1bit.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/EX_MEM_Buffer.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/dflipflop.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/decoder_3x8.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/d_Latch.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/comparator_8bit.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/comparator_5bit.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/comparator_4bit.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/and_6.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/ALU_control.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/ALU_8bit.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/adder_8bit.vhd
source_file = 1, H:/mkili025/ceg3156/lab3/pipelinedProc_test.vwf
source_file = 1, H:/mkili025/ceg3156/lab3/db/pipelinedProc.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, H:/mkili025/ceg3156/lab3/db/altsyncram_7p91.tdf
source_file = 1, H:/mkili025/ceg3156/lab3/db/altsyncram_njg1.tdf
design_name = pipelinedProc
instance = comp, \ROM|altsyncram_component|auto_generated|ram_block1a0 , ROM|altsyncram_component|auto_generated|ram_block1a0, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit0|data_out~3 , registerFile|read_data2_mux|bit0|data_out~3, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit0|data_out~0 , registerFile|read_data1_mux|bit0|data_out~0, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit0|data_out~3 , registerFile|read_data1_mux|bit0|data_out~3, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit1|data_out~1 , registerFile|read_data1_mux|bit1|data_out~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit1|data_out~4 , registerFile|read_data1_mux|bit1|data_out~4, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit1|data_out~3 , registerFile|read_data2_mux|bit1|data_out~3, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit2|data_out~4 , registerFile|read_data2_mux|bit2|data_out~4, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit3|data_out~4 , registerFile|read_data2_mux|bit3|data_out~4, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit3|data_out~4 , registerFile|read_data1_mux|bit3|data_out~4, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit4|data_out~1 , registerFile|read_data2_mux|bit4|data_out~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit4|data_out~3 , registerFile|read_data2_mux|bit4|data_out~3, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit4|data_out~0 , registerFile|read_data1_mux|bit4|data_out~0, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit4|data_out~4 , registerFile|read_data1_mux|bit4|data_out~4, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit5|data_out~3 , registerFile|read_data2_mux|bit5|data_out~3, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit5|data_out~0 , registerFile|read_data1_mux|bit5|data_out~0, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit5|data_out~1 , registerFile|read_data1_mux|bit5|data_out~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit5|data_out~2 , registerFile|read_data1_mux|bit5|data_out~2, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit6|data_out~3 , registerFile|read_data1_mux|bit6|data_out~3, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit6|data_out~0 , registerFile|read_data2_mux|bit6|data_out~0, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit6|data_out~1 , registerFile|read_data2_mux|bit6|data_out~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit6|data_out~2 , registerFile|read_data2_mux|bit6|data_out~2, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit7|data_out~4 , registerFile|read_data1_mux|bit7|data_out~4, pipelinedProc, 1
instance = comp, \fwdUnit|Comparator_1|o_EQ~0 , fwdUnit|Comparator_1|o_EQ~0, pipelinedProc, 1
instance = comp, \fwdUnit|Comparator_1|o_EQ~1 , fwdUnit|Comparator_1|o_EQ~1, pipelinedProc, 1
instance = comp, \fwdUnit|Comparator_1|o_EQ~2 , fwdUnit|Comparator_1|o_EQ~2, pipelinedProc, 1
instance = comp, \fwdUnit|Fwd_A[1]~0 , fwdUnit|Fwd_A[1]~0, pipelinedProc, 1
instance = comp, \fwdUnit|Fwd_B[1]~0 , fwdUnit|Fwd_B[1]~0, pipelinedProc, 1
instance = comp, \fwdUnit|Comparator_4|comp2|o_LT~0 , fwdUnit|Comparator_4|comp2|o_LT~0, pipelinedProc, 1
instance = comp, \FwdB_mux|mux3|data_out[5]~2 , FwdB_mux|mux3|data_out[5]~2, pipelinedProc, 1
instance = comp, \FwdB_mux|mux3|data_out[5]~3 , FwdB_mux|mux3|data_out[5]~3, pipelinedProc, 1
instance = comp, \ALU_mux|data_out[5]~0 , ALU_mux|data_out[5]~0, pipelinedProc, 1
instance = comp, \FwdA_mux|mux3|data_out[5]~2 , FwdA_mux|mux3|data_out[5]~2, pipelinedProc, 1
instance = comp, \FwdA_mux|mux3|data_out[5]~3 , FwdA_mux|mux3|data_out[5]~3, pipelinedProc, 1
instance = comp, \ALU_mux|data_out[4]~1 , ALU_mux|data_out[4]~1, pipelinedProc, 1
instance = comp, \ALU_mux|data_out[3]~2 , ALU_mux|data_out[3]~2, pipelinedProc, 1
instance = comp, \ALU_mux|data_out[2]~3 , ALU_mux|data_out[2]~3, pipelinedProc, 1
instance = comp, \ALU_main|u1|Ci_1~0 , ALU_main|u1|Ci_1~0, pipelinedProc, 1
instance = comp, \ALU_main|u2|Ci_1~0 , ALU_main|u2|Ci_1~0, pipelinedProc, 1
instance = comp, \ALU_main|u3|Ci_1~0 , ALU_main|u3|Ci_1~0, pipelinedProc, 1
instance = comp, \ALU_main|u4|Ci_1~0 , ALU_main|u4|Ci_1~0, pipelinedProc, 1
instance = comp, \ALU_main|u5|Ci_1~0 , ALU_main|u5|Ci_1~0, pipelinedProc, 1
instance = comp, \ALU_main|op_mux2[6] , ALU_main|op_mux2[6], pipelinedProc, 1
instance = comp, \ALU_main|y_muxOut[5]~3 , ALU_main|y_muxOut[5]~3, pipelinedProc, 1
instance = comp, \ALU_main|op_mux2[5] , ALU_main|op_mux2[5], pipelinedProc, 1
instance = comp, \ALU_main|s[5]~2 , ALU_main|s[5]~2, pipelinedProc, 1
instance = comp, \ALU_main|s[5]~3 , ALU_main|s[5]~3, pipelinedProc, 1
instance = comp, \ALU_main|op_mux2[4] , ALU_main|op_mux2[4], pipelinedProc, 1
instance = comp, \ALU_main|s[3]~6 , ALU_main|s[3]~6, pipelinedProc, 1
instance = comp, \ALU_main|s[1]~11 , ALU_main|s[1]~11, pipelinedProc, 1
instance = comp, \FwdA_mux|mux3|data_out[7]~14 , FwdA_mux|mux3|data_out[7]~14, pipelinedProc, 1
instance = comp, \FwdA_mux|mux3|data_out[7]~15 , FwdA_mux|mux3|data_out[7]~15, pipelinedProc, 1
instance = comp, \ALU_main|s[0]~14 , ALU_main|s[0]~14, pipelinedProc, 1
instance = comp, \ALU_main|s[7]~16 , ALU_main|s[7]~16, pipelinedProc, 1
instance = comp, \Comparator_rs_rt|comp5|o_LT~0 , Comparator_rs_rt|comp5|o_LT~0, pipelinedProc, 1
instance = comp, \Comparator_rs_rt|comp5|o_LT~1 , Comparator_rs_rt|comp5|o_LT~1, pipelinedProc, 1
instance = comp, \Comparator_rs_rt|comp2|o_GT~0 , Comparator_rs_rt|comp2|o_GT~0, pipelinedProc, 1
instance = comp, \Comparator_rs_rt|comp2|o_GT~1 , Comparator_rs_rt|comp2|o_GT~1, pipelinedProc, 1
instance = comp, \Comparator_rs_rt|comp2|o_GT~2 , Comparator_rs_rt|comp2|o_GT~2, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit0|dff_d2b~0 , registerFile|reg5|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit0|o_q~1 , registerFile|reg5|bit0|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit1|dff_d2b~0 , registerFile|reg6|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit1|o_q~1 , registerFile|reg6|bit1|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit1|dff_d2b~0 , registerFile|reg2|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit1|o_q~1 , registerFile|reg2|bit1|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit1|dff_d2b~0 , registerFile|reg1|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit1|o_q~1 , registerFile|reg1|bit1|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit2|dff_d2b~0 , registerFile|reg3|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit2|dff_d2b~0 , registerFile|reg0|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit3|dff_d2b~0 , registerFile|reg4|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit3|o_q~1 , registerFile|reg4|bit3|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit3|dff_d2b~0 , registerFile|reg1|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit3|o_q~1 , registerFile|reg1|bit3|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit3|dff_d2b~0 , registerFile|reg0|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit3|o_q~1 , registerFile|reg0|bit3|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit4|dff_d2b~0 , registerFile|reg7|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit4|o_q~1 , registerFile|reg7|bit4|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit4|dff_d2b~0 , registerFile|reg4|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit4|o_q~1 , registerFile|reg4|bit4|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit4|dff_d2b~0 , registerFile|reg2|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit4|o_q~1 , registerFile|reg2|bit4|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit5|dff_d2b~0 , registerFile|reg6|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit5|o_q~1 , registerFile|reg6|bit5|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit5|dff_d2b~0 , registerFile|reg4|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit5|o_q~1 , registerFile|reg4|bit5|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit5|dff_d2b~0 , registerFile|reg3|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit5|o_q~1 , registerFile|reg3|bit5|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit6|dff_d2b~0 , registerFile|reg6|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit6|o_q~1 , registerFile|reg6|bit6|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit6|dff_d2b~0 , registerFile|reg4|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit6|o_q~1 , registerFile|reg4|bit6|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit7|dff_d2b~0 , registerFile|reg6|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit0|o_q~1 , instr_out_reg|instr4_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit0|o_q~2 , instr_out_reg|instr4_reg|bit0|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit1|o_q~1 , instr_out_reg|instr3_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit1|o_q~2 , instr_out_reg|instr3_reg|bit1|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit3|o_q~1 , instr_out_reg|instr3_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit3|o_q~1 , instr_out_reg|instr2_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit3|o_q~2 , instr_out_reg|instr2_reg|bit3|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit4|o_q~1 , instr_out_reg|instr2_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit5|o_q~1 , instr_out_reg|instr3_reg|bit5|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit5|o_q~1 , instr_out_reg|instr4_reg|bit5|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit5|o_q~2 , instr_out_reg|instr4_reg|bit5|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit6|dff_d2b~0 , instr_out_reg|instr5_reg|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit6|o_q~1 , instr_out_reg|instr5_reg|bit6|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit8|o_q~1 , instr_out_reg|instr3_reg|bit8|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit10|o_q~1 , instr_out_reg|instr3_reg|bit10|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit10|o_q~1 , instr_out_reg|instr4_reg|bit10|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit10|o_q~2 , instr_out_reg|instr4_reg|bit10|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit11|dff_d2b~0 , instr_out_reg|instr5_reg|bit11|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit11|o_q~1 , instr_out_reg|instr4_reg|bit11|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit11|o_q~2 , instr_out_reg|instr4_reg|bit11|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit11|o_q~1 , instr_out_reg|instr2_reg|bit11|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit11|o_q~2 , instr_out_reg|instr2_reg|bit11|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit12|o_q~1 , instr_out_reg|instr3_reg|bit12|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit12|o_q~2 , instr_out_reg|instr3_reg|bit12|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit12|o_q~1 , instr_out_reg|instr2_reg|bit12|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit12|o_q~2 , instr_out_reg|instr2_reg|bit12|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit13|o_q~1 , instr_out_reg|instr3_reg|bit13|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit14|o_q~1 , instr_out_reg|instr4_reg|bit14|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit15|dff_d2b~0 , instr_out_reg|instr1_reg|bit15|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit18|o_q~1 , instr_out_reg|instr3_reg|bit18|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit18|o_q~2 , instr_out_reg|instr3_reg|bit18|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit18|o_q~1 , instr_out_reg|instr4_reg|bit18|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit19|dff_d2b~0 , instr_out_reg|instr1_reg|bit19|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit19|o_q~1 , instr_out_reg|instr2_reg|bit19|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit22|dff_d2b~0 , instr_out_reg|instr1_reg|bit22|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit22|o_q~1 , instr_out_reg|instr1_reg|bit22|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit23|dff_d2b~0 , instr_out_reg|instr1_reg|bit23|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit24|o_q~1 , instr_out_reg|instr4_reg|bit24|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit24|o_q~2 , instr_out_reg|instr4_reg|bit24|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit24|dff_d2b~0 , instr_out_reg|instr1_reg|bit24|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit24|o_q~1 , instr_out_reg|instr1_reg|bit24|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit25|dff_d2b~0 , instr_out_reg|instr5_reg|bit25|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit25|o_q~1 , instr_out_reg|instr5_reg|bit25|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit25|dff_d2b~0 , instr_out_reg|instr1_reg|bit25|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit27|o_q~1 , instr_out_reg|instr3_reg|bit27|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit28|dff_d2b~0 , instr_out_reg|instr1_reg|bit28|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit28|o_q~1 , instr_out_reg|instr1_reg|bit28|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit29|o_q~1 , instr_out_reg|instr4_reg|bit29|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit29|dff_d2b~0 , instr_out_reg|instr1_reg|bit29|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit29|o_q~1 , instr_out_reg|instr1_reg|bit29|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit30|o_q~1 , instr_out_reg|instr3_reg|bit30|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit31|o_q~1 , instr_out_reg|instr3_reg|bit31|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~1 , ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~2 , ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~1 , ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~1 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~1 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~2 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~1 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~1 , ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|o_q~1 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~1 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~2 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|o_q~1 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~1 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~1 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|o_q~1 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit0|dff_d1b~0 , registerFile|reg0|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit0|dff_d1b~0 , registerFile|reg5|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit0|dff_d2b~1 , registerFile|reg5|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit0|dff_d2b~1 , registerFile|reg4|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \PC_register|bit0|dff_d2b~1 , PC_register|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \PC_register|bit0|dff_d2b~2 , PC_register|bit0|dff_d2b~2, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit1|dff_d2b~1 , registerFile|reg7|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit1|dff_d1b~0 , registerFile|reg6|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit1|dff_d2b~1 , registerFile|reg6|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit1|dff_d1b~0 , registerFile|reg2|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit1|dff_d2b~1 , registerFile|reg2|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit1|dff_d1b~0 , registerFile|reg1|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit1|dff_d2b~1 , registerFile|reg1|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit1|dff_d1b~0 , registerFile|reg0|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit2|dff_d2b~1 , registerFile|reg4|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \PC_register|bit2|dff_d2b~1 , PC_register|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit3|dff_d1b~0 , registerFile|reg4|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit3|dff_d2b~1 , registerFile|reg4|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit3|dff_d2b~1 , registerFile|reg3|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit3|dff_d1b~0 , registerFile|reg1|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit3|dff_d2b~1 , registerFile|reg1|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit3|dff_d1b~0 , registerFile|reg0|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit3|dff_d2b~1 , registerFile|reg0|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \BranchAdder|u3|Si~0 , BranchAdder|u3|Si~0, pipelinedProc, 1
instance = comp, \PC_register|bit3|dff_d2b~1 , PC_register|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \PC_register|bit3|dff_d2b~2 , PC_register|bit3|dff_d2b~2, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit4|dff_d1b~0 , registerFile|reg7|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit4|dff_d2b~1 , registerFile|reg7|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit4|dff_d2b~1 , registerFile|reg6|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit4|dff_d1b~0 , registerFile|reg4|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit4|dff_d2b~1 , registerFile|reg4|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit4|dff_d1b~0 , registerFile|reg2|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit4|dff_d2b~1 , registerFile|reg2|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \BranchAdder|u3|Ci_1~0 , BranchAdder|u3|Ci_1~0, pipelinedProc, 1
instance = comp, \PC_4_Adder|u3|CarryOut3 , PC_4_Adder|u3|CarryOut3, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit5|dff_d1b~0 , registerFile|reg6|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit5|dff_d2b~1 , registerFile|reg6|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit5|dff_d1b~0 , registerFile|reg4|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit5|dff_d2b~1 , registerFile|reg4|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit5|dff_d1b~0 , registerFile|reg3|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit5|dff_d2b~1 , registerFile|reg3|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \BranchAdder|u5|Si~0 , BranchAdder|u5|Si~0, pipelinedProc, 1
instance = comp, \BranchAdder|u5|Si , BranchAdder|u5|Si, pipelinedProc, 1
instance = comp, \PC_4_Adder|u4|CarryOut3 , PC_4_Adder|u4|CarryOut3, pipelinedProc, 1
instance = comp, \PC_register|bit5|dff_d2b~1 , PC_register|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \PC_register|bit5|dff_d2b~2 , PC_register|bit5|dff_d2b~2, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit6|dff_d1b~0 , registerFile|reg6|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit6|dff_d2b~1 , registerFile|reg6|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit6|dff_d1b~0 , registerFile|reg4|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit6|dff_d2b~1 , registerFile|reg4|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \BranchAdder|u4|Ci_1~0 , BranchAdder|u4|Ci_1~0, pipelinedProc, 1
instance = comp, \BranchAdder|u6|Si~0 , BranchAdder|u6|Si~0, pipelinedProc, 1
instance = comp, \BranchAdder|u6|Si , BranchAdder|u6|Si, pipelinedProc, 1
instance = comp, \PC_4_Adder|u5|CarryOut3 , PC_4_Adder|u5|CarryOut3, pipelinedProc, 1
instance = comp, \PC_register|bit6|dff_d2b~1 , PC_register|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit7|dff_d2b~1 , registerFile|reg7|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit7|dff_d2b~1 , registerFile|reg6|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit7|dff_d2b~1 , registerFile|reg3|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit7|dff_d2b~1 , registerFile|reg2|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \PC_4_Adder|u7|Si , PC_4_Adder|u7|Si, pipelinedProc, 1
instance = comp, \BranchAdder|u5|Ci_1~0 , BranchAdder|u5|Ci_1~0, pipelinedProc, 1
instance = comp, \PC_register|bit7|dff_d2b~1 , PC_register|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \PC_register|bit7|dff_d2b~2 , PC_register|bit7|dff_d2b~2, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit0|dff_d1b~0 , instr_out_reg|instr4_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit0|dff_d2b~0 , instr_out_reg|instr4_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit1|dff_d1b~0 , instr_out_reg|instr3_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit1|dff_d2b~0 , instr_out_reg|instr3_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit3|dff_d2b~1 , instr_out_reg|instr1_reg|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit3|dff_d1b~0 , instr_out_reg|instr2_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit3|dff_d2b~0 , instr_out_reg|instr2_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit4|dff_d2b~1 , instr_out_reg|instr1_reg|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit5|dff_d1b~0 , instr_out_reg|instr4_reg|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit5|dff_d2b~0 , instr_out_reg|instr4_reg|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit6|dff_d1b~0 , instr_out_reg|instr5_reg|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit6|dff_d2b~1 , instr_out_reg|instr5_reg|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit6|dff_d2b~1 , instr_out_reg|instr1_reg|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit8|dff_d2b~1 , instr_out_reg|instr1_reg|bit8|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit8|dff_d2b~1 , instr_out_reg|instr2_reg|bit8|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit9|dff_d2b~1 , instr_out_reg|instr5_reg|bit9|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit9|dff_d1b~0 , instr_out_reg|instr4_reg|bit9|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit9|dff_d2b~1 , instr_out_reg|instr2_reg|bit9|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit10|dff_d1b~0 , instr_out_reg|instr4_reg|bit10|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit10|dff_d2b~0 , instr_out_reg|instr4_reg|bit10|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit10|dff_d2b~1 , instr_out_reg|instr2_reg|bit10|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit11|dff_d1b~0 , instr_out_reg|instr4_reg|bit11|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit11|dff_d2b~0 , instr_out_reg|instr4_reg|bit11|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit11|dff_d1b~0 , instr_out_reg|instr2_reg|bit11|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit11|dff_d2b~0 , instr_out_reg|instr2_reg|bit11|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit12|dff_d1b~0 , instr_out_reg|instr5_reg|bit12|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit12|dff_d1b~0 , instr_out_reg|instr3_reg|bit12|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit12|dff_d2b~0 , instr_out_reg|instr3_reg|bit12|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit12|dff_d1b~0 , instr_out_reg|instr2_reg|bit12|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit12|dff_d2b~0 , instr_out_reg|instr2_reg|bit12|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit13|dff_d2b~0 , instr_out_reg|instr3_reg|bit13|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit13|dff_d1b~0 , instr_out_reg|instr4_reg|bit13|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit15|dff_d2b~0 , instr_out_reg|instr3_reg|bit15|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit15|dff_d2b~1 , instr_out_reg|instr1_reg|bit15|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit17|dff_d2b~0 , instr_out_reg|instr2_reg|bit17|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit18|dff_d1b~0 , instr_out_reg|instr3_reg|bit18|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit18|dff_d2b~0 , instr_out_reg|instr3_reg|bit18|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit18|dff_d2b~1 , instr_out_reg|instr1_reg|bit18|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit19|dff_d1b~0 , instr_out_reg|instr5_reg|bit19|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit19|dff_d2b~1 , instr_out_reg|instr1_reg|bit19|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit19|dff_d2b~0 , instr_out_reg|instr2_reg|bit19|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit20|dff_d2b~0 , instr_out_reg|instr2_reg|bit20|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit21|dff_d2b~1 , instr_out_reg|instr5_reg|bit21|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit21|dff_d2b~0 , instr_out_reg|instr4_reg|bit21|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit21|dff_d2b~0 , instr_out_reg|instr2_reg|bit21|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit22|dff_d1b~0 , instr_out_reg|instr3_reg|bit22|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit22|dff_d1b~0 , instr_out_reg|instr1_reg|bit22|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit22|dff_d2b~1 , instr_out_reg|instr1_reg|bit22|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit22|dff_d2b~0 , instr_out_reg|instr2_reg|bit22|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit23|dff_d2b~0 , instr_out_reg|instr3_reg|bit23|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit23|dff_d2b~1 , instr_out_reg|instr1_reg|bit23|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit24|dff_d2b~1 , instr_out_reg|instr5_reg|bit24|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit24|dff_d1b~0 , instr_out_reg|instr4_reg|bit24|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit24|dff_d2b~0 , instr_out_reg|instr4_reg|bit24|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit24|dff_d1b~0 , instr_out_reg|instr1_reg|bit24|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit24|dff_d2b~1 , instr_out_reg|instr1_reg|bit24|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit25|dff_d1b~0 , instr_out_reg|instr5_reg|bit25|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit25|dff_d2b~1 , instr_out_reg|instr5_reg|bit25|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit25|dff_d2b~1 , instr_out_reg|instr1_reg|bit25|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit26|dff_d1b~0 , instr_out_reg|instr5_reg|bit26|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit27|dff_d2b~1 , instr_out_reg|instr5_reg|bit27|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit27|dff_d2b~1 , instr_out_reg|instr2_reg|bit27|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit28|dff_d1b~0 , instr_out_reg|instr1_reg|bit28|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit28|dff_d2b~1 , instr_out_reg|instr1_reg|bit28|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit29|dff_d1b~0 , instr_out_reg|instr1_reg|bit29|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit29|dff_d2b~1 , instr_out_reg|instr1_reg|bit29|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit29|dff_d2b~4 , instr_out_reg|instr2_reg|bit29|dff_d2b~4, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit30|dff_d2b~1 , instr_out_reg|instr5_reg|bit30|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit30|dff_d1b~0 , instr_out_reg|instr2_reg|bit30|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|i_load_bar~1 , registerFile|i_load_bar~1, pipelinedProc, 1
instance = comp, \registerFile|reg1|l0|int_q~0 , registerFile|reg1|l0|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|l0|int_q~0 , registerFile|reg5|l0|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|l0|int_q~0 , registerFile|reg4|l0|int_q~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~0 , IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit0|o_q~1 , IF_ID_Buffer_entity|pc_plus4_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg7|l1|int_q~0 , registerFile|reg7|l1|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|l1|int_q~0 , registerFile|reg6|l1|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|l1|int_q~0 , registerFile|reg2|l1|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|l1|int_q~0 , registerFile|reg1|l1|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|l2|int_q~0 , registerFile|reg4|l2|int_q~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~0 , IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit2|o_q~1 , IF_ID_Buffer_entity|pc_plus4_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg4|l3|int_q~0 , registerFile|reg4|l3|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|l3|int_q~0 , registerFile|reg3|l3|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|l3|int_q~0 , registerFile|reg2|l3|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|l3|int_q~0 , registerFile|reg1|l3|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|l3|int_q~0 , registerFile|reg0|l3|int_q~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~0 , IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit3|o_q~1 , IF_ID_Buffer_entity|pc_plus4_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg7|l4|int_q~0 , registerFile|reg7|l4|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|l4|int_q~0 , registerFile|reg6|l4|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|l4|int_q~0 , registerFile|reg4|l4|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|l4|int_q~0 , registerFile|reg2|l4|int_q~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|l5|int_q~0 , registerFile|reg6|l5|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|l5|int_q~0 , registerFile|reg4|l5|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|l5|int_q~0 , registerFile|reg3|l5|int_q~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~0 , IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit5|o_q~1 , IF_ID_Buffer_entity|pc_plus4_reg|bit5|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg6|l6|int_q~0 , registerFile|reg6|l6|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|l6|int_q~0 , registerFile|reg4|l6|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|l6|int_q~0 , registerFile|reg2|l6|int_q~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~0 , IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit6|o_q~1 , IF_ID_Buffer_entity|pc_plus4_reg|bit6|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg7|l7|int_q~0 , registerFile|reg7|l7|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|l7|int_q~0 , registerFile|reg6|l7|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|l7|int_q~0 , registerFile|reg3|l7|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|l7|int_q~0 , registerFile|reg2|l7|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|l7|int_q~0 , registerFile|reg0|l7|int_q~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~0 , IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit7|o_q~1 , IF_ID_Buffer_entity|pc_plus4_reg|bit7|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|o_q~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|o_q~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|o_q~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~2, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~1 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~1 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~1 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~2 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d1b~0 , IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~1 , IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d1b~0 , IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~1 , IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d1b~0 , IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~1 , IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d1b~0 , IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~1 , IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d1b~0 , IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~1 , IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d1b~0 , IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~1 , IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|o_q~1 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|o_q~1 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \ALU_main|u0|CarryOut2 , ALU_main|u0|CarryOut2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|o_q~3 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|o_q~3, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|o_q~3 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|o_q~3, pipelinedProc, 1
instance = comp, \registerFile|i_load_bar~1clkctrl , registerFile|i_load_bar~1clkctrl, pipelinedProc, 1
instance = comp, \muxOut[0]~output , muxOut[0]~output, pipelinedProc, 1
instance = comp, \muxOut[1]~output , muxOut[1]~output, pipelinedProc, 1
instance = comp, \muxOut[2]~output , muxOut[2]~output, pipelinedProc, 1
instance = comp, \muxOut[3]~output , muxOut[3]~output, pipelinedProc, 1
instance = comp, \muxOut[4]~output , muxOut[4]~output, pipelinedProc, 1
instance = comp, \muxOut[5]~output , muxOut[5]~output, pipelinedProc, 1
instance = comp, \muxOut[6]~output , muxOut[6]~output, pipelinedProc, 1
instance = comp, \muxOut[7]~output , muxOut[7]~output, pipelinedProc, 1
instance = comp, \instructionOut[0]~output , instructionOut[0]~output, pipelinedProc, 1
instance = comp, \instructionOut[1]~output , instructionOut[1]~output, pipelinedProc, 1
instance = comp, \instructionOut[2]~output , instructionOut[2]~output, pipelinedProc, 1
instance = comp, \instructionOut[3]~output , instructionOut[3]~output, pipelinedProc, 1
instance = comp, \instructionOut[4]~output , instructionOut[4]~output, pipelinedProc, 1
instance = comp, \instructionOut[5]~output , instructionOut[5]~output, pipelinedProc, 1
instance = comp, \instructionOut[6]~output , instructionOut[6]~output, pipelinedProc, 1
instance = comp, \instructionOut[7]~output , instructionOut[7]~output, pipelinedProc, 1
instance = comp, \instructionOut[8]~output , instructionOut[8]~output, pipelinedProc, 1
instance = comp, \instructionOut[9]~output , instructionOut[9]~output, pipelinedProc, 1
instance = comp, \instructionOut[10]~output , instructionOut[10]~output, pipelinedProc, 1
instance = comp, \instructionOut[11]~output , instructionOut[11]~output, pipelinedProc, 1
instance = comp, \instructionOut[12]~output , instructionOut[12]~output, pipelinedProc, 1
instance = comp, \instructionOut[13]~output , instructionOut[13]~output, pipelinedProc, 1
instance = comp, \instructionOut[14]~output , instructionOut[14]~output, pipelinedProc, 1
instance = comp, \instructionOut[15]~output , instructionOut[15]~output, pipelinedProc, 1
instance = comp, \instructionOut[16]~output , instructionOut[16]~output, pipelinedProc, 1
instance = comp, \instructionOut[17]~output , instructionOut[17]~output, pipelinedProc, 1
instance = comp, \instructionOut[18]~output , instructionOut[18]~output, pipelinedProc, 1
instance = comp, \instructionOut[19]~output , instructionOut[19]~output, pipelinedProc, 1
instance = comp, \instructionOut[20]~output , instructionOut[20]~output, pipelinedProc, 1
instance = comp, \instructionOut[21]~output , instructionOut[21]~output, pipelinedProc, 1
instance = comp, \instructionOut[22]~output , instructionOut[22]~output, pipelinedProc, 1
instance = comp, \instructionOut[23]~output , instructionOut[23]~output, pipelinedProc, 1
instance = comp, \instructionOut[24]~output , instructionOut[24]~output, pipelinedProc, 1
instance = comp, \instructionOut[25]~output , instructionOut[25]~output, pipelinedProc, 1
instance = comp, \instructionOut[26]~output , instructionOut[26]~output, pipelinedProc, 1
instance = comp, \instructionOut[27]~output , instructionOut[27]~output, pipelinedProc, 1
instance = comp, \instructionOut[28]~output , instructionOut[28]~output, pipelinedProc, 1
instance = comp, \instructionOut[29]~output , instructionOut[29]~output, pipelinedProc, 1
instance = comp, \instructionOut[30]~output , instructionOut[30]~output, pipelinedProc, 1
instance = comp, \instructionOut[31]~output , instructionOut[31]~output, pipelinedProc, 1
instance = comp, \BranchOut~output , BranchOut~output, pipelinedProc, 1
instance = comp, \ZeroOut~output , ZeroOut~output, pipelinedProc, 1
instance = comp, \MemWriteOut~output , MemWriteOut~output, pipelinedProc, 1
instance = comp, \RegWriteOut~output , RegWriteOut~output, pipelinedProc, 1
instance = comp, \valueSelect[2]~input , valueSelect[2]~input, pipelinedProc, 1
instance = comp, \valueSelect[0]~input , valueSelect[0]~input, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~1, pipelinedProc, 1
instance = comp, \GClock~input , GClock~input, pipelinedProc, 1
instance = comp, \GReset~input , GReset~input, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit0|dff_d1b~0 , registerFile|reg4|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit0|dff_d2b~0 , registerFile|reg4|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit0|o_q~1 , registerFile|reg4|bit0|o_q~1, pipelinedProc, 1
instance = comp, \GClock~inputclkctrl , GClock~inputclkctrl, pipelinedProc, 1
instance = comp, \PC_register|bit0|dff_d1b~0 , PC_register|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \PC_register|bit0|dff_d2b~0 , PC_register|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \PC_register|bit0|o_q~1 , PC_register|bit0|o_q~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~0 , IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~1 , IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d1b~0 , IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit1|o_q~1 , IF_ID_Buffer_entity|pc_plus4_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \PC_register|bit1|dff_d2b~1 , PC_register|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \PC_register|bit1|dff_d2b~0 , PC_register|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \PC_register|bit1|dff_d2b~2 , PC_register|bit1|dff_d2b~2, pipelinedProc, 1
instance = comp, \PC_register|bit1|dff_d1b~0 , PC_register|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \PC_register|bit1|o_q~1 , PC_register|bit1|o_q~1, pipelinedProc, 1
instance = comp, \PC_register|bit3|dff_d1b~0 , PC_register|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \PC_register|bit3|dff_d2b~0 , PC_register|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \PC_register|bit3|o_q~1 , PC_register|bit3|o_q~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~1 , IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d1b~0 , IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~0 , IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|pc_plus4_reg|bit4|o_q~1 , IF_ID_Buffer_entity|pc_plus4_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \BranchAdder|u4|Si~0 , BranchAdder|u4|Si~0, pipelinedProc, 1
instance = comp, \PC_register|bit4|dff_d2b~1 , PC_register|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \PC_register|bit4|dff_d2b~0 , PC_register|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \PC_register|bit4|dff_d2b~2 , PC_register|bit4|dff_d2b~2, pipelinedProc, 1
instance = comp, \PC_register|bit4|dff_d1b~0 , PC_register|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \PC_register|bit4|o_q~1 , PC_register|bit4|o_q~1, pipelinedProc, 1
instance = comp, \PC_register|bit5|dff_d1b~0 , PC_register|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \PC_register|bit5|dff_d2b~0 , PC_register|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \PC_register|bit5|o_q~1 , PC_register|bit5|o_q~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \PC_register|bit6|dff_d2b~0 , PC_register|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \PC_register|bit6|dff_d2b~2 , PC_register|bit6|dff_d2b~2, pipelinedProc, 1
instance = comp, \PC_register|bit6|dff_d1b~0 , PC_register|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \PC_register|bit6|o_q~1 , PC_register|bit6|o_q~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|o_q~1, pipelinedProc, 1
instance = comp, \PC_register|bit7|dff_d2b~3 , PC_register|bit7|dff_d2b~3, pipelinedProc, 1
instance = comp, \PC_register|bit7|dff_d1b~0 , PC_register|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \PC_register|bit7|dff_d2b~0 , PC_register|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \PC_register|bit7|o_q~1 , PC_register|bit7|o_q~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \PC_register|bit2|dff_d2b~2 , PC_register|bit2|dff_d2b~2, pipelinedProc, 1
instance = comp, \PC_register|bit2|dff_d1b~0 , PC_register|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \PC_register|bit2|dff_d2b~0 , PC_register|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \PC_register|bit2|o_q~1 , PC_register|bit2|o_q~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit0|data_out~5 , registerFile|read_data2_mux|bit0|data_out~5, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|o_q~1 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \FwdA_mux|mux3|data_out[0]~10 , FwdA_mux|mux3|data_out[0]~10, pipelinedProc, 1
instance = comp, \FwdA_mux|mux3|data_out[0]~11 , FwdA_mux|mux3|data_out[0]~11, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|o_q~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|o_q~1, pipelinedProc, 1
instance = comp, \controlUnit|sw_and6|and6_out~0 , controlUnit|sw_and6|and6_out~0, pipelinedProc, 1
instance = comp, \controlUnit|lw_and6|and6_out~0 , controlUnit|lw_and6|and6_out~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|o_q~1 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~1 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit16|dff_d2b~0 , instr_out_reg|instr2_reg|bit16|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~2 , ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit18|dff_d2b~0 , instr_out_reg|instr2_reg|bit18|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~1 , ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2 , ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~1 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~2 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \fwdUnit|Comparator_2|o_EQ~1 , fwdUnit|Comparator_2|o_EQ~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~1 , ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~2 , ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~2 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~1 , ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~2 , ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~2, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~2 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \fwdUnit|Comparator_2|o_EQ~0 , fwdUnit|Comparator_2|o_EQ~0, pipelinedProc, 1
instance = comp, \fwdUnit|Comparator_2|o_EQ~2 , fwdUnit|Comparator_2|o_EQ~2, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~1 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~2 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~1 , ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2 , ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \fwdUnit|Comparator_4|comp1|o_GT~0 , fwdUnit|Comparator_4|comp1|o_GT~0, pipelinedProc, 1
instance = comp, \fwdUnit|Fwd_B[1]~2 , fwdUnit|Fwd_B[1]~2, pipelinedProc, 1
instance = comp, \fwdUnit|Fwd_B[1]~3 , fwdUnit|Fwd_B[1]~3, pipelinedProc, 1
instance = comp, \fwdUnit|Fwd_B[1]~1 , fwdUnit|Fwd_B[1]~1, pipelinedProc, 1
instance = comp, \registerFile|reg2|l0|int_q~0 , registerFile|reg2|l0|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit0|dff_d2b~0 , registerFile|reg2|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit0|dff_d2b~1 , registerFile|reg2|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit0|dff_d1b~0 , registerFile|reg2|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit0|o_q~1 , registerFile|reg2|bit0|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|i_load_bar~0 , registerFile|i_load_bar~0, pipelinedProc, 1
instance = comp, \registerFile|i_load_bar~0clkctrl , registerFile|i_load_bar~0clkctrl, pipelinedProc, 1
instance = comp, \registerFile|reg3|l0|int_q~0 , registerFile|reg3|l0|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit0|dff_d2b~0 , registerFile|reg3|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit0|dff_d2b~1 , registerFile|reg3|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit0|dff_d1b~0 , registerFile|reg3|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit0|o_q~1 , registerFile|reg3|bit0|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit0|data_out~2 , registerFile|read_data2_mux|bit0|data_out~2, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit0|data_out~4 , registerFile|read_data2_mux|bit0|data_out~4, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|o_q~1 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \fwdUnit|i_FwdB~0 , fwdUnit|i_FwdB~0, pipelinedProc, 1
instance = comp, \fwdUnit|Fwd_B[0] , fwdUnit|Fwd_B[0], pipelinedProc, 1
instance = comp, \FwdB_mux|mux3|data_out[0]~10 , FwdB_mux|mux3|data_out[0]~10, pipelinedProc, 1
instance = comp, \FwdB_mux|mux3|data_out[0]~11 , FwdB_mux|mux3|data_out[0]~11, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~1 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2, pipelinedProc, 1
instance = comp, \ALU_mux|data_out[0]~4 , ALU_mux|data_out[0]~4, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~1 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2, pipelinedProc, 1
instance = comp, \ALU_main|op_mux2~0 , ALU_main|op_mux2~0, pipelinedProc, 1
instance = comp, \ALU_main|s[0]~13 , ALU_main|s[0]~13, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~2 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~3 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~3, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~2 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \ALU_main|op_mux1~0 , ALU_main|op_mux1~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit25|dff_d2b~0 , instr_out_reg|instr2_reg|bit25|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~1 , ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~2 , ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit23|dff_d2b~0 , instr_out_reg|instr2_reg|bit23|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~1 , ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~2 , ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~2, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit24|dff_d2b~0 , instr_out_reg|instr2_reg|bit24|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~1 , ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~2 , ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~2, pipelinedProc, 1
instance = comp, \fwdUnit|Comparator_3|comp2|o_LT~0 , fwdUnit|Comparator_3|comp2|o_LT~0, pipelinedProc, 1
instance = comp, \fwdUnit|Comparator_3|comp1|o_GT~0 , fwdUnit|Comparator_3|comp1|o_GT~0, pipelinedProc, 1
instance = comp, \fwdUnit|Fwd_A[1]~2 , fwdUnit|Fwd_A[1]~2, pipelinedProc, 1
instance = comp, \fwdUnit|Fwd_A[1]~3 , fwdUnit|Fwd_A[1]~3, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~2 , ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~2, pipelinedProc, 1
instance = comp, \fwdUnit|Fwd_A[1]~1 , fwdUnit|Fwd_A[1]~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \fwdUnit|i_FwdA~0 , fwdUnit|i_FwdA~0, pipelinedProc, 1
instance = comp, \fwdUnit|Fwd_A[0] , fwdUnit|Fwd_A[0], pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1, pipelinedProc, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a0 , RAM|altsyncram_component|auto_generated|ram_block1a0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~2, pipelinedProc, 1
instance = comp, \MemoryMUX|data_out[1]~1 , MemoryMUX|data_out[1]~1, pipelinedProc, 1
instance = comp, \registerFile|reg4|l1|int_q~0 , registerFile|reg4|l1|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit1|dff_d2b~0 , registerFile|reg4|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit1|dff_d2b~1 , registerFile|reg4|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit1|dff_d1b~0 , registerFile|reg4|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit1|o_q~1 , registerFile|reg4|bit1|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|i_load_bar~6 , registerFile|i_load_bar~6, pipelinedProc, 1
instance = comp, \registerFile|i_load_bar~6clkctrl , registerFile|i_load_bar~6clkctrl, pipelinedProc, 1
instance = comp, \registerFile|reg5|l1|int_q~0 , registerFile|reg5|l1|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit1|dff_d2b~0 , registerFile|reg5|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit1|dff_d2b~1 , registerFile|reg5|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit1|dff_d1b~0 , registerFile|reg5|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit1|o_q~1 , registerFile|reg5|bit1|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit1|data_out~1 , registerFile|read_data2_mux|bit1|data_out~1, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit1|dff_d1b~0 , registerFile|reg7|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit1|dff_d2b~0 , registerFile|reg7|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit1|o_q~1 , registerFile|reg7|bit1|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit1|data_out~0 , registerFile|read_data2_mux|bit1|data_out~0, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit1|data_out~2 , registerFile|read_data2_mux|bit1|data_out~2, pipelinedProc, 1
instance = comp, \registerFile|i_load_bar~3 , registerFile|i_load_bar~3, pipelinedProc, 1
instance = comp, \registerFile|i_load_bar~3clkctrl , registerFile|i_load_bar~3clkctrl, pipelinedProc, 1
instance = comp, \registerFile|reg0|l1|int_q~0 , registerFile|reg0|l1|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit1|dff_d2b~1 , registerFile|reg0|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit1|dff_d2b~0 , registerFile|reg0|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit1|o_q~1 , registerFile|reg0|bit1|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit1|data_out~4 , registerFile|read_data2_mux|bit1|data_out~4, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit1|data_out~5 , registerFile|read_data2_mux|bit1|data_out~5, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|o_q~1 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \FwdB_mux|mux3|data_out[1]~12 , FwdB_mux|mux3|data_out[1]~12, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~2, pipelinedProc, 1
instance = comp, \MemoryMUX|data_out[4]~4 , MemoryMUX|data_out[4]~4, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|o_q~1 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \FwdA_mux|mux3|data_out[4]~4 , FwdA_mux|mux3|data_out[4]~4, pipelinedProc, 1
instance = comp, \FwdA_mux|mux3|data_out[4]~5 , FwdA_mux|mux3|data_out[4]~5, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~2 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~2, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg3|l1|int_q~0 , registerFile|reg3|l1|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit1|dff_d2b~0 , registerFile|reg3|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit1|dff_d2b~1 , registerFile|reg3|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit1|dff_d1b~0 , registerFile|reg3|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit1|o_q~1 , registerFile|reg3|bit1|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit1|data_out~3 , registerFile|read_data1_mux|bit1|data_out~3, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit1|data_out~0 , registerFile|read_data1_mux|bit1|data_out~0, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit1|data_out~2 , registerFile|read_data1_mux|bit1|data_out~2, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit1|data_out~5 , registerFile|read_data1_mux|bit1|data_out~5, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit2|dff_d2b~0 , registerFile|reg1|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~2, pipelinedProc, 1
instance = comp, \MemoryMUX|data_out[2]~2 , MemoryMUX|data_out[2]~2, pipelinedProc, 1
instance = comp, \registerFile|reg1|l2|int_q~0 , registerFile|reg1|l2|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit2|dff_d2b~1 , registerFile|reg1|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit2|dff_d1b~0 , registerFile|reg1|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit2|o_q~1 , registerFile|reg1|bit2|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg0|l2|int_q~0 , registerFile|reg0|l2|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit2|dff_d2b~1 , registerFile|reg0|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit2|dff_d1b~0 , registerFile|reg0|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit2|o_q~1 , registerFile|reg0|bit2|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit2|data_out~4 , registerFile|read_data1_mux|bit2|data_out~4, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit2|dff_d1b~0 , registerFile|reg4|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit2|dff_d2b~0 , registerFile|reg4|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit2|o_q~1 , registerFile|reg4|bit2|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit2|data_out~1 , registerFile|read_data1_mux|bit2|data_out~1, pipelinedProc, 1
instance = comp, \registerFile|reg6|l2|int_q~0 , registerFile|reg6|l2|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit2|dff_d2b~1 , registerFile|reg6|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit2|dff_d1b~0 , registerFile|reg6|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit2|dff_d2b~0 , registerFile|reg6|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit2|o_q~1 , registerFile|reg6|bit2|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|i_load_bar~4 , registerFile|i_load_bar~4, pipelinedProc, 1
instance = comp, \registerFile|i_load_bar~4clkctrl , registerFile|i_load_bar~4clkctrl, pipelinedProc, 1
instance = comp, \registerFile|reg7|l2|int_q~0 , registerFile|reg7|l2|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit2|dff_d2b~1 , registerFile|reg7|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit2|dff_d1b~0 , registerFile|reg7|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit2|dff_d2b~0 , registerFile|reg7|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit2|o_q~1 , registerFile|reg7|bit2|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit2|data_out~0 , registerFile|read_data1_mux|bit2|data_out~0, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit2|data_out~2 , registerFile|read_data1_mux|bit2|data_out~2, pipelinedProc, 1
instance = comp, \registerFile|reg2|l2|int_q~0 , registerFile|reg2|l2|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit2|dff_d2b~0 , registerFile|reg2|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit2|dff_d2b~1 , registerFile|reg2|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit2|dff_d1b~0 , registerFile|reg2|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit2|o_q~1 , registerFile|reg2|bit2|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg3|l2|int_q~0 , registerFile|reg3|l2|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit2|dff_d2b~1 , registerFile|reg3|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit2|dff_d1b~0 , registerFile|reg3|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit2|o_q~1 , registerFile|reg3|bit2|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit2|data_out~3 , registerFile|read_data1_mux|bit2|data_out~3, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit2|data_out~5 , registerFile|read_data1_mux|bit2|data_out~5, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit3|dff_d1b~0 , registerFile|reg3|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit3|dff_d2b~0 , registerFile|reg3|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit3|o_q~1 , registerFile|reg3|bit3|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit3|dff_d2b~1 , registerFile|reg2|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit3|dff_d1b~0 , registerFile|reg2|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit3|dff_d2b~0 , registerFile|reg2|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit3|o_q~1 , registerFile|reg2|bit3|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit3|data_out~3 , registerFile|read_data1_mux|bit3|data_out~3, pipelinedProc, 1
instance = comp, \registerFile|reg5|l3|int_q~0 , registerFile|reg5|l3|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit3|dff_d2b~1 , registerFile|reg5|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit3|dff_d1b~0 , registerFile|reg5|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit3|dff_d2b~0 , registerFile|reg5|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit3|o_q~1 , registerFile|reg5|bit3|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit3|data_out~1 , registerFile|read_data1_mux|bit3|data_out~1, pipelinedProc, 1
instance = comp, \registerFile|i_load_bar~5 , registerFile|i_load_bar~5, pipelinedProc, 1
instance = comp, \registerFile|i_load_bar~5clkctrl , registerFile|i_load_bar~5clkctrl, pipelinedProc, 1
instance = comp, \registerFile|reg6|l3|int_q~0 , registerFile|reg6|l3|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit3|dff_d2b~1 , registerFile|reg6|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit3|dff_d1b~0 , registerFile|reg6|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit3|dff_d2b~0 , registerFile|reg6|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit3|o_q~1 , registerFile|reg6|bit3|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit3|data_out~0 , registerFile|read_data1_mux|bit3|data_out~0, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit3|data_out~2 , registerFile|read_data1_mux|bit3|data_out~2, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit3|data_out~5 , registerFile|read_data1_mux|bit3|data_out~5, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit2|data_out~3 , registerFile|read_data2_mux|bit2|data_out~3, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit2|dff_d2b~0 , registerFile|reg5|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|l2|int_q~0 , registerFile|reg5|l2|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit2|dff_d2b~1 , registerFile|reg5|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit2|dff_d1b~0 , registerFile|reg5|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit2|o_q~1 , registerFile|reg5|bit2|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit2|data_out~1 , registerFile|read_data2_mux|bit2|data_out~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit2|data_out~0 , registerFile|read_data2_mux|bit2|data_out~0, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit2|data_out~2 , registerFile|read_data2_mux|bit2|data_out~2, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit2|data_out~5 , registerFile|read_data2_mux|bit2|data_out~5, pipelinedProc, 1
instance = comp, \Comparator_rs_rt|comp2|o_LT~0 , Comparator_rs_rt|comp2|o_LT~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit7|dff_d1b~0 , registerFile|reg2|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit7|dff_d2b~0 , registerFile|reg2|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit7|o_q~1 , registerFile|reg2|bit7|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit7|dff_d1b~0 , registerFile|reg3|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit7|dff_d2b~0 , registerFile|reg3|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit7|o_q~1 , registerFile|reg3|bit7|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit7|data_out~3 , registerFile|read_data2_mux|bit7|data_out~3, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit7|dff_d2b~1 , registerFile|reg0|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit7|dff_d1b~0 , registerFile|reg0|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit7|dff_d2b~0 , registerFile|reg0|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit7|o_q~1 , registerFile|reg0|bit7|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|i_load_bar~2 , registerFile|i_load_bar~2, pipelinedProc, 1
instance = comp, \registerFile|i_load_bar~2clkctrl , registerFile|i_load_bar~2clkctrl, pipelinedProc, 1
instance = comp, \registerFile|reg1|l7|int_q~0 , registerFile|reg1|l7|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit7|dff_d2b~1 , registerFile|reg1|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit7|dff_d1b~0 , registerFile|reg1|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit7|dff_d2b~0 , registerFile|reg1|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit7|o_q~1 , registerFile|reg1|bit7|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit7|data_out~4 , registerFile|read_data2_mux|bit7|data_out~4, pipelinedProc, 1
instance = comp, \registerFile|i_load_bar~7 , registerFile|i_load_bar~7, pipelinedProc, 1
instance = comp, \registerFile|i_load_bar~7clkctrl , registerFile|i_load_bar~7clkctrl, pipelinedProc, 1
instance = comp, \registerFile|reg4|l7|int_q~0 , registerFile|reg4|l7|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit7|dff_d2b~1 , registerFile|reg4|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit7|dff_d1b~0 , registerFile|reg4|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit7|dff_d2b~0 , registerFile|reg4|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg4|bit7|o_q~1 , registerFile|reg4|bit7|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit7|data_out~1 , registerFile|read_data2_mux|bit7|data_out~1, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit7|dff_d1b~0 , registerFile|reg6|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit7|o_q~1 , registerFile|reg6|bit7|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit7|data_out~0 , registerFile|read_data2_mux|bit7|data_out~0, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit7|data_out~2 , registerFile|read_data2_mux|bit7|data_out~2, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit7|data_out~5 , registerFile|read_data2_mux|bit7|data_out~5, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit7|data_out~3 , registerFile|read_data1_mux|bit7|data_out~3, pipelinedProc, 1
instance = comp, \registerFile|reg5|l7|int_q~0 , registerFile|reg5|l7|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit7|dff_d2b~1 , registerFile|reg5|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit7|dff_d1b~0 , registerFile|reg5|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit7|dff_d2b~0 , registerFile|reg5|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit7|o_q~1 , registerFile|reg5|bit7|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit7|data_out~1 , registerFile|read_data1_mux|bit7|data_out~1, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit7|dff_d1b~0 , registerFile|reg7|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit7|dff_d2b~0 , registerFile|reg7|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit7|o_q~1 , registerFile|reg7|bit7|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit7|data_out~0 , registerFile|read_data1_mux|bit7|data_out~0, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit7|data_out~2 , registerFile|read_data1_mux|bit7|data_out~2, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit7|data_out~5 , registerFile|read_data1_mux|bit7|data_out~5, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~2, pipelinedProc, 1
instance = comp, \MemoryMUX|data_out[5]~5 , MemoryMUX|data_out[5]~5, pipelinedProc, 1
instance = comp, \registerFile|reg2|l5|int_q~0 , registerFile|reg2|l5|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit5|dff_d2b~0 , registerFile|reg2|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit5|dff_d2b~1 , registerFile|reg2|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit5|dff_d1b~0 , registerFile|reg2|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit5|o_q~1 , registerFile|reg2|bit5|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit5|data_out~3 , registerFile|read_data1_mux|bit5|data_out~3, pipelinedProc, 1
instance = comp, \registerFile|reg0|l5|int_q~0 , registerFile|reg0|l5|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit5|dff_d2b~0 , registerFile|reg0|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit5|dff_d2b~1 , registerFile|reg0|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit5|dff_d1b~0 , registerFile|reg0|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit5|o_q~1 , registerFile|reg0|bit5|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg1|l5|int_q~0 , registerFile|reg1|l5|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit5|dff_d2b~1 , registerFile|reg1|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit5|dff_d1b~0 , registerFile|reg1|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit5|dff_d2b~0 , registerFile|reg1|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit5|o_q~1 , registerFile|reg1|bit5|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit5|data_out~4 , registerFile|read_data1_mux|bit5|data_out~4, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit5|data_out~5 , registerFile|read_data1_mux|bit5|data_out~5, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit5|data_out~4 , registerFile|read_data2_mux|bit5|data_out~4, pipelinedProc, 1
instance = comp, \registerFile|reg5|l5|int_q~0 , registerFile|reg5|l5|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit5|dff_d2b~1 , registerFile|reg5|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit5|dff_d1b~0 , registerFile|reg5|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit5|dff_d2b~0 , registerFile|reg5|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit5|o_q~1 , registerFile|reg5|bit5|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit5|data_out~1 , registerFile|read_data2_mux|bit5|data_out~1, pipelinedProc, 1
instance = comp, \registerFile|reg7|l5|int_q~0 , registerFile|reg7|l5|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit5|dff_d2b~1 , registerFile|reg7|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit5|dff_d1b~0 , registerFile|reg7|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit5|dff_d2b~0 , registerFile|reg7|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit5|o_q~1 , registerFile|reg7|bit5|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit5|data_out~0 , registerFile|read_data2_mux|bit5|data_out~0, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit5|data_out~2 , registerFile|read_data2_mux|bit5|data_out~2, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit5|data_out~5 , registerFile|read_data2_mux|bit5|data_out~5, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~2, pipelinedProc, 1
instance = comp, \MemoryMUX|data_out[6]~6 , MemoryMUX|data_out[6]~6, pipelinedProc, 1
instance = comp, \registerFile|reg7|l6|int_q~0 , registerFile|reg7|l6|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit6|dff_d2b~1 , registerFile|reg7|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit6|dff_d1b~0 , registerFile|reg7|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit6|dff_d2b~0 , registerFile|reg7|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit6|o_q~1 , registerFile|reg7|bit6|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit6|data_out~0 , registerFile|read_data1_mux|bit6|data_out~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|l6|int_q~0 , registerFile|reg5|l6|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit6|dff_d2b~1 , registerFile|reg5|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit6|dff_d1b~0 , registerFile|reg5|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit6|dff_d2b~0 , registerFile|reg5|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit6|o_q~1 , registerFile|reg5|bit6|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit6|data_out~1 , registerFile|read_data1_mux|bit6|data_out~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit6|data_out~2 , registerFile|read_data1_mux|bit6|data_out~2, pipelinedProc, 1
instance = comp, \registerFile|reg1|l6|int_q~0 , registerFile|reg1|l6|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit6|dff_d2b~1 , registerFile|reg1|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit6|dff_d1b~0 , registerFile|reg1|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit6|dff_d2b~0 , registerFile|reg1|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit6|o_q~1 , registerFile|reg1|bit6|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit6|data_out~4 , registerFile|read_data1_mux|bit6|data_out~4, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit6|data_out~5 , registerFile|read_data1_mux|bit6|data_out~5, pipelinedProc, 1
instance = comp, \Comparator_rs_rt|comp5|o_GT~0 , Comparator_rs_rt|comp5|o_GT~0, pipelinedProc, 1
instance = comp, \Comparator_rs_rt|comp5|o_GT~1 , Comparator_rs_rt|comp5|o_GT~1, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit4|dff_d1b~0 , registerFile|reg6|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit4|dff_d2b~0 , registerFile|reg6|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit4|o_q~1 , registerFile|reg6|bit4|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit4|data_out~0 , registerFile|read_data2_mux|bit4|data_out~0, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit4|data_out~2 , registerFile|read_data2_mux|bit4|data_out~2, pipelinedProc, 1
instance = comp, \registerFile|reg0|l4|int_q~0 , registerFile|reg0|l4|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit4|dff_d2b~1 , registerFile|reg0|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit4|dff_d1b~0 , registerFile|reg0|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit4|dff_d2b~0 , registerFile|reg0|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit4|o_q~1 , registerFile|reg0|bit4|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg1|l4|int_q~0 , registerFile|reg1|l4|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit4|dff_d2b~1 , registerFile|reg1|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit4|dff_d1b~0 , registerFile|reg1|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit4|dff_d2b~0 , registerFile|reg1|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit4|o_q~1 , registerFile|reg1|bit4|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit4|data_out~4 , registerFile|read_data2_mux|bit4|data_out~4, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit4|data_out~5 , registerFile|read_data2_mux|bit4|data_out~5, pipelinedProc, 1
instance = comp, \registerFile|reg5|l4|int_q~0 , registerFile|reg5|l4|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit4|dff_d2b~0 , registerFile|reg5|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit4|dff_d2b~1 , registerFile|reg5|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit4|dff_d1b~0 , registerFile|reg5|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg5|bit4|o_q~1 , registerFile|reg5|bit4|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit4|data_out~1 , registerFile|read_data1_mux|bit4|data_out~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit4|data_out~2 , registerFile|read_data1_mux|bit4|data_out~2, pipelinedProc, 1
instance = comp, \registerFile|reg3|l4|int_q~0 , registerFile|reg3|l4|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit4|dff_d2b~1 , registerFile|reg3|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit4|dff_d2b~0 , registerFile|reg3|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit4|dff_d1b~0 , registerFile|reg3|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit4|o_q~1 , registerFile|reg3|bit4|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit4|data_out~3 , registerFile|read_data1_mux|bit4|data_out~3, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit4|data_out~5 , registerFile|read_data1_mux|bit4|data_out~5, pipelinedProc, 1
instance = comp, \Comparator_rs_rt|comp2|o_LT~1 , Comparator_rs_rt|comp2|o_LT~1, pipelinedProc, 1
instance = comp, \Comparator_rs_rt|comp2|o_LT~2 , Comparator_rs_rt|comp2|o_LT~2, pipelinedProc, 1
instance = comp, \br_control~0 , br_control~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~2 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~3 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~3, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|o_q~1 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|o_q~1, pipelinedProc, 1
instance = comp, \ALUControl|ALU_cont[2] , ALUControl|ALU_cont[2], pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~1 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~2 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|o_q~1 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \FwdB_mux|mux3|data_out[4]~4 , FwdB_mux|mux3|data_out[4]~4, pipelinedProc, 1
instance = comp, \FwdB_mux|mux3|data_out[4]~5 , FwdB_mux|mux3|data_out[4]~5, pipelinedProc, 1
instance = comp, \ALU_main|y_muxOut[4]~4 , ALU_main|y_muxOut[4]~4, pipelinedProc, 1
instance = comp, \ALU_main|s[4]~4 , ALU_main|s[4]~4, pipelinedProc, 1
instance = comp, \ALU_main|s[4]~5 , ALU_main|s[4]~5, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~2, pipelinedProc, 1
instance = comp, \MemoryMUX|data_out[3]~3 , MemoryMUX|data_out[3]~3, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|o_q~1 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \FwdA_mux|mux3|data_out[3]~6 , FwdA_mux|mux3|data_out[3]~6, pipelinedProc, 1
instance = comp, \FwdA_mux|mux3|data_out[3]~7 , FwdA_mux|mux3|data_out[3]~7, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit3|data_out~3 , registerFile|read_data2_mux|bit3|data_out~3, pipelinedProc, 1
instance = comp, \registerFile|reg7|l3|int_q~0 , registerFile|reg7|l3|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit3|dff_d2b~1 , registerFile|reg7|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit3|dff_d1b~0 , registerFile|reg7|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit3|dff_d2b~0 , registerFile|reg7|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit3|o_q~1 , registerFile|reg7|bit3|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit3|data_out~0 , registerFile|read_data2_mux|bit3|data_out~0, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit3|data_out~1 , registerFile|read_data2_mux|bit3|data_out~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit3|data_out~2 , registerFile|read_data2_mux|bit3|data_out~2, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit3|data_out~5 , registerFile|read_data2_mux|bit3|data_out~5, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|o_q~1 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \FwdB_mux|mux3|data_out[3]~6 , FwdB_mux|mux3|data_out[3]~6, pipelinedProc, 1
instance = comp, \FwdB_mux|mux3|data_out[3]~7 , FwdB_mux|mux3|data_out[3]~7, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \controlUnit|sw_and6|and6_out , controlUnit|sw_and6|and6_out, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1 , ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \ALU_main|y_muxOut[3]~5 , ALU_main|y_muxOut[3]~5, pipelinedProc, 1
instance = comp, \ALU_main|op_mux2[3] , ALU_main|op_mux2[3], pipelinedProc, 1
instance = comp, \ALU_main|s[3]~7 , ALU_main|s[3]~7, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~2, pipelinedProc, 1
instance = comp, \MemoryMUX|data_out[7]~7 , MemoryMUX|data_out[7]~7, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|o_q~1 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|o_q~1, pipelinedProc, 1
instance = comp, \FwdB_mux|mux3|data_out[7]~14 , FwdB_mux|mux3|data_out[7]~14, pipelinedProc, 1
instance = comp, \FwdB_mux|mux3|data_out[7]~15 , FwdB_mux|mux3|data_out[7]~15, pipelinedProc, 1
instance = comp, \ALU_main|y_muxOut[7]~7 , ALU_main|y_muxOut[7]~7, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~2 , ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~2, pipelinedProc, 1
instance = comp, \registerFile|reg0|l6|int_q~0 , registerFile|reg0|l6|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit6|dff_d2b~1 , registerFile|reg0|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit6|dff_d1b~0 , registerFile|reg0|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit6|dff_d2b~0 , registerFile|reg0|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit6|o_q~1 , registerFile|reg0|bit6|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit6|data_out~4 , registerFile|read_data2_mux|bit6|data_out~4, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit6|dff_d2b~1 , registerFile|reg2|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit6|dff_d1b~0 , registerFile|reg2|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit6|dff_d2b~0 , registerFile|reg2|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg2|bit6|o_q~1 , registerFile|reg2|bit6|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg3|l6|int_q~0 , registerFile|reg3|l6|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit6|dff_d2b~0 , registerFile|reg3|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit6|dff_d2b~1 , registerFile|reg3|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit6|dff_d1b~0 , registerFile|reg3|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg3|bit6|o_q~1 , registerFile|reg3|bit6|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit6|data_out~3 , registerFile|read_data2_mux|bit6|data_out~3, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit6|data_out~5 , registerFile|read_data2_mux|bit6|data_out~5, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|o_q~1 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|o_q~1, pipelinedProc, 1
instance = comp, \FwdB_mux|mux3|data_out[6]~0 , FwdB_mux|mux3|data_out[6]~0, pipelinedProc, 1
instance = comp, \FwdB_mux|mux3|data_out[6]~1 , FwdB_mux|mux3|data_out[6]~1, pipelinedProc, 1
instance = comp, \ALU_mux|data_out[6]~5 , ALU_mux|data_out[6]~5, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|o_q~1 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|o_q~1, pipelinedProc, 1
instance = comp, \FwdA_mux|mux3|data_out[6]~0 , FwdA_mux|mux3|data_out[6]~0, pipelinedProc, 1
instance = comp, \FwdA_mux|mux3|data_out[6]~1 , FwdA_mux|mux3|data_out[6]~1, pipelinedProc, 1
instance = comp, \ALU_main|u6|Ci_1~0 , ALU_main|u6|Ci_1~0, pipelinedProc, 1
instance = comp, \ALU_main|u7|Si , ALU_main|u7|Si, pipelinedProc, 1
instance = comp, \ALU_main|op_mux0~0 , ALU_main|op_mux0~0, pipelinedProc, 1
instance = comp, \ALU_main|y_muxOut[0]~1 , ALU_main|y_muxOut[0]~1, pipelinedProc, 1
instance = comp, \ALU_main|s[0]~12 , ALU_main|s[0]~12, pipelinedProc, 1
instance = comp, \ALU_main|s[0]~15 , ALU_main|s[0]~15, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~2, pipelinedProc, 1
instance = comp, \MemoryMUX|data_out[0]~0 , MemoryMUX|data_out[0]~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|l0|int_q~0 , registerFile|reg7|l0|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit0|dff_d2b~0 , registerFile|reg7|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit0|dff_d2b~1 , registerFile|reg7|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit0|dff_d1b~0 , registerFile|reg7|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg7|bit0|o_q~1 , registerFile|reg7|bit0|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg6|l0|int_q~0 , registerFile|reg6|l0|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit0|dff_d2b~0 , registerFile|reg6|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit0|dff_d2b~1 , registerFile|reg6|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit0|dff_d1b~0 , registerFile|reg6|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg6|bit0|o_q~1 , registerFile|reg6|bit0|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit0|data_out~6 , registerFile|read_data2_mux|bit0|data_out~6, pipelinedProc, 1
instance = comp, \br_control~1 , br_control~1, pipelinedProc, 1
instance = comp, \br_control~2 , br_control~2, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1, pipelinedProc, 1
instance = comp, \controlUnit|beq_and6|and6_out~0 , controlUnit|beq_and6|and6_out~0, pipelinedProc, 1
instance = comp, \controlUnit|j_and6|and6_out~0 , controlUnit|j_and6|and6_out~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit0|data_out~1 , registerFile|read_data1_mux|bit0|data_out~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit0|data_out~2 , registerFile|read_data1_mux|bit0|data_out~2, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit0|dff_d2b~1 , registerFile|reg1|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit0|dff_d1b~0 , registerFile|reg1|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit0|dff_d2b~0 , registerFile|reg1|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg1|bit0|o_q~1 , registerFile|reg1|bit0|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|reg0|l0|int_q~0 , registerFile|reg0|l0|int_q~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit0|dff_d2b~1 , registerFile|reg0|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit0|dff_d2b~0 , registerFile|reg0|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \registerFile|reg0|bit0|o_q~1 , registerFile|reg0|bit0|o_q~1, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit0|data_out~4 , registerFile|read_data1_mux|bit0|data_out~4, pipelinedProc, 1
instance = comp, \registerFile|read_data1_mux|bit0|data_out~5 , registerFile|read_data1_mux|bit0|data_out~5, pipelinedProc, 1
instance = comp, \registerFile|read_data2_mux|bit0|data_out~7 , registerFile|read_data2_mux|bit0|data_out~7, pipelinedProc, 1
instance = comp, \OutputMUX|bit0|data_out~1 , OutputMUX|bit0|data_out~1, pipelinedProc, 1
instance = comp, \OutputMUX|bit0|data_out~2 , OutputMUX|bit0|data_out~2, pipelinedProc, 1
instance = comp, \valueSelect[1]~input , valueSelect[1]~input, pipelinedProc, 1
instance = comp, \OutputMUX|bit6|i_and_out~0 , OutputMUX|bit6|i_and_out~0, pipelinedProc, 1
instance = comp, \OutputMUX|bit0|data_out~0 , OutputMUX|bit0|data_out~0, pipelinedProc, 1
instance = comp, \OutputMUX|bit0|data_out~3 , OutputMUX|bit0|data_out~3, pipelinedProc, 1
instance = comp, \OutputMUX|bit1|data_out~2 , OutputMUX|bit1|data_out~2, pipelinedProc, 1
instance = comp, \controlUnit|beq_and6|and6_out , controlUnit|beq_and6|and6_out, pipelinedProc, 1
instance = comp, \OutputMUX|bit1|data_out~0 , OutputMUX|bit1|data_out~0, pipelinedProc, 1
instance = comp, \OutputMUX|bit1|data_out~1 , OutputMUX|bit1|data_out~1, pipelinedProc, 1
instance = comp, \OutputMUX|bit1|data_out~3 , OutputMUX|bit1|data_out~3, pipelinedProc, 1
instance = comp, \OutputMUX|bit2|data_out~2 , OutputMUX|bit2|data_out~2, pipelinedProc, 1
instance = comp, \OutputMUX|bit2|data_out~1 , OutputMUX|bit2|data_out~1, pipelinedProc, 1
instance = comp, \OutputMUX|bit2|data_out~0 , OutputMUX|bit2|data_out~0, pipelinedProc, 1
instance = comp, \OutputMUX|bit2|data_out~3 , OutputMUX|bit2|data_out~3, pipelinedProc, 1
instance = comp, \OutputMUX|bit3|data_out~0 , OutputMUX|bit3|data_out~0, pipelinedProc, 1
instance = comp, \OutputMUX|bit3|data_out~1 , OutputMUX|bit3|data_out~1, pipelinedProc, 1
instance = comp, \OutputMUX|bit3|data_out~2 , OutputMUX|bit3|data_out~2, pipelinedProc, 1
instance = comp, \OutputMUX|bit3|data_out~3 , OutputMUX|bit3|data_out~3, pipelinedProc, 1
instance = comp, \OutputMUX|bit4|data_out~1 , OutputMUX|bit4|data_out~1, pipelinedProc, 1
instance = comp, \OutputMUX|bit4|data_out~2 , OutputMUX|bit4|data_out~2, pipelinedProc, 1
instance = comp, \OutputMUX|bit4|data_out~0 , OutputMUX|bit4|data_out~0, pipelinedProc, 1
instance = comp, \OutputMUX|bit4|data_out~3 , OutputMUX|bit4|data_out~3, pipelinedProc, 1
instance = comp, \OutputMUX|bit5|data_out~1 , OutputMUX|bit5|data_out~1, pipelinedProc, 1
instance = comp, \OutputMUX|bit5|data_out~2 , OutputMUX|bit5|data_out~2, pipelinedProc, 1
instance = comp, \OutputMUX|bit5|data_out~0 , OutputMUX|bit5|data_out~0, pipelinedProc, 1
instance = comp, \OutputMUX|bit5|data_out~3 , OutputMUX|bit5|data_out~3, pipelinedProc, 1
instance = comp, \OutputMUX|bit6|data_out~2 , OutputMUX|bit6|data_out~2, pipelinedProc, 1
instance = comp, \controlUnit|r_type_and6|and6_out , controlUnit|r_type_and6|and6_out, pipelinedProc, 1
instance = comp, \OutputMUX|bit6|data_out~0 , OutputMUX|bit6|data_out~0, pipelinedProc, 1
instance = comp, \OutputMUX|bit6|data_out~1 , OutputMUX|bit6|data_out~1, pipelinedProc, 1
instance = comp, \OutputMUX|bit6|data_out~3 , OutputMUX|bit6|data_out~3, pipelinedProc, 1
instance = comp, \OutputMUX|bit7|data_out~0 , OutputMUX|bit7|data_out~0, pipelinedProc, 1
instance = comp, \OutputMUX|bit7|data_out~1 , OutputMUX|bit7|data_out~1, pipelinedProc, 1
instance = comp, \OutputMUX|bit7|data_out~2 , OutputMUX|bit7|data_out~2, pipelinedProc, 1
instance = comp, \InstrSelect[2]~input , InstrSelect[2]~input, pipelinedProc, 1
instance = comp, \InstrSelect[1]~input , InstrSelect[1]~input, pipelinedProc, 1
instance = comp, \InstrSelect[0]~input , InstrSelect[0]~input, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit0|dff_d2b~1 , instr_out_reg|instr5_reg|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit0|dff_d1b~0 , instr_out_reg|instr5_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit0|dff_d2b~0 , instr_out_reg|instr5_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit0|o_q~1 , instr_out_reg|instr5_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit0|i_and_out[4] , instr_out_reg|mux4|bit0|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit0|dff_d2b~0 , instr_out_reg|instr3_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit0|o_q~1 , instr_out_reg|instr3_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit0|dff_d1b~0 , instr_out_reg|instr3_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit0|o_q~2 , instr_out_reg|instr3_reg|bit0|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit0|data_out~0 , instr_out_reg|mux4|bit0|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit0|dff_d2b~1 , instr_out_reg|instr1_reg|bit0|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit0|dff_d1b~0 , instr_out_reg|instr1_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit0|dff_d2b~0 , instr_out_reg|instr1_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit0|o_q~1 , instr_out_reg|instr1_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit0|dff_d1b~0 , instr_out_reg|instr2_reg|bit0|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit0|dff_d2b~0 , instr_out_reg|instr2_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit0|o_q~1 , instr_out_reg|instr2_reg|bit0|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit0|o_q~2 , instr_out_reg|instr2_reg|bit0|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit0|data_out~1 , instr_out_reg|mux4|bit0|data_out~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit0|data_out~2 , instr_out_reg|mux4|bit0|data_out~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit1|dff_d2b~0 , instr_out_reg|instr4_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit1|dff_d1b~0 , instr_out_reg|instr4_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit1|o_q~1 , instr_out_reg|instr4_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit1|o_q~2 , instr_out_reg|instr4_reg|bit1|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit1|data_out~0 , instr_out_reg|mux4|bit1|data_out~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit1|dff_d2b~1 , instr_out_reg|instr5_reg|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit1|dff_d1b~0 , instr_out_reg|instr5_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit1|dff_d2b~0 , instr_out_reg|instr5_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit1|o_q~1 , instr_out_reg|instr5_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit1|i_and_out[4] , instr_out_reg|mux4|bit1|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit1|dff_d2b~0 , instr_out_reg|instr2_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit1|dff_d1b~0 , instr_out_reg|instr2_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit1|o_q~1 , instr_out_reg|instr2_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit1|o_q~2 , instr_out_reg|instr2_reg|bit1|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit1|dff_d2b~1 , instr_out_reg|instr1_reg|bit1|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit1|dff_d1b~0 , instr_out_reg|instr1_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit1|dff_d2b~0 , instr_out_reg|instr1_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit1|o_q~1 , instr_out_reg|instr1_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit1|data_out~1 , instr_out_reg|mux4|bit1|data_out~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit1|data_out~2 , instr_out_reg|mux4|bit1|data_out~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit2|dff_d1b~0 , instr_out_reg|instr4_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit2|dff_d2b~0 , instr_out_reg|instr4_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit2|o_q~1 , instr_out_reg|instr4_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit2|o_q~2 , instr_out_reg|instr4_reg|bit2|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit2|dff_d2b~0 , instr_out_reg|instr3_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit2|dff_d1b~0 , instr_out_reg|instr3_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit2|o_q~1 , instr_out_reg|instr3_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit2|o_q~2 , instr_out_reg|instr3_reg|bit2|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit2|data_out~0 , instr_out_reg|mux4|bit2|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit2|dff_d2b~0 , instr_out_reg|instr1_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit2|dff_d2b~1 , instr_out_reg|instr1_reg|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit2|dff_d1b~0 , instr_out_reg|instr1_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit2|o_q~1 , instr_out_reg|instr1_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit2|dff_d2b~0 , instr_out_reg|instr2_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit2|dff_d1b~0 , instr_out_reg|instr2_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit2|o_q~1 , instr_out_reg|instr2_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit2|o_q~2 , instr_out_reg|instr2_reg|bit2|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit2|data_out~1 , instr_out_reg|mux4|bit2|data_out~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit2|dff_d2b~0 , instr_out_reg|instr5_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit2|dff_d2b~1 , instr_out_reg|instr5_reg|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit2|dff_d1b~0 , instr_out_reg|instr5_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit2|o_q~1 , instr_out_reg|instr5_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit2|i_and_out[4] , instr_out_reg|mux4|bit2|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit2|data_out~2 , instr_out_reg|mux4|bit2|data_out~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit3|dff_d2b~0 , instr_out_reg|instr5_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit3|dff_d2b~1 , instr_out_reg|instr5_reg|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit3|dff_d1b~0 , instr_out_reg|instr5_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit3|o_q~1 , instr_out_reg|instr5_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit3|i_and_out[4] , instr_out_reg|mux4|bit3|i_and_out[4], pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit3|dff_d2b~0 , instr_out_reg|instr3_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit3|dff_d1b~0 , instr_out_reg|instr3_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit3|o_q~2 , instr_out_reg|instr3_reg|bit3|o_q~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit3|dff_d2b~0 , instr_out_reg|instr4_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit3|dff_d1b~0 , instr_out_reg|instr4_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit3|o_q~1 , instr_out_reg|instr4_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit3|o_q~2 , instr_out_reg|instr4_reg|bit3|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit3|data_out~0 , instr_out_reg|mux4|bit3|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit3|dff_d1b~0 , instr_out_reg|instr1_reg|bit3|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit3|dff_d2b~0 , instr_out_reg|instr1_reg|bit3|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit3|o_q~1 , instr_out_reg|instr1_reg|bit3|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit3|data_out~1 , instr_out_reg|mux4|bit3|data_out~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit3|data_out~2 , instr_out_reg|mux4|bit3|data_out~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit4|dff_d2b~0 , instr_out_reg|instr5_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit4|dff_d2b~1 , instr_out_reg|instr5_reg|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit4|dff_d1b~0 , instr_out_reg|instr5_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit4|o_q~1 , instr_out_reg|instr5_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit4|i_and_out[4] , instr_out_reg|mux4|bit4|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit4|dff_d2b~0 , instr_out_reg|instr4_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit4|dff_d1b~0 , instr_out_reg|instr4_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit4|o_q~1 , instr_out_reg|instr4_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit4|o_q~2 , instr_out_reg|instr4_reg|bit4|o_q~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit4|dff_d2b~0 , instr_out_reg|instr3_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit4|dff_d1b~0 , instr_out_reg|instr3_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit4|o_q~1 , instr_out_reg|instr3_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit4|o_q~2 , instr_out_reg|instr3_reg|bit4|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit4|data_out~0 , instr_out_reg|mux4|bit4|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit4|dff_d1b~0 , instr_out_reg|instr1_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit4|dff_d2b~0 , instr_out_reg|instr1_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit4|o_q~1 , instr_out_reg|instr1_reg|bit4|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit4|dff_d2b~0 , instr_out_reg|instr2_reg|bit4|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit4|dff_d1b~0 , instr_out_reg|instr2_reg|bit4|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit4|o_q~2 , instr_out_reg|instr2_reg|bit4|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit4|data_out~1 , instr_out_reg|mux4|bit4|data_out~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit4|data_out~2 , instr_out_reg|mux4|bit4|data_out~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit5|dff_d2b~0 , instr_out_reg|instr3_reg|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit5|dff_d1b~0 , instr_out_reg|instr3_reg|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit5|o_q~2 , instr_out_reg|instr3_reg|bit5|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit5|data_out~0 , instr_out_reg|mux4|bit5|data_out~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit5|dff_d2b~1 , instr_out_reg|instr5_reg|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit5|dff_d1b~0 , instr_out_reg|instr5_reg|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit5|dff_d2b~0 , instr_out_reg|instr5_reg|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit5|o_q~1 , instr_out_reg|instr5_reg|bit5|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit5|i_and_out[4] , instr_out_reg|mux4|bit5|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit5|dff_d2b~0 , instr_out_reg|instr2_reg|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit5|dff_d1b~0 , instr_out_reg|instr2_reg|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit5|o_q~1 , instr_out_reg|instr2_reg|bit5|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit5|o_q~2 , instr_out_reg|instr2_reg|bit5|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit5|dff_d2b~0 , instr_out_reg|instr1_reg|bit5|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit5|dff_d2b~1 , instr_out_reg|instr1_reg|bit5|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit5|dff_d1b~0 , instr_out_reg|instr1_reg|bit5|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit5|o_q~1 , instr_out_reg|instr1_reg|bit5|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit5|data_out~1 , instr_out_reg|mux4|bit5|data_out~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit5|data_out~2 , instr_out_reg|mux4|bit5|data_out~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit6|dff_d1b~0 , instr_out_reg|instr4_reg|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit6|dff_d2b~0 , instr_out_reg|instr4_reg|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit6|o_q~1 , instr_out_reg|instr4_reg|bit6|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit6|o_q~2 , instr_out_reg|instr4_reg|bit6|o_q~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit6|dff_d2b~0 , instr_out_reg|instr3_reg|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit6|dff_d1b~0 , instr_out_reg|instr3_reg|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit6|o_q~1 , instr_out_reg|instr3_reg|bit6|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit6|o_q~2 , instr_out_reg|instr3_reg|bit6|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit6|data_out~0 , instr_out_reg|mux4|bit6|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit6|dff_d1b~0 , instr_out_reg|instr1_reg|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit6|dff_d2b~0 , instr_out_reg|instr1_reg|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit6|o_q~1 , instr_out_reg|instr1_reg|bit6|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit6|dff_d2b~0 , instr_out_reg|instr2_reg|bit6|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit6|dff_d1b~0 , instr_out_reg|instr2_reg|bit6|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit6|o_q~1 , instr_out_reg|instr2_reg|bit6|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit6|o_q~2 , instr_out_reg|instr2_reg|bit6|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit6|data_out~1 , instr_out_reg|mux4|bit6|data_out~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit6|i_and_out[4] , instr_out_reg|mux4|bit6|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit6|data_out~2 , instr_out_reg|mux4|bit6|data_out~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|o_q~3 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|o_q~3, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit7|dff_d2b~0 , instr_out_reg|instr4_reg|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit7|dff_d1b~0 , instr_out_reg|instr4_reg|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit7|o_q~1 , instr_out_reg|instr4_reg|bit7|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit7|o_q~2 , instr_out_reg|instr4_reg|bit7|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit7|dff_d1b~0 , instr_out_reg|instr3_reg|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit7|dff_d2b~0 , instr_out_reg|instr3_reg|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit7|o_q~1 , instr_out_reg|instr3_reg|bit7|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit7|o_q~2 , instr_out_reg|instr3_reg|bit7|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit7|data_out~0 , instr_out_reg|mux4|bit7|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit7|dff_d2b~0 , instr_out_reg|instr2_reg|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit7|dff_d2b~1 , instr_out_reg|instr2_reg|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit7|dff_d1b~0 , instr_out_reg|instr2_reg|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit7|o_q~1 , instr_out_reg|instr2_reg|bit7|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit7|dff_d2b~0 , instr_out_reg|instr1_reg|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit7|dff_d2b~1 , instr_out_reg|instr1_reg|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit7|dff_d1b~0 , instr_out_reg|instr1_reg|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit7|o_q~1 , instr_out_reg|instr1_reg|bit7|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit7|data_out~1 , instr_out_reg|mux4|bit7|data_out~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit7|dff_d2b~0 , instr_out_reg|instr5_reg|bit7|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit7|dff_d2b~1 , instr_out_reg|instr5_reg|bit7|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit7|dff_d1b~0 , instr_out_reg|instr5_reg|bit7|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit7|o_q~1 , instr_out_reg|instr5_reg|bit7|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit7|i_and_out[4] , instr_out_reg|mux4|bit7|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|mux4|bit7|data_out~2 , instr_out_reg|mux4|bit7|data_out~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit8|dff_d1b~0 , instr_out_reg|instr1_reg|bit8|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit8|dff_d2b~0 , instr_out_reg|instr1_reg|bit8|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit8|o_q~1 , instr_out_reg|instr1_reg|bit8|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit8|dff_d1b~0 , instr_out_reg|instr2_reg|bit8|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit8|dff_d2b~0 , instr_out_reg|instr2_reg|bit8|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit8|o_q~1 , instr_out_reg|instr2_reg|bit8|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit0|data_out~1 , instr_out_reg|mux3|bit0|data_out~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|o_q~3 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|o_q~3, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit8|dff_d2b~0 , instr_out_reg|instr5_reg|bit8|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit8|dff_d2b~1 , instr_out_reg|instr5_reg|bit8|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit8|dff_d1b~0 , instr_out_reg|instr5_reg|bit8|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit8|o_q~1 , instr_out_reg|instr5_reg|bit8|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit0|i_and_out[4] , instr_out_reg|mux3|bit0|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit8|dff_d2b~0 , instr_out_reg|instr3_reg|bit8|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit8|dff_d1b~0 , instr_out_reg|instr3_reg|bit8|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit8|o_q~2 , instr_out_reg|instr3_reg|bit8|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit8|dff_d2b~0 , instr_out_reg|instr4_reg|bit8|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit8|dff_d1b~0 , instr_out_reg|instr4_reg|bit8|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit8|o_q~1 , instr_out_reg|instr4_reg|bit8|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit8|o_q~2 , instr_out_reg|instr4_reg|bit8|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit0|data_out~0 , instr_out_reg|mux3|bit0|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit0|data_out~2 , instr_out_reg|mux3|bit0|data_out~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit9|dff_d2b~0 , instr_out_reg|instr4_reg|bit9|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit9|o_q~1 , instr_out_reg|instr4_reg|bit9|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit9|o_q~2 , instr_out_reg|instr4_reg|bit9|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit9|dff_d1b~0 , instr_out_reg|instr3_reg|bit9|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit9|dff_d2b~0 , instr_out_reg|instr3_reg|bit9|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit9|o_q~1 , instr_out_reg|instr3_reg|bit9|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit9|o_q~2 , instr_out_reg|instr3_reg|bit9|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit1|data_out~0 , instr_out_reg|mux3|bit1|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit9|dff_d1b~0 , instr_out_reg|instr2_reg|bit9|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit9|dff_d2b~0 , instr_out_reg|instr2_reg|bit9|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit9|o_q~1 , instr_out_reg|instr2_reg|bit9|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit9|dff_d2b~0 , instr_out_reg|instr1_reg|bit9|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit9|dff_d2b~1 , instr_out_reg|instr1_reg|bit9|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit9|dff_d1b~0 , instr_out_reg|instr1_reg|bit9|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit9|o_q~1 , instr_out_reg|instr1_reg|bit9|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit1|data_out~1 , instr_out_reg|mux3|bit1|data_out~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit9|dff_d1b~0 , instr_out_reg|instr5_reg|bit9|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit9|dff_d2b~0 , instr_out_reg|instr5_reg|bit9|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit9|o_q~1 , instr_out_reg|instr5_reg|bit9|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit1|i_and_out[4] , instr_out_reg|mux3|bit1|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit1|data_out~2 , instr_out_reg|mux3|bit1|data_out~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit10|dff_d1b~0 , instr_out_reg|instr2_reg|bit10|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit10|dff_d2b~0 , instr_out_reg|instr2_reg|bit10|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit10|o_q~1 , instr_out_reg|instr2_reg|bit10|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit10|dff_d2b~1 , instr_out_reg|instr1_reg|bit10|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit10|dff_d1b~0 , instr_out_reg|instr1_reg|bit10|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit10|dff_d2b~0 , instr_out_reg|instr1_reg|bit10|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit10|o_q~1 , instr_out_reg|instr1_reg|bit10|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit2|data_out~1 , instr_out_reg|mux3|bit2|data_out~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|o_q~3 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|o_q~3, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit10|dff_d2b~1 , instr_out_reg|instr5_reg|bit10|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit10|dff_d1b~0 , instr_out_reg|instr5_reg|bit10|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit10|dff_d2b~0 , instr_out_reg|instr5_reg|bit10|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit10|o_q~1 , instr_out_reg|instr5_reg|bit10|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit2|i_and_out[4] , instr_out_reg|mux3|bit2|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit10|dff_d2b~0 , instr_out_reg|instr3_reg|bit10|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit10|dff_d1b~0 , instr_out_reg|instr3_reg|bit10|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit10|o_q~2 , instr_out_reg|instr3_reg|bit10|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit2|data_out~0 , instr_out_reg|mux3|bit2|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit2|data_out~2 , instr_out_reg|mux3|bit2|data_out~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit11|dff_d2b~0 , instr_out_reg|instr1_reg|bit11|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit11|dff_d2b~1 , instr_out_reg|instr1_reg|bit11|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit11|dff_d1b~0 , instr_out_reg|instr1_reg|bit11|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit11|o_q~1 , instr_out_reg|instr1_reg|bit11|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit3|data_out~1 , instr_out_reg|mux3|bit3|data_out~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~1, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d1b~0 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d1b~0, pipelinedProc, 1
instance = comp, \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|o_q~1 , IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|o_q~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit11|dff_d2b~0 , instr_out_reg|instr3_reg|bit11|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit11|dff_d1b~0 , instr_out_reg|instr3_reg|bit11|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit11|o_q~1 , instr_out_reg|instr3_reg|bit11|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit11|o_q~2 , instr_out_reg|instr3_reg|bit11|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit3|data_out~0 , instr_out_reg|mux3|bit3|data_out~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit11|dff_d2b~1 , instr_out_reg|instr5_reg|bit11|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit11|dff_d1b~0 , instr_out_reg|instr5_reg|bit11|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit11|o_q~1 , instr_out_reg|instr5_reg|bit11|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit3|i_and_out[4] , instr_out_reg|mux3|bit3|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit3|data_out~2 , instr_out_reg|mux3|bit3|data_out~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit12|dff_d2b~0 , instr_out_reg|instr4_reg|bit12|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit12|dff_d1b~0 , instr_out_reg|instr4_reg|bit12|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit12|o_q~1 , instr_out_reg|instr4_reg|bit12|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit12|o_q~2 , instr_out_reg|instr4_reg|bit12|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit4|data_out~0 , instr_out_reg|mux3|bit4|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit12|dff_d2b~0 , instr_out_reg|instr1_reg|bit12|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit12|dff_d2b~1 , instr_out_reg|instr1_reg|bit12|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit12|dff_d1b~0 , instr_out_reg|instr1_reg|bit12|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit12|o_q~1 , instr_out_reg|instr1_reg|bit12|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit4|data_out~1 , instr_out_reg|mux3|bit4|data_out~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit12|dff_d2b~1 , instr_out_reg|instr5_reg|bit12|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit12|dff_d2b~0 , instr_out_reg|instr5_reg|bit12|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit12|o_q~1 , instr_out_reg|instr5_reg|bit12|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit4|i_and_out[4] , instr_out_reg|mux3|bit4|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit4|data_out~2 , instr_out_reg|mux3|bit4|data_out~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit13|dff_d1b~0 , instr_out_reg|instr2_reg|bit13|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit13|dff_d2b~0 , instr_out_reg|instr2_reg|bit13|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit13|o_q~1 , instr_out_reg|instr2_reg|bit13|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit13|o_q~2 , instr_out_reg|instr2_reg|bit13|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit13|dff_d2b~1 , instr_out_reg|instr1_reg|bit13|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit13|dff_d1b~0 , instr_out_reg|instr1_reg|bit13|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit13|dff_d2b~0 , instr_out_reg|instr1_reg|bit13|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit13|o_q~1 , instr_out_reg|instr1_reg|bit13|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit5|data_out~1 , instr_out_reg|mux3|bit5|data_out~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit13|dff_d2b~0 , instr_out_reg|instr4_reg|bit13|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit13|o_q~1 , instr_out_reg|instr4_reg|bit13|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit13|o_q~2 , instr_out_reg|instr4_reg|bit13|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit13|dff_d1b~0 , instr_out_reg|instr3_reg|bit13|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit13|o_q~2 , instr_out_reg|instr3_reg|bit13|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit5|data_out~0 , instr_out_reg|mux3|bit5|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit13|dff_d2b~0 , instr_out_reg|instr5_reg|bit13|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit13|dff_d2b~1 , instr_out_reg|instr5_reg|bit13|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit13|dff_d1b~0 , instr_out_reg|instr5_reg|bit13|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit13|o_q~1 , instr_out_reg|instr5_reg|bit13|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit5|i_and_out[4] , instr_out_reg|mux3|bit5|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit5|data_out~2 , instr_out_reg|mux3|bit5|data_out~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit14|dff_d2b~0 , instr_out_reg|instr3_reg|bit14|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit14|o_q~1 , instr_out_reg|instr3_reg|bit14|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit14|dff_d1b~0 , instr_out_reg|instr3_reg|bit14|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit14|o_q~2 , instr_out_reg|instr3_reg|bit14|o_q~2, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit14|dff_d2b~0 , instr_out_reg|instr4_reg|bit14|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit14|dff_d1b~0 , instr_out_reg|instr4_reg|bit14|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit14|o_q~2 , instr_out_reg|instr4_reg|bit14|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit6|data_out~0 , instr_out_reg|mux3|bit6|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit14|dff_d2b~0 , instr_out_reg|instr2_reg|bit14|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit14|dff_d1b~0 , instr_out_reg|instr2_reg|bit14|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit14|o_q~1 , instr_out_reg|instr2_reg|bit14|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit14|o_q~2 , instr_out_reg|instr2_reg|bit14|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit14|dff_d2b~1 , instr_out_reg|instr1_reg|bit14|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit14|dff_d1b~0 , instr_out_reg|instr1_reg|bit14|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit14|dff_d2b~0 , instr_out_reg|instr1_reg|bit14|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit14|o_q~1 , instr_out_reg|instr1_reg|bit14|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit6|data_out~1 , instr_out_reg|mux3|bit6|data_out~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit14|dff_d2b~1 , instr_out_reg|instr5_reg|bit14|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit14|dff_d2b~0 , instr_out_reg|instr5_reg|bit14|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit14|dff_d1b~0 , instr_out_reg|instr5_reg|bit14|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit14|o_q~1 , instr_out_reg|instr5_reg|bit14|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit6|i_and_out[4] , instr_out_reg|mux3|bit6|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit6|data_out~2 , instr_out_reg|mux3|bit6|data_out~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit15|dff_d1b~0 , instr_out_reg|instr1_reg|bit15|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit15|o_q~1 , instr_out_reg|instr1_reg|bit15|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit15|dff_d1b~0 , instr_out_reg|instr2_reg|bit15|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit15|dff_d2b~0 , instr_out_reg|instr2_reg|bit15|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit15|o_q~1 , instr_out_reg|instr2_reg|bit15|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit15|o_q~2 , instr_out_reg|instr2_reg|bit15|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit7|data_out~1 , instr_out_reg|mux3|bit7|data_out~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit15|dff_d1b~0 , instr_out_reg|instr3_reg|bit15|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit15|o_q~1 , instr_out_reg|instr3_reg|bit15|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit15|o_q~2 , instr_out_reg|instr3_reg|bit15|o_q~2, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit15|dff_d2b~0 , instr_out_reg|instr4_reg|bit15|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit15|dff_d1b~0 , instr_out_reg|instr4_reg|bit15|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit15|o_q~1 , instr_out_reg|instr4_reg|bit15|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit15|o_q~2 , instr_out_reg|instr4_reg|bit15|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit7|data_out~0 , instr_out_reg|mux3|bit7|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit15|dff_d2b~0 , instr_out_reg|instr5_reg|bit15|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit15|dff_d2b~1 , instr_out_reg|instr5_reg|bit15|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit15|dff_d1b~0 , instr_out_reg|instr5_reg|bit15|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit15|o_q~1 , instr_out_reg|instr5_reg|bit15|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit7|i_and_out[4] , instr_out_reg|mux3|bit7|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|mux3|bit7|data_out~2 , instr_out_reg|mux3|bit7|data_out~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit16|dff_d2b~0 , instr_out_reg|instr4_reg|bit16|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit16|dff_d1b~0 , instr_out_reg|instr4_reg|bit16|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit16|o_q~1 , instr_out_reg|instr4_reg|bit16|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit16|o_q~2 , instr_out_reg|instr4_reg|bit16|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit16|dff_d2b~0 , instr_out_reg|instr3_reg|bit16|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit16|dff_d1b~0 , instr_out_reg|instr3_reg|bit16|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit16|o_q~1 , instr_out_reg|instr3_reg|bit16|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit16|o_q~2 , instr_out_reg|instr3_reg|bit16|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit0|data_out~0 , instr_out_reg|mux2|bit0|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit16|dff_d2b~1 , instr_out_reg|instr2_reg|bit16|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit16|dff_d1b~0 , instr_out_reg|instr2_reg|bit16|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit16|o_q~1 , instr_out_reg|instr2_reg|bit16|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit16|o_q~2 , instr_out_reg|instr2_reg|bit16|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit16|dff_d2b~0 , instr_out_reg|instr1_reg|bit16|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit16|dff_d2b~1 , instr_out_reg|instr1_reg|bit16|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit16|dff_d1b~0 , instr_out_reg|instr1_reg|bit16|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit16|o_q~1 , instr_out_reg|instr1_reg|bit16|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit0|data_out~1 , instr_out_reg|mux2|bit0|data_out~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit16|dff_d2b~0 , instr_out_reg|instr5_reg|bit16|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit16|dff_d2b~1 , instr_out_reg|instr5_reg|bit16|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit16|dff_d1b~0 , instr_out_reg|instr5_reg|bit16|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit16|o_q~1 , instr_out_reg|instr5_reg|bit16|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit0|i_and_out[4] , instr_out_reg|mux2|bit0|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit0|data_out~2 , instr_out_reg|mux2|bit0|data_out~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit17|dff_d1b~0 , instr_out_reg|instr3_reg|bit17|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit17|dff_d2b~0 , instr_out_reg|instr3_reg|bit17|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit17|o_q~1 , instr_out_reg|instr3_reg|bit17|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit17|o_q~2 , instr_out_reg|instr3_reg|bit17|o_q~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit17|dff_d2b~0 , instr_out_reg|instr4_reg|bit17|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit17|dff_d1b~0 , instr_out_reg|instr4_reg|bit17|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit17|o_q~1 , instr_out_reg|instr4_reg|bit17|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit17|o_q~2 , instr_out_reg|instr4_reg|bit17|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit1|data_out~0 , instr_out_reg|mux2|bit1|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit17|dff_d2b~1 , instr_out_reg|instr2_reg|bit17|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit17|dff_d1b~0 , instr_out_reg|instr2_reg|bit17|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit17|o_q~1 , instr_out_reg|instr2_reg|bit17|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit17|o_q~2 , instr_out_reg|instr2_reg|bit17|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit17|dff_d2b~1 , instr_out_reg|instr1_reg|bit17|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit17|dff_d1b~0 , instr_out_reg|instr1_reg|bit17|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit17|dff_d2b~0 , instr_out_reg|instr1_reg|bit17|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit17|o_q~1 , instr_out_reg|instr1_reg|bit17|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit1|data_out~1 , instr_out_reg|mux2|bit1|data_out~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit17|dff_d2b~1 , instr_out_reg|instr5_reg|bit17|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit17|dff_d1b~0 , instr_out_reg|instr5_reg|bit17|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit17|dff_d2b~0 , instr_out_reg|instr5_reg|bit17|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit17|o_q~1 , instr_out_reg|instr5_reg|bit17|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit1|i_and_out[4] , instr_out_reg|mux2|bit1|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit1|data_out~2 , instr_out_reg|mux2|bit1|data_out~2, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit18|dff_d2b~0 , instr_out_reg|instr4_reg|bit18|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit18|dff_d1b~0 , instr_out_reg|instr4_reg|bit18|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit18|o_q~2 , instr_out_reg|instr4_reg|bit18|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit2|data_out~0 , instr_out_reg|mux2|bit2|data_out~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit18|dff_d2b~1 , instr_out_reg|instr5_reg|bit18|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit18|dff_d1b~0 , instr_out_reg|instr5_reg|bit18|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit18|dff_d2b~0 , instr_out_reg|instr5_reg|bit18|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit18|o_q~1 , instr_out_reg|instr5_reg|bit18|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit2|i_and_out[4] , instr_out_reg|mux2|bit2|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit18|dff_d1b~0 , instr_out_reg|instr2_reg|bit18|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit18|dff_d2b~1 , instr_out_reg|instr2_reg|bit18|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit18|o_q~1 , instr_out_reg|instr2_reg|bit18|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit18|o_q~2 , instr_out_reg|instr2_reg|bit18|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit18|dff_d1b~0 , instr_out_reg|instr1_reg|bit18|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit18|dff_d2b~0 , instr_out_reg|instr1_reg|bit18|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit18|o_q~1 , instr_out_reg|instr1_reg|bit18|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit2|data_out~1 , instr_out_reg|mux2|bit2|data_out~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit2|data_out~2 , instr_out_reg|mux2|bit2|data_out~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit19|dff_d2b~1 , instr_out_reg|instr5_reg|bit19|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit19|dff_d2b~0 , instr_out_reg|instr5_reg|bit19|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit19|o_q~1 , instr_out_reg|instr5_reg|bit19|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit3|i_and_out[4] , instr_out_reg|mux2|bit3|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit19|dff_d2b~0 , instr_out_reg|instr3_reg|bit19|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit19|dff_d1b~0 , instr_out_reg|instr3_reg|bit19|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit19|o_q~1 , instr_out_reg|instr3_reg|bit19|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit19|o_q~2 , instr_out_reg|instr3_reg|bit19|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit19|dff_d2b~0 , instr_out_reg|instr4_reg|bit19|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit19|dff_d1b~0 , instr_out_reg|instr4_reg|bit19|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit19|o_q~1 , instr_out_reg|instr4_reg|bit19|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit19|o_q~2 , instr_out_reg|instr4_reg|bit19|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit3|data_out~0 , instr_out_reg|mux2|bit3|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit19|dff_d1b~0 , instr_out_reg|instr1_reg|bit19|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit19|o_q~1 , instr_out_reg|instr1_reg|bit19|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit19|dff_d2b~1 , instr_out_reg|instr2_reg|bit19|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit19|dff_d1b~0 , instr_out_reg|instr2_reg|bit19|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit19|o_q~2 , instr_out_reg|instr2_reg|bit19|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit3|data_out~1 , instr_out_reg|mux2|bit3|data_out~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit3|data_out~2 , instr_out_reg|mux2|bit3|data_out~2, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit20|dff_d2b~0 , instr_out_reg|instr5_reg|bit20|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit20|dff_d2b~1 , instr_out_reg|instr5_reg|bit20|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit20|dff_d1b~0 , instr_out_reg|instr5_reg|bit20|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit20|o_q~1 , instr_out_reg|instr5_reg|bit20|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit4|i_and_out[4] , instr_out_reg|mux2|bit4|i_and_out[4], pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit20|dff_d2b~0 , instr_out_reg|instr3_reg|bit20|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit20|dff_d1b~0 , instr_out_reg|instr3_reg|bit20|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit20|o_q~1 , instr_out_reg|instr3_reg|bit20|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit20|o_q~2 , instr_out_reg|instr3_reg|bit20|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit20|dff_d1b~0 , instr_out_reg|instr4_reg|bit20|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit20|dff_d2b~0 , instr_out_reg|instr4_reg|bit20|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit20|o_q~1 , instr_out_reg|instr4_reg|bit20|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit20|o_q~2 , instr_out_reg|instr4_reg|bit20|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit4|data_out~0 , instr_out_reg|mux2|bit4|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit20|dff_d2b~0 , instr_out_reg|instr1_reg|bit20|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit20|dff_d2b~1 , instr_out_reg|instr1_reg|bit20|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit20|dff_d1b~0 , instr_out_reg|instr1_reg|bit20|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit20|o_q~1 , instr_out_reg|instr1_reg|bit20|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit20|dff_d1b~0 , instr_out_reg|instr2_reg|bit20|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit20|dff_d2b~1 , instr_out_reg|instr2_reg|bit20|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit20|o_q~1 , instr_out_reg|instr2_reg|bit20|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit20|o_q~2 , instr_out_reg|instr2_reg|bit20|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit4|data_out~1 , instr_out_reg|mux2|bit4|data_out~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit4|data_out~2 , instr_out_reg|mux2|bit4|data_out~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit21|dff_d2b~0 , instr_out_reg|instr3_reg|bit21|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit21|dff_d1b~0 , instr_out_reg|instr3_reg|bit21|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit21|o_q~1 , instr_out_reg|instr3_reg|bit21|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit21|o_q~2 , instr_out_reg|instr3_reg|bit21|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit21|dff_d1b~0 , instr_out_reg|instr4_reg|bit21|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit21|o_q~1 , instr_out_reg|instr4_reg|bit21|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit21|o_q~2 , instr_out_reg|instr4_reg|bit21|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit5|data_out~0 , instr_out_reg|mux2|bit5|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit21|dff_d1b~0 , instr_out_reg|instr5_reg|bit21|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit21|dff_d2b~0 , instr_out_reg|instr5_reg|bit21|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit21|o_q~1 , instr_out_reg|instr5_reg|bit21|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit5|i_and_out[4] , instr_out_reg|mux2|bit5|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit21|dff_d2b~0 , instr_out_reg|instr1_reg|bit21|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit21|dff_d2b~1 , instr_out_reg|instr1_reg|bit21|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit21|dff_d1b~0 , instr_out_reg|instr1_reg|bit21|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit21|o_q~1 , instr_out_reg|instr1_reg|bit21|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit21|dff_d1b~0 , instr_out_reg|instr2_reg|bit21|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit21|dff_d2b~1 , instr_out_reg|instr2_reg|bit21|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit21|o_q~1 , instr_out_reg|instr2_reg|bit21|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit21|o_q~2 , instr_out_reg|instr2_reg|bit21|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit5|data_out~1 , instr_out_reg|mux2|bit5|data_out~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit5|data_out~2 , instr_out_reg|mux2|bit5|data_out~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit22|dff_d2b~0 , instr_out_reg|instr4_reg|bit22|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit22|dff_d1b~0 , instr_out_reg|instr4_reg|bit22|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit22|o_q~1 , instr_out_reg|instr4_reg|bit22|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit22|o_q~2 , instr_out_reg|instr4_reg|bit22|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit22|dff_d2b~0 , instr_out_reg|instr3_reg|bit22|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit22|o_q~1 , instr_out_reg|instr3_reg|bit22|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit22|o_q~2 , instr_out_reg|instr3_reg|bit22|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit6|data_out~0 , instr_out_reg|mux2|bit6|data_out~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit22|dff_d2b~1 , instr_out_reg|instr5_reg|bit22|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit22|dff_d1b~0 , instr_out_reg|instr5_reg|bit22|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit22|dff_d2b~0 , instr_out_reg|instr5_reg|bit22|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit22|o_q~1 , instr_out_reg|instr5_reg|bit22|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit6|i_and_out[4] , instr_out_reg|mux2|bit6|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit22|dff_d2b~1 , instr_out_reg|instr2_reg|bit22|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit22|dff_d1b~0 , instr_out_reg|instr2_reg|bit22|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit22|o_q~1 , instr_out_reg|instr2_reg|bit22|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit22|o_q~2 , instr_out_reg|instr2_reg|bit22|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit6|data_out~1 , instr_out_reg|mux2|bit6|data_out~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit6|data_out~2 , instr_out_reg|mux2|bit6|data_out~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit23|dff_d2b~0 , instr_out_reg|instr4_reg|bit23|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit23|dff_d1b~0 , instr_out_reg|instr4_reg|bit23|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit23|o_q~1 , instr_out_reg|instr4_reg|bit23|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit23|o_q~2 , instr_out_reg|instr4_reg|bit23|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit23|dff_d1b~0 , instr_out_reg|instr3_reg|bit23|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit23|o_q~1 , instr_out_reg|instr3_reg|bit23|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit23|o_q~2 , instr_out_reg|instr3_reg|bit23|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit7|data_out~0 , instr_out_reg|mux2|bit7|data_out~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit23|dff_d2b~0 , instr_out_reg|instr5_reg|bit23|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit23|dff_d2b~1 , instr_out_reg|instr5_reg|bit23|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit23|dff_d1b~0 , instr_out_reg|instr5_reg|bit23|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit23|o_q~1 , instr_out_reg|instr5_reg|bit23|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit7|i_and_out[4] , instr_out_reg|mux2|bit7|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit23|dff_d2b~1 , instr_out_reg|instr2_reg|bit23|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit23|dff_d1b~0 , instr_out_reg|instr2_reg|bit23|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit23|o_q~1 , instr_out_reg|instr2_reg|bit23|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit23|o_q~2 , instr_out_reg|instr2_reg|bit23|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit23|dff_d1b~0 , instr_out_reg|instr1_reg|bit23|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit23|o_q~1 , instr_out_reg|instr1_reg|bit23|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit7|data_out~1 , instr_out_reg|mux2|bit7|data_out~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux2|bit7|data_out~2 , instr_out_reg|mux2|bit7|data_out~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit24|dff_d2b~1 , instr_out_reg|instr2_reg|bit24|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit24|dff_d1b~0 , instr_out_reg|instr2_reg|bit24|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit24|o_q~1 , instr_out_reg|instr2_reg|bit24|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit24|o_q~2 , instr_out_reg|instr2_reg|bit24|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit0|data_out~1 , instr_out_reg|mux1|bit0|data_out~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit24|dff_d2b~0 , instr_out_reg|instr3_reg|bit24|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit24|dff_d1b~0 , instr_out_reg|instr3_reg|bit24|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit24|o_q~1 , instr_out_reg|instr3_reg|bit24|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit24|o_q~2 , instr_out_reg|instr3_reg|bit24|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit0|data_out~0 , instr_out_reg|mux1|bit0|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit24|dff_d1b~0 , instr_out_reg|instr5_reg|bit24|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit24|dff_d2b~0 , instr_out_reg|instr5_reg|bit24|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit24|o_q~1 , instr_out_reg|instr5_reg|bit24|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit0|i_and_out[4] , instr_out_reg|mux1|bit0|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit0|data_out~2 , instr_out_reg|mux1|bit0|data_out~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit1|i_and_out[4] , instr_out_reg|mux1|bit1|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit25|dff_d1b~0 , instr_out_reg|instr1_reg|bit25|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit25|o_q~1 , instr_out_reg|instr1_reg|bit25|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit25|dff_d2b~1 , instr_out_reg|instr2_reg|bit25|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit25|dff_d1b~0 , instr_out_reg|instr2_reg|bit25|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit25|o_q~1 , instr_out_reg|instr2_reg|bit25|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit25|o_q~2 , instr_out_reg|instr2_reg|bit25|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit1|data_out~1 , instr_out_reg|mux1|bit1|data_out~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|o_q~1 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|o_q~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit25|dff_d2b~0 , instr_out_reg|instr3_reg|bit25|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit25|dff_d1b~0 , instr_out_reg|instr3_reg|bit25|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit25|o_q~1 , instr_out_reg|instr3_reg|bit25|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit25|o_q~2 , instr_out_reg|instr3_reg|bit25|o_q~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit25|dff_d2b~0 , instr_out_reg|instr4_reg|bit25|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit25|dff_d1b~0 , instr_out_reg|instr4_reg|bit25|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit25|o_q~1 , instr_out_reg|instr4_reg|bit25|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit25|o_q~2 , instr_out_reg|instr4_reg|bit25|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit1|data_out~0 , instr_out_reg|mux1|bit1|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit1|data_out~2 , instr_out_reg|mux1|bit1|data_out~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit26|dff_d2b~1 , instr_out_reg|instr2_reg|bit26|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit26|dff_d1b~0 , instr_out_reg|instr2_reg|bit26|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit26|dff_d2b~0 , instr_out_reg|instr2_reg|bit26|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit26|o_q~1 , instr_out_reg|instr2_reg|bit26|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit26|dff_d2b~0 , instr_out_reg|instr1_reg|bit26|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit26|dff_d2b~1 , instr_out_reg|instr1_reg|bit26|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit26|dff_d1b~0 , instr_out_reg|instr1_reg|bit26|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit26|o_q~1 , instr_out_reg|instr1_reg|bit26|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit2|data_out~1 , instr_out_reg|mux1|bit2|data_out~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit26|dff_d1b~0 , instr_out_reg|instr4_reg|bit26|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit26|dff_d2b~0 , instr_out_reg|instr4_reg|bit26|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit26|o_q~1 , instr_out_reg|instr4_reg|bit26|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit26|o_q~2 , instr_out_reg|instr4_reg|bit26|o_q~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|o_q~3 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|o_q~3, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit26|dff_d2b~0 , instr_out_reg|instr3_reg|bit26|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit26|dff_d1b~0 , instr_out_reg|instr3_reg|bit26|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit26|o_q~1 , instr_out_reg|instr3_reg|bit26|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit26|o_q~2 , instr_out_reg|instr3_reg|bit26|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit2|data_out~0 , instr_out_reg|mux1|bit2|data_out~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit26|dff_d2b~1 , instr_out_reg|instr5_reg|bit26|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit26|dff_d2b~0 , instr_out_reg|instr5_reg|bit26|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit26|o_q~1 , instr_out_reg|instr5_reg|bit26|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit2|i_and_out[4] , instr_out_reg|mux1|bit2|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit2|data_out~2 , instr_out_reg|mux1|bit2|data_out~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit27|dff_d2b~0 , instr_out_reg|instr3_reg|bit27|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit27|dff_d1b~0 , instr_out_reg|instr3_reg|bit27|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit27|o_q~2 , instr_out_reg|instr3_reg|bit27|o_q~2, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit27|dff_d2b~0 , instr_out_reg|instr4_reg|bit27|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit27|dff_d1b~0 , instr_out_reg|instr4_reg|bit27|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit27|o_q~1 , instr_out_reg|instr4_reg|bit27|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit27|o_q~2 , instr_out_reg|instr4_reg|bit27|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit3|data_out~0 , instr_out_reg|mux1|bit3|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit27|dff_d2b~0 , instr_out_reg|instr1_reg|bit27|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit27|dff_d2b~1 , instr_out_reg|instr1_reg|bit27|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit27|dff_d1b~0 , instr_out_reg|instr1_reg|bit27|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit27|o_q~1 , instr_out_reg|instr1_reg|bit27|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit27|dff_d1b~0 , instr_out_reg|instr2_reg|bit27|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit27|dff_d2b~0 , instr_out_reg|instr2_reg|bit27|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit27|o_q~1 , instr_out_reg|instr2_reg|bit27|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit3|data_out~1 , instr_out_reg|mux1|bit3|data_out~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit27|dff_d1b~0 , instr_out_reg|instr5_reg|bit27|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit27|dff_d2b~0 , instr_out_reg|instr5_reg|bit27|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit27|o_q~1 , instr_out_reg|instr5_reg|bit27|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit3|i_and_out[4] , instr_out_reg|mux1|bit3|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit3|data_out~2 , instr_out_reg|mux1|bit3|data_out~2, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|o_q~3 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|o_q~3, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit28|dff_d2b~0 , instr_out_reg|instr4_reg|bit28|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit28|dff_d1b~0 , instr_out_reg|instr4_reg|bit28|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit28|o_q~1 , instr_out_reg|instr4_reg|bit28|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit28|o_q~2 , instr_out_reg|instr4_reg|bit28|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit28|dff_d2b~0 , instr_out_reg|instr3_reg|bit28|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit28|dff_d1b~0 , instr_out_reg|instr3_reg|bit28|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit28|o_q~1 , instr_out_reg|instr3_reg|bit28|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit28|o_q~2 , instr_out_reg|instr3_reg|bit28|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit4|data_out~0 , instr_out_reg|mux1|bit4|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit28|dff_d2b~0 , instr_out_reg|instr2_reg|bit28|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit28|dff_d2b~1 , instr_out_reg|instr2_reg|bit28|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit28|dff_d1b~0 , instr_out_reg|instr2_reg|bit28|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit28|o_q~1 , instr_out_reg|instr2_reg|bit28|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit4|data_out~1 , instr_out_reg|mux1|bit4|data_out~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit28|dff_d2b~0 , instr_out_reg|instr5_reg|bit28|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit28|dff_d2b~1 , instr_out_reg|instr5_reg|bit28|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit28|dff_d1b~0 , instr_out_reg|instr5_reg|bit28|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit28|o_q~1 , instr_out_reg|instr5_reg|bit28|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit4|i_and_out[4] , instr_out_reg|mux1|bit4|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit4|data_out~2 , instr_out_reg|mux1|bit4|data_out~2, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~1 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~2 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit29|dff_d2b~1 , instr_out_reg|instr5_reg|bit29|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit29|dff_d1b~0 , instr_out_reg|instr5_reg|bit29|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit29|dff_d2b~0 , instr_out_reg|instr5_reg|bit29|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit29|o_q~1 , instr_out_reg|instr5_reg|bit29|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit5|i_and_out[4] , instr_out_reg|mux1|bit5|i_and_out[4], pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit29|dff_d2b~0 , instr_out_reg|instr3_reg|bit29|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit29|dff_d1b~0 , instr_out_reg|instr3_reg|bit29|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit29|o_q~1 , instr_out_reg|instr3_reg|bit29|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit29|o_q~2 , instr_out_reg|instr3_reg|bit29|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit29|dff_d2b~0 , instr_out_reg|instr4_reg|bit29|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit29|dff_d1b~0 , instr_out_reg|instr4_reg|bit29|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit29|o_q~2 , instr_out_reg|instr4_reg|bit29|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit5|data_out~0 , instr_out_reg|mux1|bit5|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit29|dff_d2b~5 , instr_out_reg|instr2_reg|bit29|dff_d2b~5, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit29|dff_d1b~0 , instr_out_reg|instr2_reg|bit29|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit29|dff_d2~0 , instr_out_reg|instr2_reg|bit29|dff_d2~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit29|o_q~1 , instr_out_reg|instr2_reg|bit29|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit5|data_out~1 , instr_out_reg|mux1|bit5|data_out~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit5|data_out~2 , instr_out_reg|mux1|bit5|data_out~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit30|dff_d2b~0 , instr_out_reg|instr1_reg|bit30|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit30|dff_d2b~1 , instr_out_reg|instr1_reg|bit30|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit30|dff_d1b~0 , instr_out_reg|instr1_reg|bit30|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit30|o_q~1 , instr_out_reg|instr1_reg|bit30|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit30|dff_d2b~1 , instr_out_reg|instr2_reg|bit30|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit30|dff_d2b~0 , instr_out_reg|instr2_reg|bit30|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit30|o_q~1 , instr_out_reg|instr2_reg|bit30|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit6|data_out~1 , instr_out_reg|mux1|bit6|data_out~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d1b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|o_q~3 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|o_q~3, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit30|dff_d2b~0 , instr_out_reg|instr4_reg|bit30|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit30|dff_d1b~0 , instr_out_reg|instr4_reg|bit30|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit30|o_q~1 , instr_out_reg|instr4_reg|bit30|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit30|o_q~2 , instr_out_reg|instr4_reg|bit30|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit30|dff_d2b~0 , instr_out_reg|instr3_reg|bit30|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit30|dff_d1b~0 , instr_out_reg|instr3_reg|bit30|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit30|o_q~2 , instr_out_reg|instr3_reg|bit30|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit6|data_out~0 , instr_out_reg|mux1|bit6|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit30|dff_d1b~0 , instr_out_reg|instr5_reg|bit30|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit30|dff_d2b~0 , instr_out_reg|instr5_reg|bit30|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit30|o_q~1 , instr_out_reg|instr5_reg|bit30|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit6|i_and_out[4] , instr_out_reg|mux1|bit6|i_and_out[4], pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit6|data_out~2 , instr_out_reg|mux1|bit6|data_out~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit31|dff_d2b~0 , instr_out_reg|instr5_reg|bit31|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit31|dff_d2b~1 , instr_out_reg|instr5_reg|bit31|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit31|dff_d1b~0 , instr_out_reg|instr5_reg|bit31|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr5_reg|bit31|o_q~1 , instr_out_reg|instr5_reg|bit31|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit7|i_and_out[4] , instr_out_reg|mux1|bit7|i_and_out[4], pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2b~0 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|o_q~3 , ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|o_q~3, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit31|dff_d2b~0 , instr_out_reg|instr3_reg|bit31|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit31|dff_d1b~0 , instr_out_reg|instr3_reg|bit31|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr3_reg|bit31|o_q~2 , instr_out_reg|instr3_reg|bit31|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit31|dff_d1b~0 , instr_out_reg|instr4_reg|bit31|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1, pipelinedProc, 1
instance = comp, \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~1 , EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~1, pipelinedProc, 1
instance = comp, \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0 , MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit31|dff_d2b~0 , instr_out_reg|instr4_reg|bit31|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit31|o_q~1 , instr_out_reg|instr4_reg|bit31|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr4_reg|bit31|o_q~2 , instr_out_reg|instr4_reg|bit31|o_q~2, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit7|data_out~0 , instr_out_reg|mux1|bit7|data_out~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit31|dff_d2b~0 , instr_out_reg|instr2_reg|bit31|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit31|dff_d2b~1 , instr_out_reg|instr2_reg|bit31|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit31|dff_d1b~0 , instr_out_reg|instr2_reg|bit31|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr2_reg|bit31|o_q~1 , instr_out_reg|instr2_reg|bit31|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit31|dff_d2b~0 , instr_out_reg|instr1_reg|bit31|dff_d2b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit31|dff_d2b~1 , instr_out_reg|instr1_reg|bit31|dff_d2b~1, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit31|dff_d1b~0 , instr_out_reg|instr1_reg|bit31|dff_d1b~0, pipelinedProc, 1
instance = comp, \instr_out_reg|instr1_reg|bit31|o_q~1 , instr_out_reg|instr1_reg|bit31|o_q~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit7|data_out~1 , instr_out_reg|mux1|bit7|data_out~1, pipelinedProc, 1
instance = comp, \instr_out_reg|mux1|bit7|data_out~2 , instr_out_reg|mux1|bit7|data_out~2, pipelinedProc, 1
instance = comp, \FwdB_mux|mux3|data_out[1]~13 , FwdB_mux|mux3|data_out[1]~13, pipelinedProc, 1
instance = comp, \ALU_main|y_muxOut[1]~2 , ALU_main|y_muxOut[1]~2, pipelinedProc, 1
instance = comp, \ALU_main|u0|CarryOut3 , ALU_main|u0|CarryOut3, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|o_q~1 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|o_q~1, pipelinedProc, 1
instance = comp, \FwdA_mux|mux3|data_out[1]~12 , FwdA_mux|mux3|data_out[1]~12, pipelinedProc, 1
instance = comp, \FwdA_mux|mux3|data_out[1]~13 , FwdA_mux|mux3|data_out[1]~13, pipelinedProc, 1
instance = comp, \ALU_main|u1|Si , ALU_main|u1|Si, pipelinedProc, 1
instance = comp, \ALU_main|s[1]~10 , ALU_main|s[1]~10, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|o_q~1 , ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \FwdA_mux|mux3|data_out[2]~8 , FwdA_mux|mux3|data_out[2]~8, pipelinedProc, 1
instance = comp, \FwdA_mux|mux3|data_out[2]~9 , FwdA_mux|mux3|data_out[2]~9, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~1 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~1, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d1b~0 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d1b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~0 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~0, pipelinedProc, 1
instance = comp, \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|o_q~1 , ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|o_q~1, pipelinedProc, 1
instance = comp, \FwdB_mux|mux3|data_out[2]~8 , FwdB_mux|mux3|data_out[2]~8, pipelinedProc, 1
instance = comp, \FwdB_mux|mux3|data_out[2]~9 , FwdB_mux|mux3|data_out[2]~9, pipelinedProc, 1
instance = comp, \ALU_main|y_muxOut[2]~6 , ALU_main|y_muxOut[2]~6, pipelinedProc, 1
instance = comp, \ALU_main|s[2]~8 , ALU_main|s[2]~8, pipelinedProc, 1
instance = comp, \ALU_main|op_mux2[2] , ALU_main|op_mux2[2], pipelinedProc, 1
instance = comp, \ALU_main|s[2]~9 , ALU_main|s[2]~9, pipelinedProc, 1
instance = comp, \ALU_main|i_z~1 , ALU_main|i_z~1, pipelinedProc, 1
instance = comp, \ALU_main|y_muxOut[6]~0 , ALU_main|y_muxOut[6]~0, pipelinedProc, 1
instance = comp, \ALU_main|s[6]~0 , ALU_main|s[6]~0, pipelinedProc, 1
instance = comp, \ALU_main|s[6]~1 , ALU_main|s[6]~1, pipelinedProc, 1
instance = comp, \ALU_main|i_z~0 , ALU_main|i_z~0, pipelinedProc, 1
instance = comp, \ALU_main|s[7]~17 , ALU_main|s[7]~17, pipelinedProc, 1
instance = comp, \ALU_main|i_z~2 , ALU_main|i_z~2, pipelinedProc, 1
instance = comp, \controlUnit|RegWrite , controlUnit|RegWrite, pipelinedProc, 1
