/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [3:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = { celloutsig_1_8z[7:0], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_18z, celloutsig_1_15z } & { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_18z, celloutsig_1_10z, celloutsig_1_16z };
  assign celloutsig_0_5z = { in_data[94:89], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } & in_data[20:10];
  assign celloutsig_1_2z = { in_data[179:166], celloutsig_1_0z } & { in_data[139:129], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[112:107] & { celloutsig_1_2z[11:10], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_7z = { in_data[174:171], celloutsig_1_3z } & in_data[172:168];
  assign celloutsig_1_8z = in_data[155:145] & { celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_0z } === { celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_10z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z } === { celloutsig_0_5z[6:5], celloutsig_0_2z };
  assign celloutsig_0_3z = ! { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_0z = ! in_data[147:135];
  assign celloutsig_1_3z = ! { celloutsig_1_2z[6:3], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = ! { celloutsig_1_2z[8:4], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_2z = ! { in_data[73:70], celloutsig_0_1z };
  assign celloutsig_1_18z = ! { celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_0z = | in_data[67:64];
  assign celloutsig_0_13z = | { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_12z = | { celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_13z = | { in_data[126:119], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_15z = | celloutsig_1_2z[14:6];
  assign celloutsig_0_4z = ^ { in_data[31:26], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_16z = ^ { celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_1z = ^ in_data[158:156];
  assign celloutsig_1_5z = ^ { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_10z = ^ { in_data[97], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_11z = ^ celloutsig_1_4z[3:0];
  assign celloutsig_1_16z = ^ { celloutsig_1_7z[4:1], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_13z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_8z = 4'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_8z = { in_data[29:27], celloutsig_0_6z };
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[31]) | (in_data[28] & in_data[91]));
  assign celloutsig_0_15z = ~((celloutsig_0_3z & celloutsig_0_8z[3]) | (celloutsig_0_1z & celloutsig_0_6z));
  assign celloutsig_1_9z = ~((celloutsig_1_0z & celloutsig_1_4z[2]) | (celloutsig_1_5z & celloutsig_1_3z));
  assign { out_data[128], out_data[108:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
