# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Pipelining.srcs/sources_1/new/Pipelining_WriteBackStage.vhd" \
"../../../../Pipelining.srcs/sim_1/new/PIpelining_WriteBackStage_SIM.vhd" \

# Do not sort compile order
nosort
