<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/68D0E3C9-9246-4CFC-B5E9-48584CF82993"><gtr:id>68D0E3C9-9246-4CFC-B5E9-48584CF82993</gtr:id><gtr:name>University of Manchester</gtr:name><gtr:department>Computer Science</gtr:department><gtr:address><gtr:line1>Oxford Road</gtr:line1><gtr:city>Manchester</gtr:city><gtr:postCode>M13 9PL</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/68D0E3C9-9246-4CFC-B5E9-48584CF82993"><gtr:id>68D0E3C9-9246-4CFC-B5E9-48584CF82993</gtr:id><gtr:name>University of Manchester</gtr:name><gtr:address><gtr:line1>Oxford Road</gtr:line1><gtr:city>Manchester</gtr:city><gtr:postCode>M13 9PL</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/B7D572CE-3B2E-40A4-A437-F57C3B7E62F7"><gtr:id>B7D572CE-3B2E-40A4-A437-F57C3B7E62F7</gtr:id><gtr:name>Silistix Ltd</gtr:name><gtr:address><gtr:line1>Armstrong House</gtr:line1><gtr:line2>Oxford Road</gtr:line2><gtr:line4>Manchester</gtr:line4><gtr:postCode>M1 7ED</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/1A8576D6-5D3A-472C-AB9E-D8FB8C9B9C36"><gtr:id>1A8576D6-5D3A-472C-AB9E-D8FB8C9B9C36</gtr:id><gtr:name>FTL Systems</gtr:name><gtr:address><gtr:line1>FTL Systems</gtr:line1><gtr:line2>2 Venture Road</gtr:line2><gtr:line3>Chilworth Science Park</gtr:line3><gtr:line4>Southampton</gtr:line4><gtr:postCode>SO16 7NP</gtr:postCode><gtr:region>South East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/B55696C6-E4A1-41AB-84D2-8F7E3735163A"><gtr:id>B55696C6-E4A1-41AB-84D2-8F7E3735163A</gtr:id><gtr:firstName>Douglas</gtr:firstName><gtr:otherNames>Andrew</gtr:otherNames><gtr:surname>Edwards</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FD052238%2F1"><gtr:id>79B0A6A8-E3F0-4B13-BFBE-2AAF0428FA88</gtr:id><gtr:title>SElf-timed DATapath synthEsis (SEDATE)</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/D052238/1</gtr:grantReference><gtr:abstractText>Designing chips in deep-sub micron technologies is becoming increasingly difficult. Parameter variations in fabrication processes mean that pre-determining a safe operating clock-rate is often over cautious. Self-timed circuits eliminate the global controlling clock in favour of circuits which are self-timed and which operate in response the availability of valid data. In the past, the design of such circuits has been difficult but in the last 10 years, great advances have been made in tools for the automatic synthesis of self-timed circuits. However, these automatic tools are best suited to control circuits or to low performance systems.This work will develop novel algorithms for the automatic synthesis of self-timed datapaths and will embed these tools in a framework that will allow a designer to choose from a variety of self-timed implementation design styles. A designer will be able choose from a range of implementations / from those that are completely insensitive to delays within components to those which are aggressively-timed using relative timing constraints based on actual layout parameters. Design-for-test techniques and relative timing constraints will be fully exploited by incorporating them into the datapath architecture. The focus of the proposed research will be the automated generation of self-timed datapath structures such as pipelines and low-latency combinational blocks targeted at standard cell libraries.</gtr:abstractText><gtr:fund><gtr:end>2010-02-28</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2006-09-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>521998</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>6003F827-2FA1-4639-985B-C64064E75C2B</gtr:id><gtr:title>Efficient Realization of Strongly Indicating Function Blocks</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/3b3e2098fce4a4e2385e79025cd42af1"><gtr:id>3b3e2098fce4a4e2385e79025cd42af1</gtr:id><gtr:otherNames>Balasubramanian P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:isbn>978-0-7695-3291-2</gtr:isbn><gtr:outcomeId>doi_53d059059ff07440</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>F28A5FF7-9DAA-4147-A9E7-E3063FC92F3A</gtr:id><gtr:title>Heterogeneously encoded dual-bit self-timed adder</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/3b3e2098fce4a4e2385e79025cd42af1"><gtr:id>3b3e2098fce4a4e2385e79025cd42af1</gtr:id><gtr:otherNames>Balasubramanian P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-1-4244-3733-7</gtr:isbn><gtr:outcomeId>doi_53d05c05c3a7b09d</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>37AD37F1-A58B-4BC3-8C3B-2072664D5456</gtr:id><gtr:title>Forward and backward guarding in early output logic</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/a607f3777562af908682b498ff512e8c"><gtr:id>a607f3777562af908682b498ff512e8c</gtr:id><gtr:otherNames>Brej C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-1-4244-3341-4</gtr:isbn><gtr:outcomeId>doi_53d0570575102847</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>2D3ECFB7-6621-404D-B081-9651A4F5D79D</gtr:id><gtr:title>Wagging Logic: Implicit Parallelism Extraction Using Asynchronous Methodologies</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/a607f3777562af908682b498ff512e8c"><gtr:id>a607f3777562af908682b498ff512e8c</gtr:id><gtr:otherNames>Brej C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-1-4244-7266-6</gtr:isbn><gtr:outcomeId>doi_53d0560562dac285</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>AC6E8938-6D91-41CE-B660-CBB6EECAAA8A</gtr:id><gtr:title>Description-Level Optimisation of Synthesisable Asynchronous Circuits</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/63b2735c9c4a31e648583ec6ac99ee7e"><gtr:id>63b2735c9c4a31e648583ec6ac99ee7e</gtr:id><gtr:otherNames>Tarazona L</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>978-1-4244-7839-2</gtr:isbn><gtr:outcomeId>doi_53d05705756f0989</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>1153DDA6-5E74-40A0-A5EC-F630FCBF72B7</gtr:id><gtr:title>Self-timed full adder designs based on hybrid input encoding</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/3b3e2098fce4a4e2385e79025cd42af1"><gtr:id>3b3e2098fce4a4e2385e79025cd42af1</gtr:id><gtr:otherNames>Balasubramanian P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-1-4244-3341-4</gtr:isbn><gtr:outcomeId>doi_53d057057505dea2</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>21CF07C4-C130-4E9E-BFA1-6D039AB1D928</gtr:id><gtr:title>Redundant Logic Insertion and Latency Reduction in Self-Timed Adders</gtr:title><gtr:parentPublicationTitle>VLSI Design</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/3b3e2098fce4a4e2385e79025cd42af1"><gtr:id>3b3e2098fce4a4e2385e79025cd42af1</gtr:id><gtr:otherNames>Balasubramanian P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:outcomeId>585d47447b4727.04523767</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>6BB8F761-CF94-4DAA-B3C9-0411C4E1EFF0</gtr:id><gtr:title>Asynchronous Data-Driven Circuit Synthesis</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/06b8bfbbf7c5f9349931d4f38f3cbde2"><gtr:id>06b8bfbbf7c5f9349931d4f38f3cbde2</gtr:id><gtr:otherNames>Taylor S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>doi_53d05f05ff5c670a</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>810E87C1-E7C8-4526-BADF-57BC9A75212F</gtr:id><gtr:title>Dual-Sum Single-Carry Self-Timed Adder Designs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/3b3e2098fce4a4e2385e79025cd42af1"><gtr:id>3b3e2098fce4a4e2385e79025cd42af1</gtr:id><gtr:otherNames>Balasubramanian P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-1-4244-4408-3</gtr:isbn><gtr:outcomeId>doi_53d05a05a00620a8</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/D052238/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>2770EFE0-D127-47F1-9FC0-AABDCE301DD3</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>VLSI Design</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>