{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558099470743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558099470744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 21:24:30 2019 " "Processing started: Fri May 17 21:24:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558099470744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558099470744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key_beep -c key_beep " "Command: quartus_map --read_settings_files=on --write_settings_files=off key_beep -c key_beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558099470744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1558099471048 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "key_beep.v(31) " "Verilog HDL Module Instantiation warning at key_beep.v(31): ignored dangling comma in List of Port Connections" {  } { { "key_beep.v" "" { Text "F:/FPGA_learn/4key_beep/key_beep.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1558099471096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_beep.v 1 1 " "Found 1 design units, including 1 entities, in source file key_beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_beep " "Found entity 1: key_beep" {  } { { "key_beep.v" "" { Text "F:/FPGA_learn/4key_beep/key_beep.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558099471098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558099471098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beep_control.v 1 1 " "Found 1 design units, including 1 entities, in source file beep_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_control " "Found entity 1: beep_control" {  } { { "beep_control.v" "" { Text "F:/FPGA_learn/4key_beep/beep_control.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558099471101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558099471101 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key_debounce.v(20) " "Verilog HDL information at key_debounce.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "key_debounce.v" "" { Text "F:/FPGA_learn/4key_beep/key_debounce.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1558099471103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "key_debounce.v" "" { Text "F:/FPGA_learn/4key_beep/key_debounce.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558099471103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558099471103 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "key_flag key_debounce.v(47) " "Verilog HDL Procedural Assignment error at key_debounce.v(47): object \"key_flag\" on left-hand side of assignment must have a variable data type" {  } { { "key_debounce.v" "" { Text "F:/FPGA_learn/4key_beep/key_debounce.v" 47 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1558099471104 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "key_value key_debounce.v(48) " "Verilog HDL Procedural Assignment error at key_debounce.v(48): object \"key_value\" on left-hand side of assignment must have a variable data type" {  } { { "key_debounce.v" "" { Text "F:/FPGA_learn/4key_beep/key_debounce.v" 48 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1558099471104 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "key_flag key_debounce.v(52) " "Verilog HDL Procedural Assignment error at key_debounce.v(52): object \"key_flag\" on left-hand side of assignment must have a variable data type" {  } { { "key_debounce.v" "" { Text "F:/FPGA_learn/4key_beep/key_debounce.v" 52 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1558099471104 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "key_value key_debounce.v(53) " "Verilog HDL Procedural Assignment error at key_debounce.v(53): object \"key_value\" on left-hand side of assignment must have a variable data type" {  } { { "key_debounce.v" "" { Text "F:/FPGA_learn/4key_beep/key_debounce.v" 53 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1558099471104 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "key_flag key_debounce.v(57) " "Verilog HDL Procedural Assignment error at key_debounce.v(57): object \"key_flag\" on left-hand side of assignment must have a variable data type" {  } { { "key_debounce.v" "" { Text "F:/FPGA_learn/4key_beep/key_debounce.v" 57 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1558099471104 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "key_value key_debounce.v(58) " "Verilog HDL Procedural Assignment error at key_debounce.v(58): object \"key_value\" on left-hand side of assignment must have a variable data type" {  } { { "key_debounce.v" "" { Text "F:/FPGA_learn/4key_beep/key_debounce.v" 58 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1558099471104 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA_learn/4key_beep/output_files/key_beep.map.smsg " "Generated suppressed messages file F:/FPGA_learn/4key_beep/output_files/key_beep.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1558099471128 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558099471167 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 17 21:24:31 2019 " "Processing ended: Fri May 17 21:24:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558099471167 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558099471167 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558099471167 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558099471167 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus II Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558099471754 ""}
