#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x14805df20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x148071320 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x1480a8930 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x128008010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1480b1bb0_0 .net "in", 31 0, o0x128008010;  0 drivers
v0x1480bcb40_0 .var "out", 31 0;
S_0x1480a76c0 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1280080d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1480bcc00_0 .net "clk", 0 0, o0x1280080d0;  0 drivers
o0x128008100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1480bcca0_0 .net "data_address", 31 0, o0x128008100;  0 drivers
o0x128008130 .functor BUFZ 1, C4<z>; HiZ drive
v0x1480bcd50_0 .net "data_read", 0 0, o0x128008130;  0 drivers
v0x1480bce00_0 .var "data_readdata", 31 0;
o0x128008190 .functor BUFZ 1, C4<z>; HiZ drive
v0x1480bceb0_0 .net "data_write", 0 0, o0x128008190;  0 drivers
o0x1280081c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1480bcf90_0 .net "data_writedata", 31 0, o0x1280081c0;  0 drivers
S_0x1480a5bc0 .scope module, "div_tb" "div_tb" 6 1;
 .timescale 0 0;
v0x1480c9bf0_0 .net "active", 0 0, L_0x1480d2900;  1 drivers
v0x1480c9ca0_0 .var "clk", 0 0;
v0x1480c9db0_0 .var "clk_enable", 0 0;
v0x1480c9e40_0 .net "data_address", 31 0, v0x1480c7bd0_0;  1 drivers
v0x1480c9ed0_0 .net "data_read", 0 0, L_0x1480d1f40;  1 drivers
v0x1480c9f60_0 .var "data_readdata", 31 0;
v0x1480c9ff0_0 .net "data_write", 0 0, L_0x1480d19d0;  1 drivers
v0x1480ca080_0 .net "data_writedata", 31 0, v0x1480c09e0_0;  1 drivers
v0x1480ca150_0 .net "instr_address", 31 0, L_0x1480d2a30;  1 drivers
v0x1480ca260_0 .var "instr_readdata", 31 0;
v0x1480ca2f0_0 .net "register_v0", 31 0, L_0x1480d0280;  1 drivers
v0x1480ca3c0_0 .var "reset", 0 0;
S_0x1480bd0d0 .scope begin, "$unm_blk_3" "$unm_blk_3" 6 36, 6 36 0, S_0x1480a5bc0;
 .timescale 0 0;
v0x1480bd2a0_0 .var "expected_q", 31 0;
v0x1480bd360_0 .var "expected_r", 31 0;
v0x1480bd410_0 .var "funct", 5 0;
v0x1480bd4d0_0 .var "i", 4 0;
v0x1480bd580_0 .var "imm", 15 0;
v0x1480bd670_0 .var "imm_instr", 31 0;
v0x1480bd720_0 .var "opcode", 5 0;
v0x1480bd7d0_0 .var "r_instr", 31 0;
v0x1480bd880_0 .var "rd", 4 0;
v0x1480bd990_0 .var "rs", 4 0;
v0x1480bda40_0 .var "rt", 4 0;
v0x1480bdaf0_0 .var "shamt", 4 0;
v0x1480bdba0_0 .var "test", 31 0;
E_0x14808ca50 .event posedge, v0x1480c0cf0_0;
S_0x1480bdc50 .scope module, "dut" "mips_cpu_harvard" 6 137, 7 1 0, S_0x1480a5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1480cb440 .functor OR 1, L_0x1480cb0f0, L_0x1480cb300, C4<0>, C4<0>;
L_0x1480cb530 .functor BUFZ 1, L_0x1480cabe0, C4<0>, C4<0>, C4<0>;
L_0x1480cb960 .functor AND 1, L_0x1480cabe0, L_0x1480cbab0, C4<1>, C4<1>;
L_0x1480cbc30 .functor OR 1, L_0x1480cb960, L_0x1480cb9d0, C4<0>, C4<0>;
L_0x1480cbd60 .functor OR 1, L_0x1480cbc30, L_0x1480cb7e0, C4<0>, C4<0>;
L_0x1480cbe80 .functor OR 1, L_0x1480cbd60, L_0x1480cd120, C4<0>, C4<0>;
L_0x1480cbf30 .functor OR 1, L_0x1480cbe80, L_0x1480ccbb0, C4<0>, C4<0>;
L_0x1480ccac0 .functor AND 1, L_0x1480cc5d0, L_0x1480cc6f0, C4<1>, C4<1>;
L_0x1480ccbb0 .functor OR 1, L_0x1480cc370, L_0x1480ccac0, C4<0>, C4<0>;
L_0x1480cd120 .functor AND 1, L_0x1480cc8a0, L_0x1480ccdd0, C4<1>, C4<1>;
L_0x1480cd680 .functor OR 1, L_0x1480ccfc0, L_0x1480cd2f0, C4<0>, C4<0>;
L_0x1480cb700 .functor OR 1, L_0x1480cda70, L_0x1480cdd20, C4<0>, C4<0>;
L_0x1480ce050 .functor AND 1, L_0x1480cd540, L_0x1480cb700, C4<1>, C4<1>;
L_0x1480ce250 .functor OR 1, L_0x1480cdee0, L_0x1480ce390, C4<0>, C4<0>;
L_0x1480ce6e0 .functor OR 1, L_0x1480ce250, L_0x1480ce5c0, C4<0>, C4<0>;
L_0x1480ce140 .functor AND 1, L_0x1480cabe0, L_0x1480ce6e0, C4<1>, C4<1>;
L_0x1480ce470 .functor AND 1, L_0x1480cabe0, L_0x1480ce8d0, C4<1>, C4<1>;
L_0x1480ce790 .functor AND 1, L_0x1480cabe0, L_0x1480cc9a0, C4<1>, C4<1>;
L_0x1480cf390 .functor AND 1, v0x1480c7ab0_0, v0x1480c98f0_0, C4<1>, C4<1>;
L_0x1480cf400 .functor AND 1, L_0x1480cf390, L_0x1480cbf30, C4<1>, C4<1>;
L_0x1480cf530 .functor OR 1, L_0x1480ccbb0, L_0x1480cd120, C4<0>, C4<0>;
L_0x1480d02f0 .functor BUFZ 32, L_0x1480cfee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1480d03e0 .functor BUFZ 32, L_0x1480d0190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1480d1350 .functor AND 1, v0x1480c9db0_0, L_0x1480ce140, C4<1>, C4<1>;
L_0x1480d13c0 .functor AND 1, L_0x1480d1350, v0x1480c7ab0_0, C4<1>, C4<1>;
L_0x1480cfc00 .functor AND 1, L_0x1480d13c0, L_0x1480d15a0, C4<1>, C4<1>;
L_0x1480d1880 .functor AND 1, v0x1480c7ab0_0, v0x1480c98f0_0, C4<1>, C4<1>;
L_0x1480d19d0 .functor AND 1, L_0x1480d1880, L_0x1480cc100, C4<1>, C4<1>;
L_0x1480d1640 .functor OR 1, L_0x1480d1a80, L_0x1480d1b20, C4<0>, C4<0>;
L_0x1480d1ed0 .functor AND 1, L_0x1480d1640, L_0x1480d1730, C4<1>, C4<1>;
L_0x1480d1f40 .functor OR 1, L_0x1480cb7e0, L_0x1480d1ed0, C4<0>, C4<0>;
L_0x1480d2900 .functor BUFZ 1, v0x1480c7ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1480d2a30 .functor BUFZ 32, v0x1480c7b40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1480c2d80_0 .net *"_ivl_100", 31 0, L_0x1480ccd30;  1 drivers
L_0x1280404d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1480c2e10_0 .net *"_ivl_103", 25 0, L_0x1280404d8;  1 drivers
L_0x128040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1480c2ea0_0 .net/2u *"_ivl_104", 31 0, L_0x128040520;  1 drivers
v0x1480c2f30_0 .net *"_ivl_106", 0 0, L_0x1480cc8a0;  1 drivers
v0x1480c2fc0_0 .net *"_ivl_109", 5 0, L_0x1480ccf20;  1 drivers
L_0x128040568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1480c3060_0 .net/2u *"_ivl_110", 5 0, L_0x128040568;  1 drivers
v0x1480c3110_0 .net *"_ivl_112", 0 0, L_0x1480ccdd0;  1 drivers
v0x1480c31b0_0 .net *"_ivl_116", 31 0, L_0x1480cd250;  1 drivers
L_0x1280405b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1480c3260_0 .net *"_ivl_119", 25 0, L_0x1280405b0;  1 drivers
L_0x1280400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x1480c3370_0 .net/2u *"_ivl_12", 5 0, L_0x1280400a0;  1 drivers
L_0x1280405f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1480c3420_0 .net/2u *"_ivl_120", 31 0, L_0x1280405f8;  1 drivers
v0x1480c34d0_0 .net *"_ivl_122", 0 0, L_0x1480ccfc0;  1 drivers
v0x1480c3570_0 .net *"_ivl_124", 31 0, L_0x1480cd460;  1 drivers
L_0x128040640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1480c3620_0 .net *"_ivl_127", 25 0, L_0x128040640;  1 drivers
L_0x128040688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1480c36d0_0 .net/2u *"_ivl_128", 31 0, L_0x128040688;  1 drivers
v0x1480c3780_0 .net *"_ivl_130", 0 0, L_0x1480cd2f0;  1 drivers
v0x1480c3820_0 .net *"_ivl_134", 31 0, L_0x1480cd7d0;  1 drivers
L_0x1280406d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1480c39b0_0 .net *"_ivl_137", 25 0, L_0x1280406d0;  1 drivers
L_0x128040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1480c3a40_0 .net/2u *"_ivl_138", 31 0, L_0x128040718;  1 drivers
v0x1480c3af0_0 .net *"_ivl_140", 0 0, L_0x1480cd540;  1 drivers
v0x1480c3b90_0 .net *"_ivl_143", 5 0, L_0x1480cdb80;  1 drivers
L_0x128040760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1480c3c40_0 .net/2u *"_ivl_144", 5 0, L_0x128040760;  1 drivers
v0x1480c3cf0_0 .net *"_ivl_146", 0 0, L_0x1480cda70;  1 drivers
v0x1480c3d90_0 .net *"_ivl_149", 5 0, L_0x1480cde40;  1 drivers
L_0x1280407a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1480c3e40_0 .net/2u *"_ivl_150", 5 0, L_0x1280407a8;  1 drivers
v0x1480c3ef0_0 .net *"_ivl_152", 0 0, L_0x1480cdd20;  1 drivers
v0x1480c3f90_0 .net *"_ivl_155", 0 0, L_0x1480cb700;  1 drivers
v0x1480c4030_0 .net *"_ivl_159", 1 0, L_0x1480ce1b0;  1 drivers
L_0x1280400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1480c40e0_0 .net/2u *"_ivl_16", 5 0, L_0x1280400e8;  1 drivers
L_0x1280407f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1480c4190_0 .net/2u *"_ivl_160", 1 0, L_0x1280407f0;  1 drivers
v0x1480c4240_0 .net *"_ivl_162", 0 0, L_0x1480cdee0;  1 drivers
L_0x128040838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x1480c42e0_0 .net/2u *"_ivl_164", 5 0, L_0x128040838;  1 drivers
v0x1480c4390_0 .net *"_ivl_166", 0 0, L_0x1480ce390;  1 drivers
v0x1480c38c0_0 .net *"_ivl_169", 0 0, L_0x1480ce250;  1 drivers
L_0x128040880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x1480c4620_0 .net/2u *"_ivl_170", 5 0, L_0x128040880;  1 drivers
v0x1480c46b0_0 .net *"_ivl_172", 0 0, L_0x1480ce5c0;  1 drivers
v0x1480c4740_0 .net *"_ivl_175", 0 0, L_0x1480ce6e0;  1 drivers
L_0x1280408c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x1480c47d0_0 .net/2u *"_ivl_178", 5 0, L_0x1280408c8;  1 drivers
v0x1480c4870_0 .net *"_ivl_180", 0 0, L_0x1480ce8d0;  1 drivers
L_0x128040910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x1480c4910_0 .net/2u *"_ivl_184", 5 0, L_0x128040910;  1 drivers
v0x1480c49c0_0 .net *"_ivl_186", 0 0, L_0x1480cc9a0;  1 drivers
L_0x128040958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1480c4a60_0 .net/2u *"_ivl_194", 4 0, L_0x128040958;  1 drivers
v0x1480c4b10_0 .net *"_ivl_197", 4 0, L_0x1480cefc0;  1 drivers
v0x1480c4bc0_0 .net *"_ivl_199", 4 0, L_0x1480cee50;  1 drivers
v0x1480c4c70_0 .net *"_ivl_20", 31 0, L_0x1480caf50;  1 drivers
v0x1480c4d20_0 .net *"_ivl_200", 4 0, L_0x1480ceef0;  1 drivers
v0x1480c4dd0_0 .net *"_ivl_205", 0 0, L_0x1480cf390;  1 drivers
v0x1480c4e70_0 .net *"_ivl_209", 0 0, L_0x1480cf530;  1 drivers
L_0x1280409a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1480c4f10_0 .net/2u *"_ivl_210", 31 0, L_0x1280409a0;  1 drivers
v0x1480c4fc0_0 .net *"_ivl_212", 31 0, L_0x1480ce520;  1 drivers
v0x1480c5070_0 .net *"_ivl_214", 31 0, L_0x1480cf060;  1 drivers
v0x1480c5120_0 .net *"_ivl_216", 31 0, L_0x1480cf8d0;  1 drivers
v0x1480c51d0_0 .net *"_ivl_218", 31 0, L_0x1480cf790;  1 drivers
v0x1480c5280_0 .net *"_ivl_227", 0 0, L_0x1480d1350;  1 drivers
v0x1480c5320_0 .net *"_ivl_229", 0 0, L_0x1480d13c0;  1 drivers
L_0x128040130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1480c53c0_0 .net *"_ivl_23", 25 0, L_0x128040130;  1 drivers
v0x1480c5470_0 .net *"_ivl_230", 31 0, L_0x1480d1500;  1 drivers
L_0x128040ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1480c5520_0 .net *"_ivl_233", 30 0, L_0x128040ac0;  1 drivers
L_0x128040b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1480c55d0_0 .net/2u *"_ivl_234", 31 0, L_0x128040b08;  1 drivers
v0x1480c5680_0 .net *"_ivl_236", 0 0, L_0x1480d15a0;  1 drivers
L_0x128040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1480c5720_0 .net/2u *"_ivl_24", 31 0, L_0x128040178;  1 drivers
v0x1480c57d0_0 .net *"_ivl_241", 0 0, L_0x1480d1880;  1 drivers
L_0x128040b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x1480c5870_0 .net/2u *"_ivl_244", 5 0, L_0x128040b50;  1 drivers
L_0x128040b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x1480c5920_0 .net/2u *"_ivl_248", 5 0, L_0x128040b98;  1 drivers
v0x1480c59d0_0 .net *"_ivl_255", 0 0, L_0x1480d1730;  1 drivers
v0x1480c4430_0 .net *"_ivl_257", 0 0, L_0x1480d1ed0;  1 drivers
v0x1480c44d0_0 .net *"_ivl_26", 0 0, L_0x1480cb0f0;  1 drivers
v0x1480c4570_0 .net *"_ivl_261", 15 0, L_0x1480d2370;  1 drivers
v0x1480c5a60_0 .net *"_ivl_262", 17 0, L_0x1480d1c00;  1 drivers
L_0x128040c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1480c5b10_0 .net *"_ivl_265", 1 0, L_0x128040c28;  1 drivers
v0x1480c5bc0_0 .net *"_ivl_268", 15 0, L_0x1480d2620;  1 drivers
L_0x128040c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1480c5c70_0 .net *"_ivl_270", 1 0, L_0x128040c70;  1 drivers
v0x1480c5d20_0 .net *"_ivl_273", 0 0, L_0x1480d2550;  1 drivers
L_0x128040cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x1480c5dd0_0 .net/2u *"_ivl_274", 13 0, L_0x128040cb8;  1 drivers
L_0x128040d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x1480c5e80_0 .net/2u *"_ivl_276", 13 0, L_0x128040d00;  1 drivers
v0x1480c5f30_0 .net *"_ivl_278", 13 0, L_0x1480d26c0;  1 drivers
v0x1480c5fe0_0 .net *"_ivl_28", 31 0, L_0x1480cb210;  1 drivers
L_0x1280401c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1480c6090_0 .net *"_ivl_31", 25 0, L_0x1280401c0;  1 drivers
L_0x128040208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1480c6140_0 .net/2u *"_ivl_32", 31 0, L_0x128040208;  1 drivers
v0x1480c61f0_0 .net *"_ivl_34", 0 0, L_0x1480cb300;  1 drivers
v0x1480c6290_0 .net *"_ivl_4", 31 0, L_0x1480caab0;  1 drivers
v0x1480c6340_0 .net *"_ivl_41", 2 0, L_0x1480cb5e0;  1 drivers
L_0x128040250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1480c63f0_0 .net/2u *"_ivl_42", 2 0, L_0x128040250;  1 drivers
v0x1480c64a0_0 .net *"_ivl_47", 2 0, L_0x1480cb8c0;  1 drivers
L_0x128040298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1480c6550_0 .net/2u *"_ivl_48", 2 0, L_0x128040298;  1 drivers
v0x1480c6600_0 .net *"_ivl_53", 0 0, L_0x1480cbab0;  1 drivers
v0x1480c66a0_0 .net *"_ivl_55", 0 0, L_0x1480cb960;  1 drivers
v0x1480c6740_0 .net *"_ivl_57", 0 0, L_0x1480cbc30;  1 drivers
v0x1480c67e0_0 .net *"_ivl_59", 0 0, L_0x1480cbd60;  1 drivers
v0x1480c6880_0 .net *"_ivl_61", 0 0, L_0x1480cbe80;  1 drivers
v0x1480c6920_0 .net *"_ivl_65", 2 0, L_0x1480cc040;  1 drivers
L_0x1280402e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1480c69d0_0 .net/2u *"_ivl_66", 2 0, L_0x1280402e0;  1 drivers
L_0x128040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1480c6a80_0 .net *"_ivl_7", 25 0, L_0x128040010;  1 drivers
v0x1480c6b30_0 .net *"_ivl_70", 31 0, L_0x1480cc2d0;  1 drivers
L_0x128040328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1480c6be0_0 .net *"_ivl_73", 25 0, L_0x128040328;  1 drivers
L_0x128040370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1480c6c90_0 .net/2u *"_ivl_74", 31 0, L_0x128040370;  1 drivers
v0x1480c6d40_0 .net *"_ivl_76", 0 0, L_0x1480cc370;  1 drivers
v0x1480c6de0_0 .net *"_ivl_78", 31 0, L_0x1480cc530;  1 drivers
L_0x128040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1480c6e90_0 .net/2u *"_ivl_8", 31 0, L_0x128040058;  1 drivers
L_0x1280403b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1480c6f40_0 .net *"_ivl_81", 25 0, L_0x1280403b8;  1 drivers
L_0x128040400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1480c6ff0_0 .net/2u *"_ivl_82", 31 0, L_0x128040400;  1 drivers
v0x1480c70a0_0 .net *"_ivl_84", 0 0, L_0x1480cc5d0;  1 drivers
v0x1480c7140_0 .net *"_ivl_87", 0 0, L_0x1480cc490;  1 drivers
v0x1480c71f0_0 .net *"_ivl_88", 31 0, L_0x1480cc7a0;  1 drivers
L_0x128040448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1480c72a0_0 .net *"_ivl_91", 30 0, L_0x128040448;  1 drivers
L_0x128040490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1480c7350_0 .net/2u *"_ivl_92", 31 0, L_0x128040490;  1 drivers
v0x1480c7400_0 .net *"_ivl_94", 0 0, L_0x1480cc6f0;  1 drivers
v0x1480c74a0_0 .net *"_ivl_97", 0 0, L_0x1480ccac0;  1 drivers
v0x1480c7540_0 .net "active", 0 0, L_0x1480d2900;  alias, 1 drivers
v0x1480c75e0_0 .net "alu_op1", 31 0, L_0x1480d02f0;  1 drivers
v0x1480c7680_0 .net "alu_op2", 31 0, L_0x1480d03e0;  1 drivers
v0x1480c7720_0 .net "alui_instr", 0 0, L_0x1480cb9d0;  1 drivers
v0x1480c77c0_0 .net "b_flag", 0 0, v0x1480be8a0_0;  1 drivers
v0x1480c7870_0 .net "b_imm", 17 0, L_0x1480d2430;  1 drivers
v0x1480c7900_0 .net "b_offset", 31 0, L_0x1480d2820;  1 drivers
v0x1480c7990_0 .net "clk", 0 0, v0x1480c9ca0_0;  1 drivers
v0x1480c7a20_0 .net "clk_enable", 0 0, v0x1480c9db0_0;  1 drivers
v0x1480c7ab0_0 .var "cpu_active", 0 0;
v0x1480c7b40_0 .var "curr_addr", 31 0;
v0x1480c7bd0_0 .var "data_address", 31 0;
v0x1480c7c70_0 .net "data_read", 0 0, L_0x1480d1f40;  alias, 1 drivers
v0x1480c7d10_0 .net "data_readdata", 31 0, v0x1480c9f60_0;  1 drivers
v0x1480c7df0_0 .net "data_write", 0 0, L_0x1480d19d0;  alias, 1 drivers
v0x1480c7e90_0 .net "data_writedata", 31 0, v0x1480c09e0_0;  alias, 1 drivers
v0x1480c7f30_0 .var "delay_slot", 31 0;
v0x1480c7fd0_0 .net "effective_addr", 31 0, v0x1480bec60_0;  1 drivers
v0x1480c8070_0 .net "funct_code", 5 0, L_0x1480caa10;  1 drivers
v0x1480c8120_0 .net "hi_out", 31 0, v0x1480c0da0_0;  1 drivers
v0x1480c81e0_0 .net "hl_reg_enable", 0 0, L_0x1480cfc00;  1 drivers
v0x1480c82b0_0 .net "instr_address", 31 0, L_0x1480d2a30;  alias, 1 drivers
v0x1480c8350_0 .net "instr_opcode", 5 0, L_0x1480ca8b0;  1 drivers
v0x1480c83f0_0 .net "instr_readdata", 31 0, v0x1480ca260_0;  1 drivers
v0x1480c84c0_0 .net "j_imm", 0 0, L_0x1480cd680;  1 drivers
v0x1480c8560_0 .net "j_reg", 0 0, L_0x1480ce050;  1 drivers
v0x1480c8600_0 .net "link_const", 0 0, L_0x1480ccbb0;  1 drivers
v0x1480c86a0_0 .net "link_reg", 0 0, L_0x1480cd120;  1 drivers
v0x1480c8740_0 .net "lo_out", 31 0, v0x1480c14d0_0;  1 drivers
v0x1480c87e0_0 .net "load_data", 31 0, v0x1480bfd50_0;  1 drivers
v0x1480c8890_0 .net "load_instr", 0 0, L_0x1480cb7e0;  1 drivers
v0x1480c8920_0 .net "lw", 0 0, L_0x1480cad00;  1 drivers
v0x1480c89c0_0 .net "mfhi", 0 0, L_0x1480ce470;  1 drivers
v0x1480c8a60_0 .net "mflo", 0 0, L_0x1480ce790;  1 drivers
v0x1480c8b00_0 .net "movefrom", 0 0, L_0x1480cb440;  1 drivers
v0x1480c8ba0_0 .net "muldiv", 0 0, L_0x1480ce140;  1 drivers
v0x1480c8c40_0 .var "next_delay_slot", 31 0;
v0x1480c8cf0_0 .net "partial_store", 0 0, L_0x1480d1640;  1 drivers
v0x1480c8d90_0 .net "r_format", 0 0, L_0x1480cabe0;  1 drivers
v0x1480c8e30_0 .net "reg_a_read_data", 31 0, L_0x1480cfee0;  1 drivers
v0x1480c8ef0_0 .net "reg_a_read_index", 4 0, L_0x1480ced70;  1 drivers
v0x1480c8fa0_0 .net "reg_b_read_data", 31 0, L_0x1480d0190;  1 drivers
v0x1480c9030_0 .net "reg_b_read_index", 4 0, L_0x1480ce9b0;  1 drivers
v0x1480c90f0_0 .net "reg_dst", 0 0, L_0x1480cb530;  1 drivers
v0x1480c9180_0 .net "reg_write", 0 0, L_0x1480cbf30;  1 drivers
v0x1480c9220_0 .net "reg_write_data", 31 0, L_0x1480cfb60;  1 drivers
v0x1480c92e0_0 .net "reg_write_enable", 0 0, L_0x1480cf400;  1 drivers
v0x1480c9390_0 .net "reg_write_index", 4 0, L_0x1480cf230;  1 drivers
v0x1480c9440_0 .net "register_v0", 31 0, L_0x1480d0280;  alias, 1 drivers
v0x1480c94f0_0 .net "reset", 0 0, v0x1480ca3c0_0;  1 drivers
v0x1480c9580_0 .net "result", 31 0, v0x1480bf0b0_0;  1 drivers
v0x1480c9630_0 .net "result_hi", 31 0, v0x1480bea50_0;  1 drivers
v0x1480c9700_0 .net "result_lo", 31 0, v0x1480bebb0_0;  1 drivers
v0x1480c97d0_0 .net "sb", 0 0, L_0x1480d1a80;  1 drivers
v0x1480c9860_0 .net "sh", 0 0, L_0x1480d1b20;  1 drivers
v0x1480c98f0_0 .var "state", 0 0;
v0x1480c9990_0 .net "store_instr", 0 0, L_0x1480cc100;  1 drivers
v0x1480c9a30_0 .net "sw", 0 0, L_0x1480cae70;  1 drivers
E_0x1480bd610/0 .event edge, v0x1480be8a0_0, v0x1480c7f30_0, v0x1480c7900_0, v0x1480c84c0_0;
E_0x1480bd610/1 .event edge, v0x1480beb00_0, v0x1480c8560_0, v0x1480c2190_0;
E_0x1480bd610 .event/or E_0x1480bd610/0, E_0x1480bd610/1;
E_0x1480bdfe0 .event edge, v0x1480c06c0_0, v0x1480bec60_0;
L_0x1480ca8b0 .part v0x1480ca260_0, 26, 6;
L_0x1480caa10 .part v0x1480ca260_0, 0, 6;
L_0x1480caab0 .concat [ 6 26 0 0], L_0x1480ca8b0, L_0x128040010;
L_0x1480cabe0 .cmp/eq 32, L_0x1480caab0, L_0x128040058;
L_0x1480cad00 .cmp/eq 6, L_0x1480ca8b0, L_0x1280400a0;
L_0x1480cae70 .cmp/eq 6, L_0x1480ca8b0, L_0x1280400e8;
L_0x1480caf50 .concat [ 6 26 0 0], L_0x1480ca8b0, L_0x128040130;
L_0x1480cb0f0 .cmp/eq 32, L_0x1480caf50, L_0x128040178;
L_0x1480cb210 .concat [ 6 26 0 0], L_0x1480ca8b0, L_0x1280401c0;
L_0x1480cb300 .cmp/eq 32, L_0x1480cb210, L_0x128040208;
L_0x1480cb5e0 .part L_0x1480ca8b0, 3, 3;
L_0x1480cb7e0 .cmp/eq 3, L_0x1480cb5e0, L_0x128040250;
L_0x1480cb8c0 .part L_0x1480ca8b0, 3, 3;
L_0x1480cb9d0 .cmp/eq 3, L_0x1480cb8c0, L_0x128040298;
L_0x1480cbab0 .reduce/nor L_0x1480ce140;
L_0x1480cc040 .part L_0x1480ca8b0, 3, 3;
L_0x1480cc100 .cmp/eq 3, L_0x1480cc040, L_0x1280402e0;
L_0x1480cc2d0 .concat [ 6 26 0 0], L_0x1480ca8b0, L_0x128040328;
L_0x1480cc370 .cmp/eq 32, L_0x1480cc2d0, L_0x128040370;
L_0x1480cc530 .concat [ 6 26 0 0], L_0x1480ca8b0, L_0x1280403b8;
L_0x1480cc5d0 .cmp/eq 32, L_0x1480cc530, L_0x128040400;
L_0x1480cc490 .part v0x1480ca260_0, 20, 1;
L_0x1480cc7a0 .concat [ 1 31 0 0], L_0x1480cc490, L_0x128040448;
L_0x1480cc6f0 .cmp/eq 32, L_0x1480cc7a0, L_0x128040490;
L_0x1480ccd30 .concat [ 6 26 0 0], L_0x1480ca8b0, L_0x1280404d8;
L_0x1480cc8a0 .cmp/eq 32, L_0x1480ccd30, L_0x128040520;
L_0x1480ccf20 .part v0x1480ca260_0, 0, 6;
L_0x1480ccdd0 .cmp/eq 6, L_0x1480ccf20, L_0x128040568;
L_0x1480cd250 .concat [ 6 26 0 0], L_0x1480ca8b0, L_0x1280405b0;
L_0x1480ccfc0 .cmp/eq 32, L_0x1480cd250, L_0x1280405f8;
L_0x1480cd460 .concat [ 6 26 0 0], L_0x1480ca8b0, L_0x128040640;
L_0x1480cd2f0 .cmp/eq 32, L_0x1480cd460, L_0x128040688;
L_0x1480cd7d0 .concat [ 6 26 0 0], L_0x1480ca8b0, L_0x1280406d0;
L_0x1480cd540 .cmp/eq 32, L_0x1480cd7d0, L_0x128040718;
L_0x1480cdb80 .part v0x1480ca260_0, 0, 6;
L_0x1480cda70 .cmp/eq 6, L_0x1480cdb80, L_0x128040760;
L_0x1480cde40 .part v0x1480ca260_0, 0, 6;
L_0x1480cdd20 .cmp/eq 6, L_0x1480cde40, L_0x1280407a8;
L_0x1480ce1b0 .part L_0x1480caa10, 3, 2;
L_0x1480cdee0 .cmp/eq 2, L_0x1480ce1b0, L_0x1280407f0;
L_0x1480ce390 .cmp/eq 6, L_0x1480caa10, L_0x128040838;
L_0x1480ce5c0 .cmp/eq 6, L_0x1480caa10, L_0x128040880;
L_0x1480ce8d0 .cmp/eq 6, L_0x1480caa10, L_0x1280408c8;
L_0x1480cc9a0 .cmp/eq 6, L_0x1480caa10, L_0x128040910;
L_0x1480ced70 .part v0x1480ca260_0, 21, 5;
L_0x1480ce9b0 .part v0x1480ca260_0, 16, 5;
L_0x1480cefc0 .part v0x1480ca260_0, 11, 5;
L_0x1480cee50 .part v0x1480ca260_0, 16, 5;
L_0x1480ceef0 .functor MUXZ 5, L_0x1480cee50, L_0x1480cefc0, L_0x1480cb530, C4<>;
L_0x1480cf230 .functor MUXZ 5, L_0x1480ceef0, L_0x128040958, L_0x1480ccbb0, C4<>;
L_0x1480ce520 .arith/sum 32, v0x1480c7f30_0, L_0x1280409a0;
L_0x1480cf060 .functor MUXZ 32, v0x1480bf0b0_0, v0x1480bfd50_0, L_0x1480cb7e0, C4<>;
L_0x1480cf8d0 .functor MUXZ 32, L_0x1480cf060, v0x1480c14d0_0, L_0x1480ce790, C4<>;
L_0x1480cf790 .functor MUXZ 32, L_0x1480cf8d0, v0x1480c0da0_0, L_0x1480ce470, C4<>;
L_0x1480cfb60 .functor MUXZ 32, L_0x1480cf790, L_0x1480ce520, L_0x1480cf530, C4<>;
L_0x1480d1500 .concat [ 1 31 0 0], v0x1480c98f0_0, L_0x128040ac0;
L_0x1480d15a0 .cmp/eq 32, L_0x1480d1500, L_0x128040b08;
L_0x1480d1a80 .cmp/eq 6, L_0x1480ca8b0, L_0x128040b50;
L_0x1480d1b20 .cmp/eq 6, L_0x1480ca8b0, L_0x128040b98;
L_0x1480d1730 .reduce/nor v0x1480c98f0_0;
L_0x1480d2370 .part v0x1480ca260_0, 0, 16;
L_0x1480d1c00 .concat [ 16 2 0 0], L_0x1480d2370, L_0x128040c28;
L_0x1480d2620 .part L_0x1480d1c00, 0, 16;
L_0x1480d2430 .concat [ 2 16 0 0], L_0x128040c70, L_0x1480d2620;
L_0x1480d2550 .part L_0x1480d2430, 17, 1;
L_0x1480d26c0 .functor MUXZ 14, L_0x128040d00, L_0x128040cb8, L_0x1480d2550, C4<>;
L_0x1480d2820 .concat [ 18 14 0 0], L_0x1480d2430, L_0x1480d26c0;
S_0x1480be010 .scope module, "cpu_alu" "alu" 7 134, 8 1 0, S_0x1480bdc50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x1480be370_0 .net *"_ivl_10", 15 0, L_0x1480d0ce0;  1 drivers
L_0x128040a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1480be430_0 .net/2u *"_ivl_14", 15 0, L_0x128040a78;  1 drivers
v0x1480be4e0_0 .net *"_ivl_17", 15 0, L_0x1480d0e20;  1 drivers
v0x1480be5a0_0 .net *"_ivl_5", 0 0, L_0x1480d0630;  1 drivers
v0x1480be650_0 .net *"_ivl_6", 15 0, L_0x1480cdc20;  1 drivers
v0x1480be740_0 .net *"_ivl_9", 15 0, L_0x1480d09e0;  1 drivers
v0x1480be7f0_0 .net "addr_rt", 4 0, L_0x1480d1090;  1 drivers
v0x1480be8a0_0 .var "b_flag", 0 0;
v0x1480be940_0 .net "funct", 5 0, L_0x1480cf620;  1 drivers
v0x1480bea50_0 .var "hi", 31 0;
v0x1480beb00_0 .net "instructionword", 31 0, v0x1480ca260_0;  alias, 1 drivers
v0x1480bebb0_0 .var "lo", 31 0;
v0x1480bec60_0 .var "memaddroffset", 31 0;
v0x1480bed10_0 .var "multresult", 63 0;
v0x1480bedc0_0 .net "op1", 31 0, L_0x1480d02f0;  alias, 1 drivers
v0x1480bee70_0 .net "op2", 31 0, L_0x1480d03e0;  alias, 1 drivers
v0x1480bef20_0 .net "opcode", 5 0, L_0x1480d0590;  1 drivers
v0x1480bf0b0_0 .var "result", 31 0;
v0x1480bf140_0 .net "shamt", 4 0, L_0x1480d0ff0;  1 drivers
v0x1480bf1f0_0 .net/s "sign_op1", 31 0, L_0x1480d02f0;  alias, 1 drivers
v0x1480bf2b0_0 .net/s "sign_op2", 31 0, L_0x1480d03e0;  alias, 1 drivers
v0x1480bf340_0 .net "simmediatedata", 31 0, L_0x1480d0d80;  1 drivers
v0x1480bf3d0_0 .net "simmediatedatas", 31 0, L_0x1480d0d80;  alias, 1 drivers
v0x1480bf460_0 .net "uimmediatedata", 31 0, L_0x1480d0ec0;  1 drivers
v0x1480bf4f0_0 .net "unsign_op1", 31 0, L_0x1480d02f0;  alias, 1 drivers
v0x1480bf5c0_0 .net "unsign_op2", 31 0, L_0x1480d03e0;  alias, 1 drivers
v0x1480bf6a0_0 .var "unsigned_result", 31 0;
E_0x1480be2e0/0 .event edge, v0x1480bef20_0, v0x1480be940_0, v0x1480bee70_0, v0x1480bf140_0;
E_0x1480be2e0/1 .event edge, v0x1480bedc0_0, v0x1480bed10_0, v0x1480be7f0_0, v0x1480bf340_0;
E_0x1480be2e0/2 .event edge, v0x1480bf460_0, v0x1480bf6a0_0;
E_0x1480be2e0 .event/or E_0x1480be2e0/0, E_0x1480be2e0/1, E_0x1480be2e0/2;
L_0x1480d0590 .part v0x1480ca260_0, 26, 6;
L_0x1480cf620 .part v0x1480ca260_0, 0, 6;
L_0x1480d0630 .part v0x1480ca260_0, 15, 1;
LS_0x1480cdc20_0_0 .concat [ 1 1 1 1], L_0x1480d0630, L_0x1480d0630, L_0x1480d0630, L_0x1480d0630;
LS_0x1480cdc20_0_4 .concat [ 1 1 1 1], L_0x1480d0630, L_0x1480d0630, L_0x1480d0630, L_0x1480d0630;
LS_0x1480cdc20_0_8 .concat [ 1 1 1 1], L_0x1480d0630, L_0x1480d0630, L_0x1480d0630, L_0x1480d0630;
LS_0x1480cdc20_0_12 .concat [ 1 1 1 1], L_0x1480d0630, L_0x1480d0630, L_0x1480d0630, L_0x1480d0630;
L_0x1480cdc20 .concat [ 4 4 4 4], LS_0x1480cdc20_0_0, LS_0x1480cdc20_0_4, LS_0x1480cdc20_0_8, LS_0x1480cdc20_0_12;
L_0x1480d09e0 .part v0x1480ca260_0, 0, 16;
L_0x1480d0ce0 .concat [ 16 0 0 0], L_0x1480d09e0;
L_0x1480d0d80 .concat [ 16 16 0 0], L_0x1480d0ce0, L_0x1480cdc20;
L_0x1480d0e20 .part v0x1480ca260_0, 0, 16;
L_0x1480d0ec0 .concat [ 16 16 0 0], L_0x1480d0e20, L_0x128040a78;
L_0x1480d0ff0 .part v0x1480ca260_0, 6, 5;
L_0x1480d1090 .part v0x1480ca260_0, 16, 5;
S_0x1480bf7f0 .scope module, "cpu_load_block" "load_block" 7 147, 9 1 0, S_0x1480bdc50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x1480bfa90_0 .net "address", 31 0, v0x1480bec60_0;  alias, 1 drivers
v0x1480bfb40_0 .net "datafromMem", 31 0, v0x1480c9f60_0;  alias, 1 drivers
v0x1480bfbe0_0 .net "instr_word", 31 0, v0x1480ca260_0;  alias, 1 drivers
v0x1480bfcb0_0 .net "opcode", 5 0, L_0x1480d1190;  1 drivers
v0x1480bfd50_0 .var "out_transformed", 31 0;
v0x1480bfe40_0 .net "regword", 31 0, L_0x1480d0190;  alias, 1 drivers
v0x1480bfef0_0 .net "whichbyte", 1 0, L_0x1480d1230;  1 drivers
E_0x1480bfa30/0 .event edge, v0x1480bfcb0_0, v0x1480bfb40_0, v0x1480bfef0_0, v0x1480beb00_0;
E_0x1480bfa30/1 .event edge, v0x1480bfe40_0;
E_0x1480bfa30 .event/or E_0x1480bfa30/0, E_0x1480bfa30/1;
L_0x1480d1190 .part v0x1480ca260_0, 26, 6;
L_0x1480d1230 .part v0x1480bec60_0, 0, 2;
S_0x1480c0020 .scope module, "dut" "store_block" 7 204, 10 1 0, S_0x1480bdc50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x1480c02c0_0 .net *"_ivl_1", 1 0, L_0x1480d2130;  1 drivers
L_0x128040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1480c0380_0 .net *"_ivl_5", 0 0, L_0x128040be0;  1 drivers
v0x1480c0430_0 .net "bytenum", 2 0, L_0x1480d1de0;  1 drivers
v0x1480c04f0_0 .net "dataword", 31 0, v0x1480c9f60_0;  alias, 1 drivers
v0x1480c05b0_0 .net "eff_addr", 31 0, v0x1480bec60_0;  alias, 1 drivers
v0x1480c06c0_0 .net "opcode", 5 0, L_0x1480ca8b0;  alias, 1 drivers
v0x1480c0750_0 .net "regbyte", 7 0, L_0x1480d2210;  1 drivers
v0x1480c0800_0 .net "reghalfword", 15 0, L_0x1480d22b0;  1 drivers
v0x1480c08b0_0 .net "regword", 31 0, L_0x1480d0190;  alias, 1 drivers
v0x1480c09e0_0 .var "storedata", 31 0;
E_0x1480c0260/0 .event edge, v0x1480c06c0_0, v0x1480bfe40_0, v0x1480c0430_0, v0x1480c0750_0;
E_0x1480c0260/1 .event edge, v0x1480bfb40_0, v0x1480c0800_0;
E_0x1480c0260 .event/or E_0x1480c0260/0, E_0x1480c0260/1;
L_0x1480d2130 .part v0x1480bec60_0, 0, 2;
L_0x1480d1de0 .concat [ 2 1 0 0], L_0x1480d2130, L_0x128040be0;
L_0x1480d2210 .part L_0x1480d0190, 0, 8;
L_0x1480d22b0 .part L_0x1480d0190, 0, 16;
S_0x1480c0ab0 .scope module, "hi" "hl_reg" 7 171, 11 1 0, S_0x1480bdc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1480c0cf0_0 .net "clk", 0 0, v0x1480c9ca0_0;  alias, 1 drivers
v0x1480c0da0_0 .var "data", 31 0;
v0x1480c0e50_0 .net "data_in", 31 0, v0x1480bea50_0;  alias, 1 drivers
v0x1480c0f20_0 .net "data_out", 31 0, v0x1480c0da0_0;  alias, 1 drivers
v0x1480c0fc0_0 .net "enable", 0 0, L_0x1480cfc00;  alias, 1 drivers
v0x1480c10a0_0 .net "reset", 0 0, v0x1480ca3c0_0;  alias, 1 drivers
S_0x1480c11c0 .scope module, "lo" "hl_reg" 7 163, 11 1 0, S_0x1480bdc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1480c1440_0 .net "clk", 0 0, v0x1480c9ca0_0;  alias, 1 drivers
v0x1480c14d0_0 .var "data", 31 0;
v0x1480c1560_0 .net "data_in", 31 0, v0x1480bebb0_0;  alias, 1 drivers
v0x1480c1630_0 .net "data_out", 31 0, v0x1480c14d0_0;  alias, 1 drivers
v0x1480c16d0_0 .net "enable", 0 0, L_0x1480cfc00;  alias, 1 drivers
v0x1480c17a0_0 .net "reset", 0 0, v0x1480ca3c0_0;  alias, 1 drivers
S_0x1480c18b0 .scope module, "register" "regfile" 7 105, 12 1 0, S_0x1480bdc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x1480cfee0 .functor BUFZ 32, L_0x1480cfa70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1480d0190 .functor BUFZ 32, L_0x1480cffd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1480c2540_2 .array/port v0x1480c2540, 2;
L_0x1480d0280 .functor BUFZ 32, v0x1480c2540_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1480c1be0_0 .net *"_ivl_0", 31 0, L_0x1480cfa70;  1 drivers
v0x1480c1ca0_0 .net *"_ivl_10", 6 0, L_0x1480d0070;  1 drivers
L_0x128040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1480c1d40_0 .net *"_ivl_13", 1 0, L_0x128040a30;  1 drivers
v0x1480c1de0_0 .net *"_ivl_2", 6 0, L_0x1480cfdc0;  1 drivers
L_0x1280409e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1480c1e90_0 .net *"_ivl_5", 1 0, L_0x1280409e8;  1 drivers
v0x1480c1f80_0 .net *"_ivl_8", 31 0, L_0x1480cffd0;  1 drivers
v0x1480c2030_0 .net "r_clk", 0 0, v0x1480c9ca0_0;  alias, 1 drivers
v0x1480c2100_0 .net "r_clk_enable", 0 0, v0x1480c9db0_0;  alias, 1 drivers
v0x1480c2190_0 .net "read_data1", 31 0, L_0x1480cfee0;  alias, 1 drivers
v0x1480c22a0_0 .net "read_data2", 31 0, L_0x1480d0190;  alias, 1 drivers
v0x1480c2330_0 .net "read_reg1", 4 0, L_0x1480ced70;  alias, 1 drivers
v0x1480c23e0_0 .net "read_reg2", 4 0, L_0x1480ce9b0;  alias, 1 drivers
v0x1480c2490_0 .net "register_v0", 31 0, L_0x1480d0280;  alias, 1 drivers
v0x1480c2540 .array "registers", 0 31, 31 0;
v0x1480c28e0_0 .net "reset", 0 0, v0x1480ca3c0_0;  alias, 1 drivers
v0x1480c29b0_0 .net "write_control", 0 0, L_0x1480cf400;  alias, 1 drivers
v0x1480c2a40_0 .net "write_data", 31 0, L_0x1480cfb60;  alias, 1 drivers
v0x1480c2bd0_0 .net "write_reg", 4 0, L_0x1480cf230;  alias, 1 drivers
L_0x1480cfa70 .array/port v0x1480c2540, L_0x1480cfdc0;
L_0x1480cfdc0 .concat [ 5 2 0 0], L_0x1480ced70, L_0x1280409e8;
L_0x1480cffd0 .array/port v0x1480c2540, L_0x1480d0070;
L_0x1480d0070 .concat [ 5 2 0 0], L_0x1480ce9b0, L_0x128040a30;
S_0x1480925a0 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x12800b9a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1480ca4d0_0 .net "clk", 0 0, o0x12800b9a0;  0 drivers
v0x1480ca580_0 .var "curr_addr", 31 0;
o0x12800ba00 .functor BUFZ 1, C4<z>; HiZ drive
v0x1480ca620_0 .net "enable", 0 0, o0x12800ba00;  0 drivers
o0x12800ba30 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1480ca6b0_0 .net "next_addr", 31 0, o0x12800ba30;  0 drivers
o0x12800ba60 .functor BUFZ 1, C4<z>; HiZ drive
v0x1480ca750_0 .net "reset", 0 0, o0x12800ba60;  0 drivers
E_0x1480bde30 .event posedge, v0x1480ca4d0_0;
    .scope S_0x1480c18b0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1480c2540, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x1480c18b0;
T_1 ;
    %wait E_0x14808ca50;
    %load/vec4 v0x1480c28e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1480c2100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1480c29b0_0;
    %load/vec4 v0x1480c2bd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x1480c2a40_0;
    %load/vec4 v0x1480c2bd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1480c2540, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1480be010;
T_2 ;
    %wait E_0x1480be2e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1480be8a0_0, 0, 1;
    %load/vec4 v0x1480bef20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %jmp T_2.24;
T_2.0 ;
    %load/vec4 v0x1480be940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %jmp T_2.46;
T_2.25 ;
    %load/vec4 v0x1480bf2b0_0;
    %ix/getv 4, v0x1480bf140_0;
    %shiftl 4;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.46;
T_2.26 ;
    %load/vec4 v0x1480bf2b0_0;
    %ix/getv 4, v0x1480bf140_0;
    %shiftr 4;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.46;
T_2.27 ;
    %load/vec4 v0x1480bf2b0_0;
    %ix/getv 4, v0x1480bf140_0;
    %shiftr/s 4;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.46;
T_2.28 ;
    %load/vec4 v0x1480bf2b0_0;
    %load/vec4 v0x1480bf4f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.46;
T_2.29 ;
    %load/vec4 v0x1480bf2b0_0;
    %load/vec4 v0x1480bf4f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.46;
T_2.30 ;
    %load/vec4 v0x1480bf2b0_0;
    %load/vec4 v0x1480bf4f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.46;
T_2.31 ;
    %load/vec4 v0x1480bf1f0_0;
    %pad/s 64;
    %load/vec4 v0x1480bf2b0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x1480bed10_0, 0, 64;
    %load/vec4 v0x1480bed10_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1480bea50_0, 0, 32;
    %load/vec4 v0x1480bed10_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1480bebb0_0, 0, 32;
    %jmp T_2.46;
T_2.32 ;
    %load/vec4 v0x1480bf4f0_0;
    %pad/u 64;
    %load/vec4 v0x1480bf5c0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x1480bed10_0, 0, 64;
    %load/vec4 v0x1480bed10_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1480bea50_0, 0, 32;
    %load/vec4 v0x1480bed10_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1480bebb0_0, 0, 32;
    %jmp T_2.46;
T_2.33 ;
    %load/vec4 v0x1480bf1f0_0;
    %load/vec4 v0x1480bf2b0_0;
    %mod/s;
    %store/vec4 v0x1480bea50_0, 0, 32;
    %load/vec4 v0x1480bf1f0_0;
    %load/vec4 v0x1480bf2b0_0;
    %div/s;
    %store/vec4 v0x1480bebb0_0, 0, 32;
    %jmp T_2.46;
T_2.34 ;
    %load/vec4 v0x1480bf4f0_0;
    %load/vec4 v0x1480bf5c0_0;
    %mod;
    %store/vec4 v0x1480bea50_0, 0, 32;
    %load/vec4 v0x1480bf4f0_0;
    %load/vec4 v0x1480bf5c0_0;
    %div;
    %store/vec4 v0x1480bebb0_0, 0, 32;
    %jmp T_2.46;
T_2.35 ;
    %load/vec4 v0x1480bedc0_0;
    %store/vec4 v0x1480bea50_0, 0, 32;
    %jmp T_2.46;
T_2.36 ;
    %load/vec4 v0x1480bedc0_0;
    %store/vec4 v0x1480bebb0_0, 0, 32;
    %jmp T_2.46;
T_2.37 ;
    %load/vec4 v0x1480bf1f0_0;
    %load/vec4 v0x1480bf2b0_0;
    %add;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.46;
T_2.38 ;
    %load/vec4 v0x1480bf4f0_0;
    %load/vec4 v0x1480bf5c0_0;
    %add;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.46;
T_2.39 ;
    %load/vec4 v0x1480bf4f0_0;
    %load/vec4 v0x1480bf5c0_0;
    %sub;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.46;
T_2.40 ;
    %load/vec4 v0x1480bf4f0_0;
    %load/vec4 v0x1480bf5c0_0;
    %and;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.46;
T_2.41 ;
    %load/vec4 v0x1480bf4f0_0;
    %load/vec4 v0x1480bf5c0_0;
    %or;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.46;
T_2.42 ;
    %load/vec4 v0x1480bf4f0_0;
    %load/vec4 v0x1480bf5c0_0;
    %xor;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.46;
T_2.43 ;
    %load/vec4 v0x1480bf4f0_0;
    %load/vec4 v0x1480bf5c0_0;
    %or;
    %inv;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.46;
T_2.44 ;
    %load/vec4 v0x1480bf1f0_0;
    %load/vec4 v0x1480bf2b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.46;
T_2.45 ;
    %load/vec4 v0x1480bf4f0_0;
    %load/vec4 v0x1480bf5c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.50, 8;
T_2.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.50, 8;
 ; End of false expr.
    %blend;
T_2.50;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.46;
T_2.46 ;
    %pop/vec4 1;
    %jmp T_2.24;
T_2.1 ;
    %load/vec4 v0x1480be7f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.54, 6;
    %jmp T_2.55;
T_2.51 ;
    %load/vec4 v0x1480bf1f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1480be8a0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1480be8a0_0, 0, 1;
T_2.57 ;
    %jmp T_2.55;
T_2.52 ;
    %load/vec4 v0x1480bf1f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1480be8a0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1480be8a0_0, 0, 1;
T_2.59 ;
    %jmp T_2.55;
T_2.53 ;
    %load/vec4 v0x1480bf1f0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1480be8a0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1480be8a0_0, 0, 1;
T_2.61 ;
    %jmp T_2.55;
T_2.54 ;
    %load/vec4 v0x1480bf1f0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1480be8a0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1480be8a0_0, 0, 1;
T_2.63 ;
    %jmp T_2.55;
T_2.55 ;
    %pop/vec4 1;
    %jmp T_2.24;
T_2.2 ;
    %load/vec4 v0x1480bf1f0_0;
    %load/vec4 v0x1480bf2b0_0;
    %cmp/e;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1480be8a0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1480be8a0_0, 0, 1;
T_2.65 ;
    %jmp T_2.24;
T_2.3 ;
    %load/vec4 v0x1480bf1f0_0;
    %load/vec4 v0x1480bee70_0;
    %cmp/ne;
    %jmp/0xz  T_2.66, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1480be8a0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1480be8a0_0, 0, 1;
T_2.67 ;
    %jmp T_2.24;
T_2.4 ;
    %load/vec4 v0x1480bf1f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1480be8a0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1480be8a0_0, 0, 1;
T_2.69 ;
    %jmp T_2.24;
T_2.5 ;
    %load/vec4 v0x1480bf1f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.70, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1480be8a0_0, 0, 1;
    %jmp T_2.71;
T_2.70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1480be8a0_0, 0, 1;
T_2.71 ;
    %jmp T_2.24;
T_2.6 ;
    %load/vec4 v0x1480bf1f0_0;
    %load/vec4 v0x1480bf340_0;
    %add;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.24;
T_2.7 ;
    %load/vec4 v0x1480bf4f0_0;
    %load/vec4 v0x1480bf340_0;
    %add;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.24;
T_2.8 ;
    %load/vec4 v0x1480bf1f0_0;
    %load/vec4 v0x1480bf340_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.24;
T_2.9 ;
    %load/vec4 v0x1480bf4f0_0;
    %load/vec4 v0x1480bf3d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.74, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.75, 8;
T_2.74 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.75, 8;
 ; End of false expr.
    %blend;
T_2.75;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.24;
T_2.10 ;
    %load/vec4 v0x1480bf4f0_0;
    %load/vec4 v0x1480bf460_0;
    %and;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.24;
T_2.11 ;
    %load/vec4 v0x1480bf4f0_0;
    %load/vec4 v0x1480bf460_0;
    %or;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.24;
T_2.12 ;
    %load/vec4 v0x1480bf4f0_0;
    %load/vec4 v0x1480bf460_0;
    %xor;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.24;
T_2.13 ;
    %load/vec4 v0x1480bf460_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1480bf6a0_0, 0, 32;
    %jmp T_2.24;
T_2.14 ;
    %load/vec4 v0x1480bf1f0_0;
    %load/vec4 v0x1480bf340_0;
    %add;
    %store/vec4 v0x1480bec60_0, 0, 32;
    %jmp T_2.24;
T_2.15 ;
    %load/vec4 v0x1480bf1f0_0;
    %load/vec4 v0x1480bf340_0;
    %add;
    %store/vec4 v0x1480bec60_0, 0, 32;
    %jmp T_2.24;
T_2.16 ;
    %load/vec4 v0x1480bf1f0_0;
    %load/vec4 v0x1480bf340_0;
    %add;
    %store/vec4 v0x1480bec60_0, 0, 32;
    %jmp T_2.24;
T_2.17 ;
    %load/vec4 v0x1480bf1f0_0;
    %load/vec4 v0x1480bf340_0;
    %add;
    %store/vec4 v0x1480bec60_0, 0, 32;
    %jmp T_2.24;
T_2.18 ;
    %load/vec4 v0x1480bf1f0_0;
    %load/vec4 v0x1480bf340_0;
    %add;
    %store/vec4 v0x1480bec60_0, 0, 32;
    %jmp T_2.24;
T_2.19 ;
    %load/vec4 v0x1480bf1f0_0;
    %load/vec4 v0x1480bf340_0;
    %add;
    %store/vec4 v0x1480bec60_0, 0, 32;
    %jmp T_2.24;
T_2.20 ;
    %load/vec4 v0x1480bf1f0_0;
    %load/vec4 v0x1480bf340_0;
    %add;
    %store/vec4 v0x1480bec60_0, 0, 32;
    %jmp T_2.24;
T_2.21 ;
    %load/vec4 v0x1480bf1f0_0;
    %load/vec4 v0x1480bf340_0;
    %add;
    %store/vec4 v0x1480bec60_0, 0, 32;
    %jmp T_2.24;
T_2.22 ;
    %load/vec4 v0x1480bf1f0_0;
    %load/vec4 v0x1480bf340_0;
    %add;
    %store/vec4 v0x1480bec60_0, 0, 32;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v0x1480bf1f0_0;
    %load/vec4 v0x1480bf340_0;
    %add;
    %store/vec4 v0x1480bec60_0, 0, 32;
    %jmp T_2.24;
T_2.24 ;
    %pop/vec4 1;
    %load/vec4 v0x1480bf6a0_0;
    %store/vec4 v0x1480bf0b0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1480bf7f0;
T_3 ;
    %wait E_0x1480bfa30;
    %load/vec4 v0x1480bfcb0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x1480bfef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x1480bfef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x1480bfef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %jmp T_3.21;
T_3.19 ;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x1480bfef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x1480bfbe0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x1480bfef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %jmp T_3.29;
T_3.25 ;
    %load/vec4 v0x1480bfe40_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.29;
T_3.26 ;
    %load/vec4 v0x1480bfe40_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.29;
T_3.27 ;
    %load/vec4 v0x1480bfe40_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x1480bfef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.34;
T_3.31 ;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bfe40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.34;
T_3.32 ;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bfe40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0x1480bfb40_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1480bfe40_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bfd50_0, 0, 32;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1480c11c0;
T_4 ;
    %wait E_0x14808ca50;
    %load/vec4 v0x1480c17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1480c14d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1480c16d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1480c1560_0;
    %assign/vec4 v0x1480c14d0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1480c0ab0;
T_5 ;
    %wait E_0x14808ca50;
    %load/vec4 v0x1480c10a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1480c0da0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1480c0fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1480c0e50_0;
    %assign/vec4 v0x1480c0da0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1480c0020;
T_6 ;
    %wait E_0x1480c0260;
    %load/vec4 v0x1480c06c0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1480c08b0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1480c09e0_0, 4, 8;
    %load/vec4 v0x1480c08b0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1480c09e0_0, 4, 8;
    %load/vec4 v0x1480c08b0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1480c09e0_0, 4, 8;
    %load/vec4 v0x1480c08b0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1480c09e0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1480c06c0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1480c0430_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x1480c0750_0;
    %load/vec4 v0x1480c04f0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480c09e0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x1480c04f0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1480c0750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480c04f0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x1480c09e0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x1480c04f0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1480c0750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480c04f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480c09e0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x1480c04f0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1480c0750_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480c09e0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x1480c06c0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x1480c0430_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x1480c0800_0;
    %load/vec4 v0x1480c04f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480c09e0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x1480c04f0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1480c0800_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480c09e0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1480bdc50;
T_7 ;
    %wait E_0x1480bdfe0;
    %load/vec4 v0x1480c8350_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1480c7fd0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1480c7bd0_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1480bdc50;
T_8 ;
    %wait E_0x1480bd610;
    %load/vec4 v0x1480c77c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1480c7f30_0;
    %load/vec4 v0x1480c7900_0;
    %add;
    %store/vec4 v0x1480c8c40_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1480c84c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1480c7f30_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1480c83f0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1480c8c40_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x1480c8560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x1480c8e30_0;
    %store/vec4 v0x1480c8c40_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x1480c7f30_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1480c8c40_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1480bdc50;
T_9 ;
    %wait E_0x14808ca50;
    %load/vec4 v0x1480c7a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1480c94f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1480c7b40_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x1480c7f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1480c7ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1480c98f0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1480c7ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1480c98f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1480c98f0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x1480c98f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1480c98f0_0, 0;
    %load/vec4 v0x1480c7f30_0;
    %assign/vec4 v0x1480c7b40_0, 0;
    %load/vec4 v0x1480c8c40_0;
    %assign/vec4 v0x1480c7f30_0, 0;
    %load/vec4 v0x1480c7b40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1480c7ab0_0, 0;
T_9.10 ;
T_9.8 ;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1480a5bc0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1480c9ca0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1480c9ca0_0;
    %inv;
    %store/vec4 v0x1480c9ca0_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x1480a5bc0;
T_11 ;
    %fork t_1, S_0x1480bd0d0;
    %jmp t_0;
    .scope S_0x1480bd0d0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1480ca3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1480c9db0_0, 0, 1;
    %wait E_0x14808ca50;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1480ca3c0_0, 0, 1;
    %wait E_0x14808ca50;
    %delay 2, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1480bd4d0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1480c9f60_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1480bd720_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1480bd990_0, 0, 5;
    %load/vec4 v0x1480bd4d0_0;
    %store/vec4 v0x1480bda40_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1480bd580_0, 0, 16;
    %load/vec4 v0x1480bd720_0;
    %load/vec4 v0x1480bd990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bda40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bd580_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bd670_0, 0, 32;
    %load/vec4 v0x1480bd670_0;
    %store/vec4 v0x1480ca260_0, 0, 32;
    %wait E_0x14808ca50;
    %delay 2, 0;
    %load/vec4 v0x1480c9ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 6 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1480c9ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 6 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.5 ;
    %load/vec4 v0x1480c9f60_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x1480c9f60_0, 0, 32;
    %load/vec4 v0x1480bd4d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1480bd4d0_0, 0, 5;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1480bd4d0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1480bdba0_0, 0, 32;
    %pushi/vec4 28, 0, 32;
T_11.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.7, 5;
    %jmp/1 T_11.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1480bd720_0, 0, 6;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x1480bd410_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1480bdaf0_0, 0, 5;
    %load/vec4 v0x1480bd4d0_0;
    %store/vec4 v0x1480bd990_0, 0, 5;
    %load/vec4 v0x1480bd4d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1480bda40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1480bd880_0, 0, 5;
    %load/vec4 v0x1480bd720_0;
    %load/vec4 v0x1480bd990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bda40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bd880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bdaf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bd410_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bd7d0_0, 0, 32;
    %load/vec4 v0x1480bd7d0_0;
    %store/vec4 v0x1480ca260_0, 0, 32;
    %load/vec4 v0x1480bdba0_0;
    %load/vec4 v0x1480bdba0_0;
    %addi 3703181876, 0, 32;
    %div/s;
    %store/vec4 v0x1480bd2a0_0, 0, 32;
    %load/vec4 v0x1480bdba0_0;
    %load/vec4 v0x1480bdba0_0;
    %addi 3703181876, 0, 32;
    %mod/s;
    %store/vec4 v0x1480bd360_0, 0, 32;
    %wait E_0x14808ca50;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1480bd720_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x1480bd410_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1480bdaf0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1480bd990_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1480bda40_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1480bd880_0, 0, 5;
    %load/vec4 v0x1480bd720_0;
    %load/vec4 v0x1480bd990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bda40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bd880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bdaf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bd410_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bd7d0_0, 0, 32;
    %load/vec4 v0x1480bd7d0_0;
    %store/vec4 v0x1480ca260_0, 0, 32;
    %wait E_0x14808ca50;
    %delay 2, 0;
    %load/vec4 v0x1480ca2f0_0;
    %load/vec4 v0x1480bd2a0_0;
    %cmp/e;
    %jmp/0xz  T_11.8, 4;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 6 116 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x1480bd2a0_0, v0x1480ca2f0_0 {0 0 0};
T_11.9 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1480bd720_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x1480bd410_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1480bdaf0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1480bd990_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1480bda40_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1480bd880_0, 0, 5;
    %load/vec4 v0x1480bd720_0;
    %load/vec4 v0x1480bd990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bda40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bd880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bdaf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1480bd410_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1480bd7d0_0, 0, 32;
    %load/vec4 v0x1480bd7d0_0;
    %store/vec4 v0x1480ca260_0, 0, 32;
    %wait E_0x14808ca50;
    %delay 2, 0;
    %load/vec4 v0x1480ca2f0_0;
    %load/vec4 v0x1480bd360_0;
    %cmp/e;
    %jmp/0xz  T_11.10, 4;
    %jmp T_11.11;
T_11.10 ;
    %vpi_call/w 6 130 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x1480bd360_0, v0x1480ca2f0_0 {0 0 0};
T_11.11 ;
    %load/vec4 v0x1480bdba0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x1480bdba0_0, 0, 32;
    %load/vec4 v0x1480bd4d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1480bd4d0_0, 0, 5;
    %jmp T_11.6;
T_11.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1480a5bc0;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x1480925a0;
T_12 ;
    %wait E_0x1480bde30;
    %load/vec4 v0x1480ca750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1480ca580_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1480ca620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x1480ca6b0_0;
    %assign/vec4 v0x1480ca580_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "test/tb/div_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/pc.v";
