--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml UART_TX.twx UART_TX.ncd -o UART_TX.twr UART_TX.pcf

Design file:              UART_TX.ncd
Physical constraint file: UART_TX.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
i_TX_Byte<0>|    1.211(R)|    0.500(R)|i_Clk_BUFGP       |   0.000|
i_TX_Byte<1>|    0.378(R)|    1.167(R)|i_Clk_BUFGP       |   0.000|
i_TX_Byte<2>|    0.878(R)|    0.766(R)|i_Clk_BUFGP       |   0.000|
i_TX_Byte<3>|    0.948(R)|    0.710(R)|i_Clk_BUFGP       |   0.000|
i_TX_Byte<4>|    1.425(R)|    0.329(R)|i_Clk_BUFGP       |   0.000|
i_TX_Byte<5>|    1.367(R)|    0.375(R)|i_Clk_BUFGP       |   0.000|
i_TX_Byte<6>|    1.211(R)|    0.500(R)|i_Clk_BUFGP       |   0.000|
i_TX_Byte<7>|    1.149(R)|    0.550(R)|i_Clk_BUFGP       |   0.000|
i_TX_DV     |    3.982(R)|   -0.339(R)|i_Clk_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock i_Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
o_TX_Active |   10.743(R)|i_Clk_BUFGP       |   0.000|
o_TX_Done   |    9.675(R)|i_Clk_BUFGP       |   0.000|
o_TX_Serial |    9.205(R)|i_Clk_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock i_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_Clk          |    4.668|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed May 26 22:16:28 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4492 MB



