AMD_PG_SUPPORT_RLC_SMU_HS,VAR_0
RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PU_ENABLE_MASK,VAR_1
RREG32,FUNC_0
WREG32,FUNC_1
mmRLC_PG_CNTL,VAR_2
gfx_v7_0_enable_sclk_slowdown_on_pu,FUNC_2
adev,VAR_3
enable,VAR_4
data,VAR_5
orig,VAR_6
