[1] AMD. 2012, AMD GRAPHICS CORES NEXT (GCN) ARCHITECTURE.
(2012). https://www.amd.com/Documents/GCN_Architecture_whitepaper.

[2] José-Maria Arnau, Joan-Manuel Parcerisa, and Polychronis Xekalakis. 2012.
Boosting Mobile GPU Performance with a Decoupled Access/Execute Fragment Processor. In Proceedings of the 39th Annual International Symposium
on Computer Architecture (ISCA ’12), IEEE Computer Society, Washington,
DC, USA, 84-93. hitp://dl.acm.org/citation.cfm?id=2337159.2337169
[3] Krste Asanovic, Stephen W. Keckler, Yunsup Lee, Ronny Krashinsky, and
Vinod Grover. 2013. Convergence and Scalarization for Data-parallel
Architectures. In Proceedings of the 2013 IEEE/ACM International Symposium
on Code Generation and Optimization (CGO) (CGO '13), IEEE Computer
Society, Washington, DC, USA, 1-11. https://doi.org/10.1109/CGO.2013.
6494995
[4] Ali Bakhoda, George L. Yuan, Wilson W. L. Fung, Henry Wong, and
Tor M. Aamodt. 2009. Analyzing CUDA workloads using a detailed GPU
simulator. In 2009 IEEE International Symposium on Performance Analysis of
Systems and Software. 163-174. https://doi.org/10.1109/ISPASS.2009.4919648
[5] Shuai Che, Michael Boyer, Jiayuan Meng, David Tarjan, Jeremy W. Sheaffer,
Sang-Ha Lee, and Kevin Skadron. 2009. Rodinia: A Benchmark Suite for
Heterogeneous Computing. In Proceedings of the 2009 IEEE International
Symposium on Workload Characterization (IISWC) (IISWC ’09). IEEE Computer Society, Washington, DC, USA, 44-54. https://doi.org/10.1109/IISWC.
2009.5306797

[6] Sylvain Collange, David Defour, and Yao Zhang. 2010. Dynamic Detection
of Uniform and Affine Vectors in GPGPU Computations. In Proceedings
of the 2009 International Conference on Parallel Processing (Euro-Par’09).
Springer-Verlag, Berlin, Heidelberg, 46-55. http://dl.acm.org/citation.cfm?
id=1884795.1884804

[7] Neal Clayton Crago and Sanjay Jeram Patel. 2011. OUTRIDER: Efficient
Memory Latency Tolerance with Decoupled Strands. In Proceedings of
the 38th Annual International Symposium on Computer Architecture (ISCA
‘11). ACM, New York, NY, USA, 117-128. https://doi.org/10.1145/2000064.
2000079

[8] Roger Espasa and Mateo Valero. 1996. Decoupled vector architectures. In
Proceedings. Second International Symposium on High-Performance Computer
Architecture. 281-290. https://doi.org/10.1109/HPCA.1996.501193

[9] Syed Zohaib Gilani, Nam Sung Kim, and Michael J. Schulte. 2012. Powerefficient Computing for Compute-intensive GPGPU Applications. In Proceedings of the 21st International Conference on Parallel Architectures and
Compilation Techniques (PACT ’12). ACM, New York, NY, USA, 445-446.
https://doi.org/10.1145/2370816.2370888

[10] John L. Hennessy and David A. Patterson. 2011. Computer Architecture, Fifth
Edition: A Quantitative Approach (6th ed.). Morgan Kaufmann Publishers
Inc., San Francisco, CA, USA.

[11] Hyeran Jeon, Gunjae Koo, and Murali Annavaram. 2014. CTA-aware
Prefetching for GPGPU. Technical Report CENG-2014-08. Dept. of Electrical Engineering, University of Southern California. http://ceng.usc.edu/
techreports/2014/Annavaram%20CENG-2014-08.pdf

[12] Adwait Jog, Onur Kayiran, Asit K. Mishra, Mahmut T. Kandemir, Onur
Mutlu, Ravishankar lyer, and Chita R. Das. 2013. Orchestrated Scheduling
and Prefetching for GPGPUs. In Proceedings of the 40th Annual International
Symposium on Computer Architecture (ISCA 13). ACM, New York, NY, USA,
332-343. https://doi.org/10.1145/2485922.2485951

[13] Ji Kim, Christopher Torng, Shreesha Srinath, Derek Lockhart, and Christopher Batten. 2013. Microarchitectural Mechanisms to Exploit Value Structure in SIMT Architectures. In Proceedings of the 40th Annual International
Symposium on Computer Architecture (ISCA 13). ACM, New York, NY, USA,
130-141. https://doi.org/10.1145/2485922.2485934

[14] Keunsoo Kim, Sangpil Lee, Myung Kuk Yoon, Gunjae Koo, Won Woo
Ro, and Murali Annavaram. 2016. Warped-preexecution: A GPU preexecution approach for improving latency hiding. In 2016 IEEE International
Symposium on High Performance Computer Architecture (HPCA). 163-175.
[15] Jaekyu Lee, Nagesh B, Lakshminarayana, Hyesoon Kim, and Richard
Vuduc. 2010. Many-Thread Aware Prefetching Mechanisms for GPGPU
Applications. In Proceedings of the 2010 43rd Annual IEEE/ACM International
Symposium on Microarchitecture (MICRO ’43). IEEE Computer Society,
Washington, DC, USA, 213-224. https://doi.org/10.1109/MICRO.2010.44
[16] Yunsup Lee. 2016. Decoupled Vector-Fetch Architecture with a Scalarizing Compiler. Technical Report UCB/EECS-2016-117, EECS Department, University
of California, Berkeley.

[17] Yunsup Lee, Rimas Avizienis, Alex Bishara, Richard Xia, Derek Lockhart,
Christopher Batten, and Krste Asanovi¢. 2011. Exploring the Tradeoffs
Between Programmability and Efficiency in Data-parallel Accelerators.
In Proceedings of the 38th Annual International Symposium on Computer
Architecture (ISCA ’11). ACM, New York, NY, USA, 129-140. https://doi.
org/10.1145/2000064.2000080

[18] Jingwen Leng, Tayler Hetherington, Ahmed ElTantawy, Syed Gilani,
Nam Sung Kim, Tor M. Aamodt, and Vijay Janapa Reddi. 2013. GPUWattch:
Enabling Energy Optimizations in GPGPUs. In Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA '13). ACM,
New York, NY, USA, 487-498. https://doi.org/10.1145/2485922.2485964
[19] Naveen Muralimanohar, Rajeev Balasubramonian, and Norman P Jouppi.
2009, CACTI 6.0: A tool to understand large caches. University of Utah and
Hewlett Packard Laboratories, Tech. Rep (2009).

[20] Veynu Narasiman, Michael Shebanow, Chang Joo Lee, Rustam Miftakhutdinov, Onur Mutlu, and Yale N. Patt. 2011. Improving GPU
Performance via Large Warps and Two-level Warp Scheduling. In Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-44). ACM, New York, NY, USA, 308-317. https:
//Aoi.org/10.1145/2155620.2155656

[21] NVIDIA. 2009. Fermi Architecture Whitepaper. (2009).
http://www.nvidia.com/content/pdf/fermi_white_papers/nvidia_fermi_
compute_architecture_whitepaper.pdf

[22] Ankit Sethia, Ganesh Dasika, Mehrzad Samadi, and Scott Mahlke. 2013.
APOGEE: Adaptive Prefetching on GPUs for Energy Efficiency. In Proceedings of the 22Nd International Conference on Parallel Architectures and
Compilation Techniques (PACT '13). IEEE Press, Piscataway, NJ, USA, 73-82.


[23] James E. Smith. 1982. Decoupled Access/Execute Computer Architectures.
In Proceedings of the 9th International Symposium on Computer Architecture
(ISCA). 112-119.

[24] John A Stratton, Christopher Rodrigues, I-Jui Sung, Nady Obeid, Li-Wen
Chang, Nasser Anssari, Geng Daniel Liu, and W-m Hwu. 2012. Parboil:
A revised benchmark suite for scientific and commercial throughput computing.
Technical Report IMPACT 12-01. Center for Reliable and High-Performance
Computing, University of Ilinois at Urbana-Champaigne.

[25] Ping Xiang, Yi Yang, Mike Mantor, Norm Rubin, Lisa R. Hsu, and Huiyang
Zhou. 2013. Exploiting Uniform Vector Instructions for GPGPU Performance, Energy Efficiency, and Opportunistic Reliability Enhancement. In
Proceedings of the 27th International ACM Conference on International Conference on Supercomputing (ICS ’13). ACM, New York, NY, USA, 433-442.
https://doi.org/10.1145/2464996 2465022

[26] Yi Yang, Ping Xiang, Michael Mantor, Norman Rubin, Lisa Hsu, Qunfeng
Dong, and Huiyang Zhou. 2014. A Case for a Flexible Scalar Unit in
SIMT Architecture. In Proceedings of the 2014 IEEE 28th International Parallel
and Distributed Processing Symposium (IPDPS '14). IEEE Computer Society,
Washington, DC, USA, 93-102. https://doi.org/10.1109/IPDPS.2014.21

[27] Yi Yang, Ping Xiang, Mike Mantor, and Huiyang Zhou. 2012. CPUassisted GPGPU on Fused CPU-GPU Architectures. In Proceedings of the
2012 IEEE 18th International Symposium on High-Performance Computer
Architecture (HPCA 12), IEEE Computer Society, Washington, DC, USA,
1-12. https://doi.org/10.1109/HPCA.2012.6168948